
button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001650  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800178c  0800178c  0001178c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080017a8  080017a8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080017a8  080017a8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080017a8  080017a8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080017a8  080017a8  000117a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080017ac  080017ac  000117ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080017b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080017bc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080017bc  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004847  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001063  00000000  00000000  0002487c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000478  00000000  00000000  000258e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000003e0  00000000  00000000  00025d58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000152e0  00000000  00000000  00026138  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000482a  00000000  00000000  0003b418  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00086cc6  00000000  00000000  0003fc42  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c6908  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000fc8  00000000  00000000  000c6984  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000000c 	.word	0x2000000c
 8000158:	00000000 	.word	0x00000000
 800015c:	08001774 	.word	0x08001774

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000010 	.word	0x20000010
 8000178:	08001774 	.word	0x08001774

0800017c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b08e      	sub	sp, #56	; 0x38
 8000180:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000182:	f000 f992 	bl	80004aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000186:	f000 f873 	bl	8000270 <SystemClock_Config>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  __HAL_RCC_GPIOB_CLK_ENABLE();
 800018a:	4b36      	ldr	r3, [pc, #216]	; (8000264 <main+0xe8>)
 800018c:	69db      	ldr	r3, [r3, #28]
 800018e:	4a35      	ldr	r2, [pc, #212]	; (8000264 <main+0xe8>)
 8000190:	f043 0302 	orr.w	r3, r3, #2
 8000194:	61d3      	str	r3, [r2, #28]
 8000196:	4b33      	ldr	r3, [pc, #204]	; (8000264 <main+0xe8>)
 8000198:	69db      	ldr	r3, [r3, #28]
 800019a:	f003 0302 	and.w	r3, r3, #2
 800019e:	607b      	str	r3, [r7, #4]
 80001a0:	687b      	ldr	r3, [r7, #4]

 //void              HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init);

  GPIO_TypeDef  *GPIOx = LD4_GPIO_Port;
 80001a2:	4b31      	ldr	r3, [pc, #196]	; (8000268 <main+0xec>)
 80001a4:	637b      	str	r3, [r7, #52]	; 0x34

  GPIO_InitTypeDef GPIO_Init = {0};
 80001a6:	f107 031c 	add.w	r3, r7, #28
 80001aa:	2200      	movs	r2, #0
 80001ac:	601a      	str	r2, [r3, #0]
 80001ae:	605a      	str	r2, [r3, #4]
 80001b0:	609a      	str	r2, [r3, #8]
 80001b2:	60da      	str	r2, [r3, #12]
 80001b4:	611a      	str	r2, [r3, #16]
  GPIO_Init.Mode = GPIO_MODE_OUTPUT_PP;
 80001b6:	2301      	movs	r3, #1
 80001b8:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pin = LD4_Pin | LD3_Pin;
 80001ba:	23c0      	movs	r3, #192	; 0xc0
 80001bc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Pull = GPIO_NOPULL;
 80001be:	2300      	movs	r3, #0
 80001c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed = GPIO_SPEED_HIGH;
 80001c2:	2303      	movs	r3, #3
 80001c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOx, &GPIO_Init);
 80001c6:	f107 031c 	add.w	r3, r7, #28
 80001ca:	4619      	mov	r1, r3
 80001cc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80001ce:	f000 fae1 	bl	8000794 <HAL_GPIO_Init>

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001d2:	4b24      	ldr	r3, [pc, #144]	; (8000264 <main+0xe8>)
 80001d4:	69db      	ldr	r3, [r3, #28]
 80001d6:	4a23      	ldr	r2, [pc, #140]	; (8000264 <main+0xe8>)
 80001d8:	f043 0301 	orr.w	r3, r3, #1
 80001dc:	61d3      	str	r3, [r2, #28]
 80001de:	4b21      	ldr	r3, [pc, #132]	; (8000264 <main+0xe8>)
 80001e0:	69db      	ldr	r3, [r3, #28]
 80001e2:	f003 0301 	and.w	r3, r3, #1
 80001e6:	603b      	str	r3, [r7, #0]
 80001e8:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_Init_Button = {0};
 80001ea:	f107 0308 	add.w	r3, r7, #8
 80001ee:	2200      	movs	r2, #0
 80001f0:	601a      	str	r2, [r3, #0]
 80001f2:	605a      	str	r2, [r3, #4]
 80001f4:	609a      	str	r2, [r3, #8]
 80001f6:	60da      	str	r2, [r3, #12]
 80001f8:	611a      	str	r2, [r3, #16]
  GPIO_Init_Button.Mode = GPIO_MODE_INPUT;
 80001fa:	2300      	movs	r3, #0
 80001fc:	60fb      	str	r3, [r7, #12]
  GPIO_Init_Button.Pin = B1_Pin;
 80001fe:	2301      	movs	r3, #1
 8000200:	60bb      	str	r3, [r7, #8]
  GPIO_Init_Button.Pull = GPIO_NOPULL;
 8000202:	2300      	movs	r3, #0
 8000204:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_Init_Button);
 8000206:	f107 0308 	add.w	r3, r7, #8
 800020a:	4619      	mov	r1, r3
 800020c:	4817      	ldr	r0, [pc, #92]	; (800026c <main+0xf0>)
 800020e:	f000 fac1 	bl	8000794 <HAL_GPIO_Init>

  //void              HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState);

  HAL_GPIO_WritePin(GPIOx, LD4_Pin | LD3_Pin, GPIO_PIN_SET);
 8000212:	2201      	movs	r2, #1
 8000214:	21c0      	movs	r1, #192	; 0xc0
 8000216:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000218:	f000 fc51 	bl	8000abe <HAL_GPIO_WritePin>

  HAL_Delay(10000);
 800021c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000220:	f000 f9b2 	bl	8000588 <HAL_Delay>

  HAL_GPIO_WritePin(GPIOx, LD3_Pin, GPIO_PIN_RESET);
 8000224:	2200      	movs	r2, #0
 8000226:	2180      	movs	r1, #128	; 0x80
 8000228:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800022a:	f000 fc48 	bl	8000abe <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

	  //GPIO_PinState     HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);

	  GPIO_PinState buttonState = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 800022e:	2101      	movs	r1, #1
 8000230:	480e      	ldr	r0, [pc, #56]	; (800026c <main+0xf0>)
 8000232:	f000 fc2d 	bl	8000a90 <HAL_GPIO_ReadPin>
 8000236:	4603      	mov	r3, r0
 8000238:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	  if(buttonState == GPIO_PIN_SET){
 800023c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000240:	2b01      	cmp	r3, #1
 8000242:	d1f4      	bne.n	800022e <main+0xb2>
		  HAL_Delay(10);
 8000244:	200a      	movs	r0, #10
 8000246:	f000 f99f 	bl	8000588 <HAL_Delay>

		  while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)){}
 800024a:	bf00      	nop
 800024c:	2101      	movs	r1, #1
 800024e:	4807      	ldr	r0, [pc, #28]	; (800026c <main+0xf0>)
 8000250:	f000 fc1e 	bl	8000a90 <HAL_GPIO_ReadPin>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d1f8      	bne.n	800024c <main+0xd0>

		  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800025a:	2140      	movs	r1, #64	; 0x40
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <main+0xec>)
 800025e:	f000 fc46 	bl	8000aee <HAL_GPIO_TogglePin>
  {
 8000262:	e7e4      	b.n	800022e <main+0xb2>
 8000264:	40023800 	.word	0x40023800
 8000268:	40020400 	.word	0x40020400
 800026c:	40020000 	.word	0x40020000

08000270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b096      	sub	sp, #88	; 0x58
 8000274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000276:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800027a:	2234      	movs	r2, #52	; 0x34
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f001 fa70 	bl	8001764 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000284:	f107 0310 	add.w	r3, r7, #16
 8000288:	2200      	movs	r2, #0
 800028a:	601a      	str	r2, [r3, #0]
 800028c:	605a      	str	r2, [r3, #4]
 800028e:	609a      	str	r2, [r3, #8]
 8000290:	60da      	str	r2, [r3, #12]
 8000292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	605a      	str	r2, [r3, #4]
 800029c:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800029e:	4b25      	ldr	r3, [pc, #148]	; (8000334 <SystemClock_Config+0xc4>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80002a6:	4a23      	ldr	r2, [pc, #140]	; (8000334 <SystemClock_Config+0xc4>)
 80002a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002ac:	6013      	str	r3, [r2, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80002ae:	2306      	movs	r3, #6
 80002b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80002b2:	2301      	movs	r3, #1
 80002b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b6:	2301      	movs	r3, #1
 80002b8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ba:	2310      	movs	r3, #16
 80002bc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002be:	2302      	movs	r3, #2
 80002c0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002c2:	2300      	movs	r3, #0
 80002c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002c6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80002ca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80002cc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80002d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80002d6:	4618      	mov	r0, r3
 80002d8:	f000 fc22 	bl	8000b20 <HAL_RCC_OscConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80002e2:	f000 f829 	bl	8000338 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e6:	230f      	movs	r3, #15
 80002e8:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ea:	2303      	movs	r3, #3
 80002ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ee:	2300      	movs	r3, #0
 80002f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f2:	2300      	movs	r3, #0
 80002f4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f6:	2300      	movs	r3, #0
 80002f8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002fa:	f107 0310 	add.w	r3, r7, #16
 80002fe:	2101      	movs	r1, #1
 8000300:	4618      	mov	r0, r3
 8000302:	f000 ff3d 	bl	8001180 <HAL_RCC_ClockConfig>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800030c:	f000 f814 	bl	8000338 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LCD;
 8000310:	2302      	movs	r3, #2
 8000312:	607b      	str	r3, [r7, #4]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000314:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000318:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800031a:	1d3b      	adds	r3, r7, #4
 800031c:	4618      	mov	r0, r3
 800031e:	f001 f91b 	bl	8001558 <HAL_RCCEx_PeriphCLKConfig>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	d001      	beq.n	800032c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000328:	f000 f806 	bl	8000338 <Error_Handler>
  }
}
 800032c:	bf00      	nop
 800032e:	3758      	adds	r7, #88	; 0x58
 8000330:	46bd      	mov	sp, r7
 8000332:	bd80      	pop	{r7, pc}
 8000334:	40007000 	.word	0x40007000

08000338 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800033c:	bf00      	nop
 800033e:	46bd      	mov	sp, r7
 8000340:	bc80      	pop	{r7}
 8000342:	4770      	bx	lr

08000344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b084      	sub	sp, #16
 8000348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800034a:	4b15      	ldr	r3, [pc, #84]	; (80003a0 <HAL_MspInit+0x5c>)
 800034c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800034e:	4a14      	ldr	r2, [pc, #80]	; (80003a0 <HAL_MspInit+0x5c>)
 8000350:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000354:	6253      	str	r3, [r2, #36]	; 0x24
 8000356:	4b12      	ldr	r3, [pc, #72]	; (80003a0 <HAL_MspInit+0x5c>)
 8000358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800035a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800035e:	60fb      	str	r3, [r7, #12]
 8000360:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000362:	4b0f      	ldr	r3, [pc, #60]	; (80003a0 <HAL_MspInit+0x5c>)
 8000364:	6a1b      	ldr	r3, [r3, #32]
 8000366:	4a0e      	ldr	r2, [pc, #56]	; (80003a0 <HAL_MspInit+0x5c>)
 8000368:	f043 0301 	orr.w	r3, r3, #1
 800036c:	6213      	str	r3, [r2, #32]
 800036e:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <HAL_MspInit+0x5c>)
 8000370:	6a1b      	ldr	r3, [r3, #32]
 8000372:	f003 0301 	and.w	r3, r3, #1
 8000376:	60bb      	str	r3, [r7, #8]
 8000378:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800037a:	4b09      	ldr	r3, [pc, #36]	; (80003a0 <HAL_MspInit+0x5c>)
 800037c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800037e:	4a08      	ldr	r2, [pc, #32]	; (80003a0 <HAL_MspInit+0x5c>)
 8000380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000384:	6253      	str	r3, [r2, #36]	; 0x24
 8000386:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <HAL_MspInit+0x5c>)
 8000388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800038a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800038e:	607b      	str	r3, [r7, #4]
 8000390:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000392:	2007      	movs	r0, #7
 8000394:	f000 f9ca 	bl	800072c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000398:	bf00      	nop
 800039a:	3710      	adds	r7, #16
 800039c:	46bd      	mov	sp, r7
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	40023800 	.word	0x40023800

080003a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bc80      	pop	{r7}
 80003ae:	4770      	bx	lr

080003b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003b4:	e7fe      	b.n	80003b4 <HardFault_Handler+0x4>

080003b6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003b6:	b480      	push	{r7}
 80003b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003ba:	e7fe      	b.n	80003ba <MemManage_Handler+0x4>

080003bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003c0:	e7fe      	b.n	80003c0 <BusFault_Handler+0x4>

080003c2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003c2:	b480      	push	{r7}
 80003c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c6:	e7fe      	b.n	80003c6 <UsageFault_Handler+0x4>

080003c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr

080003d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003d8:	bf00      	nop
 80003da:	46bd      	mov	sp, r7
 80003dc:	bc80      	pop	{r7}
 80003de:	4770      	bx	lr

080003e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003e4:	bf00      	nop
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr

080003ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003f0:	f000 f8ae 	bl	8000550 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003f4:	bf00      	nop
 80003f6:	bd80      	pop	{r7, pc}

080003f8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80003fc:	4b15      	ldr	r3, [pc, #84]	; (8000454 <SystemInit+0x5c>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4a14      	ldr	r2, [pc, #80]	; (8000454 <SystemInit+0x5c>)
 8000402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000406:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8000408:	4b12      	ldr	r3, [pc, #72]	; (8000454 <SystemInit+0x5c>)
 800040a:	689a      	ldr	r2, [r3, #8]
 800040c:	4911      	ldr	r1, [pc, #68]	; (8000454 <SystemInit+0x5c>)
 800040e:	4b12      	ldr	r3, [pc, #72]	; (8000458 <SystemInit+0x60>)
 8000410:	4013      	ands	r3, r2
 8000412:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000414:	4b0f      	ldr	r3, [pc, #60]	; (8000454 <SystemInit+0x5c>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a0e      	ldr	r2, [pc, #56]	; (8000454 <SystemInit+0x5c>)
 800041a:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800041e:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8000422:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000424:	4b0b      	ldr	r3, [pc, #44]	; (8000454 <SystemInit+0x5c>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a0a      	ldr	r2, [pc, #40]	; (8000454 <SystemInit+0x5c>)
 800042a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800042e:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000430:	4b08      	ldr	r3, [pc, #32]	; (8000454 <SystemInit+0x5c>)
 8000432:	689b      	ldr	r3, [r3, #8]
 8000434:	4a07      	ldr	r2, [pc, #28]	; (8000454 <SystemInit+0x5c>)
 8000436:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800043a:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800043c:	4b05      	ldr	r3, [pc, #20]	; (8000454 <SystemInit+0x5c>)
 800043e:	2200      	movs	r2, #0
 8000440:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000442:	4b06      	ldr	r3, [pc, #24]	; (800045c <SystemInit+0x64>)
 8000444:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000448:	609a      	str	r2, [r3, #8]
#endif
}
 800044a:	bf00      	nop
 800044c:	46bd      	mov	sp, r7
 800044e:	bc80      	pop	{r7}
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	40023800 	.word	0x40023800
 8000458:	88ffc00c 	.word	0x88ffc00c
 800045c:	e000ed00 	.word	0xe000ed00

08000460 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000460:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000462:	e003      	b.n	800046c <LoopCopyDataInit>

08000464 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000464:	4b0b      	ldr	r3, [pc, #44]	; (8000494 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000466:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000468:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800046a:	3104      	adds	r1, #4

0800046c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800046c:	480a      	ldr	r0, [pc, #40]	; (8000498 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800046e:	4b0b      	ldr	r3, [pc, #44]	; (800049c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000470:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000472:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000474:	d3f6      	bcc.n	8000464 <CopyDataInit>
  ldr r2, =_sbss
 8000476:	4a0a      	ldr	r2, [pc, #40]	; (80004a0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000478:	e002      	b.n	8000480 <LoopFillZerobss>

0800047a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800047c:	f842 3b04 	str.w	r3, [r2], #4

08000480 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000480:	4b08      	ldr	r3, [pc, #32]	; (80004a4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000482:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000484:	d3f9      	bcc.n	800047a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000486:	f7ff ffb7 	bl	80003f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800048a:	f001 f947 	bl	800171c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800048e:	f7ff fe75 	bl	800017c <main>
  bx lr
 8000492:	4770      	bx	lr
  ldr r3, =_sidata
 8000494:	080017b0 	.word	0x080017b0
  ldr r0, =_sdata
 8000498:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800049c:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80004a0:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80004a4:	2000002c 	.word	0x2000002c

080004a8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004a8:	e7fe      	b.n	80004a8 <ADC1_IRQHandler>

080004aa <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004aa:	b580      	push	{r7, lr}
 80004ac:	b082      	sub	sp, #8
 80004ae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004b0:	2300      	movs	r3, #0
 80004b2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004b4:	2003      	movs	r0, #3
 80004b6:	f000 f939 	bl	800072c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004ba:	2000      	movs	r0, #0
 80004bc:	f000 f80e 	bl	80004dc <HAL_InitTick>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d002      	beq.n	80004cc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004c6:	2301      	movs	r3, #1
 80004c8:	71fb      	strb	r3, [r7, #7]
 80004ca:	e001      	b.n	80004d0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004cc:	f7ff ff3a 	bl	8000344 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004d0:	79fb      	ldrb	r3, [r7, #7]
}
 80004d2:	4618      	mov	r0, r3
 80004d4:	3708      	adds	r7, #8
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
	...

080004dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b084      	sub	sp, #16
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004e4:	2300      	movs	r3, #0
 80004e6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80004e8:	4b16      	ldr	r3, [pc, #88]	; (8000544 <HAL_InitTick+0x68>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d022      	beq.n	8000536 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80004f0:	4b15      	ldr	r3, [pc, #84]	; (8000548 <HAL_InitTick+0x6c>)
 80004f2:	681a      	ldr	r2, [r3, #0]
 80004f4:	4b13      	ldr	r3, [pc, #76]	; (8000544 <HAL_InitTick+0x68>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000500:	fbb2 f3f3 	udiv	r3, r2, r3
 8000504:	4618      	mov	r0, r3
 8000506:	f000 f938 	bl	800077a <HAL_SYSTICK_Config>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d10f      	bne.n	8000530 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	2b0f      	cmp	r3, #15
 8000514:	d809      	bhi.n	800052a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000516:	2200      	movs	r2, #0
 8000518:	6879      	ldr	r1, [r7, #4]
 800051a:	f04f 30ff 	mov.w	r0, #4294967295
 800051e:	f000 f910 	bl	8000742 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000522:	4a0a      	ldr	r2, [pc, #40]	; (800054c <HAL_InitTick+0x70>)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	6013      	str	r3, [r2, #0]
 8000528:	e007      	b.n	800053a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800052a:	2301      	movs	r3, #1
 800052c:	73fb      	strb	r3, [r7, #15]
 800052e:	e004      	b.n	800053a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000530:	2301      	movs	r3, #1
 8000532:	73fb      	strb	r3, [r7, #15]
 8000534:	e001      	b.n	800053a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800053a:	7bfb      	ldrb	r3, [r7, #15]
}
 800053c:	4618      	mov	r0, r3
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	20000008 	.word	0x20000008
 8000548:	20000000 	.word	0x20000000
 800054c:	20000004 	.word	0x20000004

08000550 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000554:	4b05      	ldr	r3, [pc, #20]	; (800056c <HAL_IncTick+0x1c>)
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	4b05      	ldr	r3, [pc, #20]	; (8000570 <HAL_IncTick+0x20>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4413      	add	r3, r2
 800055e:	4a03      	ldr	r2, [pc, #12]	; (800056c <HAL_IncTick+0x1c>)
 8000560:	6013      	str	r3, [r2, #0]
}
 8000562:	bf00      	nop
 8000564:	46bd      	mov	sp, r7
 8000566:	bc80      	pop	{r7}
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	20000028 	.word	0x20000028
 8000570:	20000008 	.word	0x20000008

08000574 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  return uwTick;
 8000578:	4b02      	ldr	r3, [pc, #8]	; (8000584 <HAL_GetTick+0x10>)
 800057a:	681b      	ldr	r3, [r3, #0]
}
 800057c:	4618      	mov	r0, r3
 800057e:	46bd      	mov	sp, r7
 8000580:	bc80      	pop	{r7}
 8000582:	4770      	bx	lr
 8000584:	20000028 	.word	0x20000028

08000588 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000590:	f7ff fff0 	bl	8000574 <HAL_GetTick>
 8000594:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005a0:	d004      	beq.n	80005ac <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80005a2:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <HAL_Delay+0x40>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	68fa      	ldr	r2, [r7, #12]
 80005a8:	4413      	add	r3, r2
 80005aa:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005ac:	bf00      	nop
 80005ae:	f7ff ffe1 	bl	8000574 <HAL_GetTick>
 80005b2:	4602      	mov	r2, r0
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	1ad3      	subs	r3, r2, r3
 80005b8:	68fa      	ldr	r2, [r7, #12]
 80005ba:	429a      	cmp	r2, r3
 80005bc:	d8f7      	bhi.n	80005ae <HAL_Delay+0x26>
  {
  }
}
 80005be:	bf00      	nop
 80005c0:	3710      	adds	r7, #16
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	20000008 	.word	0x20000008

080005cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f003 0307 	and.w	r3, r3, #7
 80005da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005dc:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 80005de:	68db      	ldr	r3, [r3, #12]
 80005e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005e2:	68ba      	ldr	r2, [r7, #8]
 80005e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005e8:	4013      	ands	r3, r2
 80005ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005fe:	4a04      	ldr	r2, [pc, #16]	; (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	60d3      	str	r3, [r2, #12]
}
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	bc80      	pop	{r7}
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000618:	4b04      	ldr	r3, [pc, #16]	; (800062c <__NVIC_GetPriorityGrouping+0x18>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	f003 0307 	and.w	r3, r3, #7
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	bc80      	pop	{r7}
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	6039      	str	r1, [r7, #0]
 800063a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800063c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000640:	2b00      	cmp	r3, #0
 8000642:	db0a      	blt.n	800065a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	b2da      	uxtb	r2, r3
 8000648:	490c      	ldr	r1, [pc, #48]	; (800067c <__NVIC_SetPriority+0x4c>)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	0112      	lsls	r2, r2, #4
 8000650:	b2d2      	uxtb	r2, r2
 8000652:	440b      	add	r3, r1
 8000654:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000658:	e00a      	b.n	8000670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	b2da      	uxtb	r2, r3
 800065e:	4908      	ldr	r1, [pc, #32]	; (8000680 <__NVIC_SetPriority+0x50>)
 8000660:	79fb      	ldrb	r3, [r7, #7]
 8000662:	f003 030f 	and.w	r3, r3, #15
 8000666:	3b04      	subs	r3, #4
 8000668:	0112      	lsls	r2, r2, #4
 800066a:	b2d2      	uxtb	r2, r2
 800066c:	440b      	add	r3, r1
 800066e:	761a      	strb	r2, [r3, #24]
}
 8000670:	bf00      	nop
 8000672:	370c      	adds	r7, #12
 8000674:	46bd      	mov	sp, r7
 8000676:	bc80      	pop	{r7}
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	e000e100 	.word	0xe000e100
 8000680:	e000ed00 	.word	0xe000ed00

08000684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000684:	b480      	push	{r7}
 8000686:	b089      	sub	sp, #36	; 0x24
 8000688:	af00      	add	r7, sp, #0
 800068a:	60f8      	str	r0, [r7, #12]
 800068c:	60b9      	str	r1, [r7, #8]
 800068e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	f003 0307 	and.w	r3, r3, #7
 8000696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000698:	69fb      	ldr	r3, [r7, #28]
 800069a:	f1c3 0307 	rsb	r3, r3, #7
 800069e:	2b04      	cmp	r3, #4
 80006a0:	bf28      	it	cs
 80006a2:	2304      	movcs	r3, #4
 80006a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a6:	69fb      	ldr	r3, [r7, #28]
 80006a8:	3304      	adds	r3, #4
 80006aa:	2b06      	cmp	r3, #6
 80006ac:	d902      	bls.n	80006b4 <NVIC_EncodePriority+0x30>
 80006ae:	69fb      	ldr	r3, [r7, #28]
 80006b0:	3b03      	subs	r3, #3
 80006b2:	e000      	b.n	80006b6 <NVIC_EncodePriority+0x32>
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b8:	f04f 32ff 	mov.w	r2, #4294967295
 80006bc:	69bb      	ldr	r3, [r7, #24]
 80006be:	fa02 f303 	lsl.w	r3, r2, r3
 80006c2:	43da      	mvns	r2, r3
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	401a      	ands	r2, r3
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006cc:	f04f 31ff 	mov.w	r1, #4294967295
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	fa01 f303 	lsl.w	r3, r1, r3
 80006d6:	43d9      	mvns	r1, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006dc:	4313      	orrs	r3, r2
         );
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3724      	adds	r7, #36	; 0x24
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr

080006e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006f8:	d301      	bcc.n	80006fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006fa:	2301      	movs	r3, #1
 80006fc:	e00f      	b.n	800071e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006fe:	4a0a      	ldr	r2, [pc, #40]	; (8000728 <SysTick_Config+0x40>)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	3b01      	subs	r3, #1
 8000704:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000706:	210f      	movs	r1, #15
 8000708:	f04f 30ff 	mov.w	r0, #4294967295
 800070c:	f7ff ff90 	bl	8000630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000710:	4b05      	ldr	r3, [pc, #20]	; (8000728 <SysTick_Config+0x40>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000716:	4b04      	ldr	r3, [pc, #16]	; (8000728 <SysTick_Config+0x40>)
 8000718:	2207      	movs	r2, #7
 800071a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	e000e010 	.word	0xe000e010

0800072c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff ff49 	bl	80005cc <__NVIC_SetPriorityGrouping>
}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	b086      	sub	sp, #24
 8000746:	af00      	add	r7, sp, #0
 8000748:	4603      	mov	r3, r0
 800074a:	60b9      	str	r1, [r7, #8]
 800074c:	607a      	str	r2, [r7, #4]
 800074e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000754:	f7ff ff5e 	bl	8000614 <__NVIC_GetPriorityGrouping>
 8000758:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	68b9      	ldr	r1, [r7, #8]
 800075e:	6978      	ldr	r0, [r7, #20]
 8000760:	f7ff ff90 	bl	8000684 <NVIC_EncodePriority>
 8000764:	4602      	mov	r2, r0
 8000766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800076a:	4611      	mov	r1, r2
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ff5f 	bl	8000630 <__NVIC_SetPriority>
}
 8000772:	bf00      	nop
 8000774:	3718      	adds	r7, #24
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	b082      	sub	sp, #8
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000782:	6878      	ldr	r0, [r7, #4]
 8000784:	f7ff ffb0 	bl	80006e8 <SysTick_Config>
 8000788:	4603      	mov	r3, r0
}
 800078a:	4618      	mov	r0, r3
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000794:	b480      	push	{r7}
 8000796:	b087      	sub	sp, #28
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80007aa:	e154      	b.n	8000a56 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	2101      	movs	r1, #1
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	fa01 f303 	lsl.w	r3, r1, r3
 80007b8:	4013      	ands	r3, r2
 80007ba:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	f000 8146 	beq.w	8000a50 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	685b      	ldr	r3, [r3, #4]
 80007c8:	2b02      	cmp	r3, #2
 80007ca:	d003      	beq.n	80007d4 <HAL_GPIO_Init+0x40>
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	2b12      	cmp	r3, #18
 80007d2:	d123      	bne.n	800081c <HAL_GPIO_Init+0x88>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	08da      	lsrs	r2, r3, #3
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	3208      	adds	r2, #8
 80007dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007e0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	f003 0307 	and.w	r3, r3, #7
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	220f      	movs	r2, #15
 80007ec:	fa02 f303 	lsl.w	r3, r2, r3
 80007f0:	43db      	mvns	r3, r3
 80007f2:	693a      	ldr	r2, [r7, #16]
 80007f4:	4013      	ands	r3, r2
 80007f6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	691a      	ldr	r2, [r3, #16]
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	f003 0307 	and.w	r3, r3, #7
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	fa02 f303 	lsl.w	r3, r2, r3
 8000808:	693a      	ldr	r2, [r7, #16]
 800080a:	4313      	orrs	r3, r2
 800080c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	08da      	lsrs	r2, r3, #3
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	3208      	adds	r2, #8
 8000816:	6939      	ldr	r1, [r7, #16]
 8000818:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8000822:	697b      	ldr	r3, [r7, #20]
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	2203      	movs	r2, #3
 8000828:	fa02 f303 	lsl.w	r3, r2, r3
 800082c:	43db      	mvns	r3, r3
 800082e:	693a      	ldr	r2, [r7, #16]
 8000830:	4013      	ands	r3, r2
 8000832:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	f003 0203 	and.w	r2, r3, #3
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	005b      	lsls	r3, r3, #1
 8000840:	fa02 f303 	lsl.w	r3, r2, r3
 8000844:	693a      	ldr	r2, [r7, #16]
 8000846:	4313      	orrs	r3, r2
 8000848:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	693a      	ldr	r2, [r7, #16]
 800084e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	2b01      	cmp	r3, #1
 8000856:	d00b      	beq.n	8000870 <HAL_GPIO_Init+0xdc>
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	2b02      	cmp	r3, #2
 800085e:	d007      	beq.n	8000870 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000864:	2b11      	cmp	r3, #17
 8000866:	d003      	beq.n	8000870 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	2b12      	cmp	r3, #18
 800086e:	d130      	bne.n	80008d2 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	689b      	ldr	r3, [r3, #8]
 8000874:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	2203      	movs	r2, #3
 800087c:	fa02 f303 	lsl.w	r3, r2, r3
 8000880:	43db      	mvns	r3, r3
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	4013      	ands	r3, r2
 8000886:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	68da      	ldr	r2, [r3, #12]
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	fa02 f303 	lsl.w	r3, r2, r3
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	4313      	orrs	r3, r2
 8000898:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	693a      	ldr	r2, [r7, #16]
 800089e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80008a6:	2201      	movs	r2, #1
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	fa02 f303 	lsl.w	r3, r2, r3
 80008ae:	43db      	mvns	r3, r3
 80008b0:	693a      	ldr	r2, [r7, #16]
 80008b2:	4013      	ands	r3, r2
 80008b4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	091b      	lsrs	r3, r3, #4
 80008bc:	f003 0201 	and.w	r2, r3, #1
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	693a      	ldr	r2, [r7, #16]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	68db      	ldr	r3, [r3, #12]
 80008d6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	2203      	movs	r2, #3
 80008de:	fa02 f303 	lsl.w	r3, r2, r3
 80008e2:	43db      	mvns	r3, r3
 80008e4:	693a      	ldr	r2, [r7, #16]
 80008e6:	4013      	ands	r3, r2
 80008e8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	689a      	ldr	r2, [r3, #8]
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	005b      	lsls	r3, r3, #1
 80008f2:	fa02 f303 	lsl.w	r3, r2, r3
 80008f6:	693a      	ldr	r2, [r7, #16]
 80008f8:	4313      	orrs	r3, r2
 80008fa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	693a      	ldr	r2, [r7, #16]
 8000900:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800090a:	2b00      	cmp	r3, #0
 800090c:	f000 80a0 	beq.w	8000a50 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000910:	4b57      	ldr	r3, [pc, #348]	; (8000a70 <HAL_GPIO_Init+0x2dc>)
 8000912:	6a1b      	ldr	r3, [r3, #32]
 8000914:	4a56      	ldr	r2, [pc, #344]	; (8000a70 <HAL_GPIO_Init+0x2dc>)
 8000916:	f043 0301 	orr.w	r3, r3, #1
 800091a:	6213      	str	r3, [r2, #32]
 800091c:	4b54      	ldr	r3, [pc, #336]	; (8000a70 <HAL_GPIO_Init+0x2dc>)
 800091e:	6a1b      	ldr	r3, [r3, #32]
 8000920:	f003 0301 	and.w	r3, r3, #1
 8000924:	60bb      	str	r3, [r7, #8]
 8000926:	68bb      	ldr	r3, [r7, #8]
        
        temp = SYSCFG->EXTICR[position >> 2];
 8000928:	4a52      	ldr	r2, [pc, #328]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	089b      	lsrs	r3, r3, #2
 800092e:	3302      	adds	r3, #2
 8000930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000934:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	f003 0303 	and.w	r3, r3, #3
 800093c:	009b      	lsls	r3, r3, #2
 800093e:	220f      	movs	r2, #15
 8000940:	fa02 f303 	lsl.w	r3, r2, r3
 8000944:	43db      	mvns	r3, r3
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	4013      	ands	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4a4a      	ldr	r2, [pc, #296]	; (8000a78 <HAL_GPIO_Init+0x2e4>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d019      	beq.n	8000988 <HAL_GPIO_Init+0x1f4>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4a49      	ldr	r2, [pc, #292]	; (8000a7c <HAL_GPIO_Init+0x2e8>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d013      	beq.n	8000984 <HAL_GPIO_Init+0x1f0>
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	4a48      	ldr	r2, [pc, #288]	; (8000a80 <HAL_GPIO_Init+0x2ec>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d00d      	beq.n	8000980 <HAL_GPIO_Init+0x1ec>
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	4a47      	ldr	r2, [pc, #284]	; (8000a84 <HAL_GPIO_Init+0x2f0>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d007      	beq.n	800097c <HAL_GPIO_Init+0x1e8>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a46      	ldr	r2, [pc, #280]	; (8000a88 <HAL_GPIO_Init+0x2f4>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d101      	bne.n	8000978 <HAL_GPIO_Init+0x1e4>
 8000974:	2304      	movs	r3, #4
 8000976:	e008      	b.n	800098a <HAL_GPIO_Init+0x1f6>
 8000978:	2305      	movs	r3, #5
 800097a:	e006      	b.n	800098a <HAL_GPIO_Init+0x1f6>
 800097c:	2303      	movs	r3, #3
 800097e:	e004      	b.n	800098a <HAL_GPIO_Init+0x1f6>
 8000980:	2302      	movs	r3, #2
 8000982:	e002      	b.n	800098a <HAL_GPIO_Init+0x1f6>
 8000984:	2301      	movs	r3, #1
 8000986:	e000      	b.n	800098a <HAL_GPIO_Init+0x1f6>
 8000988:	2300      	movs	r3, #0
 800098a:	697a      	ldr	r2, [r7, #20]
 800098c:	f002 0203 	and.w	r2, r2, #3
 8000990:	0092      	lsls	r2, r2, #2
 8000992:	4093      	lsls	r3, r2
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4313      	orrs	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800099a:	4936      	ldr	r1, [pc, #216]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	089b      	lsrs	r3, r3, #2
 80009a0:	3302      	adds	r3, #2
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009a8:	4b38      	ldr	r3, [pc, #224]	; (8000a8c <HAL_GPIO_Init+0x2f8>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	43db      	mvns	r3, r3
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	4013      	ands	r3, r2
 80009b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d003      	beq.n	80009cc <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent); 
 80009c4:	693a      	ldr	r2, [r7, #16]
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80009cc:	4a2f      	ldr	r2, [pc, #188]	; (8000a8c <HAL_GPIO_Init+0x2f8>)
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80009d2:	4b2e      	ldr	r3, [pc, #184]	; (8000a8c <HAL_GPIO_Init+0x2f8>)
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	43db      	mvns	r3, r3
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	4013      	ands	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	685b      	ldr	r3, [r3, #4]
 80009e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d003      	beq.n	80009f6 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent); 
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	4313      	orrs	r3, r2
 80009f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80009f6:	4a25      	ldr	r2, [pc, #148]	; (8000a8c <HAL_GPIO_Init+0x2f8>)
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	6053      	str	r3, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009fc:	4b23      	ldr	r3, [pc, #140]	; (8000a8c <HAL_GPIO_Init+0x2f8>)
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	43db      	mvns	r3, r3
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	4013      	ands	r3, r2
 8000a0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d003      	beq.n	8000a20 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent); 
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a20:	4a1a      	ldr	r2, [pc, #104]	; (8000a8c <HAL_GPIO_Init+0x2f8>)
 8000a22:	693b      	ldr	r3, [r7, #16]
 8000a24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a26:	4b19      	ldr	r3, [pc, #100]	; (8000a8c <HAL_GPIO_Init+0x2f8>)
 8000a28:	68db      	ldr	r3, [r3, #12]
 8000a2a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	43db      	mvns	r3, r3
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	4013      	ands	r3, r2
 8000a34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d003      	beq.n	8000a4a <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent); 
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a4a:	4a10      	ldr	r2, [pc, #64]	; (8000a8c <HAL_GPIO_Init+0x2f8>)
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	3301      	adds	r3, #1
 8000a54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	f47f aea3 	bne.w	80007ac <HAL_GPIO_Init+0x18>
  } 
}
 8000a66:	bf00      	nop
 8000a68:	371c      	adds	r7, #28
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc80      	pop	{r7}
 8000a6e:	4770      	bx	lr
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40010000 	.word	0x40010000
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	40020400 	.word	0x40020400
 8000a80:	40020800 	.word	0x40020800
 8000a84:	40020c00 	.word	0x40020c00
 8000a88:	40021000 	.word	0x40021000
 8000a8c:	40010400 	.word	0x40010400

08000a90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	460b      	mov	r3, r1
 8000a9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	691a      	ldr	r2, [r3, #16]
 8000aa0:	887b      	ldrh	r3, [r7, #2]
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d002      	beq.n	8000aae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	73fb      	strb	r3, [r7, #15]
 8000aac:	e001      	b.n	8000ab2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3714      	adds	r7, #20
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bc80      	pop	{r7}
 8000abc:	4770      	bx	lr

08000abe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	b083      	sub	sp, #12
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	807b      	strh	r3, [r7, #2]
 8000aca:	4613      	mov	r3, r2
 8000acc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ace:	787b      	ldrb	r3, [r7, #1]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d003      	beq.n	8000adc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ad4:	887a      	ldrh	r2, [r7, #2]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8000ada:	e003      	b.n	8000ae4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8000adc:	887b      	ldrh	r3, [r7, #2]
 8000ade:	041a      	lsls	r2, r3, #16
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	619a      	str	r2, [r3, #24]
}
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr

08000aee <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices 
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000aee:	b480      	push	{r7}
 8000af0:	b083      	sub	sp, #12
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
 8000af6:	460b      	mov	r3, r1
 8000af8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	695a      	ldr	r2, [r3, #20]
 8000afe:	887b      	ldrh	r3, [r7, #2]
 8000b00:	4013      	ands	r3, r2
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d004      	beq.n	8000b10 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000b06:	887b      	ldrh	r3, [r7, #2]
 8000b08:	041a      	lsls	r2, r3, #16
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000b0e:	e002      	b.n	8000b16 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b10:	887a      	ldrh	r2, [r7, #2]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	619a      	str	r2, [r3, #24]
}
 8000b16:	bf00      	nop
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr

08000b20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b088      	sub	sp, #32
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d101      	bne.n	8000b32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e31d      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b32:	4b94      	ldr	r3, [pc, #592]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	f003 030c 	and.w	r3, r3, #12
 8000b3a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b3c:	4b91      	ldr	r3, [pc, #580]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b44:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f003 0301 	and.w	r3, r3, #1
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d07b      	beq.n	8000c4a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b52:	69bb      	ldr	r3, [r7, #24]
 8000b54:	2b08      	cmp	r3, #8
 8000b56:	d006      	beq.n	8000b66 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	2b0c      	cmp	r3, #12
 8000b5c:	d10f      	bne.n	8000b7e <HAL_RCC_OscConfig+0x5e>
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b64:	d10b      	bne.n	8000b7e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b66:	4b87      	ldr	r3, [pc, #540]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d06a      	beq.n	8000c48 <HAL_RCC_OscConfig+0x128>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d166      	bne.n	8000c48 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e2f7      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	d106      	bne.n	8000b94 <HAL_RCC_OscConfig+0x74>
 8000b86:	4b7f      	ldr	r3, [pc, #508]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a7e      	ldr	r2, [pc, #504]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b90:	6013      	str	r3, [r2, #0]
 8000b92:	e02d      	b.n	8000bf0 <HAL_RCC_OscConfig+0xd0>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d10c      	bne.n	8000bb6 <HAL_RCC_OscConfig+0x96>
 8000b9c:	4b79      	ldr	r3, [pc, #484]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a78      	ldr	r2, [pc, #480]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000ba2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ba6:	6013      	str	r3, [r2, #0]
 8000ba8:	4b76      	ldr	r3, [pc, #472]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a75      	ldr	r2, [pc, #468]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000bae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bb2:	6013      	str	r3, [r2, #0]
 8000bb4:	e01c      	b.n	8000bf0 <HAL_RCC_OscConfig+0xd0>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	2b05      	cmp	r3, #5
 8000bbc:	d10c      	bne.n	8000bd8 <HAL_RCC_OscConfig+0xb8>
 8000bbe:	4b71      	ldr	r3, [pc, #452]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a70      	ldr	r2, [pc, #448]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000bc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bc8:	6013      	str	r3, [r2, #0]
 8000bca:	4b6e      	ldr	r3, [pc, #440]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a6d      	ldr	r2, [pc, #436]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000bd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bd4:	6013      	str	r3, [r2, #0]
 8000bd6:	e00b      	b.n	8000bf0 <HAL_RCC_OscConfig+0xd0>
 8000bd8:	4b6a      	ldr	r3, [pc, #424]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a69      	ldr	r2, [pc, #420]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000bde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000be2:	6013      	str	r3, [r2, #0]
 8000be4:	4b67      	ldr	r3, [pc, #412]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a66      	ldr	r2, [pc, #408]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000bea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d013      	beq.n	8000c20 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf8:	f7ff fcbc 	bl	8000574 <HAL_GetTick>
 8000bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000bfe:	e008      	b.n	8000c12 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c00:	f7ff fcb8 	bl	8000574 <HAL_GetTick>
 8000c04:	4602      	mov	r2, r0
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	2b64      	cmp	r3, #100	; 0x64
 8000c0c:	d901      	bls.n	8000c12 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	e2ad      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000c12:	4b5c      	ldr	r3, [pc, #368]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d0f0      	beq.n	8000c00 <HAL_RCC_OscConfig+0xe0>
 8000c1e:	e014      	b.n	8000c4a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c20:	f7ff fca8 	bl	8000574 <HAL_GetTick>
 8000c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000c26:	e008      	b.n	8000c3a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c28:	f7ff fca4 	bl	8000574 <HAL_GetTick>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	693b      	ldr	r3, [r7, #16]
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	2b64      	cmp	r3, #100	; 0x64
 8000c34:	d901      	bls.n	8000c3a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8000c36:	2303      	movs	r3, #3
 8000c38:	e299      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000c3a:	4b52      	ldr	r3, [pc, #328]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d1f0      	bne.n	8000c28 <HAL_RCC_OscConfig+0x108>
 8000c46:	e000      	b.n	8000c4a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d05a      	beq.n	8000d0c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	2b04      	cmp	r3, #4
 8000c5a:	d005      	beq.n	8000c68 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	2b0c      	cmp	r3, #12
 8000c60:	d119      	bne.n	8000c96 <HAL_RCC_OscConfig+0x176>
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d116      	bne.n	8000c96 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c68:	4b46      	ldr	r3, [pc, #280]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 0302 	and.w	r3, r3, #2
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d005      	beq.n	8000c80 <HAL_RCC_OscConfig+0x160>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d001      	beq.n	8000c80 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e276      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c80:	4b40      	ldr	r3, [pc, #256]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	691b      	ldr	r3, [r3, #16]
 8000c8c:	021b      	lsls	r3, r3, #8
 8000c8e:	493d      	ldr	r1, [pc, #244]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000c90:	4313      	orrs	r3, r2
 8000c92:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c94:	e03a      	b.n	8000d0c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	68db      	ldr	r3, [r3, #12]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d020      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c9e:	4b3a      	ldr	r3, [pc, #232]	; (8000d88 <HAL_RCC_OscConfig+0x268>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca4:	f7ff fc66 	bl	8000574 <HAL_GetTick>
 8000ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000caa:	e008      	b.n	8000cbe <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cac:	f7ff fc62 	bl	8000574 <HAL_GetTick>
 8000cb0:	4602      	mov	r2, r0
 8000cb2:	693b      	ldr	r3, [r7, #16]
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d901      	bls.n	8000cbe <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	e257      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000cbe:	4b31      	ldr	r3, [pc, #196]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f003 0302 	and.w	r3, r3, #2
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d0f0      	beq.n	8000cac <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cca:	4b2e      	ldr	r3, [pc, #184]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	691b      	ldr	r3, [r3, #16]
 8000cd6:	021b      	lsls	r3, r3, #8
 8000cd8:	492a      	ldr	r1, [pc, #168]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	604b      	str	r3, [r1, #4]
 8000cde:	e015      	b.n	8000d0c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ce0:	4b29      	ldr	r3, [pc, #164]	; (8000d88 <HAL_RCC_OscConfig+0x268>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce6:	f7ff fc45 	bl	8000574 <HAL_GetTick>
 8000cea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000cec:	e008      	b.n	8000d00 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cee:	f7ff fc41 	bl	8000574 <HAL_GetTick>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d901      	bls.n	8000d00 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	e236      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000d00:	4b20      	ldr	r3, [pc, #128]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f003 0302 	and.w	r3, r3, #2
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d1f0      	bne.n	8000cee <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f003 0310 	and.w	r3, r3, #16
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f000 80b8 	beq.w	8000e8a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d170      	bne.n	8000e02 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d20:	4b18      	ldr	r3, [pc, #96]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d005      	beq.n	8000d38 <HAL_RCC_OscConfig+0x218>
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d101      	bne.n	8000d38 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	e21a      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6a1a      	ldr	r2, [r3, #32]
 8000d3c:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d921      	bls.n	8000d8c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6a1b      	ldr	r3, [r3, #32]
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f000 fba3 	bl	8001498 <RCC_SetFlashLatencyFromMSIRange>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	e208      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d5c:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a1b      	ldr	r3, [r3, #32]
 8000d68:	4906      	ldr	r1, [pc, #24]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d6e:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	69db      	ldr	r3, [r3, #28]
 8000d7a:	061b      	lsls	r3, r3, #24
 8000d7c:	4901      	ldr	r1, [pc, #4]	; (8000d84 <HAL_RCC_OscConfig+0x264>)
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	604b      	str	r3, [r1, #4]
 8000d82:	e020      	b.n	8000dc6 <HAL_RCC_OscConfig+0x2a6>
 8000d84:	40023800 	.word	0x40023800
 8000d88:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d8c:	4ba4      	ldr	r3, [pc, #656]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a1b      	ldr	r3, [r3, #32]
 8000d98:	49a1      	ldr	r1, [pc, #644]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d9e:	4ba0      	ldr	r3, [pc, #640]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	061b      	lsls	r3, r3, #24
 8000dac:	499c      	ldr	r1, [pc, #624]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000dae:	4313      	orrs	r3, r2
 8000db0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6a1b      	ldr	r3, [r3, #32]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 fb6e 	bl	8001498 <RCC_SetFlashLatencyFromMSIRange>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e1d3      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6a1b      	ldr	r3, [r3, #32]
 8000dca:	0b5b      	lsrs	r3, r3, #13
 8000dcc:	3301      	adds	r3, #1
 8000dce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000dd2:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000dd6:	4a92      	ldr	r2, [pc, #584]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000dd8:	6892      	ldr	r2, [r2, #8]
 8000dda:	0912      	lsrs	r2, r2, #4
 8000ddc:	f002 020f 	and.w	r2, r2, #15
 8000de0:	4990      	ldr	r1, [pc, #576]	; (8001024 <HAL_RCC_OscConfig+0x504>)
 8000de2:	5c8a      	ldrb	r2, [r1, r2]
 8000de4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000de6:	4a90      	ldr	r2, [pc, #576]	; (8001028 <HAL_RCC_OscConfig+0x508>)
 8000de8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000dea:	4b90      	ldr	r3, [pc, #576]	; (800102c <HAL_RCC_OscConfig+0x50c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fb74 	bl	80004dc <HAL_InitTick>
 8000df4:	4603      	mov	r3, r0
 8000df6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000df8:	7bfb      	ldrb	r3, [r7, #15]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d045      	beq.n	8000e8a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8000dfe:	7bfb      	ldrb	r3, [r7, #15]
 8000e00:	e1b5      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d029      	beq.n	8000e5e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000e0a:	4b89      	ldr	r3, [pc, #548]	; (8001030 <HAL_RCC_OscConfig+0x510>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e10:	f7ff fbb0 	bl	8000574 <HAL_GetTick>
 8000e14:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000e16:	e008      	b.n	8000e2a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e18:	f7ff fbac 	bl	8000574 <HAL_GetTick>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d901      	bls.n	8000e2a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8000e26:	2303      	movs	r3, #3
 8000e28:	e1a1      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000e2a:	4b7d      	ldr	r3, [pc, #500]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d0f0      	beq.n	8000e18 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e36:	4b7a      	ldr	r3, [pc, #488]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6a1b      	ldr	r3, [r3, #32]
 8000e42:	4977      	ldr	r1, [pc, #476]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000e44:	4313      	orrs	r3, r2
 8000e46:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e48:	4b75      	ldr	r3, [pc, #468]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	69db      	ldr	r3, [r3, #28]
 8000e54:	061b      	lsls	r3, r3, #24
 8000e56:	4972      	ldr	r1, [pc, #456]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	604b      	str	r3, [r1, #4]
 8000e5c:	e015      	b.n	8000e8a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e5e:	4b74      	ldr	r3, [pc, #464]	; (8001030 <HAL_RCC_OscConfig+0x510>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e64:	f7ff fb86 	bl	8000574 <HAL_GetTick>
 8000e68:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000e6a:	e008      	b.n	8000e7e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e6c:	f7ff fb82 	bl	8000574 <HAL_GetTick>
 8000e70:	4602      	mov	r2, r0
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d901      	bls.n	8000e7e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	e177      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000e7e:	4b68      	ldr	r3, [pc, #416]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d1f0      	bne.n	8000e6c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f003 0308 	and.w	r3, r3, #8
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d030      	beq.n	8000ef8 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	695b      	ldr	r3, [r3, #20]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d016      	beq.n	8000ecc <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e9e:	4b65      	ldr	r3, [pc, #404]	; (8001034 <HAL_RCC_OscConfig+0x514>)
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea4:	f7ff fb66 	bl	8000574 <HAL_GetTick>
 8000ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000eaa:	e008      	b.n	8000ebe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eac:	f7ff fb62 	bl	8000574 <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d901      	bls.n	8000ebe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e157      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000ebe:	4b58      	ldr	r3, [pc, #352]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec2:	f003 0302 	and.w	r3, r3, #2
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0f0      	beq.n	8000eac <HAL_RCC_OscConfig+0x38c>
 8000eca:	e015      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ecc:	4b59      	ldr	r3, [pc, #356]	; (8001034 <HAL_RCC_OscConfig+0x514>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ed2:	f7ff fb4f 	bl	8000574 <HAL_GetTick>
 8000ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000ed8:	e008      	b.n	8000eec <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eda:	f7ff fb4b 	bl	8000574 <HAL_GetTick>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d901      	bls.n	8000eec <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	e140      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000eec:	4b4c      	ldr	r3, [pc, #304]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ef0:	f003 0302 	and.w	r3, r3, #2
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d1f0      	bne.n	8000eda <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f003 0304 	and.w	r3, r3, #4
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	f000 80b5 	beq.w	8001070 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f06:	2300      	movs	r3, #0
 8000f08:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f0a:	4b45      	ldr	r3, [pc, #276]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d10d      	bne.n	8000f32 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f16:	4b42      	ldr	r3, [pc, #264]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1a:	4a41      	ldr	r2, [pc, #260]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000f1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f20:	6253      	str	r3, [r2, #36]	; 0x24
 8000f22:	4b3f      	ldr	r3, [pc, #252]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f2a:	60bb      	str	r3, [r7, #8]
 8000f2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f32:	4b41      	ldr	r3, [pc, #260]	; (8001038 <HAL_RCC_OscConfig+0x518>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d118      	bne.n	8000f70 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f3e:	4b3e      	ldr	r3, [pc, #248]	; (8001038 <HAL_RCC_OscConfig+0x518>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4a3d      	ldr	r2, [pc, #244]	; (8001038 <HAL_RCC_OscConfig+0x518>)
 8000f44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f4a:	f7ff fb13 	bl	8000574 <HAL_GetTick>
 8000f4e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f50:	e008      	b.n	8000f64 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f52:	f7ff fb0f 	bl	8000574 <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	2b64      	cmp	r3, #100	; 0x64
 8000f5e:	d901      	bls.n	8000f64 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8000f60:	2303      	movs	r3, #3
 8000f62:	e104      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f64:	4b34      	ldr	r3, [pc, #208]	; (8001038 <HAL_RCC_OscConfig+0x518>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0f0      	beq.n	8000f52 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d106      	bne.n	8000f86 <HAL_RCC_OscConfig+0x466>
 8000f78:	4b29      	ldr	r3, [pc, #164]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f7c:	4a28      	ldr	r2, [pc, #160]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f82:	6353      	str	r3, [r2, #52]	; 0x34
 8000f84:	e02d      	b.n	8000fe2 <HAL_RCC_OscConfig+0x4c2>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d10c      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x488>
 8000f8e:	4b24      	ldr	r3, [pc, #144]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f92:	4a23      	ldr	r2, [pc, #140]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000f94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f98:	6353      	str	r3, [r2, #52]	; 0x34
 8000f9a:	4b21      	ldr	r3, [pc, #132]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f9e:	4a20      	ldr	r2, [pc, #128]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000fa0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000fa4:	6353      	str	r3, [r2, #52]	; 0x34
 8000fa6:	e01c      	b.n	8000fe2 <HAL_RCC_OscConfig+0x4c2>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	2b05      	cmp	r3, #5
 8000fae:	d10c      	bne.n	8000fca <HAL_RCC_OscConfig+0x4aa>
 8000fb0:	4b1b      	ldr	r3, [pc, #108]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fb4:	4a1a      	ldr	r2, [pc, #104]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000fb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fba:	6353      	str	r3, [r2, #52]	; 0x34
 8000fbc:	4b18      	ldr	r3, [pc, #96]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fc0:	4a17      	ldr	r2, [pc, #92]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fc6:	6353      	str	r3, [r2, #52]	; 0x34
 8000fc8:	e00b      	b.n	8000fe2 <HAL_RCC_OscConfig+0x4c2>
 8000fca:	4b15      	ldr	r3, [pc, #84]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fce:	4a14      	ldr	r2, [pc, #80]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000fd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fd4:	6353      	str	r3, [r2, #52]	; 0x34
 8000fd6:	4b12      	ldr	r3, [pc, #72]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fda:	4a11      	ldr	r2, [pc, #68]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 8000fdc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000fe0:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d015      	beq.n	8001016 <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fea:	f7ff fac3 	bl	8000574 <HAL_GetTick>
 8000fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000ff0:	e00a      	b.n	8001008 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ff2:	f7ff fabf 	bl	8000574 <HAL_GetTick>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	1ad3      	subs	r3, r2, r3
 8000ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001000:	4293      	cmp	r3, r2
 8001002:	d901      	bls.n	8001008 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001004:	2303      	movs	r3, #3
 8001006:	e0b2      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <HAL_RCC_OscConfig+0x500>)
 800100a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800100c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001010:	2b00      	cmp	r3, #0
 8001012:	d0ee      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x4d2>
 8001014:	e023      	b.n	800105e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001016:	f7ff faad 	bl	8000574 <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800101c:	e019      	b.n	8001052 <HAL_RCC_OscConfig+0x532>
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800
 8001024:	08001798 	.word	0x08001798
 8001028:	20000000 	.word	0x20000000
 800102c:	20000004 	.word	0x20000004
 8001030:	42470020 	.word	0x42470020
 8001034:	42470680 	.word	0x42470680
 8001038:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800103c:	f7ff fa9a 	bl	8000574 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	f241 3288 	movw	r2, #5000	; 0x1388
 800104a:	4293      	cmp	r3, r2
 800104c:	d901      	bls.n	8001052 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e08d      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001052:	4b49      	ldr	r3, [pc, #292]	; (8001178 <HAL_RCC_OscConfig+0x658>)
 8001054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001056:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1ee      	bne.n	800103c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800105e:	7ffb      	ldrb	r3, [r7, #31]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d105      	bne.n	8001070 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001064:	4b44      	ldr	r3, [pc, #272]	; (8001178 <HAL_RCC_OscConfig+0x658>)
 8001066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001068:	4a43      	ldr	r2, [pc, #268]	; (8001178 <HAL_RCC_OscConfig+0x658>)
 800106a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800106e:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001074:	2b00      	cmp	r3, #0
 8001076:	d079      	beq.n	800116c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	2b0c      	cmp	r3, #12
 800107c:	d056      	beq.n	800112c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001082:	2b02      	cmp	r3, #2
 8001084:	d13b      	bne.n	80010fe <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001086:	4b3d      	ldr	r3, [pc, #244]	; (800117c <HAL_RCC_OscConfig+0x65c>)
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108c:	f7ff fa72 	bl	8000574 <HAL_GetTick>
 8001090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001094:	f7ff fa6e 	bl	8000574 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e063      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80010a6:	4b34      	ldr	r3, [pc, #208]	; (8001178 <HAL_RCC_OscConfig+0x658>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1f0      	bne.n	8001094 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010b2:	4b31      	ldr	r3, [pc, #196]	; (8001178 <HAL_RCC_OscConfig+0x658>)
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c2:	4319      	orrs	r1, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c8:	430b      	orrs	r3, r1
 80010ca:	492b      	ldr	r1, [pc, #172]	; (8001178 <HAL_RCC_OscConfig+0x658>)
 80010cc:	4313      	orrs	r3, r2
 80010ce:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010d0:	4b2a      	ldr	r3, [pc, #168]	; (800117c <HAL_RCC_OscConfig+0x65c>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d6:	f7ff fa4d 	bl	8000574 <HAL_GetTick>
 80010da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80010dc:	e008      	b.n	80010f0 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010de:	f7ff fa49 	bl	8000574 <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d901      	bls.n	80010f0 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80010ec:	2303      	movs	r3, #3
 80010ee:	e03e      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80010f0:	4b21      	ldr	r3, [pc, #132]	; (8001178 <HAL_RCC_OscConfig+0x658>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d0f0      	beq.n	80010de <HAL_RCC_OscConfig+0x5be>
 80010fc:	e036      	b.n	800116c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010fe:	4b1f      	ldr	r3, [pc, #124]	; (800117c <HAL_RCC_OscConfig+0x65c>)
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001104:	f7ff fa36 	bl	8000574 <HAL_GetTick>
 8001108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800110a:	e008      	b.n	800111e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800110c:	f7ff fa32 	bl	8000574 <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b02      	cmp	r3, #2
 8001118:	d901      	bls.n	800111e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e027      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800111e:	4b16      	ldr	r3, [pc, #88]	; (8001178 <HAL_RCC_OscConfig+0x658>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f0      	bne.n	800110c <HAL_RCC_OscConfig+0x5ec>
 800112a:	e01f      	b.n	800116c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001130:	2b01      	cmp	r3, #1
 8001132:	d101      	bne.n	8001138 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001134:	2301      	movs	r3, #1
 8001136:	e01a      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001138:	4b0f      	ldr	r3, [pc, #60]	; (8001178 <HAL_RCC_OscConfig+0x658>)
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001148:	429a      	cmp	r2, r3
 800114a:	d10d      	bne.n	8001168 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001156:	429a      	cmp	r2, r3
 8001158:	d106      	bne.n	8001168 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001164:	429a      	cmp	r2, r3
 8001166:	d001      	beq.n	800116c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001168:	2301      	movs	r3, #1
 800116a:	e000      	b.n	800116e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3720      	adds	r7, #32
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40023800 	.word	0x40023800
 800117c:	42470060 	.word	0x42470060

08001180 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d101      	bne.n	8001194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e11a      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001194:	4b8f      	ldr	r3, [pc, #572]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0301 	and.w	r3, r3, #1
 800119c:	683a      	ldr	r2, [r7, #0]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d919      	bls.n	80011d6 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d105      	bne.n	80011b4 <HAL_RCC_ClockConfig+0x34>
 80011a8:	4b8a      	ldr	r3, [pc, #552]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a89      	ldr	r2, [pc, #548]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 80011ae:	f043 0304 	orr.w	r3, r3, #4
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	4b87      	ldr	r3, [pc, #540]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f023 0201 	bic.w	r2, r3, #1
 80011bc:	4985      	ldr	r1, [pc, #532]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011c4:	4b83      	ldr	r3, [pc, #524]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f003 0301 	and.w	r3, r3, #1
 80011cc:	683a      	ldr	r2, [r7, #0]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d001      	beq.n	80011d6 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e0f9      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d008      	beq.n	80011f4 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011e2:	4b7d      	ldr	r3, [pc, #500]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	497a      	ldr	r1, [pc, #488]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 80011f0:	4313      	orrs	r3, r2
 80011f2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f000 808e 	beq.w	800131e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	2b02      	cmp	r3, #2
 8001208:	d107      	bne.n	800121a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800120a:	4b73      	ldr	r3, [pc, #460]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d121      	bne.n	800125a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e0d7      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	2b03      	cmp	r3, #3
 8001220:	d107      	bne.n	8001232 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001222:	4b6d      	ldr	r3, [pc, #436]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800122a:	2b00      	cmp	r3, #0
 800122c:	d115      	bne.n	800125a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e0cb      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d107      	bne.n	800124a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800123a:	4b67      	ldr	r3, [pc, #412]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d109      	bne.n	800125a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e0bf      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800124a:	4b63      	ldr	r3, [pc, #396]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001252:	2b00      	cmp	r3, #0
 8001254:	d101      	bne.n	800125a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e0b7      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800125a:	4b5f      	ldr	r3, [pc, #380]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	f023 0203 	bic.w	r2, r3, #3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	495c      	ldr	r1, [pc, #368]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 8001268:	4313      	orrs	r3, r2
 800126a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800126c:	f7ff f982 	bl	8000574 <HAL_GetTick>
 8001270:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	2b02      	cmp	r3, #2
 8001278:	d112      	bne.n	80012a0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800127a:	e00a      	b.n	8001292 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800127c:	f7ff f97a 	bl	8000574 <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	f241 3288 	movw	r2, #5000	; 0x1388
 800128a:	4293      	cmp	r3, r2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e09b      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001292:	4b51      	ldr	r3, [pc, #324]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 030c 	and.w	r3, r3, #12
 800129a:	2b08      	cmp	r3, #8
 800129c:	d1ee      	bne.n	800127c <HAL_RCC_ClockConfig+0xfc>
 800129e:	e03e      	b.n	800131e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	2b03      	cmp	r3, #3
 80012a6:	d112      	bne.n	80012ce <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012a8:	e00a      	b.n	80012c0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012aa:	f7ff f963 	bl	8000574 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d901      	bls.n	80012c0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e084      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012c0:	4b45      	ldr	r3, [pc, #276]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	f003 030c 	and.w	r3, r3, #12
 80012c8:	2b0c      	cmp	r3, #12
 80012ca:	d1ee      	bne.n	80012aa <HAL_RCC_ClockConfig+0x12a>
 80012cc:	e027      	b.n	800131e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d11d      	bne.n	8001312 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80012d6:	e00a      	b.n	80012ee <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012d8:	f7ff f94c 	bl	8000574 <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d901      	bls.n	80012ee <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e06d      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80012ee:	4b3a      	ldr	r3, [pc, #232]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	f003 030c 	and.w	r3, r3, #12
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	d1ee      	bne.n	80012d8 <HAL_RCC_ClockConfig+0x158>
 80012fa:	e010      	b.n	800131e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012fc:	f7ff f93a 	bl	8000574 <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	f241 3288 	movw	r2, #5000	; 0x1388
 800130a:	4293      	cmp	r3, r2
 800130c:	d901      	bls.n	8001312 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e05b      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001312:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	f003 030c 	and.w	r3, r3, #12
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1ee      	bne.n	80012fc <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800131e:	4b2d      	ldr	r3, [pc, #180]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	429a      	cmp	r2, r3
 800132a:	d219      	bcs.n	8001360 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d105      	bne.n	800133e <HAL_RCC_ClockConfig+0x1be>
 8001332:	4b28      	ldr	r3, [pc, #160]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a27      	ldr	r2, [pc, #156]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 8001338:	f043 0304 	orr.w	r3, r3, #4
 800133c:	6013      	str	r3, [r2, #0]
 800133e:	4b25      	ldr	r3, [pc, #148]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f023 0201 	bic.w	r2, r3, #1
 8001346:	4923      	ldr	r1, [pc, #140]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	4313      	orrs	r3, r2
 800134c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800134e:	4b21      	ldr	r3, [pc, #132]	; (80013d4 <HAL_RCC_ClockConfig+0x254>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	429a      	cmp	r2, r3
 800135a:	d001      	beq.n	8001360 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e034      	b.n	80013ca <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0304 	and.w	r3, r3, #4
 8001368:	2b00      	cmp	r3, #0
 800136a:	d008      	beq.n	800137e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800136c:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	4917      	ldr	r1, [pc, #92]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 800137a:	4313      	orrs	r3, r2
 800137c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0308 	and.w	r3, r3, #8
 8001386:	2b00      	cmp	r3, #0
 8001388:	d009      	beq.n	800139e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800138a:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	691b      	ldr	r3, [r3, #16]
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	490f      	ldr	r1, [pc, #60]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 800139a:	4313      	orrs	r3, r2
 800139c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800139e:	f000 f823 	bl	80013e8 <HAL_RCC_GetSysClockFreq>
 80013a2:	4601      	mov	r1, r0
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <HAL_RCC_ClockConfig+0x258>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	f003 030f 	and.w	r3, r3, #15
 80013ae:	4a0b      	ldr	r2, [pc, #44]	; (80013dc <HAL_RCC_ClockConfig+0x25c>)
 80013b0:	5cd3      	ldrb	r3, [r2, r3]
 80013b2:	fa21 f303 	lsr.w	r3, r1, r3
 80013b6:	4a0a      	ldr	r2, [pc, #40]	; (80013e0 <HAL_RCC_ClockConfig+0x260>)
 80013b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80013ba:	4b0a      	ldr	r3, [pc, #40]	; (80013e4 <HAL_RCC_ClockConfig+0x264>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f88c 	bl	80004dc <HAL_InitTick>
 80013c4:	4603      	mov	r3, r0
 80013c6:	72fb      	strb	r3, [r7, #11]

  return status;
 80013c8:	7afb      	ldrb	r3, [r7, #11]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40023c00 	.word	0x40023c00
 80013d8:	40023800 	.word	0x40023800
 80013dc:	08001798 	.word	0x08001798
 80013e0:	20000000 	.word	0x20000000
 80013e4:	20000004 	.word	0x20000004

080013e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b087      	sub	sp, #28
 80013ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80013ee:	4b26      	ldr	r3, [pc, #152]	; (8001488 <HAL_RCC_GetSysClockFreq+0xa0>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f003 030c 	and.w	r3, r3, #12
 80013fa:	2b08      	cmp	r3, #8
 80013fc:	d006      	beq.n	800140c <HAL_RCC_GetSysClockFreq+0x24>
 80013fe:	2b0c      	cmp	r3, #12
 8001400:	d007      	beq.n	8001412 <HAL_RCC_GetSysClockFreq+0x2a>
 8001402:	2b04      	cmp	r3, #4
 8001404:	d12c      	bne.n	8001460 <HAL_RCC_GetSysClockFreq+0x78>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001406:	4b21      	ldr	r3, [pc, #132]	; (800148c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001408:	613b      	str	r3, [r7, #16]
      break;
 800140a:	e037      	b.n	800147c <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800140c:	4b20      	ldr	r3, [pc, #128]	; (8001490 <HAL_RCC_GetSysClockFreq+0xa8>)
 800140e:	613b      	str	r3, [r7, #16]
      break;
 8001410:	e034      	b.n	800147c <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	0c9b      	lsrs	r3, r3, #18
 8001416:	f003 030f 	and.w	r3, r3, #15
 800141a:	4a1e      	ldr	r2, [pc, #120]	; (8001494 <HAL_RCC_GetSysClockFreq+0xac>)
 800141c:	5cd3      	ldrb	r3, [r2, r3]
 800141e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	0d9b      	lsrs	r3, r3, #22
 8001424:	f003 0303 	and.w	r3, r3, #3
 8001428:	3301      	adds	r3, #1
 800142a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800142c:	4b16      	ldr	r3, [pc, #88]	; (8001488 <HAL_RCC_GetSysClockFreq+0xa0>)
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d008      	beq.n	800144a <HAL_RCC_GetSysClockFreq+0x62>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	4a15      	ldr	r2, [pc, #84]	; (8001490 <HAL_RCC_GetSysClockFreq+0xa8>)
 800143c:	fb02 f203 	mul.w	r2, r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	fbb2 f3f3 	udiv	r3, r2, r3
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	e007      	b.n	800145a <HAL_RCC_GetSysClockFreq+0x72>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE * pllm) / plld;
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	4a0f      	ldr	r2, [pc, #60]	; (800148c <HAL_RCC_GetSysClockFreq+0xa4>)
 800144e:	fb02 f203 	mul.w	r2, r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	fbb2 f3f3 	udiv	r3, r2, r3
 8001458:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	613b      	str	r3, [r7, #16]
      break;
 800145e:	e00d      	b.n	800147c <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001460:	4b09      	ldr	r3, [pc, #36]	; (8001488 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	0b5b      	lsrs	r3, r3, #13
 8001466:	f003 0307 	and.w	r3, r3, #7
 800146a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	3301      	adds	r3, #1
 8001470:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	613b      	str	r3, [r7, #16]
      break;
 800147a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800147c:	693b      	ldr	r3, [r7, #16]
}
 800147e:	4618      	mov	r0, r3
 8001480:	371c      	adds	r7, #28
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	40023800 	.word	0x40023800
 800148c:	00f42400 	.word	0x00f42400
 8001490:	007a1200 	.word	0x007a1200
 8001494:	0800178c 	.word	0x0800178c

08001498 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001498:	b480      	push	{r7}
 800149a:	b087      	sub	sp, #28
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80014a0:	2300      	movs	r3, #0
 80014a2:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80014a4:	4b29      	ldr	r3, [pc, #164]	; (800154c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d12c      	bne.n	800150a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80014b0:	4b26      	ldr	r3, [pc, #152]	; (800154c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80014b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80014bc:	4b24      	ldr	r3, [pc, #144]	; (8001550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80014c4:	617b      	str	r3, [r7, #20]
 80014c6:	e016      	b.n	80014f6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014c8:	4b20      	ldr	r3, [pc, #128]	; (800154c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80014ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014cc:	4a1f      	ldr	r2, [pc, #124]	; (800154c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80014ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d2:	6253      	str	r3, [r2, #36]	; 0x24
 80014d4:	4b1d      	ldr	r3, [pc, #116]	; (800154c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80014d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80014e0:	4b1b      	ldr	r3, [pc, #108]	; (8001550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80014e8:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80014ea:	4b18      	ldr	r3, [pc, #96]	; (800154c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80014ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ee:	4a17      	ldr	r2, [pc, #92]	; (800154c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80014f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014f4:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80014fc:	d105      	bne.n	800150a <RCC_SetFlashLatencyFromMSIRange+0x72>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001504:	d101      	bne.n	800150a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001506:	2301      	movs	r3, #1
 8001508:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d105      	bne.n	800151c <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001510:	4b10      	ldr	r3, [pc, #64]	; (8001554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a0f      	ldr	r2, [pc, #60]	; (8001554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001516:	f043 0304 	orr.w	r3, r3, #4
 800151a:	6013      	str	r3, [r2, #0]
 800151c:	4b0d      	ldr	r3, [pc, #52]	; (8001554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f023 0201 	bic.w	r2, r3, #1
 8001524:	490b      	ldr	r1, [pc, #44]	; (8001554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4313      	orrs	r3, r2
 800152a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800152c:	4b09      	ldr	r3, [pc, #36]	; (8001554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	429a      	cmp	r2, r3
 8001538:	d001      	beq.n	800153e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e000      	b.n	8001540 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800153e:	2300      	movs	r3, #0
}
 8001540:	4618      	mov	r0, r3
 8001542:	371c      	adds	r7, #28
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	40023800 	.word	0x40023800
 8001550:	40007000 	.word	0x40007000
 8001554:	40023c00 	.word	0x40023c00

08001558 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	2b00      	cmp	r3, #0
 800156a:	d106      	bne.n	800157a <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	f000 80c6 	beq.w	8001706 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 800157a:	2300      	movs	r3, #0
 800157c:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800157e:	4b64      	ldr	r3, [pc, #400]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d10d      	bne.n	80015a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800158a:	4b61      	ldr	r3, [pc, #388]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800158c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158e:	4a60      	ldr	r2, [pc, #384]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001594:	6253      	str	r3, [r2, #36]	; 0x24
 8001596:	4b5e      	ldr	r3, [pc, #376]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015a2:	2301      	movs	r3, #1
 80015a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a6:	4b5b      	ldr	r3, [pc, #364]	; (8001714 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d118      	bne.n	80015e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015b2:	4b58      	ldr	r3, [pc, #352]	; (8001714 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a57      	ldr	r2, [pc, #348]	; (8001714 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80015b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015be:	f7fe ffd9 	bl	8000574 <HAL_GetTick>
 80015c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c4:	e008      	b.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015c6:	f7fe ffd5 	bl	8000574 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b64      	cmp	r3, #100	; 0x64
 80015d2:	d901      	bls.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e097      	b.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d8:	4b4e      	ldr	r3, [pc, #312]	; (8001714 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0f0      	beq.n	80015c6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80015e4:	4b4a      	ldr	r3, [pc, #296]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80015ec:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80015f6:	68fa      	ldr	r2, [r7, #12]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d106      	bne.n	800160a <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8001604:	68fa      	ldr	r2, [r7, #12]
 8001606:	429a      	cmp	r2, r3
 8001608:	d00f      	beq.n	800162a <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001612:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001616:	d108      	bne.n	800162a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001618:	4b3d      	ldr	r3, [pc, #244]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001620:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001624:	d101      	bne.n	800162a <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e06e      	b.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800162a:	4b39      	ldr	r3, [pc, #228]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800162c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800162e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001632:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d041      	beq.n	80016be <HAL_RCCEx_PeriphCLKConfig+0x166>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	429a      	cmp	r2, r3
 8001646:	d005      	beq.n	8001654 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0301 	and.w	r3, r3, #1
 8001650:	2b00      	cmp	r3, #0
 8001652:	d10c      	bne.n	800166e <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	429a      	cmp	r2, r3
 8001660:	d02d      	beq.n	80016be <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d027      	beq.n	80016be <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800166e:	4b28      	ldr	r3, [pc, #160]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001672:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001676:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001678:	4b27      	ldr	r3, [pc, #156]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800167a:	2201      	movs	r2, #1
 800167c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800167e:	4b26      	ldr	r3, [pc, #152]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001684:	4a22      	ldr	r2, [pc, #136]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001690:	2b00      	cmp	r3, #0
 8001692:	d014      	beq.n	80016be <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001694:	f7fe ff6e 	bl	8000574 <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800169a:	e00a      	b.n	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800169c:	f7fe ff6a 	bl	8000574 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e02a      	b.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016b2:	4b17      	ldr	r3, [pc, #92]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80016b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0ee      	beq.n	800169c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016c6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80016ca:	d10a      	bne.n	80016e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80016cc:	4b10      	ldr	r3, [pc, #64]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80016dc:	490c      	ldr	r1, [pc, #48]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80016de:	4313      	orrs	r3, r2
 80016e0:	600b      	str	r3, [r1, #0]
 80016e2:	4b0b      	ldr	r3, [pc, #44]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80016e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016ee:	4908      	ldr	r1, [pc, #32]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80016f0:	4313      	orrs	r3, r2
 80016f2:	634b      	str	r3, [r1, #52]	; 0x34

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016f4:	7dfb      	ldrb	r3, [r7, #23]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d105      	bne.n	8001706 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016fa:	4b05      	ldr	r3, [pc, #20]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80016fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fe:	4a04      	ldr	r2, [pc, #16]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001700:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001704:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	3718      	adds	r7, #24
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40023800 	.word	0x40023800
 8001714:	40007000 	.word	0x40007000
 8001718:	424706dc 	.word	0x424706dc

0800171c <__libc_init_array>:
 800171c:	b570      	push	{r4, r5, r6, lr}
 800171e:	2500      	movs	r5, #0
 8001720:	4e0c      	ldr	r6, [pc, #48]	; (8001754 <__libc_init_array+0x38>)
 8001722:	4c0d      	ldr	r4, [pc, #52]	; (8001758 <__libc_init_array+0x3c>)
 8001724:	1ba4      	subs	r4, r4, r6
 8001726:	10a4      	asrs	r4, r4, #2
 8001728:	42a5      	cmp	r5, r4
 800172a:	d109      	bne.n	8001740 <__libc_init_array+0x24>
 800172c:	f000 f822 	bl	8001774 <_init>
 8001730:	2500      	movs	r5, #0
 8001732:	4e0a      	ldr	r6, [pc, #40]	; (800175c <__libc_init_array+0x40>)
 8001734:	4c0a      	ldr	r4, [pc, #40]	; (8001760 <__libc_init_array+0x44>)
 8001736:	1ba4      	subs	r4, r4, r6
 8001738:	10a4      	asrs	r4, r4, #2
 800173a:	42a5      	cmp	r5, r4
 800173c:	d105      	bne.n	800174a <__libc_init_array+0x2e>
 800173e:	bd70      	pop	{r4, r5, r6, pc}
 8001740:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001744:	4798      	blx	r3
 8001746:	3501      	adds	r5, #1
 8001748:	e7ee      	b.n	8001728 <__libc_init_array+0xc>
 800174a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800174e:	4798      	blx	r3
 8001750:	3501      	adds	r5, #1
 8001752:	e7f2      	b.n	800173a <__libc_init_array+0x1e>
 8001754:	080017a8 	.word	0x080017a8
 8001758:	080017a8 	.word	0x080017a8
 800175c:	080017a8 	.word	0x080017a8
 8001760:	080017ac 	.word	0x080017ac

08001764 <memset>:
 8001764:	4603      	mov	r3, r0
 8001766:	4402      	add	r2, r0
 8001768:	4293      	cmp	r3, r2
 800176a:	d100      	bne.n	800176e <memset+0xa>
 800176c:	4770      	bx	lr
 800176e:	f803 1b01 	strb.w	r1, [r3], #1
 8001772:	e7f9      	b.n	8001768 <memset+0x4>

08001774 <_init>:
 8001774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001776:	bf00      	nop
 8001778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800177a:	bc08      	pop	{r3}
 800177c:	469e      	mov	lr, r3
 800177e:	4770      	bx	lr

08001780 <_fini>:
 8001780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001782:	bf00      	nop
 8001784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001786:	bc08      	pop	{r3}
 8001788:	469e      	mov	lr, r3
 800178a:	4770      	bx	lr
