vendor_name = ModelSim
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/various_constants.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/registers.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/registerfile.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/regfile.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/recop_types.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/recop_pll.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/prog_mem.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/pll.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/opcodes.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_model.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_arbiter.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/data_mem.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd
source_file = 1, C:/Users/brian/Documents/701_project/ReCOP.bdf
source_file = 1, C:/Users/brian/Documents/701_project/program_counter.vhd
source_file = 1, C:/Users/brian/Documents/701_project/reg_32.vhd
source_file = 1, C:/Users/brian/Documents/701_project/instruction_register.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Max.vhd
source_file = 1, C:/Users/brian/Documents/701_project/reg_16.vhd
source_file = 1, C:/Users/brian/Documents/701_project/control_unit.vhd
source_file = 1, C:/Users/brian/Documents/701_project/test/program_counter_testbench.bdf
source_file = 1, C:/Users/brian/Documents/701_project/address_register.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Mux4_16.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Mux2_16.vhd
source_file = 1, C:/Users/brian/Documents/701_project/Mux3_16.vhd
source_file = 1, C:/Users/brian/Documents/701_project/present_register.vhd
source_file = 1, test/test.vwf
source_file = 1, C:/Users/brian/Documents/701_project/test.vwf
source_file = 1, C:/Users/brian/Documents/701_project/test/Fetch_testbench.bdf
source_file = 1, C:/Users/brian/Documents/701_project/Waveform.vwf
source_file = 1, C:/Users/brian/Documents/701_project/OP1.vhd
source_file = 1, C:/Users/brian/Documents/701_project/OP2.vhd
source_file = 1, C:/Users/brian/Documents/701_project/fetch_with_control.bdf
source_file = 1, C:/Users/brian/Documents/701_project/fetch_control_test.vwf
source_file = 1, C:/Users/brian/Documents/701_project/fetch_decode_control.bdf
source_file = 1, C:/Users/brian/Documents/701_project/ReCOP_with_control_unit.bdf
source_file = 1, C:/Users/brian/Documents/701_project/fetch_decode_execute_load_test.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/brian/Documents/701_project/db/altsyncram_rdr1.tdf
source_file = 1, C:/Users/brian/Documents/701_project/db/recop.ram0_memory_e411fb78.hdl.mif
design_name = fetch_decode_control
instance = comp, \ir_write~output\, ir_write~output, fetch_decode_control, 1
instance = comp, \z_flag~output\, z_flag~output, fetch_decode_control, 1
instance = comp, \clr_z_flag~output\, clr_z_flag~output, fetch_decode_control, 1
instance = comp, \alu_operation[2]~output\, alu_operation[2]~output, fetch_decode_control, 1
instance = comp, \alu_operation[1]~output\, alu_operation[1]~output, fetch_decode_control, 1
instance = comp, \alu_operation[0]~output\, alu_operation[0]~output, fetch_decode_control, 1
instance = comp, \Op1_out[15]~output\, Op1_out[15]~output, fetch_decode_control, 1
instance = comp, \Op1_out[14]~output\, Op1_out[14]~output, fetch_decode_control, 1
instance = comp, \Op1_out[13]~output\, Op1_out[13]~output, fetch_decode_control, 1
instance = comp, \Op1_out[12]~output\, Op1_out[12]~output, fetch_decode_control, 1
instance = comp, \Op1_out[11]~output\, Op1_out[11]~output, fetch_decode_control, 1
instance = comp, \Op1_out[10]~output\, Op1_out[10]~output, fetch_decode_control, 1
instance = comp, \Op1_out[9]~output\, Op1_out[9]~output, fetch_decode_control, 1
instance = comp, \Op1_out[8]~output\, Op1_out[8]~output, fetch_decode_control, 1
instance = comp, \Op1_out[7]~output\, Op1_out[7]~output, fetch_decode_control, 1
instance = comp, \Op1_out[6]~output\, Op1_out[6]~output, fetch_decode_control, 1
instance = comp, \Op1_out[5]~output\, Op1_out[5]~output, fetch_decode_control, 1
instance = comp, \Op1_out[4]~output\, Op1_out[4]~output, fetch_decode_control, 1
instance = comp, \Op1_out[3]~output\, Op1_out[3]~output, fetch_decode_control, 1
instance = comp, \Op1_out[2]~output\, Op1_out[2]~output, fetch_decode_control, 1
instance = comp, \Op1_out[1]~output\, Op1_out[1]~output, fetch_decode_control, 1
instance = comp, \Op1_out[0]~output\, Op1_out[0]~output, fetch_decode_control, 1
instance = comp, \Op1_write~output\, Op1_write~output, fetch_decode_control, 1
instance = comp, \op1_mux_select[1]~output\, op1_mux_select[1]~output, fetch_decode_control, 1
instance = comp, \op1_mux_select[0]~output\, op1_mux_select[0]~output, fetch_decode_control, 1
instance = comp, \op[15]~output\, op[15]~output, fetch_decode_control, 1
instance = comp, \op[14]~output\, op[14]~output, fetch_decode_control, 1
instance = comp, \op[13]~output\, op[13]~output, fetch_decode_control, 1
instance = comp, \op[12]~output\, op[12]~output, fetch_decode_control, 1
instance = comp, \op[11]~output\, op[11]~output, fetch_decode_control, 1
instance = comp, \op[10]~output\, op[10]~output, fetch_decode_control, 1
instance = comp, \op[9]~output\, op[9]~output, fetch_decode_control, 1
instance = comp, \op[8]~output\, op[8]~output, fetch_decode_control, 1
instance = comp, \op[7]~output\, op[7]~output, fetch_decode_control, 1
instance = comp, \op[6]~output\, op[6]~output, fetch_decode_control, 1
instance = comp, \op[5]~output\, op[5]~output, fetch_decode_control, 1
instance = comp, \op[4]~output\, op[4]~output, fetch_decode_control, 1
instance = comp, \op[3]~output\, op[3]~output, fetch_decode_control, 1
instance = comp, \op[2]~output\, op[2]~output, fetch_decode_control, 1
instance = comp, \op[1]~output\, op[1]~output, fetch_decode_control, 1
instance = comp, \op[0]~output\, op[0]~output, fetch_decode_control, 1
instance = comp, \check_AM~output\, check_AM~output, fetch_decode_control, 1
instance = comp, \wr_en~output\, wr_en~output, fetch_decode_control, 1
instance = comp, \Op2_out[15]~output\, Op2_out[15]~output, fetch_decode_control, 1
instance = comp, \Op2_out[14]~output\, Op2_out[14]~output, fetch_decode_control, 1
instance = comp, \Op2_out[13]~output\, Op2_out[13]~output, fetch_decode_control, 1
instance = comp, \Op2_out[12]~output\, Op2_out[12]~output, fetch_decode_control, 1
instance = comp, \Op2_out[11]~output\, Op2_out[11]~output, fetch_decode_control, 1
instance = comp, \Op2_out[10]~output\, Op2_out[10]~output, fetch_decode_control, 1
instance = comp, \Op2_out[9]~output\, Op2_out[9]~output, fetch_decode_control, 1
instance = comp, \Op2_out[8]~output\, Op2_out[8]~output, fetch_decode_control, 1
instance = comp, \Op2_out[7]~output\, Op2_out[7]~output, fetch_decode_control, 1
instance = comp, \Op2_out[6]~output\, Op2_out[6]~output, fetch_decode_control, 1
instance = comp, \Op2_out[5]~output\, Op2_out[5]~output, fetch_decode_control, 1
instance = comp, \Op2_out[4]~output\, Op2_out[4]~output, fetch_decode_control, 1
instance = comp, \Op2_out[3]~output\, Op2_out[3]~output, fetch_decode_control, 1
instance = comp, \Op2_out[2]~output\, Op2_out[2]~output, fetch_decode_control, 1
instance = comp, \Op2_out[1]~output\, Op2_out[1]~output, fetch_decode_control, 1
instance = comp, \Op2_out[0]~output\, Op2_out[0]~output, fetch_decode_control, 1
instance = comp, \Op2_write~output\, Op2_write~output, fetch_decode_control, 1
instance = comp, \op2_mux_select[1]~output\, op2_mux_select[1]~output, fetch_decode_control, 1
instance = comp, \op2_mux_select[0]~output\, op2_mux_select[0]~output, fetch_decode_control, 1
instance = comp, \pc_write~output\, pc_write~output, fetch_decode_control, 1
instance = comp, \pc_mux_sel[1]~output\, pc_mux_sel[1]~output, fetch_decode_control, 1
instance = comp, \pc_mux_sel[0]~output\, pc_mux_sel[0]~output, fetch_decode_control, 1
instance = comp, \present_out[15]~output\, present_out[15]~output, fetch_decode_control, 1
instance = comp, \present_out[14]~output\, present_out[14]~output, fetch_decode_control, 1
instance = comp, \present_out[13]~output\, present_out[13]~output, fetch_decode_control, 1
instance = comp, \present_out[12]~output\, present_out[12]~output, fetch_decode_control, 1
instance = comp, \present_out[11]~output\, present_out[11]~output, fetch_decode_control, 1
instance = comp, \present_out[10]~output\, present_out[10]~output, fetch_decode_control, 1
instance = comp, \present_out[9]~output\, present_out[9]~output, fetch_decode_control, 1
instance = comp, \present_out[8]~output\, present_out[8]~output, fetch_decode_control, 1
instance = comp, \present_out[7]~output\, present_out[7]~output, fetch_decode_control, 1
instance = comp, \present_out[6]~output\, present_out[6]~output, fetch_decode_control, 1
instance = comp, \present_out[5]~output\, present_out[5]~output, fetch_decode_control, 1
instance = comp, \present_out[4]~output\, present_out[4]~output, fetch_decode_control, 1
instance = comp, \present_out[3]~output\, present_out[3]~output, fetch_decode_control, 1
instance = comp, \present_out[2]~output\, present_out[2]~output, fetch_decode_control, 1
instance = comp, \present_out[1]~output\, present_out[1]~output, fetch_decode_control, 1
instance = comp, \present_out[0]~output\, present_out[0]~output, fetch_decode_control, 1
instance = comp, \present_wr~output\, present_wr~output, fetch_decode_control, 1
instance = comp, \ld_r~output\, ld_r~output, fetch_decode_control, 1
instance = comp, \ALU_out[15]~output\, ALU_out[15]~output, fetch_decode_control, 1
instance = comp, \ALU_out[14]~output\, ALU_out[14]~output, fetch_decode_control, 1
instance = comp, \ALU_out[13]~output\, ALU_out[13]~output, fetch_decode_control, 1
instance = comp, \ALU_out[12]~output\, ALU_out[12]~output, fetch_decode_control, 1
instance = comp, \ALU_out[11]~output\, ALU_out[11]~output, fetch_decode_control, 1
instance = comp, \ALU_out[10]~output\, ALU_out[10]~output, fetch_decode_control, 1
instance = comp, \ALU_out[9]~output\, ALU_out[9]~output, fetch_decode_control, 1
instance = comp, \ALU_out[8]~output\, ALU_out[8]~output, fetch_decode_control, 1
instance = comp, \ALU_out[7]~output\, ALU_out[7]~output, fetch_decode_control, 1
instance = comp, \ALU_out[6]~output\, ALU_out[6]~output, fetch_decode_control, 1
instance = comp, \ALU_out[5]~output\, ALU_out[5]~output, fetch_decode_control, 1
instance = comp, \ALU_out[4]~output\, ALU_out[4]~output, fetch_decode_control, 1
instance = comp, \ALU_out[3]~output\, ALU_out[3]~output, fetch_decode_control, 1
instance = comp, \ALU_out[2]~output\, ALU_out[2]~output, fetch_decode_control, 1
instance = comp, \ALU_out[1]~output\, ALU_out[1]~output, fetch_decode_control, 1
instance = comp, \ALU_out[0]~output\, ALU_out[0]~output, fetch_decode_control, 1
instance = comp, \dm_out[15]~output\, dm_out[15]~output, fetch_decode_control, 1
instance = comp, \dm_out[14]~output\, dm_out[14]~output, fetch_decode_control, 1
instance = comp, \dm_out[13]~output\, dm_out[13]~output, fetch_decode_control, 1
instance = comp, \dm_out[12]~output\, dm_out[12]~output, fetch_decode_control, 1
instance = comp, \dm_out[11]~output\, dm_out[11]~output, fetch_decode_control, 1
instance = comp, \dm_out[10]~output\, dm_out[10]~output, fetch_decode_control, 1
instance = comp, \dm_out[9]~output\, dm_out[9]~output, fetch_decode_control, 1
instance = comp, \dm_out[8]~output\, dm_out[8]~output, fetch_decode_control, 1
instance = comp, \dm_out[7]~output\, dm_out[7]~output, fetch_decode_control, 1
instance = comp, \dm_out[6]~output\, dm_out[6]~output, fetch_decode_control, 1
instance = comp, \dm_out[5]~output\, dm_out[5]~output, fetch_decode_control, 1
instance = comp, \dm_out[4]~output\, dm_out[4]~output, fetch_decode_control, 1
instance = comp, \dm_out[3]~output\, dm_out[3]~output, fetch_decode_control, 1
instance = comp, \dm_out[2]~output\, dm_out[2]~output, fetch_decode_control, 1
instance = comp, \dm_out[1]~output\, dm_out[1]~output, fetch_decode_control, 1
instance = comp, \dm_out[0]~output\, dm_out[0]~output, fetch_decode_control, 1
instance = comp, \dpcr_lsb_sel~output\, dpcr_lsb_sel~output, fetch_decode_control, 1
instance = comp, \dpcr_wr~output\, dpcr_wr~output, fetch_decode_control, 1
instance = comp, \sop_wr~output\, sop_wr~output, fetch_decode_control, 1
instance = comp, \AM[1]~output\, AM[1]~output, fetch_decode_control, 1
instance = comp, \AM[0]~output\, AM[0]~output, fetch_decode_control, 1
instance = comp, \opcode[5]~output\, opcode[5]~output, fetch_decode_control, 1
instance = comp, \opcode[4]~output\, opcode[4]~output, fetch_decode_control, 1
instance = comp, \opcode[3]~output\, opcode[3]~output, fetch_decode_control, 1
instance = comp, \opcode[2]~output\, opcode[2]~output, fetch_decode_control, 1
instance = comp, \opcode[1]~output\, opcode[1]~output, fetch_decode_control, 1
instance = comp, \opcode[0]~output\, opcode[0]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[15]~output\, alu_result_prev[15]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[14]~output\, alu_result_prev[14]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[13]~output\, alu_result_prev[13]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[12]~output\, alu_result_prev[12]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[11]~output\, alu_result_prev[11]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[10]~output\, alu_result_prev[10]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[9]~output\, alu_result_prev[9]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[8]~output\, alu_result_prev[8]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[7]~output\, alu_result_prev[7]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[6]~output\, alu_result_prev[6]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[5]~output\, alu_result_prev[5]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[4]~output\, alu_result_prev[4]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[3]~output\, alu_result_prev[3]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[2]~output\, alu_result_prev[2]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[1]~output\, alu_result_prev[1]~output, fetch_decode_control, 1
instance = comp, \alu_result_prev[0]~output\, alu_result_prev[0]~output, fetch_decode_control, 1
instance = comp, \dpcr[31]~output\, dpcr[31]~output, fetch_decode_control, 1
instance = comp, \dpcr[30]~output\, dpcr[30]~output, fetch_decode_control, 1
instance = comp, \dpcr[29]~output\, dpcr[29]~output, fetch_decode_control, 1
instance = comp, \dpcr[28]~output\, dpcr[28]~output, fetch_decode_control, 1
instance = comp, \dpcr[27]~output\, dpcr[27]~output, fetch_decode_control, 1
instance = comp, \dpcr[26]~output\, dpcr[26]~output, fetch_decode_control, 1
instance = comp, \dpcr[25]~output\, dpcr[25]~output, fetch_decode_control, 1
instance = comp, \dpcr[24]~output\, dpcr[24]~output, fetch_decode_control, 1
instance = comp, \dpcr[23]~output\, dpcr[23]~output, fetch_decode_control, 1
instance = comp, \dpcr[22]~output\, dpcr[22]~output, fetch_decode_control, 1
instance = comp, \dpcr[21]~output\, dpcr[21]~output, fetch_decode_control, 1
instance = comp, \dpcr[20]~output\, dpcr[20]~output, fetch_decode_control, 1
instance = comp, \dpcr[19]~output\, dpcr[19]~output, fetch_decode_control, 1
instance = comp, \dpcr[18]~output\, dpcr[18]~output, fetch_decode_control, 1
instance = comp, \dpcr[17]~output\, dpcr[17]~output, fetch_decode_control, 1
instance = comp, \dpcr[16]~output\, dpcr[16]~output, fetch_decode_control, 1
instance = comp, \dpcr[15]~output\, dpcr[15]~output, fetch_decode_control, 1
instance = comp, \dpcr[14]~output\, dpcr[14]~output, fetch_decode_control, 1
instance = comp, \dpcr[13]~output\, dpcr[13]~output, fetch_decode_control, 1
instance = comp, \dpcr[12]~output\, dpcr[12]~output, fetch_decode_control, 1
instance = comp, \dpcr[11]~output\, dpcr[11]~output, fetch_decode_control, 1
instance = comp, \dpcr[10]~output\, dpcr[10]~output, fetch_decode_control, 1
instance = comp, \dpcr[9]~output\, dpcr[9]~output, fetch_decode_control, 1
instance = comp, \dpcr[8]~output\, dpcr[8]~output, fetch_decode_control, 1
instance = comp, \dpcr[7]~output\, dpcr[7]~output, fetch_decode_control, 1
instance = comp, \dpcr[6]~output\, dpcr[6]~output, fetch_decode_control, 1
instance = comp, \dpcr[5]~output\, dpcr[5]~output, fetch_decode_control, 1
instance = comp, \dpcr[4]~output\, dpcr[4]~output, fetch_decode_control, 1
instance = comp, \dpcr[3]~output\, dpcr[3]~output, fetch_decode_control, 1
instance = comp, \dpcr[2]~output\, dpcr[2]~output, fetch_decode_control, 1
instance = comp, \dpcr[1]~output\, dpcr[1]~output, fetch_decode_control, 1
instance = comp, \dpcr[0]~output\, dpcr[0]~output, fetch_decode_control, 1
instance = comp, \PC_out[15]~output\, PC_out[15]~output, fetch_decode_control, 1
instance = comp, \PC_out[14]~output\, PC_out[14]~output, fetch_decode_control, 1
instance = comp, \PC_out[13]~output\, PC_out[13]~output, fetch_decode_control, 1
instance = comp, \PC_out[12]~output\, PC_out[12]~output, fetch_decode_control, 1
instance = comp, \PC_out[11]~output\, PC_out[11]~output, fetch_decode_control, 1
instance = comp, \PC_out[10]~output\, PC_out[10]~output, fetch_decode_control, 1
instance = comp, \PC_out[9]~output\, PC_out[9]~output, fetch_decode_control, 1
instance = comp, \PC_out[8]~output\, PC_out[8]~output, fetch_decode_control, 1
instance = comp, \PC_out[7]~output\, PC_out[7]~output, fetch_decode_control, 1
instance = comp, \PC_out[6]~output\, PC_out[6]~output, fetch_decode_control, 1
instance = comp, \PC_out[5]~output\, PC_out[5]~output, fetch_decode_control, 1
instance = comp, \PC_out[4]~output\, PC_out[4]~output, fetch_decode_control, 1
instance = comp, \PC_out[3]~output\, PC_out[3]~output, fetch_decode_control, 1
instance = comp, \PC_out[2]~output\, PC_out[2]~output, fetch_decode_control, 1
instance = comp, \PC_out[1]~output\, PC_out[1]~output, fetch_decode_control, 1
instance = comp, \PC_out[0]~output\, PC_out[0]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[15]~output\, pm_outdata[15]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[14]~output\, pm_outdata[14]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[13]~output\, pm_outdata[13]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[12]~output\, pm_outdata[12]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[11]~output\, pm_outdata[11]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[10]~output\, pm_outdata[10]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[9]~output\, pm_outdata[9]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[8]~output\, pm_outdata[8]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[7]~output\, pm_outdata[7]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[6]~output\, pm_outdata[6]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[5]~output\, pm_outdata[5]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[4]~output\, pm_outdata[4]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[3]~output\, pm_outdata[3]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[2]~output\, pm_outdata[2]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[1]~output\, pm_outdata[1]~output, fetch_decode_control, 1
instance = comp, \pm_outdata[0]~output\, pm_outdata[0]~output, fetch_decode_control, 1
instance = comp, \rf_mux[2]~output\, rf_mux[2]~output, fetch_decode_control, 1
instance = comp, \rf_mux[1]~output\, rf_mux[1]~output, fetch_decode_control, 1
instance = comp, \rf_mux[0]~output\, rf_mux[0]~output, fetch_decode_control, 1
instance = comp, \Rx[15]~output\, Rx[15]~output, fetch_decode_control, 1
instance = comp, \Rx[14]~output\, Rx[14]~output, fetch_decode_control, 1
instance = comp, \Rx[13]~output\, Rx[13]~output, fetch_decode_control, 1
instance = comp, \Rx[12]~output\, Rx[12]~output, fetch_decode_control, 1
instance = comp, \Rx[11]~output\, Rx[11]~output, fetch_decode_control, 1
instance = comp, \Rx[10]~output\, Rx[10]~output, fetch_decode_control, 1
instance = comp, \Rx[9]~output\, Rx[9]~output, fetch_decode_control, 1
instance = comp, \Rx[8]~output\, Rx[8]~output, fetch_decode_control, 1
instance = comp, \Rx[7]~output\, Rx[7]~output, fetch_decode_control, 1
instance = comp, \Rx[6]~output\, Rx[6]~output, fetch_decode_control, 1
instance = comp, \Rx[5]~output\, Rx[5]~output, fetch_decode_control, 1
instance = comp, \Rx[4]~output\, Rx[4]~output, fetch_decode_control, 1
instance = comp, \Rx[3]~output\, Rx[3]~output, fetch_decode_control, 1
instance = comp, \Rx[2]~output\, Rx[2]~output, fetch_decode_control, 1
instance = comp, \Rx[1]~output\, Rx[1]~output, fetch_decode_control, 1
instance = comp, \Rx[0]~output\, Rx[0]~output, fetch_decode_control, 1
instance = comp, \Rx_out[3]~output\, Rx_out[3]~output, fetch_decode_control, 1
instance = comp, \Rx_out[2]~output\, Rx_out[2]~output, fetch_decode_control, 1
instance = comp, \Rx_out[1]~output\, Rx_out[1]~output, fetch_decode_control, 1
instance = comp, \Rx_out[0]~output\, Rx_out[0]~output, fetch_decode_control, 1
instance = comp, \Rz[15]~output\, Rz[15]~output, fetch_decode_control, 1
instance = comp, \Rz[14]~output\, Rz[14]~output, fetch_decode_control, 1
instance = comp, \Rz[13]~output\, Rz[13]~output, fetch_decode_control, 1
instance = comp, \Rz[12]~output\, Rz[12]~output, fetch_decode_control, 1
instance = comp, \Rz[11]~output\, Rz[11]~output, fetch_decode_control, 1
instance = comp, \Rz[10]~output\, Rz[10]~output, fetch_decode_control, 1
instance = comp, \Rz[9]~output\, Rz[9]~output, fetch_decode_control, 1
instance = comp, \Rz[8]~output\, Rz[8]~output, fetch_decode_control, 1
instance = comp, \Rz[7]~output\, Rz[7]~output, fetch_decode_control, 1
instance = comp, \Rz[6]~output\, Rz[6]~output, fetch_decode_control, 1
instance = comp, \Rz[5]~output\, Rz[5]~output, fetch_decode_control, 1
instance = comp, \Rz[4]~output\, Rz[4]~output, fetch_decode_control, 1
instance = comp, \Rz[3]~output\, Rz[3]~output, fetch_decode_control, 1
instance = comp, \Rz[2]~output\, Rz[2]~output, fetch_decode_control, 1
instance = comp, \Rz[1]~output\, Rz[1]~output, fetch_decode_control, 1
instance = comp, \Rz[0]~output\, Rz[0]~output, fetch_decode_control, 1
instance = comp, \Rz_out[3]~output\, Rz_out[3]~output, fetch_decode_control, 1
instance = comp, \Rz_out[2]~output\, Rz_out[2]~output, fetch_decode_control, 1
instance = comp, \Rz_out[1]~output\, Rz_out[1]~output, fetch_decode_control, 1
instance = comp, \Rz_out[0]~output\, Rz_out[0]~output, fetch_decode_control, 1
instance = comp, \sop[15]~output\, sop[15]~output, fetch_decode_control, 1
instance = comp, \sop[14]~output\, sop[14]~output, fetch_decode_control, 1
instance = comp, \sop[13]~output\, sop[13]~output, fetch_decode_control, 1
instance = comp, \sop[12]~output\, sop[12]~output, fetch_decode_control, 1
instance = comp, \sop[11]~output\, sop[11]~output, fetch_decode_control, 1
instance = comp, \sop[10]~output\, sop[10]~output, fetch_decode_control, 1
instance = comp, \sop[9]~output\, sop[9]~output, fetch_decode_control, 1
instance = comp, \sop[8]~output\, sop[8]~output, fetch_decode_control, 1
instance = comp, \sop[7]~output\, sop[7]~output, fetch_decode_control, 1
instance = comp, \sop[6]~output\, sop[6]~output, fetch_decode_control, 1
instance = comp, \sop[5]~output\, sop[5]~output, fetch_decode_control, 1
instance = comp, \sop[4]~output\, sop[4]~output, fetch_decode_control, 1
instance = comp, \sop[3]~output\, sop[3]~output, fetch_decode_control, 1
instance = comp, \sop[2]~output\, sop[2]~output, fetch_decode_control, 1
instance = comp, \sop[1]~output\, sop[1]~output, fetch_decode_control, 1
instance = comp, \sop[0]~output\, sop[0]~output, fetch_decode_control, 1
instance = comp, \state_is[2]~output\, state_is[2]~output, fetch_decode_control, 1
instance = comp, \state_is[1]~output\, state_is[1]~output, fetch_decode_control, 1
instance = comp, \state_is[0]~output\, state_is[0]~output, fetch_decode_control, 1
instance = comp, \clock~input\, clock~input, fetch_decode_control, 1
instance = comp, \inst|Add0~61\, inst|Add0~61, fetch_decode_control, 1
instance = comp, \reset~input\, reset~input, fetch_decode_control, 1
instance = comp, \inst5|state.init\, inst5|state.init, fetch_decode_control, 1
instance = comp, \inst5|state.T4\, inst5|state.T4, fetch_decode_control, 1
instance = comp, \inst5|next_state.T1~0\, inst5|next_state.T1~0, fetch_decode_control, 1
instance = comp, \inst5|state.T1\, inst5|state.T1, fetch_decode_control, 1
instance = comp, \inst5|state.T1_1\, inst5|state.T1_1, fetch_decode_control, 1
instance = comp, \inst5|state.T2\, inst5|state.T2, fetch_decode_control, 1
instance = comp, \inst5|state.T3\, inst5|state.T3, fetch_decode_control, 1
instance = comp, \inst|Add0~13\, inst|Add0~13, fetch_decode_control, 1
instance = comp, \inst|Add0~9\, inst|Add0~9, fetch_decode_control, 1
instance = comp, \inst1|regs[4][10]\, inst1|regs[4][10], fetch_decode_control, 1
instance = comp, \inst1|regs[4][4]\, inst1|regs[4][4], fetch_decode_control, 1
instance = comp, \inst1|regs[8][4]\, inst1|regs[8][4], fetch_decode_control, 1
instance = comp, \inst1|regs[4][6]\, inst1|regs[4][6], fetch_decode_control, 1
instance = comp, \inst1|regs[8][6]\, inst1|regs[8][6], fetch_decode_control, 1
instance = comp, \inst1|regs[12][6]\, inst1|regs[12][6], fetch_decode_control, 1
instance = comp, \inst1|regs[1][7]\, inst1|regs[1][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~2\, inst1|Decoder0~2, fetch_decode_control, 1
instance = comp, \inst1|regs[2][7]\, inst1|regs[2][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~3\, inst1|Decoder0~3, fetch_decode_control, 1
instance = comp, \inst1|regs[3][7]\, inst1|regs[3][7], fetch_decode_control, 1
instance = comp, \inst1|Mux40~0\, inst1|Mux40~0, fetch_decode_control, 1
instance = comp, \inst1|regs[4][7]\, inst1|regs[4][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~5\, inst1|Decoder0~5, fetch_decode_control, 1
instance = comp, \inst1|regs[5][7]\, inst1|regs[5][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~6\, inst1|Decoder0~6, fetch_decode_control, 1
instance = comp, \inst1|regs[6][7]\, inst1|regs[6][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~7\, inst1|Decoder0~7, fetch_decode_control, 1
instance = comp, \inst1|regs[7][7]\, inst1|regs[7][7], fetch_decode_control, 1
instance = comp, \inst1|Mux40~1\, inst1|Mux40~1, fetch_decode_control, 1
instance = comp, \inst1|regs[8][7]\, inst1|regs[8][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~9\, inst1|Decoder0~9, fetch_decode_control, 1
instance = comp, \inst1|regs[9][7]\, inst1|regs[9][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~10\, inst1|Decoder0~10, fetch_decode_control, 1
instance = comp, \inst1|regs[10][7]\, inst1|regs[10][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~11\, inst1|Decoder0~11, fetch_decode_control, 1
instance = comp, \inst1|regs[11][7]\, inst1|regs[11][7], fetch_decode_control, 1
instance = comp, \inst1|Mux40~2\, inst1|Mux40~2, fetch_decode_control, 1
instance = comp, \inst1|regs[12][7]\, inst1|regs[12][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~13\, inst1|Decoder0~13, fetch_decode_control, 1
instance = comp, \inst1|regs[13][7]\, inst1|regs[13][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~14\, inst1|Decoder0~14, fetch_decode_control, 1
instance = comp, \inst1|regs[14][7]\, inst1|regs[14][7], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~15\, inst1|Decoder0~15, fetch_decode_control, 1
instance = comp, \inst1|regs[15][7]\, inst1|regs[15][7], fetch_decode_control, 1
instance = comp, \inst1|Mux40~3\, inst1|Mux40~3, fetch_decode_control, 1
instance = comp, \inst1|Mux40~4\, inst1|Mux40~4, fetch_decode_control, 1
instance = comp, \inst|Add0~5\, inst|Add0~5, fetch_decode_control, 1
instance = comp, \inst5|Selector2~0\, inst5|Selector2~0, fetch_decode_control, 1
instance = comp, \inst5|ld_r~0\, inst5|ld_r~0, fetch_decode_control, 1
instance = comp, \inst5|Mux16~0\, inst5|Mux16~0, fetch_decode_control, 1
instance = comp, \inst5|sop_wr~0\, inst5|sop_wr~0, fetch_decode_control, 1
instance = comp, \inst5|Mux16~1\, inst5|Mux16~1, fetch_decode_control, 1
instance = comp, \inst5|Mux16~2\, inst5|Mux16~2, fetch_decode_control, 1
instance = comp, \inst5|Mux16~3\, inst5|Mux16~3, fetch_decode_control, 1
instance = comp, \inst5|Mux17~0\, inst5|Mux17~0, fetch_decode_control, 1
instance = comp, \inst5|Mux17~1\, inst5|Mux17~1, fetch_decode_control, 1
instance = comp, \inst5|Mux18~0\, inst5|Mux18~0, fetch_decode_control, 1
instance = comp, \inst1|Mux1~0\, inst1|Mux1~0, fetch_decode_control, 1
instance = comp, \inst5|rf_input_sel[2]~0\, inst5|rf_input_sel[2]~0, fetch_decode_control, 1
instance = comp, \inst1|Mux1~1\, inst1|Mux1~1, fetch_decode_control, 1
instance = comp, \inst1|Mux0~0\, inst1|Mux0~0, fetch_decode_control, 1
instance = comp, \Sip_in[3]~input\, Sip_in[3]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[3]\, inst7|sip_r[3], fetch_decode_control, 1
instance = comp, \inst1|regs[1][3]\, inst1|regs[1][3], fetch_decode_control, 1
instance = comp, \inst1|regs[2][3]\, inst1|regs[2][3], fetch_decode_control, 1
instance = comp, \inst1|regs[3][3]\, inst1|regs[3][3], fetch_decode_control, 1
instance = comp, \inst1|Mux44~0\, inst1|Mux44~0, fetch_decode_control, 1
instance = comp, \inst1|regs[4][3]\, inst1|regs[4][3], fetch_decode_control, 1
instance = comp, \inst1|regs[5][3]\, inst1|regs[5][3], fetch_decode_control, 1
instance = comp, \inst1|regs[6][3]\, inst1|regs[6][3], fetch_decode_control, 1
instance = comp, \inst1|regs[7][3]\, inst1|regs[7][3], fetch_decode_control, 1
instance = comp, \inst1|Mux44~1\, inst1|Mux44~1, fetch_decode_control, 1
instance = comp, \inst1|regs[8][3]\, inst1|regs[8][3], fetch_decode_control, 1
instance = comp, \inst1|regs[9][3]\, inst1|regs[9][3], fetch_decode_control, 1
instance = comp, \inst1|regs[10][3]\, inst1|regs[10][3], fetch_decode_control, 1
instance = comp, \inst1|regs[11][3]\, inst1|regs[11][3], fetch_decode_control, 1
instance = comp, \inst1|Mux44~2\, inst1|Mux44~2, fetch_decode_control, 1
instance = comp, \inst1|regs[12][3]\, inst1|regs[12][3], fetch_decode_control, 1
instance = comp, \inst1|regs[13][3]\, inst1|regs[13][3], fetch_decode_control, 1
instance = comp, \inst1|regs[14][3]\, inst1|regs[14][3], fetch_decode_control, 1
instance = comp, \inst1|regs[15][3]\, inst1|regs[15][3], fetch_decode_control, 1
instance = comp, \inst1|Mux44~3\, inst1|Mux44~3, fetch_decode_control, 1
instance = comp, \inst1|Mux44~4\, inst1|Mux44~4, fetch_decode_control, 1
instance = comp, \inst1|regs[4][0]\, inst1|regs[4][0], fetch_decode_control, 1
instance = comp, \inst1|regs[8][0]\, inst1|regs[8][0], fetch_decode_control, 1
instance = comp, \inst1|regs[12][0]\, inst1|regs[12][0], fetch_decode_control, 1
instance = comp, \inst1|Mux47~0\, inst1|Mux47~0, fetch_decode_control, 1
instance = comp, \inst1|regs[1][0]\, inst1|regs[1][0], fetch_decode_control, 1
instance = comp, \inst1|regs[5][0]\, inst1|regs[5][0], fetch_decode_control, 1
instance = comp, \inst1|regs[9][0]\, inst1|regs[9][0], fetch_decode_control, 1
instance = comp, \inst1|regs[13][0]\, inst1|regs[13][0], fetch_decode_control, 1
instance = comp, \inst1|Mux47~1\, inst1|Mux47~1, fetch_decode_control, 1
instance = comp, \inst1|regs[2][0]\, inst1|regs[2][0], fetch_decode_control, 1
instance = comp, \inst1|regs[6][0]\, inst1|regs[6][0], fetch_decode_control, 1
instance = comp, \inst1|regs[10][0]\, inst1|regs[10][0], fetch_decode_control, 1
instance = comp, \inst1|regs[14][0]\, inst1|regs[14][0], fetch_decode_control, 1
instance = comp, \inst1|Mux47~2\, inst1|Mux47~2, fetch_decode_control, 1
instance = comp, \inst1|regs[3][0]\, inst1|regs[3][0], fetch_decode_control, 1
instance = comp, \inst1|regs[7][0]\, inst1|regs[7][0], fetch_decode_control, 1
instance = comp, \inst1|regs[11][0]\, inst1|regs[11][0], fetch_decode_control, 1
instance = comp, \inst1|regs[15][0]\, inst1|regs[15][0], fetch_decode_control, 1
instance = comp, \inst1|Mux47~3\, inst1|Mux47~3, fetch_decode_control, 1
instance = comp, \inst1|Mux47~4\, inst1|Mux47~4, fetch_decode_control, 1
instance = comp, \inst1|regs[1][1]\, inst1|regs[1][1], fetch_decode_control, 1
instance = comp, \inst1|regs[2][1]\, inst1|regs[2][1], fetch_decode_control, 1
instance = comp, \inst1|regs[3][1]\, inst1|regs[3][1], fetch_decode_control, 1
instance = comp, \inst1|Mux46~0\, inst1|Mux46~0, fetch_decode_control, 1
instance = comp, \inst1|regs[4][1]\, inst1|regs[4][1], fetch_decode_control, 1
instance = comp, \inst1|regs[5][1]\, inst1|regs[5][1], fetch_decode_control, 1
instance = comp, \inst1|regs[6][1]\, inst1|regs[6][1], fetch_decode_control, 1
instance = comp, \inst1|regs[7][1]\, inst1|regs[7][1], fetch_decode_control, 1
instance = comp, \inst1|Mux46~1\, inst1|Mux46~1, fetch_decode_control, 1
instance = comp, \inst1|regs[8][1]\, inst1|regs[8][1], fetch_decode_control, 1
instance = comp, \inst1|regs[9][1]\, inst1|regs[9][1], fetch_decode_control, 1
instance = comp, \inst1|regs[10][1]\, inst1|regs[10][1], fetch_decode_control, 1
instance = comp, \inst1|regs[11][1]\, inst1|regs[11][1], fetch_decode_control, 1
instance = comp, \inst1|Mux46~2\, inst1|Mux46~2, fetch_decode_control, 1
instance = comp, \inst1|regs[12][1]\, inst1|regs[12][1], fetch_decode_control, 1
instance = comp, \inst1|regs[13][1]\, inst1|regs[13][1], fetch_decode_control, 1
instance = comp, \inst1|regs[14][1]\, inst1|regs[14][1], fetch_decode_control, 1
instance = comp, \inst1|regs[15][1]\, inst1|regs[15][1], fetch_decode_control, 1
instance = comp, \inst1|Mux46~3\, inst1|Mux46~3, fetch_decode_control, 1
instance = comp, \inst1|Mux46~4\, inst1|Mux46~4, fetch_decode_control, 1
instance = comp, \inst1|regs[4][2]\, inst1|regs[4][2], fetch_decode_control, 1
instance = comp, \inst1|regs[8][2]\, inst1|regs[8][2], fetch_decode_control, 1
instance = comp, \inst1|regs[12][2]\, inst1|regs[12][2], fetch_decode_control, 1
instance = comp, \inst1|Mux45~0\, inst1|Mux45~0, fetch_decode_control, 1
instance = comp, \inst1|regs[1][2]\, inst1|regs[1][2], fetch_decode_control, 1
instance = comp, \inst1|regs[5][2]\, inst1|regs[5][2], fetch_decode_control, 1
instance = comp, \inst1|regs[9][2]\, inst1|regs[9][2], fetch_decode_control, 1
instance = comp, \inst1|regs[13][2]\, inst1|regs[13][2], fetch_decode_control, 1
instance = comp, \inst1|Mux45~1\, inst1|Mux45~1, fetch_decode_control, 1
instance = comp, \inst1|regs[2][2]\, inst1|regs[2][2], fetch_decode_control, 1
instance = comp, \inst1|regs[6][2]\, inst1|regs[6][2], fetch_decode_control, 1
instance = comp, \inst1|regs[10][2]\, inst1|regs[10][2], fetch_decode_control, 1
instance = comp, \inst1|regs[14][2]\, inst1|regs[14][2], fetch_decode_control, 1
instance = comp, \inst1|Mux45~2\, inst1|Mux45~2, fetch_decode_control, 1
instance = comp, \inst1|regs[3][2]\, inst1|regs[3][2], fetch_decode_control, 1
instance = comp, \inst1|regs[7][2]\, inst1|regs[7][2], fetch_decode_control, 1
instance = comp, \inst1|regs[11][2]\, inst1|regs[11][2], fetch_decode_control, 1
instance = comp, \inst1|regs[15][2]\, inst1|regs[15][2], fetch_decode_control, 1
instance = comp, \inst1|Mux45~3\, inst1|Mux45~3, fetch_decode_control, 1
instance = comp, \inst1|Mux45~4\, inst1|Mux45~4, fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a2\, inst3|memory_rtl_0|auto_generated|ram_block1a2, fetch_decode_control, 1
instance = comp, \inst6|temp_op[2]\, inst6|temp_op[2], fetch_decode_control, 1
instance = comp, \inst5|Mux1~1\, inst5|Mux1~1, fetch_decode_control, 1
instance = comp, \inst5|Mux1~0\, inst5|Mux1~0, fetch_decode_control, 1
instance = comp, \inst5|Mux1~2\, inst5|Mux1~2, fetch_decode_control, 1
instance = comp, \inst5|Mux1~3\, inst5|Mux1~3, fetch_decode_control, 1
instance = comp, \inst5|Op1_mux_select[0]~3\, inst5|Op1_mux_select[0]~3, fetch_decode_control, 1
instance = comp, \inst5|Op1_mux_select[1]~0\, inst5|Op1_mux_select[1]~0, fetch_decode_control, 1
instance = comp, \inst5|Op1_mux_select[1]~1\, inst5|Op1_mux_select[1]~1, fetch_decode_control, 1
instance = comp, \inst5|Op1_mux_select[1]~2\, inst5|Op1_mux_select[1]~2, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux13~0\, inst2|OP1_Mux|Mux13~0, fetch_decode_control, 1
instance = comp, \inst5|Op1_write~0\, inst5|Op1_write~0, fetch_decode_control, 1
instance = comp, \inst5|Op1_write~1\, inst5|Op1_write~1, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[2]\, inst2|temp_op1_out[2], fetch_decode_control, 1
instance = comp, \inst15|Add0~66\, inst15|Add0~66, fetch_decode_control, 1
instance = comp, \inst15|Add0~61\, inst15|Add0~61, fetch_decode_control, 1
instance = comp, \inst15|Add0~57\, inst15|Add0~57, fetch_decode_control, 1
instance = comp, \inst15|Add0~53\, inst15|Add0~53, fetch_decode_control, 1
instance = comp, \inst5|Mux14~0\, inst5|Mux14~0, fetch_decode_control, 1
instance = comp, \inst15|Mux13~1\, inst15|Mux13~1, fetch_decode_control, 1
instance = comp, \inst15|Mux13~0\, inst15|Mux13~0, fetch_decode_control, 1
instance = comp, \Sip_in[2]~input\, Sip_in[2]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[2]\, inst7|sip_r[2], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a2\, inst3|memory_rtl_1|auto_generated|ram_block1a2, fetch_decode_control, 1
instance = comp, \inst1|Mux0~1\, inst1|Mux0~1, fetch_decode_control, 1
instance = comp, \inst1|Mux13~0\, inst1|Mux13~0, fetch_decode_control, 1
instance = comp, \inst1|Mux13~1\, inst1|Mux13~1, fetch_decode_control, 1
instance = comp, \inst1|Decoder0~0\, inst1|Decoder0~0, fetch_decode_control, 1
instance = comp, \inst1|regs[0][2]\, inst1|regs[0][2], fetch_decode_control, 1
instance = comp, \inst6|temp_AM[1]~0\, inst6|temp_AM[1]~0, fetch_decode_control, 1
instance = comp, \inst6|temp_rx[2]\, inst6|temp_rx[2], fetch_decode_control, 1
instance = comp, \inst6|temp_rx[3]\, inst6|temp_rx[3], fetch_decode_control, 1
instance = comp, \inst1|Mux29~0\, inst1|Mux29~0, fetch_decode_control, 1
instance = comp, \inst1|Mux29~1\, inst1|Mux29~1, fetch_decode_control, 1
instance = comp, \inst1|Mux29~2\, inst1|Mux29~2, fetch_decode_control, 1
instance = comp, \inst1|Mux29~3\, inst1|Mux29~3, fetch_decode_control, 1
instance = comp, \inst6|temp_rx[0]\, inst6|temp_rx[0], fetch_decode_control, 1
instance = comp, \inst6|temp_rx[1]\, inst6|temp_rx[1], fetch_decode_control, 1
instance = comp, \inst1|Mux29~4\, inst1|Mux29~4, fetch_decode_control, 1
instance = comp, \inst5|Mux1~9\, inst5|Mux1~9, fetch_decode_control, 1
instance = comp, \inst5|Mux1~10\, inst5|Mux1~10, fetch_decode_control, 1
instance = comp, \inst5|Mux1~4\, inst5|Mux1~4, fetch_decode_control, 1
instance = comp, \inst5|Mux1~8\, inst5|Mux1~8, fetch_decode_control, 1
instance = comp, \inst5|Op2_mux_select[0]~2\, inst5|Op2_mux_select[0]~2, fetch_decode_control, 1
instance = comp, \inst5|Mux1~6\, inst5|Mux1~6, fetch_decode_control, 1
instance = comp, \inst5|Op2_mux_select[1]~0\, inst5|Op2_mux_select[1]~0, fetch_decode_control, 1
instance = comp, \inst5|Op2_mux_select[1]~1\, inst5|Op2_mux_select[1]~1, fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux13~0\, inst4|OP2_Mux|Mux13~0, fetch_decode_control, 1
instance = comp, \inst5|Mux1~7\, inst5|Mux1~7, fetch_decode_control, 1
instance = comp, \inst5|Mux1~5\, inst5|Mux1~5, fetch_decode_control, 1
instance = comp, \inst5|Op2_write~0\, inst5|Op2_write~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[2]\, inst4|temp_op2_out[2], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a1\, inst3|memory_rtl_0|auto_generated|ram_block1a1, fetch_decode_control, 1
instance = comp, \inst6|temp_op[1]\, inst6|temp_op[1], fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux14~0\, inst2|OP1_Mux|Mux14~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[1]\, inst2|temp_op1_out[1], fetch_decode_control, 1
instance = comp, \inst15|Mux14~1\, inst15|Mux14~1, fetch_decode_control, 1
instance = comp, \inst15|Mux14~0\, inst15|Mux14~0, fetch_decode_control, 1
instance = comp, \Sip_in[1]~input\, Sip_in[1]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[1]\, inst7|sip_r[1], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a1\, inst3|memory_rtl_1|auto_generated|ram_block1a1, fetch_decode_control, 1
instance = comp, \inst1|Mux14~0\, inst1|Mux14~0, fetch_decode_control, 1
instance = comp, \inst1|Mux14~1\, inst1|Mux14~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][1]\, inst1|regs[0][1], fetch_decode_control, 1
instance = comp, \inst1|Mux30~0\, inst1|Mux30~0, fetch_decode_control, 1
instance = comp, \inst1|Mux30~1\, inst1|Mux30~1, fetch_decode_control, 1
instance = comp, \inst1|Mux30~2\, inst1|Mux30~2, fetch_decode_control, 1
instance = comp, \inst1|Mux30~3\, inst1|Mux30~3, fetch_decode_control, 1
instance = comp, \inst1|Mux30~4\, inst1|Mux30~4, fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux14~0\, inst4|OP2_Mux|Mux14~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[1]\, inst4|temp_op2_out[1], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a0\, inst3|memory_rtl_0|auto_generated|ram_block1a0, fetch_decode_control, 1
instance = comp, \inst6|temp_op[0]\, inst6|temp_op[0], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux15~0\, inst4|OP2_Mux|Mux15~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[0]\, inst4|temp_op2_out[0], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a3\, inst3|memory_rtl_0|auto_generated|ram_block1a3, fetch_decode_control, 1
instance = comp, \inst6|temp_op[3]\, inst6|temp_op[3], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux12~0\, inst4|OP2_Mux|Mux12~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[3]\, inst4|temp_op2_out[3], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a3\, inst3|memory_rtl_1|auto_generated|ram_block1a3, fetch_decode_control, 1
instance = comp, \inst1|Mux12~0\, inst1|Mux12~0, fetch_decode_control, 1
instance = comp, \inst1|Mux12~1\, inst1|Mux12~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][3]\, inst1|regs[0][3], fetch_decode_control, 1
instance = comp, \inst1|Mux28~0\, inst1|Mux28~0, fetch_decode_control, 1
instance = comp, \inst1|Mux28~1\, inst1|Mux28~1, fetch_decode_control, 1
instance = comp, \inst1|Mux28~2\, inst1|Mux28~2, fetch_decode_control, 1
instance = comp, \inst1|Mux28~3\, inst1|Mux28~3, fetch_decode_control, 1
instance = comp, \inst1|Mux28~4\, inst1|Mux28~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux12~0\, inst2|OP1_Mux|Mux12~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[3]\, inst2|temp_op1_out[3], fetch_decode_control, 1
instance = comp, \inst15|Add0~49\, inst15|Add0~49, fetch_decode_control, 1
instance = comp, \inst15|Mux12~1\, inst15|Mux12~1, fetch_decode_control, 1
instance = comp, \inst15|Mux12~0\, inst15|Mux12~0, fetch_decode_control, 1
instance = comp, \inst15|z_flag~0\, inst15|z_flag~0, fetch_decode_control, 1
instance = comp, \inst15|z_flag~1\, inst15|z_flag~1, fetch_decode_control, 1
instance = comp, \inst|Add0~1\, inst|Add0~1, fetch_decode_control, 1
instance = comp, \inst|pc_counter[15]\, inst|pc_counter[15], fetch_decode_control, 1
instance = comp, \Sip_in[15]~input\, Sip_in[15]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[15]\, inst7|sip_r[15], fetch_decode_control, 1
instance = comp, \inst1|regs[1][15]\, inst1|regs[1][15], fetch_decode_control, 1
instance = comp, \inst1|regs[2][15]\, inst1|regs[2][15], fetch_decode_control, 1
instance = comp, \inst1|regs[3][15]\, inst1|regs[3][15], fetch_decode_control, 1
instance = comp, \inst1|Mux32~0\, inst1|Mux32~0, fetch_decode_control, 1
instance = comp, \inst1|regs[4][15]\, inst1|regs[4][15], fetch_decode_control, 1
instance = comp, \inst1|regs[5][15]\, inst1|regs[5][15], fetch_decode_control, 1
instance = comp, \inst1|regs[6][15]\, inst1|regs[6][15], fetch_decode_control, 1
instance = comp, \inst1|regs[7][15]\, inst1|regs[7][15], fetch_decode_control, 1
instance = comp, \inst1|Mux32~1\, inst1|Mux32~1, fetch_decode_control, 1
instance = comp, \inst1|regs[8][15]\, inst1|regs[8][15], fetch_decode_control, 1
instance = comp, \inst1|regs[9][15]\, inst1|regs[9][15], fetch_decode_control, 1
instance = comp, \inst1|regs[10][15]\, inst1|regs[10][15], fetch_decode_control, 1
instance = comp, \inst1|regs[11][15]\, inst1|regs[11][15], fetch_decode_control, 1
instance = comp, \inst1|Mux32~2\, inst1|Mux32~2, fetch_decode_control, 1
instance = comp, \inst1|regs[12][15]\, inst1|regs[12][15], fetch_decode_control, 1
instance = comp, \inst1|regs[13][15]\, inst1|regs[13][15], fetch_decode_control, 1
instance = comp, \inst1|regs[14][15]\, inst1|regs[14][15], fetch_decode_control, 1
instance = comp, \inst1|regs[15][15]\, inst1|regs[15][15], fetch_decode_control, 1
instance = comp, \inst1|Mux32~3\, inst1|Mux32~3, fetch_decode_control, 1
instance = comp, \inst1|Mux32~4\, inst1|Mux32~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[15]\, inst6|temp_op[15], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux0~0\, inst4|OP2_Mux|Mux0~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[15]\, inst4|temp_op2_out[15], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a15\, inst3|memory_rtl_1|auto_generated|ram_block1a15, fetch_decode_control, 1
instance = comp, \inst1|Mux0~2\, inst1|Mux0~2, fetch_decode_control, 1
instance = comp, \inst1|Mux0~3\, inst1|Mux0~3, fetch_decode_control, 1
instance = comp, \inst1|regs[0][15]\, inst1|regs[0][15], fetch_decode_control, 1
instance = comp, \inst1|Mux16~0\, inst1|Mux16~0, fetch_decode_control, 1
instance = comp, \inst1|Mux16~1\, inst1|Mux16~1, fetch_decode_control, 1
instance = comp, \inst1|Mux16~2\, inst1|Mux16~2, fetch_decode_control, 1
instance = comp, \inst1|Mux16~3\, inst1|Mux16~3, fetch_decode_control, 1
instance = comp, \inst1|Mux16~4\, inst1|Mux16~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux0~0\, inst2|OP1_Mux|Mux0~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[15]\, inst2|temp_op1_out[15], fetch_decode_control, 1
instance = comp, \inst1|regs[1][11]\, inst1|regs[1][11], fetch_decode_control, 1
instance = comp, \inst1|regs[2][11]\, inst1|regs[2][11], fetch_decode_control, 1
instance = comp, \inst1|regs[3][11]\, inst1|regs[3][11], fetch_decode_control, 1
instance = comp, \inst1|Mux36~0\, inst1|Mux36~0, fetch_decode_control, 1
instance = comp, \inst1|regs[4][11]\, inst1|regs[4][11], fetch_decode_control, 1
instance = comp, \inst1|regs[5][11]\, inst1|regs[5][11], fetch_decode_control, 1
instance = comp, \inst1|regs[6][11]\, inst1|regs[6][11], fetch_decode_control, 1
instance = comp, \inst1|regs[7][11]\, inst1|regs[7][11], fetch_decode_control, 1
instance = comp, \inst1|Mux36~1\, inst1|Mux36~1, fetch_decode_control, 1
instance = comp, \inst1|regs[8][11]\, inst1|regs[8][11], fetch_decode_control, 1
instance = comp, \inst1|regs[9][11]\, inst1|regs[9][11], fetch_decode_control, 1
instance = comp, \inst1|regs[10][11]\, inst1|regs[10][11], fetch_decode_control, 1
instance = comp, \inst1|regs[11][11]\, inst1|regs[11][11], fetch_decode_control, 1
instance = comp, \inst1|Mux36~2\, inst1|Mux36~2, fetch_decode_control, 1
instance = comp, \inst1|regs[12][11]\, inst1|regs[12][11], fetch_decode_control, 1
instance = comp, \inst1|regs[13][11]\, inst1|regs[13][11], fetch_decode_control, 1
instance = comp, \inst1|regs[14][11]\, inst1|regs[14][11], fetch_decode_control, 1
instance = comp, \inst1|regs[15][11]\, inst1|regs[15][11], fetch_decode_control, 1
instance = comp, \inst1|Mux36~3\, inst1|Mux36~3, fetch_decode_control, 1
instance = comp, \inst1|Mux36~4\, inst1|Mux36~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[11]\, inst6|temp_op[11], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux4~0\, inst4|OP2_Mux|Mux4~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[11]\, inst4|temp_op2_out[11], fetch_decode_control, 1
instance = comp, \inst1|regs[1][9]\, inst1|regs[1][9], fetch_decode_control, 1
instance = comp, \inst1|regs[2][9]\, inst1|regs[2][9], fetch_decode_control, 1
instance = comp, \inst1|regs[3][9]\, inst1|regs[3][9], fetch_decode_control, 1
instance = comp, \inst1|Mux38~0\, inst1|Mux38~0, fetch_decode_control, 1
instance = comp, \inst1|regs[4][9]\, inst1|regs[4][9], fetch_decode_control, 1
instance = comp, \inst1|regs[5][9]\, inst1|regs[5][9], fetch_decode_control, 1
instance = comp, \inst1|regs[6][9]\, inst1|regs[6][9], fetch_decode_control, 1
instance = comp, \inst1|regs[7][9]\, inst1|regs[7][9], fetch_decode_control, 1
instance = comp, \inst1|Mux38~1\, inst1|Mux38~1, fetch_decode_control, 1
instance = comp, \inst1|regs[8][9]\, inst1|regs[8][9], fetch_decode_control, 1
instance = comp, \inst1|regs[9][9]\, inst1|regs[9][9], fetch_decode_control, 1
instance = comp, \inst1|regs[10][9]\, inst1|regs[10][9], fetch_decode_control, 1
instance = comp, \inst1|regs[11][9]\, inst1|regs[11][9], fetch_decode_control, 1
instance = comp, \inst1|Mux38~2\, inst1|Mux38~2, fetch_decode_control, 1
instance = comp, \inst1|regs[12][9]\, inst1|regs[12][9], fetch_decode_control, 1
instance = comp, \inst1|regs[13][9]\, inst1|regs[13][9], fetch_decode_control, 1
instance = comp, \inst1|regs[14][9]\, inst1|regs[14][9], fetch_decode_control, 1
instance = comp, \inst1|regs[15][9]\, inst1|regs[15][9], fetch_decode_control, 1
instance = comp, \inst1|Mux38~3\, inst1|Mux38~3, fetch_decode_control, 1
instance = comp, \inst1|Mux38~4\, inst1|Mux38~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[9]\, inst6|temp_op[9], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux6~0\, inst4|OP2_Mux|Mux6~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[9]\, inst4|temp_op2_out[9], fetch_decode_control, 1
instance = comp, \inst15|Add0~45\, inst15|Add0~45, fetch_decode_control, 1
instance = comp, \inst15|Add0~41\, inst15|Add0~41, fetch_decode_control, 1
instance = comp, \inst15|Add0~37\, inst15|Add0~37, fetch_decode_control, 1
instance = comp, \inst15|Add0~33\, inst15|Add0~33, fetch_decode_control, 1
instance = comp, \inst15|Add0~29\, inst15|Add0~29, fetch_decode_control, 1
instance = comp, \inst15|Add0~25\, inst15|Add0~25, fetch_decode_control, 1
instance = comp, \inst15|Add0~21\, inst15|Add0~21, fetch_decode_control, 1
instance = comp, \inst15|Add0~17\, inst15|Add0~17, fetch_decode_control, 1
instance = comp, \inst15|Add0~13\, inst15|Add0~13, fetch_decode_control, 1
instance = comp, \inst15|Mux3~1\, inst15|Mux3~1, fetch_decode_control, 1
instance = comp, \inst15|Mux3~0\, inst15|Mux3~0, fetch_decode_control, 1
instance = comp, \Sip_in[12]~input\, Sip_in[12]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[12]\, inst7|sip_r[12], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a12\, inst3|memory_rtl_1|auto_generated|ram_block1a12, fetch_decode_control, 1
instance = comp, \inst1|Mux3~0\, inst1|Mux3~0, fetch_decode_control, 1
instance = comp, \inst1|Mux3~1\, inst1|Mux3~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][12]\, inst1|regs[0][12], fetch_decode_control, 1
instance = comp, \inst1|regs[4][12]\, inst1|regs[4][12], fetch_decode_control, 1
instance = comp, \inst1|regs[8][12]\, inst1|regs[8][12], fetch_decode_control, 1
instance = comp, \inst1|regs[12][12]\, inst1|regs[12][12], fetch_decode_control, 1
instance = comp, \inst1|Mux19~0\, inst1|Mux19~0, fetch_decode_control, 1
instance = comp, \inst1|regs[1][12]\, inst1|regs[1][12], fetch_decode_control, 1
instance = comp, \inst1|regs[5][12]\, inst1|regs[5][12], fetch_decode_control, 1
instance = comp, \inst1|regs[9][12]\, inst1|regs[9][12], fetch_decode_control, 1
instance = comp, \inst1|regs[13][12]\, inst1|regs[13][12], fetch_decode_control, 1
instance = comp, \inst1|Mux19~1\, inst1|Mux19~1, fetch_decode_control, 1
instance = comp, \inst1|regs[2][12]\, inst1|regs[2][12], fetch_decode_control, 1
instance = comp, \inst1|regs[6][12]\, inst1|regs[6][12], fetch_decode_control, 1
instance = comp, \inst1|regs[10][12]\, inst1|regs[10][12], fetch_decode_control, 1
instance = comp, \inst1|regs[14][12]\, inst1|regs[14][12], fetch_decode_control, 1
instance = comp, \inst1|Mux19~2\, inst1|Mux19~2, fetch_decode_control, 1
instance = comp, \inst1|regs[3][12]\, inst1|regs[3][12], fetch_decode_control, 1
instance = comp, \inst1|regs[7][12]\, inst1|regs[7][12], fetch_decode_control, 1
instance = comp, \inst1|regs[11][12]\, inst1|regs[11][12], fetch_decode_control, 1
instance = comp, \inst1|regs[15][12]\, inst1|regs[15][12], fetch_decode_control, 1
instance = comp, \inst1|Mux19~3\, inst1|Mux19~3, fetch_decode_control, 1
instance = comp, \inst1|Mux19~4\, inst1|Mux19~4, fetch_decode_control, 1
instance = comp, \inst1|Mux35~0\, inst1|Mux35~0, fetch_decode_control, 1
instance = comp, \inst1|Mux35~1\, inst1|Mux35~1, fetch_decode_control, 1
instance = comp, \inst1|Mux35~2\, inst1|Mux35~2, fetch_decode_control, 1
instance = comp, \inst1|Mux35~3\, inst1|Mux35~3, fetch_decode_control, 1
instance = comp, \inst1|Mux35~4\, inst1|Mux35~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[12]\, inst6|temp_op[12], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux3~0\, inst4|OP2_Mux|Mux3~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[12]\, inst4|temp_op2_out[12], fetch_decode_control, 1
instance = comp, \inst15|Add0~9\, inst15|Add0~9, fetch_decode_control, 1
instance = comp, \inst15|Mux2~1\, inst15|Mux2~1, fetch_decode_control, 1
instance = comp, \inst15|Mux2~0\, inst15|Mux2~0, fetch_decode_control, 1
instance = comp, \Sip_in[13]~input\, Sip_in[13]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[13]\, inst7|sip_r[13], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a13\, inst3|memory_rtl_1|auto_generated|ram_block1a13, fetch_decode_control, 1
instance = comp, \inst1|Mux2~0\, inst1|Mux2~0, fetch_decode_control, 1
instance = comp, \inst1|Mux2~1\, inst1|Mux2~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][13]\, inst1|regs[0][13], fetch_decode_control, 1
instance = comp, \inst1|regs[1][13]\, inst1|regs[1][13], fetch_decode_control, 1
instance = comp, \inst1|regs[2][13]\, inst1|regs[2][13], fetch_decode_control, 1
instance = comp, \inst1|regs[3][13]\, inst1|regs[3][13], fetch_decode_control, 1
instance = comp, \inst1|Mux18~0\, inst1|Mux18~0, fetch_decode_control, 1
instance = comp, \inst1|regs[4][13]\, inst1|regs[4][13], fetch_decode_control, 1
instance = comp, \inst1|regs[5][13]\, inst1|regs[5][13], fetch_decode_control, 1
instance = comp, \inst1|regs[6][13]\, inst1|regs[6][13], fetch_decode_control, 1
instance = comp, \inst1|regs[7][13]\, inst1|regs[7][13], fetch_decode_control, 1
instance = comp, \inst1|Mux18~1\, inst1|Mux18~1, fetch_decode_control, 1
instance = comp, \inst1|regs[8][13]\, inst1|regs[8][13], fetch_decode_control, 1
instance = comp, \inst1|regs[9][13]\, inst1|regs[9][13], fetch_decode_control, 1
instance = comp, \inst1|regs[10][13]\, inst1|regs[10][13], fetch_decode_control, 1
instance = comp, \inst1|regs[11][13]\, inst1|regs[11][13], fetch_decode_control, 1
instance = comp, \inst1|Mux18~2\, inst1|Mux18~2, fetch_decode_control, 1
instance = comp, \inst1|regs[12][13]\, inst1|regs[12][13], fetch_decode_control, 1
instance = comp, \inst1|regs[13][13]\, inst1|regs[13][13], fetch_decode_control, 1
instance = comp, \inst1|regs[14][13]\, inst1|regs[14][13], fetch_decode_control, 1
instance = comp, \inst1|regs[15][13]\, inst1|regs[15][13], fetch_decode_control, 1
instance = comp, \inst1|Mux18~3\, inst1|Mux18~3, fetch_decode_control, 1
instance = comp, \inst1|Mux18~4\, inst1|Mux18~4, fetch_decode_control, 1
instance = comp, \inst1|Mux34~0\, inst1|Mux34~0, fetch_decode_control, 1
instance = comp, \inst1|Mux34~1\, inst1|Mux34~1, fetch_decode_control, 1
instance = comp, \inst1|Mux34~2\, inst1|Mux34~2, fetch_decode_control, 1
instance = comp, \inst1|Mux34~3\, inst1|Mux34~3, fetch_decode_control, 1
instance = comp, \inst1|Mux34~4\, inst1|Mux34~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[13]\, inst6|temp_op[13], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux2~0\, inst4|OP2_Mux|Mux2~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[13]\, inst4|temp_op2_out[13], fetch_decode_control, 1
instance = comp, \inst15|Add0~5\, inst15|Add0~5, fetch_decode_control, 1
instance = comp, \inst15|Mux1~1\, inst15|Mux1~1, fetch_decode_control, 1
instance = comp, \inst15|Mux1~0\, inst15|Mux1~0, fetch_decode_control, 1
instance = comp, \Sip_in[14]~input\, Sip_in[14]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[14]\, inst7|sip_r[14], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a14\, inst3|memory_rtl_1|auto_generated|ram_block1a14, fetch_decode_control, 1
instance = comp, \inst1|Mux1~2\, inst1|Mux1~2, fetch_decode_control, 1
instance = comp, \inst1|Mux1~3\, inst1|Mux1~3, fetch_decode_control, 1
instance = comp, \inst1|regs[0][14]\, inst1|regs[0][14], fetch_decode_control, 1
instance = comp, \inst1|regs[4][14]\, inst1|regs[4][14], fetch_decode_control, 1
instance = comp, \inst1|regs[8][14]\, inst1|regs[8][14], fetch_decode_control, 1
instance = comp, \inst1|regs[12][14]\, inst1|regs[12][14], fetch_decode_control, 1
instance = comp, \inst1|Mux17~0\, inst1|Mux17~0, fetch_decode_control, 1
instance = comp, \inst1|regs[1][14]\, inst1|regs[1][14], fetch_decode_control, 1
instance = comp, \inst1|regs[5][14]\, inst1|regs[5][14], fetch_decode_control, 1
instance = comp, \inst1|regs[9][14]\, inst1|regs[9][14], fetch_decode_control, 1
instance = comp, \inst1|regs[13][14]\, inst1|regs[13][14], fetch_decode_control, 1
instance = comp, \inst1|Mux17~1\, inst1|Mux17~1, fetch_decode_control, 1
instance = comp, \inst1|regs[2][14]\, inst1|regs[2][14], fetch_decode_control, 1
instance = comp, \inst1|regs[6][14]\, inst1|regs[6][14], fetch_decode_control, 1
instance = comp, \inst1|regs[10][14]\, inst1|regs[10][14], fetch_decode_control, 1
instance = comp, \inst1|regs[14][14]\, inst1|regs[14][14], fetch_decode_control, 1
instance = comp, \inst1|Mux17~2\, inst1|Mux17~2, fetch_decode_control, 1
instance = comp, \inst1|regs[3][14]\, inst1|regs[3][14], fetch_decode_control, 1
instance = comp, \inst1|regs[7][14]\, inst1|regs[7][14], fetch_decode_control, 1
instance = comp, \inst1|regs[11][14]\, inst1|regs[11][14], fetch_decode_control, 1
instance = comp, \inst1|regs[15][14]\, inst1|regs[15][14], fetch_decode_control, 1
instance = comp, \inst1|Mux17~3\, inst1|Mux17~3, fetch_decode_control, 1
instance = comp, \inst1|Mux17~4\, inst1|Mux17~4, fetch_decode_control, 1
instance = comp, \inst1|Mux33~0\, inst1|Mux33~0, fetch_decode_control, 1
instance = comp, \inst1|Mux33~1\, inst1|Mux33~1, fetch_decode_control, 1
instance = comp, \inst1|Mux33~2\, inst1|Mux33~2, fetch_decode_control, 1
instance = comp, \inst1|Mux33~3\, inst1|Mux33~3, fetch_decode_control, 1
instance = comp, \inst1|Mux33~4\, inst1|Mux33~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[14]\, inst6|temp_op[14], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux1~0\, inst4|OP2_Mux|Mux1~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[14]\, inst4|temp_op2_out[14], fetch_decode_control, 1
instance = comp, \inst15|Add0~1\, inst15|Add0~1, fetch_decode_control, 1
instance = comp, \inst15|Mux0~2\, inst15|Mux0~2, fetch_decode_control, 1
instance = comp, \inst15|Mux0~3\, inst15|Mux0~3, fetch_decode_control, 1
instance = comp, \inst15|Mux0~1\, inst15|Mux0~1, fetch_decode_control, 1
instance = comp, \inst5|clr_z_flag~0\, inst5|clr_z_flag~0, fetch_decode_control, 1
instance = comp, \inst15|z_flag~3\, inst15|z_flag~3, fetch_decode_control, 1
instance = comp, \inst15|z_flag~4\, inst15|z_flag~4, fetch_decode_control, 1
instance = comp, \inst15|z_flag~2\, inst15|z_flag~2, fetch_decode_control, 1
instance = comp, \inst15|z_flag\, inst15|z_flag, fetch_decode_control, 1
instance = comp, \inst5|Selector0~0\, inst5|Selector0~0, fetch_decode_control, 1
instance = comp, \inst5|Selector0~1\, inst5|Selector0~1, fetch_decode_control, 1
instance = comp, \inst|pc_counter[14]\, inst|pc_counter[14], fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux1~0\, inst2|OP1_Mux|Mux1~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[14]\, inst2|temp_op1_out[14], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a14\, inst3|memory_rtl_0|auto_generated|ram_block1a14, fetch_decode_control, 1
instance = comp, \inst6|temp_AM[0]\, inst6|temp_AM[0], fetch_decode_control, 1
instance = comp, \inst5|Selector1~1\, inst5|Selector1~1, fetch_decode_control, 1
instance = comp, \inst6|temp_op[7]\, inst6|temp_op[7], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux8~0\, inst4|OP2_Mux|Mux8~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[7]\, inst4|temp_op2_out[7], fetch_decode_control, 1
instance = comp, \inst15|Mux8~1\, inst15|Mux8~1, fetch_decode_control, 1
instance = comp, \inst15|Mux8~0\, inst15|Mux8~0, fetch_decode_control, 1
instance = comp, \Sip_in[7]~input\, Sip_in[7]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[7]\, inst7|sip_r[7], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a7\, inst3|memory_rtl_1|auto_generated|ram_block1a7, fetch_decode_control, 1
instance = comp, \inst1|Mux8~0\, inst1|Mux8~0, fetch_decode_control, 1
instance = comp, \inst1|Mux8~1\, inst1|Mux8~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][7]\, inst1|regs[0][7], fetch_decode_control, 1
instance = comp, \inst1|Mux24~0\, inst1|Mux24~0, fetch_decode_control, 1
instance = comp, \inst1|Mux24~1\, inst1|Mux24~1, fetch_decode_control, 1
instance = comp, \inst1|Mux24~2\, inst1|Mux24~2, fetch_decode_control, 1
instance = comp, \inst1|Mux24~3\, inst1|Mux24~3, fetch_decode_control, 1
instance = comp, \inst1|Mux24~4\, inst1|Mux24~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux8~0\, inst2|OP1_Mux|Mux8~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[7]\, inst2|temp_op1_out[7], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a7\, inst3|memory_rtl_0|auto_generated|ram_block1a7, fetch_decode_control, 1
instance = comp, \inst6|temp_rz[3]\, inst6|temp_rz[3], fetch_decode_control, 1
instance = comp, \inst1|Mux41~0\, inst1|Mux41~0, fetch_decode_control, 1
instance = comp, \inst1|regs[1][6]\, inst1|regs[1][6], fetch_decode_control, 1
instance = comp, \inst1|regs[5][6]\, inst1|regs[5][6], fetch_decode_control, 1
instance = comp, \inst1|regs[9][6]\, inst1|regs[9][6], fetch_decode_control, 1
instance = comp, \inst1|regs[13][6]\, inst1|regs[13][6], fetch_decode_control, 1
instance = comp, \inst1|Mux41~1\, inst1|Mux41~1, fetch_decode_control, 1
instance = comp, \inst1|regs[2][6]\, inst1|regs[2][6], fetch_decode_control, 1
instance = comp, \inst1|regs[6][6]\, inst1|regs[6][6], fetch_decode_control, 1
instance = comp, \inst1|regs[10][6]\, inst1|regs[10][6], fetch_decode_control, 1
instance = comp, \inst1|regs[14][6]\, inst1|regs[14][6], fetch_decode_control, 1
instance = comp, \inst1|Mux41~2\, inst1|Mux41~2, fetch_decode_control, 1
instance = comp, \inst1|regs[3][6]\, inst1|regs[3][6], fetch_decode_control, 1
instance = comp, \inst1|regs[7][6]\, inst1|regs[7][6], fetch_decode_control, 1
instance = comp, \inst1|regs[11][6]\, inst1|regs[11][6], fetch_decode_control, 1
instance = comp, \inst1|regs[15][6]\, inst1|regs[15][6], fetch_decode_control, 1
instance = comp, \inst1|Mux41~3\, inst1|Mux41~3, fetch_decode_control, 1
instance = comp, \inst1|Mux41~4\, inst1|Mux41~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[6]\, inst6|temp_op[6], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux9~0\, inst4|OP2_Mux|Mux9~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[6]\, inst4|temp_op2_out[6], fetch_decode_control, 1
instance = comp, \inst15|Mux9~1\, inst15|Mux9~1, fetch_decode_control, 1
instance = comp, \inst15|Mux9~0\, inst15|Mux9~0, fetch_decode_control, 1
instance = comp, \Sip_in[6]~input\, Sip_in[6]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[6]\, inst7|sip_r[6], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a6\, inst3|memory_rtl_1|auto_generated|ram_block1a6, fetch_decode_control, 1
instance = comp, \inst1|Mux9~0\, inst1|Mux9~0, fetch_decode_control, 1
instance = comp, \inst1|Mux9~1\, inst1|Mux9~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][6]\, inst1|regs[0][6], fetch_decode_control, 1
instance = comp, \inst1|Mux25~0\, inst1|Mux25~0, fetch_decode_control, 1
instance = comp, \inst1|Mux25~1\, inst1|Mux25~1, fetch_decode_control, 1
instance = comp, \inst1|Mux25~2\, inst1|Mux25~2, fetch_decode_control, 1
instance = comp, \inst1|Mux25~3\, inst1|Mux25~3, fetch_decode_control, 1
instance = comp, \inst1|Mux25~4\, inst1|Mux25~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux9~0\, inst2|OP1_Mux|Mux9~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[6]\, inst2|temp_op1_out[6], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a6\, inst3|memory_rtl_0|auto_generated|ram_block1a6, fetch_decode_control, 1
instance = comp, \inst6|temp_rz[2]\, inst6|temp_rz[2], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~1\, inst1|Decoder0~1, fetch_decode_control, 1
instance = comp, \inst1|regs[1][5]\, inst1|regs[1][5], fetch_decode_control, 1
instance = comp, \inst1|regs[2][5]\, inst1|regs[2][5], fetch_decode_control, 1
instance = comp, \inst1|regs[3][5]\, inst1|regs[3][5], fetch_decode_control, 1
instance = comp, \inst1|Mux42~0\, inst1|Mux42~0, fetch_decode_control, 1
instance = comp, \inst1|regs[4][5]\, inst1|regs[4][5], fetch_decode_control, 1
instance = comp, \inst1|regs[5][5]\, inst1|regs[5][5], fetch_decode_control, 1
instance = comp, \inst1|regs[6][5]\, inst1|regs[6][5], fetch_decode_control, 1
instance = comp, \inst1|regs[7][5]\, inst1|regs[7][5], fetch_decode_control, 1
instance = comp, \inst1|Mux42~1\, inst1|Mux42~1, fetch_decode_control, 1
instance = comp, \inst1|regs[8][5]\, inst1|regs[8][5], fetch_decode_control, 1
instance = comp, \inst1|regs[9][5]\, inst1|regs[9][5], fetch_decode_control, 1
instance = comp, \inst1|regs[10][5]\, inst1|regs[10][5], fetch_decode_control, 1
instance = comp, \inst1|regs[11][5]\, inst1|regs[11][5], fetch_decode_control, 1
instance = comp, \inst1|Mux42~2\, inst1|Mux42~2, fetch_decode_control, 1
instance = comp, \inst1|regs[12][5]\, inst1|regs[12][5], fetch_decode_control, 1
instance = comp, \inst1|regs[13][5]\, inst1|regs[13][5], fetch_decode_control, 1
instance = comp, \inst1|regs[14][5]\, inst1|regs[14][5], fetch_decode_control, 1
instance = comp, \inst1|regs[15][5]\, inst1|regs[15][5], fetch_decode_control, 1
instance = comp, \inst1|Mux42~3\, inst1|Mux42~3, fetch_decode_control, 1
instance = comp, \inst1|Mux42~4\, inst1|Mux42~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[5]\, inst6|temp_op[5], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux10~0\, inst4|OP2_Mux|Mux10~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[5]\, inst4|temp_op2_out[5], fetch_decode_control, 1
instance = comp, \inst15|Mux10~1\, inst15|Mux10~1, fetch_decode_control, 1
instance = comp, \inst15|Mux10~0\, inst15|Mux10~0, fetch_decode_control, 1
instance = comp, \Sip_in[5]~input\, Sip_in[5]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[5]\, inst7|sip_r[5], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a5\, inst3|memory_rtl_1|auto_generated|ram_block1a5, fetch_decode_control, 1
instance = comp, \inst1|Mux10~0\, inst1|Mux10~0, fetch_decode_control, 1
instance = comp, \inst1|Mux10~1\, inst1|Mux10~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][5]\, inst1|regs[0][5], fetch_decode_control, 1
instance = comp, \inst1|Mux26~0\, inst1|Mux26~0, fetch_decode_control, 1
instance = comp, \inst1|Mux26~1\, inst1|Mux26~1, fetch_decode_control, 1
instance = comp, \inst1|Mux26~2\, inst1|Mux26~2, fetch_decode_control, 1
instance = comp, \inst1|Mux26~3\, inst1|Mux26~3, fetch_decode_control, 1
instance = comp, \inst1|Mux26~4\, inst1|Mux26~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux10~0\, inst2|OP1_Mux|Mux10~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[5]\, inst2|temp_op1_out[5], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a5\, inst3|memory_rtl_0|auto_generated|ram_block1a5, fetch_decode_control, 1
instance = comp, \inst6|temp_rz[1]\, inst6|temp_rz[1], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~12\, inst1|Decoder0~12, fetch_decode_control, 1
instance = comp, \inst1|regs[12][4]\, inst1|regs[12][4], fetch_decode_control, 1
instance = comp, \inst1|Mux43~0\, inst1|Mux43~0, fetch_decode_control, 1
instance = comp, \inst1|regs[1][4]\, inst1|regs[1][4], fetch_decode_control, 1
instance = comp, \inst1|regs[5][4]\, inst1|regs[5][4], fetch_decode_control, 1
instance = comp, \inst1|regs[9][4]\, inst1|regs[9][4], fetch_decode_control, 1
instance = comp, \inst1|regs[13][4]\, inst1|regs[13][4], fetch_decode_control, 1
instance = comp, \inst1|Mux43~1\, inst1|Mux43~1, fetch_decode_control, 1
instance = comp, \inst1|regs[2][4]\, inst1|regs[2][4], fetch_decode_control, 1
instance = comp, \inst1|regs[6][4]\, inst1|regs[6][4], fetch_decode_control, 1
instance = comp, \inst1|regs[10][4]\, inst1|regs[10][4], fetch_decode_control, 1
instance = comp, \inst1|regs[14][4]\, inst1|regs[14][4], fetch_decode_control, 1
instance = comp, \inst1|Mux43~2\, inst1|Mux43~2, fetch_decode_control, 1
instance = comp, \inst1|regs[3][4]\, inst1|regs[3][4], fetch_decode_control, 1
instance = comp, \inst1|regs[7][4]\, inst1|regs[7][4], fetch_decode_control, 1
instance = comp, \inst1|regs[11][4]\, inst1|regs[11][4], fetch_decode_control, 1
instance = comp, \inst1|regs[15][4]\, inst1|regs[15][4], fetch_decode_control, 1
instance = comp, \inst1|Mux43~3\, inst1|Mux43~3, fetch_decode_control, 1
instance = comp, \inst1|Mux43~4\, inst1|Mux43~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[4]\, inst6|temp_op[4], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux11~0\, inst4|OP2_Mux|Mux11~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[4]\, inst4|temp_op2_out[4], fetch_decode_control, 1
instance = comp, \inst15|Mux11~1\, inst15|Mux11~1, fetch_decode_control, 1
instance = comp, \inst15|Mux11~0\, inst15|Mux11~0, fetch_decode_control, 1
instance = comp, \Sip_in[4]~input\, Sip_in[4]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[4]\, inst7|sip_r[4], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a4\, inst3|memory_rtl_1|auto_generated|ram_block1a4, fetch_decode_control, 1
instance = comp, \inst1|Mux11~0\, inst1|Mux11~0, fetch_decode_control, 1
instance = comp, \inst1|Mux11~1\, inst1|Mux11~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][4]\, inst1|regs[0][4], fetch_decode_control, 1
instance = comp, \inst1|Mux27~0\, inst1|Mux27~0, fetch_decode_control, 1
instance = comp, \inst1|Mux27~1\, inst1|Mux27~1, fetch_decode_control, 1
instance = comp, \inst1|Mux27~2\, inst1|Mux27~2, fetch_decode_control, 1
instance = comp, \inst1|Mux27~3\, inst1|Mux27~3, fetch_decode_control, 1
instance = comp, \inst1|Mux27~4\, inst1|Mux27~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux11~0\, inst2|OP1_Mux|Mux11~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[4]\, inst2|temp_op1_out[4], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a4\, inst3|memory_rtl_0|auto_generated|ram_block1a4, fetch_decode_control, 1
instance = comp, \inst6|temp_rz[0]\, inst6|temp_rz[0], fetch_decode_control, 1
instance = comp, \inst1|Decoder0~8\, inst1|Decoder0~8, fetch_decode_control, 1
instance = comp, \inst1|regs[8][10]\, inst1|regs[8][10], fetch_decode_control, 1
instance = comp, \inst1|regs[12][10]\, inst1|regs[12][10], fetch_decode_control, 1
instance = comp, \inst1|Mux37~0\, inst1|Mux37~0, fetch_decode_control, 1
instance = comp, \inst1|regs[1][10]\, inst1|regs[1][10], fetch_decode_control, 1
instance = comp, \inst1|regs[5][10]\, inst1|regs[5][10], fetch_decode_control, 1
instance = comp, \inst1|regs[9][10]\, inst1|regs[9][10], fetch_decode_control, 1
instance = comp, \inst1|regs[13][10]\, inst1|regs[13][10], fetch_decode_control, 1
instance = comp, \inst1|Mux37~1\, inst1|Mux37~1, fetch_decode_control, 1
instance = comp, \inst1|regs[2][10]\, inst1|regs[2][10], fetch_decode_control, 1
instance = comp, \inst1|regs[6][10]\, inst1|regs[6][10], fetch_decode_control, 1
instance = comp, \inst1|regs[10][10]\, inst1|regs[10][10], fetch_decode_control, 1
instance = comp, \inst1|regs[14][10]\, inst1|regs[14][10], fetch_decode_control, 1
instance = comp, \inst1|Mux37~2\, inst1|Mux37~2, fetch_decode_control, 1
instance = comp, \inst1|regs[3][10]\, inst1|regs[3][10], fetch_decode_control, 1
instance = comp, \inst1|regs[7][10]\, inst1|regs[7][10], fetch_decode_control, 1
instance = comp, \inst1|regs[11][10]\, inst1|regs[11][10], fetch_decode_control, 1
instance = comp, \inst1|regs[15][10]\, inst1|regs[15][10], fetch_decode_control, 1
instance = comp, \inst1|Mux37~3\, inst1|Mux37~3, fetch_decode_control, 1
instance = comp, \inst1|Mux37~4\, inst1|Mux37~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[10]\, inst6|temp_op[10], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux5~0\, inst4|OP2_Mux|Mux5~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[10]\, inst4|temp_op2_out[10], fetch_decode_control, 1
instance = comp, \inst15|Mux5~1\, inst15|Mux5~1, fetch_decode_control, 1
instance = comp, \inst15|Mux5~0\, inst15|Mux5~0, fetch_decode_control, 1
instance = comp, \Sip_in[10]~input\, Sip_in[10]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[10]\, inst7|sip_r[10], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a10\, inst3|memory_rtl_1|auto_generated|ram_block1a10, fetch_decode_control, 1
instance = comp, \inst1|Mux5~0\, inst1|Mux5~0, fetch_decode_control, 1
instance = comp, \inst1|Mux5~1\, inst1|Mux5~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][10]\, inst1|regs[0][10], fetch_decode_control, 1
instance = comp, \inst1|Mux21~0\, inst1|Mux21~0, fetch_decode_control, 1
instance = comp, \inst1|Mux21~1\, inst1|Mux21~1, fetch_decode_control, 1
instance = comp, \inst1|Mux21~2\, inst1|Mux21~2, fetch_decode_control, 1
instance = comp, \inst1|Mux21~3\, inst1|Mux21~3, fetch_decode_control, 1
instance = comp, \inst1|Mux21~4\, inst1|Mux21~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux5~0\, inst2|OP1_Mux|Mux5~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[10]\, inst2|temp_op1_out[10], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a10\, inst3|memory_rtl_0|auto_generated|ram_block1a10, fetch_decode_control, 1
instance = comp, \inst6|temp_opcode[2]\, inst6|temp_opcode[2], fetch_decode_control, 1
instance = comp, \inst5|dpcr_lsb_sel~0\, inst5|dpcr_lsb_sel~0, fetch_decode_control, 1
instance = comp, \inst5|Mux15~0\, inst5|Mux15~0, fetch_decode_control, 1
instance = comp, \inst5|ld_r~1\, inst5|ld_r~1, fetch_decode_control, 1
instance = comp, \inst1|Decoder0~4\, inst1|Decoder0~4, fetch_decode_control, 1
instance = comp, \inst1|regs[4][8]\, inst1|regs[4][8], fetch_decode_control, 1
instance = comp, \inst1|regs[8][8]\, inst1|regs[8][8], fetch_decode_control, 1
instance = comp, \inst1|regs[12][8]\, inst1|regs[12][8], fetch_decode_control, 1
instance = comp, \inst1|Mux39~0\, inst1|Mux39~0, fetch_decode_control, 1
instance = comp, \inst1|regs[1][8]\, inst1|regs[1][8], fetch_decode_control, 1
instance = comp, \inst1|regs[5][8]\, inst1|regs[5][8], fetch_decode_control, 1
instance = comp, \inst1|regs[9][8]\, inst1|regs[9][8], fetch_decode_control, 1
instance = comp, \inst1|regs[13][8]\, inst1|regs[13][8], fetch_decode_control, 1
instance = comp, \inst1|Mux39~1\, inst1|Mux39~1, fetch_decode_control, 1
instance = comp, \inst1|regs[2][8]\, inst1|regs[2][8], fetch_decode_control, 1
instance = comp, \inst1|regs[6][8]\, inst1|regs[6][8], fetch_decode_control, 1
instance = comp, \inst1|regs[10][8]\, inst1|regs[10][8], fetch_decode_control, 1
instance = comp, \inst1|regs[14][8]\, inst1|regs[14][8], fetch_decode_control, 1
instance = comp, \inst1|Mux39~2\, inst1|Mux39~2, fetch_decode_control, 1
instance = comp, \inst1|regs[3][8]\, inst1|regs[3][8], fetch_decode_control, 1
instance = comp, \inst1|regs[7][8]\, inst1|regs[7][8], fetch_decode_control, 1
instance = comp, \inst1|regs[11][8]\, inst1|regs[11][8], fetch_decode_control, 1
instance = comp, \inst1|regs[15][8]\, inst1|regs[15][8], fetch_decode_control, 1
instance = comp, \inst1|Mux39~3\, inst1|Mux39~3, fetch_decode_control, 1
instance = comp, \inst1|Mux39~4\, inst1|Mux39~4, fetch_decode_control, 1
instance = comp, \inst6|temp_op[8]\, inst6|temp_op[8], fetch_decode_control, 1
instance = comp, \inst4|OP2_Mux|Mux7~0\, inst4|OP2_Mux|Mux7~0, fetch_decode_control, 1
instance = comp, \inst4|temp_op2_out[8]\, inst4|temp_op2_out[8], fetch_decode_control, 1
instance = comp, \inst15|Mux7~1\, inst15|Mux7~1, fetch_decode_control, 1
instance = comp, \inst15|Mux7~0\, inst15|Mux7~0, fetch_decode_control, 1
instance = comp, \Sip_in[8]~input\, Sip_in[8]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[8]\, inst7|sip_r[8], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a8\, inst3|memory_rtl_1|auto_generated|ram_block1a8, fetch_decode_control, 1
instance = comp, \inst1|Mux7~0\, inst1|Mux7~0, fetch_decode_control, 1
instance = comp, \inst1|Mux7~1\, inst1|Mux7~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][8]\, inst1|regs[0][8], fetch_decode_control, 1
instance = comp, \inst1|Mux23~0\, inst1|Mux23~0, fetch_decode_control, 1
instance = comp, \inst1|Mux23~1\, inst1|Mux23~1, fetch_decode_control, 1
instance = comp, \inst1|Mux23~2\, inst1|Mux23~2, fetch_decode_control, 1
instance = comp, \inst1|Mux23~3\, inst1|Mux23~3, fetch_decode_control, 1
instance = comp, \inst1|Mux23~4\, inst1|Mux23~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux7~0\, inst2|OP1_Mux|Mux7~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[8]\, inst2|temp_op1_out[8], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a8\, inst3|memory_rtl_0|auto_generated|ram_block1a8, fetch_decode_control, 1
instance = comp, \inst6|temp_opcode[0]\, inst6|temp_opcode[0], fetch_decode_control, 1
instance = comp, \inst5|Mux14~1\, inst5|Mux14~1, fetch_decode_control, 1
instance = comp, \inst15|Mux4~1\, inst15|Mux4~1, fetch_decode_control, 1
instance = comp, \inst15|Mux4~0\, inst15|Mux4~0, fetch_decode_control, 1
instance = comp, \Sip_in[11]~input\, Sip_in[11]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[11]\, inst7|sip_r[11], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a11\, inst3|memory_rtl_1|auto_generated|ram_block1a11, fetch_decode_control, 1
instance = comp, \inst1|Mux4~0\, inst1|Mux4~0, fetch_decode_control, 1
instance = comp, \inst1|Mux4~1\, inst1|Mux4~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][11]\, inst1|regs[0][11], fetch_decode_control, 1
instance = comp, \inst1|Mux20~0\, inst1|Mux20~0, fetch_decode_control, 1
instance = comp, \inst1|Mux20~1\, inst1|Mux20~1, fetch_decode_control, 1
instance = comp, \inst1|Mux20~2\, inst1|Mux20~2, fetch_decode_control, 1
instance = comp, \inst1|Mux20~3\, inst1|Mux20~3, fetch_decode_control, 1
instance = comp, \inst1|Mux20~4\, inst1|Mux20~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux4~0\, inst2|OP1_Mux|Mux4~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[11]\, inst2|temp_op1_out[11], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a11\, inst3|memory_rtl_0|auto_generated|ram_block1a11, fetch_decode_control, 1
instance = comp, \inst6|temp_opcode[3]\, inst6|temp_opcode[3], fetch_decode_control, 1
instance = comp, \inst5|Mux13~1\, inst5|Mux13~1, fetch_decode_control, 1
instance = comp, \inst15|Mux0~0\, inst15|Mux0~0, fetch_decode_control, 1
instance = comp, \inst15|Mux6~1\, inst15|Mux6~1, fetch_decode_control, 1
instance = comp, \inst15|Mux6~0\, inst15|Mux6~0, fetch_decode_control, 1
instance = comp, \Sip_in[9]~input\, Sip_in[9]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[9]\, inst7|sip_r[9], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a9\, inst3|memory_rtl_1|auto_generated|ram_block1a9, fetch_decode_control, 1
instance = comp, \inst1|Mux6~0\, inst1|Mux6~0, fetch_decode_control, 1
instance = comp, \inst1|Mux6~1\, inst1|Mux6~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][9]\, inst1|regs[0][9], fetch_decode_control, 1
instance = comp, \inst1|Mux22~0\, inst1|Mux22~0, fetch_decode_control, 1
instance = comp, \inst1|Mux22~1\, inst1|Mux22~1, fetch_decode_control, 1
instance = comp, \inst1|Mux22~2\, inst1|Mux22~2, fetch_decode_control, 1
instance = comp, \inst1|Mux22~3\, inst1|Mux22~3, fetch_decode_control, 1
instance = comp, \inst1|Mux22~4\, inst1|Mux22~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux6~0\, inst2|OP1_Mux|Mux6~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[9]\, inst2|temp_op1_out[9], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a9\, inst3|memory_rtl_0|auto_generated|ram_block1a9, fetch_decode_control, 1
instance = comp, \inst6|temp_opcode[1]\, inst6|temp_opcode[1], fetch_decode_control, 1
instance = comp, \inst5|Mux13~0\, inst5|Mux13~0, fetch_decode_control, 1
instance = comp, \inst5|Selector0~2\, inst5|Selector0~2, fetch_decode_control, 1
instance = comp, \inst|pc_counter[13]\, inst|pc_counter[13], fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux2~0\, inst2|OP1_Mux|Mux2~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[13]\, inst2|temp_op1_out[13], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a13\, inst3|memory_rtl_0|auto_generated|ram_block1a13, fetch_decode_control, 1
instance = comp, \inst6|temp_opcode[5]\, inst6|temp_opcode[5], fetch_decode_control, 1
instance = comp, \inst5|Mux12~0\, inst5|Mux12~0, fetch_decode_control, 1
instance = comp, \inst15|Mux15~0\, inst15|Mux15~0, fetch_decode_control, 1
instance = comp, \inst15|Mux15~2\, inst15|Mux15~2, fetch_decode_control, 1
instance = comp, \inst15|Mux15~1\, inst15|Mux15~1, fetch_decode_control, 1
instance = comp, \Sip_in[0]~input\, Sip_in[0]~input, fetch_decode_control, 1
instance = comp, \inst7|sip_r[0]\, inst7|sip_r[0], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_1|auto_generated|ram_block1a0\, inst3|memory_rtl_1|auto_generated|ram_block1a0, fetch_decode_control, 1
instance = comp, \inst1|Mux15~0\, inst1|Mux15~0, fetch_decode_control, 1
instance = comp, \inst1|Mux15~1\, inst1|Mux15~1, fetch_decode_control, 1
instance = comp, \inst1|regs[0][0]\, inst1|regs[0][0], fetch_decode_control, 1
instance = comp, \inst1|Mux31~0\, inst1|Mux31~0, fetch_decode_control, 1
instance = comp, \inst1|Mux31~1\, inst1|Mux31~1, fetch_decode_control, 1
instance = comp, \inst1|Mux31~2\, inst1|Mux31~2, fetch_decode_control, 1
instance = comp, \inst1|Mux31~3\, inst1|Mux31~3, fetch_decode_control, 1
instance = comp, \inst1|Mux31~4\, inst1|Mux31~4, fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux15~0\, inst2|OP1_Mux|Mux15~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[0]\, inst2|temp_op1_out[0], fetch_decode_control, 1
instance = comp, \inst|pc_counter[0]\, inst|pc_counter[0], fetch_decode_control, 1
instance = comp, \inst|Add0~57\, inst|Add0~57, fetch_decode_control, 1
instance = comp, \inst|pc_counter[1]\, inst|pc_counter[1], fetch_decode_control, 1
instance = comp, \inst|Add0~53\, inst|Add0~53, fetch_decode_control, 1
instance = comp, \inst|pc_counter[2]\, inst|pc_counter[2], fetch_decode_control, 1
instance = comp, \inst|Add0~49\, inst|Add0~49, fetch_decode_control, 1
instance = comp, \inst|pc_counter[3]\, inst|pc_counter[3], fetch_decode_control, 1
instance = comp, \inst|Add0~45\, inst|Add0~45, fetch_decode_control, 1
instance = comp, \inst|pc_counter[4]\, inst|pc_counter[4], fetch_decode_control, 1
instance = comp, \inst|Add0~41\, inst|Add0~41, fetch_decode_control, 1
instance = comp, \inst|pc_counter[5]\, inst|pc_counter[5], fetch_decode_control, 1
instance = comp, \inst|Add0~37\, inst|Add0~37, fetch_decode_control, 1
instance = comp, \inst|pc_counter[6]\, inst|pc_counter[6], fetch_decode_control, 1
instance = comp, \inst|Add0~33\, inst|Add0~33, fetch_decode_control, 1
instance = comp, \inst|pc_counter[7]\, inst|pc_counter[7], fetch_decode_control, 1
instance = comp, \inst|Add0~29\, inst|Add0~29, fetch_decode_control, 1
instance = comp, \inst|pc_counter[8]\, inst|pc_counter[8], fetch_decode_control, 1
instance = comp, \inst|Add0~25\, inst|Add0~25, fetch_decode_control, 1
instance = comp, \inst|pc_counter[9]\, inst|pc_counter[9], fetch_decode_control, 1
instance = comp, \inst|Add0~21\, inst|Add0~21, fetch_decode_control, 1
instance = comp, \inst|pc_counter[10]\, inst|pc_counter[10], fetch_decode_control, 1
instance = comp, \inst|Add0~17\, inst|Add0~17, fetch_decode_control, 1
instance = comp, \inst|pc_counter[11]\, inst|pc_counter[11], fetch_decode_control, 1
instance = comp, \inst|pc_counter[12]\, inst|pc_counter[12], fetch_decode_control, 1
instance = comp, \inst2|OP1_Mux|Mux3~0\, inst2|OP1_Mux|Mux3~0, fetch_decode_control, 1
instance = comp, \inst2|temp_op1_out[12]\, inst2|temp_op1_out[12], fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a12\, inst3|memory_rtl_0|auto_generated|ram_block1a12, fetch_decode_control, 1
instance = comp, \inst6|temp_opcode[4]\, inst6|temp_opcode[4], fetch_decode_control, 1
instance = comp, \inst5|wr_en~0\, inst5|wr_en~0, fetch_decode_control, 1
instance = comp, \inst5|wr_en~1\, inst5|wr_en~1, fetch_decode_control, 1
instance = comp, \inst3|memory_rtl_0|auto_generated|ram_block1a15\, inst3|memory_rtl_0|auto_generated|ram_block1a15, fetch_decode_control, 1
instance = comp, \inst6|temp_AM[1]\, inst6|temp_AM[1], fetch_decode_control, 1
instance = comp, \inst5|Selector1~0\, inst5|Selector1~0, fetch_decode_control, 1
instance = comp, \inst5|alu_operation[1]~0\, inst5|alu_operation[1]~0, fetch_decode_control, 1
instance = comp, \inst5|alu_operation[0]~1\, inst5|alu_operation[0]~1, fetch_decode_control, 1
instance = comp, \inst5|present_wr~0\, inst5|present_wr~0, fetch_decode_control, 1
instance = comp, \inst5|present_wr~1\, inst5|present_wr~1, fetch_decode_control, 1
instance = comp, \inst19|store[15]~0\, inst19|store[15]~0, fetch_decode_control, 1
instance = comp, \inst19|store[15]~1\, inst19|store[15]~1, fetch_decode_control, 1
instance = comp, \inst19|store[15]~2\, inst19|store[15]~2, fetch_decode_control, 1
instance = comp, \inst19|store[15]~3\, inst19|store[15]~3, fetch_decode_control, 1
instance = comp, \inst19|store[15]\, inst19|store[15], fetch_decode_control, 1
instance = comp, \inst19|store[14]\, inst19|store[14], fetch_decode_control, 1
instance = comp, \inst19|store[13]\, inst19|store[13], fetch_decode_control, 1
instance = comp, \inst19|store[12]\, inst19|store[12], fetch_decode_control, 1
instance = comp, \inst19|store[11]\, inst19|store[11], fetch_decode_control, 1
instance = comp, \inst19|store[10]\, inst19|store[10], fetch_decode_control, 1
instance = comp, \inst19|store[9]\, inst19|store[9], fetch_decode_control, 1
instance = comp, \inst19|store[8]\, inst19|store[8], fetch_decode_control, 1
instance = comp, \inst19|store[7]\, inst19|store[7], fetch_decode_control, 1
instance = comp, \inst19|store[6]\, inst19|store[6], fetch_decode_control, 1
instance = comp, \inst19|store[5]\, inst19|store[5], fetch_decode_control, 1
instance = comp, \inst19|store[4]\, inst19|store[4], fetch_decode_control, 1
instance = comp, \inst19|store[3]\, inst19|store[3], fetch_decode_control, 1
instance = comp, \inst19|store[2]\, inst19|store[2], fetch_decode_control, 1
instance = comp, \inst19|store[1]\, inst19|store[1], fetch_decode_control, 1
instance = comp, \inst19|store[0]\, inst19|store[0], fetch_decode_control, 1
instance = comp, \inst5|present_wr~2\, inst5|present_wr~2, fetch_decode_control, 1
instance = comp, \inst5|dpcr_lsb_sel~1\, inst5|dpcr_lsb_sel~1, fetch_decode_control, 1
instance = comp, \inst5|dpcr_wr~0\, inst5|dpcr_wr~0, fetch_decode_control, 1
instance = comp, \inst5|sop_wr~1\, inst5|sop_wr~1, fetch_decode_control, 1
instance = comp, \inst7|dpcr[31]\, inst7|dpcr[31], fetch_decode_control, 1
instance = comp, \inst7|dpcr[30]\, inst7|dpcr[30], fetch_decode_control, 1
instance = comp, \inst7|dpcr[29]\, inst7|dpcr[29], fetch_decode_control, 1
instance = comp, \inst7|dpcr[28]\, inst7|dpcr[28], fetch_decode_control, 1
instance = comp, \inst7|dpcr[27]\, inst7|dpcr[27], fetch_decode_control, 1
instance = comp, \inst7|dpcr[26]\, inst7|dpcr[26], fetch_decode_control, 1
instance = comp, \inst7|dpcr[25]\, inst7|dpcr[25], fetch_decode_control, 1
instance = comp, \inst7|dpcr[24]\, inst7|dpcr[24], fetch_decode_control, 1
instance = comp, \inst7|dpcr[23]\, inst7|dpcr[23], fetch_decode_control, 1
instance = comp, \inst7|dpcr[22]\, inst7|dpcr[22], fetch_decode_control, 1
instance = comp, \inst7|dpcr[21]\, inst7|dpcr[21], fetch_decode_control, 1
instance = comp, \inst7|dpcr[20]\, inst7|dpcr[20], fetch_decode_control, 1
instance = comp, \inst7|dpcr[19]\, inst7|dpcr[19], fetch_decode_control, 1
instance = comp, \inst7|dpcr[18]\, inst7|dpcr[18], fetch_decode_control, 1
instance = comp, \inst7|dpcr[17]\, inst7|dpcr[17], fetch_decode_control, 1
instance = comp, \inst7|dpcr[16]\, inst7|dpcr[16], fetch_decode_control, 1
instance = comp, \inst7|dpcr[15]\, inst7|dpcr[15], fetch_decode_control, 1
instance = comp, \inst7|dpcr[14]\, inst7|dpcr[14], fetch_decode_control, 1
instance = comp, \inst7|dpcr[13]\, inst7|dpcr[13], fetch_decode_control, 1
instance = comp, \inst7|dpcr[12]\, inst7|dpcr[12], fetch_decode_control, 1
instance = comp, \inst7|dpcr[11]\, inst7|dpcr[11], fetch_decode_control, 1
instance = comp, \inst7|dpcr[10]\, inst7|dpcr[10], fetch_decode_control, 1
instance = comp, \inst7|dpcr[9]\, inst7|dpcr[9], fetch_decode_control, 1
instance = comp, \inst7|dpcr[8]\, inst7|dpcr[8], fetch_decode_control, 1
instance = comp, \inst7|dpcr[7]\, inst7|dpcr[7], fetch_decode_control, 1
instance = comp, \inst7|dpcr[6]\, inst7|dpcr[6], fetch_decode_control, 1
instance = comp, \inst7|dpcr[5]\, inst7|dpcr[5], fetch_decode_control, 1
instance = comp, \inst7|dpcr[4]\, inst7|dpcr[4], fetch_decode_control, 1
instance = comp, \inst7|dpcr[3]\, inst7|dpcr[3], fetch_decode_control, 1
instance = comp, \inst7|dpcr[2]\, inst7|dpcr[2], fetch_decode_control, 1
instance = comp, \inst7|dpcr[1]\, inst7|dpcr[1], fetch_decode_control, 1
instance = comp, \inst7|dpcr[0]\, inst7|dpcr[0], fetch_decode_control, 1
instance = comp, \inst5|rf_input_sel[1]~1\, inst5|rf_input_sel[1]~1, fetch_decode_control, 1
instance = comp, \inst5|rf_input_sel[0]~2\, inst5|rf_input_sel[0]~2, fetch_decode_control, 1
instance = comp, \inst7|sop[15]\, inst7|sop[15], fetch_decode_control, 1
instance = comp, \inst7|sop[14]\, inst7|sop[14], fetch_decode_control, 1
instance = comp, \inst7|sop[13]\, inst7|sop[13], fetch_decode_control, 1
instance = comp, \inst7|sop[12]\, inst7|sop[12], fetch_decode_control, 1
instance = comp, \inst7|sop[11]\, inst7|sop[11], fetch_decode_control, 1
instance = comp, \inst7|sop[10]\, inst7|sop[10], fetch_decode_control, 1
instance = comp, \inst7|sop[9]\, inst7|sop[9], fetch_decode_control, 1
instance = comp, \inst7|sop[8]\, inst7|sop[8], fetch_decode_control, 1
instance = comp, \inst7|sop[7]\, inst7|sop[7], fetch_decode_control, 1
instance = comp, \inst7|sop[6]\, inst7|sop[6], fetch_decode_control, 1
instance = comp, \inst7|sop[5]\, inst7|sop[5], fetch_decode_control, 1
instance = comp, \inst7|sop[4]\, inst7|sop[4], fetch_decode_control, 1
instance = comp, \inst7|sop[3]\, inst7|sop[3], fetch_decode_control, 1
instance = comp, \inst7|sop[2]\, inst7|sop[2], fetch_decode_control, 1
instance = comp, \inst7|sop[1]\, inst7|sop[1], fetch_decode_control, 1
instance = comp, \inst7|sop[0]\, inst7|sop[0], fetch_decode_control, 1
instance = comp, \inst5|state_is[2]\, inst5|state_is[2], fetch_decode_control, 1
instance = comp, \inst5|WideOr3\, inst5|WideOr3, fetch_decode_control, 1
instance = comp, \inst5|WideOr4\, inst5|WideOr4, fetch_decode_control, 1
