{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "membus": {
            "point_of_coherency": true, 
            "num_resp_layers": 0, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "badaddr_responder": {
                "pio": {
                    "peer": "system.membus.default", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "system.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 0, 
                "update_data": false, 
                "warn_access": "", 
                "pio_latency": 100000, 
                "system": "system", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "ret_data32": 4294967295, 
                "path": "system.membus.badaddr_responder", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "badaddr_responder", 
                "ret_bad_addr": true, 
                "pio_size": 8, 
                "p_state_clk_gate_bins": 20
            }, 
            "max_routing_table_size": 512, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "max_outstanding_snoops": 512, 
            "point_of_unification": true, 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.mem_ctrls.port"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.cpu_cluster.l2.mem_side"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": [], 
            "num_req_layers": 0, 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "default": {
                "peer": "system.membus.badaddr_responder.pio", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "redirect_paths": [], 
        "symbolfile": "", 
        "readfile": "", 
        "thermal_model": null, 
        "cxx_class": "System", 
        "load_offset": 0, 
        "work_begin_exit_count": 0, 
        "work_end_ckpt_count": 0, 
        "memories": [
            "system.mem_ctrls"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:4294967296"
        ], 
        "eventq_index": 0, 
        "work_begin_cpu_id_exit": -1, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "kernel_extras_addrs": [], 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "a", 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "path": "system", 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "is_source": "True", 
            "role": "GEM5 REQUESTER"
        }, 
        "kernel_extras": [], 
        "load_addr_mask": 18446744073709551615, 
        "cpu_cluster": {
            "name": "cpu_cluster", 
            "thermal_domain": null, 
            "voltage_domain": {
                "name": "voltage_domain", 
                "eventq_index": 0, 
                "voltage": [
                    1.0
                ], 
                "cxx_class": "VoltageDomain", 
                "path": "system.cpu_cluster.voltage_domain", 
                "type": "VoltageDomain"
            }, 
            "clk_domain": {
                "name": "clk_domain", 
                "clock": [
                    357
                ], 
                "init_perf_level": 0, 
                "voltage_domain": "system.cpu_cluster.voltage_domain", 
                "eventq_index": 0, 
                "cxx_class": "SrcClockDomain", 
                "path": "system.cpu_cluster.clk_domain", 
                "type": "SrcClockDomain", 
                "domain_id": -1
            }, 
            "cpus": [
                {
                    "SQEntries": 16, 
                    "smtLSQThreshold": 100, 
                    "fetchTrapLatency": 1, 
                    "iewToRenameDelay": 1, 
                    "itb": {
                        "stage2_mmu": {
                            "name": "stage2_mmu", 
                            "tlb": "system.cpu_cluster.cpus.itb", 
                            "sys": "system", 
                            "stage2_tlb": {
                                "name": "stage2_tlb", 
                                "is_stage2": true, 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "cxx_class": "ArmISA::TLB", 
                                "walker": {
                                    "p_state_clk_gate_min": 1000, 
                                    "name": "walker", 
                                    "is_stage2": true, 
                                    "p_state_clk_gate_bins": 20, 
                                    "cxx_class": "ArmISA::TableWalker", 
                                    "clk_domain": "system.cpu_cluster.clk_domain", 
                                    "power_model": [], 
                                    "sys": "system", 
                                    "eventq_index": 0, 
                                    "default_p_state": "UNDEFINED", 
                                    "p_state_clk_gate_max": 1000000000000, 
                                    "path": "system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker", 
                                    "type": "ArmTableWalker", 
                                    "num_squash_per_cycle": 2
                                }, 
                                "path": "system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb", 
                                "type": "ArmTLB", 
                                "size": 32
                            }, 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::Stage2MMU", 
                            "path": "system.cpu_cluster.cpus.itb.stage2_mmu", 
                            "type": "ArmStage2MMU"
                        }, 
                        "name": "itb", 
                        "is_stage2": false, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": false, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "power_model": [], 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu_cluster.cpus.itb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.cpu_cluster.toL2Bus.slave[2]", 
                                "is_source": "True", 
                                "role": "GEM5 REQUESTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu_cluster.cpus.itb", 
                        "type": "ArmTLB", 
                        "size": 64
                    }, 
                    "fetchWidth": 3, 
                    "cpu_id": 0, 
                    "fetchToDecodeDelay": 3, 
                    "renameToDecodeDelay": 1, 
                    "do_quiesce": true, 
                    "renameToROBDelay": 1, 
                    "power_model": [], 
                    "max_insts_all_threads": 0, 
                    "decodeWidth": 3, 
                    "commitToFetchDelay": 1, 
                    "needsTSO": false, 
                    "smtIQThreshold": 100, 
                    "workload": [
                        {
                            "uid": 100, 
                            "pid": 100, 
                            "kvmInSE": false, 
                            "cxx_class": "Process", 
                            "executable": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler_cpp/main", 
                            "drivers": [], 
                            "system": "system", 
                            "gid": 100, 
                            "eventq_index": 0, 
                            "env": [], 
                            "maxStackSize": 67108864, 
                            "ppid": 0, 
                            "type": "Process", 
                            "cwd": "/localdisk/sgupta45/gem5-SALAM", 
                            "pgid": 100, 
                            "simpoint": 0, 
                            "euid": 100, 
                            "input": "cin", 
                            "path": "system.cpu_cluster.cpus.workload", 
                            "name": "workload", 
                            "cmd": [
                                "/u/sgupta45/gem5-SALAM/benchmarks/scheduler_cpp/main", 
                                "GLAX", 
                                "resource_configs/resources.cfg", 
                                "dags/canny.cfg", 
                                "dags/canny.cfg", 
                                "dags/canny.cfg", 
                                "dags/canny.cfg", 
                                "dags/harris.cfg", 
                                "dags/harris.cfg", 
                                "dags/harris.cfg", 
                                "dags/harris.cfg", 
                                "dags/lstm.cfg", 
                                "dags/lstm.cfg", 
                                "dags/lstm.cfg", 
                                "dags/lstm.cfg"
                            ], 
                            "errout": "cerr", 
                            "useArchPT": false, 
                            "egid": 100, 
                            "release": "5.1.0", 
                            "output": "cout"
                        }
                    ], 
                    "name": "cpus", 
                    "SSITSize": 1024, 
                    "activity": 0, 
                    "tracer": {
                        "eventq_index": 0, 
                        "path": "system.cpu_cluster.cpus.tracer", 
                        "type": "ExeTracer", 
                        "name": "tracer", 
                        "cxx_class": "Trace::ExeTracer"
                    }, 
                    "decodeToFetchDelay": 1, 
                    "renameWidth": 3, 
                    "numThreads": 1, 
                    "syscallRetryLatency": 10000, 
                    "squashWidth": 8, 
                    "function_trace": false, 
                    "backComSize": 5, 
                    "decodeToRenameDelay": 2, 
                    "store_set_clear_period": 250000, 
                    "numPhysIntRegs": 128, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "p_state_clk_gate_min": 1000, 
                    "fuPool": {
                        "name": "fuPool", 
                        "FUList": [
                            {
                                "count": 2, 
                                "opList": [
                                    {
                                        "opClass": "IntAlu", 
                                        "opLat": 1, 
                                        "name": "opList", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList0.opList", 
                                        "type": "OpDesc"
                                    }
                                ], 
                                "name": "FUList0", 
                                "eventq_index": 0, 
                                "cxx_class": "FUDesc", 
                                "path": "system.cpu_cluster.cpus.fuPool.FUList0", 
                                "type": "FUDesc"
                            }, 
                            {
                                "count": 1, 
                                "opList": [
                                    {
                                        "opClass": "IntMult", 
                                        "opLat": 3, 
                                        "name": "opList0", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList1.opList0", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "IntDiv", 
                                        "opLat": 12, 
                                        "name": "opList1", 
                                        "pipelined": false, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList1.opList1", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "IprAccess", 
                                        "opLat": 3, 
                                        "name": "opList2", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList1.opList2", 
                                        "type": "OpDesc"
                                    }
                                ], 
                                "name": "FUList1", 
                                "eventq_index": 0, 
                                "cxx_class": "FUDesc", 
                                "path": "system.cpu_cluster.cpus.fuPool.FUList1", 
                                "type": "FUDesc"
                            }, 
                            {
                                "count": 1, 
                                "opList": [
                                    {
                                        "opClass": "MemRead", 
                                        "opLat": 2, 
                                        "name": "opList0", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList2.opList0", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatMemRead", 
                                        "opLat": 2, 
                                        "name": "opList1", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList2.opList1", 
                                        "type": "OpDesc"
                                    }
                                ], 
                                "name": "FUList2", 
                                "eventq_index": 0, 
                                "cxx_class": "FUDesc", 
                                "path": "system.cpu_cluster.cpus.fuPool.FUList2", 
                                "type": "FUDesc"
                            }, 
                            {
                                "count": 1, 
                                "opList": [
                                    {
                                        "opClass": "MemWrite", 
                                        "opLat": 2, 
                                        "name": "opList0", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList3.opList0", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatMemWrite", 
                                        "opLat": 2, 
                                        "name": "opList1", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList3.opList1", 
                                        "type": "OpDesc"
                                    }
                                ], 
                                "name": "FUList3", 
                                "eventq_index": 0, 
                                "cxx_class": "FUDesc", 
                                "path": "system.cpu_cluster.cpus.fuPool.FUList3", 
                                "type": "FUDesc"
                            }, 
                            {
                                "count": 2, 
                                "opList": [
                                    {
                                        "opClass": "SimdAdd", 
                                        "opLat": 4, 
                                        "name": "opList00", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList00", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdAddAcc", 
                                        "opLat": 4, 
                                        "name": "opList01", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList01", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdAlu", 
                                        "opLat": 4, 
                                        "name": "opList02", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList02", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdCmp", 
                                        "opLat": 4, 
                                        "name": "opList03", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList03", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdCvt", 
                                        "opLat": 3, 
                                        "name": "opList04", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList04", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdMisc", 
                                        "opLat": 3, 
                                        "name": "opList05", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList05", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdMult", 
                                        "opLat": 5, 
                                        "name": "opList06", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList06", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdMultAcc", 
                                        "opLat": 5, 
                                        "name": "opList07", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList07", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdShift", 
                                        "opLat": 3, 
                                        "name": "opList08", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList08", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdShiftAcc", 
                                        "opLat": 3, 
                                        "name": "opList09", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList09", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdSqrt", 
                                        "opLat": 9, 
                                        "name": "opList10", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList10", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdFloatAdd", 
                                        "opLat": 5, 
                                        "name": "opList11", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList11", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdFloatAlu", 
                                        "opLat": 5, 
                                        "name": "opList12", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList12", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdFloatCmp", 
                                        "opLat": 3, 
                                        "name": "opList13", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList13", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdFloatCvt", 
                                        "opLat": 3, 
                                        "name": "opList14", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList14", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdFloatDiv", 
                                        "opLat": 3, 
                                        "name": "opList15", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList15", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdFloatMisc", 
                                        "opLat": 3, 
                                        "name": "opList16", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList16", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdFloatMult", 
                                        "opLat": 3, 
                                        "name": "opList17", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList17", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdFloatMultAcc", 
                                        "opLat": 5, 
                                        "name": "opList18", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList18", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "SimdFloatSqrt", 
                                        "opLat": 9, 
                                        "name": "opList19", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList19", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatAdd", 
                                        "opLat": 5, 
                                        "name": "opList20", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList20", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatCmp", 
                                        "opLat": 5, 
                                        "name": "opList21", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList21", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatCvt", 
                                        "opLat": 5, 
                                        "name": "opList22", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList22", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatDiv", 
                                        "opLat": 9, 
                                        "name": "opList23", 
                                        "pipelined": false, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList23", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatSqrt", 
                                        "opLat": 33, 
                                        "name": "opList24", 
                                        "pipelined": false, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList24", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatMult", 
                                        "opLat": 4, 
                                        "name": "opList25", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList25", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatMultAcc", 
                                        "opLat": 5, 
                                        "name": "opList26", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList26", 
                                        "type": "OpDesc"
                                    }, 
                                    {
                                        "opClass": "FloatMisc", 
                                        "opLat": 3, 
                                        "name": "opList27", 
                                        "pipelined": true, 
                                        "eventq_index": 0, 
                                        "cxx_class": "OpDesc", 
                                        "path": "system.cpu_cluster.cpus.fuPool.FUList4.opList27", 
                                        "type": "OpDesc"
                                    }
                                ], 
                                "name": "FUList4", 
                                "eventq_index": 0, 
                                "cxx_class": "FUDesc", 
                                "path": "system.cpu_cluster.cpus.fuPool.FUList4", 
                                "type": "FUDesc"
                            }
                        ], 
                        "eventq_index": 0, 
                        "cxx_class": "FUPool", 
                        "path": "system.cpu_cluster.cpus.fuPool", 
                        "type": "FUPool"
                    }, 
                    "socket_id": 0, 
                    "renameToFetchDelay": 1, 
                    "icache": {
                        "replacement_policy": {
                            "eventq_index": 0, 
                            "path": "system.cpu_cluster.cpus.icache.replacement_policy", 
                            "type": "LRURP", 
                            "name": "replacement_policy", 
                            "cxx_class": "LRURP"
                        }, 
                        "cpu_side": {
                            "peer": "system.cpu_cluster.cpus.icache_port", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "clusivity": "mostly_incl", 
                        "prefetcher": null, 
                        "system": "system", 
                        "write_buffers": 8, 
                        "response_latency": 1, 
                        "cxx_class": "Cache", 
                        "write_allocator": null, 
                        "size": 32768, 
                        "type": "Cache", 
                        "clk_domain": "system.cpu_cluster.clk_domain", 
                        "max_miss_count": 0, 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "mem_side": {
                            "peer": "system.cpu_cluster.toL2Bus.slave[0]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "mshrs": 2, 
                        "writeback_clean": true, 
                        "p_state_clk_gate_min": 1000, 
                        "tags": {
                            "tag_latency": 1, 
                            "replacement_policy": "system.cpu_cluster.cpus.icache.replacement_policy", 
                            "name": "tags", 
                            "p_state_clk_gate_min": 1000, 
                            "eventq_index": 0, 
                            "p_state_clk_gate_bins": 20, 
                            "default_p_state": "UNDEFINED", 
                            "warmup_percentage": 0, 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "indexing_policy": {
                                "name": "indexing_policy", 
                                "eventq_index": 0, 
                                "assoc": 2, 
                                "cxx_class": "SetAssociative", 
                                "path": "system.cpu_cluster.cpus.icache.tags.indexing_policy", 
                                "entry_size": 64, 
                                "type": "SetAssociative", 
                                "size": 32768
                            }, 
                            "system": "system", 
                            "sequential_access": false, 
                            "assoc": 2, 
                            "power_model": [], 
                            "cxx_class": "BaseSetAssoc", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu_cluster.cpus.icache.tags", 
                            "entry_size": 64, 
                            "block_size": 64, 
                            "type": "BaseSetAssoc", 
                            "size": 32768
                        }, 
                        "tgts_per_mshr": 8, 
                        "demand_mshr_reserve": 1, 
                        "power_model": [], 
                        "compressor": null, 
                        "is_read_only": true, 
                        "warmup_percentage": 0, 
                        "prefetch_on_access": false, 
                        "path": "system.cpu_cluster.cpus.icache", 
                        "data_latency": 1, 
                        "tag_latency": 1, 
                        "name": "icache", 
                        "addr_ranges": [
                            "0:18446744073709551615"
                        ], 
                        "p_state_clk_gate_bins": 20, 
                        "sequential_access": false, 
                        "assoc": 2
                    }, 
                    "path": "system.cpu_cluster.cpus", 
                    "numRobs": 1, 
                    "switched_out": false, 
                    "smtLSQPolicy": "Partitioned", 
                    "fetchBufferSize": 16, 
                    "wait_for_remote_gdb": false, 
                    "cacheStorePorts": 200, 
                    "simpoint_start_insts": [], 
                    "max_insts_any_thread": 0, 
                    "smtROBThreshold": 100, 
                    "numIQEntries": 32, 
                    "branchPred": {
                        "choiceCtrBits": 2, 
                        "name": "branchPred", 
                        "globalCtrBits": 2, 
                        "numThreads": 1, 
                        "indirectBranchPred": {
                            "indirectSets": 256, 
                            "indirectWays": 2, 
                            "name": "indirectBranchPred", 
                            "numThreads": 1, 
                            "indirectHashTargets": true, 
                            "instShiftAmt": 2, 
                            "indirectHashGHR": true, 
                            "indirectTagSize": 16, 
                            "eventq_index": 0, 
                            "cxx_class": "SimpleIndirectPredictor", 
                            "indirectGHRBits": 13, 
                            "path": "system.cpu_cluster.cpus.branchPred.indirectBranchPred", 
                            "type": "SimpleIndirectPredictor", 
                            "indirectPathLength": 3
                        }, 
                        "choicePredictorSize": 8192, 
                        "instShiftAmt": 2, 
                        "eventq_index": 0, 
                        "BTBTagSize": 18, 
                        "BTBEntries": 2048, 
                        "cxx_class": "BiModeBP", 
                        "path": "system.cpu_cluster.cpus.branchPred", 
                        "type": "BiModeBP", 
                        "RASSize": 16, 
                        "globalPredictorSize": 8192
                    }, 
                    "LFSTSize": 1024, 
                    "isa": [
                        {
                            "pmu": null, 
                            "id_isar1": 34677009, 
                            "id_isar0": 34607377, 
                            "id_isar3": 17899825, 
                            "id_isar2": 555950401, 
                            "id_isar5": 0, 
                            "id_isar4": 268501314, 
                            "cxx_class": "ArmISA::ISA", 
                            "id_aa64mmfr1_el1": 1052672, 
                            "sve_vl_se": 1, 
                            "system": "system", 
                            "eventq_index": 0, 
                            "impdef_nop": false, 
                            "type": "ArmISA", 
                            "id_aa64dfr1_el1": 0, 
                            "fpsid": 1090793632, 
                            "id_mmfr0": 270536963, 
                            "id_mmfr1": 0, 
                            "id_mmfr2": 19070976, 
                            "id_mmfr3": 34611729, 
                            "id_aa64mmfr0_el1": 15728642, 
                            "id_aa64dfr0_el1": 1052678, 
                            "path": "system.cpu_cluster.cpus.isa", 
                            "id_aa64isar0_el1": 0, 
                            "decoderFlavour": "Generic", 
                            "id_aa64mmfr2_el1": 0, 
                            "name": "isa", 
                            "id_aa64afr0_el1": 0, 
                            "id_aa64isar1_el1": 0, 
                            "id_aa64afr1_el1": 0, 
                            "midr": 0
                        }
                    ], 
                    "smtROBPolicy": "Partitioned", 
                    "iewToFetchDelay": 1, 
                    "do_statistics_insts": true, 
                    "dispatchWidth": 6, 
                    "dcache": {
                        "replacement_policy": {
                            "eventq_index": 0, 
                            "path": "system.cpu_cluster.cpus.dcache.replacement_policy", 
                            "type": "LRURP", 
                            "name": "replacement_policy", 
                            "cxx_class": "LRURP"
                        }, 
                        "cpu_side": {
                            "peer": "system.cpu_cluster.cpus.dcache_port", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "clusivity": "mostly_incl", 
                        "prefetcher": null, 
                        "system": "system", 
                        "write_buffers": 16, 
                        "response_latency": 2, 
                        "cxx_class": "Cache", 
                        "write_allocator": null, 
                        "size": 32768, 
                        "type": "Cache", 
                        "clk_domain": "system.cpu_cluster.clk_domain", 
                        "max_miss_count": 0, 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "mem_side": {
                            "peer": "system.cpu_cluster.toL2Bus.slave[1]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "mshrs": 6, 
                        "writeback_clean": true, 
                        "p_state_clk_gate_min": 1000, 
                        "tags": {
                            "tag_latency": 2, 
                            "replacement_policy": "system.cpu_cluster.cpus.dcache.replacement_policy", 
                            "name": "tags", 
                            "p_state_clk_gate_min": 1000, 
                            "eventq_index": 0, 
                            "p_state_clk_gate_bins": 20, 
                            "default_p_state": "UNDEFINED", 
                            "warmup_percentage": 0, 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "indexing_policy": {
                                "name": "indexing_policy", 
                                "eventq_index": 0, 
                                "assoc": 2, 
                                "cxx_class": "SetAssociative", 
                                "path": "system.cpu_cluster.cpus.dcache.tags.indexing_policy", 
                                "entry_size": 64, 
                                "type": "SetAssociative", 
                                "size": 32768
                            }, 
                            "system": "system", 
                            "sequential_access": false, 
                            "assoc": 2, 
                            "power_model": [], 
                            "cxx_class": "BaseSetAssoc", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu_cluster.cpus.dcache.tags", 
                            "entry_size": 64, 
                            "block_size": 64, 
                            "type": "BaseSetAssoc", 
                            "size": 32768
                        }, 
                        "tgts_per_mshr": 8, 
                        "demand_mshr_reserve": 1, 
                        "power_model": [], 
                        "compressor": null, 
                        "is_read_only": false, 
                        "warmup_percentage": 0, 
                        "prefetch_on_access": false, 
                        "path": "system.cpu_cluster.cpus.dcache", 
                        "data_latency": 2, 
                        "tag_latency": 2, 
                        "name": "dcache", 
                        "addr_ranges": [
                            "0:18446744073709551615"
                        ], 
                        "p_state_clk_gate_bins": 20, 
                        "sequential_access": false, 
                        "assoc": 2
                    }, 
                    "commitToDecodeDelay": 1, 
                    "smtIQPolicy": "Partitioned", 
                    "issueWidth": 8, 
                    "LSQCheckLoads": true, 
                    "commitToRenameDelay": 1, 
                    "system": "system", 
                    "checker": null, 
                    "numPhysFloatRegs": 192, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "type": "DerivO3CPU", 
                    "wbWidth": 8, 
                    "numPhysVecRegs": 48, 
                    "interrupts": [
                        {
                            "eventq_index": 0, 
                            "path": "system.cpu_cluster.cpus.interrupts", 
                            "type": "ArmInterrupts", 
                            "name": "interrupts", 
                            "cxx_class": "ArmISA::Interrupts"
                        }
                    ], 
                    "numPhysVecPredRegs": 32, 
                    "cacheLoadPorts": 200, 
                    "smtCommitPolicy": "RoundRobin", 
                    "power_gating_on_idle": false, 
                    "issueToExecuteDelay": 1, 
                    "dtb": {
                        "stage2_mmu": {
                            "name": "stage2_mmu", 
                            "tlb": "system.cpu_cluster.cpus.dtb", 
                            "sys": "system", 
                            "stage2_tlb": {
                                "name": "stage2_tlb", 
                                "is_stage2": true, 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "cxx_class": "ArmISA::TLB", 
                                "walker": {
                                    "p_state_clk_gate_min": 1000, 
                                    "name": "walker", 
                                    "is_stage2": true, 
                                    "p_state_clk_gate_bins": 20, 
                                    "cxx_class": "ArmISA::TableWalker", 
                                    "clk_domain": "system.cpu_cluster.clk_domain", 
                                    "power_model": [], 
                                    "sys": "system", 
                                    "eventq_index": 0, 
                                    "default_p_state": "UNDEFINED", 
                                    "p_state_clk_gate_max": 1000000000000, 
                                    "path": "system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker", 
                                    "type": "ArmTableWalker", 
                                    "num_squash_per_cycle": 2
                                }, 
                                "path": "system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb", 
                                "type": "ArmTLB", 
                                "size": 32
                            }, 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::Stage2MMU", 
                            "path": "system.cpu_cluster.cpus.dtb.stage2_mmu", 
                            "type": "ArmStage2MMU"
                        }, 
                        "name": "dtb", 
                        "is_stage2": false, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": false, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "power_model": [], 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu_cluster.cpus.dtb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.cpu_cluster.toL2Bus.slave[3]", 
                                "is_source": "True", 
                                "role": "GEM5 REQUESTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu_cluster.cpus.dtb", 
                        "type": "ArmTLB", 
                        "size": 64
                    }, 
                    "numROBEntries": 40, 
                    "fetchQueueSize": 32, 
                    "iewToCommitDelay": 1, 
                    "smtNumFetchingThreads": 1, 
                    "pwr_gating_latency": 300, 
                    "forwardComSize": 5, 
                    "do_checkpoint_insts": true, 
                    "cxx_class": "DerivO3CPU", 
                    "commitToIEWDelay": 1, 
                    "commitWidth": 8, 
                    "clk_domain": "system.cpu_cluster.clk_domain", 
                    "function_trace_start": 0, 
                    "smtFetchPolicy": "SingleThread", 
                    "profile": 0, 
                    "icache_port": {
                        "peer": "system.cpu_cluster.cpus.icache.cpu_side", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "dcache_port": {
                        "peer": "system.cpu_cluster.cpus.dcache.cpu_side", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "LSQDepCheckShift": 0, 
                    "trapLatency": 13, 
                    "iewToDecodeDelay": 1, 
                    "numPhysCCRegs": 640, 
                    "renameToIEWDelay": 1, 
                    "p_state_clk_gate_bins": 20, 
                    "progress_interval": 0, 
                    "LQEntries": 16
                }
            ], 
            "l2": {
                "replacement_policy": {
                    "eventq_index": 0, 
                    "path": "system.cpu_cluster.l2.replacement_policy", 
                    "type": "RandomRP", 
                    "name": "replacement_policy", 
                    "cxx_class": "RandomRP"
                }, 
                "cpu_side": {
                    "peer": "system.cpu_cluster.toL2Bus.master[0]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "clusivity": "mostly_excl", 
                "prefetcher": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu_cluster.l2.prefetcher.replacement_policy", 
                        "type": "RandomRP", 
                        "name": "replacement_policy", 
                        "cxx_class": "RandomRP"
                    }, 
                    "max_prefetch_requests_with_pending_translation": 32, 
                    "queue_squash": true, 
                    "on_miss": false, 
                    "tag_prefetch": true, 
                    "cache_snoop": false, 
                    "cxx_class": "StridePrefetcher", 
                    "block_size": 64, 
                    "latency": 1, 
                    "use_master_id": true, 
                    "degree": 8, 
                    "max_conf": 7, 
                    "on_inst": false, 
                    "clk_domain": "system.cpu_cluster.clk_domain", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "on_read": true, 
                    "queue_filter": true, 
                    "start_conf": 4, 
                    "type": "StridePrefetcher", 
                    "use_virtual_addresses": false, 
                    "throttle_control_percentage": 0, 
                    "p_state_clk_gate_min": 1000, 
                    "on_data": true, 
                    "on_write": true, 
                    "power_model": [], 
                    "sys": "system", 
                    "queue_size": 32, 
                    "prefetch_on_access": true, 
                    "path": "system.cpu_cluster.l2.prefetcher", 
                    "table_assoc": 4, 
                    "table_sets": 16, 
                    "name": "prefetcher", 
                    "p_state_clk_gate_bins": 20, 
                    "min_conf": 0, 
                    "thresh_conf": 4
                }, 
                "system": "system", 
                "write_buffers": 8, 
                "response_latency": 12, 
                "cxx_class": "Cache", 
                "write_allocator": null, 
                "size": 1048576, 
                "type": "Cache", 
                "clk_domain": "system.cpu_cluster.clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "mem_side": {
                    "peer": "system.membus.slave[1]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "mshrs": 16, 
                "writeback_clean": false, 
                "p_state_clk_gate_min": 1000, 
                "tags": {
                    "tag_latency": 12, 
                    "replacement_policy": "system.cpu_cluster.l2.replacement_policy", 
                    "name": "tags", 
                    "p_state_clk_gate_min": 1000, 
                    "eventq_index": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "warmup_percentage": 0, 
                    "clk_domain": "system.cpu_cluster.clk_domain", 
                    "indexing_policy": {
                        "name": "indexing_policy", 
                        "eventq_index": 0, 
                        "assoc": 16, 
                        "cxx_class": "SetAssociative", 
                        "path": "system.cpu_cluster.l2.tags.indexing_policy", 
                        "entry_size": 64, 
                        "type": "SetAssociative", 
                        "size": 1048576
                    }, 
                    "system": "system", 
                    "sequential_access": false, 
                    "assoc": 16, 
                    "power_model": [], 
                    "cxx_class": "BaseSetAssoc", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu_cluster.l2.tags", 
                    "entry_size": 64, 
                    "block_size": 64, 
                    "type": "BaseSetAssoc", 
                    "size": 1048576
                }, 
                "tgts_per_mshr": 8, 
                "demand_mshr_reserve": 1, 
                "power_model": [], 
                "compressor": null, 
                "is_read_only": false, 
                "warmup_percentage": 0, 
                "prefetch_on_access": true, 
                "path": "system.cpu_cluster.l2", 
                "data_latency": 12, 
                "tag_latency": 12, 
                "name": "l2", 
                "addr_ranges": [
                    "0:18446744073709551615"
                ], 
                "p_state_clk_gate_bins": 20, 
                "sequential_access": false, 
                "assoc": 16
            }, 
            "eventq_index": 0, 
            "cxx_class": "SubSystem", 
            "path": "system.cpu_cluster", 
            "toL2Bus": {
                "point_of_coherency": false, 
                "num_resp_layers": 0, 
                "system": "system", 
                "response_latency": 1, 
                "cxx_class": "CoherentXBar", 
                "max_routing_table_size": 512, 
                "forward_latency": 0, 
                "clk_domain": "system.cpu_cluster.clk_domain", 
                "max_outstanding_snoops": 512, 
                "point_of_unification": true, 
                "width": 64, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "master": {
                    "peer": [
                        "system.cpu_cluster.l2.cpu_side"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "type": "CoherentXBar", 
                "frontend_latency": 1, 
                "slave": {
                    "peer": [
                        "system.cpu_cluster.cpus.icache.mem_side", 
                        "system.cpu_cluster.cpus.dcache.mem_side", 
                        "system.cpu_cluster.cpus.itb.walker.port", 
                        "system.cpu_cluster.cpus.dtb.walker.port"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "p_state_clk_gate_min": 1000, 
                "snoop_filter": {
                    "name": "snoop_filter", 
                    "system": "system", 
                    "max_capacity": 8388608, 
                    "eventq_index": 0, 
                    "cxx_class": "SnoopFilter", 
                    "path": "system.cpu_cluster.toL2Bus.snoop_filter", 
                    "type": "SnoopFilter", 
                    "lookup_latency": 0
                }, 
                "power_model": [], 
                "num_req_layers": 0, 
                "path": "system.cpu_cluster.toL2Bus", 
                "snoop_response_latency": 1, 
                "name": "toL2Bus", 
                "p_state_clk_gate_bins": 20, 
                "use_default_range": false
            }, 
            "type": "SubSystem"
        }, 
        "multi_thread": false, 
        "mem_ctrls": [
            {
                "dll": true, 
                "max_accesses_per_row": 16, 
                "static_backend_latency": 10000, 
                "IDD62": 0.0, 
                "tCCD_L": 10000, 
                "IDD2P1": 0.0, 
                "IDD2P0": 0.0, 
                "IDD4W2": 0.0, 
                "tCS": 2500, 
                "power_model": [], 
                "qos_priority_escalation": false, 
                "tCL": 21250, 
                "tCK": 1250, 
                "tBURST": 5000, 
                "IDD3P0": 0.0, 
                "IDD3P1": 0.0, 
                "name": "mem_ctrls", 
                "device_size": 1073741824, 
                "tREFI": 3900000, 
                "qos_policy": null, 
                "tXPDLL": 0, 
                "tRFC": 210000, 
                "qos_priorities": 1, 
                "IDD52": 0.0, 
                "write_low_thresh_perc": 50, 
                "write_buffer_size": 64, 
                "VDD": 0.0, 
                "write_high_thresh_perc": 85, 
                "IDD2N2": 0.0, 
                "port": {
                    "peer": "system.membus.master[0]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "IDD4R": 0.0, 
                "IDD4W": 0.0, 
                "tWR": 34000, 
                "banks_per_rank": 16, 
                "p_state_clk_gate_max": 1000000000000, 
                "VDD2": 0.0, 
                "qos_masters": [
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    ""
                ], 
                "p_state_clk_gate_min": 1000, 
                "ranks_per_channel": 1, 
                "qos_q_policy": "fifo", 
                "tRAS": 42000, 
                "static_frontend_latency": 10000, 
                "devices_per_rank": 1, 
                "range": "0:4294967296", 
                "mem_sched_policy": "frfcfs", 
                "IDD2P12": 0.0, 
                "device_rowbuffer_size": 2048, 
                "activation_limit": 4, 
                "tWTR": 6250, 
                "enable_dram_powerdown": false, 
                "qos_syncro_scheduler": false, 
                "path": "system.mem_ctrls", 
                "bank_groups_per_rank": 4, 
                "IDD2N": 0.0, 
                "qos_turnaround_policy": null, 
                "in_addr_map": true, 
                "tRTW": 2500, 
                "burst_length": 32, 
                "tRTP": 4590, 
                "eventq_index": 0, 
                "IDD2P02": 0.0, 
                "default_p_state": "UNDEFINED", 
                "addr_mapping": "RoRaBaCoCh", 
                "type": "DRAMCtrl", 
                "IDD3P02": 0.0, 
                "conf_table_reported": true, 
                "tXS": 217500, 
                "tXP": 7000, 
                "IDD3N": 0.0, 
                "tCCD_L_WR": 10000, 
                "kvm_map": true, 
                "tXAW": 20000, 
                "IDD3P12": 0.0, 
                "IDD3N2": 0.0, 
                "device_bus_width": 16, 
                "cxx_class": "DRAMCtrl", 
                "null": false, 
                "tRRD_L": 5000, 
                "tRRD": 5000, 
                "clk_domain": "system.clk_domain", 
                "IDD6": 0.0, 
                "IDD5": 0.0, 
                "tRCD": 18000, 
                "IDD0": 0.0, 
                "min_writes_per_switch": 16, 
                "IDD02": 0.0, 
                "page_policy": "open_adaptive", 
                "read_buffer_size": 64, 
                "IDD4R2": 0.0, 
                "tXSDLL": 0, 
                "p_state_clk_gate_bins": 20, 
                "tRP": 18000
            }
        ], 
        "exit_on_work_items": false, 
        "work_item_id": -1, 
        "num_work_ids": 16
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}