// Seed: 70952836
`timescale 1 ps / 1ps
module module_0;
  type_7(
      1, id_0[1]
  );
  wire id_2;
  assign id_2 = id_0;
  assign id_2 = id_2;
  type_0 id_3 (
      .id_0(id_1),
      .id_1(1'h0),
      .id_2(id_2)
  );
  logic id_4, id_5;
  logic id_6;
endmodule
