// Generated by CIRCT 42e53322a
module simple_vectorization(	// test.cleaned.mlir:2:3
  input  [3:0] in,	// test.cleaned.mlir:2:38
  output [3:0] out	// test.cleaned.mlir:2:52
);

  assign out = in;	// test.cleaned.mlir:3:5
endmodule

module reverse_endianess_vectorization(	// test.cleaned.mlir:5:3
  input  [3:0] in,	// test.cleaned.mlir:5:49
  output [3:0] out	// test.cleaned.mlir:5:63
);

  assign out = {<<{in}};	// test.cleaned.mlir:6:10, :7:5
endmodule

module bit_mixing_vectorization(	// test.cleaned.mlir:9:3
  input  [3:0] in2,	// test.cleaned.mlir:9:42
  input  [7:0] in,	// test.cleaned.mlir:9:56
  output [3:0] out2,	// test.cleaned.mlir:9:70
  output [7:0] out	// test.cleaned.mlir:9:85
);

  assign out2 = {in2[0], in2[3:1]};	// test.cleaned.mlir:10:10, :11:10, :12:10, :19:5
  assign out = {in[7:6], in[4], in[5], in[0], in[3:1]};	// test.cleaned.mlir:13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :19:5
endmodule

module mix_bit2(	// test.cleaned.mlir:21:3
  input  [7:0] in,	// test.cleaned.mlir:21:26
  output [7:0] out	// test.cleaned.mlir:21:40
);

  assign out = {in[7:6], in[4], in[5], in[0], in[3:1]};	// test.cleaned.mlir:22:10, :23:10, :24:10, :25:10, :26:10, :27:10, :28:5
endmodule

module linear_and_reverse(	// test.cleaned.mlir:30:3
  input  [7:0] in,	// test.cleaned.mlir:30:36
  input  [3:0] in2,	// test.cleaned.mlir:30:49
  output [7:0] out,	// test.cleaned.mlir:30:64
  output [3:0] out2	// test.cleaned.mlir:30:78
);

  assign out = in;	// test.cleaned.mlir:32:5
  assign out2 = {<<{in2}};	// test.cleaned.mlir:31:10, :32:5
endmodule

module bit_drop(	// test.cleaned.mlir:34:3
  input  [3:0] in,	// test.cleaned.mlir:34:26
  output [3:0] out	// test.cleaned.mlir:34:40
);

  assign out = in;	// test.cleaned.mlir:35:5
endmodule

module bit_duplicate(	// test.cleaned.mlir:37:3
  input  [3:0] in,	// test.cleaned.mlir:37:31
  output [3:0] out	// test.cleaned.mlir:37:45
);

  wire _in_0;	// test.cleaned.mlir:52:11
  wire _in_2;	// test.cleaned.mlir:51:11
  wire _in_3;	// test.cleaned.mlir:50:10
  assign _in_3 = in[3];	// test.cleaned.mlir:50:10
  assign _in_2 = in[2];	// test.cleaned.mlir:51:11
  assign _in_0 = in[0];	// test.cleaned.mlir:52:11
  assign out =
    {_in_3, 3'h0} | {1'h0, {_in_2, 2'h0} | {1'h0, {_in_0, 1'h0} | {1'h0, _in_0}}};	// test.cleaned.mlir:38:14, :39:14, :40:14, :41:10, :42:10, :43:10, :44:10, :45:10, :46:10, :47:10, :48:10, :49:10, :50:10, :51:11, :52:11, :53:5
endmodule

module mixed_sources(	// test.cleaned.mlir:55:3
  input  [3:0] in1,	// test.cleaned.mlir:55:31
               in2,	// test.cleaned.mlir:55:45
  output [7:0] out	// test.cleaned.mlir:55:60
);

  assign out = {in1, 4'h0} | {4'h0, in2};	// test.cleaned.mlir:56:14, :57:10, :58:10, :59:10, :60:5
endmodule

module with_logic_gate(	// test.cleaned.mlir:62:3
  input  [3:0] in,	// test.cleaned.mlir:62:33
  output [3:0] out	// test.cleaned.mlir:62:47
);

  assign out = in;	// test.cleaned.mlir:63:5
endmodule

