// Seed: 4115331644
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output wire  id_0,
    output logic id_1,
    output logic id_2
);
  always @* begin
    do begin
      id_2 <= 1;
    end while (~1);
  end
  assign id_2 = 1'b0;
  always @(posedge id_4) id_4 <= 1;
  notif1 (id_1, id_4, id_5);
  wire id_5;
  if (1) reg id_6;
  always @(posedge 1) begin
    id_1 <= id_4;
    id_6 = new id_7;
  end
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
