****************************************
Report : constraint
 -all_violators
 -verbose
 -min_delay
Design : top
****************************************


  Startpoint: u_core/u_ddr_ctrl_0/stat_reg_0_
               (rising edge-triggered flip-flop clocked by CLK_DDRC_0)
  Endpoint: u_ddr_phy (rising edge-triggered flip-flop clocked by CLK_DDR_PHY_pub_ctl_0)
  Last common pin: u_core/u_core_gck/CTS_ccl_inv_480185/ZN
  Path Group: CLK_DDR_PHY_pub_ctl_0
  Path Type: min

  Point                                                                                             Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_DDRC_0 (rise edge)                                                                   0.00000    0.00000
  clock network delay (propagated)                                                               1.09920    1.09920
  u_core/u_ddr_ctrl_0/stat_reg_0_/CP (SDFCNQOPTBD2BWP7T30P140)                            0.00000    1.09920 r
  u_core/u_ddr_ctrl_0/stat_reg_0_/Q (SDFCNQOPTBD2BWP7T30P140)                             0.02956 &  1.12876 r
  u_core/u_ddr_ctrl_0/ECOT19_cell_55/Z (BUFFD2BWP7T40P140)                                0.01922 &  1.14798 r
  u_core/u_ddr_ctrl_0/U363/ZN (INVD8BWP7T40P140LVT)                                       0.00337 &  1.15134 f
  u_core/u_ddr_ctrl_0/U353/ZN (ND2D0BWP7T30P140LVT)                                       0.01444 &  1.16579 r
  u_core/u_ddr_ctrl_0/U505/ZN (NR2D4BWP7T30P140LVT)                                       0.00512 &  1.17090 f
  u_core/u_ddr_ctrl_0/U337/ZN (ND2OPTPAD8BWP7T30P140)                                     0.00630 &  1.17720 r
  u_core/u_ddr_ctrl_0/U335/ZN (NR2OPTPAD12BWP7T30P140)                                    0.00490 &  1.18210 f
  u_core/u_ddr_ctrl_0/U333/ZN (ND2OPTPAD1BWP7T30P140)                                     0.01259 &  1.19469 r
  u_core/u_ddr_ctrl_0/U327/ZN (NR2OPTPAD4BWP7T30P140LVT)                                  0.00625 &  1.20094 f
  u_core/u_ddr_ctrl_0/U325/ZN (ND2OPTPAD8BWP7T30P140LVT)                                  0.01055 &  1.21149 r
  u_core/u_ddr_ctrl_0/cts_FE_RC_514_0/ZN (NR2D12BWP7T30P140LVT)                           0.01116 &  1.22265 f
  u_core/u_ddr_ctrl_0/U2242/ZN (ND2D12BWP7T30P140LVT)                                     0.00501 &  1.22766 r
  u_core/u_ddr_ctrl_0/post_cts_opt_FE_RC_0_0/ZN (OAI21OPTBD12BWP7T30P140LVT)              0.00806 &  1.23572 f
  u_core/u_lpddr2_ctrl2phy/U276/ZN (ND2D16BWP7T30P140LVT)                                 0.01593 &  1.25165 r
  u_core/u_lpddr2_ctrl2phy/U19/ZN (ND2OPTPAD16BWP7T30P140LVT)                             0.00800 &  1.25965 f
  u_ddr_phy/dfi_address[8] (DWC_DDRPHY_top)                                                      0.02936 &  1.28902 f
  data arrival time                                                                                         1.28902

  clock CLK_DDR_PHY_pub_ctl_0 (rise edge)                                                        0.00000    0.00000
  clock network delay (propagated)                                                               1.46506    1.46506
  clock reconvergence pessimism                                                                 -0.04933    1.41573
  u_ddr_phy/pub_ctl_clk (DWC_DDRPHY_top)                                                                    1.41573 r
  library hold time                                                                             -0.07591    1.33982
  data required time                                                                                        1.33982
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        1.33982
  data arrival time                                                                                        -1.28902
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -0.05081


  Startpoint: u_core/u_ddr_ctrl_0/stat_reg_0_
               (rising edge-triggered flip-flop clocked by CLK_DDRC_0)
  Endpoint: u_ddr_phy (rising edge-triggered flip-flop clocked by CLK_DDR_PHY_pub_ctl_0)
  Last common pin: u_core/u_core_gck/CTS_ccl_inv_480185/ZN
  Path Group: CLK_DDR_PHY_pub_ctl_0
  Path Type: min

  Point                                                                                                       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock CLK_DDRC_0 (rise edge)                                                                             0.00000    0.00000
  clock network delay (propagated)                                                                         1.09920    1.09920
  u_core/u_ddr_ctrl_0/stat_reg_0_/CP (SDFCNQOPTBD2BWP7T30P140)                                      0.00000    1.09920 r
  u_core/u_ddr_ctrl_0/stat_reg_0_/Q (SDFCNQOPTBD2BWP7T30P140)                                       0.02956 &  1.12876 r
  u_core/u_ddr_ctrl_0/ECOT19_cell_55/Z (BUFFD2BWP7T40P140)                                          0.01922 &  1.14798 r
  u_core/u_ddr_ctrl_0/U363/ZN (INVD8BWP7T40P140LVT)                                                 0.00337 &  1.15134 f
  u_core/u_ddr_ctrl_0/U353/ZN (ND2D0BWP7T30P140LVT)                                                 0.01444 &  1.16579 r
  u_core/u_ddr_ctrl_0/U505/ZN (NR2D4BWP7T30P140LVT)                                                 0.00512 &  1.17090 f
  u_core/u_ddr_ctrl_0/U337/ZN (ND2OPTPAD8BWP7T30P140)                                               0.00630 &  1.17720 r
  u_core/u_ddr_ctrl_0/U335/ZN (NR2OPTPAD12BWP7T30P140)                                              0.00490 &  1.18210 f
  u_core/u_ddr_ctrl_0/U333/ZN (ND2OPTPAD1BWP7T30P140)                                               0.01259 &  1.19469 r
  u_core/u_ddr_ctrl_0/U327/ZN (NR2OPTPAD4BWP7T30P140LVT)                                            0.00625 &  1.20094 f
  u_core/u_ddr_ctrl_0/U325/ZN (ND2OPTPAD8BWP7T30P140LVT)                                            0.01055 &  1.21149 r
  u_core/u_ddr_ctrl_0/cts_FE_RC_514_0/ZN (NR2D12BWP7T30P140LVT)                                     0.01116 &  1.22265 f
  u_core/u_ddr_ctrl_0/post_cts_opt_setup_540978_n1636/Z (BUFFD12BWP7T30P140LVT)              0.00984 &  1.23249 f
  u_core/u_ddr_ctrl_0/U2224/ZN (ND2D8BWP7T30P140LVT)                                                0.00608 &  1.23857 r
  u_core/u_ddr_ctrl_0/U280/ZN (ND2OPTPAD16BWP7T30P140LVT)                                           0.00691 &  1.24548 f
  u_core/u_lpddr2_ctrl2phy/U17/Z (MUX2OPTD4BWP7T30P140LVT)                                          0.03092 &  1.27639 f
  post_cts_opt_setup_541107_dfi_address_4/ZN (INVD16BWP7T30P140LVT)                                 0.00507 &  1.28146 r
  post_cts_opt_setup_541108_dfi_address_4/ZN (INVD16BWP7T30P140LVT)                                 0.00729 &  1.28876 f
  u_ddr_phy/dfi_address[4] (DWC_DDRPHY_top)                                                                0.02709 &  1.31585 f
  data arrival time                                                                                                   1.31585

  clock CLK_DDR_PHY_pub_ctl_0 (rise edge)                                                                  0.00000    0.00000
  clock network delay (propagated)                                                                         1.46506    1.46506
  clock reconvergence pessimism                                                                           -0.04933    1.41573
  u_ddr_phy/pub_ctl_clk (DWC_DDRPHY_top)                                                                              1.41573 r
  library hold time                                                                                       -0.06679    1.34894
  data required time                                                                                                  1.34894
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.34894
  data arrival time                                                                                                  -1.31585
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.03309


  Startpoint: u_core/u_ddr_ctrl_0/BANK_x_STM/bnx_t_rCL_reg_2_
               (rising edge-triggered flip-flop clocked by CLK_DDRC_0)
  Endpoint: u_ddr_phy (rising edge-triggered flip-flop clocked by CLK_DDR_PHY_pub_ctl_0)
  Last common pin: u_core/u_core_gck/CTS_ccl_inv_480185/ZN
  Path Group: CLK_DDR_PHY_pub_ctl_0
  Path Type: min

  Point                                                                                                                   Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_DDRC_0 (rise edge)                                                                                         0.00000    0.00000
  clock network delay (propagated)                                                                                     1.09689    1.09689
  u_core/u_ddr_ctrl_0/BANK_x_STM/bnx_t_rCL_reg_2_/CP (SDFCNQOPTBD4BWP7T30P140)                          0.00000    1.09689 r
  u_core/u_ddr_ctrl_0/BANK_x_STM/bnx_t_rCL_reg_2_/Q (SDFCNQOPTBD4BWP7T30P140)                           0.02935 &  1.12624 r
  u_core/u_ddr_ctrl_0/BANK_x_STM/U133/ZN (NR2D0BWP7T40P140)                                             0.01344 &  1.13968 f
  u_core/u_ddr_ctrl_0/BANK_x_STM/U134/ZN (ND3D2BWP7T30P140)                                             0.00808 &  1.14776 r
  u_core/u_ddr_ctrl_0/BANK_x_STM/U137/ZN (NR2D1BWP7T30P140)                                             0.00606 &  1.15382 f
  u_core/u_ddr_ctrl_0/BANK_x_STM/U62/ZN (ND3D2BWP7T30P140LVT)                                           0.00644 &  1.16026 r
  u_core/u_ddr_ctrl_0/BANK_x_STM/U61/ZN (NR3D2BWP7T30P140)                                              0.00814 &  1.16840 f
  u_core/u_ddr_ctrl_0/BANK_x_STM/ECOT11_cell_31/Z (BUFFD2BWP7T40P140LVT)                                0.01988 &  1.18828 f
  u_core/u_ddr_ctrl_0/BANK_x_STM/U13/ZN (ND2D12BWP7T30P140LVT)                                          0.00812 &  1.19640 r
  u_core/u_ddr_ctrl_0/BANK_x_STM/place_opt_FE_OFC1355397_n960/ZN (INVD16BWP7T30P140)                    0.00645 &  1.20285 f
  u_core/u_ddr_ctrl_0/U379/ZN (NR2OPTPAD12BWP7T30P140LVT)                                                       0.00837 &  1.21122 r
  u_core/u_ddr_ctrl_0/cts_FE_RC_613_0/ZN (ND3OPTPAD12BWP7T30P140LVT)                                            0.01302 &  1.22425 f
  u_core/u_ddr_ctrl_0/U965/ZN (NR2OPTPAD12BWP7T30P140LVT)                                                       0.00796 &  1.23221 r
  u_core/u_ddr_ctrl_0/U153/ZN (NR2D12BWP7T30P140LVT)                                                            0.00539 &  1.23760 f
  u_core/u_lpddr2_ctrl2phy/post_cts_opt_setup_540568_dram_addr_o_1/Z (BUFFD3BWP7T30P140LVT)              0.01341 &  1.25100 f
  u_core/u_lpddr2_ctrl2phy/U277/ZN (ND2D16BWP7T30P140LVT)                                                       0.00487 &  1.25587 r
  u_core/u_lpddr2_ctrl2phy/U339/ZN (ND2OPTPAD16BWP7T30P140LVT)                                                  0.00935 &  1.26522 f
  cts_12239_dfi_address_1/ZN (INVD16BWP7T30P140LVT)                                                             0.00904 &  1.27426 r
  cts_12240_dfi_address_1/ZN (INVD16BWP7T30P140LVT)                                                             0.01747 &  1.29174 f
  u_ddr_phy/dfi_address[1] (DWC_DDRPHY_top)                                                                            0.01647 &  1.30820 f
  data arrival time                                                                                                               1.30820

  clock CLK_DDR_PHY_pub_ctl_0 (rise edge)                                                                              0.00000    0.00000
  clock network delay (propagated)                                                                                     1.46506    1.46506
  clock reconvergence pessimism                                                                                       -0.04933    1.41573
  u_ddr_phy/pub_ctl_clk (DWC_DDRPHY_top)                                                                                          1.41573 r
  library hold time                                                                                                   -0.07612    1.33961
  data required time                                                                                                              1.33961
  ----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              1.33961
  data arrival time                                                                                                              -1.30820
  ----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                               -0.03141


