INFO-FLOW: Workspace C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1 opened at Wed Jun 26 20:21:09 +0200 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_top hdv_engine 
INFO: [HLS 200-1510] Running: set_top hdv_engine 
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.259 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.344 sec.
Execute     create_clock -period 5.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5.0 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 70.057 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 81.345 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 81.345 seconds; current allocated memory: 0.816 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.452 GB.
Execute         set_directive_top hdv_engine -name=hdv_engine 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './../src/hw/hls_xilinx/main.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./../src/hw/hls_xilinx/main.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang ./../src/hw/hls_xilinx/main.cpp -foptimization-record-file=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.cpp.clang.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.cpp.clang.err.log
WARNING: [HLS 207-910] 'FPGA' macro redefined (./../src/hw/hls_xilinx/headers/./../../../config/config_cpp.hpp:11:9)
INFO: [HLS 207-71] previous definition is here (<built-in>:350:9)
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/clang.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (./../src/hw/hls_xilinx/main.cpp:507:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (./../src/hw/hls_xilinx/main.cpp:811:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./../src/hw/hls_xilinx/main.cpp:835:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.436 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/all.directive.json -fix-errors C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.824 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.505 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'mode' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:121:80)
WARNING: [HLS 207-5292] unused parameter 'mode' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:278:100)
WARNING: [HLS 207-5292] unused parameter 'frame_id' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:714:68)
WARNING: [HLS 207-5292] unused parameter 'frame_index' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:715:28)
WARNING: [HLS 207-5292] unused parameter 'lv_approx_0' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:715:50)
WARNING: [HLS 207-5292] unused parameter 'lv_approx_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:715:72)
WARNING: [HLS 207-5292] unused parameter 'classVector' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:817:36)
WARNING: [HLS 207-5292] unused parameter 'frame_id' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:817:68)
WARNING: [HLS 207-5292] unused parameter 'frame_index' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:818:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.784 seconds; current allocated memory: 1.461 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.g.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.163 sec.
Execute         run_link_or_opt -opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hdv_engine -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hdv_engine -reflow-float-conversion -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.475 sec.
Execute         run_link_or_opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hdv_engine 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hdv_engine -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=hdv_engine -mllvm -hls-db-dir -mllvm C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
WARNING: [HLS 214-387] Ignore depth setting for top argument 'sdata_i' (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 64ul>::similarity_phase2<ap_int<32>, ap_uint<32> >(ap_int<32>&, ap_uint<32> const&, ap_uint<32> const&, unsigned char)' into 'hdv_engine(bool&, op_mode_t, frame_in_t, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:921:6)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 64ul>::similarity_phase1<ap_uint<11> [64], ap_uint<32> [64], ap_uint<32>, ap_uint<32> >(ap_uint<11> const (&) [64], ap_uint<32> const (&) [64], ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, unsigned char)' into 'hdv_engine(bool&, op_mode_t, frame_in_t, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:843:12)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 64ul>::clip<ap_uint<32> [64], ap_uint<32> [64]>(ap_uint<32> const (&) [64], ap_uint<32> (&) [64], short const&, short const&, ap_int<32>, unsigned char)' into 'hdv_engine(bool&, op_mode_t, frame_in_t, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:757:11)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 64ul>::bundle<ap_uint<1> [64], ap_uint<32> [64]>(ap_uint<1> const (&) [64], ap_uint<32> (&) [64])' into 'hdv_engine(bool&, op_mode_t, frame_in_t, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:681:6)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 64ul>::bind<ap_uint<1> [64]>(ap_uint<1> const (&) [64], ap_uint<1> const (&) [64], ap_uint<1> (&) [64])' into 'hdv_engine(bool&, op_mode_t, frame_in_t, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:558:14)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'similarity_max'. (./../src/hw/hls_xilinx/main.cpp:275:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_459_1' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:459:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_463_2' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:463:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_643_5' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/main.cpp:643:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_371_1' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:371:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:294:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:266:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_548_2' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:548:24) in function 'hdv_engine' completely with a factor of 64 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_459_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:459:20) in function 'hdv_engine' completely with a factor of 1 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_463_2' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:463:20) in function 'hdv_engine' completely with a factor of 64 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_643_5' (./../src/hw/hls_xilinx/main.cpp:643:20) in function 'hdv_engine' completely with a factor of 64 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_371_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:371:20) in function 'hdv_engine' completely with a factor of 64 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:130:20) in function 'hdv_engine' completely with a factor of 1 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_2' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:134:20) in function 'hdv_engine' completely with a factor of 64 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_2' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:294:27) in function 'sqrt_fixed<33, 33>' completely with a factor of 1 (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:266:27) in function 'sqrt_fixed<33, 33>' completely with a factor of 17 (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> sqrt_fixed<32>(ap_uint<32>) (.12)' into 'ap_uint<32> hls::sqrt<32>(ap_uint<32>)' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1291:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> hls::sqrt<32>(ap_uint<32>)' into 'hdv_engine(bool&, op_mode_t, frame_in_t, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1ELm1ELm1EEELi0EEER7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE9BundledHV': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:223:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1ELm1ELm1EEELi0EEER7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE17Clipped_BundledHV': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:224:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1ELm1ELm1EEELi0EEER7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE18similarity_classes': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:226:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1ELm1ELm1EEELi0EEER7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE15Binded_Features': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:233:0)
INFO: [HLS 214-248] Applying array_partition to '_bhv': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:203:11)
INFO: [HLS 214-248] Applying array_partition to '_lhv': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:204:11)
INFO: [HLS 214-248] Applying array_partition to '_chv': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:205:11)
INFO: [HLS 214-248] Applying array_partition to '_bhv_i': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to '_lhv_i': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:209:13)
INFO: [HLS 214-248] Applying array_partition to '_chv_i': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:212:13)
INFO: [HLS 214-241] Aggregating scalar variable 'lhv_i' with compact=bit mode in 64-bits (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-241] Aggregating scalar variable 'bhv_i' with compact=bit mode in 64-bits (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-241] Aggregating scalar variable 'chv_i' with compact=bit mode in 704-bits (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array '_bhv_i302' due to pipeline pragma (./../src/hw/hls_xilinx/main.cpp:513:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array '_lhv_i303' due to pipeline pragma (./../src/hw/hls_xilinx/main.cpp:513:9)
INFO: [HLS 214-248] Applying array_partition to '_bhv_i302': Cyclic partitioning with factor 13 on dimension 1. (./../src/hw/hls_xilinx/main.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to '_lhv_i303': Cyclic partitioning with factor 13 on dimension 1. (./../src/hw/hls_xilinx/main.cpp:209:13)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.753 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.462 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hdv_engine -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.0.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'sqrt_fixed<33, 33>' into 'hdv_engine' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:386->C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1292->./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327->./../src/hw/hls_xilinx/main.cpp:921).
INFO: [XFORM 203-603] Inlining function 'sqrt_fixed<33, 33>' into 'hdv_engine' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:386->C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1292->./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327->./../src/hw/hls_xilinx/main.cpp:921).
Command           transform done; 2.627 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.663 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.1.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 2.322 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.368 seconds; current allocated memory: 1.484 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.1.bc to C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.o.1.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_1' (./../src/hw/hls_xilinx/main.cpp:286) in function 'hdv_engine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_294_2' (./../src/hw/hls_xilinx/main.cpp:294) in function 'hdv_engine' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'denom_b_classes' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'denom_a_classes' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'denom_b_classes' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'denom_a_classes' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array '_bhv_i' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.1' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.2' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.3' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.4' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.5' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.6' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.7' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.8' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.9' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.10' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.11' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_bhv_i.12' (./../src/hw/hls_xilinx/main.cpp:208) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.1' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.2' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.3' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.4' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.5' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.6' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.7' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.8' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.9' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.10' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.11' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
INFO: [XFORM 203-102] Partitioning array '_lhv_i.12' (./../src/hw/hls_xilinx/main.cpp:209) automatically.
Command           transform done; 4.281 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./../src/hw/hls_xilinx/main.cpp:918:9) to (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327:11) in function 'hdv_engine'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:555:20) to (./../src/hw/hls_xilinx/main.cpp:798:5) in function 'hdv_engine'... converting 129 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hdv_engine' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:82:9)...375 expression(s) balanced.
Command           transform done; 0.714 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.999 seconds; current allocated memory: 1.526 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.o.2.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.1' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.2' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.3' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.4' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.5' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.6' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.7' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.8' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.9' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.10' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.11' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.12' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.13' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.14' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.15' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.16' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.17' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.18' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.19' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.20' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.21' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.22' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.23' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.24' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.25' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.26' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.27' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.28' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.29' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.30' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.31' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.32' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.33' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.34' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.35' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.36' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.37' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.38' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.39' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.40' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.41' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.42' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.43' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.44' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.45' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.46' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.47' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.48' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.49' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.50' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.51' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.52' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.53' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.13' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.14' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.15' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.16' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.17' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.18' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.19' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.20' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.21' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.22' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.54' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.55' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.56' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.57' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.58' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.59' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.60' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.61' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.62' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.63' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.64' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.65' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.66' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.67' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.68' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.69' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.70' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.71' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.72' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.73' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.74' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.75' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.76' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.77' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.78' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.79' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.80' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.81' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.82' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.83' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.84' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.85' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.86' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.87' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.88' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.89' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.90' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.91' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.92' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.93' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.94' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.95' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.96' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.97' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.98' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.99' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.100' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.101' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.102' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.103' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.104' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.105' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.106' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.107' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.3' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.4' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.5' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.6' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.7' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.8' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.9' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.10' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.11' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.12' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl' (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.1' (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.2' (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.1' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.2' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.3' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.4' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.5' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.6' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.7' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.8' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.9' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.10' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.11' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.12' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.13' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.14' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.15' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.16' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.17' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.18' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.19' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.20' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.21' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.22' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.23' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.24' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.25' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.26' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.27' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.28' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.29' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.30' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.31' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.32' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.33' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.34' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.35' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.36' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.37' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.38' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.39' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.40' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.41' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.42' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.43' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.44' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.45' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.46' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.47' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.48' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.49' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.50' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.51' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.52' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.53' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.13' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.14' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.15' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.16' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.17' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.18' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.19' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.20' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.21' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.22' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.54' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.55' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.56' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.57' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.58' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.59' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.60' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.61' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.62' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.63' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.64' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.65' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.66' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.67' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.68' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.69' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.70' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.71' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.72' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.73' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.74' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.75' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.76' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.77' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.78' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.79' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.80' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.81' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.82' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.83' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.84' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.85' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.86' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.87' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.88' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.89' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.90' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.91' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.92' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.93' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.94' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.95' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.96' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.97' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.98' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.99' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.100' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.101' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.102' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.103' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.104' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.105' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.106' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable '_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1.107' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.3' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.4' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.5' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.6' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.7' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.8' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.9' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.10' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.11' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.12' (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl' (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.1' (distance = 16).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hdv_engine(bool&,op_mode_t,frame_in_t,stream&,chv_p_t&,bhv_p_t&,lhv_p_t&,pred_cl.2' (distance = 16).
Execute             auto_get_db
Command           transform done; 5.73 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.731 seconds; current allocated memory: 1.568 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 15.774 sec.
Command       elaborate done; 39.361 sec.
Execute       ap_eval exec zip -j C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hdv_engine' ...
Execute         ap_set_top_model hdv_engine 
Execute         get_model_list hdv_engine -filter all-wo-channel -topdown 
Execute         preproc_iomode -model hdv_engine 
Execute         preproc_iomode -model hdv_engine_Pipeline_VITIS_LOOP_511_4 
Execute         preproc_iomode -model hdv_engine_Pipeline_VITIS_LOOP_929_8 
Execute         preproc_iomode -model hdv_engine_Pipeline_VITIS_LOOP_916_7 
Execute         preproc_iomode -model hdv_engine_Pipeline_VITIS_LOOP_294_2 
Execute         preproc_iomode -model hdv_engine_Pipeline_VITIS_LOOP_286_1 
Execute         get_model_list hdv_engine -filter all-wo-channel 
INFO-FLOW: Model list for configure: hdv_engine_Pipeline_VITIS_LOOP_286_1 hdv_engine_Pipeline_VITIS_LOOP_294_2 hdv_engine_Pipeline_VITIS_LOOP_916_7 hdv_engine_Pipeline_VITIS_LOOP_929_8 hdv_engine_Pipeline_VITIS_LOOP_511_4 hdv_engine
INFO-FLOW: Configuring Module : hdv_engine_Pipeline_VITIS_LOOP_286_1 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_286_1 
Execute         apply_spec_resource_limit hdv_engine_Pipeline_VITIS_LOOP_286_1 
INFO-FLOW: Configuring Module : hdv_engine_Pipeline_VITIS_LOOP_294_2 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_294_2 
Execute         apply_spec_resource_limit hdv_engine_Pipeline_VITIS_LOOP_294_2 
INFO-FLOW: Configuring Module : hdv_engine_Pipeline_VITIS_LOOP_916_7 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_916_7 
Execute         apply_spec_resource_limit hdv_engine_Pipeline_VITIS_LOOP_916_7 
INFO-FLOW: Configuring Module : hdv_engine_Pipeline_VITIS_LOOP_929_8 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_929_8 
Execute         apply_spec_resource_limit hdv_engine_Pipeline_VITIS_LOOP_929_8 
INFO-FLOW: Configuring Module : hdv_engine_Pipeline_VITIS_LOOP_511_4 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_511_4 
Execute         apply_spec_resource_limit hdv_engine_Pipeline_VITIS_LOOP_511_4 
INFO-FLOW: Configuring Module : hdv_engine ...
Execute         set_default_model hdv_engine 
Execute         apply_spec_resource_limit hdv_engine 
INFO-FLOW: Model list for preprocess: hdv_engine_Pipeline_VITIS_LOOP_286_1 hdv_engine_Pipeline_VITIS_LOOP_294_2 hdv_engine_Pipeline_VITIS_LOOP_916_7 hdv_engine_Pipeline_VITIS_LOOP_929_8 hdv_engine_Pipeline_VITIS_LOOP_511_4 hdv_engine
INFO-FLOW: Preprocessing Module: hdv_engine_Pipeline_VITIS_LOOP_286_1 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_286_1 
Execute         cdfg_preprocess -model hdv_engine_Pipeline_VITIS_LOOP_286_1 
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_286_1 
INFO-FLOW: Preprocessing Module: hdv_engine_Pipeline_VITIS_LOOP_294_2 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_294_2 
Execute         cdfg_preprocess -model hdv_engine_Pipeline_VITIS_LOOP_294_2 
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_294_2 
INFO-FLOW: Preprocessing Module: hdv_engine_Pipeline_VITIS_LOOP_916_7 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_916_7 
Execute         cdfg_preprocess -model hdv_engine_Pipeline_VITIS_LOOP_916_7 
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_916_7 
INFO-FLOW: Preprocessing Module: hdv_engine_Pipeline_VITIS_LOOP_929_8 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_929_8 
Execute         cdfg_preprocess -model hdv_engine_Pipeline_VITIS_LOOP_929_8 
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_929_8 
INFO-FLOW: Preprocessing Module: hdv_engine_Pipeline_VITIS_LOOP_511_4 ...
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_511_4 
Execute         cdfg_preprocess -model hdv_engine_Pipeline_VITIS_LOOP_511_4 
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_511_4 
INFO-FLOW: Preprocessing Module: hdv_engine ...
Execute         set_default_model hdv_engine 
Execute         cdfg_preprocess -model hdv_engine 
Execute         rtl_gen_preprocess hdv_engine 
INFO-FLOW: Model list for synthesis: hdv_engine_Pipeline_VITIS_LOOP_286_1 hdv_engine_Pipeline_VITIS_LOOP_294_2 hdv_engine_Pipeline_VITIS_LOOP_916_7 hdv_engine_Pipeline_VITIS_LOOP_929_8 hdv_engine_Pipeline_VITIS_LOOP_511_4 hdv_engine
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdv_engine_Pipeline_VITIS_LOOP_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_286_1 
Execute         schedule -model hdv_engine_Pipeline_VITIS_LOOP_286_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_286_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.573 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.sched.adb -f 
INFO-FLOW: Finish scheduling hdv_engine_Pipeline_VITIS_LOOP_286_1.
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_286_1 
Execute         bind -model hdv_engine_Pipeline_VITIS_LOOP_286_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.574 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.bind.adb -f 
INFO-FLOW: Finish binding hdv_engine_Pipeline_VITIS_LOOP_286_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdv_engine_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_294_2 
Execute         schedule -model hdv_engine_Pipeline_VITIS_LOOP_294_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_294_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.574 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.sched.adb -f 
INFO-FLOW: Finish scheduling hdv_engine_Pipeline_VITIS_LOOP_294_2.
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_294_2 
Execute         bind -model hdv_engine_Pipeline_VITIS_LOOP_294_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.574 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.bind.adb -f 
INFO-FLOW: Finish binding hdv_engine_Pipeline_VITIS_LOOP_294_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdv_engine_Pipeline_VITIS_LOOP_916_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_916_7 
Execute         schedule -model hdv_engine_Pipeline_VITIS_LOOP_916_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_916_7'.
WARNING: [HLS 200-880] The II Violation in module 'hdv_engine_Pipeline_VITIS_LOOP_916_7' (loop 'VITIS_LOOP_916_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 16, offset = 0) between 'store' operation ('hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_write_ln327', ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327->./../src/hw/hls_xilinx/main.cpp:921) of variable 'trunc_ln327', ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327->./../src/hw/hls_xilinx/main.cpp:921 on static variable 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2' and 'load' operation ('hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33', ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327->./../src/hw/hls_xilinx/main.cpp:921) on static variable 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2'.
WARNING: [HLS 200-880] The II Violation in module 'hdv_engine_Pipeline_VITIS_LOOP_916_7' (loop 'VITIS_LOOP_916_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 16, offset = 0) between 'store' operation ('hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_write_ln327', ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327->./../src/hw/hls_xilinx/main.cpp:921) of variable 'trunc_ln327', ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327->./../src/hw/hls_xilinx/main.cpp:921 on static variable 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2' and 'load' operation ('hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33', ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327->./../src/hw/hls_xilinx/main.cpp:921) on static variable 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 5, Depth = 76, loop 'VITIS_LOOP_916_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.924 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.579 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command         syn_report done; 0.555 sec.
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.sched.adb -f 
INFO-FLOW: Finish scheduling hdv_engine_Pipeline_VITIS_LOOP_916_7.
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_916_7 
Execute         bind -model hdv_engine_Pipeline_VITIS_LOOP_916_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.318 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 1.579 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command         syn_report done; 0.158 sec.
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.bind.adb -f 
Command         db_write done; 0.103 sec.
INFO-FLOW: Finish binding hdv_engine_Pipeline_VITIS_LOOP_916_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdv_engine_Pipeline_VITIS_LOOP_929_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_929_8 
Execute         schedule -model hdv_engine_Pipeline_VITIS_LOOP_929_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_929_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_929_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.579 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.sched.adb -f 
INFO-FLOW: Finish scheduling hdv_engine_Pipeline_VITIS_LOOP_929_8.
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_929_8 
Execute         bind -model hdv_engine_Pipeline_VITIS_LOOP_929_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.579 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.bind.adb -f 
INFO-FLOW: Finish binding hdv_engine_Pipeline_VITIS_LOOP_929_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdv_engine_Pipeline_VITIS_LOOP_511_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_511_4 
Execute         schedule -model hdv_engine_Pipeline_VITIS_LOOP_511_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, loop 'VITIS_LOOP_511_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.257 seconds; current allocated memory: 1.587 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.sched.adb -f 
Command         db_write done; 0.163 sec.
INFO-FLOW: Finish scheduling hdv_engine_Pipeline_VITIS_LOOP_511_4.
Execute         set_default_model hdv_engine_Pipeline_VITIS_LOOP_511_4 
Execute         bind -model hdv_engine_Pipeline_VITIS_LOOP_511_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.587 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.bind.adb -f 
Command         db_write done; 0.182 sec.
INFO-FLOW: Finish binding hdv_engine_Pipeline_VITIS_LOOP_511_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdv_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hdv_engine 
Execute         schedule -model hdv_engine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212_59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.452 seconds; current allocated memory: 1.594 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command         syn_report done; 0.135 sec.
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.sched.adb -f 
Command         db_write done; 0.245 sec.
INFO-FLOW: Finish scheduling hdv_engine.
Execute         set_default_model hdv_engine 
Execute         bind -model hdv_engine 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.329 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.595 GB.
Execute         syn_report -verbosereport -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command         syn_report done; 0.139 sec.
Execute         db_write -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.bind.adb -f 
Command         db_write done; 0.32 sec.
INFO-FLOW: Finish binding hdv_engine.
Execute         get_model_list hdv_engine -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_286_1 
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_294_2 
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_916_7 
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_929_8 
Execute         rtl_gen_preprocess hdv_engine_Pipeline_VITIS_LOOP_511_4 
Execute         rtl_gen_preprocess hdv_engine 
INFO-FLOW: Model list for RTL generation: hdv_engine_Pipeline_VITIS_LOOP_286_1 hdv_engine_Pipeline_VITIS_LOOP_294_2 hdv_engine_Pipeline_VITIS_LOOP_916_7 hdv_engine_Pipeline_VITIS_LOOP_929_8 hdv_engine_Pipeline_VITIS_LOOP_511_4 hdv_engine
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdv_engine_Pipeline_VITIS_LOOP_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model hdv_engine_Pipeline_VITIS_LOOP_286_1 -top_prefix hdv_engine_ -sub_prefix hdv_engine_ -mg_file C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdv_engine_Pipeline_VITIS_LOOP_286_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.597 GB.
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_286_1 -style xilinx -f -lang vhdl -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/vhdl/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_286_1 -style xilinx -f -lang vlog -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 
Execute         syn_report -csynth -model hdv_engine_Pipeline_VITIS_LOOP_286_1 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_286_1_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model hdv_engine_Pipeline_VITIS_LOOP_286_1 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_286_1_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model hdv_engine_Pipeline_VITIS_LOOP_286_1 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_286_1 -f -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.adb 
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_286_1 -bindview -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info hdv_engine_Pipeline_VITIS_LOOP_286_1 -p C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdv_engine_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model hdv_engine_Pipeline_VITIS_LOOP_294_2 -top_prefix hdv_engine_ -sub_prefix hdv_engine_ -mg_file C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdv_engine_Pipeline_VITIS_LOOP_294_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.598 GB.
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_294_2 -style xilinx -f -lang vhdl -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/vhdl/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_294_2 -style xilinx -f -lang vlog -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2 
Execute         syn_report -csynth -model hdv_engine_Pipeline_VITIS_LOOP_294_2 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_294_2_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model hdv_engine_Pipeline_VITIS_LOOP_294_2 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_294_2_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model hdv_engine_Pipeline_VITIS_LOOP_294_2 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_294_2 -f -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.adb 
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_294_2 -bindview -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info hdv_engine_Pipeline_VITIS_LOOP_294_2 -p C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdv_engine_Pipeline_VITIS_LOOP_916_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model hdv_engine_Pipeline_VITIS_LOOP_916_7 -top_prefix hdv_engine_ -sub_prefix hdv_engine_ -mg_file C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdv_engine_Pipeline_VITIS_LOOP_916_7' pipeline 'VITIS_LOOP_916_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_17ns_17ns_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_64s_34ns_32_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdv_engine_Pipeline_VITIS_LOOP_916_7'.
Command         create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.603 GB.
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_916_7 -style xilinx -f -lang vhdl -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/vhdl/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_916_7 -style xilinx -f -lang vlog -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7 
Execute         syn_report -csynth -model hdv_engine_Pipeline_VITIS_LOOP_916_7 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_916_7_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command         syn_report done; 0.175 sec.
Execute         syn_report -rtlxml -model hdv_engine_Pipeline_VITIS_LOOP_916_7 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_916_7_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model hdv_engine_Pipeline_VITIS_LOOP_916_7 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command         syn_report done; 0.219 sec.
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_916_7 -f -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.adb 
Command         db_write done; 0.202 sec.
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_916_7 -bindview -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info hdv_engine_Pipeline_VITIS_LOOP_916_7 -p C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdv_engine_Pipeline_VITIS_LOOP_929_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model hdv_engine_Pipeline_VITIS_LOOP_929_8 -top_prefix hdv_engine_ -sub_prefix hdv_engine_ -mg_file C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdv_engine_Pipeline_VITIS_LOOP_929_8' pipeline 'VITIS_LOOP_929_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdv_engine_Pipeline_VITIS_LOOP_929_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.611 GB.
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_929_8 -style xilinx -f -lang vhdl -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/vhdl/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_929_8 -style xilinx -f -lang vlog -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8 
Execute         syn_report -csynth -model hdv_engine_Pipeline_VITIS_LOOP_929_8 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_929_8_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model hdv_engine_Pipeline_VITIS_LOOP_929_8 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_929_8_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model hdv_engine_Pipeline_VITIS_LOOP_929_8 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_929_8 -f -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.adb 
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_929_8 -bindview -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info hdv_engine_Pipeline_VITIS_LOOP_929_8 -p C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdv_engine_Pipeline_VITIS_LOOP_511_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model hdv_engine_Pipeline_VITIS_LOOP_511_4 -top_prefix hdv_engine_ -sub_prefix hdv_engine_ -mg_file C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_214' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdv_engine_Pipeline_VITIS_LOOP_511_4'.
Command         create_rtl_model done; 1.415 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 1.614 GB.
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_511_4 -style xilinx -f -lang vhdl -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/vhdl/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4 
Execute         gen_rtl hdv_engine_Pipeline_VITIS_LOOP_511_4 -style xilinx -f -lang vlog -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4 
Execute         syn_report -csynth -model hdv_engine_Pipeline_VITIS_LOOP_511_4 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_511_4_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model hdv_engine_Pipeline_VITIS_LOOP_511_4 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_Pipeline_VITIS_LOOP_511_4_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model hdv_engine_Pipeline_VITIS_LOOP_511_4 -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_511_4 -f -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.adb 
Command         db_write done; 0.207 sec.
Execute         db_write -model hdv_engine_Pipeline_VITIS_LOOP_511_4 -bindview -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info hdv_engine_Pipeline_VITIS_LOOP_511_4 -p C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdv_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model hdv_engine -top_prefix  -sub_prefix hdv_engine_ -mg_file C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/nrst_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/op_mode_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/frame_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/sdata_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/sdata_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/sdata_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/sdata_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/sdata_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/sdata_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/sdata_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/chv_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/bhv_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/lhv_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/pred_class_o' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'pred_class_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdv_engine/status_o' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'status_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'hdv_engine' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_pred_class_o' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'denom_a_classes_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'denom_b_classes_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'denom_a_classes_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'denom_b_classes_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'denom_a_classes_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'denom_b_classes_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10hdv_engineRb9op_mode_t10frame_in_tRN3hls6streamINS2_4axisI7ap_uintILi8EELm1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'hdv_engine/op_mode_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_11ns_22ns_23_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_11ns_22_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdv_engine'.
Command         create_rtl_model done; 3.853 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.75 seconds; current allocated memory: 1.639 GB.
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute         gen_rtl hdv_engine -istop -style xilinx -f -lang vhdl -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/vhdl/hdv_engine 
Command         gen_rtl done; 0.545 sec.
Execute         gen_rtl hdv_engine -istop -style xilinx -f -lang vlog -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/verilog/hdv_engine 
Execute         syn_report -csynth -model hdv_engine -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -rtlxml -model hdv_engine -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/hdv_engine_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -verbosereport -model hdv_engine -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command         syn_report done; 0.608 sec.
Execute         db_write -model hdv_engine -f -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.adb 
Command         db_write done; 0.844 sec.
Execute         db_write -model hdv_engine -bindview -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info hdv_engine -p C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine 
Execute         export_constraint_db -f -tool general -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.constraint.tcl 
Execute         syn_report -designview -model hdv_engine -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.design.xml 
Command         syn_report done; 0.216 sec.
Execute         syn_report -csynthDesign -model hdv_engine -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/csynth.rpt -MHOut C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu9eg-ffvb1156-2-e 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute         syn_report -wcfg -model hdv_engine -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model hdv_engine -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.protoinst 
Execute         sc_get_clocks hdv_engine 
Execute         sc_get_portdomain hdv_engine 
INFO-FLOW: Model list for RTL component generation: hdv_engine_Pipeline_VITIS_LOOP_286_1 hdv_engine_Pipeline_VITIS_LOOP_294_2 hdv_engine_Pipeline_VITIS_LOOP_916_7 hdv_engine_Pipeline_VITIS_LOOP_929_8 hdv_engine_Pipeline_VITIS_LOOP_511_4 hdv_engine
INFO-FLOW: Handling components in module [hdv_engine_Pipeline_VITIS_LOOP_286_1] ... 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.compgen.tcl 
INFO-FLOW: Found component hdv_engine_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdv_engine_Pipeline_VITIS_LOOP_294_2] ... 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
INFO-FLOW: Found component hdv_engine_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdv_engine_Pipeline_VITIS_LOOP_916_7] ... 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.compgen.tcl 
INFO-FLOW: Found component hdv_engine_mul_32s_15ns_47_1_1.
INFO-FLOW: Append model hdv_engine_mul_32s_15ns_47_1_1
INFO-FLOW: Found component hdv_engine_mux_3_2_32_1_1.
INFO-FLOW: Append model hdv_engine_mux_3_2_32_1_1
INFO-FLOW: Found component hdv_engine_mul_17ns_17ns_34_1_1.
INFO-FLOW: Append model hdv_engine_mul_17ns_17ns_34_1_1
INFO-FLOW: Found component hdv_engine_udiv_64s_34ns_32_68_1.
INFO-FLOW: Append model hdv_engine_udiv_64s_34ns_32_68_1
INFO-FLOW: Found component hdv_engine_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdv_engine_Pipeline_VITIS_LOOP_929_8] ... 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.compgen.tcl 
INFO-FLOW: Found component hdv_engine_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdv_engine_Pipeline_VITIS_LOOP_511_4] ... 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.compgen.tcl 
INFO-FLOW: Found component hdv_engine_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdv_engine] ... 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.compgen.tcl 
INFO-FLOW: Found component hdv_engine_mul_11ns_11ns_22_1_1.
INFO-FLOW: Append model hdv_engine_mul_11ns_11ns_22_1_1
INFO-FLOW: Found component hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.
INFO-FLOW: Append model hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1
INFO-FLOW: Found component hdv_engine_regslice_both.
INFO-FLOW: Append model hdv_engine_regslice_both
INFO-FLOW: Found component hdv_engine_regslice_both.
INFO-FLOW: Append model hdv_engine_regslice_both
INFO-FLOW: Found component hdv_engine_regslice_both.
INFO-FLOW: Append model hdv_engine_regslice_both
INFO-FLOW: Found component hdv_engine_regslice_both.
INFO-FLOW: Append model hdv_engine_regslice_both
INFO-FLOW: Found component hdv_engine_regslice_both.
INFO-FLOW: Append model hdv_engine_regslice_both
INFO-FLOW: Found component hdv_engine_regslice_both.
INFO-FLOW: Append model hdv_engine_regslice_both
INFO-FLOW: Found component hdv_engine_regslice_both.
INFO-FLOW: Append model hdv_engine_regslice_both
INFO-FLOW: Append model hdv_engine_Pipeline_VITIS_LOOP_286_1
INFO-FLOW: Append model hdv_engine_Pipeline_VITIS_LOOP_294_2
INFO-FLOW: Append model hdv_engine_Pipeline_VITIS_LOOP_916_7
INFO-FLOW: Append model hdv_engine_Pipeline_VITIS_LOOP_929_8
INFO-FLOW: Append model hdv_engine_Pipeline_VITIS_LOOP_511_4
INFO-FLOW: Append model hdv_engine
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hdv_engine_flow_control_loop_pipe_sequential_init hdv_engine_flow_control_loop_pipe_sequential_init hdv_engine_mul_32s_15ns_47_1_1 hdv_engine_mux_3_2_32_1_1 hdv_engine_mul_17ns_17ns_34_1_1 hdv_engine_udiv_64s_34ns_32_68_1 hdv_engine_flow_control_loop_pipe_sequential_init hdv_engine_flow_control_loop_pipe_sequential_init hdv_engine_flow_control_loop_pipe_sequential_init hdv_engine_mul_11ns_11ns_22_1_1 hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1 hdv_engine_regslice_both hdv_engine_regslice_both hdv_engine_regslice_both hdv_engine_regslice_both hdv_engine_regslice_both hdv_engine_regslice_both hdv_engine_regslice_both hdv_engine_Pipeline_VITIS_LOOP_286_1 hdv_engine_Pipeline_VITIS_LOOP_294_2 hdv_engine_Pipeline_VITIS_LOOP_916_7 hdv_engine_Pipeline_VITIS_LOOP_929_8 hdv_engine_Pipeline_VITIS_LOOP_511_4 hdv_engine
INFO-FLOW: Generating C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdv_engine_mul_32s_15ns_47_1_1
INFO-FLOW: To file: write model hdv_engine_mux_3_2_32_1_1
INFO-FLOW: To file: write model hdv_engine_mul_17ns_17ns_34_1_1
INFO-FLOW: To file: write model hdv_engine_udiv_64s_34ns_32_68_1
INFO-FLOW: To file: write model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdv_engine_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdv_engine_mul_11ns_11ns_22_1_1
INFO-FLOW: To file: write model hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1
INFO-FLOW: To file: write model hdv_engine_regslice_both
INFO-FLOW: To file: write model hdv_engine_regslice_both
INFO-FLOW: To file: write model hdv_engine_regslice_both
INFO-FLOW: To file: write model hdv_engine_regslice_both
INFO-FLOW: To file: write model hdv_engine_regslice_both
INFO-FLOW: To file: write model hdv_engine_regslice_both
INFO-FLOW: To file: write model hdv_engine_regslice_both
INFO-FLOW: To file: write model hdv_engine_Pipeline_VITIS_LOOP_286_1
INFO-FLOW: To file: write model hdv_engine_Pipeline_VITIS_LOOP_294_2
INFO-FLOW: To file: write model hdv_engine_Pipeline_VITIS_LOOP_916_7
INFO-FLOW: To file: write model hdv_engine_Pipeline_VITIS_LOOP_929_8
INFO-FLOW: To file: write model hdv_engine_Pipeline_VITIS_LOOP_511_4
INFO-FLOW: To file: write model hdv_engine
INFO-FLOW: Generating C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/vlog' tclDir='C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db' modelList='hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_mul_32s_15ns_47_1_1
hdv_engine_mux_3_2_32_1_1
hdv_engine_mul_17ns_17ns_34_1_1
hdv_engine_udiv_64s_34ns_32_68_1
hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_mul_11ns_11ns_22_1_1
hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_Pipeline_VITIS_LOOP_286_1
hdv_engine_Pipeline_VITIS_LOOP_294_2
hdv_engine_Pipeline_VITIS_LOOP_916_7
hdv_engine_Pipeline_VITIS_LOOP_929_8
hdv_engine_Pipeline_VITIS_LOOP_511_4
hdv_engine
' expOnly='0'
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.compgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.compgen.tcl 
Execute           ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.compgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.compgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.compgen.tcl 
Execute           ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command         ap_source done; 0.12 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.834 seconds; current allocated memory: 1.664 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='hdv_engine_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name hdv_engine_Pipeline_VITIS_LOOP_286_1
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_mul_32s_15ns_47_1_1
hdv_engine_mux_3_2_32_1_1
hdv_engine_mul_17ns_17ns_34_1_1
hdv_engine_udiv_64s_34ns_32_68_1
hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_flow_control_loop_pipe_sequential_init
hdv_engine_mul_11ns_11ns_22_1_1
hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_regslice_both
hdv_engine_Pipeline_VITIS_LOOP_286_1
hdv_engine_Pipeline_VITIS_LOOP_294_2
hdv_engine_Pipeline_VITIS_LOOP_916_7
hdv_engine_Pipeline_VITIS_LOOP_929_8
hdv_engine_Pipeline_VITIS_LOOP_511_4
hdv_engine
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/top-io-be.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.compgen.dataonly.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_286_1.tbgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_294_2.tbgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_916_7.tbgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_929_8.tbgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine_Pipeline_VITIS_LOOP_511_4.tbgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.constraint.tcl 
Execute         sc_get_clocks hdv_engine 
Execute         source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST hdv_engine MODULE2INSTS {hdv_engine hdv_engine hdv_engine_Pipeline_VITIS_LOOP_286_1 grp_hdv_engine_Pipeline_VITIS_LOOP_286_1_fu_948 hdv_engine_Pipeline_VITIS_LOOP_294_2 grp_hdv_engine_Pipeline_VITIS_LOOP_294_2_fu_966 hdv_engine_Pipeline_VITIS_LOOP_511_4 grp_hdv_engine_Pipeline_VITIS_LOOP_511_4_fu_988 hdv_engine_Pipeline_VITIS_LOOP_916_7 grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377 hdv_engine_Pipeline_VITIS_LOOP_929_8 grp_hdv_engine_Pipeline_VITIS_LOOP_929_8_fu_1396} INST2MODULE {hdv_engine hdv_engine grp_hdv_engine_Pipeline_VITIS_LOOP_286_1_fu_948 hdv_engine_Pipeline_VITIS_LOOP_286_1 grp_hdv_engine_Pipeline_VITIS_LOOP_294_2_fu_966 hdv_engine_Pipeline_VITIS_LOOP_294_2 grp_hdv_engine_Pipeline_VITIS_LOOP_511_4_fu_988 hdv_engine_Pipeline_VITIS_LOOP_511_4 grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377 hdv_engine_Pipeline_VITIS_LOOP_916_7 grp_hdv_engine_Pipeline_VITIS_LOOP_929_8_fu_1396 hdv_engine_Pipeline_VITIS_LOOP_929_8} INSTDATA {hdv_engine {DEPTH 1 CHILDREN {grp_hdv_engine_Pipeline_VITIS_LOOP_286_1_fu_948 grp_hdv_engine_Pipeline_VITIS_LOOP_294_2_fu_966 grp_hdv_engine_Pipeline_VITIS_LOOP_511_4_fu_988 grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377 grp_hdv_engine_Pipeline_VITIS_LOOP_929_8_fu_1396}} grp_hdv_engine_Pipeline_VITIS_LOOP_286_1_fu_948 {DEPTH 2 CHILDREN {}} grp_hdv_engine_Pipeline_VITIS_LOOP_294_2_fu_966 {DEPTH 2 CHILDREN {}} grp_hdv_engine_Pipeline_VITIS_LOOP_511_4_fu_988 {DEPTH 2 CHILDREN {}} grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377 {DEPTH 2 CHILDREN {}} grp_hdv_engine_Pipeline_VITIS_LOOP_929_8_fu_1396 {DEPTH 2 CHILDREN {}}} MODULEDATA {hdv_engine_Pipeline_VITIS_LOOP_294_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_60_p2 SOURCE ./../src/hw/hls_xilinx/main.cpp:294 VARIABLE add_ln294 LOOP VITIS_LOOP_294_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hdv_engine_Pipeline_VITIS_LOOP_916_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln916_fu_375_p2 SOURCE ./../src/hw/hls_xilinx/main.cpp:916 VARIABLE add_ln916 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U17 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327 VARIABLE mul_ln327 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_fu_414_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE add_ln286 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_fu_488_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_1_fu_570_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_1 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_2_fu_845_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_2 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_3_fu_927_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_3 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_4_fu_1009_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_4 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_5_fu_1323_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_5 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_6_fu_1405_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_6 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_7_fu_1487_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_7 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_8_fu_1801_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_8 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_9_fu_1883_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_9 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_10_fu_1965_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_10 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_11_fu_2302_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_11 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_12_fu_2384_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_12 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_13_fu_2683_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_13 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_14_fu_2744_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_14 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_I_30_fu_2945_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:363 VARIABLE res_I_30 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_1_fu_609_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE add_ln286_1 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_15_fu_683_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_15 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_16_fu_765_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_16 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_17_fu_1084_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_17 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_18_fu_1166_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_18 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_19_fu_1248_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_19 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_20_fu_1562_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_20 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_21_fu_1644_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_21 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_22_fu_1726_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_22 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_23_fu_2040_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_23 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_24_fu_2122_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_24 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_25_fu_2204_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_25 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_26_fu_2517_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_26 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_27_fu_2599_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_27 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_28_fu_2822_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_28 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln286_29_fu_2883_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:286 VARIABLE sub_ln286_29 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_I_62_fu_2956_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_sqrt_apfixed.h:363 VARIABLE res_I_62 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_17ns_17ns_34_1_1_U21 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:327 VARIABLE mul_ln327_1 LOOP VITIS_LOOP_916_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 3 BRAM 0 URAM 0}} hdv_engine_Pipeline_VITIS_LOOP_929_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_81_p2 SOURCE ./../src/hw/hls_xilinx/main.cpp:929 VARIABLE i_2 LOOP VITIS_LOOP_929_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hdv_engine_Pipeline_VITIS_LOOP_511_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME state_2_fu_1584_p2 SOURCE ./../src/hw/hls_xilinx/main.cpp:511 VARIABLE state_2 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_fu_2372_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_1_fu_2388_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_1 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_2_fu_2404_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_2 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_3_fu_2420_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_3 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_4_fu_2436_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_4 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_5_fu_2452_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_5 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_6_fu_2468_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_6 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_7_fu_2484_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_7 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_8_fu_2500_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_8 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_9_fu_2516_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_9 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_10_fu_2532_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_10 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_11_fu_2548_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_11 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_12_fu_2564_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_12 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_13_fu_2580_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_13 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_14_fu_2596_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_14 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_15_fu_2612_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_15 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_16_fu_2628_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_16 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_17_fu_2644_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_17 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_18_fu_2660_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_18 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_19_fu_2676_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_19 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_20_fu_2692_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_20 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_21_fu_2708_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_21 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_22_fu_2724_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_22 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_23_fu_2740_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_23 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_24_fu_2756_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_24 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_25_fu_2772_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_25 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_26_fu_2788_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_26 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_27_fu_2804_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_27 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_28_fu_2820_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_28 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_29_fu_2836_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_29 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_30_fu_2852_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_30 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_31_fu_2868_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_31 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_32_fu_2884_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_32 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_33_fu_2900_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_33 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_34_fu_2916_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_34 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_35_fu_2932_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_35 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_36_fu_2948_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_36 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_37_fu_2964_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_37 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_38_fu_2980_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_38 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_39_fu_2996_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_39 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_40_fu_3012_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_40 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_41_fu_3028_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_41 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_42_fu_3044_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_42 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_43_fu_3060_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_43 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_44_fu_3076_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_44 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_45_fu_3092_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_45 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_46_fu_3108_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_46 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_47_fu_3124_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_47 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_48_fu_3140_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_48 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_49_fu_3156_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_49 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_50_fu_3172_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_50 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_51_fu_3188_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_51 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_52_fu_3204_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_52 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_53_fu_3220_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_53 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_54_fu_3236_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_54 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_55_fu_3252_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_55 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_56_fu_3268_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_56 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_57_fu_3284_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_57 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_58_fu_3300_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_58 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_59_fu_3316_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_59 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_60_fu_3332_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_60 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_61_fu_3348_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_61 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_62_fu_3364_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_62 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_63_fu_3380_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:472 VARIABLE add_ln472_63 LOOP VITIS_LOOP_511_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hdv_engine {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U237 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE denom_a LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U238 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U272 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U239 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U273 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U240 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U274 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U241 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U275 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U242 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U276 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U243 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U277 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U244 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U278 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U245 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U279 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U246 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U280 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U247 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U281 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U248 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U282 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U249 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U283 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U250 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U284 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U251 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U285 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U286 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U252 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U287 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U253 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U288 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U254 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U289 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U255 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U290 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U256 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U291 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U257 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U292 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U258 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U293 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U259 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U294 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U260 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U295 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U261 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U296 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U262 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U297 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U263 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U298 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U264 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U299 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U265 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U300 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U266 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U267 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U301 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U302 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U268 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_5059_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_1_fu_5069_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_2_fu_5079_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_3_fu_5089_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_4_fu_5099_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_5_fu_5109_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_6_fu_5119_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_7_fu_5129_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_8_fu_5139_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_9_fu_5149_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_10_fu_5159_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_11_fu_5169_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_12_fu_5179_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_13_fu_5189_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_14_fu_5199_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_15_fu_5205_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_16_fu_5215_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_17_fu_5225_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_18_fu_5235_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_19_fu_5245_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_20_fu_5255_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_21_fu_5265_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_22_fu_5275_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_23_fu_5285_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_24_fu_5295_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_25_fu_5305_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_26_fu_5315_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_27_fu_5325_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_28_fu_5335_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_29_fu_5345_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_30_fu_6276_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_31_fu_5351_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_32_fu_5361_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_33_fu_5371_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_34_fu_5381_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_35_fu_5391_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_36_fu_5401_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_37_fu_5411_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_38_fu_5421_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_39_fu_5431_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_40_fu_5441_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_41_fu_5451_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_42_fu_5461_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_43_fu_5471_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_44_fu_5481_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_45_fu_5491_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_46_fu_5497_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_47_fu_5507_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_48_fu_5517_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_49_fu_5527_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_50_fu_5537_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_51_fu_5547_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_52_fu_5557_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_53_fu_5567_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_54_fu_5577_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_55_fu_5587_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_56_fu_5597_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_57_fu_5607_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_58_fu_5617_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_59_fu_5627_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_60_fu_5637_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_61_fu_6292_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE add_ln208_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME similarity_1_fu_6302_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:208 VARIABLE similarity_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U303 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE mul_ln212_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U301 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U300 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_2_fu_6737_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U298 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U299 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_5_fu_6753_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_6_fu_6763_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U294 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U295 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_9_fu_6779_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U296 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U297 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_12_fu_6795_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_13_fu_6805_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_14_fu_6815_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U286 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U287 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_17_fu_6827_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U288 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U289 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_20_fu_6843_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_21_fu_6853_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U290 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U291 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_24_fu_6869_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U292 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U293 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_27_fu_6885_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_28_fu_6895_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_29_fu_6905_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_30_fu_7100_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U303 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U272 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_33_fu_6917_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U273 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U274 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_36_fu_6933_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_37_fu_6943_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U275 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U276 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_40_fu_6959_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U277 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U278 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_43_fu_6975_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_44_fu_6985_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_45_fu_6995_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U279 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U280 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_48_fu_7007_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U281 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U282 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_51_fu_7023_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_52_fu_7033_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U283 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U284 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_55_fu_7049_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U285 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11ns_11ns_22ns_23_4_1_U302 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_58_fu_7065_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_59_fu_7075_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_60_fu_7085_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_61_fu_7116_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE add_ln212_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME denom_a_1_fu_7126_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:212 VARIABLE denom_a_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_5651_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_1_fu_5661_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_2_fu_5671_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_3_fu_5681_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_4_fu_5691_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_5_fu_5701_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_6_fu_5711_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_7_fu_5721_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_8_fu_5731_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_9_fu_5741_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_10_fu_5751_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_11_fu_5761_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_12_fu_5771_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_13_fu_5781_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_14_fu_5791_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_15_fu_5801_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_16_fu_5811_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_17_fu_5821_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_18_fu_5831_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_19_fu_5841_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_20_fu_5851_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_21_fu_5861_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_22_fu_5871_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_23_fu_5881_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_24_fu_5891_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_25_fu_5901_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_26_fu_5911_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_27_fu_5921_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_28_fu_5931_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_29_fu_5941_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_30_fu_5951_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_31_fu_5957_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_32_fu_5967_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_33_fu_5977_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_34_fu_5987_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_35_fu_5997_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_36_fu_6007_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_37_fu_6017_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_38_fu_6027_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_39_fu_6037_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_40_fu_6047_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_41_fu_6057_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_42_fu_6067_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_43_fu_6077_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_44_fu_6087_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_45_fu_6097_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_46_fu_6107_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_47_fu_6117_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_48_fu_6127_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_49_fu_6137_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_50_fu_6147_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_51_fu_6157_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_52_fu_6167_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_53_fu_6177_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_54_fu_6187_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_55_fu_6197_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_56_fu_6207_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_57_fu_6217_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_58_fu_6227_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_59_fu_6237_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_60_fu_6247_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_61_fu_6257_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE add_ln213_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME denom_b_1_fu_6314_p2 SOURCE ./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:213 VARIABLE denom_b_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln865_fu_7162_p2 SOURCE ./../src/hw/hls_xilinx/main.cpp:865 VARIABLE add_ln865 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln866_fu_7197_p2 SOURCE ./../src/hw/hls_xilinx/main.cpp:866 VARIABLE add_ln866 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln867_fu_7232_p2 SOURCE ./../src/hw/hls_xilinx/main.cpp:867 VARIABLE add_ln867 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 67 BRAM 0 URAM 0}} hdv_engine_Pipeline_VITIS_LOOP_286_1 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.246 seconds; current allocated memory: 1.670 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdv_engine.
INFO: [VLOG 209-307] Generating Verilog RTL for hdv_engine.
Execute         syn_report -model hdv_engine -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.82 MHz
Command       autosyn done; 23.236 sec.
Command     csynth_design done; 62.724 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 62.724 seconds; current allocated memory: 225.555 MB.
Execute     cosim_design -rtl verilog -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -rtl verilog -trace_level all 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: C:/Reconfigurable_HDC_Platform-1/src/hw/hls_xilinx/tb/tb.cpp C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/./sim/autowrap/testbench/tb.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/./sim/autowrap/testbench/tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/./sim/autowrap/testbench/tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 1.502 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: C:/Reconfigurable_HDC_Platform-1/src/hw/hls_xilinx/main.cpp C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.968 sec.
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.rtl_wrap.cfg.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.907 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.DependenceCheck.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
Execute       source C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/hdv_engine.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 10.676 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command     cosim_design done; 36.75 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 36.75 seconds; current allocated memory: 14.141 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
