---
layout: default
title: "3.2 FSMè¨­è¨ˆã¨RTLãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ§‹æˆ"
---

---

# 3.2 FSMè¨­è¨ˆã¨RTLãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ§‹æˆ  
ğŸ§  Design and RTL Implementation of FSM (Finite State Machine)

---

## ğŸ§  FSMã®å½¹å‰²ã¨ä½ç½®ã¥ã‘  
**FSMï¼ˆFinite State Machineï¼‰ã¯ã€AITL-Hã«ãŠã‘ã‚‹ã€Œæœ¬èƒ½çš„è¡Œå‹•åˆ¶å¾¡ã€å±¤**ã‚’æ‹…ã„ã€  
ç’°å¢ƒå…¥åŠ›ã«åŸºã¥ã„ã¦çŠ¶æ…‹é·ç§»ã‚’è¡Œã„ã€**å®šå‹çš„ã‹ã¤ç¬æ™‚ãªè¡Œå‹•**ã‚’ç”Ÿæˆã—ã¾ã™ã€‚

> FSM is responsible for *instinctive behavior control* in AITL-H. It transitions states based on environment inputs and generates quick, predefined actions.

---

## âš™ï¸ çŠ¶æ…‹é·ç§»ãƒ¢ãƒ‡ãƒ«ã®è¨­è¨ˆæ‰‹é †  
**How to Design a State Transition Model**

1. **ğŸ§© è¡Œå‹•ä»•æ§˜ã®åˆ†è§£**  
   ãƒ­ãƒœãƒƒãƒˆã®ç«‹ã¡ä¸ŠãŒã‚Šã€æ—‹å›ã€åœæ­¢ãªã©ã‚’**çŠ¶æ…‹å˜ä½ã§åˆ†å‰²**  
   â†’ Decompose behavior into discrete states (e.g., start, walk, turn, stop)

2. **ğŸ” çŠ¶æ…‹ã¨é·ç§»æ¡ä»¶ã®å®šç¾©**  
   å„çŠ¶æ…‹ã¨ãã®é–“ã‚’çµã¶**ãƒˆãƒªã‚¬æ¡ä»¶ï¼ˆã‚»ãƒ³ã‚µå…¥åŠ›ãªã©ï¼‰**ã‚’å®šç¾©  
   â†’ Define states and transition conditions (input signals, events)

3. **ğŸ—º çŠ¶æ…‹é·ç§»å›³ã®ä½œæˆ**  
   `start â†’ walking â†’ turning â†’ stop` ãªã©ã‚’**è¦–è¦šçš„ã«å›³ç¤º**  
   â†’ Draw the state diagram for clarity and validation

4. **ğŸ”¢ çŠ¶æ…‹ç¬¦å·ã®æ±ºå®šï¼ˆstate encodingï¼‰**  
   Binary, One-hotãªã©ã®æ–¹å¼ã‚’é¸å®šã—ã€RTLã§æ‰±ã„ã‚„ã™ã  
   â†’ Choose state encoding scheme: binary, one-hot, gray code, etc.

---

## ğŸ’» RTLãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ§‹æˆï¼ˆä¾‹ï¼šfsm_engine.vï¼‰

ä»¥ä¸‹ã¯ã€å…¸å‹çš„ãªFSMåˆ¶å¾¡ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®Verilogå®Ÿè£…ä¾‹ã§ã™ï¼š

```verilog
module fsm_engine (
    input wire clk,
    input wire rst,
    input wire [3:0] sensor_in,
    output reg [2:0] action_out
);

    typedef enum logic [1:0] {
        IDLE  = 2'b00,
        WALK  = 2'b01,
        TURN  = 2'b10,
        STOP  = 2'b11
    } state_t;

    state_t state, next_state;

    // çŠ¶æ…‹é·ç§»ãƒ­ã‚¸ãƒƒã‚¯
    always_ff @(posedge clk or posedge rst) begin
        if (rst)
            state <= IDLE;
        else
            state <= next_state;
    end

    // é·ç§»æ¡ä»¶
    always_comb begin
        case (state)
            IDLE:  next_state = sensor_in[0] ? WALK : IDLE;
            WALK:  next_state = sensor_in[1] ? TURN : WALK;
            TURN:  next_state = sensor_in[2] ? STOP : TURN;
            STOP:  next_state = IDLE;
            default: next_state = IDLE;
        endcase
    end

    // å‡ºåŠ›ç”Ÿæˆ
    always_comb begin
        case (state)
            IDLE:  action_out = 3'b000;
            WALK:  action_out = 3'b001;
            TURN:  action_out = 3'b010;
            STOP:  action_out = 3'b100;
            default: action_out = 3'b000;
        endcase
    end

endmodule
```

ğŸ“Œ ã“ã®ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆã¯ `verilog/fsm_engine.v` ã«å®Ÿè£…ã•ã‚Œã¾ã™ã€‚

---

## ğŸ”Œ AITLã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã¨ã®æ¥ç¶šä¾‹ï¼ˆãƒãƒ¼ãƒˆè¨­è¨ˆï¼‰

FSMãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã¯ã€AITL-Hã®ä¸Šä¸‹å±¤ã¨ä»¥ä¸‹ã®ã‚ˆã†ã«ä¿¡å·æ¥ç¶šã•ã‚Œã¾ã™ï¼š

| ğŸ§¾ ä¿¡å·å        | ãƒ“ãƒƒãƒˆå¹… | èª¬æ˜                               | æ¥ç¶šå…ˆ             |
|------------------|----------|------------------------------------|--------------------|
| `clk`            | 1bit     | ã‚·ã‚¹ãƒ†ãƒ ã‚¯ãƒ­ãƒƒã‚¯                   | SoCå…±é€š            |
| `rst`            | 1bit     | éåŒæœŸãƒªã‚»ãƒƒãƒˆ                     | SoCå…±é€š            |
| `sensor_in`      | 4bit     | ã‚»ãƒ³ã‚µã‹ã‚‰ã®çŠ¶æ…‹ä¿¡å·å…¥åŠ›           | PIDå±¤ or Sensor IF |
| `action_out`     | 3bit     | FSMã«ã‚ˆã‚‹è¡Œå‹•åˆ¶å¾¡ä¿¡å·              | PIDå±¤ or Actuator  |

> `action_out` ã¯ã€çŠ¶æ…‹ã«å¿œã˜ã¦PIDåˆ¶å¾¡å™¨ã¸è¡Œå‹•ç¨®åˆ¥ï¼ˆæ­©è¡Œãƒ»æ—‹å›ãƒ»åœæ­¢ãªã©ï¼‰ã‚’é€šçŸ¥ã—ã¾ã™ã€‚

---

## ğŸ“Œ FSMè¨­è¨ˆã®ãƒã‚¤ãƒ³ãƒˆã¨è¨­è¨ˆæŒ‡é‡

- âœ… çŠ¶æ…‹æ•°ã¯**4ã€œ8å€‹ç¨‹åº¦**ã‚’åŸºæœ¬ã¨ã—ã€è¤‡é›‘åŒ–ã™ã‚‹å ´åˆã¯éšå±¤å‹FSMï¼ˆHFSMï¼‰ã‚’å°å…¥
- ğŸ” éæ±ºå®šçš„ãƒ»è¤‡é›‘ãªåˆ¶å¾¡åˆ†å²ã¯**LLMã«å§”è­²**ã—ã€FSMã¯å˜ç´”åŒ–
- ğŸ“š `case`æ–‡ã§ã®**æ˜ç¤ºçš„ãªé·ç§»åˆ¶å¾¡**ã«ã‚ˆã‚Šæ¤œè¨¼æ€§ãƒ»ãƒ‡ãƒãƒƒã‚°æ€§ã‚’å‘ä¸Š
- ğŸ§¾ `typedef enum` ã®åˆ©ç”¨ã«ã‚ˆã‚Š**å¯èª­æ€§ã¨ä¿å®ˆæ€§**ã‚’å‘ä¸Š

---

## ğŸ”„ AITL-H å†…éƒ¨ã®ä¿¡å·æµã‚Œï¼ˆæ¦‚ç•¥å›³ï¼‰

> âš ï¸ ã“ã®ãƒšãƒ¼ã‚¸ã§ã¯Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã¯è¡¨ç¤ºã•ã‚Œã¾ã›ã‚“  
> ğŸ‘‰ **ä»¥ä¸‹ã®ãƒªãƒ³ã‚¯ã‹ã‚‰GitHubã§è¦–è¦šåŒ–è¡¨ç¤ºã‚’ã”ç¢ºèªãã ã•ã„ï¼š**  
> [ğŸ“ GitHubã§Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã‚’è¦‹ã‚‹](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/f_chapter3_socsystem/docs/3_2_fsm_design.md)
>

```mermaid
flowchart TD
    SENSOR["ğŸ•Šï¸ ã‚»ãƒ³ã‚µå…¥åŠ›\n(sensor_in)"]
    FSM["ğŸŒ€ FSMå±¤\n(è¡Œå‹•é¸æŠ)"]
    PID["âš™ï¸ PIDå±¤\n(ç‰©ç†å®‰å®šåŒ–)"]
    ACT["ğŸ› ï¸ ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿\n(Actuator)"]
    LLM["ğŸ§  LLMå±¤\n(çŠ¶æ³åˆ¤æ–­)"]

    SENSOR --> FSM
    LLM -->|command_in / feedback| FSM
    FSM -->|action_out| PID
    PID -->|ctrl_out| ACT

```

> ğŸ§  FSMã¯ã€Œ**åå°„çš„è¡Œå‹•ç”Ÿæˆ**ã€ã€âš™ï¸ PIDã¯ã€Œ**ç‰©ç†åˆ¶å¾¡å®‰å®šåŒ–**ã€ã€LLMã¯ã€Œ**çŠ¶æ³åˆ¤æ–­ã¨ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰**ã€ã‚’æ‹…ã„ã¾ã™ã€‚

---

ğŸ“ Previousï½œå‰ç¯€ï¼š  
ğŸ”™ [3.1 AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã¨å±¤åˆ†é›¢è¨­è¨ˆ](3_1_aitl_architecture.md)

ğŸ“ Nextï½œæ¬¡ç¯€ï¼š  
ğŸ‘‰ [3.3 PIDåˆ¶å¾¡ã®ASICå®Ÿè£…ï¼ˆãƒ‡ã‚¸ã‚¿ãƒ«ï¼ã‚¢ãƒŠãƒ­ã‚°ï¼‰](3_3_pid_design.md)  
Implementation of **PID controllers** in ASIC design, both in **digital and analog domains**.

ğŸ“š [ğŸ”™ ç‰¹åˆ¥ç·¨ ç¬¬3ç«  README ã«æˆ»ã‚‹ï½œBack to Chapter 3 README](../README.md)
