   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LL_AHB2_GRP1_EnableClock,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	LL_AHB2_GRP1_EnableClock:
  26              	.LVL0:
  27              	.LFB469:
  28              		.file 1 "../../..\\CubeG4\\include/stm32g4xx_ll_bus.h"
   1:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
   2:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   ******************************************************************************
   3:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @file    stm32g4xx_ll_bus.h
   4:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @author  MCD Application Team
   5:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
   7:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   @verbatim
   8:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   ==============================================================================
  10:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****     [..]
  11:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       from/to registers.
  14:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  17:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****     [..]
  18:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       Workarounds:
  19:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  22:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   @endverbatim
  23:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   ******************************************************************************
  24:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @attention
  25:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
  26:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  27:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
  29:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
  34:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   ******************************************************************************
  35:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  36:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  37:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #ifndef STM32G4xx_LL_BUS_H
  39:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define STM32G4xx_LL_BUS_H
  40:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  41:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #ifdef __cplusplus
  42:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** extern "C" {
  43:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif
  44:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  45:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #include "stm32g4xx.h"
  47:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  48:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @addtogroup STM32G4xx_LL_Driver
  49:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  50:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  51:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  52:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(RCC)
  53:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  54:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  56:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  57:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  58:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  61:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  63:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  65:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  69:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  70:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  71:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  73:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  74:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CORDIC         RCC_AHB1ENR_CORDICEN
  79:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMAC           RCC_AHB1ENR_FMACEN
  80:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHB1ENR_FLASHEN
  81:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  82:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  83:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
  84:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
  85:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  86:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  87:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  88:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  89:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  90:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
  91:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  92:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  93:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  94:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
  95:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
  96:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN
  97:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN
  98:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_CCM            RCC_AHB2SMENR_CCMSMEN
  99:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2SMENR_SRAM2SMEN
 100:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC12          RCC_AHB2ENR_ADC12EN
 101:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(ADC345_COMMON)
 102:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC345         RCC_AHB2ENR_ADC345EN
 103:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* ADC345_COMMON */
 104:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC1           RCC_AHB2ENR_DAC1EN
 105:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(DAC2)
 106:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC2           RCC_AHB2ENR_DAC2EN
 107:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* DAC2 */
 108:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC3           RCC_AHB2ENR_DAC3EN
 109:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(DAC4)
 110:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC4           RCC_AHB2ENR_DAC4EN
 111:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* DAC4 */
 112:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(AES)
 113:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 114:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* AES */
 115:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 116:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 117:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 118:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 119:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 120:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 121:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 122:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 123:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 124:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(FMC_Bank1_R)
 125:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 126:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* FMC_Bank1_R */
 127:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(QUADSPI)
 128:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 129:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* QUADSPI */
 130:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 131:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 132:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 133:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 134:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 135:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 136:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 137:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 138:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 139:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 140:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 141:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(TIM5)
 142:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* TIM5 */
 144:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 145:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 146:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 147:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 148:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 149:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 150:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 151:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 152:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 153:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(UART4)
 154:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 155:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* UART4 */
 156:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(UART5)
 157:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 158:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* UART5 */
 159:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 160:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 161:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBEN
 162:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(FDCAN1)
 163:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_FDCAN          RCC_APB1ENR1_FDCANEN
 164:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* FDCAN1 */
 165:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR1_PWREN
 166:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 167:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 168:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 169:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 170:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 171:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 172:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 173:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 174:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 175:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 176:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 177:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 178:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(I2C4)
 179:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 180:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* I2C4 */
 181:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_UCPD1         RCC_APB1ENR2_UCPD1EN
 182:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 183:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 184:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 185:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 186:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 187:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 188:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 189:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 190:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 191:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 192:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 193:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 194:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 195:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(SPI4)
 196:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 197:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* SPI4 */
 198:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 199:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 200:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 201:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(TIM20)
 202:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM20          RCC_APB2ENR_TIM20EN
 203:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* TIM20 */
 204:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 205:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(HRTIM1)
 206:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_HRTIM1         RCC_APB2ENR_HRTIM1EN
 207:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* HRTIM1 */
 208:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 209:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 210:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 211:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 212:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 213:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 214:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 215:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 216:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 217:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 218:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 219:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 220:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 221:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 222:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 223:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 224:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 225:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 226:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 227:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 228:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 229:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 230:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMMUXEN     LL_AHB1_GRP1_EnableClock\n
 231:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_EnableClock\n
 232:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_EnableClock\n
 233:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_EnableClock\n
 234:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock
 235:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 236:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 237:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 238:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 239:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 240:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 241:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 242:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 243:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 244:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 245:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 246:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 247:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 248:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 249:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 250:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 251:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 252:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 253:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 254:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 255:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 256:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 257:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 258:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_IsEnabledClock\n
 259:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_IsEnabledClock\n
 260:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_IsEnabledClock\n
 261:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 262:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock
 263:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 264:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 265:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 266:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 267:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 268:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 269:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 270:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 271:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 272:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 273:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 274:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 275:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 276:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 277:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 278:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 279:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 280:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 281:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 282:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_DisableClock\n
 283:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_DisableClock\n
 284:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_DisableClock\n
 285:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_DisableClock\n
 286:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock
 287:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 288:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 289:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 290:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 291:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 292:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 293:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 294:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 295:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 296:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 297:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 298:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 299:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 300:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 301:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 302:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 303:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 304:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 305:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 306:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ForceReset\n
 307:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ForceReset\n
 308:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ForceReset\n
 309:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ForceReset\n
 310:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset
 311:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 312:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 313:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 314:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 315:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 316:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 317:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 318:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 319:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 320:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 321:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 322:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 323:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 324:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 325:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 326:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 327:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 328:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 329:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 330:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 331:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ReleaseReset\n
 332:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ReleaseReset\n
 333:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ReleaseReset\n
 334:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 335:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset
 336:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 337:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 338:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 339:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 340:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 341:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 342:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 343:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 344:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 345:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 346:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 347:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 348:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 349:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 350:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 351:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 352:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 353:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 354:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 355:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 356:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 357:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 358:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 359:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 360:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 361:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep
 362:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 363:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 364:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 365:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 366:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 367:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 368:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 369:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 370:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 371:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 372:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 373:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 374:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 375:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 376:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 377:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 378:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 379:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 380:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 381:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 382:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 383:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 384:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 385:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 386:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 387:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 388:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 389:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 390:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 391:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep
 392:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 393:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 394:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 395:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 396:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 397:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 398:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 399:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 400:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 401:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 402:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 403:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 404:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 405:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 406:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 407:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 408:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 409:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 410:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 411:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 412:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 413:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 414:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 415:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 416:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 417:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 418:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 419:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 420:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 421:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 422:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 423:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 424:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 425:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_EnableClock\n
 426:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_EnableClock\n
 427:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_EnableClock\n
 428:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_EnableClock\n
 429:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_EnableClock\n
 430:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_EnableClock\n
 431:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_EnableClock\n
 432:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_EnableClock
 433:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 434:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 435:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 436:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 437:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 438:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 439:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 440:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 441:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 442:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 443:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 444:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 445:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 446:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 447:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 448:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 449:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 450:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 451:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 452:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 453:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 454:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
  29              		.loc 1 454 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 455:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
  34              		.loc 1 455 3 view .LVU1
 456:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
  35              		.loc 1 456 3 view .LVU2
  36 0000 054A     		ldr	r2, .L2
  37 0002 D16C     		ldr	r1, [r2, #76]
  38 0004 0143     		orrs	r1, r1, r0
  39 0006 D164     		str	r1, [r2, #76]
 457:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 458:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
  40              		.loc 1 458 3 view .LVU3
  41              		.loc 1 458 12 is_stmt 0 view .LVU4
  42 0008 D36C     		ldr	r3, [r2, #76]
 454:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
  43              		.loc 1 454 1 view .LVU5
  44 000a 82B0     		sub	sp, sp, #8
  45              		.cfi_def_cfa_offset 8
  46              		.loc 1 458 12 view .LVU6
  47 000c 0340     		ands	r3, r3, r0
  48              		.loc 1 458 10 view .LVU7
  49 000e 0193     		str	r3, [sp, #4]
 459:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
  50              		.loc 1 459 3 is_stmt 1 view .LVU8
  51 0010 019B     		ldr	r3, [sp, #4]
 460:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
  52              		.loc 1 460 1 is_stmt 0 view .LVU9
  53 0012 02B0     		add	sp, sp, #8
  54              		.cfi_def_cfa_offset 0
  55              		@ sp needed
  56 0014 7047     		bx	lr
  57              	.L3:
  58 0016 00BF     		.align	2
  59              	.L2:
  60 0018 00100240 		.word	1073876992
  61              		.cfi_endproc
  62              	.LFE469:
  64              		.section	.text.SystemClock_Config,"ax",%progbits
  65              		.align	1
  66              		.global	SystemClock_Config
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  70              		.fpu fpv4-sp-d16
  72              	SystemClock_Config:
  73              	.LFB946:
  74              		.file 2 "..\\ADC/main.c"
   1:..\ADC/main.c **** /* USER CODE BEGIN Header */
   2:..\ADC/main.c **** /**
   3:..\ADC/main.c ****   ******************************************************************************
   4:..\ADC/main.c ****   * @file    Examples_LL/ADC/ADC_SingleConversion_TriggerSW_Init/Src/main.c
   5:..\ADC/main.c ****   * @author  MCD Application Team
   6:..\ADC/main.c ****   * @brief   This example describes how to use a ADC peripheral to perform
   7:..\ADC/main.c ****   *          a single ADC conversion of a channel, at each software start.
   8:..\ADC/main.c ****   *          Example using programming model: polling 
   9:..\ADC/main.c ****   *          (for programming models interrupt or DMA transfer, refer to
  10:..\ADC/main.c ****   *          other examples).
  11:..\ADC/main.c ****   *          This example is based on the STM32G4xx ADC LL API;
  12:..\ADC/main.c ****   *          Peripheral initialization done using LL unitary services functions.
  13:..\ADC/main.c ****   ******************************************************************************
  14:..\ADC/main.c ****   * @attention
  15:..\ADC/main.c ****   *
  16:..\ADC/main.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics. 
  17:..\ADC/main.c ****   * All rights reserved.</center></h2>
  18:..\ADC/main.c ****   *
  19:..\ADC/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  20:..\ADC/main.c ****   * the "License"; You may not use this file except in compliance with the 
  21:..\ADC/main.c ****   * License. You may obtain a copy of the License at:
  22:..\ADC/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  23:..\ADC/main.c ****   *
  24:..\ADC/main.c ****   ******************************************************************************
  25:..\ADC/main.c ****   */
  26:..\ADC/main.c **** /* USER CODE END Header */
  27:..\ADC/main.c **** 
  28:..\ADC/main.c **** /* Includes ------------------------------------------------------------------*/
  29:..\ADC/main.c **** #include "main.h"
  30:..\ADC/main.c **** 
  31:..\ADC/main.c **** /* Private includes ----------------------------------------------------------*/
  32:..\ADC/main.c **** /* USER CODE BEGIN Includes */
  33:..\ADC/main.c **** 
  34:..\ADC/main.c **** /* USER CODE END Includes */
  35:..\ADC/main.c **** 
  36:..\ADC/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:..\ADC/main.c **** /* USER CODE BEGIN PTD */
  38:..\ADC/main.c **** 
  39:..\ADC/main.c **** /* USER CODE END PTD */
  40:..\ADC/main.c **** 
  41:..\ADC/main.c **** /* Private define ------------------------------------------------------------*/
  42:..\ADC/main.c **** /* USER CODE BEGIN PD */
  43:..\ADC/main.c **** 
  44:..\ADC/main.c **** /* Definitions of ADC hardware constraints delays */
  45:..\ADC/main.c **** /* Note: Only ADC IP HW delays are defined in ADC LL driver driver,           */
  46:..\ADC/main.c **** /*       not timeout values:                                                  */
  47:..\ADC/main.c **** /*       Timeout values for ADC operations are dependent to device clock      */
  48:..\ADC/main.c **** /*       configuration (system clock versus ADC clock),                       */
  49:..\ADC/main.c **** /*       and therefore must be defined in user application.                   */
  50:..\ADC/main.c **** /*       Refer to @ref ADC_LL_EC_HW_DELAYS for description of ADC timeout     */
  51:..\ADC/main.c **** /*       values definition.                                                   */
  52:..\ADC/main.c **** 
  53:..\ADC/main.c ****   /* Timeout values for ADC operations. */
  54:..\ADC/main.c ****   /* (calibration, enable settling time, disable settling time, ...)          */
  55:..\ADC/main.c ****   /* Values defined to be higher than worst cases: low clock frequency,       */
  56:..\ADC/main.c ****   /* maximum prescalers.                                                      */
  57:..\ADC/main.c ****   /* Example of profile very low frequency : ADC clock frequency 0.14MHz      */
  58:..\ADC/main.c ****   /* prescaler 256, sampling time 247.5 ADC clock cycles, resolution 12 bits. */
  59:..\ADC/main.c ****   /*  - ADC calibration time: On STM32G4 ADC, maximum delay is 112/fADC,      */
  60:..\ADC/main.c ****   /*    resulting in a maximum delay of 800us                                 */
  61:..\ADC/main.c ****   /*    (refer to device datasheet, parameter "tCAL")                         */
  62:..\ADC/main.c ****   /*  - ADC enable time: maximum delay is 1 conversion cycle.                 */
  63:..\ADC/main.c ****   /*    (refer to device datasheet, parameter "tSTAB")                        */
  64:..\ADC/main.c ****   /*  - ADC disable time: maximum delay should be a few ADC clock cycles      */
  65:..\ADC/main.c ****   /*  - ADC stop conversion time: maximum delay should be a few ADC clock     */
  66:..\ADC/main.c ****   /*    cycles                                                                */
  67:..\ADC/main.c ****   /*  - ADC conversion time: with this hypothesis of clock settings, maximum  */
  68:..\ADC/main.c ****   /*    delay will be 476ms.                                                  */
  69:..\ADC/main.c ****   /*    (refer to device reference manual, section "Timing")                  */
  70:..\ADC/main.c ****   /* Unit: ms                                                                 */
  71:..\ADC/main.c ****   #define ADC_CALIBRATION_TIMEOUT_MS       (   1U)
  72:..\ADC/main.c ****   #define ADC_ENABLE_TIMEOUT_MS            (   1U)
  73:..\ADC/main.c ****   #define ADC_DISABLE_TIMEOUT_MS           (   1U)
  74:..\ADC/main.c ****   #define ADC_STOP_CONVERSION_TIMEOUT_MS   (   1U)
  75:..\ADC/main.c ****   #define ADC_CONVERSION_TIMEOUT_MS        ( 500U)
  76:..\ADC/main.c ****   
  77:..\ADC/main.c ****   /* Delay between ADC end of calibration and ADC enable.                     */
  78:..\ADC/main.c ****   /* Delay estimation in CPU cycles: Case of ADC enable done                  */
  79:..\ADC/main.c ****   /* immediately after ADC calibration, ADC clock setting slow                */
  80:..\ADC/main.c ****   /* (LL_ADC_CLOCK_ASYNC_DIV32). Use a higher delay if ratio                  */
  81:..\ADC/main.c ****   /* (CPU clock / ADC clock) is above 32.                                     */
  82:..\ADC/main.c ****   #define ADC_DELAY_CALIB_ENABLE_CPU_CYCLES  (LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES * 32)
  83:..\ADC/main.c ****   
  84:..\ADC/main.c **** 
  85:..\ADC/main.c **** /* Definitions of environment analog values */
  86:..\ADC/main.c ****   /* Value of analog reference voltage (Vref+), connected to analog voltage   */
  87:..\ADC/main.c ****   /* supply Vdda (unit: mV).                                                  */
  88:..\ADC/main.c ****   #define VDDA_APPLI                       (3300UL)
  89:..\ADC/main.c **** 
  90:..\ADC/main.c **** /* Definitions of data related to this example */
  91:..\ADC/main.c ****   /* ADC unitary conversion timeout */
  92:..\ADC/main.c ****   /* Considering ADC settings, duration of 1 ADC conversion should always    */
  93:..\ADC/main.c ****   /* be lower than 1ms.                                                      */
  94:..\ADC/main.c ****   #define ADC_UNITARY_CONVERSION_TIMEOUT_MS (   1UL)
  95:..\ADC/main.c **** 
  96:..\ADC/main.c ****   /* Init variable out of expected ADC conversion data range */
  97:..\ADC/main.c ****   #define VAR_CONVERTED_DATA_INIT_VALUE    (__LL_ADC_DIGITAL_SCALE(LL_ADC_RESOLUTION_12B) + 1)
  98:..\ADC/main.c **** 
  99:..\ADC/main.c **** /* USER CODE END PD */
 100:..\ADC/main.c **** 
 101:..\ADC/main.c **** /* Private macro -------------------------------------------------------------*/
 102:..\ADC/main.c **** /* USER CODE BEGIN PM */
 103:..\ADC/main.c **** 
 104:..\ADC/main.c **** /* USER CODE END PM */
 105:..\ADC/main.c **** 
 106:..\ADC/main.c **** /* Private variables ---------------------------------------------------------*/
 107:..\ADC/main.c **** 
 108:..\ADC/main.c **** /* USER CODE BEGIN PV */
 109:..\ADC/main.c **** 
 110:..\ADC/main.c **** __IO uint32_t ubUserButtonPressed = 0UL;
 111:..\ADC/main.c **** 
 112:..\ADC/main.c **** /* Variables for ADC conversion data */
 113:..\ADC/main.c **** __IO uint16_t uhADCxConvertedData = VAR_CONVERTED_DATA_INIT_VALUE; /* ADC group regular conversion 
 114:..\ADC/main.c **** 
 115:..\ADC/main.c **** /* Variables for ADC conversion data computation to physical values */
 116:..\ADC/main.c **** __IO uint16_t uhADCxConvertedData_Voltage_mVolt = 0UL;  /* Value of voltage calculated from ADC con
 117:..\ADC/main.c **** 
 118:..\ADC/main.c **** /* Variable to report status of ADC group regular unitary conversion          */
 119:..\ADC/main.c **** /*  0: ADC group regular unitary conversion is not completed                  */
 120:..\ADC/main.c **** /*  1: ADC group regular unitary conversion is completed                      */
 121:..\ADC/main.c **** /*  2: ADC group regular unitary conversion has not been started yet          */
 122:..\ADC/main.c **** /*     (initial state)                                                        */
 123:..\ADC/main.c **** __IO uint8_t ubAdcGrpRegularUnitaryConvStatus = 2U; /* Variable set into ADC interruption callback 
 124:..\ADC/main.c **** 
 125:..\ADC/main.c **** /* USER CODE END PV */
 126:..\ADC/main.c **** 
 127:..\ADC/main.c **** /* Private function prototypes -----------------------------------------------*/
 128:..\ADC/main.c **** void SystemClock_Config(void);
 129:..\ADC/main.c **** static void MX_GPIO_Init(void);
 130:..\ADC/main.c **** static void MX_ADC1_Init(void);
 131:..\ADC/main.c **** /* USER CODE BEGIN PFP */
 132:..\ADC/main.c **** void     Activate_ADC(void);
 133:..\ADC/main.c **** void     ConversionStartPoll_ADC_GrpRegular(void);
 134:..\ADC/main.c **** void     LED_On(void);
 135:..\ADC/main.c **** void     LED_Off(void);
 136:..\ADC/main.c **** void     LED_Blinking(uint32_t Period);
 137:..\ADC/main.c **** /* USER CODE END PFP */
 138:..\ADC/main.c **** 
 139:..\ADC/main.c **** /* Private user code ---------------------------------------------------------*/
 140:..\ADC/main.c **** /* USER CODE BEGIN 0 */
 141:..\ADC/main.c **** 
 142:..\ADC/main.c **** /* USER CODE END 0 */
 143:..\ADC/main.c **** 
 144:..\ADC/main.c **** /**
 145:..\ADC/main.c ****   * @brief  The application entry point.
 146:..\ADC/main.c ****   * @retval int
 147:..\ADC/main.c ****   */
 148:..\ADC/main.c **** int ll_main(void)
 149:..\ADC/main.c **** {
 150:..\ADC/main.c ****   /* USER CODE BEGIN 1 */
 151:..\ADC/main.c **** 
 152:..\ADC/main.c **** 
 153:..\ADC/main.c ****   /* USER CODE END 1 */
 154:..\ADC/main.c ****   
 155:..\ADC/main.c **** 
 156:..\ADC/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 157:..\ADC/main.c **** 
 158:..\ADC/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 159:..\ADC/main.c ****   
 160:..\ADC/main.c **** 
 161:..\ADC/main.c ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 162:..\ADC/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 163:..\ADC/main.c **** 
 164:..\ADC/main.c ****   NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 165:..\ADC/main.c **** 
 166:..\ADC/main.c ****   /* System interrupt init*/
 167:..\ADC/main.c **** 
 168:..\ADC/main.c ****   /* USER CODE BEGIN Init */
 169:..\ADC/main.c **** 
 170:..\ADC/main.c ****   /* USER CODE END Init */
 171:..\ADC/main.c **** 
 172:..\ADC/main.c ****   /* Configure the system clock */
 173:..\ADC/main.c ****   //SystemClock_Config();
 174:..\ADC/main.c **** 
 175:..\ADC/main.c ****   /* USER CODE BEGIN SysInit */
 176:..\ADC/main.c **** 
 177:..\ADC/main.c ****   /* USER CODE END SysInit */
 178:..\ADC/main.c **** 
 179:..\ADC/main.c ****   /* Initialize all configured peripherals */
 180:..\ADC/main.c ****   MX_GPIO_Init();
 181:..\ADC/main.c ****   MX_ADC1_Init();
 182:..\ADC/main.c ****   /* USER CODE BEGIN 2 */
 183:..\ADC/main.c ****   
 184:..\ADC/main.c ****   /* Configure ADC */
 185:..\ADC/main.c ****   /* Note: This function configures the ADC but does not enable it.           */
 186:..\ADC/main.c ****   /*       To enable it, use function "Activate_ADC()".                       */
 187:..\ADC/main.c ****   /*       This is intended to optimize power consumption:                    */
 188:..\ADC/main.c ****   /*       1. ADC configuration can be done once at the beginning             */
 189:..\ADC/main.c ****   /*          (ADC disabled, minimal power consumption)                       */
 190:..\ADC/main.c ****   /*       2. ADC enable (higher power consumption) can be done just before   */
 191:..\ADC/main.c ****   /*          ADC conversions needed.                                         */
 192:..\ADC/main.c ****   /*          Then, possible to perform successive "Activate_ADC()",          */
 193:..\ADC/main.c ****   /*          "Deactivate_ADC()", ..., without having to set again            */
 194:..\ADC/main.c ****   /*          ADC configuration.                                              */
 195:..\ADC/main.c ****   // Configure_ADC();
 196:..\ADC/main.c ****   
 197:..\ADC/main.c ****   /* Activate ADC */
 198:..\ADC/main.c ****   /* Perform ADC activation procedure to make it ready to convert. */
 199:..\ADC/main.c ****   Activate_ADC();
 200:..\ADC/main.c **** 
 201:..\ADC/main.c ****   return 0;
 202:..\ADC/main.c **** }  
 203:..\ADC/main.c **** 
 204:..\ADC/main.c **** uint16_t runConversion()
 205:..\ADC/main.c **** {
 206:..\ADC/main.c **** 
 207:..\ADC/main.c ****   /* USER CODE END 2 */
 208:..\ADC/main.c **** 
 209:..\ADC/main.c ****   /* Infinite loop */
 210:..\ADC/main.c ****   /* USER CODE BEGIN WHILE */
 211:..\ADC/main.c ****   while (1)
 212:..\ADC/main.c ****   {
 213:..\ADC/main.c **** 
 214:..\ADC/main.c ****     /* Reset status variable of ADC unitary conversion before performing      */
 215:..\ADC/main.c ****     /* a new ADC conversion start.                                            */
 216:..\ADC/main.c ****     /* Note: Optionally, for this example purpose, check ADC unitary          */
 217:..\ADC/main.c ****     /*       conversion status before starting another ADC conversion.        */
 218:..\ADC/main.c ****     
 219:..\ADC/main.c ****     if (ubAdcGrpRegularUnitaryConvStatus != 0)
 220:..\ADC/main.c ****     {
 221:..\ADC/main.c ****       ubAdcGrpRegularUnitaryConvStatus = 0;
 222:..\ADC/main.c ****     }
 223:..\ADC/main.c ****     else
 224:..\ADC/main.c ****     {
 225:..\ADC/main.c ****       /* Error: Previous action (ADC conversion not yet completed).           */
 226:..\ADC/main.c ****       LED_Blinking(LED_BLINK_ERROR);
 227:..\ADC/main.c ****     }
 228:..\ADC/main.c ****     
 229:..\ADC/main.c ****     /* Init variable containing ADC conversion data */
 230:..\ADC/main.c ****     uhADCxConvertedData = VAR_CONVERTED_DATA_INIT_VALUE;
 231:..\ADC/main.c ****     
 232:..\ADC/main.c ****     /* Perform ADC group regular conversion start, poll for conversion        */
 233:..\ADC/main.c ****     /* completion.                                                            */
 234:..\ADC/main.c ****     ConversionStartPoll_ADC_GrpRegular();
 235:..\ADC/main.c ****     
 236:..\ADC/main.c ****     /* Retrieve ADC conversion data */
 237:..\ADC/main.c ****     /* (data scale corresponds to ADC resolution: 12 bits) */
 238:..\ADC/main.c ****     uhADCxConvertedData = LL_ADC_REG_ReadConversionData12(ADC1);
 239:..\ADC/main.c ****     
 240:..\ADC/main.c ****     /* Update status variable of ADC unitary conversion */
 241:..\ADC/main.c ****     ubAdcGrpRegularUnitaryConvStatus = 1;
 242:..\ADC/main.c ****     
 243:..\ADC/main.c ****     /* Set LED depending on ADC unitary conversion status */
 244:..\ADC/main.c ****     /* - Turn-on if ADC unitary conversion is completed */
 245:..\ADC/main.c ****     /* - Turn-off if ADC unitary conversion is not completed */
 246:..\ADC/main.c ****     LED_On();
 247:..\ADC/main.c ****     
 248:..\ADC/main.c ****     /* Computation of ADC conversions raw data to physical values           */
 249:..\ADC/main.c ****     /* using LL ADC driver helper macro.                                    */
 250:..\ADC/main.c ****     uhADCxConvertedData_Voltage_mVolt = __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, uhADCxConvertedDa
 251:..\ADC/main.c ****     
 252:..\ADC/main.c ****     
 253:..\ADC/main.c ****     /* Note: ADC conversion data is stored into variable                      */
 254:..\ADC/main.c ****     /*       "uhADCxConvertedData".                                           */
 255:..\ADC/main.c ****     /*       (for debug: see variable content into watch window).             */
 256:..\ADC/main.c ****     
 257:..\ADC/main.c **** 
 258:..\ADC/main.c ****     /* USER CODE END WHILE */
 259:..\ADC/main.c **** 
 260:..\ADC/main.c ****     return uhADCxConvertedData_Voltage_mVolt;
 261:..\ADC/main.c **** 
 262:..\ADC/main.c ****     /* USER CODE BEGIN 3 */
 263:..\ADC/main.c ****   }
 264:..\ADC/main.c ****   /* USER CODE END 3 */
 265:..\ADC/main.c **** }
 266:..\ADC/main.c **** 
 267:..\ADC/main.c **** /**
 268:..\ADC/main.c ****   * @brief System Clock Configuration
 269:..\ADC/main.c ****   * @retval None
 270:..\ADC/main.c ****   */
 271:..\ADC/main.c **** void SystemClock_Config(void)
 272:..\ADC/main.c **** {
  75              		.loc 2 272 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
 273:..\ADC/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_7);
  79              		.loc 2 273 3 view .LVU11
  80              	.LBB114:
  81              	.LBI114:
  82              		.file 3 "../../..\\CubeG4\\include/stm32g4xx_ll_system.h"
   1:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
   2:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   ******************************************************************************
   3:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @file    stm32g4xx_ll_system.h
   4:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @author  MCD Application Team
   5:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   @verbatim
   7:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   ==============================================================================
   8:../../..\CubeG4\include/stm32g4xx_ll_system.h ****                      ##### How to use this driver #####
   9:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   ==============================================================================
  10:../../..\CubeG4\include/stm32g4xx_ll_system.h ****     [..]
  11:../../..\CubeG4\include/stm32g4xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:../../..\CubeG4\include/stm32g4xx_ll_system.h ****     used by user:
  13:../../..\CubeG4\include/stm32g4xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:../../..\CubeG4\include/stm32g4xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:../../..\CubeG4\include/stm32g4xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:../../..\CubeG4\include/stm32g4xx_ll_system.h ****       (+) Access to VREFBUF registers
  17:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  18:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   @endverbatim
  19:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   ******************************************************************************
  20:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @attention
  21:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
  22:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  23:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * All rights reserved.</center></h2>
  24:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
  25:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  26:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
  27:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  28:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  29:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
  30:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   ******************************************************************************
  31:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
  32:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  33:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #ifndef __STM32G4xx_LL_SYSTEM_H
  35:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define __STM32G4xx_LL_SYSTEM_H
  36:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  37:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #ifdef __cplusplus
  38:../../..\CubeG4\include/stm32g4xx_ll_system.h **** extern "C" {
  39:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif
  40:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  41:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #include "stm32g4xx.h"
  43:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  44:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @addtogroup STM32G4xx_LL_Driver
  45:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
  46:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
  47:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  48:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  49:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  50:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
  52:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
  53:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  54:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  57:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  59:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
  60:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
  61:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  62:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Defines used for position in the register */
  63:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define DBGMCU_REVID_POSITION         (uint32_t)POSITION_VAL(DBGMCU_IDCODE_REV_ID)
  64:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  65:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
  66:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief Power-down in Run mode Flash key
  67:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
  68:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define FLASH_PDKEY1                  0x04152637U /*!< Flash power down key1 */
  69:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define FLASH_PDKEY2                  0xFAFBFCFDU /*!< Flash power down key2: used with FLASH_PDKEY
  70:../../..\CubeG4\include/stm32g4xx_ll_system.h ****                                                        to unlock the RUN_PD bit in FLASH_ACR */
  71:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  72:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
  73:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
  74:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
  75:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  76:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  77:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  78:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  79:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  80:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  81:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
  82:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
  83:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  84:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  85:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
  86:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
  87:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              0x00000000U                                           /*
  88:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*
  89:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*
  90:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(FMC_Bank1_R)
  91:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*
  92:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* FMC_Bank1_R */
  93:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI            (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) /*
  94:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
  95:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
  96:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
  97:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
  98:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
  99:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG BANK MODE
 100:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 101:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 102:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1           0x00000000U               /*!< Flash Bank1 mapped at 0x0
 103:../../..\CubeG4\include/stm32g4xx_ll_system.h ****                                                                       and Flash Bank2 mapped at 0x0
 104:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2           SYSCFG_MEMRMP_FB_MODE     /*!< Flash Bank2 mapped at 0x0
 105:../../..\CubeG4\include/stm32g4xx_ll_system.h ****                                                                       and Flash Bank1 mapped at 0x0
 106:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 107:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 108:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 109:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 110:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 111:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 112:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 113:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 114:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< Enable Fast Mode Plus on 
 115:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< Enable Fast Mode Plus on 
 116:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB8_FMP)
 117:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< Enable Fast Mode Plus on 
 118:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB8_FMP */
 119:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB9_FMP)
 120:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< Enable Fast Mode Plus on 
 121:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB9_FMP */
 122:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     /*!< Enable Fast Mode Plus on 
 123:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(I2C2)
 124:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     /*!< Enable Fast Mode Plus on 
 125:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* I2C2 */
 126:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 127:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(I2C4)
 128:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C4    SYSCFG_CFGR1_I2C4_FMP     /*!< Enable Fast Mode Plus on 
 129:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* I2C4 */
 130:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 131:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 132:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 133:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 134:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 135:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 136:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 137:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U                        /*!< EXTI PORT A              
 138:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U                        /*!< EXTI PORT B              
 139:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U                        /*!< EXTI PORT C              
 140:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U                        /*!< EXTI PORT D              
 141:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U                        /*!< EXTI PORT E              
 142:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               5U                        /*!< EXTI PORT F              
 143:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               6U                        /*!< EXTI PORT G              
 144:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 145:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 146:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 147:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 148:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 149:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 150:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 151:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)((0x000FU << 16U) | 0U)  /* !< EXTI_POSITION_0
 152:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)((0x00F0U << 16U) | 0U)  /* !< EXTI_POSITION_4
 153:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)((0x0F00U << 16U) | 0U)  /* !< EXTI_POSITION_8
 154:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)((0xF000U << 16U) | 0U)  /* !< EXTI_POSITION_1
 155:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)((0x000FU << 16U) | 1U)  /* !< EXTI_POSITION_0
 156:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)((0x00F0U << 16U) | 1U)  /* !< EXTI_POSITION_4
 157:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)((0x0F00U << 16U) | 1U)  /* !< EXTI_POSITION_8
 158:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)((0xF000U << 16U) | 1U)  /* !< EXTI_POSITION_1
 159:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)((0x000FU << 16U) | 2U)  /* !< EXTI_POSITION_0
 160:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)((0x00F0U << 16U) | 2U)  /* !< EXTI_POSITION_4
 161:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)((0x0F00U << 16U) | 2U)  /* !< EXTI_POSITION_8
 162:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)((0xF000U << 16U) | 2U)  /* !< EXTI_POSITION_1
 163:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)((0x000FU << 16U) | 3U)  /* !< EXTI_POSITION_0
 164:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)((0x00F0U << 16U) | 3U)  /* !< EXTI_POSITION_4
 165:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)((0x0F00U << 16U) | 3U)  /* !< EXTI_POSITION_8
 166:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)((0xF000U << 16U) | 3U)  /* !< EXTI_POSITION_1
 167:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 168:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 169:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 170:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 171:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 172:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 173:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 174:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC             SYSCFG_CFGR2_ECCL  /*!< Enables and locks the ECC error 
 175:../../..\CubeG4\include/stm32g4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 176:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVDL  /*!< Enables and locks the PVD connec
 177:../../..\CubeG4\include/stm32g4xx_ll_system.h ****                                                                    with TIM1/8/15/16/17 Break Input
 178:../../..\CubeG4\include/stm32g4xx_ll_system.h ****                                                                    and also the PVDE and PLS bits o
 179:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM_PARITY     SYSCFG_CFGR2_SPL   /*!< Enables and locks the SRAM_PARIT
 180:../../..\CubeG4\include/stm32g4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 181:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_CLL   /*!< Enables and locks the LOCKUP out
 182:../../..\CubeG4\include/stm32g4xx_ll_system.h ****                                                                    with Break Input of TIM1/15/16/1
 183:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 184:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 185:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 186:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 187:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CCMSRAMWRP SYSCFG CCMSRAM WRP
 188:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 189:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 190:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE0         SYSCFG_SWPR_PAGE0  /*!< CCMSRAM Write protection page 0 
 191:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE1         SYSCFG_SWPR_PAGE1  /*!< CCMSRAM Write protection page 1 
 192:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE2         SYSCFG_SWPR_PAGE2  /*!< CCMSRAM Write protection page 2 
 193:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE3         SYSCFG_SWPR_PAGE3  /*!< CCMSRAM Write protection page 3 
 194:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE4         SYSCFG_SWPR_PAGE4  /*!< CCMSRAM Write protection page 4 
 195:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE5         SYSCFG_SWPR_PAGE5  /*!< CCMSRAM Write protection page 5 
 196:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE6         SYSCFG_SWPR_PAGE6  /*!< CCMSRAM Write protection page 6 
 197:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE7         SYSCFG_SWPR_PAGE7  /*!< CCMSRAM Write protection page 7 
 198:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE8         SYSCFG_SWPR_PAGE8  /*!< CCMSRAM Write protection page 8 
 199:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE9         SYSCFG_SWPR_PAGE9  /*!< CCMSRAM Write protection page 9 
 200:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(SYSCFG_SWPR_PAGE10)
 201:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE10        SYSCFG_SWPR_PAGE10 /*!< CCMSRAM Write protection page 10
 202:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE11        SYSCFG_SWPR_PAGE11 /*!< CCMSRAM Write protection page 11
 203:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE12        SYSCFG_SWPR_PAGE12 /*!< CCMSRAM Write protection page 12
 204:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE13        SYSCFG_SWPR_PAGE13 /*!< CCMSRAM Write protection page 13
 205:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE14        SYSCFG_SWPR_PAGE14 /*!< CCMSRAM Write protection page 14
 206:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE15        SYSCFG_SWPR_PAGE15 /*!< CCMSRAM Write protection page 15
 207:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE16        SYSCFG_SWPR_PAGE16 /*!< CCMSRAM Write protection page 16
 208:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE17        SYSCFG_SWPR_PAGE17 /*!< CCMSRAM Write protection page 17
 209:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE18        SYSCFG_SWPR_PAGE18 /*!< CCMSRAM Write protection page 18
 210:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE19        SYSCFG_SWPR_PAGE19 /*!< CCMSRAM Write protection page 19
 211:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE20        SYSCFG_SWPR_PAGE20 /*!< CCMSRAM Write protection page 20
 212:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE21        SYSCFG_SWPR_PAGE21 /*!< CCMSRAM Write protection page 21
 213:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE22        SYSCFG_SWPR_PAGE22 /*!< CCMSRAM Write protection page 22
 214:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE23        SYSCFG_SWPR_PAGE23 /*!< CCMSRAM Write protection page 23
 215:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE24        SYSCFG_SWPR_PAGE24 /*!< CCMSRAM Write protection page 24
 216:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE25        SYSCFG_SWPR_PAGE25 /*!< CCMSRAM Write protection page 25
 217:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE26        SYSCFG_SWPR_PAGE26 /*!< CCMSRAM Write protection page 26
 218:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE27        SYSCFG_SWPR_PAGE27 /*!< CCMSRAM Write protection page 27
 219:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE28        SYSCFG_SWPR_PAGE28 /*!< CCMSRAM Write protection page 28
 220:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE29        SYSCFG_SWPR_PAGE29 /*!< CCMSRAM Write protection page 29
 221:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE30        SYSCFG_SWPR_PAGE30 /*!< CCMSRAM Write protection page 30
 222:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE31        SYSCFG_SWPR_PAGE31 /*!< CCMSRAM Write protection page 31
 223:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* SYSCFG_SWPR_PAGE10 */
 224:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 225:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 226:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 227:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 228:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 229:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 230:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 231:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 232:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 233:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 234:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 235:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 236:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 237:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 238:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 239:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 240:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 241:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 242:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 243:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 244:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(TIM3)
 245:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1FZR1_DBG_TIM3_STOP   /*!< The counter clock o
 246:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* TIM3 */
 247:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(TIM4)
 248:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1FZR1_DBG_TIM4_STOP   /*!< The counter clock o
 249:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* TIM4 */
 250:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(TIM5)
 251:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1FZR1_DBG_TIM5_STOP   /*!< The counter clock o
 252:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* TIM5 */
 253:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1FZR1_DBG_TIM6_STOP   /*!< The counter clock o
 254:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(TIM7)
 255:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1FZR1_DBG_TIM7_STOP   /*!< The counter clock o
 256:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* TIM7 */
 257:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 258:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 259:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 260:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 261:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(I2C2)
 262:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1FZR1_DBG_I2C2_STOP   /*!< The I2C2 SMBus time
 263:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* I2C2 */
 264:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 265:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 266:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 267:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 268:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 269:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 270:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP
 271:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 272:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 273:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(I2C4)
 274:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_I2C4_STOP      DBGMCU_APB1FZR2_DBG_I2C4_STOP   /*!< The I2C4 SMBus time
 275:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* I2C4 */
 276:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 277:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 278:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 279:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 280:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 281:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 282:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 283:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZ_DBG_TIM1_STOP     /*!< The counter clock o
 284:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(TIM8)
 285:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2FZ_DBG_TIM8_STOP     /*!< The counter clock o
 286:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* TIM8 */
 287:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2FZ_DBG_TIM15_STOP    /*!< The counter clock o
 288:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZ_DBG_TIM16_STOP    /*!< The counter clock o
 289:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(TIM17)
 290:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZ_DBG_TIM17_STOP    /*!< The counter clock o
 291:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* TIM17 */
 292:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(TIM20)
 293:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM20_STOP     DBGMCU_APB2FZ_DBG_TIM20_STOP    /*!< The counter clock o
 294:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* TIM20 */
 295:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(HRTIM1)
 296:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_HRTIM1_STOP     DBGMCU_APB2FZ_DBG_HRTIM1_STOP    /*!< The counter clock
 297:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* HRTIM1 */
 298:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 299:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 300:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 301:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 302:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(VREFBUF)
 303:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 304:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 305:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 306:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          ((uint32_t)0x00000000) /*!< Voltage reference scale 0 (V
 307:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS_0      /*!< Voltage reference scale 1 (V
 308:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE2          VREFBUF_CSR_VRS_1      /*!< Voltage reference scale 2 (V
 309:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 310:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 311:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 312:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* VREFBUF */
 313:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 314:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 315:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 316:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 317:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state */
 318:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state */
 319:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states */
 320:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 321:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_4                 FLASH_ACR_LATENCY_4WS   /*!< FLASH Four wait states */
 322:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(FLASH_ACR_LATENCY_5WS)
 323:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_5                 FLASH_ACR_LATENCY_5WS   /*!< FLASH five wait state */
 324:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_6                 FLASH_ACR_LATENCY_6WS   /*!< FLASH six wait state */
 325:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_7                 FLASH_ACR_LATENCY_7WS   /*!< FLASH seven wait states */
 326:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_8                 FLASH_ACR_LATENCY_8WS   /*!< FLASH eight wait states */
 327:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_9                 FLASH_ACR_LATENCY_9WS   /*!< FLASH nine wait states */
 328:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_10                FLASH_ACR_LATENCY_10WS  /*!< FLASH ten wait states */
 329:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_11                FLASH_ACR_LATENCY_11WS  /*!< FLASH eleven wait states */
 330:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_12                FLASH_ACR_LATENCY_12WS  /*!< FLASH twelve wait states */
 331:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_13                FLASH_ACR_LATENCY_13WS  /*!< FLASH thirteen wait states 
 332:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_14                FLASH_ACR_LATENCY_14WS  /*!< FLASH fourteen wait states 
 333:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_15                FLASH_ACR_LATENCY_15WS  /*!< FLASH fifteen wait states *
 334:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* FLASH_ACR_LATENCY_5WS */
 335:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 336:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 337:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 338:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 339:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 340:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 341:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 342:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 343:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 344:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 345:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 346:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 347:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 348:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 349:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 350:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 351:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 352:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 353:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 354:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 355:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 356:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 357:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 358:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 359:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 360:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 361:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 362:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI (*)
 363:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
 364:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 365:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 366:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 367:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 368:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 369:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 370:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 371:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 372:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 373:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 374:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 375:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 376:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 377:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 378:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 379:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 380:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI (*)
 381:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
 382:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 383:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 384:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 385:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 386:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 387:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 388:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 389:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
 390:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 391:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 392:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_SetFlashBankMode
 393:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 394:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 395:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 396:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 397:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 398:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 399:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 400:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE, Bank);
 401:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 402:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 403:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 404:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 405:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_GetFlashBankMode
 406:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 407:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 408:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 409:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 410:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 411:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 412:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE));
 413:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 414:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 415:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 416:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 417:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 418:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 419:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 420:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 421:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 422:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 423:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 424:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 425:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 426:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         usage with ADC.
 427:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 428:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 429:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 430:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 431:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 432:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 433:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 434:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 435:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 436:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 437:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 438:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 439:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 440:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 441:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 442:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 443:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 444:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 445:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         usage with ADC.
 446:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 447:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 448:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 449:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 450:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 451:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 452:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 453:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 454:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 455:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 456:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 457:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 458:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 459:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 460:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 461:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 462:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
 463:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 464:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 465:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 466:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 467:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
 468:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 469:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 470:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 471:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 472:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 473:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 474:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 475:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 476:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 477:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 478:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 479:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 480:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 481:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 482:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 483:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 484:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
 485:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 486:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 487:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 488:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 489:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
 490:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 491:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 492:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 493:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 494:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 495:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 496:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 497:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 498:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 499:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 500:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 501:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 502:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 503:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 504:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 505:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 506:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 507:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 508:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 509:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 510:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 511:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 512:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 513:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 514:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 515:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 516:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 517:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 518:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 519:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 520:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 521:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 522:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 523:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 524:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 525:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 526:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 527:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 528:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 529:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 530:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 531:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 532:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 533:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 534:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 535:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 536:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 537:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 538:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 539:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 540:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 541:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 542:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 543:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 544:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 545:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 546:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 547:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 548:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 549:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 550:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 551:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 552:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 553:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 554:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 555:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 556:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 557:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 558:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 559:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 560:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 561:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 562:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 563:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 564:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 565:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 566:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 567:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 568:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 569:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 570:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 571:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 572:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 573:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 574:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 575:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 576:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 577:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 578:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 579:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 580:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 581:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 582:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 583:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 584:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 585:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 586:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 587:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 588:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 589:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 590:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 591:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 592:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 593:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 594:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 595:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 596:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 597:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 598:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 599:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 600:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 601:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 602:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 603:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 604:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 605:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 606:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 607:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 608:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 609:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 610:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 611:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 612:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 613:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 614:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 615:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 616:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 617:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 618:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 619:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 620:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 621:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 622:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 623:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 624:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 625:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL);
 626:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 627:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 628:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 629:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 630:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 631:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 632:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 633:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 634:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 635:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL);
 636:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 637:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 638:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 639:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 640:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 641:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 642:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 643:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 644:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 645:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL);
 646:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 647:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 648:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 649:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 650:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 651:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 652:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 653:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
 654:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 655:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL);
 656:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 657:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 658:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 659:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 660:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 661:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 662:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 663:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 664:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 665:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL);
 666:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 667:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 668:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 669:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 670:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 671:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 672:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 673:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 674:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 675:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL);
 676:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 677:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 678:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 679:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 680:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 681:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 682:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 683:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 684:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 685:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 686:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 687:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 688:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 689:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 690:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
 691:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG
 692:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
 693:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 694:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 695:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 696:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 697:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 698:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 699:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 700:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 701:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 702:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 703:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 704:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 705:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 706:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 707:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 708:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 709:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 710:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 711:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 712:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 713:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 714:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 715:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1
 716:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 717:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 718:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 719:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 720:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 721:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 722:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 723:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 724:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 725:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 726:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 727:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 728:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 729:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 730:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 731:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 732:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 733:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 734:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 735:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 736:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 737:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 738:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 739:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 740:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 741:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 742:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 743:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 744:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 745:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 746:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 747:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
 748:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG
 749:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
 750:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 751:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 752:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 753:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 754:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U)) >> (POSITION_VAL(Line >> 1
 755:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 756:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 757:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 758:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable CCMSRAM Erase (starts a hardware CCMSRAM erase operation. This bit is
 759:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * automatically cleared at the end of the CCMSRAM erase operation.)
 760:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 761:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register as described in
 762:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *       the Reference Manual.
 763:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  CCMER       LL_SYSCFG_EnableCCMSRAMErase
 764:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 765:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 766:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCMSRAMErase(void)
 767:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 768:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   /* Starts a hardware CCMSRAM erase operation*/
 769:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_CCMER);
 770:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 771:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 772:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 773:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Check if CCMSRAM erase operation is on going
 774:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  CCMBSY      LL_SYSCFG_IsCCMSRAMEraseOngoing
 775:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 776:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 777:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsCCMSRAMEraseOngoing(void)
 778:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 779:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_CCMBSY) == (SYSCFG_SCSR_CCMBSY)) ? 1UL : 0UL);
 780:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 781:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 782:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 783:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Set connections to TIM1/8/15/16/17 Break inputs
 784:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 785:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 786:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 787:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 788:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 789:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 790:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 791:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
 792:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 793:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 794:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 795:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 796:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 797:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 798:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 799:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 800:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 801:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Get connections to TIM1/8/15/16/17 Break inputs
 802:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 803:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 804:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 805:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 806:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 807:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 808:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 809:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
 810:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 811:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 812:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 813:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 814:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 815:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 816:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 817:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 818:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Check if SRAM parity error detected
 819:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 820:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 821:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 822:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
 823:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 824:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
 825:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 826:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 827:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 828:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Clear SRAM parity error flag
 829:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 830:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 831:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 832:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
 833:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 834:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 835:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 836:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 837:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 838:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable CCMSRAM page write protection
 839:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 840:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SWPR  PAGEx         LL_SYSCFG_EnableCCMSRAMPageWRP
 841:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  CCMSRAMWRP This parameter can be a combination of the following values:
 842:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE0
 843:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE1
 844:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE2
 845:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE3
 846:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE4
 847:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE5
 848:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE6
 849:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE7
 850:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE8
 851:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE9
 852:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE10 (*)
 853:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE11 (*)
 854:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE12 (*)
 855:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE13 (*)
 856:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE14 (*)
 857:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE15 (*)
 858:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE16 (*)
 859:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE17 (*)
 860:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE18 (*)
 861:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE19 (*)
 862:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE20 (*)
 863:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE21 (*)
 864:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE22 (*)
 865:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE23 (*)
 866:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE24 (*)
 867:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE25 (*)
 868:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE26 (*)
 869:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE27 (*)
 870:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE28 (*)
 871:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE29 (*)
 872:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE30 (*)
 873:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE31 (*)
 874:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
 875:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 876:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 877:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 878:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCMSRAMPageWRP(uint32_t CCMSRAMWRP)
 879:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 880:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->SWPR, CCMSRAMWRP);
 881:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 882:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 883:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 884:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  CCMSRAM page write protection lock prior to erase
 885:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockCCMSRAMWRP
 886:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 887:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 888:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockCCMSRAMWRP(void)
 889:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 890:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
 891:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00);
 892:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 893:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 894:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 895:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  CCMSRAM page write protection unlock prior to erase
 896:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockCCMSRAMWRP
 897:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 898:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 899:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockCCMSRAMWRP(void)
 900:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 901:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   /* unlock the write protection of the CCMER bit */
 902:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCA);
 903:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53);
 904:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 905:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 906:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 907:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
 908:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 909:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 910:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 911:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 912:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
 913:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 914:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 915:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 916:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Return the device identifier
 917:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 918:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0x0FFF (ex: device ID is 0x6415)
 919:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 920:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 921:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 922:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 923:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 924:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 925:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 926:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Return the device revision identifier
 927:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @note This field indicates the revision of the device.
 928:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 929:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 930:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 931:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 932:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 933:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> (DBGMCU_REVID_POSITION & 0x1F
 934:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 935:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 936:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 937:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 938:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
 939:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 940:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 941:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 942:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 943:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 944:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 945:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 946:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 947:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 948:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 949:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 950:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 951:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 952:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 953:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 954:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 955:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 956:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 957:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 958:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 959:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 960:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 961:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
 962:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 963:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 964:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 965:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 966:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 967:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 968:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 969:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 970:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 971:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 972:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 973:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 974:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 975:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 976:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 977:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 978:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 979:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 980:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 981:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 982:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 983:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 984:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 985:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 986:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 987:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 988:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
 989:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
 990:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
 991:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 992:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 993:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 994:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 995:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
 996:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
 997:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Set Trace pin assignment control
 998:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
 999:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1000:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1001:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1002:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1003:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1004:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1005:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1006:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1007:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1008:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1009:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1010:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1011:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1012:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1013:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1014:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1015:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1016:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1017:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1018:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1019:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1020:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1021:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1022:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1023:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1024:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1025:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1026:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1027:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1028:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1029:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1030:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1031:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1032:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1033:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1034:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
1035:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
1036:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1037:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1038:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
1039:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1040:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1041:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1042:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1043:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1044:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1045:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1046:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
1047:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1048:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1049:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1050:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1051:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1052:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR1, Periphs);
1053:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1054:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1055:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1056:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group2 peripherals)
1057:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_FreezePeriph
1058:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1059:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1060:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
1061:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1062:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1063:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1064:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1065:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1066:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR2, Periphs);
1067:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1068:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1069:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1070:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1071:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1072:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1073:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1074:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
1075:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
1076:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1077:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1078:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
1079:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1080:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1081:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1082:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1083:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1084:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1085:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1086:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
1087:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1088:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1089:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1090:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1091:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1092:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR1, Periphs);
1093:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1094:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1095:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1096:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group2 peripherals)
1097:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_UnFreezePeriph
1098:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1099:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1100:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
1101:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1102:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1103:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1104:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1105:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1106:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR2, Periphs);
1107:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1108:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1109:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1110:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1111:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1112:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1113:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1114:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP
1115:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1116:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1117:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1118:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1119:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1120:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
1121:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1122:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1123:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1124:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1125:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1126:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1127:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1128:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1129:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1130:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1131:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1132:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1133:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1134:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP
1135:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1136:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1137:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1138:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1139:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1140:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
1141:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1142:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1143:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1144:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1145:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1146:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1147:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1148:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1149:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1150:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
1151:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1152:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1153:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #if defined(VREFBUF)
1154:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
1155:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
1156:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1157:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1158:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1159:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable Internal voltage reference
1160:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
1161:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1162:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1163:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Enable(void)
1164:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1165:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1166:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1167:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1168:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1169:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable Internal voltage reference
1170:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Disable
1171:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1172:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1173:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Disable(void)
1174:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1175:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1176:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1177:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1178:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1179:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Enable high impedance (VREF+pin is high impedance)
1180:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_EnableHIZ
1181:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1182:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1183:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
1184:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1185:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1186:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1187:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1188:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1189:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Disable high impedance (VREF+pin is internally connected to the voltage reference buffe
1190:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_DisableHIZ
1191:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1192:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1193:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
1194:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1195:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1196:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1197:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1198:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1199:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Set the Voltage reference scale
1200:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_SetVoltageScaling
1201:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Scale This parameter can be one of the following values:
1202:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1203:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1204:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE2
1205:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1206:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1207:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
1208:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1209:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
1210:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1211:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1212:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1213:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Get the Voltage reference scale
1214:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_GetVoltageScaling
1215:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1216:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1217:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1218:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE2
1219:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1220:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
1221:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1222:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
1223:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1224:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1225:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1226:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Check if Voltage reference buffer is ready
1227:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRR           LL_VREFBUF_IsVREFReady
1228:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
1229:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1230:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
1231:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1232:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);
1233:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1234:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1235:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1236:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Get the trimming code for VREFBUF calibration
1237:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_GetTrimming
1238:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Between 0 and 0x3F
1239:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1240:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
1241:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1242:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
1243:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1244:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1245:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1246:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Set the trimming code for VREFBUF calibration (Tune the internal reference buffer volta
1247:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
1248:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Value Between 0 and 0x3F
1249:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1250:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1251:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
1252:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1253:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   WRITE_REG(VREFBUF->CCR, Value);
1254:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1255:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1256:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1257:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @}
1258:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1259:../../..\CubeG4\include/stm32g4xx_ll_system.h **** #endif /* VREFBUF */
1260:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1261:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1262:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @{
1263:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1264:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1265:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1266:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Set FLASH Latency
1267:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1268:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1269:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1270:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1271:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1272:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1273:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1274:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5 (*)
1275:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6 (*)
1276:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7 (*)
1277:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8 (*)
1278:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9 (*)
1279:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10 (*)
1280:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11 (*)
1281:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12 (*)
1282:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13 (*)
1283:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14 (*)
1284:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15 (*)
1285:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
1286:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1287:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval None
1288:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1289:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
  83              		.loc 3 1289 22 view .LVU12
  84              	.LVL1:
  85              	.LBB115:
1290:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1291:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
  86              		.loc 3 1291 3 view .LVU13
  87 0000 354A     		ldr	r2, .L15
  88 0002 1368     		ldr	r3, [r2]
  89 0004 23F00F03 		bic	r3, r3, #15
  90 0008 43F00703 		orr	r3, r3, #7
  91              	.LBE115:
  92              	.LBE114:
 272:..\ADC/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_7);
  93              		.loc 2 272 1 is_stmt 0 view .LVU14
  94 000c 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98              	.LBB117:
  99              	.LBB116:
 100              		.loc 3 1291 3 view .LVU15
 101 000e 1360     		str	r3, [r2]
 102              	.LVL2:
 103              		.loc 3 1291 3 view .LVU16
 104              	.LBE116:
 105              	.LBE117:
 274:..\ADC/main.c **** 
 275:..\ADC/main.c ****    if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_7)
 106              		.loc 2 275 4 is_stmt 1 view .LVU17
 107              	.LBB118:
 108              	.LBI118:
1292:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
1293:../../..\CubeG4\include/stm32g4xx_ll_system.h **** 
1294:../../..\CubeG4\include/stm32g4xx_ll_system.h **** /**
1295:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @brief  Get FLASH Latency
1296:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1297:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1298:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1299:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1300:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1301:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1302:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1303:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5 (*)
1304:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6 (*)
1305:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7 (*)
1306:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8 (*)
1307:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9 (*)
1308:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10 (*)
1309:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11 (*)
1310:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12 (*)
1311:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13 (*)
1312:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14 (*)
1313:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15 (*)
1314:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *
1315:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1316:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   */
1317:../../..\CubeG4\include/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
 109              		.loc 3 1317 26 view .LVU18
 110              	.LBB119:
1318:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
1319:../../..\CubeG4\include/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 111              		.loc 3 1319 3 view .LVU19
 112              		.loc 3 1319 21 is_stmt 0 view .LVU20
 113 0010 1368     		ldr	r3, [r2]
 114              	.LBE119:
 115              	.LBE118:
 276:..\ADC/main.c ****   {
 277:..\ADC/main.c ****     Error_Handler();  
 278:..\ADC/main.c ****   }
 279:..\ADC/main.c ****   LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 116              		.loc 2 279 3 is_stmt 1 view .LVU21
 117              	.LBB120:
 118              	.LBI120:
 119              		.file 4 "../../..\\CubeG4\\include/stm32g4xx_ll_pwr.h"
   1:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
   2:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   ******************************************************************************
   3:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @file    stm32g4xx_ll_pwr.h
   4:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @author  MCD Application Team
   5:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   ******************************************************************************
   7:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @attention
   8:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   *
   9:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * All rights reserved.</center></h2>
  11:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   *
  12:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * the "License"; You may not use this file except in compliance with the
  14:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * License. You may obtain a copy of the License at:
  15:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   *
  17:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   ******************************************************************************
  18:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
  19:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  20:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #ifndef STM32G4xx_LL_PWR_H
  22:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define STM32G4xx_LL_PWR_H
  23:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  24:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #ifdef __cplusplus
  25:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** extern "C" {
  26:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #endif
  27:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  28:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  29:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #include "stm32g4xx.h"
  30:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  31:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
  33:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
  34:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  35:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #if defined(PWR)
  36:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  37:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  38:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
  39:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
  40:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  41:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  42:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  43:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  44:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  45:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  46:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  47:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  48:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  49:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  50:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  51:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
  52:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
  53:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  54:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  55:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  56:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
  57:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
  58:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CSBF                    PWR_SCR_CSBF
  59:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF                    PWR_SCR_CWUF
  60:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF5                   PWR_SCR_CWUF5
  61:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF4                   PWR_SCR_CWUF4
  62:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF3                   PWR_SCR_CWUF3
  63:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF2                   PWR_SCR_CWUF2
  64:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF1                   PWR_SCR_CWUF1
  65:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
  66:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
  67:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
  68:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
  69:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  70:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  71:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
  72:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
  73:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUFI                    PWR_SR1_WUFI
  74:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_SBF                     PWR_SR1_SBF
  75:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF5                    PWR_SR1_WUF5
  76:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF4                    PWR_SR1_WUF4
  77:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF3                    PWR_SR1_WUF3
  78:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF2                    PWR_SR1_WUF2
  79:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF1                    PWR_SR1_WUF1
  80:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO4)
  81:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO4                   PWR_SR2_PVMO4
  82:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO4 */
  83:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO3)
  84:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO3                   PWR_SR2_PVMO3
  85:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO3 */
  86:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO2)
  87:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO2                   PWR_SR2_PVMO2
  88:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO2 */
  89:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO1)
  90:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO1                   PWR_SR2_PVMO1
  91:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO1 */
  92:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVDO                    PWR_SR2_PVDO
  93:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_VOSF                    PWR_SR2_VOSF
  94:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPF                  PWR_SR2_REGLPF
  95:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPS                  PWR_SR2_REGLPS
  96:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
  97:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
  98:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
  99:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 100:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE
 101:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 102:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 103:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR1_VOS_0)
 104:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR1_VOS_1)
 105:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 106:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 107:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 108:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 109:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR MODE PWR
 110:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 111:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 112:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP0                  (PWR_CR1_LPMS_STOP0)
 113:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP1                  (PWR_CR1_LPMS_STOP1)
 114:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                (PWR_CR1_LPMS_STANDBY)
 115:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_SHUTDOWN               (PWR_CR1_LPMS_SHUTDOWN)
 116:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 117:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 118:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 119:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 120:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVM_VDDUSB_1 Peripheral voltage monitoring
 121:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 122:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 123:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME1)
 124:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_COMP               (PWR_CR2_PVME1)     /* Monitoring VDDA vs. x.xV */
 125:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #endif
 126:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME2)
 127:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_FASTDAC            (PWR_CR2_PVME2)     /* Monitoring VDDA vs. x.xV */
 128:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #endif
 129:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME3)
 130:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_ADC                (PWR_CR2_PVME3)     /* Monitoring VDDA vs. 1.62V  */
 131:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #endif
 132:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME4)
 133:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_OPAMP_DAC          (PWR_CR2_PVME4)     /* Monitoring VDDA vs. 1x.xV   */
 134:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #endif
 135:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 136:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 137:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 138:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 139:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL
 140:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 141:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 142:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR2_PLS_LEV0)  /* VPVD0 around 2.0 V */
 143:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR2_PLS_LEV1)  /* VPVD1 around 2.2 V */
 144:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR2_PLS_LEV2)  /* VPVD2 around 2.4 V */
 145:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR2_PLS_LEV3)  /* VPVD3 around 2.5 V */
 146:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR2_PLS_LEV4)  /* VPVD4 around 2.6 V */
 147:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR2_PLS_LEV5)  /* VPVD5 around 2.8 V */
 148:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR2_PLS_LEV6)  /* VPVD6 around 2.9 V */
 149:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR2_PLS_LEV7)  /* External input analog voltage   (
 150:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 151:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 152:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 153:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 154:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP WAKEUP
 155:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 156:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 157:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CR3_EWUP1)
 158:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CR3_EWUP2)
 159:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CR3_EWUP3)
 160:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN4                 (PWR_CR3_EWUP4)
 161:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN5                 (PWR_CR3_EWUP5)
 162:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 163:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 164:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 165:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 166:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR
 167:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 168:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 169:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARG_RESISTOR_5K      ((uint32_t)0x00000000)
 170:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARGRESISTOR_1_5K     (PWR_CR4_VBRS)
 171:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 172:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 173:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 174:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 175:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO GPIO
 176:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 177:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 178:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_A                      ((uint32_t)(&(PWR->PUCRA)))
 179:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_B                      ((uint32_t)(&(PWR->PUCRB)))
 180:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_C                      ((uint32_t)(&(PWR->PUCRC)))
 181:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_D                      ((uint32_t)(&(PWR->PUCRD)))
 182:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_E                      ((uint32_t)(&(PWR->PUCRE)))
 183:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_F                      ((uint32_t)(&(PWR->PUCRF)))
 184:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_G                      ((uint32_t)(&(PWR->PUCRG)))
 185:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 186:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 187:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 188:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 189:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT
 190:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 191:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 192:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_0                  ((uint32_t)0x00000001)
 193:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_1                  ((uint32_t)0x00000002)
 194:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_2                  ((uint32_t)0x00000004)
 195:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_3                  ((uint32_t)0x00000008)
 196:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_4                  ((uint32_t)0x00000010)
 197:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_5                  ((uint32_t)0x00000020)
 198:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_6                  ((uint32_t)0x00000040)
 199:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_7                  ((uint32_t)0x00000080)
 200:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_8                  ((uint32_t)0x00000100)
 201:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_9                  ((uint32_t)0x00000200)
 202:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_10                 ((uint32_t)0x00000400)
 203:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_11                 ((uint32_t)0x00000800)
 204:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_12                 ((uint32_t)0x00001000)
 205:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_13                 ((uint32_t)0x00002000)
 206:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_14                 ((uint32_t)0x00004000)
 207:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_15                 ((uint32_t)0x00008000)
 208:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 209:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 210:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 211:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 212:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 213:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 214:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 215:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 216:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 217:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 218:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 219:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 220:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 221:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros
 222:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 223:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 224:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 225:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 226:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 227:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 228:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 229:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @retval None
 230:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 231:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 232:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 233:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 234:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 235:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 236:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @retval Register value
 237:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 238:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 239:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 240:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 241:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 242:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 243:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 244:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @}
 245:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 246:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 247:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 248:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 249:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 250:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 251:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 252:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 253:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 254:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @{
 255:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 256:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 257:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 258:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief  Switch the regulator from main mode to low-power mode
 259:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnableLowPowerRunMode
 260:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @retval None
 261:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 262:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 263:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** {
 264:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 265:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** }
 266:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 267:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 268:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief  Switch the regulator from low-power mode to main mode
 269:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_DisableLowPowerRunMode
 270:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @retval None
 271:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 272:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 273:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** {
 274:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 275:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** }
 276:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 277:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 278:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 279:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_IsEnabledLowPowerRunMode
 280:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 281:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 282:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 283:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** {
 284:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 285:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR1, PWR_CR1_LPR);
 286:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 287:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR1_LPR))?1U:0U);
 288:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 289:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** }
 290:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 291:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 292:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief  Switch from run main mode to run low-power mode.
 293:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnterLowPowerRunMode
 294:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @retval None
 295:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 296:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 297:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** {
 298:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   LL_PWR_EnableLowPowerRunMode();
 299:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** }
 300:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 301:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 302:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief  Switch from run main mode to low-power mode.
 303:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_ExitLowPowerRunMode
 304:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @retval None
 305:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 306:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 307:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** {
 308:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   LL_PWR_DisableLowPowerRunMode();
 309:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** }
 310:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** 
 311:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** /**
 312:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 313:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_SetRegulVoltageScaling
 314:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 315:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 316:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 317:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   * @retval None
 318:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   */
 319:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 120              		.loc 4 319 22 view .LVU22
 121              	.LVL3:
 122              	.LBB121:
 320:../../..\CubeG4\include/stm32g4xx_ll_pwr.h **** {
 321:../../..\CubeG4\include/stm32g4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 123              		.loc 4 321 3 view .LVU23
 124              	.LBE121:
 125              	.LBE120:
 126              	.LBB123:
 127              	.LBB124:
 128              		.file 5 "../../..\\CubeG4\\include/stm32g4xx_ll_rcc.h"
   1:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
   2:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   ******************************************************************************
   3:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @file    stm32g4xx_ll_rcc.h
   4:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @author  MCD Application Team
   5:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   ******************************************************************************
   7:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @attention
   8:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
   9:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
  12:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
  17:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   ******************************************************************************
  18:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  19:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  20:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #ifndef STM32G4xx_LL_RCC_H
  22:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define STM32G4xx_LL_RCC_H
  23:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  24:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #ifdef __cplusplus
  25:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** extern "C" {
  26:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif
  27:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  28:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #include "stm32g4xx.h"
  30:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  31:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
  33:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  34:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  35:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  36:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
  37:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  38:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  39:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  40:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  41:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  42:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
  43:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  44:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  45:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
  46:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
  47:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  48:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  49:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  50:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  51:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
  52:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  53:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Defines used to perform offsets*/
  54:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */
  55:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR        0U
  56:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR2       0x14U
  57:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  58:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
  59:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
  60:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  61:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  62:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  63:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  64:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  65:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
  66:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  67:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
  68:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
  69:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  70:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  71:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  72:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  73:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  74:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  75:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
  76:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  77:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  78:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  79:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
  80:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  81:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  82:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
  83:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  84:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  85:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** typedef struct
  86:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
  87:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  88:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  89:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  90:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  91:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  92:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  93:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
  94:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
  95:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
  96:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
  97:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
  98:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
  99:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 100:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 101:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 102:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 103:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 104:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 105:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 106:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 107:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 108:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 109:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 110:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *           HW set-up.
 111:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 112:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 113:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 114:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define HSE_VALUE    8000000U   /*!< Value of the HSE oscillator in Hz */
 115:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* HSE_VALUE */
 116:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 117:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 118:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 119:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* HSI_VALUE */
 120:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 121:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 122:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 123:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* LSE_VALUE */
 124:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 125:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 126:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 127:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* LSI_VALUE */
 128:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 129:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 130:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 131:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 132:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 133:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 134:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    48000U     /*!< Value of the I2S_CKIN, I2S and SAI1 external clock 
 135:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 136:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 137:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 138:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 139:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 140:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 141:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 142:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 143:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 144:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 145:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 146:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 147:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 148:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 149:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 150:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear */
 151:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 152:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 153:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 154:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 155:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 156:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 157:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 158:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 159:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 160:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 161:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 162:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 163:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 164:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 165:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 166:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag */
 167:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 168:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 169:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
 170:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    /*!< OBL reset flag */
 171:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
 172:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
 173:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag 
 174:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
 175:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    /*!< BOR reset flag */
 176:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 177:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 178:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 179:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 180:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 181:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 182:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 183:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 184:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 185:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 186:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 187:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 188:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 189:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 190:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 191:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 192:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 193:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 194:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 195:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 196:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 197:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 198:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 199:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 200:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 201:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 202:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 203:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 204:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 205:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 206:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 207:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 208:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 209:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 /*!< LSI selection for low s
 210:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL            /*!< LSE selection for low s
 211:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 212:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 213:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 214:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 215:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 216:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 217:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 218:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 219:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 220:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 221:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 222:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 223:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 224:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 225:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 226:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 227:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 228:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 229:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 230:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 231:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 232:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 233:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 234:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 235:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 236:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 237:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 238:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 239:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 240:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 241:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 242:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 243:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 244:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 245:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 246:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 247:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 248:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 249:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 250:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 251:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 252:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 253:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 254:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 255:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 256:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 257:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 258:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 259:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 260:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 261:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 262:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 263:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 264:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 265:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 266:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 267:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 268:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 269:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 270:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 271:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 272:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 273:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 274:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 275:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 276:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 277:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 278:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            /*!< MCO output d
 279:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      /*!< SYSCLK selec
 280:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 select
 281:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      /*!< HSE selectio
 282:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  /*!< Main PLL sel
 283:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  /*!< LSI selectio
 284:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 285:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_3                      /*!< HSI48 select
 286:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 287:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 288:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 289:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 290:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 291:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 292:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 293:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1       /*!< MCO not divided */
 294:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2       /*!< MCO divided by 2 */
 295:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4       /*!< MCO divided by 4 */
 296:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8       /*!< MCO divided by 8 */
 297:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16      /*!< MCO divided by 16 */
 298:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 299:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 300:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 301:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 302:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 303:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 304:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 305:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 306:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 307:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 308:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 309:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 310:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 311:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 312:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 313:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx_CLKSOURCE  Peripheral USART clock source selection
 314:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 315:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 316:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL << 16U)                           /
 317:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0) /
 318:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1) /
 319:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)   /
 320:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL << 16U)                           /
 321:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0) /
 322:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1) /
 323:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)   /
 324:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1      (RCC_CCIPR_USART3SEL << 16U)                           /
 325:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_0) /
 326:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_1) /
 327:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL)   /
 328:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 329:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 330:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 331:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 332:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UARTx_CLKSOURCE  Peripheral UART clock source selection
 333:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 334:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 335:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
 336:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1       (RCC_CCIPR_UART4SEL << 16U)                           /*
 337:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_0)  /*
 338:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_1)  /*
 339:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL)    /*
 340:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 341:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
 342:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1       (RCC_CCIPR_UART5SEL << 16U)                           /*
 343:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_0)  /*
 344:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_1)  /*
 345:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL)    /*
 346:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 347:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 348:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 349:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 350:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 351:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE  Peripheral LPUART clock source selection
 352:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 353:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 354:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     /*!< PCLK1 clock used as
 355:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          /*!< SYSCLK clock used a
 356:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          /*!< HSI clock used as L
 357:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            /*!< LSE clock used as L
 358:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 359:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 360:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 361:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 362:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE  Peripheral I2C clock source selection
 363:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 364:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 365:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 366:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 367:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 368:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 369:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 370:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 371:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 372:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 373:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 374:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 375:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 376:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 377:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 378:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 379:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 380:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 381:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 382:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 383:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 384:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 385:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 386:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      0x00000000U                                            /
 387:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0                                  /
 388:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1                                  /
 389:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL                                    /
 390:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 391:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 392:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 393:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 394:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1_CLKSOURCE  Peripheral SAI clock source selection
 395:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 396:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 397:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_SYSCLK       0x00000000U                                           /*
 398:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0                                   /*
 399:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL_1                                   /*
 400:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          (RCC_CCIPR_SAI1SEL_0 | RCC_CCIPR_SAI1SEL_1)           /*
 401:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 402:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 403:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 404:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 405:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S_CLKSOURCE  Peripheral I2S clock source selection
 406:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 407:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 408:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_SYSCLK       0x00000000U                                          /*!<
 409:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PLL          RCC_CCIPR_I2S23SEL_0                                 /*!<
 410:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PIN          RCC_CCIPR_I2S23SEL_1                                 /*!<
 411:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_HSI          (RCC_CCIPR_I2S23SEL_0 | RCC_CCIPR_I2S23SEL_1)        /*!<
 412:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 413:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 414:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 415:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 416:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
 417:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN_CLKSOURCE  Peripheral FDCAN clock source selection
 418:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 419:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 420:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_HSE        0x00000000U             /*!< HSE clock used as FDCAN cloc
 421:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PLL        RCC_CCIPR_FDCANSEL_0    /*!< PLL clock used as FDCAN cloc
 422:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PCLK1      RCC_CCIPR_FDCANSEL_1    /*!< PCLK1 clock used as FDCAN cl
 423:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 424:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 425:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 426:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
 427:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 428:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 429:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 430:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 431:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI48        0x00000000U             /*!< HSI48 clock used as RNG cloc
 432:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    /*!< PLL clock used as RNG clock 
 433:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 434:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 435:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 436:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 437:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 438:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 439:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 440:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48        0x00000000U             /*!< HSI48 clock used as USB cloc
 441:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    /*!< PLL clock used as USB clock 
 442:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 443:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 444:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 445:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 446:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE  Peripheral ADC clock source selection
 447:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 448:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 449:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_NONE        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 450:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_PLL         ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 451:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_SYSCLK      ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 452:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADC345SEL)
 453:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_NONE       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 454:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_PLL        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 455:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_SYSCLK     ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 456:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADC345SEL */
 457:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 458:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 459:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 460:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 461:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_QUADSPI  Peripheral QUADSPI get clock source
 462:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 463:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 464:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_SYSCLK    0x00000000U              /*!< SYSCLK used as QuadSPI clo
 465:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_HSI       RCC_CCIPR2_QSPISEL_0     /*!< HSI used as QuadSPI clock 
 466:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_PLL       RCC_CCIPR2_QSPISEL_1     /*!< PLL used as QuadSPI clock 
 467:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 468:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 469:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 470:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 471:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 472:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx Peripheral USART get clock source
 473:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 474:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 475:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection *
 476:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection *
 477:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL /*!< USART3 Clock source selection *
 478:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 479:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 480:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 481:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 482:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UARTx Peripheral UART get clock source
 483:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 484:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 485:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
 486:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE             RCC_CCIPR_UART4SEL /*!< UART4 Clock source selection */
 487:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 488:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
 489:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE             RCC_CCIPR_UART5SEL /*!< UART5 Clock source selection */
 490:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 491:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 492:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 493:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 494:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 495:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 496:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 497:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 498:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection
 499:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 500:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 501:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 502:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 503:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 504:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 505:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 506:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 507:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE              ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 508:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 509:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 510:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE              ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 511:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 512:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 513:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 514:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 515:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 516:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 517:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 518:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 519:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL /*!< LPTIM1 Clock source selection *
 520:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 521:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 522:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 523:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 524:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1  Peripheral SAI get clock source
 525:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 526:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 527:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL /*!< SAI1 Clock source selection */
 528:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 529:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 530:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 531:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 532:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S  Peripheral I2S get clock source
 533:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 534:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 535:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE              RCC_CCIPR_I2S23SEL /*!< I2S Clock source selection */
 536:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 537:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 538:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 539:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 540:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
 541:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN  Peripheral FDCAN get clock source
 542:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 543:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 544:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE             RCC_CCIPR_FDCANSEL /*!< FDCAN Clock source selection */
 545:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
 546:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 547:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 548:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 549:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 550:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 551:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 552:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 553:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 554:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< RNG Clock source selection */
 555:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 556:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 557:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 558:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 559:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 560:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 561:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 562:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< USB Clock source selection */
 563:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 564:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 565:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 566:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 567:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC  Peripheral ADC get clock source
 568:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 569:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 570:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE             ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 571:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADC345SEL_Pos)
 572:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE            ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 573:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADC345SEL_Pos */
 574:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 575:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 576:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 577:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 578:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_QUADSPI  Peripheral QUADSPI get clock source
 579:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 580:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 581:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE           RCC_CCIPR2_QSPISEL    /*!< QuadSPI Clock source selectio
 582:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 583:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 584:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 585:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 586:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 587:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 588:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 589:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 590:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 591:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 592:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 593:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 594:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 595:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 596:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 597:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 598:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL entry clock source
 599:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 600:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 601:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
 602:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL
 603:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL e
 604:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 605:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 606:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 607:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 608:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL division factor
 609:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 610:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 611:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                             
 612:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  RCC_PLLCFGR_PLLM_0                                      
 613:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  RCC_PLLCFGR_PLLM_1                                      
 614:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)               
 615:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  RCC_PLLCFGR_PLLM_2                                      
 616:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)               
 617:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)               
 618:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 619:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_9                  RCC_PLLCFGR_PLLM_3                                      
 620:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0)               
 621:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1)               
 622:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 623:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2)               
 624:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 625:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 626:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 627:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 628:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 629:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 630:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 631:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 632:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 633:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 634:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  0x00000000U            /*!< Main PLL division factor for
 635:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_0)   /*!< Main PLL division factor for
 636:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_1)   /*!< Main PLL division factor for
 637:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)     /*!< Main PLL division factor for
 638:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 639:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 640:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 641:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 642:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 643:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 644:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 645:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLPDIV_1)                                 
 646:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)           
 647:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLPDIV_2)                                 
 648:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)           
 649:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)           
 650:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 651:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLPDIV_3)                                 
 652:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)           
 653:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)           
 654:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 655:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)           
 656:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 657:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 658:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 659:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLPDIV_4)                                 
 660:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)           
 661:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)           
 662:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 663:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)           
 664:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 665:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 666:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 667:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)           
 668:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 669:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 670:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 671:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 672:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 673:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 674:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 675:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 676:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 677:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 678:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 679:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 680:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 681:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 682:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  0x00000000U             /*!< Main PLL division factor fo
 683:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_0)    /*!< Main PLL division factor fo
 684:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_1)    /*!< Main PLL division factor fo
 685:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)      /*!< Main PLL division factor fo
 686:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 687:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 688:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 689:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 690:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 691:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 692:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 693:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 694:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 695:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 696:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 697:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 698:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 699:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 700:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 701:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 702:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 703:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 704:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 705:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 706:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 707:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
 708:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 709:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, __VALUE__)
 710:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 711:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 712:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 713:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 714:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Register value
 715:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 716:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 717:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 718:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 719:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 720:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 721:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 722:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 723:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 724:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 725:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 726:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency on system domain
 727:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 728:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 729:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 730:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 731:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 732:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 733:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 734:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 735:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 736:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 737:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 738:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 739:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 740:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 741:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 742:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 743:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 744:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 745:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 746:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 747:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 748:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 749:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 750:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 751:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 752:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 753:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 754:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 755:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (
 756:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****                    ((((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U))
 757:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 758:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 759:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on ADC domain
 760:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 761:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 762:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 763:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 764:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 765:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 766:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 767:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 768:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 769:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 770:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 771:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 772:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 773:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 774:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 775:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 776:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 777:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 778:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 779:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 780:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 781:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 782:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 783:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 784:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 785:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 786:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 787:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 788:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 789:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 790:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 791:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 792:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 793:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 794:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 795:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 796:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 797:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 798:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 799:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 800:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 801:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 802:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 803:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 804:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 805:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 806:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 807:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 808:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 809:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 810:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 811:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 812:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 813:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 814:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 815:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 816:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****                    ((__PLLP__) >> RCC_PLLCFGR_PLLPDIV_Pos))
 817:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 818:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 819:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on 48M domain
 820:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 821:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 822:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 823:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 824:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 825:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 826:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 827:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 828:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 829:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 830:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 831:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 832:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 833:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 834:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 835:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 836:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 837:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 838:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 839:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 840:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 841:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 842:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 843:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 844:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 845:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 846:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 847:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 848:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
 849:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****                    ((((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U))
 850:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 851:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 852:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 853:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 854:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 855:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 856:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 857:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 858:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 859:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 860:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 861:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 862:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 863:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 864:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 865:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 866:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__) ((__SYSCLKFREQ__) >> (AHBPrescTabl
 867:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 868:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 869:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 870:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 871:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 872:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 873:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 874:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 875:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 876:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 877:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 878:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 879:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
 880:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 881:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 882:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 883:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 884:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 885:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 886:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 887:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 888:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 889:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 890:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 891:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 892:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
 893:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 894:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 895:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 896:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 897:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 898:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 899:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 900:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 901:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 902:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 903:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 904:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 905:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 906:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 907:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 908:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 909:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 910:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 911:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 912:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 913:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
 914:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
 915:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 916:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 917:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 918:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 919:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 920:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 921:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 922:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 923:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 924:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
 925:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 926:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 927:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 928:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 929:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 930:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 931:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 932:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 933:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 934:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
 935:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 936:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 937:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 938:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 939:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 940:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 941:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 942:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 943:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 944:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
 945:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 946:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 947:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 948:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 949:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 950:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 951:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 952:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 953:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 954:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
 955:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 956:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 957:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 958:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 959:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 960:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 961:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 962:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 963:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 964:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 965:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 966:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 967:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 968:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 969:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 970:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 971:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 972:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
 973:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 974:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 975:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 976:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
 977:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 978:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 979:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 980:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
 981:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
 982:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
 983:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
 984:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 985:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
 986:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 987:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
 988:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 989:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
 990:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
 991:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
 992:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
 993:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
 994:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
 995:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
 996:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 997:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
 998:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 999:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1000:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1001:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1002:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1003:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1004:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1005:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1006:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1007:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 129              		.loc 5 1007 3 is_stmt 0 view .LVU24
 130 0012 324C     		ldr	r4, .L15+4
 131              	.LBE124:
 132              	.LBE123:
 133              	.LBB126:
 134              	.LBB122:
 135              		.loc 4 321 3 view .LVU25
 136 0014 A2F5D832 		sub	r2, r2, #110592
 137 0018 1368     		ldr	r3, [r2]
 138 001a 23F4C063 		bic	r3, r3, #1536
 139 001e 43F40073 		orr	r3, r3, #512
 140 0022 1360     		str	r3, [r2]
 141              	.LVL4:
 142              		.loc 4 321 3 view .LVU26
 143              	.LBE122:
 144              	.LBE126:
 280:..\ADC/main.c ****   LL_RCC_HSI_Enable();
 145              		.loc 2 280 3 is_stmt 1 view .LVU27
 146              	.LBB127:
 147              	.LBI123:
1005:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 148              		.loc 5 1005 22 view .LVU28
 149              	.LBB125:
 150              		.loc 5 1007 3 view .LVU29
 151 0024 2368     		ldr	r3, [r4]
 152 0026 43F48073 		orr	r3, r3, #256
 153 002a 2360     		str	r3, [r4]
 154              	.L5:
 155              	.LBE125:
 156              	.LBE127:
 281:..\ADC/main.c **** 
 282:..\ADC/main.c ****    /* Wait till HSI is ready */
 283:..\ADC/main.c ****   while(LL_RCC_HSI_IsReady() != 1)
 284:..\ADC/main.c ****   {
 285:..\ADC/main.c ****     
 286:..\ADC/main.c ****   }
 157              		.loc 2 286 3 discriminator 1 view .LVU30
 158              	.LBB128:
 159              	.LBI128:
1008:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1009:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1010:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1011:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1012:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1013:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1014:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1015:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1016:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1017:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1018:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1019:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1020:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1021:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1022:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1023:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1024:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1025:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 160              		.loc 5 1025 26 discriminator 1 view .LVU31
 161              	.LBB129:
1026:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1027:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 162              		.loc 5 1027 3 discriminator 1 view .LVU32
 163              		.loc 5 1027 12 is_stmt 0 discriminator 1 view .LVU33
 164 002c 2368     		ldr	r3, [r4]
 165              		.loc 5 1027 71 discriminator 1 view .LVU34
 166 002e 5A05     		lsls	r2, r3, #21
 167 0030 FCD5     		bpl	.L5
 168              	.LBE129:
 169              	.LBE128:
 287:..\ADC/main.c ****   LL_RCC_HSI_SetCalibTrimming(64);
 170              		.loc 2 287 3 is_stmt 1 view .LVU35
 171              	.LBB130:
 172              	.LBI130:
1028:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1029:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1030:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1031:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1032:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1033:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1034:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1035:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1036:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1037:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1038:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1039:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1040:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1041:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1042:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1043:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1044:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1045:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
1046:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1047:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1048:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1049:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1050:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1051:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 173              		.loc 5 1051 22 view .LVU36
 174              	.LVL5:
 175              	.LBB131:
1052:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1053:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 176              		.loc 5 1053 3 view .LVU37
 177 0032 6368     		ldr	r3, [r4, #4]
 178 0034 23F0FE43 		bic	r3, r3, #2130706432
 179 0038 43F08043 		orr	r3, r3, #1073741824
 180 003c 6360     		str	r3, [r4, #4]
 181              	.LVL6:
 182              		.loc 5 1053 3 is_stmt 0 view .LVU38
 183              	.LBE131:
 184              	.LBE130:
 288:..\ADC/main.c ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 75, LL_RCC_PLLR_DIV_2);
 185              		.loc 2 288 3 is_stmt 1 view .LVU39
 186              	.LBB132:
 187              	.LBI132:
1054:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1055:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1056:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1057:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1058:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1059:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1060:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1061:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1062:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1063:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1064:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1065:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1066:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1067:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
1068:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1069:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1070:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
1071:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
1072:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1073:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1074:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1075:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI48
1076:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
1077:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1078:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1079:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
1080:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1081:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1082:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1083:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1084:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1085:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI48
1086:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
1087:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1088:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1089:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
1090:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1091:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1092:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1093:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1094:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1095:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
1096:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
1097:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1098:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1099:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
1100:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1101:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
1102:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1103:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1104:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1105:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
1106:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
1107:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
1108:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1109:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
1110:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1111:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
1112:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1113:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1114:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1115:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
1116:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1117:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1118:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1119:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
1120:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1121:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1122:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1123:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1124:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1125:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1126:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1127:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1128:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1129:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1130:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1131:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1132:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1133:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1134:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1135:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1136:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1137:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1138:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1139:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1140:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1141:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1142:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1143:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1144:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1145:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1146:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1147:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1148:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1149:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1150:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1151:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1152:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1153:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1154:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1155:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1156:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1157:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1158:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1159:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1160:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1161:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1162:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1163:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1164:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1165:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1166:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1167:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1168:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1169:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1170:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1171:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1172:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1173:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1174:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1175:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1176:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1177:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1178:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1179:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1180:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1181:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1182:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1183:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1184:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1185:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1186:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1187:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1188:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1189:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1190:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1191:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1192:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1193:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1194:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1195:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1196:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1197:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1198:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1199:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1200:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1201:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1202:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1203:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1204:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1205:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1206:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
1207:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1208:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1209:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1210:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1211:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1212:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1213:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1214:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1215:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1216:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1217:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1218:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1219:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1220:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1221:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
1222:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1223:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1224:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1225:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1226:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1227:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1228:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1229:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1230:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1231:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1232:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1233:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1234:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1235:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
1236:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1237:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1238:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1239:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
1240:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1241:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1242:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1243:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1244:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1245:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1246:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1247:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1248:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1249:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1250:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1251:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1252:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1253:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1254:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1255:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1256:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1257:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1258:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1259:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1260:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1261:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1262:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1263:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1264:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1265:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1266:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1267:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1268:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1269:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
1270:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1271:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1272:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1273:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
1274:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1275:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1276:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1277:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
1278:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1279:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1280:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1281:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable Low speed clock
1282:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
1283:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1284:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1285:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
1286:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1287:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1288:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1289:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1290:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1291:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable Low speed clock
1292:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
1293:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1294:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1295:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
1296:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1297:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1298:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1299:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1300:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1301:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
1302:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
1303:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1304:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1305:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1306:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1307:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1308:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
1309:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1310:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
1311:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1312:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1313:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1314:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get Low speed clock selection
1315:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
1316:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1317:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1318:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1319:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1320:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
1321:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1322:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
1323:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1324:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1325:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1326:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
1327:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1328:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1329:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1330:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
1331:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1332:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1333:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1334:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure the system clock source
1335:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1336:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1337:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1338:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1339:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1340:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1341:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1342:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1343:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1344:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1345:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1346:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1347:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1348:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get the system clock source
1349:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1350:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1351:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1352:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1353:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1354:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1355:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1356:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1357:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1358:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1359:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1360:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1361:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1362:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1363:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1364:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1365:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1366:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1367:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1368:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1369:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1370:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1371:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1372:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1373:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1374:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1375:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1376:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1377:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1378:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1379:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1380:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1381:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1382:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1383:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1384:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1385:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1386:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1387:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1388:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1389:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1390:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1391:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1392:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1393:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
1394:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1395:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1396:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1397:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1398:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1399:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1400:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1401:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1402:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1403:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1404:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1405:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1406:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1407:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1408:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1409:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
1410:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1411:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1412:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1413:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1414:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1415:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1416:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1417:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1418:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1419:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1420:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1421:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1422:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1423:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1424:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1425:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1426:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1427:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1428:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1429:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1430:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1431:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1432:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1433:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1434:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1435:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1436:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1437:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1438:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1439:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1440:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1441:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1442:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1443:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1444:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1445:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1446:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1447:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1448:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1449:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1450:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1451:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1452:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1453:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1454:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1455:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1456:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1457:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1458:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1459:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1460:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1461:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1462:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
1463:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1464:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1465:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1466:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
1467:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1468:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1469:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1470:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure MCOx
1471:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1472:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
1473:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1474:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1475:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1476:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1477:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1478:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48
1479:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1480:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1481:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1482:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1483:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1484:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1485:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1486:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1487:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1488:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
1489:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1490:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1491:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1492:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1493:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1494:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1495:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1496:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1497:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1498:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
1499:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1500:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1501:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1502:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
1503:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1504:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1505:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1506:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1507:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
1508:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1509:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
1510:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1511:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1512:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1513:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1514:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1515:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1516:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1517:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1
1518:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
1519:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
1520:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
1521:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1522:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1523:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1524:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1525:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
1526:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1527:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1528:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(UART4)
1529:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1530:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure UARTx clock source
1531:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_SetUARTClockSource
1532:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  UARTxSource This parameter can be one of the following values:
1533:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 (*)
1534:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK (*)
1535:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI (*)
1536:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE (*)
1537:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 (*)
1538:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK (*)
1539:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI (*)
1540:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
1541:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1542:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1543:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1544:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1545:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
1546:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1547:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (UARTxSource >> 16U), (UARTxSource & 0x0000FFFFU));
1548:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1549:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* UART4 */
1550:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1551:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1552:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
1553:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
1554:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
1555:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1556:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1557:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1558:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1559:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1560:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1561:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
1562:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1563:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
1564:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1565:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1566:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1567:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1568:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
1569:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1570:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1571:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1572:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1573:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
1574:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
1575:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
1576:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
1577:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
1578:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
1579:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
1580:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
1581:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
1582:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1583:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1584:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1585:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1586:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1587:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1588:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
1589:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(*reg, 3UL << ((I2CxSource & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2C
1590:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1591:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1592:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1593:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
1594:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIM1SEL     LL_RCC_SetLPTIMClockSource
1595:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
1596:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1597:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1598:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1599:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1600:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1601:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1602:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
1603:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1604:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
1605:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1606:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1607:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1608:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure SAIx clock source
1609:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_SetSAIClockSource
1610:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
1611:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_SYSCLK
1612:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
1613:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
1614:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
1615:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1616:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1617:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1618:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1619:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
1620:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1621:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
1622:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1623:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1624:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1625:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure I2S clock source
1626:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S23SEL      LL_RCC_SetI2SClockSource
1627:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1628:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1629:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PLL
1630:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1631:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_HSI
1632:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1633:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1634:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1635:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1636:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S23SEL, I2SxSource);
1637:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1638:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1639:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
1640:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1641:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure FDCAN clock source
1642:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        FDCANSEL      LL_RCC_SetFDCANClockSource
1643:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  FDCANxSource This parameter can be one of the following values:
1644:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
1645:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL
1646:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
1647:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1648:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1649:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource)
1650:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1651:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_FDCANSEL, FDCANxSource);
1652:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1653:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
1654:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1655:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1656:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure RNG clock source
1657:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetRNGClockSource
1658:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
1659:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1660:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1661:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1662:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1663:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
1664:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1665:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, RNGxSource);
1666:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1667:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1668:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1669:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure USB clock source
1670:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetUSBClockSource
1671:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1672:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1673:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1674:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1675:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1676:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1677:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1678:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);
1679:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1680:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1681:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1682:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1683:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADC12SEL         LL_RCC_SetADCClockSource\n
1684:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         CCIPR        ADC345SEL        LL_RCC_SetADCClockSource
1685:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1686:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_NONE
1687:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_PLL
1688:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_SYSCLK
1689:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_NONE   (*)
1690:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_PLL    (*)
1691:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_SYSCLK (*)
1692:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1693:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1694:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1695:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1696:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1697:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1698:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << 
1699:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1700:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1701:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(QUADSPI)
1702:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1703:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure QUADSPI clock source
1704:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR2         QSPISEL     LL_RCC_SetQUADSPIClockSource
1705:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1706:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
1707:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_HSI
1708:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_PLL
1709:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1710:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1711:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetQUADSPIClockSource(uint32_t Source)
1712:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1713:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_QSPISEL, Source);
1714:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1715:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* QUADSPI */
1716:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1717:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1718:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1719:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_GetUSARTClockSource
1720:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1721:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
1722:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
1723:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE
1724:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1725:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
1726:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1727:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1728:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1729:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1730:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1731:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1732:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1733:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1
1734:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
1735:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
1736:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
1737:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1738:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1739:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1740:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
1741:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1742:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1743:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(UART4)
1744:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1745:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get UARTx clock source
1746:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_GetUARTClockSource
1747:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  UARTx This parameter can be one of the following values:
1748:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE (*)
1749:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE (*)
1750:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1751:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 (*)
1752:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK (*)
1753:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI (*)
1754:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE (*)
1755:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 (*)
1756:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK (*)
1757:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI (*)
1758:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
1759:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1760:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1761:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1762:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
1763:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1764:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
1765:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1766:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* UART4 */
1767:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1768:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1769:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
1770:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
1771:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
1772:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
1773:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1774:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1775:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1776:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1777:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1778:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1779:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
1780:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1781:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
1782:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1783:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1784:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1785:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1786:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
1787:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1788:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1789:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE
1790:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
1791:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE (*)
1792:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1793:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1794:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1795:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1796:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1797:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1798:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
1799:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
1800:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
1801:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
1802:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
1803:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
1804:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
1805:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
1806:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
1807:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1808:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1809:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****  */
1810:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1811:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1812:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   __IO const uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2Cx >> 24U));
1813:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(*reg, 3UL << ((I2Cx & 0x001F0000U) >> 16U)) >> ((I2Cx & 0x001F0000U) 
1814:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1815:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1816:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1817:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
1818:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
1819:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
1820:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
1821:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1822:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1823:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1824:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1825:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1826:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1827:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
1828:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1829:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPTIMx));
1830:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1831:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1832:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1833:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get SAIx clock source
1834:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_GetSAIClockSource
1835:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
1836:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE
1837:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1838:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1839:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1840:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_SYSCLK
1841:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
1842:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
1843:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
1844:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1845:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1846:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1847:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
1848:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1849:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
1850:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1851:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1852:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1853:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1854:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S23SEL      LL_RCC_GetI2SClockSource
1855:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1856:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE
1857:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1858:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1859:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PLL
1860:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1861:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_HSI
1862:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1863:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1864:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1865:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, I2Sx));
1866:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1867:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1868:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
1869:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1870:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get FDCANx clock source
1871:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        FDCANSEL      LL_RCC_GetFDCANClockSource
1872:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  FDCANx This parameter can be one of the following values:
1873:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE
1874:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1875:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
1876:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL
1877:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
1878:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1879:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1880:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx)
1881:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1882:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, FDCANx));
1883:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1884:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
1885:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1886:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1887:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get RNGx clock source
1888:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetRNGClockSource
1889:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
1890:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
1891:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1892:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1893:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1894:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1895:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
1896:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1897:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
1898:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1899:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1900:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1901:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get USBx clock source
1902:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
1903:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1904:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1905:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1906:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1907:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1908:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1909:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1910:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1911:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USBx));
1912:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1913:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1914:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1915:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1916:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
1917:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1918:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE
1919:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE        (*)
1920:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1921:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_NONE
1922:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_PLL
1923:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_SYSCLK
1924:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_NONE   (*)
1925:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_PLL    (*)
1926:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_SYSCLK (*)
1927:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *
1928:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1929:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1930:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1931:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1932:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, 3UL << ((ADCx & 0x001F0000U) >> 16U)) >> ((ADCx & 0x001F0
1933:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1934:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1935:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #if defined(QUADSPI)
1936:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1937:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get QUADSPI clock source
1938:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR2         QSPISEL     LL_RCC_GetQUADSPIClockSource
1939:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  QUADSPIx This parameter can be one of the following values:
1940:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE
1941:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1942:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
1943:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_HSI
1944:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_PLL
1945:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1946:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetQUADSPIClockSource(uint32_t QUADSPIx)
1947:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1948:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, QUADSPIx));
1949:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1950:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** #endif /* QUADSPI */
1951:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1952:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
1953:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1954:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1955:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1956:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
1957:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1958:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1959:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1960:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1961:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
1962:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
1963:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
1964:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
1965:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1966:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1967:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1968:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1969:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1970:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1971:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1972:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1973:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1974:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
1975:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1976:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1977:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1978:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1979:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
1980:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1981:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1982:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1983:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1984:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1985:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1986:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
1987:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1988:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
1989:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
1990:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
1991:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
1992:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable RTC
1993:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
1994:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
1995:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
1996:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1997:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
1998:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1999:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2000:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2001:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2002:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable RTC
2003:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2004:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2005:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2006:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2007:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2008:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2009:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2010:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2011:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2012:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2013:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
2014:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2015:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2016:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2017:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2018:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);
2019:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2020:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2021:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2022:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2023:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2024:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2025:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2026:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2027:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2028:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2029:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2030:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2031:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2032:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2033:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2034:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2035:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2036:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2037:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2038:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2039:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2040:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2041:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2042:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @}
2043:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2044:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2045:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2046:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2047:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @{
2048:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2049:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2050:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2051:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL
2052:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2053:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2054:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2055:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2056:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2057:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
2058:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2059:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2060:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2061:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL
2062:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2063:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2064:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2065:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2066:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2067:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2068:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2069:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2070:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2071:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2072:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Check if PLL Ready
2073:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2074:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2075:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2076:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2077:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2078:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
2079:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2080:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2081:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2082:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2083:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL
2084:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       is disabled.
2085:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled.
2086:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2087:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
2088:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
2089:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
2090:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2091:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2092:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2093:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2094:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2095:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2096:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2097:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2098:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2099:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2100:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2101:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2102:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2103:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2104:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2105:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2106:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2107:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2108:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2109:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2110:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2111:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2112:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
2113:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2114:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2115:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2116:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2117:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2118:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2119:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
 188              		.loc 5 2119 22 view .LVU40
 189              	.LBB133:
2120:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2121:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
 190              		.loc 5 2121 3 view .LVU41
 191 003e E268     		ldr	r2, [r4, #12]
 192 0040 274B     		ldr	r3, .L15+8
 193 0042 1340     		ands	r3, r3, r2
 194 0044 43F49643 		orr	r3, r3, #19200
 195 0048 43F03203 		orr	r3, r3, #50
 196 004c E360     		str	r3, [r4, #12]
 197              	.LVL7:
 198              		.loc 5 2121 3 is_stmt 0 view .LVU42
 199              	.LBE133:
 200              	.LBE132:
 289:..\ADC/main.c ****   LL_RCC_PLL_EnableDomain_SYS();
 201              		.loc 2 289 3 is_stmt 1 view .LVU43
 202              	.LBB134:
 203              	.LBI134:
2122:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
2123:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2124:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2125:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2126:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for ADC domain clock
2127:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL
2128:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       is disabled.
2129:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled.
2130:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_ADC\n
2131:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_ADC\n
2132:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_ADC\n
2133:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLPDIV       LL_RCC_PLL_ConfigDomain_ADC
2134:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2135:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2136:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2137:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2138:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2139:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2140:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2141:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2142:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2143:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2144:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2145:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2146:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2147:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2148:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2149:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2150:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2151:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2152:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2153:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2154:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2155:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2156:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
2157:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2158:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2159:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2160:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2161:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2162:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2163:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2164:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2165:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2166:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2167:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2168:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2169:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2170:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
2171:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2172:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2173:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2174:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2175:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2176:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2177:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2178:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2179:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2180:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2181:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2182:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2183:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2184:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2185:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2186:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2187:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2188:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2189:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2190:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2191:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2192:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
2193:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2194:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2195:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2196:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for 48Mhz domain clock
2197:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
2198:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       is disabled.
2199:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled.
2200:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
2201:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
2202:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
2203:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
2204:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
2205:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2206:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2207:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2208:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2209:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2210:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2211:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2212:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2213:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2214:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2215:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2216:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2217:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2218:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2219:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2220:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2221:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2222:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2223:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2224:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2225:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2226:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2227:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
2228:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2229:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2230:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2231:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2232:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2233:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2234:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2235:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2236:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2237:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
2238:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2239:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2240:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2241:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL clock source
2242:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
2243:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @param PLLSource This parameter can be one of the following values:
2244:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2245:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2246:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2247:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2248:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2249:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
2250:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2251:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
2252:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2253:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2254:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2255:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
2256:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
2257:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2258:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2259:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2260:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2261:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2262:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
2263:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2264:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
2265:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2266:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2267:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2268:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
2269:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
2270:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 8 and Max_Data = 127
2271:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2272:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
2273:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2274:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
2275:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2276:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2277:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2278:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
2279:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note Used for PLLADCCLK (ADC clock)
2280:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPDIV       LL_RCC_PLL_GetP\n
2281:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP          LL_RCC_PLL_GetP
2282:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2283:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2284:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2285:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2286:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2287:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2288:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2289:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2290:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2291:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2292:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2293:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2294:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2295:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2296:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
2297:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2298:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2299:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2300:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2301:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2302:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2303:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2304:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2305:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2306:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2307:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2308:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2309:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2310:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2311:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2312:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2313:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2314:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
2315:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2316:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t) ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) != 0U) ? READ_BIT(RCC->PLLCFGR, R
2317:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2318:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2319:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2320:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
2321:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note Used for PLL48M1CLK selected for USB, RNG (48 MHz clock)
2322:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
2323:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2324:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2325:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2326:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2327:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2328:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2329:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
2330:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2331:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
2332:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2333:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2334:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2335:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
2336:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note Used for PLLCLK (system clock)
2337:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
2338:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2339:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2340:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2341:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2342:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2343:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2344:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
2345:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2346:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
2347:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2348:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2349:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2350:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
2351:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
2352:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2353:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2354:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2355:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2356:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2357:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2358:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2359:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2360:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2361:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2362:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2363:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2364:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2365:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2366:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2367:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2368:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2369:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2370:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
2371:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2372:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
2373:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2374:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2375:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2376:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on ADC domain clock
2377:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
2378:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2379:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2380:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
2381:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2382:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
2383:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2384:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2385:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2386:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on ADC domain clock
2387:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
2388:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       clock
2389:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
2390:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       not used,  should be 0
2391:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_ADC
2392:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2393:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2394:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)
2395:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2396:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
2397:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2398:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2399:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2400:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on 48MHz domain clock
2401:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_48M
2402:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2403:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2404:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)
2405:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2406:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
2407:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2408:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2409:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2410:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on 48MHz domain clock
2411:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
2412:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       clock
2413:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
2414:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   *       not used,  should be 0
2415:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_48M
2416:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2417:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2418:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)
2419:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2420:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
2421:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
2422:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** 
2423:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** /**
2424:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SYSCLK domain
2425:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
2426:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   * @retval None
2427:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   */
2428:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
 204              		.loc 5 2428 22 view .LVU44
 205              	.LBB135:
2429:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
2430:../../..\CubeG4\include/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 206              		.loc 5 2430 3 view .LVU45
 207 004e E368     		ldr	r3, [r4, #12]
 208 0050 43F08073 		orr	r3, r3, #16777216
 209 0054 E360     		str	r3, [r4, #12]
 210              	.LBE135:
 211              	.LBE134:
 290:..\ADC/main.c ****   LL_RCC_PLL_Enable();
 212              		.loc 2 290 3 view .LVU46
 213              	.LBB136:
 214              	.LBI136:
2055:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 215              		.loc 5 2055 22 view .LVU47
 216              	.LBB137:
2057:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 217              		.loc 5 2057 3 view .LVU48
 218 0056 2368     		ldr	r3, [r4]
 219 0058 43F08073 		orr	r3, r3, #16777216
 220 005c 2360     		str	r3, [r4]
 221              	.L6:
 222              	.LBE137:
 223              	.LBE136:
 291:..\ADC/main.c **** 
 292:..\ADC/main.c ****    /* Wait till PLL is ready */
 293:..\ADC/main.c ****   while(LL_RCC_PLL_IsReady() != 1)
 294:..\ADC/main.c ****   {
 295:..\ADC/main.c ****     
 296:..\ADC/main.c ****   }
 224              		.loc 2 296 3 discriminator 1 view .LVU49
 225              	.LBB138:
 226              	.LBI138:
2076:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 227              		.loc 5 2076 26 discriminator 1 view .LVU50
 228              	.LBB139:
2078:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 229              		.loc 5 2078 3 discriminator 1 view .LVU51
2078:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 230              		.loc 5 2078 12 is_stmt 0 discriminator 1 view .LVU52
 231 005e 2368     		ldr	r3, [r4]
2078:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 232              		.loc 5 2078 71 discriminator 1 view .LVU53
 233 0060 9B01     		lsls	r3, r3, #6
 234 0062 FCD5     		bpl	.L6
 235              	.LBE139:
 236              	.LBE138:
 297:..\ADC/main.c ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 237              		.loc 2 297 3 is_stmt 1 view .LVU54
 238              	.LBB140:
 239              	.LBI140:
1342:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 240              		.loc 5 1342 22 view .LVU55
 241              	.LVL8:
 242              	.LBB141:
1344:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 243              		.loc 5 1344 3 view .LVU56
 244 0064 A368     		ldr	r3, [r4, #8]
 245 0066 43F00303 		orr	r3, r3, #3
 246 006a A360     		str	r3, [r4, #8]
 247              	.LVL9:
1344:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 248              		.loc 5 1344 3 is_stmt 0 view .LVU57
 249              	.LBE141:
 250              	.LBE140:
 298:..\ADC/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 251              		.loc 2 298 3 is_stmt 1 view .LVU58
 252              	.LBB142:
 253              	.LBI142:
1375:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 254              		.loc 5 1375 22 view .LVU59
 255              	.LBB143:
1377:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 256              		.loc 5 1377 3 view .LVU60
 257 006c A368     		ldr	r3, [r4, #8]
 258 006e 23F0F003 		bic	r3, r3, #240
 259 0072 43F08003 		orr	r3, r3, #128
 260 0076 A360     		str	r3, [r4, #8]
 261              	.L7:
 262              	.LBE143:
 263              	.LBE142:
 299:..\ADC/main.c **** 
 300:..\ADC/main.c ****    /* Wait till System clock is ready */
 301:..\ADC/main.c ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 302:..\ADC/main.c ****   {
 303:..\ADC/main.c ****   
 304:..\ADC/main.c ****   }
 264              		.loc 2 304 3 discriminator 1 view .LVU61
 265              	.LBB144:
 266              	.LBI144:
1355:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 267              		.loc 5 1355 26 discriminator 1 view .LVU62
 268              	.LBB145:
1357:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 269              		.loc 5 1357 3 discriminator 1 view .LVU63
1357:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 270              		.loc 5 1357 21 is_stmt 0 discriminator 1 view .LVU64
 271 0078 A368     		ldr	r3, [r4, #8]
1357:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 272              		.loc 5 1357 10 discriminator 1 view .LVU65
 273 007a 03F00C03 		and	r3, r3, #12
 274              	.LBE145:
 275              	.LBE144:
 301:..\ADC/main.c ****   {
 276              		.loc 2 301 8 discriminator 1 view .LVU66
 277 007e 0C2B     		cmp	r3, #12
 278 0080 FAD1     		bne	.L7
 305:..\ADC/main.c ****   /* Insure 1s transition state at intermediate medium speed clock based on DWT */
 306:..\ADC/main.c ****   CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 279              		.loc 2 306 3 is_stmt 1 view .LVU67
 280              		.loc 2 306 20 is_stmt 0 view .LVU68
 281 0082 184A     		ldr	r2, .L15+12
 282 0084 D368     		ldr	r3, [r2, #12]
 283 0086 43F08073 		orr	r3, r3, #16777216
 284 008a D360     		str	r3, [r2, #12]
 307:..\ADC/main.c ****   DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 285              		.loc 2 307 3 is_stmt 1 view .LVU69
 286              		.loc 2 307 13 is_stmt 0 view .LVU70
 287 008c 164B     		ldr	r3, .L15+16
 288 008e 1A68     		ldr	r2, [r3]
 289 0090 42F00102 		orr	r2, r2, #1
 290 0094 1A60     		str	r2, [r3]
 308:..\ADC/main.c ****   DWT->CYCCNT = 0;
 291              		.loc 2 308 3 is_stmt 1 view .LVU71
 292              		.loc 2 308 15 is_stmt 0 view .LVU72
 293 0096 0022     		movs	r2, #0
 294 0098 5A60     		str	r2, [r3, #4]
 309:..\ADC/main.c ****   while(DWT->CYCCNT < 100);
 295              		.loc 2 309 3 is_stmt 1 view .LVU73
 296              	.L8:
 297              		.loc 2 309 27 discriminator 1 view .LVU74
 298              		.loc 2 309 12 is_stmt 0 discriminator 1 view .LVU75
 299 009a 5A68     		ldr	r2, [r3, #4]
 300              		.loc 2 309 8 discriminator 1 view .LVU76
 301 009c 632A     		cmp	r2, #99
 302 009e FCD9     		bls	.L8
 310:..\ADC/main.c ****   /* Set AHB prescaler*/
 311:..\ADC/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 303              		.loc 2 311 3 is_stmt 1 view .LVU77
 304              	.LVL10:
 305              	.LBB146:
 306              	.LBI146:
1375:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 307              		.loc 5 1375 22 view .LVU78
 308              	.LBB147:
1377:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 309              		.loc 5 1377 3 view .LVU79
 310 00a0 A368     		ldr	r3, [r4, #8]
 311              	.LBE147:
 312              	.LBE146:
 312:..\ADC/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 313:..\ADC/main.c ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 314:..\ADC/main.c ****   LL_Init1msTick(150000000);
 313              		.loc 2 314 3 is_stmt 0 view .LVU80
 314 00a2 1248     		ldr	r0, .L15+20
 315              	.LBB149:
 316              	.LBB148:
1377:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 317              		.loc 5 1377 3 view .LVU81
 318 00a4 23F0F003 		bic	r3, r3, #240
 319 00a8 A360     		str	r3, [r4, #8]
 320              	.LVL11:
1377:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 321              		.loc 5 1377 3 view .LVU82
 322              	.LBE148:
 323              	.LBE149:
 312:..\ADC/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 324              		.loc 2 312 3 is_stmt 1 view .LVU83
 325              	.LBB150:
 326              	.LBI150:
1391:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 327              		.loc 5 1391 22 view .LVU84
 328              	.LBB151:
1393:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 329              		.loc 5 1393 3 view .LVU85
 330 00aa A368     		ldr	r3, [r4, #8]
 331 00ac 23F4E063 		bic	r3, r3, #1792
 332 00b0 A360     		str	r3, [r4, #8]
 333              	.LVL12:
1393:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 334              		.loc 5 1393 3 is_stmt 0 view .LVU86
 335              	.LBE151:
 336              	.LBE150:
 313:..\ADC/main.c ****   LL_Init1msTick(150000000);
 337              		.loc 2 313 3 is_stmt 1 view .LVU87
 338              	.LBB152:
 339              	.LBI152:
1407:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 340              		.loc 5 1407 22 view .LVU88
 341              	.LBB153:
1409:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 342              		.loc 5 1409 3 view .LVU89
 343 00b2 A368     		ldr	r3, [r4, #8]
 344 00b4 23F46053 		bic	r3, r3, #14336
 345 00b8 A360     		str	r3, [r4, #8]
 346              	.LVL13:
1409:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 347              		.loc 5 1409 3 is_stmt 0 view .LVU90
 348              	.LBE153:
 349              	.LBE152:
 350              		.loc 2 314 3 is_stmt 1 view .LVU91
 351 00ba FFF7FEFF 		bl	LL_Init1msTick
 352              	.LVL14:
 315:..\ADC/main.c ****   LL_SetSystemCoreClock(150000000);
 353              		.loc 2 315 3 view .LVU92
 354 00be 0B48     		ldr	r0, .L15+20
 355 00c0 FFF7FEFF 		bl	LL_SetSystemCoreClock
 356              	.LVL15:
 316:..\ADC/main.c ****   LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 357              		.loc 2 316 3 view .LVU93
 358              	.LBB154:
 359              	.LBI154:
1696:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** {
 360              		.loc 5 1696 22 view .LVU94
 361              	.LBB155:
1698:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 362              		.loc 5 1698 3 view .LVU95
 363 00c4 D4F88830 		ldr	r3, [r4, #136]
 364 00c8 23F04053 		bic	r3, r3, #805306368
 365 00cc 43F00053 		orr	r3, r3, #536870912
 366 00d0 C4F88830 		str	r3, [r4, #136]
 367              	.LVL16:
1698:../../..\CubeG4\include/stm32g4xx_ll_rcc.h **** }
 368              		.loc 5 1698 3 is_stmt 0 view .LVU96
 369              	.LBE155:
 370              	.LBE154:
 317:..\ADC/main.c **** }
 371              		.loc 2 317 1 view .LVU97
 372 00d4 10BD     		pop	{r4, pc}
 373              	.L16:
 374 00d6 00BF     		.align	2
 375              	.L15:
 376 00d8 00200240 		.word	1073881088
 377 00dc 00100240 		.word	1073876992
 378 00e0 0C80FFF9 		.word	-100696052
 379 00e4 F0ED00E0 		.word	-536810000
 380 00e8 001000E0 		.word	-536866816
 381 00ec 80D1F008 		.word	150000000
 382              		.cfi_endproc
 383              	.LFE946:
 385              		.section	.text.Activate_ADC,"ax",%progbits
 386              		.align	1
 387              		.global	Activate_ADC
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 391              		.fpu fpv4-sp-d16
 393              	Activate_ADC:
 394              	.LFB949:
 318:..\ADC/main.c **** 
 319:..\ADC/main.c **** /**
 320:..\ADC/main.c ****   * @brief ADC1 Initialization Function
 321:..\ADC/main.c ****   * @param None
 322:..\ADC/main.c ****   * @retval None
 323:..\ADC/main.c ****   */
 324:..\ADC/main.c **** static void MX_ADC1_Init(void)
 325:..\ADC/main.c **** {
 326:..\ADC/main.c **** 
 327:..\ADC/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 328:..\ADC/main.c **** 
 329:..\ADC/main.c ****   /* USER CODE END ADC1_Init 0 */
 330:..\ADC/main.c **** 
 331:..\ADC/main.c ****   LL_ADC_InitTypeDef ADC_InitStruct = {0};
 332:..\ADC/main.c ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 333:..\ADC/main.c ****   LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 334:..\ADC/main.c **** 
 335:..\ADC/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 336:..\ADC/main.c **** 
 337:..\ADC/main.c ****   /* Peripheral clock enable */
 338:..\ADC/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 339:..\ADC/main.c ****   
 340:..\ADC/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 341:..\ADC/main.c ****   /**ADC1 GPIO Configuration  
 342:..\ADC/main.c ****   PA0   ------> ADC1_IN1 
 343:..\ADC/main.c ****   */
 344:..\ADC/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 345:..\ADC/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 346:..\ADC/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 347:..\ADC/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348:..\ADC/main.c **** 
 349:..\ADC/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 350:..\ADC/main.c ****   
 351:..\ADC/main.c ****   /* USER CODE END ADC1_Init 1 */
 352:..\ADC/main.c ****   /** Common config 
 353:..\ADC/main.c ****   */
 354:..\ADC/main.c ****   ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 355:..\ADC/main.c ****   ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 356:..\ADC/main.c ****   ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 357:..\ADC/main.c ****   LL_ADC_Init(ADC1, &ADC_InitStruct);
 358:..\ADC/main.c ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 359:..\ADC/main.c ****   ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 360:..\ADC/main.c ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 361:..\ADC/main.c ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 362:..\ADC/main.c ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 363:..\ADC/main.c ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 364:..\ADC/main.c ****   LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 365:..\ADC/main.c ****   LL_ADC_SetGainCompensation(ADC1, 0);
 366:..\ADC/main.c ****   LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 367:..\ADC/main.c ****   LL_ADC_DisableIT_EOC(ADC1);
 368:..\ADC/main.c ****   LL_ADC_DisableIT_EOS(ADC1);
 369:..\ADC/main.c ****   LL_ADC_DisableDeepPowerDown(ADC1);
 370:..\ADC/main.c ****   LL_ADC_EnableInternalRegulator(ADC1);
 371:..\ADC/main.c ****   ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 372:..\ADC/main.c ****   ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 373:..\ADC/main.c ****   LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 374:..\ADC/main.c ****   /** Configure Regular Channel 
 375:..\ADC/main.c ****   */
 376:..\ADC/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 377:..\ADC/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_247CYCLES_5);
 378:..\ADC/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 379:..\ADC/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 380:..\ADC/main.c ****   
 381:..\ADC/main.c ****   /* Configuration of ADC interruptions */
 382:..\ADC/main.c ****   /* Enable interruption ADC group regular overrun */
 383:..\ADC/main.c ****   LL_ADC_EnableIT_OVR(ADC1);
 384:..\ADC/main.c ****   /* USER CODE END ADC1_Init 2 */
 385:..\ADC/main.c **** 
 386:..\ADC/main.c **** }
 387:..\ADC/main.c **** 
 388:..\ADC/main.c **** /**
 389:..\ADC/main.c ****   * @brief GPIO Initialization Function
 390:..\ADC/main.c ****   * @param None
 391:..\ADC/main.c ****   * @retval None
 392:..\ADC/main.c ****   */
 393:..\ADC/main.c **** static void MX_GPIO_Init(void)
 394:..\ADC/main.c **** {
 395:..\ADC/main.c ****   LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 396:..\ADC/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 397:..\ADC/main.c **** 
 398:..\ADC/main.c ****   /* GPIO Ports Clock Enable */
 399:..\ADC/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 400:..\ADC/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 401:..\ADC/main.c **** 
 402:..\ADC/main.c ****   /**/
 403:..\ADC/main.c ****   LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 404:..\ADC/main.c **** 
 405:..\ADC/main.c ****   /**/
 406:..\ADC/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 407:..\ADC/main.c **** 
 408:..\ADC/main.c ****   /**/
 409:..\ADC/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 410:..\ADC/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 411:..\ADC/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 412:..\ADC/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 413:..\ADC/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 414:..\ADC/main.c **** 
 415:..\ADC/main.c ****   /**/
 416:..\ADC/main.c ****   LL_GPIO_SetPinPull(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_PULL_DOWN);
 417:..\ADC/main.c **** 
 418:..\ADC/main.c ****   /**/
 419:..\ADC/main.c ****   LL_GPIO_SetPinMode(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_MODE_INPUT);
 420:..\ADC/main.c **** 
 421:..\ADC/main.c ****   /**/
 422:..\ADC/main.c ****   GPIO_InitStruct.Pin = LED2_Pin;
 423:..\ADC/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 424:..\ADC/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 425:..\ADC/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 426:..\ADC/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 427:..\ADC/main.c ****   LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 428:..\ADC/main.c **** 
 429:..\ADC/main.c ****   /* EXTI interrupt init*/
 430:..\ADC/main.c ****   NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),3, 0));
 431:..\ADC/main.c ****   NVIC_EnableIRQ(EXTI15_10_IRQn);
 432:..\ADC/main.c **** 
 433:..\ADC/main.c **** }
 434:..\ADC/main.c **** 
 435:..\ADC/main.c **** /* USER CODE BEGIN 4 */
 436:..\ADC/main.c **** /**
 437:..\ADC/main.c ****   * @brief  Perform ADC activation procedure to make it ready to convert
 438:..\ADC/main.c ****   *         (ADC instance: ADC1).
 439:..\ADC/main.c ****   * @note   Operations:
 440:..\ADC/main.c ****   *         - ADC instance
 441:..\ADC/main.c ****   *           - Disable deep power down
 442:..\ADC/main.c ****   *           - Enable internal voltage regulator
 443:..\ADC/main.c ****   *           - Run ADC self calibration
 444:..\ADC/main.c ****   *           - Enable ADC
 445:..\ADC/main.c ****   *         - ADC group regular
 446:..\ADC/main.c ****   *           none: ADC conversion start-stop to be performed
 447:..\ADC/main.c ****   *                 after this function
 448:..\ADC/main.c ****   *         - ADC group injected
 449:..\ADC/main.c ****   *           none: ADC conversion start-stop to be performed
 450:..\ADC/main.c ****   *                 after this function
 451:..\ADC/main.c ****   * @param  None
 452:..\ADC/main.c ****   * @retval None
 453:..\ADC/main.c ****   */
 454:..\ADC/main.c **** void Activate_ADC(void)
 455:..\ADC/main.c **** {
 395              		.loc 2 455 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 8
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		@ link register save eliminated.
 456:..\ADC/main.c ****   __IO uint32_t wait_loop_index = 0U;
 400              		.loc 2 456 3 view .LVU99
 455:..\ADC/main.c ****   __IO uint32_t wait_loop_index = 0U;
 401              		.loc 2 455 1 is_stmt 0 view .LVU100
 402 0000 82B0     		sub	sp, sp, #8
 403              		.cfi_def_cfa_offset 8
 404              		.loc 2 456 17 view .LVU101
 405 0002 0023     		movs	r3, #0
 406              	.LBB178:
 407              	.LBB179:
 408              		.file 6 "../../..\\CubeG4\\include/stm32g4xx_ll_adc.h"
   1:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
   2:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ******************************************************************************
   3:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @file    stm32g4xx_ll_adc.h
   4:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @author  MCD Application Team
   5:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief   Header file of ADC LL module.
   6:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ******************************************************************************
   7:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @attention
   8:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
   9:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * All rights reserved.</center></h2>
  11:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
  12:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * the "License"; You may not use this file except in compliance with the
  14:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * License. You may obtain a copy of the License at:
  15:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
  17:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ******************************************************************************
  18:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
  19:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  20:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #ifndef STM32G4xx_LL_ADC_H
  22:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define STM32G4xx_LL_ADC_H
  23:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  24:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #ifdef __cplusplus
  25:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** extern "C" {
  26:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
  27:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  28:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Includes ------------------------------------------------------------------*/
  29:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #include "stm32g4xx.h"
  30:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  31:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
  33:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
  34:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  35:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined (ADC1) || defined (ADC2) || defined (ADC3) || defined (ADC4) || defined (ADC5)
  36:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  37:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL ADC
  38:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
  39:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
  40:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  41:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Private types -------------------------------------------------------------*/
  42:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Private variables ---------------------------------------------------------*/
  43:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  44:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Private constants ---------------------------------------------------------*/
  45:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Constants ADC Private Constants
  46:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
  47:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
  48:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  49:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group regular sequencer:                             */
  50:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
  51:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - sequencer register offset                                                */
  52:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  53:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  54:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC group regular sequencer configuration */
  55:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  56:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SQR1_REGOFFSET                 (0x00000000UL)
  57:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SQR2_REGOFFSET                 (0x00000100UL)
  58:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SQR3_REGOFFSET                 (0x00000200UL)
  59:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SQR4_REGOFFSET                 (0x00000300UL)
  60:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  61:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGO
  62:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SQRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_
  63:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
  64:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  65:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Definition of ADC group regular sequencer bits information to be inserted  */
  66:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* into ADC group regular sequencer ranks literals definition.                */
  67:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ1_Pos)
  68:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ2_Pos)
  69:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ3_Pos)
  70:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ4_Pos)
  71:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ5_Pos)
  72:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ6_Pos)
  73:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ7_Pos)
  74:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ8_Pos)
  75:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ9_Pos)
  76:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (ADC_SQR3_SQ10_Pos)
  77:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (ADC_SQR3_SQ11_Pos)
  78:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (ADC_SQR3_SQ12_Pos)
  79:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (ADC_SQR3_SQ13_Pos)
  80:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (ADC_SQR3_SQ14_Pos)
  81:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (ADC_SQR4_SQ15_Pos)
  82:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (ADC_SQR4_SQ16_Pos)
  83:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  84:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  85:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  86:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group injected sequencer:                            */
  87:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */
  88:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - data register offset                                                     */
  89:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  90:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  91:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC group injected data register */
  92:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  93:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_JDR1_REGOFFSET                 (0x00000000UL)
  94:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_JDR2_REGOFFSET                 (0x00000100UL)
  95:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_JDR3_REGOFFSET                 (0x00000200UL)
  96:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_JDR4_REGOFFSET                 (0x00000300UL)
  97:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
  98:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGO
  99:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
 100:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_JDRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_
 101:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 102:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Definition of ADC group injected sequencer bits information to be inserted */
 103:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* into ADC group injected sequencer ranks literals definition.               */
 104:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ1_Pos)
 105:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ2_Pos)
 106:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ3_Pos)
 107:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ4_Pos)
 108:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 109:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 110:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 111:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group regular trigger:                               */
 112:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
 113:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - regular trigger source                                                   */
 114:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - regular trigger edge                                                     */
 115:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CFGR_EXTEN_0) /* Trigger edge set to rising edge (
 116:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 117:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 118:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 119:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 120:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTSEL) << (4U *
 121:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 122:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 123:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 124:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 125:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 126:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 127:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 128:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN) << (4U * 
 129:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 130:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 131:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 132:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 133:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Definition of ADC group regular trigger bits information.                  */
 134:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  (ADC_CFGR_EXTSEL_Pos)
 135:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (ADC_CFGR_EXTEN_Pos)
 136:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 137:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 138:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 139:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group injected trigger:                              */
 140:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */
 141:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - injected trigger source                                                  */
 142:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - injected trigger edge                                                    */
 143:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (
 144:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 145:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 146:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 147:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 148:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_SOURCE_MASK            (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL)  << (4U
 149:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 150:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 151:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 152:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 153:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 154:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 155:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 156:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EDGE_MASK              (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U *
 157:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 158:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 159:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 160:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 161:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Definition of ADC group injected trigger bits information.                 */
 162:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  (ADC_JSQR_JEXTSEL_Pos)
 163:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   (ADC_JSQR_JEXTEN_Pos)
 164:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 165:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 166:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 167:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 168:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 169:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 170:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal mask for ADC channel:                                             */
 171:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
 172:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - channel identifier defined by number                                     */
 173:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - channel identifier defined by bitfield                                   */
 174:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - channel differentiation between external channels (connected to          */
 175:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*   GPIO pins) and internal channels (connected to internal paths)           */
 176:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - channel sampling time defined by SMPRx register offset                   */
 177:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*   and SMPx bits positions into SMPRx register                              */
 178:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)
 179:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)
 180:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (ADC_CFGR_AWD1CH_Pos)
 181:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MA
 182:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
 183:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) /* Equivalent to shift: (ADC_CHANNEL_NUMB
 184:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 185:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Channel differentiation between external and internal channels */
 186:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) /* Marker of internal channel */
 187:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_2       (0x00080000UL) /* Marker of internal channel for other A
 188:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH
 189:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 190:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC channel sampling time configuration */
 191:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 192:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SMPR1_REGOFFSET                (0x00000000UL)
 193:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SMPR2_REGOFFSET                (0x02000000UL)
 194:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
 195:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SMPRX_REGOFFSET_POS            (25UL) /* Position of bits ADC_SMPRx_REGOFFSET in ADC_CH
 196:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 197:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000UL)
 198:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           /* Value equivalent to bitfield "ADC_CH
 199:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 200:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Definition of channels ID number information to be inserted into           */
 201:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* channels literals definition.                                              */
 202:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_0_NUMBER               (0x00000000UL)
 203:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_1_NUMBER               (                                                       
 204:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_2_NUMBER               (                                                       
 205:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_3_NUMBER               (                                                       
 206:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_4_NUMBER               (                                        ADC_CFGR_AWD1CH
 207:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_5_NUMBER               (                                        ADC_CFGR_AWD1CH
 208:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_6_NUMBER               (                                        ADC_CFGR_AWD1CH
 209:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_7_NUMBER               (                                        ADC_CFGR_AWD1CH
 210:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_8_NUMBER               (                    ADC_CFGR_AWD1CH_3                  
 211:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_9_NUMBER               (                    ADC_CFGR_AWD1CH_3                  
 212:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_10_NUMBER              (                    ADC_CFGR_AWD1CH_3                  
 213:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_11_NUMBER              (                    ADC_CFGR_AWD1CH_3                  
 214:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_12_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 215:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_13_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 216:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_14_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 217:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_15_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 218:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 219:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 220:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 221:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 222:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Definition of channels ID bitfield information to be inserted into         */
 223:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* channels literals definition.                                              */
 224:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)
 225:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)
 226:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)
 227:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)
 228:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)
 229:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)
 230:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)
 231:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)
 232:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)
 233:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)
 234:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)
 235:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)
 236:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)
 237:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)
 238:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)
 239:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)
 240:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)
 241:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)
 242:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)
 243:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 244:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Definition of channels sampling time information to be inserted into       */
 245:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* channels literals definition.                                              */
 246:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 247:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 248:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 249:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 250:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 251:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 252:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 253:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 254:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 255:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOF
 256:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 257:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 258:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 259:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 260:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 261:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 262:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 263:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 264:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 265:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 266:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 267:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal mask for ADC mode single or differential ended:                   */
 268:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */
 269:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* the relevant bits for:                                                     */
 270:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* (concatenation of multiple bits used in different registers)               */
 271:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - ADC calibration: calibration start, calibration factor get or set        */
 272:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - ADC channels: set each ADC channel ending mode                           */
 273:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)
 274:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)
 275:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) /* Equivalent to ADC_DIFS
 276:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) /* B
 277:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL)                           /* Selection o
 278:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)                                   /* Selection o
 279:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) /* Shift of bi
 280:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 281:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal mask for ADC analog watchdog:                                     */
 282:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
 283:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* (concatenation of multiple bits used in different analog watchdogs,        */
 284:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* (feature of several watchdogs not available on all STM32 families)).       */
 285:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - analog watchdog 1: monitored channel defined by number,                  */
 286:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*   selection of ADC group (ADC groups regular and-or injected).             */
 287:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */
 288:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*   selection on groups.                                                     */
 289:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 290:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog channel configuration */
 291:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)
 292:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)
 293:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)
 294:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 295:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */
 296:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */
 297:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)
 298:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)
 299:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 300:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD
 301:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 302:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | 
 303:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)
 304:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)
 305:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 306:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_POS          (20UL) /* Position of bits ADC_AWD_CRx_REGOFFSET in ADC_
 307:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 308:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog threshold configuration */
 309:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)
 310:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)
 311:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)
 312:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD
 313:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)     /* Position of bits ADC_
 314:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   /* Selection of 1 bit t
 315:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           /* Selection of 1 bit t
 316:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD
 317:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 318:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal mask for ADC offset:                                              */
 319:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC offset number configuration */
 320:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_OFR1_REGOFFSET                 (0x00000000UL)
 321:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_OFR2_REGOFFSET                 (0x00000001UL)
 322:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_OFR3_REGOFFSET                 (0x00000002UL)
 323:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_OFR4_REGOFFSET                 (0x00000003UL)
 324:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET | ADC_OFR3_REGO
 325:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 326:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 327:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* ADC registers bits positions */
 328:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CFGR_RES_BITOFFSET_POS         (ADC_CFGR_RES_Pos)
 329:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CFGR_AWD1SGL_BITOFFSET_POS     (ADC_CFGR_AWD1SGL_Pos)
 330:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CFGR_AWD1EN_BITOFFSET_POS      (ADC_CFGR_AWD1EN_Pos)
 331:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CFGR_JAWD1EN_BITOFFSET_POS     (ADC_CFGR_JAWD1EN_Pos)
 332:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_TR1_HT1_BITOFFSET_POS          (ADC_TR1_HT1_Pos)
 333:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 334:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 335:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* ADC registers bits groups */
 336:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JA
 337:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 338:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 339:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* ADC internal channels related definitions */
 340:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Internal voltage reference VrefInt */
 341:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FFF75AAUL)) /* Internal voltage referen
 342:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define VREFINT_CAL_VREF                   (3000UL)                     /* Analog voltage reference
 343:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Temperature sensor */
 344:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FFF75A8UL)) /* Internal temperature sen
 345:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FFF75CAUL)) /* Internal temperature sen
 346:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_TEMP               (30L)                        /* Internal temperature sen
 347:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP               (110L)                       /* Internal temperature sen
 348:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL_VREFANALOG          (3000UL)                     /* Analog voltage reference
 349:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 350:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 351:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 352:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 353:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 354:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 355:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 356:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Private macros ------------------------------------------------------------*/
 357:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Macros ADC Private Macros
 358:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 359:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 360:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 361:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 362:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: set a pointer to
 363:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         a register from a register basis from which an offset
 364:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is applied.
 365:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __REG__ Register basis from which the offset is applied.
 366:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
 367:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Pointer to register address
 368:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 369:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
 370:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
 371:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 372:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 373:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 374:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 375:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 376:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 377:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Exported types ------------------------------------------------------------*/
 378:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(USE_FULL_LL_DRIVER)
 379:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
 380:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 381:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 382:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 383:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 384:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC common parameters
 385:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and multimode
 386:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (all ADC instances belonging to the same ADC common instance).
 387:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
 388:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC instances state (all ADC instances
 389:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         sharing the same ADC common instance):
 390:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         All ADC instances sharing the same ADC common instance must be
 391:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         disabled.
 392:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 393:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** typedef struct
 394:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 395:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and 
 396:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_COMMON
 397:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              @note On this STM32 serie, if ADC group injected is us
 398:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    clock ratio constraints between ADC clock and AH
 399:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    must be respected. Refer to reference manual.
 400:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 401:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 402:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 403:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 404:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t Multimode;                   /*!< Set ADC multimode configuration to operate in independ
 405:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 406:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 407:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 408:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 409:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t MultiDMATransfer;            /*!< Set ADC multimode conversion data transfer: no transfe
 410:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 411:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 412:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 413:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 414:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t MultiTwoSamplingDelay;       /*!< Set ADC multimode delay between 2 sampling phases.
 415:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 416:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 417:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 418:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 419:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 420:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** } LL_ADC_CommonInitTypeDef;
 421:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 422:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 423:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC instance.
 424:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC instance.
 425:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Affects both group regular and group injected (availability
 426:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         of ADC group injected depends on STM32 families).
 427:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 428:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Instance .
 429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_Init()
 430:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC state:
 431:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC instance must be disabled.
 432:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 433:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 434:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 435:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 436:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 437:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 438:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 439:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         refer to description of each function for setting
 440:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         conditioned to ADC state.
 441:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 442:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** typedef struct
 443:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 444:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t Resolution;                  /*!< Set ADC resolution.
 445:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_RESOLU
 446:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 447:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 448:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 449:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t DataAlignment;               /*!< Set ADC conversion data alignment.
 450:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_DATA_A
 451:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 452:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 453:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 454:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t LowPowerMode;                /*!< Set ADC low power mode.
 455:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_LP_MOD
 456:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 457:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 458:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 459:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** } LL_ADC_InitTypeDef;
 460:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 461:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 462:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group regular.
 463:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group regular.
 464:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 465:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 466:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (functions with prefix "REG").
 467:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
 468:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC state:
 469:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC instance must be disabled.
 470:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 471:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 472:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 473:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 474:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 475:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 476:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 477:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         refer to description of each function for setting
 478:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         conditioned to ADC state.
 479:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 480:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** typedef struct
 481:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 482:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: inter
 483:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_TR
 484:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              @note On this STM32 serie, setting trigger source to e
 485:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    (default setting for compatibility with some ADC
 486:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 487:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 488:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 489:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 490:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
 491:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 492:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 493:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 494:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 495:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: se
 496:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 497:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              @note This parameter has an effect only if group regul
 498:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    (scan length of 2 ranks or more).
 499:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 500:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 501:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 502:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regula
 503:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_CO
 504:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              Note: It is not possible to enable both ADC group regu
 505:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 506:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 507:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 508:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no tra
 509:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_DM
 510:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 511:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 512:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 513:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t Overrun;                     /*!< Set ADC group regular behavior in case of overrun:
 514:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              data preserved or overwritten.
 515:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_OV
 516:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 517:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 518:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 519:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** } LL_ADC_REG_InitTypeDef;
 520:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 521:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 522:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group injected.
 523:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group injected.
 524:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 525:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 526:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (functions with prefix "INJ").
 527:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()
 528:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC state:
 529:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC instance must be disabled.
 530:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 531:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 532:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 533:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 534:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 535:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 537:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         refer to description of each function for setting
 538:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         conditioned to ADC state.
 539:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 540:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** typedef struct
 541:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 542:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group injected conversion trigger source: inte
 543:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 544:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              @note On this STM32 serie, setting trigger source to e
 545:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    (default setting for compatibility with some ADC
 546:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 547:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 548:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 549:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 550:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group injected sequencer length.
 551:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 552:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 553:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 554:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 555:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group injected sequencer discontinuous mode: s
 556:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 557:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              @note This parameter has an effect only if group injec
 558:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    (scan length of 2 ranks or more).
 559:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 560:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 561:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 562:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   uint32_t TrigAuto;                    /*!< Set ADC group injected conversion trigger: independent
 563:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 564:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              Note: This parameter must be set to set to independent
 565:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 566:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 567:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 568:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** } LL_ADC_INJ_InitTypeDef;
 569:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 570:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 571:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 572:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 573:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif /* USE_FULL_LL_DRIVER */
 574:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 575:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Exported constants --------------------------------------------------------*/
 576:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
 577:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 578:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 579:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 580:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_FLAG ADC flags
 581:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief    Flags defines which can be used with LL_ADC_ReadReg function
 582:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 583:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 584:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      /*!< ADC flag ADC instance ready */
 585:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        /*!< ADC flag ADC group regular end o
 586:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        /*!< ADC flag ADC group regular end o
 587:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        /*!< ADC flag ADC group regular overr
 588:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      /*!< ADC flag ADC group regular end o
 589:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       /*!< ADC flag ADC group injected end 
 590:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       /*!< ADC flag ADC group injected end 
 591:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      /*!< ADC flag ADC group injected cont
 592:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       /*!< ADC flag ADC analog watchdog 1 *
 593:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       /*!< ADC flag ADC analog watchdog 2 *
 594:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       /*!< ADC flag ADC analog watchdog 3 *
 595:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 596:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  /*!< ADC flag ADC multimode master in
 597:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  /*!< ADC flag ADC multimode slave ins
 598:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    /*!< ADC flag ADC multimode master gr
 599:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    /*!< ADC flag ADC multimode slave gro
 600:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    /*!< ADC flag ADC multimode master gr
 601:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    /*!< ADC flag ADC multimode slave gro
 602:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    /*!< ADC flag ADC multimode master gr
 603:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    /*!< ADC flag ADC multimode slave gro
 604:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  /*!< ADC flag ADC multimode master gr
 605:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  /*!< ADC flag ADC multimode slave gro
 606:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   /*!< ADC flag ADC multimode master gr
 607:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   /*!< ADC flag ADC multimode slave gro
 608:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   /*!< ADC flag ADC multimode master gr
 609:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   /*!< ADC flag ADC multimode slave gro
 610:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  /*!< ADC flag ADC multimode master gr
 611:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  /*!< ADC flag ADC multimode slave gro
 612:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   /*!< ADC flag ADC multimode master an
 613:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   /*!< ADC flag ADC multimode slave ana
 614:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   /*!< ADC flag ADC multimode master an
 615:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   /*!< ADC flag ADC multimode slave ana
 616:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   /*!< ADC flag ADC multimode master an
 617:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   /*!< ADC flag ADC multimode slave ana
 618:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
 619:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 620:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 621:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 622:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 623:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
 624:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
 625:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 626:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 627:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    /*!< ADC interruption ADC instance re
 628:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_EOC                      ADC_IER_EOCIE      /*!< ADC interruption ADC group regul
 629:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_EOS                      ADC_IER_EOSIE      /*!< ADC interruption ADC group regul
 630:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_OVR                      ADC_IER_OVRIE      /*!< ADC interruption ADC group regul
 631:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    /*!< ADC interruption ADC group regul
 632:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     /*!< ADC interruption ADC group injec
 633:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     /*!< ADC interruption ADC group injec
 634:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    /*!< ADC interruption ADC group injec
 635:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     /*!< ADC interruption ADC analog watc
 636:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     /*!< ADC interruption ADC analog watc
 637:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     /*!< ADC interruption ADC analog watc
 638:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 639:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 640:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 641:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 642:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
 643:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 644:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 645:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* List of ADC registers intended to be used (most commonly) with             */
 646:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* DMA transfer.                                                              */
 647:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
 648:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA          (0x00000000UL) /* ADC group regular conversion data re
 649:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 650:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    (0x00000001UL) /* ADC group regular conversion data re
 651:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
 652:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 653:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 654:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 655:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 656:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
 657:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 658:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 659:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                                    /*
 660:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1                   )                 /*
 661:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0)                 /*
 662:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                                        /*
 663:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                                     /*
 664:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1                  )                   /*
 665:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)                   /*
 666:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2                                    ) /*
 667:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2                   | ADC_CCR_PRESC_0) /*
 668:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1                  ) /*
 669:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*
 670:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                                     /*
 671:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0)                   /*
 672:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1)                   /*
 673:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*
 674:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 675:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 676:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 677:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 678:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
 679:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 680:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 681:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Note: Other measurement paths to internal channels may be available        */
 682:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       (connections to other peripherals).                                  */
 683:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       If they are not listed below, they do not require any specific       */
 684:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       path enable. In this case, Access to measurement path is done        */
 685:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       only by selecting the corresponding ADC internal channel.            */
 686:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)         /*!< ADC measurement pathes all d
 687:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)       /*!< ADC measurement path to inte
 688:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_VSENSESEL)    /*!< ADC measurement path to inte
 689:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATSEL)      /*!< ADC measurement path to inte
 690:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 691:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 692:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 693:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 694:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
 695:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 696:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 697:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_12B              (0x00000000UL)                      /*!< ADC resolution 
 698:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_0)   /*!< ADC resolution 
 699:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_1                 )   /*!< ADC resolution 
 700:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_6B               (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)   /*!< ADC resolution 
 701:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 702:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 703:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 704:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 705:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
 706:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 707:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 708:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)         /*!< ADC conversion data alignmen
 709:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR_ALIGN)       /*!< ADC conversion data alignmen
 710:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 711:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 712:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 713:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 714:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LP_MODE  ADC instance - Low power mode
 715:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 716:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 717:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_LP_MODE_NONE                (0x00000000UL)                      /*!< No ADC low powe
 718:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)                   /*!< ADC low power m
 719:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 720:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 721:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 722:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 723:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_NB  ADC instance - Offset number
 724:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 725:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 726:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET /*!< ADC offset number 1: ADC channel
 727:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET /*!< ADC offset number 2: ADC channel
 728:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET /*!< ADC offset number 3: ADC channel
 729:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET /*!< ADC offset number 4: ADC channel
 730:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 731:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 732:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 733:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 734:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_STATE ADC instance - Offset state
 735:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 736:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 737:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_DISABLE              (0x00000000UL)         /*!< ADC offset disabled (among A
 738:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_ENABLE               (ADC_OFR1_OFFSET1_EN)  /*!< ADC offset enabled (among AD
 739:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 740:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 741:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 742:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 743:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SIGN ADC instance - Offset sign
 744:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 745:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 746:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_NEGATIVE        (0x00000000UL)       /*!< ADC offset is negative (among 
 747:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_POSITIVE        (ADC_OFR1_OFFSETPOS) /*!< ADC offset is positive (among 
 748:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 749:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 750:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 751:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 752:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SATURATION ADC instance - Offset saturation mode
 753:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 754:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 755:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SATURATION_DISABLE   (0x00000000UL)          /*!< ADC offset saturation is di
 756:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SATURATION_ENABLE    (ADC_OFR1_SATEN)        /*!< ADC offset saturation is en
 757:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 758:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 759:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 760:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
 761:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 762:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 763:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR               (0x00000001UL) /*!< ADC group regular (available on all 
 764:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_GROUP_INJECTED              (0x00000002UL) /*!< ADC group injected (not available on
 765:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL) /*!< ADC both groups regular and injected
 766:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 767:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 768:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 769:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 770:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
 771:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 772:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 773:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP  | ADC_CHANNE
 774:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP  | ADC_CHANNE
 775:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP  | ADC_CHANNE
 776:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP  | ADC_CHANNE
 777:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP  | ADC_CHANNE
 778:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP  | ADC_CHANNE
 779:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP  | ADC_CHANNE
 780:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP  | ADC_CHANNE
 781:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP  | ADC_CHANNE
 782:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP  | ADC_CHANNE
 783:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP | ADC_CHANNE
 784:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP | ADC_CHANNE
 785:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP | ADC_CHANNE
 786:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP | ADC_CHANNE
 787:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP | ADC_CHANNE
 788:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP | ADC_CHANNE
 789:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | ADC_CHANNE
 790:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | ADC_CHANNE
 791:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | ADC_CHANNE
 792:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 793:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR_ADC1     (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 794:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR_ADC5     (LL_ADC_CHANNEL_4  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 795:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 796:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP1             (LL_ADC_CHANNEL_13 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 797:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP2             (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 798:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP3_ADC2        (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 799:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP3_ADC3        (LL_ADC_CHANNEL_13 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 800:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP4             (LL_ADC_CHANNEL_5  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 801:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP5             (LL_ADC_CHANNEL_3  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 802:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP6             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 803:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 804:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 805:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 806:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 807:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
 808:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 809:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 810:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000UL)                                          
 811:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger internal: SW start.
 812:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 813:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 814:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 815:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 816:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                         
 817:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 818:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 819:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 820:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 821:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 822:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 823:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 824:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 825:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 826:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH1       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 827:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 828:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 829:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 830:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 831:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 832:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH3       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 833:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 834:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 835:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 836:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 837:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                         
 838:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 839:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 840:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 841:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 842:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 843:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EX
 844:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 845:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH1       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 846:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 847:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 848:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 849:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 850:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 851:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 852:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 853:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM7_TRGO      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 854:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 855:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 856:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 857:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 858:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 859:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_CH1       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 860:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 861:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 862:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 863:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 864:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRGO     (ADC_CFGR_EXTSEL_4 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 865:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 866:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
 867:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRGO2    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 868:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 869:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
 870:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH1      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 871:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 872:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
 873:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH2      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 874:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 875:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 876:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH3      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EX
 877:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 878:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 879:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG1     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 880:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 881:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 882:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG2     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 883:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 884:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 885:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG3     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 886:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 887:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 888:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG4     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EX
 889:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 890:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 891:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG5     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 892:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 893:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 894:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG6     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EX
 895:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 896:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 897:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG7     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 898:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 899:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 900:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG8     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 901:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 902:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 903:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG9     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 904:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 905:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 906:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG10    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 907:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 908:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 909:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 910:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 911:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 912:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE2     (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 913:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 914:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 915:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM_OUT      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 916:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 917:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 918:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 919:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 920:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 921:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
 922:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 923:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 924:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISING         (                   ADC_CFGR_EXTEN_0)   /*!< ADC group r
 925:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1                   )   /*!< ADC group r
 926:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   /*!< ADC group r
 927:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 928:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 929:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 930:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 931:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SAMPLING_MODE  ADC group regular - Sampling mode
 932:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 933:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 934:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_NORMAL               (0x00000000UL)       /*!< ADC conversions sam
 935:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_BULB                 (ADC_CFGR2_BULB)     /*!< ADC conversions sam
 936:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                                                 Note: First convers
 937:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED    (ADC_CFGR2_SMPTRIG)  /*!< ADC conversions sam
 938:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                                                  Trigger rising edg
 939:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                                                  Trigger falling ed
 940:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 941:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 942:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 943:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 944:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
 945:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 946:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 947:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)          /*!< ADC conversions are perform
 948:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)         /*!< ADC conversions are perform
 949:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 950:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 951:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 952:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 953:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
 954:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 955:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 956:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)                        /*!< ADC conversio
 957:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                  ADC_CFGR_DMAEN)    /*!< ADC conversio
 958:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN)    /*!< ADC conversio
 959:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 960:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 961:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 962:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 963:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
 964:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_SAMPLINGTIME_COMMON_CONFIG ADC instance - ADC sampling time common configur
 965:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 966:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 967:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_DEFAULT      (0x00000000UL)      /*!< ADC sampling time let to d
 968:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5 (ADC_SMPR1_SMPPLUS) /*!< ADC additional sampling ti
 969:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 970:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 971:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 972:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
 973:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 974:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion d
 975:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 976:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 977:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)         /*!< ADC group regular behavior i
 978:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)      /*!< ADC group regular behavior i
 979:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
 980:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
 981:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 982:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 983:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
 984:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
 985:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
 986:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                                          
 987:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L
 988:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1             
 989:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L
 990:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                            
 991:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L
 992:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1             
 993:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
 994:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                           
 995:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L
 996:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1             
 997:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L
 998:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                            
 999:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L
1000:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1             
1001:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
1002:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1003:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1004:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1005:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1006:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
1007:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1008:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1009:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                                          
1010:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                       
1011:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                          ADC_CFGR_DISC
1012:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                     ADC_CFGR_DISCNUM_1                
1013:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                     ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISC
1014:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2                                     
1015:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2                      | ADC_CFGR_DISC
1016:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1                
1017:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISC
1018:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1019:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1020:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1021:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1022:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
1023:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1024:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1025:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)
1026:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)
1027:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)
1028:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)
1029:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)
1030:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)
1031:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)
1032:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)
1033:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)
1034:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS
1035:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS
1036:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS
1037:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS
1038:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS
1039:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS
1040:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS
1041:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1042:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1043:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1044:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1045:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source
1046:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1047:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1048:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                          
1049:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger internal: SW start
1050:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                         
1051:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1052:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1053:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1054:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1055:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1056:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1057:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1058:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1059:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1060:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1061:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1062:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1063:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1064:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_
1065:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1066:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1067:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1068:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1069:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1070:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1071:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1072:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1073:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1074:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1075:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1076:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1077:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_CH3       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1078:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1079:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1080:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1081:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1082:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1083:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1084:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1085:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM7_TRGO      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1086:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1087:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1088:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1089:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1090:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1091:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH2       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1092:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1093:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1094:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1095:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1096:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1097:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1098:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM16_CH1      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1099:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1100:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1101:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRGO     (ADC_JSQR_JEXTSEL_4 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1102:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1103:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
1104:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2    (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1105:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1106:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
1107:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_CH2      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1108:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1109:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Trigger available only on ADC3/4/5 instances. On this ST
1110:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_CH4      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1111:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1112:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Trigger available only on ADC1/2 instances. On this STM3
1113:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1114:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1115:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1116:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1117:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1118:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1119:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1120:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1121:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1122:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_
1123:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1124:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1125:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1126:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1127:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1128:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1129:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1130:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1131:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1132:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1133:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1134:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_
1135:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1136:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1137:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1138:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1139:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1140:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10    (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1141:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1142:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1143:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE3     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1144:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1145:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1146:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1147:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1148:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1149:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_LPTIM_OUT      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1150:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1151:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1152:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1153:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1154:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1155:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge
1156:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1157:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1158:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) /*!< ADC group i
1159:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) /*!< ADC group i
1160:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) /*!< ADC group i
1161:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1162:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1163:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1164:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1165:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode
1166:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1167:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1168:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)         /*!< ADC group injected conversio
1169:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)       /*!< ADC group injected conversio
1170:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1171:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1172:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1173:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1174:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_CONTEXT_QUEUE  ADC group injected - Context queue mode
1175:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1176:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1177:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL)         /* Group injected sequence co
1178:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)         /* Group injected sequence co
1179:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_DISABLE               (ADC_CFGR_JQDIS)       /* Group injected sequence co
1180:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1181:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1182:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1183:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1184:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length
1185:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1186:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1187:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  /*!< ADC group injected 
1188:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) /*!< ADC group injected 
1189:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) /*!< ADC group injected 
1190:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected 
1191:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1192:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1193:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1194:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1195:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode
1196:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1197:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1198:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)         /*!< ADC group injected sequencer
1199:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN)     /*!< ADC group injected sequencer
1200:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1201:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1202:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1203:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1204:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks
1205:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1206:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1207:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS)
1208:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS)
1209:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS)
1210:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS)
1211:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1212:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1213:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1214:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1215:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
1216:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1217:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1218:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_2CYCLES_5      (0x00000000UL)                                          
1219:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_6CYCLES_5      (                                        ADC_SMPR2_SMP10
1220:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_12CYCLES_5     (                    ADC_SMPR2_SMP10_1                  
1221:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_24CYCLES_5     (                    ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10
1222:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_47CYCLES_5     (ADC_SMPR2_SMP10_2                                      
1223:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_92CYCLES_5     (ADC_SMPR2_SMP10_2                     | ADC_SMPR2_SMP10
1224:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_247CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1                  
1225:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_640CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10
1226:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1227:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1228:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1229:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1230:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SINGLE_DIFF_ENDING  Channel - Single or differential ending
1231:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1232:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1233:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         /*!< A
1234:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         /*!< A
1235:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) /*!< A
1236:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1237:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1238:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1239:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1240:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
1241:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1242:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1243:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) /*!<
1244:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR2_REGOFFSET) /*!<
1245:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR3_REGOFFSET) /*!<
1246:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1247:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1248:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1249:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1250:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
1251:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1252:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1253:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_DISABLE                 (0x00000000UL)                                          
1254:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK                              
1255:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JA
1256:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JA
1257:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK)              
1258:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1259:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1260:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK)              
1261:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1262:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1263:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK)              
1264:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1265:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1266:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK)              
1267:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1268:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1269:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK)              
1270:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1271:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1272:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK)              
1273:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1274:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1275:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK)              
1276:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1277:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1278:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK)              
1279:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1280:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1281:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK)              
1282:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1283:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1284:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK)              
1285:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1286:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1287:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK)              
1288:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1289:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1290:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK)              
1291:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1292:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1293:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK)              
1294:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1295:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1296:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK)              
1297:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1298:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1299:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK)              
1300:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1301:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1302:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK)              
1303:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1304:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1305:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK)              
1306:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1307:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1308:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK)              
1309:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1310:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1311:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK)              
1312:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1313:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1314:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK)   
1315:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) | 
1316:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) | 
1317:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC1 & ADC_CHANNEL_ID_M
1318:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC1 & ADC_CHANNEL_ID_M
1319:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR_ADC1 & ADC_CHANNEL_ID_M
1320:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC5 & ADC_CHANNEL_ID_M
1321:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC5 & ADC_CHANNEL_ID_M
1322:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR_ADC5 & ADC_CHANNEL_ID_M
1323:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK)   
1324:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) | 
1325:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) | 
1326:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_REG          ((LL_ADC_CHANNEL_VOPAMP1       & ADC_CHANNEL_ID_MASK)   
1327:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_INJ          ((LL_ADC_CHANNEL_VOPAMP1       & ADC_CHANNEL_ID_MASK) | 
1328:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP1       & ADC_CHANNEL_ID_MASK) | 
1329:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_REG          ((LL_ADC_CHANNEL_VOPAMP2       & ADC_CHANNEL_ID_MASK)   
1330:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_INJ          ((LL_ADC_CHANNEL_VOPAMP2       & ADC_CHANNEL_ID_MASK) | 
1331:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP2       & ADC_CHANNEL_ID_MASK) | 
1332:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC2_REG     ((LL_ADC_CHANNEL_VOPAMP3_ADC2  & ADC_CHANNEL_ID_MASK)   
1333:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ     ((LL_ADC_CHANNEL_VOPAMP3_ADC2  & ADC_CHANNEL_ID_MASK) | 
1334:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ ((LL_ADC_CHANNEL_VOPAMP3_ADC2  & ADC_CHANNEL_ID_MASK) | 
1335:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC3_REG     ((LL_ADC_CHANNEL_VOPAMP3_ADC3  & ADC_CHANNEL_ID_MASK)   
1336:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ     ((LL_ADC_CHANNEL_VOPAMP3_ADC3  & ADC_CHANNEL_ID_MASK) | 
1337:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ ((LL_ADC_CHANNEL_VOPAMP3_ADC3  & ADC_CHANNEL_ID_MASK) | 
1338:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_REG          ((LL_ADC_CHANNEL_VOPAMP4       & ADC_CHANNEL_ID_MASK)   
1339:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_INJ          ((LL_ADC_CHANNEL_VOPAMP4       & ADC_CHANNEL_ID_MASK) | 
1340:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP4       & ADC_CHANNEL_ID_MASK) | 
1341:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP5_REG          ((LL_ADC_CHANNEL_VOPAMP5       & ADC_CHANNEL_ID_MASK)   
1342:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP5_INJ          ((LL_ADC_CHANNEL_VOPAMP5       & ADC_CHANNEL_ID_MASK) | 
1343:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP5_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP5       & ADC_CHANNEL_ID_MASK) | 
1344:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP6_REG          ((LL_ADC_CHANNEL_VOPAMP6       & ADC_CHANNEL_ID_MASK)   
1345:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP6_INJ          ((LL_ADC_CHANNEL_VOPAMP6       & ADC_CHANNEL_ID_MASK) | 
1346:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP6_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP6       & ADC_CHANNEL_ID_MASK) | 
1347:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1348:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1349:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1350:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1351:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
1352:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1353:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1354:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1              ) /*!< ADC analog watchdog thr
1355:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_LOW           (              ADC_TR1_LT1) /*!< ADC analog watchdog thr
1356:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 | ADC_TR1_LT1) /*!< ADC analog watchdog bot
1357:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1358:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1359:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1360:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1361:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_FILTERING_CONFIG  Analog watchdog - filtering config
1362:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1363:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1364:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_NONE          (0x00000000UL)                                          
1365:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_2SAMPLES      (                                        ADC_TR1_AWDFILT
1366:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_3SAMPLES      (                    ADC_TR1_AWDFILT_1                  
1367:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_4SAMPLES      (                    ADC_TR1_AWDFILT_1 | ADC_TR1_AWDFILT
1368:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_5SAMPLES      (ADC_TR1_AWDFILT_2                                      
1369:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_6SAMPLES      (ADC_TR1_AWDFILT_2 |                     ADC_TR1_AWDFILT
1370:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_7SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1                  
1371:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_8SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1 | ADC_TR1_AWDFILT
1372:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1373:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1374:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1375:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1376:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SCOPE  Oversampling - Oversampling scope
1377:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1378:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1379:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_DISABLE                 (0x00000000UL)                                        /*
1380:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (                                    ADC_CFGR2_ROVSE) /*
1381:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM |                   ADC_CFGR2_ROVSE) /*
1382:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJECTED            (                  ADC_CFGR2_JOVSE                  ) /*
1383:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (                  ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) /*
1384:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1385:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1386:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1387:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1388:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_DISCONT_MODE  Oversampling - Discontinuous mode
1389:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1390:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1391:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_REG_CONT                (0x00000000UL)         /*!< ADC oversampling discontinuo
1392:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)      /*!< ADC oversampling discontinuo
1393:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1394:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1395:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1396:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1397:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_RATIO  Oversampling - Ratio
1398:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1399:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1400:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                                          
1401:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_4                 (                                      ADC_CFGR2_OVSR_0)
1402:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_8                 (                   ADC_CFGR2_OVSR_1                   )
1403:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_16                (                   ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0)
1404:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2                                      )
1405:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2                    | ADC_CFGR2_OVSR_0)
1406:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1                   )
1407:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0)
1408:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1409:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1410:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1411:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1412:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SHIFT  Oversampling - Data shift
1413:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1414:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1415:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                                          
1416:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_1           (                                                       
1417:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_2           (                                      ADC_CFGR2_OVSS_1 
1418:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_3           (                                      ADC_CFGR2_OVSS_1 
1419:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_4           (                   ADC_CFGR2_OVSS_2                    
1420:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_5           (                   ADC_CFGR2_OVSS_2                    
1421:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_6           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 
1422:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_7           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 
1423:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3                                       
1424:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1425:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1426:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1427:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1428:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
1429:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode
1430:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1431:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1432:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                                          
1433:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIMULT       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1       
1434:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INTERL       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 | ADC_
1435:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_SIMULT       (                 ADC_CCR_DUAL_2                  | ADC_
1436:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3                                   | ADC_
1437:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (                                                   ADC_
1438:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (                                  ADC_CCR_DUAL_1       
1439:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (                                  ADC_CCR_DUAL_1 | ADC_
1440:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1441:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1442:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1443:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1444:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER  Multimode - DMA transfer
1445:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1446:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1447:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                                     /*!
1448:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B (                 ADC_CCR_MDMA_1                 ) /*!
1449:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B   (                 ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!
1450:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B (ADC_CCR_DMACFG | ADC_CCR_MDMA_1                 ) /*!
1451:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B   (ADC_CCR_DMACFG | ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!
1452:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1453:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1454:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1455:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1456:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY  Multimode - Delay between two sampling phases
1457:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1458:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1459:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE   (0x00000000UL)                                          
1460:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES  (                                                      A
1461:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES  (                                    ADC_CCR_DELAY_1    
1462:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES  (                                    ADC_CCR_DELAY_1 | A
1463:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (                  ADC_CCR_DELAY_2                      
1464:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (                  ADC_CCR_DELAY_2                   | A
1465:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1    
1466:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | A
1467:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (ADC_CCR_DELAY_3                                        
1468:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (ADC_CCR_DELAY_3                                     | A
1469:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1    
1470:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1 | A
1471:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1472:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1473:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1474:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1475:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave
1476:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1477:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1478:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER                (                    ADC_CDR_RDATA_MST) /*!< In multimod
1479:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV                    ) /*!< In multimod
1480:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) /*!< In multimod
1481:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1482:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1483:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1484:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1485:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
1486:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1487:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1488:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
1489:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Only ADC peripheral HW delays are defined in ADC LL driver driver,
1490:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         not timeout values.
1491:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         For details on delays values, refer to descriptions in source code
1492:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         above each literal definition.
1493:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1494:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1495:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1496:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */
1497:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       not timeout values.                                                  */
1498:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       Timeout values for ADC operations are dependent to device clock      */
1499:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       configuration (system clock versus ADC clock),                       */
1500:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       and therefore must be defined in user application.                   */
1501:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       Indications for estimation of ADC timeout delays, for this           */
1502:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       STM32 serie:                                                         */
1503:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       - ADC calibration time: maximum delay is 112/fADC.                   */
1504:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tCAL")                      */
1505:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       - ADC enable time: maximum delay is 1 conversion cycle.              */
1506:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tSTAB")                     */
1507:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       - ADC disable time: maximum delay should be a few ADC clock cycles   */
1508:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       - ADC stop conversion time: maximum delay should be a few ADC clock  */
1509:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*         cycles                                                             */
1510:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       - ADC conversion time: duration depending on ADC clock and ADC       */
1511:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*         configuration.                                                     */
1512:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*         (refer to device reference manual, section "Timing")               */
1513:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1514:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */
1515:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1516:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* parameter "tADCVREG_STUP").                                                */
1517:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Unit: us                                                                   */
1518:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 10UL)  /*!< Delay for ADC stabilization time (ADC vol
1519:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1520:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Delay for internal voltage reference stabilization time.                   */
1521:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1522:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* parameter "tstart_vrefint").                                               */
1523:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Unit: us                                                                   */
1524:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_VREFINT_STAB_US       ( 12UL)  /*!< Delay for internal voltage reference stabi
1525:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1526:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Delay for temperature sensor stabilization time.                           */
1527:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Literal set to maximum value (refer to device datasheet,                   */
1528:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* parameter "tSTART").                                                       */
1529:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Unit: us                                                                   */
1530:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_STAB_US    (120UL)  /*!< Delay for temperature sensor stabilization
1531:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1532:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Delay required between ADC end of calibration and ADC enable.              */
1533:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Note: On this STM32 serie, a minimum number of ADC clock cycles            */
1534:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       are required between ADC end of calibration and ADC enable.          */
1535:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       Wait time can be computed in user application by waiting for the     */
1536:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       equivalent number of CPU cycles, by taking into account              */
1537:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       ratio of CPU clock versus ADC clock prescalers.                      */
1538:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Unit: ADC clock cycles.                                                    */
1539:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES (  4UL)  /*!< Delay required between ADC end of calibr
1540:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1541:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1542:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1543:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1544:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1545:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1546:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1547:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1548:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1549:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1550:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Exported macro ------------------------------------------------------------*/
1551:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
1552:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1553:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1554:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1555:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
1556:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1557:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1558:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1559:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1560:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Write a value in ADC register
1561:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
1562:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __REG__ Register to be written
1563:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __VALUE__ Value to be written in the register
1564:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
1565:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1566:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
1567:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1568:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1569:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Read a value in ADC register
1570:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
1571:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __REG__ Register to be read
1572:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Register value
1573:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1574:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
1575:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1576:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
1577:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1578:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1579:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
1580:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
1581:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1582:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1583:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1584:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel number in decimal format
1585:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         from literals LL_ADC_CHANNEL_x.
1586:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Example:
1587:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
1588:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           will return decimal number "4".
1589:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The input can be a value from functions where a channel
1590:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         number is returned, either defined with number
1591:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or with bitfield (only one bit must be set).
1592:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1593:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1594:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1595:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1596:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1597:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1598:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1599:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1600:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1601:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1602:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1603:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1604:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1605:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1606:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1607:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1608:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1609:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1610:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1611:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1612:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1613:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1614:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1615:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1616:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1617:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1618:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1619:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1620:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1621:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1622:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1623:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
1624:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1625:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1626:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1627:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1628:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1629:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1630:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1631:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1632:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1633:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1634:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0 and Max_Data=18
1635:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1636:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \
1637:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL)                                 \
1638:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ? (                                                                                     \
1639:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \
1640:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****      )                                                                                     \
1641:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    :                                                                                       \
1642:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (                                                                                       \
1643:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (uint32_t)POSITION_VAL((__CHANNEL__))                                               \
1644:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                                       \
1645:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
1646:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1647:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1648:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
1649:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         from number in decimal format.
1650:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Example:
1651:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
1652:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           will return a data equivalent to "LL_ADC_CHANNEL_4".
1653:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
1654:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
1655:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1656:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1657:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1658:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1659:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1660:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1661:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1662:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1663:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1664:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1665:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1666:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1667:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1668:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1669:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1670:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1671:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1672:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1673:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1674:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1675:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1676:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1677:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1678:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1679:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1680:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1681:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1682:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1683:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1684:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1685:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
1686:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1687:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1688:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1689:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1690:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1691:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1692:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1693:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1694:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1695:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1696:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
1697:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
1698:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
1699:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1700:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                             
1701:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((__DECIMAL_NB__) <= 9UL)                                                                       
1702:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ? (                                                                                             
1703:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |     
1704:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                             |     
1705:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS))      
1706:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****      )                                                                                             
1707:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    :                                                                                               
1708:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (                                                                                               
1709:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                   
1710:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                                   
1711:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_PO
1712:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                                               
1713:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
1714:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1715:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1716:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the selected channel
1717:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         corresponds to literal definitions of driver.
1718:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The different literal definitions of ADC channels are:
1719:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC internal channel:
1720:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
1721:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC external channel (channel connected to a GPIO pin):
1722:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
1723:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from literal
1724:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1725:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1726:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
1727:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         must not be a value from functions where a channel number is
1728:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         returned from ADC registers,
1729:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         because internal and external channels share the same channel
1730:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
1731:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         parameters definitions of driver.
1732:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1733:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1734:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1735:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1736:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1737:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1738:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1739:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1740:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1741:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1742:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1743:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1744:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1745:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1746:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1747:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1748:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1749:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1750:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1751:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1752:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1753:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1754:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1755:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1756:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1757:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1758:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1759:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1760:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1761:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1762:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1763:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
1764:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1765:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1766:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1767:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1768:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1769:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1770:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1771:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1772:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1773:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1774:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channe
1775:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channe
1776:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1777:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
1778:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
1779:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1780:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1781:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to convert a channel defined from parameter
1782:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1783:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1784:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         to its equivalent parameter definition of a ADC external channel
1785:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
1786:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The channel parameter can be, additionally to a value
1787:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         defined from parameter definition of a ADC internal channel
1788:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
1789:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         a value defined from parameter definition of
1790:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
1791:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or a value from functions where a channel number is returned
1792:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         from ADC registers.
1793:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1794:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1795:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1796:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1797:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1798:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1799:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1800:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1801:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1802:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1803:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1804:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1805:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1806:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1807:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1808:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1809:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1810:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1811:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1812:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1813:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1814:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1815:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1816:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1817:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1818:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1819:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1820:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1821:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1822:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1823:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1824:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
1825:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1826:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1827:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1828:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1829:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1830:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1831:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1832:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1833:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1834:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1835:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
1836:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1837:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
1838:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
1839:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
1840:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
1841:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
1842:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1843:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1844:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1845:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1846:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1847:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1848:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1849:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1850:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1851:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1852:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1853:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1854:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1855:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1856:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
1857:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
1858:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1859:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1860:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the internal channel
1861:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         selected is available on the ADC instance selected.
1862:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from parameter
1863:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1864:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1865:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         must not be a value defined from parameter definition of
1866:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
1867:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or a value from functions where a channel number is
1868:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         returned from ADC registers,
1869:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         because internal and external channels share the same channel
1870:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
1871:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         parameters definitions of driver.
1872:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
1873:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1874:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1875:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1876:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1877:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1878:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1879:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1880:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1881:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1882:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1883:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1884:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1885:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
1886:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1887:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1888:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1889:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1890:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1891:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1892:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1893:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1894:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value "0" if the internal channel selected is not available on the ADC instance selecte
1895:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Value "1" if the internal channel selected is available on the ADC instance selected.
1896:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
1897:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
1898:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1899:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
1900:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1901:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)         ||                    \
1902:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC1) ||                    \
1903:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1904:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1905:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1906:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1907:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ||                                                                          \
1908:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
1909:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1910:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)         ||                    \
1911:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC2)                          \
1912:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1913:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1914:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ||                                                                          \
1915:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC3)                                               \
1916:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1917:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC3)    ||                    \
1918:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1919:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1920:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1921:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1922:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ||                                                                          \
1923:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC4)                                               \
1924:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1925:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP6)         ||                    \
1926:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1927:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1928:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1929:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ||                                                                          \
1930:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC5)                                               \
1931:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1932:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP5)         ||                    \
1933:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC5) ||                    \
1934:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP4)         ||                    \
1935:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1936:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1937:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1938:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1939:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
1940:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #elif defined(STM32G471xx)
1941:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1942:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
1943:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1944:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)         ||                    \
1945:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC1) ||                    \
1946:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1947:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1948:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1949:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1950:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ||                                                                          \
1951:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
1952:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1953:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)         ||                    \
1954:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC2)                          \
1955:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1956:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1957:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ||                                                                          \
1958:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC3)                                               \
1959:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1960:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC3)    ||                    \
1961:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1962:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1963:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1964:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1965:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
1966:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx)
1967:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1968:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
1969:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1970:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)         ||                    \
1971:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC1) ||                    \
1972:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1973:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1974:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1975:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1976:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ||                                                                          \
1977:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
1978:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1979:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)         ||                    \
1980:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC2)                          \
1981:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
1982:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    )                                                                           \
1983:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
1984:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
1985:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
1986:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
1987:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to define ADC analog watchdog parameter:
1988:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         define a single channel to monitor with analog watchdog
1989:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         from sequencer channel and groups definition.
1990:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
1991:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example:
1992:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDMonitChannels(
1993:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             ADC1, LL_ADC_AWD1,
1994:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
1995:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1996:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1997:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1998:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1999:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
2000:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
2001:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
2002:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2003:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2004:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2005:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2006:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2007:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2008:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2009:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2010:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2011:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2012:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2013:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2014:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2015:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
2016:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
2017:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
2018:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
2019:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
2020:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
2021:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
2022:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
2023:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
2024:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
2025:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
2026:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
2027:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
2028:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
2029:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
2030:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
2031:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
2032:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
2033:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
2034:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
2035:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
2036:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
2037:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
2038:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
2039:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2040:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __GROUP__ This parameter can be one of the following values:
2041:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR
2042:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_INJECTED
2043:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
2044:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2045:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
2046:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
2047:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
2048:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
2049:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
2050:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
2051:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
2052:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
2053:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
2054:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
2055:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
2056:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
2057:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
2058:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
2059:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
2060:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
2061:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
2062:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
2063:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
2064:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
2065:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
2066:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
2067:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
2068:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
2069:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
2070:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
2071:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
2072:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
2073:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
2074:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
2075:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
2076:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
2077:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
2078:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
2079:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
2080:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
2081:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
2082:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
2083:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
2084:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
2085:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
2086:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
2087:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
2088:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
2089:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
2090:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
2091:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
2092:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
2093:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
2094:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
2095:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
2096:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
2097:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
2098:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
2099:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
2100:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
2101:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
2102:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
2103:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
2104:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
2105:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
2106:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)
2107:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)
2108:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ
2109:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG  (0)(1)
2110:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ  (0)(1)
2111:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ (1)
2112:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG  (0)(5)
2113:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ  (0)(5)
2114:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ (5)
2115:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(6)
2116:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(6)
2117:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (6)
2118:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG          (0)(1)
2119:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_INJ          (0)(1)
2120:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG_INJ         (1)
2121:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG          (0)(2)
2122:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_INJ          (0)(2)
2123:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG_INJ         (2)
2124:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG     (0)(2)
2125:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ     (0)(2)
2126:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ    (2)
2127:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG     (0)(3)
2128:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ     (0)(3)
2129:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ    (3)
2130:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG          (0)(5)
2131:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_INJ          (0)(5)
2132:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG_INJ         (5)
2133:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG          (0)(5)
2134:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_INJ          (0)(5)
2135:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG_INJ         (5)
2136:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG          (0)(4)
2137:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_INJ          (0)(4)
2138:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG_INJ         (4)
2139:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
2140:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (0) On STM32G4, parameter available only on analog watchdog number: AWD1.\n
2141:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
2142:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
2143:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
2144:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
2145:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
2146:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
2147:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
2148:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
2149:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2150:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                    
2151:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                           
2152:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                  
2153:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    :                                                                                               
2154:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                          
2155:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                 
2156:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    :                                                                                               
2157:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) 
2158:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2159:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2160:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2161:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to set the value of ADC analog watchdog threshold high
2162:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2163:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         different of 12 bits.
2164:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_ConfigAnalogWDThresholds()
2165:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or @ref LL_ADC_SetAnalogWDThresholds().
2166:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to set the value of
2167:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2168:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDThresholds
2169:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *            (< ADCx param >,
2170:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8
2171:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *            );
2172:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2173:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2174:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2175:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2176:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2177:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
2178:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2179:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2180:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
2181:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2182:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2183:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2184:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get the value of ADC analog watchdog threshold high
2185:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2186:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         different of 12 bits.
2187:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2188:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to get the value of
2189:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2190:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
2191:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *            (LL_ADC_RESOLUTION_8B,
2192:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
2193:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *            );
2194:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2195:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2196:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2197:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2198:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2199:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
2200:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2201:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2202:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
2203:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2204:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2205:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2206:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC analog watchdog threshold high
2207:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or low from raw value containing both thresholds concatenated.
2208:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2209:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example, to get analog watchdog threshold high from the register raw value:
2210:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, <raw_value_with_both
2211:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values:
2212:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
2213:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
2214:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2215:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2216:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2217:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)       \
2218:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((__AWD_THRESHOLDS__) >> (((__AWD_THRESHOLD_TYPE__) & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_
2219:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2220:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2221:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to set the ADC calibration value with both single ended
2222:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and differential modes calibration factors concatenated.
2223:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetCalibrationFactor().
2224:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example, to set calibration factors single ended to 0x55
2225:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and differential ended to 0x2A:
2226:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           LL_ADC_SetCalibrationFactor(
2227:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             ADC1,
2228:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(0x55, 0x2A))
2229:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_SINGLE_ENDED__ Value between Min_Data=0x00 and Max_Data=0x7F
2230:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_DIFFERENTIAL__ Value between Min_Data=0x00 and Max_Data=0x7F
2231:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2232:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2233:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIA
2234:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__)
2235:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2236:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2237:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2238:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC multimode conversion data of ADC master
2239:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or ADC slave from raw value with both ADC conversion data concatenated.
2240:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This macro is intended to be used when multimode transfer by DMA
2241:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
2242:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         In this case the transferred data need to processed with this macro
2243:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         to separate the conversion data of ADC master and ADC slave.
2244:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
2245:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
2246:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
2247:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
2248:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2249:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2250:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) 
2251:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((__ADC_MULTI_CONV_DATA__) >> ((ADC_CDR_RDATA_SLV_Pos) & ~(__ADC_MULTI_MASTER_SLAVE__))) & ADC_C
2252:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
2253:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2254:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2255:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2256:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to select, from a ADC instance, to which ADC instance
2257:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         it has a dependence in multimode (ADC master of the corresponding
2258:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC common instance).
2259:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of device with multimode available and a mix of
2260:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC instances compliant and not compliant with multimode feature,
2261:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC instances not compliant with multimode feature are
2262:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         considered as master instances (do not depend to
2263:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         any other ADC instance).
2264:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2265:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval __ADCx__ ADC instance master of the corresponding ADC common instance
2266:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2267:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC5)
2268:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2269:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ( ( ((__ADCx__) == ADC2)                                                     \
2270:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     )?                                                                         \
2271:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     (ADC1)                                                                     \
2272:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     :                                                                          \
2273:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     ( ( ((__ADCx__) == ADC4)                                                   \
2274:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )?                                                                       \
2275:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       (ADC3)                                                                   \
2276:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       :                                                                        \
2277:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       (__ADCx__)                                                               \
2278:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     )                                                                          \
2279:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2280:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #else
2281:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2282:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ( ( ((__ADCx__) == ADC2)                                                     \
2283:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     )?                                                                         \
2284:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     (ADC1)                                                                     \
2285:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     :                                                                          \
2286:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     (__ADCx__)                                                                 \
2287:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2288:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
2289:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
2290:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2291:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2292:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to select the ADC common instance
2293:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         to which is belonging the selected ADC instance.
2294:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   ADC common register instance can be used for:
2295:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Set parameters common to several ADC instances
2296:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Multimode (for devices with several ADC instances)
2297:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2298:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2299:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval ADC common register instance
2300:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2301:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC345_COMMON)
2302:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2303:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2))                              \
2304:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     ? (                                                                        \
2305:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (ADC12_COMMON)                                                          \
2306:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
2307:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       :                                                                        \
2308:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       (                                                                        \
2309:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (ADC345_COMMON)                                                         \
2310:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
2311:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2312:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #else
2313:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)  (ADC12_COMMON)
2314:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
2315:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2316:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to check if all ADC instances sharing the same
2317:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC common instance are disabled.
2318:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This check is required by functions with setting conditioned to
2319:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
2320:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2321:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2322:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On devices with only 1 ADC common instance, parameter of this macro
2323:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is useless and can be ignored (parameter kept for compatibility
2324:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         with devices featuring several ADC common instances).
2325:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADCXY_COMMON__ ADC common instance
2326:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2327:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value "0" if all ADC instances sharing the same ADC common instance
2328:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         are disabled.
2329:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Value "1" if at least one ADC instance sharing the same ADC common instance
2330:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is enabled.
2331:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2332:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC345_COMMON)
2333:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC4) &&  defined(ADC5)
2334:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2335:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \
2336:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     ? (                                                                        \
2337:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC1) |                                               \
2338:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC2)  )                                              \
2339:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
2340:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       :                                                                        \
2341:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       (                                                                        \
2342:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC3) |                                               \
2343:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC4) |                                               \
2344:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC5)  )                                              \
2345:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
2346:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2347:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #else
2348:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2349:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \
2350:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     ? (                                                                        \
2351:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC1) |                                               \
2352:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC2)  )                                              \
2353:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
2354:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       :                                                                        \
2355:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       (LL_ADC_IsEnabled(ADC3))                                                 \
2356:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2357:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif /* ADC4 && ADC5 */
2358:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #else
2359:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2360:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2))
2361:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
2362:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2363:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2364:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to define the ADC conversion data full-scale digital
2365:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         value corresponding to the selected ADC resolution.
2366:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   ADC conversion data full-scale corresponds to voltage range
2367:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         determined by analog voltage references Vref+ and Vref-
2368:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (refer to reference manual).
2369:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2370:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2371:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2372:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2373:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2374:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion dat
2375:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2376:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
2377:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (0xFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))
2378:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2379:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2380:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to convert the ADC conversion data from
2381:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         a resolution to another resolution.
2382:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __DATA__ ADC conversion data to be converted
2383:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted
2384:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2385:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2386:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2387:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2388:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2389:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
2390:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2391:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2392:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2393:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2394:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2395:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval ADC conversion data to the requested resolution
2396:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2397:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
2398:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                          __ADC_RESOLUTION_CURRENT__,\
2399:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                          __ADC_RESOLUTION_TARGET__)            \
2400:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((__DATA__)                                                                 \
2401:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \
2402:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \
2403:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2404:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2405:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2406:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate the voltage (unit: mVolt)
2407:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         corresponding to a ADC conversion data (unit: digital value).
2408:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2409:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2410:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2411:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
2412:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
2413:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                       (unit: digital value).
2414:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2415:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2416:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2417:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2418:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2419:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2420:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2421:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
2422:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                       __ADC_DATA__,\
2423:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                       __ADC_RESOLUTION__)                      \
2424:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
2425:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
2426:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2427:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2428:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate analog reference voltage (Vref+)
2430:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (unit: mVolt) from ADC conversion data of internal voltage
2431:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         reference VrefInt.
2432:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Computation is using VrefInt calibration value
2433:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2434:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This voltage depends on user board environment: voltage level
2435:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         connected to pin Vref+.
2436:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         On devices with small package, the pin Vref+ is not present
2437:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and internally bonded to pin Vdda.
2438:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, calibration data of internal voltage reference
2439:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         VrefInt corresponds to a resolution of 12 bits,
2440:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2441:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         internal voltage reference VrefInt.
2442:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2443:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2444:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
2445:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         of internal voltage reference VrefInt (unit: digital value).
2446:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2447:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2448:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2449:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2450:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2451:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Analog reference voltage (unit: mV)
2452:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2453:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
2454:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                          __ADC_RESOLUTION__)                   \
2455:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
2456:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \
2457:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                       (__ADC_RESOLUTION__),                    \
2458:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                       LL_ADC_RESOLUTION_12B))
2459:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2460:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2461:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2462:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2463:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Computation is using temperature sensor calibration values
2464:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2465:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Calculation formula:
2466:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Temperature = ((TS_ADC_DATA - TS_CAL1)
2467:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
2468:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
2469:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
2470:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                Avg_Slope = (TS_CAL2 - TS_CAL1)
2471:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
2472:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
2473:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL1 (calibrated in factory)
2474:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
2475:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL2 (calibrated in factory)
2476:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve that calibration
2477:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  parameters are correct (address and data).
2478:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  To calculate temperature using temperature sensor
2479:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  datasheet typical values (generic values less, therefore
2480:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  less accurate than calibrated values),
2481:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
2482:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2483:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2484:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2485:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2486:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2487:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, calibration data of temperature sensor
2488:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         corresponds to a resolution of 12 bits,
2489:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2490:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         temperature sensor.
2491:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2492:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2493:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
2494:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
2495:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                 temperature sensor (unit: digital value).
2496:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
2497:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                 sensor voltage has been measured.
2498:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2499:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2500:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2501:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2502:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2503:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2504:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2505:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
2506:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                   __TEMPSENSOR_ADC_DATA__,\
2507:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                   __ADC_RESOLUTION__)                              \
2508:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
2509:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                     (__ADC_RESOLUTION__),          \
2510:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                     LL_ADC_RESOLUTION_12B)         \
2511:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                    * (__VREFANALOG_VOLTAGE__))                                     \
2512:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                   / TEMPSENSOR_CAL_VREFANALOG)                                     \
2513:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
2514:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****      ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
2515:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
2516:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ) + TEMPSENSOR_CAL1_TEMP                                                        \
2517:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2518:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2519:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2520:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2521:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2522:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Computation is using temperature sensor typical values
2523:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (refer to device datasheet).
2524:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Calculation formula:
2525:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
2526:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                         / Avg_Slope + CALx_TEMP
2527:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
2528:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                   (unit: digital value)
2529:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                Avg_Slope        = temperature sensor slope
2530:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                   (unit: uV/Degree Celsius)
2531:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                TS_TYP_CALx_VOLT = temperature sensor digital value at
2532:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                   temperature CALx_TEMP (unit: mV)
2533:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve the temperature sensor
2534:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  of the current device has characteristics in line with
2535:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  datasheet typical values.
2536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  If temperature sensor calibration values are available on
2537:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
2538:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  temperature calculation will be more accurate using
2539:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
2540:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2541:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2542:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2543:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2544:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2545:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   ADC measurement data must correspond to a resolution of 12 bits
2546:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (full scale digital value 4095). If not the case, the data must be
2547:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         preliminarily rescaled to an equivalent resolution of 12 bits.
2548:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical v
2549:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                       On STM32G4, refer to device datasheet parameter "Avg_Slop
2550:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical
2551:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                       On STM32G4, refer to device datasheet parameter "V30" (co
2552:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature s
2553:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) voltage (unit: mV)
2554:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit:
2555:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor volta
2556:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2557:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2558:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2559:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2560:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2561:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2562:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2563:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
2564:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              __TEMPSENSOR_TYP_CALX_V__,\
2565:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              __TEMPSENSOR_CALX_TEMP__,\
2566:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              __VREFANALOG_VOLTAGE__,\
2567:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              __TEMPSENSOR_ADC_DATA__,\
2568:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                              __ADC_RESOLUTION__)               \
2569:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   ((( (                                                                        \
2570:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
2571:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
2572:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                  * 1000UL)                                                     \
2573:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        -                                                                       \
2574:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****        (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
2575:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                  * 1000UL)                                                     \
2576:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       )                                                                        \
2577:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                 \
2578:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****    ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                     \
2579:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   )
2580:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2581:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2582:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
2583:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2584:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2585:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2586:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
2587:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2588:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2589:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2590:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Exported functions --------------------------------------------------------*/
2591:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
2592:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
2593:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2594:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2595:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
2596:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
2597:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2598:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /* Note: LL ADC functions to set DMA transfer are located into sections of    */
2599:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       configuration of ADC instance, groups and multimode (if available):  */
2600:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */
2601:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2602:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2603:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Function to help to configure DMA transfer from ADC: retrieve the
2604:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC register address from ADC instance and a list of ADC registers
2605:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         intended to be used (most commonly) with DMA transfer.
2606:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   These ADC registers are data registers:
2607:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         when ADC conversion data is available in ADC data registers,
2608:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC generates a DMA transfer request.
2609:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
2610:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         function "LL_DMA_ConfigAddresses()".
2611:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example:
2612:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           LL_DMA_ConfigAddresses(DMA1,
2613:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                  LL_DMA_CHANNEL_1,
2614:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
2615:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                  (uint32_t)&< array or variable >,
2616:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
2617:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with several ADC: in multimode, some devices
2618:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use a different data register outside of ADC instance scope
2619:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (common data register). This macro manages this register difference,
2620:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         only ADC instance has to be set as parameter.
2621:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr\n
2622:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CDR      RDATA_MST      LL_ADC_DMA_GetRegAddr\n
2623:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_DMA_GetRegAddr
2624:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2625:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Register This parameter can be one of the following values:
2626:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
2627:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
2628:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
2629:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) Available on devices with several ADC instances.
2630:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval ADC register address
2631:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2632:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2633:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
2634:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2635:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register uint32_t data_reg_addr;
2636:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2637:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
2638:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   {
2639:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     /* Retrieve address of register DR */
2640:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &(ADCx->DR);
2641:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   }
2642:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
2643:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   {
2644:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     /* Retrieve address of register CDR */
2645:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
2646:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   }
2647:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2648:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return data_reg_addr;
2649:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2650:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #else
2651:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
2652:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2653:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
2654:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (void)(Register);
2655:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2656:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Retrieve address of register DR */
2657:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t) &(ADCx->DR);
2658:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2659:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif
2660:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2661:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2662:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
2663:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2664:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2665:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to
2666:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
2667:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2668:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2669:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2670:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: Clock source and prescaler.
2671:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, if ADC group injected is used, some
2672:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         clock ratio constraints between ADC clock and AHB clock
2673:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         must be respected.
2674:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to reference manual.
2675:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2676:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
2677:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2678:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
2679:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
2680:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
2681:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_SetCommonClock\n
2682:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_SetCommonClock
2683:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2684:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2685:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  CommonClock This parameter can be one of the following values:
2686:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
2687:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
2688:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
2689:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
2690:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
2691:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
2692:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
2693:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
2694:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
2695:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
2696:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
2697:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
2698:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
2699:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
2700:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
2701:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
2702:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2703:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
2704:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2705:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
2706:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2707:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2708:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2709:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: Clock source and prescaler.
2710:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_GetCommonClock\n
2711:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_GetCommonClock
2712:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2713:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2714:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2715:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
2716:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
2717:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
2718:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
2719:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
2720:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
2721:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
2722:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
2723:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
2724:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
2725:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
2726:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
2727:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
2728:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
2729:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
2730:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2731:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON)
2732:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2733:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC));
2734:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2735:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2736:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2737:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to internal
2738:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
2739:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected.
2740:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
2741:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
2742:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
2743:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
2744:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
2745:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         temperature sensor stabilization time.
2746:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet.
2747:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
2748:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US.
2749:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
2750:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         For ADC conversion of internal channels,
2751:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         a sampling time minimum value is required.
2752:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet.
2753:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalCh\n
2754:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_SetCommonPathInternalCh\n
2755:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CCR      VBATSEL        LL_ADC_SetCommonPathInternalCh
2756:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2757:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2758:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
2759:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
2760:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
2761:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
2762:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
2763:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
2764:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2765:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Path
2766:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2767:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal)
2768:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2769:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2770:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2771:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: measurement path to internal
2772:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
2773:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected.
2774:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
2775:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
2776:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_GetCommonPathInternalCh\n
2777:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_GetCommonPathInternalCh\n
2778:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CCR      VBATSEL        LL_ADC_GetCommonPathInternalCh
2779:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2780:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2781:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be a combination of the following values:
2782:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
2783:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
2784:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
2785:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
2786:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2787:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
2788:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2789:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSE
2790:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2791:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2792:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2793:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
2794:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2795:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2796:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC ins
2797:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
2798:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2799:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2800:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2801:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC calibration factor in the mode single-ended
2802:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
2803:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function is intended to set calibration parameters
2804:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without having to perform a new calibration using
2805:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref LL_ADC_StartCalibration().
2806:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with differential mode available:
2807:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
2808:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         single-ended and differential modes
2809:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (calibration factor must be specified for each of these
2810:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
2811:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         requires their calibration).
2812:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of setting calibration factors of both modes single ended
2813:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and differential (parameter LL_ADC_BOTH_SINGLE_DIFF_ENDED):
2814:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         both calibration factors must be concatenated.
2815:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         To perform this processing, use helper macro
2816:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_CALIB_FACTOR_SINGLE_DIFF().
2817:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2818:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
2819:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be enabled, without calibration on going, without conversion
2820:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on going on group regular.
2821:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_SetCalibrationFactor\n
2822:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_SetCalibrationFactor
2823:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2824:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
2825:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
2826:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
2827:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_BOTH_SINGLE_DIFF_ENDED
2828:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F
2829:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
2830:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2831:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff, uint32_t C
2832:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2833:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CALFACT,
2834:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
2835:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              CalibrationFactor << (((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLED
2836:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2837:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2838:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2839:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC calibration factor in the mode single-ended
2840:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
2841:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Calibration factors are set by hardware after performing
2842:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         a calibration run using function @ref LL_ADC_StartCalibration().
2843:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with differential mode available:
2844:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
2845:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         single-ended and differential modes
2846:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_GetCalibrationFactor\n
2847:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_GetCalibrationFactor
2848:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2849:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
2850:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
2851:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
2852:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x7F
2853:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2854:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff)
2855:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2856:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Retrieve bits with position in register depending on parameter           */
2857:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* "SingleDiff".                                                            */
2858:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Parameter used with mask "ADC_SINGLEDIFF_CALIB_FACTOR_MASK" because      */
2859:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
2860:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CALFACT, (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) >> ((S
2861:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2862:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2863:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2864:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC resolution.
2865:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
2866:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2867:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2868:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
2869:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2870:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
2871:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_SetResolution
2872:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2873:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Resolution This parameter can be one of the following values:
2874:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2875:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2876:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2877:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2878:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
2879:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2880:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
2881:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2882:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
2883:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2884:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2885:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2886:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC resolution.
2887:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
2888:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2889:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_GetResolution
2890:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2891:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2892:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2893:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2894:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2895:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2896:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2897:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)
2898:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2899:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
2900:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2901:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2902:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2903:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC conversion data alignment.
2904:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
2905:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2906:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2907:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
2908:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2909:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
2910:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_SetDataAlignment
2911:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2912:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  DataAlignment This parameter can be one of the following values:
2913:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
2914:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
2915:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
2916:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2917:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
2918:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2919:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
2920:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2921:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2922:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2923:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC conversion data alignment.
2924:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
2925:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2926:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_GetDataAlignment
2927:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2928:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2929:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
2930:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
2931:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2932:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)
2933:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2934:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_ALIGN));
2935:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2936:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2937:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2938:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC low power mode.
2939:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
2940:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
2941:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
2942:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           in order to reduce power consumption.
2943:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
2944:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
2945:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
2946:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           has been retrieved by user software.
2947:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
2948:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           other conversion.
2949:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
2950:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
2951:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
2952:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           applications.
2953:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           How to use this low power mode:
2954:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Do not use with interruption or DMA since these modes
2955:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             have to clear immediately the EOC flag to free the
2956:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             IRQ vector sequencer.
2957:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
2958:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
2959:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
2960:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
2961:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             ADC conversion start.
2962:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
2963:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
2964:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
2965:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
2966:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
2967:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
2968:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
2969:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
2970:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         of delay during which ADC was idle.
2971:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
2972:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
2973:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC channel.
2974:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2975:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
2976:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2977:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
2978:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_SetLowPowerMode
2979:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2980:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
2981:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
2982:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
2983:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
2984:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
2985:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
2986:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
2987:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
2988:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
2989:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
2990:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
2991:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC low power mode:
2992:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
2993:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
2994:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
2995:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           in order to reduce power consumption.
2996:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
2997:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
2998:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
2999:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           has been retrieved by user software.
3000:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3001:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           other conversion.
3002:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3003:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3004:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3005:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           applications.
3006:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           How to use this low power mode:
3007:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Do not use with interruption or DMA since these modes
3008:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             have to clear immediately the EOC flag to free the
3009:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             IRQ vector sequencer.
3010:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3011:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3012:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3013:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3014:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             ADC conversion start.
3015:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
3016:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
3017:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
3018:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
3019:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
3020:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
3021:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3022:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3023:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         of delay during which ADC was idle.
3024:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3025:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3026:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC channel.
3027:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_GetLowPowerMode
3028:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3029:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3030:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3031:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3032:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3033:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)
3034:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3035:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_AUTDLY));
3036:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3037:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3038:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3039:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC selected offset number 1, 2, 3 or 4.
3040:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function set the 2 items of offset configuration:
3041:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC channel to which the offset programmed will be applied
3042:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           (independently of channel mapped on ADC group regular
3043:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           or group injected)
3044:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Offset level (offset to be subtracted from the raw
3045:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           converted data).
3046:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3047:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3048:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         are set to 0.
3049:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function enables the offset, by default. It can be forced
3050:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         to disable state using function LL_ADC_SetOffsetState().
3051:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If a channel is mapped on several offsets numbers, only the offset
3052:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         with the lowest value is considered for the subtraction.
3053:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3054:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3055:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3056:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3057:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
3058:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
3059:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_SetOffset\n
3060:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR1     OFFSET1        LL_ADC_SetOffset\n
3061:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR1     OFFSET1_EN     LL_ADC_SetOffset\n
3062:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_SetOffset\n
3063:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_SetOffset\n
3064:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffset\n
3065:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_SetOffset\n
3066:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_SetOffset\n
3067:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffset\n
3068:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_SetOffset\n
3069:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_SetOffset\n
3070:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffset
3071:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3072:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3073:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3074:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3075:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3076:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3077:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
3078:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3079:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
3080:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
3081:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
3082:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
3083:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
3084:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3085:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3086:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3087:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3088:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3089:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3090:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3091:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3092:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3093:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3094:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3095:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3096:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3097:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
3098:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
3099:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
3100:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
3101:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
3102:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
3103:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
3104:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
3105:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
3106:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
3107:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
3108:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
3109:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
3110:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
3111:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
3112:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
3113:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
3114:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
3115:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
3116:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3117:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
3118:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
3119:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
3120:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3121:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3122:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32
3123:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3124:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3125:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3126:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3127:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
3128:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
3129:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3130:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3131:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3132:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3133:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Channel to which the offset programmed will be applied
3134:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (independently of channel mapped on ADC group regular
3135:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or group injected)
3136:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
3137:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
3138:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
3139:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
3140:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
3141:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3142:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
3143:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
3144:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
3145:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
3146:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3147:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
3148:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
3149:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_GetOffsetChannel\n
3150:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_GetOffsetChannel\n
3151:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_GetOffsetChannel\n
3152:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_GetOffsetChannel
3153:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3154:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3155:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3156:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3157:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3158:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3159:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3160:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3161:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
3162:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
3163:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
3164:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
3165:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
3166:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3167:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3168:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3169:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3170:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3171:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3172:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3173:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3174:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3175:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3176:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3177:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3178:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3179:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
3180:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
3181:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
3182:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
3183:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
3184:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
3185:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
3186:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
3187:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
3188:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
3189:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
3190:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
3191:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
3192:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
3193:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
3194:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
3195:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
3196:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
3197:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
3198:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3199:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
3200:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
3201:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
3202:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
3203:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
3204:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3205:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
3206:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3207:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3208:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3209:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
3210:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3211:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3212:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3213:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3214:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Offset level (offset to be subtracted from the raw
3215:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         converted data).
3216:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3217:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3218:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         are set to 0.
3219:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1        LL_ADC_GetOffsetLevel\n
3220:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_GetOffsetLevel\n
3221:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_GetOffsetLevel\n
3222:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_GetOffsetLevel
3223:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3224:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3225:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3226:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3227:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3228:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3229:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
3230:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3231:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(ADC_TypeDef *ADCx, uint32_t Offsety)
3232:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3233:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3234:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3235:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1);
3236:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3237:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3238:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3239:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3240:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         force offset state disable or enable
3241:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without modifying offset channel or offset value.
3242:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function should be needed only in case of offset to be
3243:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         enabled-disabled dynamically, and should not be needed in other cases:
3244:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         function LL_ADC_SetOffset() automatically enables the offset.
3245:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3246:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3247:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3248:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3249:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_SetOffsetState\n
3250:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffsetState\n
3251:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffsetState\n
3252:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffsetState
3253:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3254:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3255:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3256:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3257:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3258:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3259:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  OffsetState This parameter can be one of the following values:
3260:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3261:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3262:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3263:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3264:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetStat
3265:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3266:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3267:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3268:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3269:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
3270:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              OffsetState);
3271:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3272:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3273:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3274:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3275:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         offset state disabled or enabled.
3276:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_GetOffsetState\n
3277:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_GetOffsetState\n
3278:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_GetOffsetState\n
3279:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_GetOffsetState
3280:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3281:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3282:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3283:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3284:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3285:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3286:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3287:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3288:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3289:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3290:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety)
3291:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3292:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3293:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3294:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_EN);
3295:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3296:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3297:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3298:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3299:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         choose offset sign.
3300:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3301:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3302:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3303:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3304:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_SetOffsetSign\n
3305:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_SetOffsetSign\n
3306:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_SetOffsetSign\n
3307:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_SetOffsetSign
3308:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3309:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3310:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3311:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3312:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3313:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3314:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  OffsetSign This parameter can be one of the following values:
3315:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3316:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3317:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3318:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3319:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
3320:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3321:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3322:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3323:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3324:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSETPOS,
3325:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              OffsetSign);
3326:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3327:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3328:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3329:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3330:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         offset sign if positive or negative.
3331:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_GetOffsetSign\n
3332:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_GetOffsetSign\n
3333:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_GetOffsetSign\n
3334:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_GetOffsetSign
3335:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3336:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3337:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3338:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3339:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3340:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3341:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3342:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3343:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3344:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3345:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety)
3346:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3347:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3348:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3349:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSETPOS);
3350:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3351:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3352:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3353:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3354:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         choose offset saturation mode.
3355:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3356:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3357:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3358:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3359:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     SATEN          LL_ADC_SetOffsetSaturation\n
3360:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     SATEN          LL_ADC_SetOffsetSaturation\n
3361:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     SATEN          LL_ADC_SetOffsetSaturation\n
3362:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     SATEN          LL_ADC_SetOffsetSaturation
3363:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3364:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3365:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3366:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3367:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3368:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3369:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  OffsetSaturation This parameter can be one of the following values:
3370:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
3371:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
3372:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3373:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3374:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Offse
3375:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3376:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3377:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3378:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3379:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_OFR1_SATEN,
3380:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              OffsetSaturation);
3381:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3382:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3383:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3384:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3385:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         offset saturation if enabled or disabled.
3386:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     SATEN          LL_ADC_GetOffsetSaturation\n
3387:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR2     SATEN          LL_ADC_GetOffsetSaturation\n
3388:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR3     SATEN          LL_ADC_GetOffsetSaturation\n
3389:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         OFR4     SATEN          LL_ADC_GetOffsetSaturation
3390:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3391:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3392:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3393:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3394:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3395:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3396:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3397:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
3398:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
3399:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3400:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety)
3401:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3402:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3403:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3404:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_SATEN);
3405:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3406:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3407:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3408:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC gain compensation.
3409:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function set the gain compensation coefficient
3410:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         that is applied to raw converted data using the formula:
3411:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           DATA = DATA(raw) * (gain compensation coef) / 4096
3412:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function enables the gain compensation if given
3413:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         coefficient is above 0, otherwise it disables it.
3414:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Gain compensation when enabled is appied to all channels.
3415:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3416:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3417:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3418:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3419:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll GCOMP    GCOMPCOEFF     LL_ADC_SetGainCompensation\n
3420:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR2    GCOMP          LL_ADC_SetGainCompensation
3421:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3422:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  GainCompensation This parameter can be:
3423:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         0           Gain compensation will be disabled and value set to 0
3424:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         1 -> 16393  Gain compensation will be enabled with specified value
3425:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3426:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3427:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
3428:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
3430:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCO
3431:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3432:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3433:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3434:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get the ADC gain compensation value
3435:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll GCOMP    GCOMPCOEFF     LL_ADC_GetGainCompensation\n
3436:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR2    GCOMP          LL_ADC_GetGainCompensation
3437:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3438:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be:
3439:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         0           Gain compensation is disabled
3440:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         1 -> 16393  Gain compensation is enabled with returned value
3441:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3442:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetGainCompensation(ADC_TypeDef *ADCx)
3443:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3444:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR2, ADC_CFGR2_GCOMP) == ADC_CFGR2_GCOMP) ? READ_BIT(ADCx->GCOMP, ADC_G
3445:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3446:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3447:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
3448:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3449:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC sampling time common configuration impacting
3450:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3451:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3452:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3453:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3454:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3455:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_SetSamplingTimeCommonConfig
3456:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3457:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SamplingTimeCommonConfig This parameter can be one of the following values:
3458:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3459:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3460:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3461:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3462:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCom
3463:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3464:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
3465:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3466:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3467:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3468:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC sampling time common configuration impacting
3469:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3470:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_GetSamplingTimeCommonConfig
3471:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3472:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3473:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3474:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3475:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3476:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonConfig(ADC_TypeDef *ADCx)
3477:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3478:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SMPR1, ADC_SMPR1_SMPPLUS));
3479:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3480:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif /* ADC_SMPR1_SMPPLUS */
3481:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3482:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3483:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
3484:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3485:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3486:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: gr
3487:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
3488:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3489:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3490:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3491:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger source:
3492:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3493:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         external interrupt line).
3494:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting trigger source to external trigger
3495:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
3496:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
3497:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
3498:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
3499:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetTriggerEdge().
3500:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3501:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3502:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3503:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3504:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3505:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on group regular.
3506:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_SetTriggerSource\n
3507:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_SetTriggerSource
3508:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3509:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
3510:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3511:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3512:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3513:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1        (1)
3514:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2        (1)
3515:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3516:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3517:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH1        (2)
3518:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2        (1)
3519:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3        (2)
3520:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3521:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1        (2)
3522:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4        (1)
3523:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3524:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH1        (2)
3525:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4        (1)
3526:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3527:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO
3528:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3529:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3530:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1        (2)
3531:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3532:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO
3533:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO2
3534:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1
3535:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH2       (1)
3536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH3       (1)
3537:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG1
3538:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG2      (2)
3539:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG3
3540:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG4      (2)
3541:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG5
3542:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG6
3543:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG7
3544:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG8
3545:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG9
3546:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG10
3547:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11     (1)
3548:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE2      (2)
3549:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM_OUT
3550:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
3551:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
3552:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
3553:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3554:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3555:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3556:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
3557:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3558:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
3559:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3560:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3561:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3562:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source:
3563:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3564:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         external interrupt line).
3565:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   To determine whether group regular trigger source is
3566:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
3567:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
3568:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (equivalent to
3569:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
3570:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
3571:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3572:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3573:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_GetTriggerSource\n
3574:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_GetTriggerSource
3575:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3576:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3577:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3578:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3579:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3580:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1        (1)
3581:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2        (1)
3582:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3583:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3584:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH1        (2)
3585:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2        (1)
3586:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3        (2)
3587:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3588:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1        (2)
3589:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4        (1)
3590:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3591:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH1        (2)
3592:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4        (1)
3593:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3594:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO
3595:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3596:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3597:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1        (2)
3598:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3599:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO
3600:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO2
3601:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1
3602:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH2       (1)
3603:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH3       (1)
3604:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG1
3605:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG2      (2)
3606:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG3
3607:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG4      (2)
3608:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG5
3609:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG6
3610:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG7
3611:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG8
3612:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG9
3613:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG10
3614:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11     (1)
3615:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE2      (2)
3616:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM_OUT
3617:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
3618:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
3619:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
3620:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3621:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3622:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)
3623:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3624:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t TriggerSource = READ_BIT(ADCx->CFGR, ADC_CFGR_EXTSEL | ADC_CFGR_EXTEN);
3625:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3626:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
3627:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */
3628:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register uint32_t ShiftExten = ((TriggerSource & ADC_CFGR_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET
3629:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3630:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */
3631:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
3632:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((TriggerSource
3633:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****            & (ADC_REG_TRIG_SOURCE_MASK >> ShiftExten) & ADC_CFGR_EXTSEL)
3634:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****           | ((ADC_REG_TRIG_EDGE_MASK >> ShiftExten) & ADC_CFGR_EXTEN)
3635:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****          );
3636:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3637:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3638:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3639:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source internal (SW start)
3640:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or external.
3641:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of group regular trigger source set to external trigger,
3642:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
3643:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_GetTriggerSource().
3644:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
3645:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3646:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
3647:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
3648:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3649:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
3650:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3651:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1
3652:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3653:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3654:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3655:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger polarity.
3656:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3657:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3658:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3659:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3660:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on group regular.
3661:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_SetTriggerEdge
3662:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3663:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
3664:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
3665:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
3666:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
3667:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3668:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3669:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
3670:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3671:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN, ExternalTriggerEdge);
3672:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3673:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3674:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3675:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger polarity.
3676:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3677:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_GetTriggerEdge
3678:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3679:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3680:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
3681:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
3682:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
3683:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3684:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)
3685:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3686:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN));
3687:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3688:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3689:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3690:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC sampling mode.
3691:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function set the ADC conversion sampling mode
3692:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This mode applies to regular group only.
3693:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Set sampling mode is appied to all conversion of regular group.
3694:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3695:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3696:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3697:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on group regular.
3698:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_SetSamplingMode\n
3699:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_SetSamplingMode
3700:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3701:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SamplingMode This parameter can be one of the following values:
3702:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
3703:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
3704:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
3705:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3706:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3707:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSamplingMode(ADC_TypeDef *ADCx, uint32_t SamplingMode)
3708:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3709:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, SamplingMode);
3710:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3711:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3712:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3713:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get the ADC sampling mode
3714:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_GetSamplingMode\n
3715:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_GetSamplingMode
3716:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3717:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3718:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
3719:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
3720:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
3721:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3722:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSamplingMode(ADC_TypeDef *ADCx)
3723:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3724:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG));
3725:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3726:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3727:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3728:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer length and scan direction.
3729:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
3730:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
3731:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
3732:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3733:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           are configurable.
3734:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This function performs configuration of:
3735:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
3736:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3737:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
3738:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3739:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
3740:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
3741:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
3742:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3743:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           are defined by channel number.
3744:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This function performs configuration of:
3745:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
3746:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
3747:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
3748:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
3749:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3750:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
3751:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             highest channel number).
3752:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3753:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
3754:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
3755:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
3756:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3757:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3758:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3759:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on group regular.
3760:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
3761:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3762:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
3763:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
3764:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
3765:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
3766:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
3767:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
3768:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
3769:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
3770:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
3771:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
3772:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
3773:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
3774:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
3775:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
3776:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
3777:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
3778:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
3779:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3780:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3781:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
3782:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3783:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
3784:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3785:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3786:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3787:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer length and scan direction.
3788:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
3789:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
3790:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
3791:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3792:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           are configurable.
3793:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This function retrieves:
3794:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
3795:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3796:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
3797:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3798:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
3799:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
3800:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
3801:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3802:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           are defined by channel number.
3803:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This function retrieves:
3804:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
3805:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
3806:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
3807:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
3808:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3809:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
3810:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             highest channel number).
3811:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3812:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
3813:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
3814:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
3815:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_GetSequencerLength
3816:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3817:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3818:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
3819:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
3820:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
3821:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
3822:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
3823:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
3824:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
3825:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
3826:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
3827:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
3828:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
3829:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
3830:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
3831:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
3832:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
3833:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
3834:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3835:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx)
3836:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3837:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
3838:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3839:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3840:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3841:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer discontinuous mode:
3842:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
3843:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         number of ranks.
3844:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
3845:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
3846:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC auto-injected mode
3847:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         and ADC group regular sequencer discontinuous mode.
3848:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3849:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3850:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3851:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on group regular.
3852:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_SetSequencerDiscont\n
3853:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_SetSequencerDiscont
3854:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3855:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
3856:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
3857:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
3858:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
3859:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
3860:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
3861:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
3862:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
3863:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
3864:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
3865:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3866:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3867:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
3868:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3869:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM, SeqDiscont);
3870:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3871:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3872:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3873:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer discontinuous mode:
3874:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
3875:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         number of ranks.
3876:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_GetSequencerDiscont\n
3877:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_GetSequencerDiscont
3878:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3879:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3880:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
3881:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
3882:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
3883:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
3884:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
3885:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
3886:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
3887:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
3888:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
3889:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3890:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)
3891:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3892:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM));
3893:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
3894:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
3895:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
3896:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular sequence: channel on the selected
3897:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         scan sequence rank.
3898:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function performs configuration of:
3899:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
3900:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           whatever channel can be placed into whatever rank.
3901:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, ADC group regular sequencer is
3902:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
3903:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         affectation to a channel are configurable.
3904:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
3905:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
3906:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
3907:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
3908:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
3909:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         enabled separately.
3910:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
3911:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3912:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
3913:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3914:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on group regular.
3915:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_SetSequencerRanks\n
3916:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_SetSequencerRanks\n
3917:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_SetSequencerRanks\n
3918:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_SetSequencerRanks\n
3919:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_SetSequencerRanks\n
3920:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_SetSequencerRanks\n
3921:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks\n
3922:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks\n
3923:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks\n
3924:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_SetSequencerRanks\n
3925:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_SetSequencerRanks\n
3926:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_SetSequencerRanks\n
3927:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_SetSequencerRanks\n
3928:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_SetSequencerRanks\n
3929:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_SetSequencerRanks\n
3930:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_SetSequencerRanks
3931:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3932:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
3933:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
3934:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
3935:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
3936:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
3937:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
3938:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
3939:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
3940:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
3941:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
3942:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
3943:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
3944:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
3945:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
3946:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
3947:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
3948:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
3949:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
3950:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3951:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
3952:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
3953:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
3954:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
3955:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
3956:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3957:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3958:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3959:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3960:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3961:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3962:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3963:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3964:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3965:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3966:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3967:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3968:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3969:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
3970:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
3971:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
3972:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
3973:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
3974:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
3975:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
3976:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
3977:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
3978:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
3979:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
3980:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
3981:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
3982:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
3983:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
3984:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
3985:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
3986:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
3987:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
3988:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3989:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
3990:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
3991:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
3992:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
3993:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
3994:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
3995:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
3996:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* in register and register position depending on parameter "Rank".         */
3997:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
3998:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
3999:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_M
4000:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4001:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
4002:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
4003:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Ra
4004:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4005:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4006:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4007:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular sequence: channel on the selected
4008:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         scan sequence rank.
4009:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, ADC group regular sequencer is
4010:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4011:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         affectation to a channel are configurable.
4012:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4013:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4014:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4015:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4016:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4017:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4018:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4019:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4020:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4021:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4022:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
4023:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4024:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
4025:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4026:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_GetSequencerRanks\n
4027:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_GetSequencerRanks\n
4028:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_GetSequencerRanks\n
4029:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_GetSequencerRanks\n
4030:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_GetSequencerRanks\n
4031:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_GetSequencerRanks\n
4032:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks\n
4033:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks\n
4034:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks\n
4035:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_GetSequencerRanks\n
4036:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_GetSequencerRanks\n
4037:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_GetSequencerRanks\n
4038:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_GetSequencerRanks\n
4039:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_GetSequencerRanks\n
4040:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_GetSequencerRanks\n
4041:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_GetSequencerRanks
4042:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4043:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4044:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4045:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4046:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4047:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4048:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
4049:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4050:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4051:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4052:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4053:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4054:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4055:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4056:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4057:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4058:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4059:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4060:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4061:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4062:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4063:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4064:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4065:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4066:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4067:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4068:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4069:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4070:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4071:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4072:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4073:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4074:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4075:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4076:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4077:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4078:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4079:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4080:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4081:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4082:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4083:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4084:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4085:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4086:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4087:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4088:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4089:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4090:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4091:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
4092:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4093:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4094:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4095:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4096:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4097:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4098:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4099:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4100:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4101:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4102:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
4103:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4104:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4105:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4106:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
4107:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4108:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOF
4109:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4110:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(*preg,
4111:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                               ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MA
4112:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                      >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4113:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                    );
4114:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4115:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4116:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4117:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC continuous conversion mode on ADC group regular.
4118:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4119:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4120:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4121:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           conversions launched successively automatically.
4122:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4123:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4124:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4125:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4126:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4127:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on group regular.
4128:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_SetContinuousMode
4129:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4130:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Continuous This parameter can be one of the following values:
4131:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4132:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4133:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4134:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4135:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
4136:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4137:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
4138:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4139:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4140:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4141:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC continuous conversion mode on ADC group regular.
4142:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4143:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4144:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4145:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           conversions launched successively automatically.
4146:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_GetContinuousMode
4147:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4148:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4149:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4150:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4151:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4152:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)
4153:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4154:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_CONT));
4155:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4156:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4157:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4158:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer: no transfer or
4159:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4160:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4161:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         mode:
4162:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4163:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4164:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
4165:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4166:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4167:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4168:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions).
4169:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4170:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4171:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         mode non-circular:
4172:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4173:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4174:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *        (overrun flag and interruption if enabled).
4175:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4176:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_SetMultiDMATransfer().
4177:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4178:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4179:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4180:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4181:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4182:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4183:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
4184:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_SetDMATransfer
4185:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4186:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  DMATransfer This parameter can be one of the following values:
4187:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4188:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4189:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4190:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4191:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4192:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
4193:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4194:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
4195:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4196:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4197:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4198:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer: no transfer or
4199:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4200:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4201:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         mode:
4202:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4203:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4204:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
4205:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4206:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4207:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4208:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions).
4209:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4210:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4211:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         mode non-circular:
4212:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4213:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4214:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
4215:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4216:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_GetMultiDMATransfer().
4217:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4218:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4219:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_GetDMATransfer\n
4220:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_GetDMATransfer
4221:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4222:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4223:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4224:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4225:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4226:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4227:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
4228:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4229:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
4230:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4231:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4232:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4233:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular behavior in case of overrun:
4234:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         data preserved or overwritten.
4235:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Compatibility with devices without feature overrun:
4236:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         other devices without this feature have a behavior
4237:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         equivalent to data overwritten.
4238:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         The default setting of overrun is data preserved.
4239:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Therefore, for compatibility with all devices, parameter
4240:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         overrun should be set to data overwritten.
4241:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4242:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4243:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4244:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on group regular.
4245:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_SetOverrun
4246:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4247:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Overrun This parameter can be one of the following values:
4248:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4249:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4250:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4251:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4252:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
4253:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4254:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
4255:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4256:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4257:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4258:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular behavior in case of overrun:
4259:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         data preserved or overwritten.
4260:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_GetOverrun
4261:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4262:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4263:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4264:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4265:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4266:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)
4267:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4268:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_OVRMOD));
4269:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4270:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4271:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4272:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
4273:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4274:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4275:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: g
4276:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
4277:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4278:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4279:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4280:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger source:
4281:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4282:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         external interrupt line).
4283:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting trigger source to external trigger
4284:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
4285:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
4286:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
4287:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
4288:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_SetTriggerEdge().
4289:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4290:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4291:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4292:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4293:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4294:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4295:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_SetTriggerSource\n
4296:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_SetTriggerSource
4297:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4298:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
4299:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4300:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4301:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4302:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3         (2)
4303:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4304:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4305:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1         (1)
4306:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4307:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1         (1)
4308:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3         (1)
4309:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4         (1)
4310:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4311:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3         (2)
4312:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4         (2)
4313:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4314:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
4315:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4316:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4317:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2         (2)
4318:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4319:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4320:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM16_CH1        (1)
4321:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
4322:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
4323:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2        (2)
4324:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4        (1)
4325:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1       (2)
4326:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
4327:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3       (2)
4328:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
4329:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
4330:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
4331:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
4332:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
4333:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
4334:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
4335:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE3       (2)
4336:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15      (1)
4337:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
4338:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
4339:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
4340:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
4341:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4342:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4343:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4344:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
4345:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4346:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);
4347:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4348:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4349:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4350:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source:
4351:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4352:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         external interrupt line).
4353:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   To determine whether group injected trigger source is
4354:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
4355:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
4356:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (equivalent to
4357:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
4358:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
4359:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4360:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4361:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_GetTriggerSource\n
4362:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_GetTriggerSource
4363:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4364:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4365:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4366:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4367:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4368:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3         (2)
4369:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4370:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4371:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1         (1)
4372:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4373:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1         (1)
4374:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3         (1)
4375:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4         (1)
4376:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4377:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3         (2)
4378:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4         (2)
4379:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4380:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
4381:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4382:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4383:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2         (2)
4384:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4385:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4386:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM16_CH1        (1)
4387:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
4388:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
4389:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2        (2)
4390:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4        (1)
4391:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1       (2)
4392:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
4393:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3       (2)
4394:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
4395:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
4396:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
4397:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
4398:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
4399:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
4400:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
4401:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE3       (2)
4402:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15      (1)
4403:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
4404:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
4405:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
4406:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
4407:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4408:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4409:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(ADC_TypeDef *ADCx)
4410:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4411:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t TriggerSource = READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN);
4412:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4413:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4414:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */
4415:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register uint32_t ShiftJexten = ((TriggerSource & ADC_JSQR_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFS
4416:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4417:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */
4418:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
4419:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((TriggerSource
4420:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****            & (ADC_INJ_TRIG_SOURCE_MASK >> ShiftJexten) & ADC_JSQR_JEXTSEL)
4421:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****           | ((ADC_INJ_TRIG_EDGE_MASK >> ShiftJexten) & ADC_JSQR_JEXTEN)
4422:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****          );
4423:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4424:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4425:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4426:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source internal (SW start)
4427:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****             or external
4428:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of group injected trigger source set to external trigger,
4429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
4430:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_GetTriggerSource.
4431:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_IsTriggerSourceSWStart
4432:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4433:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
4434:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
4435:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4436:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
4437:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4438:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ?
4439:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4440:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4441:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4442:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger polarity.
4443:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4444:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4445:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4446:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4447:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4448:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_SetTriggerEdge
4449:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4450:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4451:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4452:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4453:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4454:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4455:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4456:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4457:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4458:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
4459:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4460:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4461:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4462:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger polarity.
4463:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4464:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_GetTriggerEdge
4465:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4466:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4467:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4468:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4469:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4470:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4471:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(ADC_TypeDef *ADCx)
4472:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4473:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN));
4474:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4475:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4476:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4477:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer length and scan direction.
4478:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function performs configuration of:
4479:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4480:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4481:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4482:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4483:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4484:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4485:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4486:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4487:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4488:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength
4489:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4490:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4491:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4492:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4493:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4494:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4495:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4496:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4497:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4498:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4499:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
4500:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4501:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4502:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4503:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer length and scan direction.
4504:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function retrieves:
4505:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4506:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4507:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4508:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4509:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4510:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength
4511:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4512:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4513:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4514:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4515:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4516:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4517:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4518:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(ADC_TypeDef *ADCx)
4519:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4520:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
4521:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4522:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4523:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4524:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer discontinuous mode:
4525:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4526:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         number of ranks.
4527:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4528:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4529:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_SetSequencerDiscont
4530:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4531:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4532:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4533:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4534:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4535:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4536:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4537:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4538:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JDISCEN, SeqDiscont);
4539:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4540:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4541:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4542:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer discontinuous mode:
4543:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4544:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         number of ranks.
4545:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_GetSequencerDiscont
4546:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4547:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4548:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4549:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4550:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4551:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(ADC_TypeDef *ADCx)
4552:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4553:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JDISCEN));
4554:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4555:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4556:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4557:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected sequence: channel on the selected
4558:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         sequence rank.
4559:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4560:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4561:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
4562:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4563:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         enabled separately.
4564:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4565:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
4566:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
4567:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4568:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4569:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4570:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4571:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n
4572:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n
4573:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n
4574:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
4575:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4576:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4577:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4578:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4579:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4580:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4581:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4582:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4583:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4584:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4585:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4586:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4587:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4588:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4589:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4590:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4591:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4592:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4593:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4594:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4595:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4596:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4597:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4598:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4599:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4600:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4601:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4602:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4603:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4604:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4605:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4606:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4607:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4608:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4609:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4610:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4611:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4612:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
4613:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4614:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4615:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4616:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4617:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4618:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4619:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4620:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4621:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4622:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4623:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4624:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4625:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4626:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4627:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4628:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* in register depending on parameter "Rank".                               */
4629:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4630:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4631:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
4632:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_INJ
4633:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Ra
4634:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4635:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4636:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4637:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected sequence: channel on the selected
4638:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         sequence rank.
4639:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4640:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4641:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4642:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4643:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4644:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4645:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4646:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4647:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4648:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
4649:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4650:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
4651:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4652:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_GetSequencerRanks\n
4653:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_GetSequencerRanks\n
4654:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_GetSequencerRanks\n
4655:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_GetSequencerRanks
4656:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4657:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4658:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4659:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4660:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4661:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4662:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4663:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4664:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4665:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4666:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4667:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4668:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4669:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4670:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4671:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4672:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4673:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4674:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4675:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4676:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4677:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4678:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4679:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4680:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4681:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4682:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4683:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4684:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4685:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4686:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4687:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4688:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4689:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4690:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4691:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4692:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4693:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
4694:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4695:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4696:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4697:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4698:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4699:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4700:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4701:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4702:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4703:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4704:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
4705:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4706:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4707:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4708:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
4709:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4710:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(ADCx->JSQR,
4711:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                               (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) <
4712:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                      >> (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4713:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                    );
4714:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4715:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4716:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4717:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger:
4718:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         independent or from ADC group regular.
4719:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This mode can be used to extend number of data registers
4720:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         updated after one ADC conversion trigger and with data
4721:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         permanently kept (not erased by successive conversions of scan of
4722:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC sequencer ranks), up to 5 data registers:
4723:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         1 data register on ADC group regular, 4 data registers
4724:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on ADC group injected.
4725:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If ADC group injected injected trigger source is set to an
4726:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         external trigger, this feature must be must be set to
4727:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         independent trigger.
4728:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC group injected automatic trigger is compliant only with
4729:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         group injected trigger source set to SW start, without any
4730:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         further action on  ADC group injected conversion start or stop:
4731:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         in this case, ADC group injected is controlled only
4732:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         from ADC group regular.
4733:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4734:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4735:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4736:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4737:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4738:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4739:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_SetTrigAuto
4740:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4741:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  TrigAuto This parameter can be one of the following values:
4742:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
4743:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
4744:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4745:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4746:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
4747:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4748:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JAUTO, TrigAuto);
4749:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4750:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4751:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4752:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger:
4753:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         independent or from ADC group regular.
4754:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_GetTrigAuto
4755:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4756:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4757:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
4758:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
4759:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4760:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(ADC_TypeDef *ADCx)
4761:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4762:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
4763:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4764:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4765:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4766:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected contexts queue mode.
4767:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
4768:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - group injected trigger
4769:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - sequencer length
4770:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - sequencer ranks
4771:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         If contexts queue is disabled:
4772:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - only 1 sequence can be configured
4773:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           and is active perpetually.
4774:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         If contexts queue is enabled:
4775:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - up to 2 contexts can be queued
4776:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           and are checked in and out as a FIFO stack (first-in, first-out).
4777:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - If a new context is set when queues is full, error is triggered
4778:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           by interruption "Injected Queue Overflow".
4779:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Two behaviors are possible when all contexts have been processed:
4780:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           the contexts queue can maintain the last context active perpetually
4781:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           or can be empty and injected group triggers are disabled.
4782:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Triggers can be only external (not internal SW start)
4783:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Caution: The sequence must be fully configured in one time
4784:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           (one write of register JSQR makes a check-in of a new context
4785:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           into the queue).
4786:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Therefore functions to set separately injected trigger and
4787:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           sequencer channels cannot be used, register JSQR must be set
4788:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           using function @ref LL_ADC_INJ_ConfigQueueContext().
4789:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This parameter can be modified only when no conversion is on going
4790:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4791:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   A modification of the context mode (bit JQDIS) causes the contexts
4792:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         queue to be flushed and the register JSQR is cleared.
4793:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4794:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4795:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4796:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4797:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_SetQueueMode\n
4798:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_SetQueueMode
4799:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4800:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  QueueMode This parameter can be one of the following values:
4801:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
4802:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
4803:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
4804:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
4805:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4806:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode)
4807:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4808:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
4809:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4810:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4811:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4812:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected context queue mode.
4813:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_GetQueueMode\n
4814:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_GetQueueMode
4815:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4816:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4817:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
4818:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
4819:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
4820:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
4821:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode(ADC_TypeDef *ADCx)
4822:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
4823:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS));
4824:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
4825:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
4826:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
4827:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set one context on ADC group injected that will be checked in
4828:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         contexts queue.
4829:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
4830:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - group injected trigger
4831:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - sequencer length
4832:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - sequencer ranks
4833:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This function is intended to be used when contexts queue is enabled,
4834:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         because the sequence must be fully configured in one time
4835:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (functions to set separately injected trigger and sequencer channels
4836:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         cannot be used):
4837:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to function @ref LL_ADC_INJ_SetQueueMode().
4838:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In the contexts queue, only the active context can be read.
4839:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         The parameters of this function can be read using functions:
4840:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerSource()
4841:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerEdge()
4842:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetSequencerRanks()
4843:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
4844:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4845:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         enabled separately.
4846:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4847:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
4848:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
4849:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4850:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
4851:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4852:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4853:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_ConfigQueueContext\n
4854:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_ConfigQueueContext\n
4855:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JL             LL_ADC_INJ_ConfigQueueContext\n
4856:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ1           LL_ADC_INJ_ConfigQueueContext\n
4857:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_ConfigQueueContext\n
4858:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_ConfigQueueContext\n
4859:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_ConfigQueueContext
4860:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4861:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
4862:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4863:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4864:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4865:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3         (2)
4866:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4867:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4868:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1         (1)
4869:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4870:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1         (1)
4871:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3         (1)
4872:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4         (1)
4873:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4874:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3         (2)
4875:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4         (2)
4876:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4877:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
4878:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4879:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4880:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2         (2)
4881:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4882:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4883:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM16_CH1        (1)
4884:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
4885:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
4886:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2        (2)
4887:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4        (1)
4888:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1       (2)
4889:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
4890:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3       (2)
4891:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
4892:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
4893:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
4894:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
4895:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
4896:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
4897:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
4898:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE3       (2)
4899:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15      (1)
4900:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
4901:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
4902:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
4903:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
4904:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4905:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4906:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4907:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4908:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4909:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
4910:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Note: This parameter is discarded in case of SW start:
4911:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *               parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE".
4912:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4913:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4914:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4915:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4916:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4917:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank1_Channel This parameter can be one of the following values:
4918:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4919:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4920:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4921:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4922:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4923:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4924:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4925:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4926:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4927:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4928:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4929:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4930:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4931:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4932:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4933:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4934:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4935:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4936:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4937:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4938:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4939:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4940:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4941:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4942:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4943:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4944:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4945:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4946:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4947:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4948:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
4949:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4950:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4951:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4952:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4953:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4954:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4955:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4956:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4957:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4958:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4959:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank2_Channel This parameter can be one of the following values:
4960:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4961:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4962:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4963:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4964:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4965:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4966:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4967:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4968:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4969:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4970:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4971:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4972:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4973:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4974:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4975:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4976:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4977:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4978:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4979:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4980:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4981:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4982:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4983:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4984:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4985:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4986:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4987:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4988:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4989:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4990:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
4991:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4992:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4993:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4994:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4995:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4996:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4997:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4998:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4999:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5000:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5001:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank3_Channel This parameter can be one of the following values:
5002:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5003:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5004:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5005:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5006:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5007:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5008:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5009:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5010:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5011:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5012:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5013:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5014:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5015:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5016:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5017:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5018:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5019:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5020:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5021:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5022:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5023:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5024:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5025:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5026:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5027:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5028:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5029:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5030:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5031:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5032:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
5033:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5034:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5035:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5036:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5037:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5038:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5039:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5040:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5041:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5042:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5043:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank4_Channel This parameter can be one of the following values:
5044:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5045:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5046:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5047:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5048:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5049:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5050:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5051:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5052:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5053:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5054:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5055:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5056:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5057:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5058:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5059:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5060:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5061:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5062:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5063:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5064:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5065:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5066:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5067:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5068:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5069:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5070:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5071:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5072:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5073:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5074:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
5075:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5076:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5077:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5078:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5079:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5080:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5081:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5082:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5083:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5084:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5085:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
5086:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5087:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx,
5088:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    uint32_t TriggerSource,
5089:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    uint32_t ExternalTriggerEdge,
5090:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    uint32_t SequencerNbRanks,
5091:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank1_Channel,
5092:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank2_Channel,
5093:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank3_Channel,
5094:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank4_Channel)
5095:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5096:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "Rankx_Channel" with bits position    */
5097:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* in register depending on literal "LL_ADC_INJ_RANK_x".                    */
5098:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Parameters "Rankx_Channel" and "LL_ADC_INJ_RANK_x" are used with masks   */
5099:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* because containing other bits reserved for other purpose.                */
5100:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* If parameter "TriggerSource" is set to SW start, then parameter          */
5101:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* "ExternalTriggerEdge" is discarded.                                      */
5102:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1U
5103:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
5104:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_JSQR_JEXTSEL |
5105:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_JSQR_JEXTEN  |
5106:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ4    |
5107:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ3    |
5108:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ2    |
5109:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ1    |
5110:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_JSQR_JL,
5111:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (TriggerSource & ADC_JSQR_JEXTSEL)          |
5112:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (ExternalTriggerEdge * (is_trigger_not_sw)) |
5113:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (((Rank4_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5114:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (((Rank3_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5115:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (((Rank2_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5116:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (((Rank1_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5117:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              SequencerNbRanks
5118:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****             );
5119:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5120:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5121:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5122:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
5123:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5124:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5125:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
5126:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
5127:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5128:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5129:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5130:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set sampling time of the selected ADC channel
5131:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5132:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5133:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5134:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
5135:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         converted:
5136:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         sampling time constraints must be respected (sampling time can be
5137:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         adjusted in function of ADC clock frequency and sampling time
5138:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         setting).
5139:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for timings values (parameters TS_vrefint,
5140:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TS_temp, ...).
5141:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5142:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         On this STM32 serie, ADC processing time is:
5143:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5144:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5145:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5146:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5147:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of ADC conversion of internal channel (VrefInt,
5148:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         temperature sensor, ...), a sampling time minimum value
5149:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is required.
5150:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet.
5151:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5152:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
5153:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5154:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5155:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_SetChannelSamplingTime\n
5156:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_SetChannelSamplingTime\n
5157:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_SetChannelSamplingTime\n
5158:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_SetChannelSamplingTime\n
5159:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_SetChannelSamplingTime\n
5160:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_SetChannelSamplingTime\n
5161:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_SetChannelSamplingTime\n
5162:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_SetChannelSamplingTime\n
5163:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_SetChannelSamplingTime\n
5164:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_SetChannelSamplingTime\n
5165:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_SetChannelSamplingTime\n
5166:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_SetChannelSamplingTime\n
5167:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_SetChannelSamplingTime\n
5168:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_SetChannelSamplingTime\n
5169:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_SetChannelSamplingTime\n
5170:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_SetChannelSamplingTime\n
5171:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_SetChannelSamplingTime\n
5172:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_SetChannelSamplingTime\n
5173:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_SetChannelSamplingTime
5174:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5175:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5176:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5177:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5178:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5179:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5180:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5181:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5182:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5183:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5184:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5185:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5186:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5187:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5188:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5189:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5190:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5191:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5192:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5193:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5194:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5195:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5196:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5197:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5198:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5199:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5200:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5201:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5202:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5203:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5204:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5205:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5206:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
5207:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5208:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5209:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5210:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5211:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5212:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5213:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5214:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5215:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5216:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5217:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SamplingTime This parameter can be one of the following values:
5218:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5219:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5220:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5221:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5222:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5223:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5224:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5225:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5226:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
5227:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5228:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5229:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5230:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
5231:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5232:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sa
5233:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5234:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "SamplingTime" with bits position     */
5235:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* in register and register position depending on parameter "Channel".      */
5236:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
5237:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
5238:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_RE
5239:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5240:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5241:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5242:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5243:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5244:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5245:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5246:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get sampling time of the selected ADC channel
5247:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5248:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5249:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5250:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5251:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         On this STM32 serie, ADC processing time is:
5252:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5253:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5254:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5255:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5256:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_GetChannelSamplingTime\n
5257:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_GetChannelSamplingTime\n
5258:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_GetChannelSamplingTime\n
5259:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_GetChannelSamplingTime\n
5260:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_GetChannelSamplingTime\n
5261:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_GetChannelSamplingTime\n
5262:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_GetChannelSamplingTime\n
5263:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_GetChannelSamplingTime\n
5264:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_GetChannelSamplingTime\n
5265:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_GetChannelSamplingTime\n
5266:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_GetChannelSamplingTime\n
5267:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_GetChannelSamplingTime\n
5268:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_GetChannelSamplingTime\n
5269:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_GetChannelSamplingTime\n
5270:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_GetChannelSamplingTime\n
5271:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_GetChannelSamplingTime\n
5272:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_GetChannelSamplingTime\n
5273:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_GetChannelSamplingTime\n
5274:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_GetChannelSamplingTime
5275:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5276:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5277:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5278:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5279:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5280:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5281:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5282:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5283:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5284:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5285:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5286:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5287:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5288:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5289:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5290:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5291:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5292:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5293:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5294:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5295:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5296:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5297:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5298:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5299:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5300:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5301:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5302:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5303:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5304:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5305:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5306:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5307:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
5308:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5309:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5310:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5311:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5312:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5313:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5314:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5315:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5316:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5317:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5318:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5319:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5320:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5321:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5322:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5323:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5324:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5325:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5326:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5327:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
5328:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5329:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5330:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5331:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5332:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel)
5333:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5334:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SM
5335:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5336:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5337:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_
5338:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                     >> ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_P
5339:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                    );
5340:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5341:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5342:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5343:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set mode single-ended or differential input of the selected
5344:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC channel.
5345:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Channel ending is on channel scope: independently of channel mapped
5346:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on ADC group regular or injected.
5347:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         In differential mode: Differential measurement is carried out
5348:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         between the selected channel 'i' (positive input) and
5349:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         channel 'i+1' (negative input). Only channel 'i' has to be
5350:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         configured, channel 'i+1' is configured automatically.
5351:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5352:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         available in differential mode.
5353:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5354:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         not available in differential mode.
5355:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5356:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5357:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some channels are internally fixed to single-ended inputs
5358:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         configuration:
5359:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC1: Channels 12, 15, 16, 17 and 18
5360:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC2: Channels 15, 17 and 18
5361:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC3: Channels 12, 16, 17 and 18            (1)
5362:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC4: Channels 16, 17 and 18                (1)
5363:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC5: Channels 2, 3, 4, 16, 17 and 18       (1)
5364:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) ADC3/4/5 are not available on all devices, refer to device datasheet
5365:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             for more details.
5366:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For ADC channels configured in differential mode, both inputs
5367:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         should be biased at (Vref+)/2 +/-200mV.
5368:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (Vref+ is the analog voltage reference)
5369:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5370:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
5371:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
5372:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected.
5373:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5374:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_SetChannelSingleDiff
5375:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5376:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5377:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5378:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5379:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5380:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5381:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5382:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5383:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5384:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5385:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5386:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5387:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5388:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5389:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5390:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5391:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5392:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be a combination of the following values:
5393:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
5394:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
5395:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
5396:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5397:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sing
5398:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5399:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Bits of channels in single or differential mode are set only for         */
5400:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* differential mode (for single mode, mask of bits allowed to be set is    */
5401:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* shifted out of range of bits of channels in single or differential mode. */
5402:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->DIFSEL,
5403:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
5404:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SING
5405:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5406:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5407:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5408:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get mode single-ended or differential input of the selected
5409:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC channel.
5410:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5411:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5412:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Therefore, to ensure a channel is configured in single-ended mode,
5413:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         the configuration of channel itself and the channel 'i-1' must be
5414:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         read back (to ensure that the selected channel channel has not been
5415:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         configured in differential mode by the previous channel).
5416:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5417:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         available in differential mode.
5418:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5419:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         not available in differential mode.
5420:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5421:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5422:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some channels are internally fixed to single-ended inputs
5423:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         configuration:
5424:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC1: Channels 12, 15, 16, 17 and 18
5425:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC2: Channels 15, 17 and 18
5426:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC3: Channels 12, 16, 17 and 18            (1)
5427:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC4: Channels 16, 17 and 18                (1)
5428:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC5: Channels 2, 3, 4, 16, 17 and 18       (1)
5429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) ADC3/4/5 are not available on all devices, refer to device datasheet
5430:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             for more details.
5431:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected. In this case, the value
5432:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         returned is null if all channels are in single ended-mode.
5433:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5434:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_GetChannelSingleDiff
5435:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5436:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
5437:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5438:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5439:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5440:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5441:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5442:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5443:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5444:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5445:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5446:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5447:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5448:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5449:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5450:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5451:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5452:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: channel in single-ended mode, else: channel in differential mode
5453:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5454:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel)
5455:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5456:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DIFSEL, (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)));
5457:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5458:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5459:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5460:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
5461:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5462:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5463:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: an
5464:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
5465:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5466:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5467:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5468:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog monitored channels:
5469:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         a single channel, multiple channels or all channels,
5470:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on ADC groups regular and-or injected.
5471:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Once monitored channels are selected, analog watchdog
5472:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is enabled.
5473:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of need to define a single channel to monitor
5474:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         with analog watchdog from sequencer channel definition,
5475:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
5476:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5477:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         instance:
5478:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5479:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5480:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5481:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5482:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5483:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5484:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5485:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5486:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5487:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             be selected. For example:
5488:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5489:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5490:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5491:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5492:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5493:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5494:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5495:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5496:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5497:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5498:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
5499:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5500:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5501:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n
5502:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n
5503:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_SetAnalogWDMonitChannels\n
5504:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_SetAnalogWDMonitChannels\n
5505:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_SetAnalogWDMonitChannels\n
5506:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_SetAnalogWDMonitChannels
5507:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5508:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5509:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5510:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5511:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5512:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDChannelGroup This parameter can be one of the following values:
5513:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5514:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5515:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5516:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5517:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5518:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5519:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5520:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5521:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5522:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5523:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5524:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5525:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5526:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5527:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5528:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5529:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5530:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5531:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5532:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5533:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5534:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5535:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5537:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5538:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5539:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5540:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5541:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5542:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5543:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5544:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5545:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5546:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5547:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5548:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5549:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5550:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5551:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5552:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5553:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5554:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5555:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5556:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5557:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5558:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5559:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5560:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5561:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5562:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5563:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5564:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5565:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5566:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5567:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5568:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5569:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5570:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5571:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5572:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5573:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5574:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)
5575:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)
5576:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ
5577:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG  (0)(1)
5578:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ  (0)(1)
5579:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ (1)
5580:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG  (0)(5)
5581:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ  (0)(5)
5582:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ (5)
5583:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(6)
5584:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(6)
5585:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (6)
5586:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG          (0)(1)
5587:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_INJ          (0)(1)
5588:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG_INJ         (1)
5589:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG          (0)(2)
5590:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_INJ          (0)(2)
5591:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG_INJ         (2)
5592:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG     (0)(2)
5593:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ     (0)(2)
5594:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ    (2)
5595:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG     (0)(3)
5596:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ     (0)(3)
5597:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ    (3)
5598:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG          (0)(5)
5599:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_INJ          (0)(5)
5600:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG_INJ         (5)
5601:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG          (0)(5)
5602:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_INJ          (0)(5)
5603:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG_INJ         (5)
5604:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG          (0)(4)
5605:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_INJ          (0)(4)
5606:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG_INJ         (4)
5607:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
5608:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (0) On STM32G4, parameter available only on analog watchdog number: AWD1.\n
5609:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5610:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5611:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5612:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5613:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5614:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5615:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5616:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5617:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
5618:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5619:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5620:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5621:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
5622:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* in register and register position depending on parameter "AWDy".         */
5623:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
5624:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5625:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MA
5626:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                       + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * 
5627:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5628:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5629:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
5630:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              AWDChannelGroup & AWDy);
5631:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5632:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5633:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5634:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog monitored channel.
5635:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
5636:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
5637:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
5638:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
5639:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
5640:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5641:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
5642:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
5643:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
5644:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
5645:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5646:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           Applicable only when the analog watchdog is set to monitor
5647:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           one channel.
5648:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5649:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         instance:
5650:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5651:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5652:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5653:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5654:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5655:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5656:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5657:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5658:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5659:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             be selected. For example:
5660:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5661:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5662:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5663:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5664:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5665:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5666:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5667:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5668:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5669:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5670:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
5671:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5672:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5673:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n
5674:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n
5675:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_GetAnalogWDMonitChannels\n
5676:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_GetAnalogWDMonitChannels\n
5677:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_GetAnalogWDMonitChannels\n
5678:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_GetAnalogWDMonitChannels
5679:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5680:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5681:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5682:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2 (1)
5683:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3 (1)
5684:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
5685:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) On this AWD number, monitored channel can be retrieved
5686:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             if only 1 channel is programmed (or none or all channels).
5687:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             This function cannot retrieve monitored channel if
5688:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             multiple channels are programmed simultaneously
5689:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             by bitfield.
5690:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5691:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5692:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5693:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5694:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5695:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5696:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5697:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5698:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5699:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5700:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5701:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5702:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5703:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5704:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5705:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5706:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5707:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5708:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5709:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5710:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5711:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5712:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5713:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5714:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5715:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5716:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5717:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5718:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5719:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5720:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5721:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5722:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5723:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5724:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5725:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5726:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5727:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5728:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5729:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5730:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5731:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5732:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5733:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5734:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5735:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5736:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5737:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5738:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5739:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5740:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5741:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5742:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5743:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5744:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5745:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5746:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5747:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5748:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5749:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5750:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5751:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5752:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
5753:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (0) On STM32G4, parameter available only on analog watchdog number: AWD1.
5754:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5755:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy)
5756:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5757:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFF
5758:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MA
5759:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5760:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register uint32_t AnalogWDMonitChannels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_
5761:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5762:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* If "AnalogWDMonitChannels" == 0, then the selected AWD is disabled       */
5763:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* (parameter value LL_ADC_AWD_DISABLE).                                    */
5764:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Else, the selected AWD is enabled and is monitoring a group of channels  */
5765:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* or a single channel.                                                     */
5766:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   if (AnalogWDMonitChannels != 0UL)
5767:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   {
5768:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
5769:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     {
5770:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       if ((AnalogWDMonitChannels & ADC_CFGR_AWD1SGL) == 0UL)
5771:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       {
5772:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5773:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = ((AnalogWDMonitChannels
5774:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                   | (ADC_AWD_CR23_CHANNEL_MASK)
5775:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                  )
5776:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                  & (~(ADC_CFGR_AWD1CH))
5777:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                 );
5778:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       }
5779:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       else
5780:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       {
5781:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         /* AWD monitoring a single channel */
5782:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = (AnalogWDMonitChannels
5783:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                  | (ADC_AWD2CR_AWD2CH_0 << (AnalogWDMonitChannels >> ADC_CFGR_AWD1C
5784:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                 );
5785:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       }
5786:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     }
5787:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     else
5788:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     {
5789:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       if ((AnalogWDMonitChannels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)
5790:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       {
5791:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5792:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = (ADC_AWD_CR23_CHANNEL_MASK
5793:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                  | ((ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN))
5794:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                 );
5795:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       }
5796:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       else
5797:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       {
5798:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         /* AWD monitoring a single channel */
5799:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5800:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = (AnalogWDMonitChannels
5801:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                  | (ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)
5802:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                  | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDMonitChannels) << ADC_CF
5803:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                 );
5804:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****       }
5805:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****     }
5806:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   }
5807:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5808:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return AnalogWDMonitChannels;
5809:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5810:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5811:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5812:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog thresholds value of both thresholds
5813:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         high and low.
5814:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If value of only one threshold high or low must be set,
5815:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_SetAnalogWDThresholds().
5816:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5817:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5818:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
5819:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5820:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         instance:
5821:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5822:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5823:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5824:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5825:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5826:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5827:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5828:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5829:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5830:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             be selected. For example:
5831:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5832:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5833:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5834:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5835:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5836:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5837:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5838:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5839:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5840:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
5841:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
5842:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
5843:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
5844:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_ConfigAnalogWDThresholds\n
5845:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_ConfigAnalogWDThresholds\n
5846:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_ConfigAnalogWDThresholds\n
5847:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_ConfigAnalogWDThresholds\n
5848:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_ConfigAnalogWDThresholds\n
5849:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_ConfigAnalogWDThresholds
5850:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5851:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5852:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5853:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5854:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5855:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
5856:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
5857:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
5858:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5859:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5860:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                      uint32_t AWDThresholdLowValue)
5861:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5862:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
5863:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* position in register and register position depending on parameter        */
5864:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* "AWDy".                                                                  */
5865:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
5866:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5867:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MAS
5868:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5869:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5870:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_TR1_HT1 | ADC_TR1_LT1,
5871:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
5872:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5873:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5874:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5875:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog threshold value of threshold
5876:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         high or low.
5877:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If values of both thresholds high or low must be set,
5878:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_ConfigAnalogWDThresholds().
5879:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5880:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5881:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
5882:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5883:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         instance:
5884:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5885:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5886:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5887:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5888:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5889:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5890:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5891:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5892:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5893:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             be selected. For example:
5894:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5895:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5896:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5897:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5898:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5899:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5900:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5901:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5902:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5903:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
5904:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
5905:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
5906:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
5907:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is not conditioned to
5908:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
5909:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC can be disabled, enabled with or without conversion on going
5910:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either ADC groups regular or injected.
5911:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_SetAnalogWDThresholds\n
5912:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_SetAnalogWDThresholds\n
5913:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_SetAnalogWDThresholds\n
5914:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_SetAnalogWDThresholds\n
5915:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_SetAnalogWDThresholds\n
5916:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_SetAnalogWDThresholds
5917:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5918:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5919:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5920:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5921:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5922:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
5923:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
5924:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
5925:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
5926:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
5927:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5928:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThr
5929:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                                                   uint32_t AWDThresholdValue)
5930:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5931:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdValue" with bits         */
5932:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* position in register and register position depending on parameters       */
5933:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* "AWDThresholdsHighLow" and "AWDy".                                       */
5934:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
5935:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5936:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MAS
5937:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5938:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5939:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              AWDThresholdsHighLow,
5940:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              AWDThresholdValue << ((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TR
5941:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5942:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5943:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5944:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog threshold value of threshold high,
5945:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         threshold low or raw data with ADC thresholds high and low
5946:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         concatenated.
5947:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If raw data with ADC thresholds high and low is retrieved,
5948:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         the data of each threshold high or low can be isolated
5949:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         using helper macro:
5950:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW().
5951:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5952:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5953:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
5954:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_GetAnalogWDThresholds\n
5955:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_GetAnalogWDThresholds\n
5956:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_GetAnalogWDThresholds\n
5957:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_GetAnalogWDThresholds\n
5958:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_GetAnalogWDThresholds\n
5959:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_GetAnalogWDThresholds
5960:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5961:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5962:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5963:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5964:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5965:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
5966:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
5967:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
5968:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW
5969:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
5970:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
5971:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AW
5972:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
5973:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFS
5974:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5975:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5976:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                              (AWDThresholdsHighLow | ADC_TR1_LT1))
5977:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                     >> (((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH
5978:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                    );
5979:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
5980:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
5981:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
5982:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog filtering configuration
5983:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5984:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
5985:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5986:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5987:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *  @note  On this STM32 serie, this feature is only available on first
5988:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         analog watchdog (AWD1)
5989:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_SetAWDFilteringConfiguration
5990:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5991:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5992:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5993:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  FilteringConfig This parameter can be one of the following values:
5994:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
5995:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
5996:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
5997:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
5998:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
5999:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
6000:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
6001:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
6002:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6003:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6004:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAWDFilteringConfiguration(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t
6005:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6006:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
6007:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (void)(AWDy);
6008:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->TR1, ADC_TR1_AWDFILT, FilteringConfig);
6009:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6010:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6011:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6012:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog filtering configuration
6013:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *  @note  On this STM32 serie, this feature is only available on first
6014:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         analog watchdog (AWD1)
6015:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_GetAWDFilteringConfiguration
6016:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6017:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6018:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6019:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be:
6020:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
6021:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
6022:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
6023:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
6024:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
6025:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
6026:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
6027:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
6028:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6029:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAWDFilteringConfiguration(ADC_TypeDef *ADCx, uint32_t AWDy)
6030:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6031:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
6032:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   (void)(AWDy);
6033:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->TR1, ADC_TR1_AWDFILT));
6034:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6035:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6036:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6037:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
6038:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6039:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6040:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: over
6041:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
6042:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6043:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6044:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6045:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC oversampling scope: ADC groups regular and-or injected
6046:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 families).
6047:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6048:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6049:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6050:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6051:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6052:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (oversampler buffer reset).
6053:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6054:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6055:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6056:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
6057:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_SetOverSamplingScope\n
6058:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_SetOverSamplingScope\n
6059:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_SetOverSamplingScope
6060:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6061:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  OvsScope This parameter can be one of the following values:
6062:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6063:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6064:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6065:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6066:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6067:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6068:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6069:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
6070:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6071:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
6072:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6073:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6074:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6075:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling scope: ADC groups regular and-or injected
6076:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 families).
6077:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6078:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6079:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6080:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6081:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6082:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (oversampler buffer reset).
6083:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_GetOverSamplingScope\n
6084:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_GetOverSamplingScope\n
6085:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_GetOverSamplingScope
6086:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6087:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6088:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6089:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6090:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6091:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6092:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6093:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6094:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(ADC_TypeDef *ADCx)
6095:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6096:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM));
6097:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6098:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6099:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6100:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC oversampling discontinuous mode (triggered mode)
6101:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on the selected ADC group.
6102:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6103:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6104:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           are done from 1 trigger)
6105:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6106:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           needs a trigger)
6107:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6108:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6109:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6110:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on group regular.
6111:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, oversampling discontinuous mode
6112:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (triggered mode) can be used only when oversampling is
6113:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         set on group regular only and in resumed mode.
6114:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_SetOverSamplingDiscont
6115:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6116:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  OverSamplingDiscont This parameter can be one of the following values:
6117:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6118:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6119:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6120:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6121:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
6122:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6123:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
6124:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6125:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6126:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6127:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling discontinuous mode (triggered mode)
6128:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on the selected ADC group.
6129:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6130:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6131:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           are done from 1 trigger)
6132:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6133:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           needs a trigger)
6134:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_GetOverSamplingDiscont
6135:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6136:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6137:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6138:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6139:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6140:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(ADC_TypeDef *ADCx)
6141:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6142:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TROVS));
6143:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6144:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6145:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6146:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC oversampling
6147:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (impacting both ADC groups regular and injected)
6148:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function set the 2 items of oversampling configuration:
6149:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ratio
6150:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - shift
6151:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6152:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6153:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6154:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
6155:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_ConfigOverSamplingRatioShift\n
6156:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CFGR2    OVSR           LL_ADC_ConfigOverSamplingRatioShift
6157:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6158:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Ratio This parameter can be one of the following values:
6159:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6160:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6161:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6162:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6163:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6164:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6165:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6166:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6167:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Shift This parameter can be one of the following values:
6168:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6169:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6170:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6171:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6172:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6173:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6174:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6175:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6176:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6177:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6178:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6179:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_
6180:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6181:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
6182:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6183:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6184:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6185:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling ratio
6186:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6187:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSR           LL_ADC_GetOverSamplingRatio
6188:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6189:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Ratio This parameter can be one of the following values:
6190:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6191:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6192:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6193:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6194:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6195:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6196:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6197:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6198:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6199:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(ADC_TypeDef *ADCx)
6200:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6201:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR));
6202:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6203:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6204:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6205:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling shift
6206:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6207:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_GetOverSamplingShift
6208:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6209:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Shift This parameter can be one of the following values:
6210:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6211:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6212:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6213:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6214:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6215:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6216:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6217:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6218:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6219:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6220:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(ADC_TypeDef *ADCx)
6221:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6222:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS));
6223:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6224:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6225:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6226:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
6227:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6228:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6229:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multim
6230:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
6231:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6232:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6233:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
6234:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6235:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC multimode configuration to operate in independent mode
6236:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6237:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6238:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6239:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to reference manual.
6240:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6241:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6242:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6243:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6244:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC instance or by using helper macro
6245:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6246:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_SetMultimode
6247:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6248:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6249:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Multimode This parameter can be one of the following values:
6250:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6251:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6252:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6253:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6254:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6255:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6256:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6257:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6258:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6259:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6260:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
6261:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6262:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DUAL, Multimode);
6263:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6264:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6265:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6266:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode configuration to operate in independent mode
6267:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6268:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6269:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6270:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to reference manual.
6271:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_GetMultimode
6272:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6273:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6274:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6275:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6276:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6277:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6278:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6279:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6280:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6281:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6282:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6283:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6284:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
6285:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6286:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
6287:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6288:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6289:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6290:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC multimode conversion data transfer: no transfer
6291:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or transfer by DMA.
6292:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6293:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6294:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         DMA transfer settings.
6295:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6296:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6297:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6298:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6299:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6300:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
6301:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6302:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6303:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6304:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions).
6305:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6306:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6307:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         mode non-circular:
6308:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6309:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6310:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6311:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6312:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6313:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6314:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6315:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6316:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6317:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6318:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6319:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6320:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6321:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled
6322:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or enabled without conversion on going on group regular.
6323:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_SetMultiDMATransfer\n
6324:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_SetMultiDMATransfer
6325:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6326:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6327:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  MultiDMATransfer This parameter can be one of the following values:
6328:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6329:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6330:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6331:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6332:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6333:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6334:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6335:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMA
6336:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6337:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, MultiDMATransfer);
6338:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6339:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6340:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6341:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data transfer: no transfer
6342:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or transfer by DMA.
6343:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6344:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6345:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         DMA transfer settings.
6346:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6347:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6348:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6349:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6350:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6351:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
6352:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6353:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6354:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6355:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           ADC conversions).
6356:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6357:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6358:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         mode non-circular:
6359:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6360:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6361:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6362:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6363:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6364:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6365:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6366:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6367:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6368:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6369:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6370:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_GetMultiDMATransfer\n
6371:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_GetMultiDMATransfer
6372:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6373:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6374:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6375:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6376:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6377:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6378:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6379:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6380:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6381:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
6382:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6383:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
6384:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6385:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6386:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6387:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Set ADC multimode delay between 2 sampling phases.
6388:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   The sampling delay range depends on ADC resolution:
6389:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC resolution 12 bits can have maximum delay of 12 cycles.
6390:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC resolution 10 bits can have maximum delay of 10 cycles.
6391:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC resolution  8 bits can have maximum delay of  8 cycles.
6392:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - ADC resolution  6 bits can have maximum delay of  6 cycles.
6393:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6394:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6395:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6396:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6397:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
6398:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6399:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_SetMultiTwoSamplingDelay
6400:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6401:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6402:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  MultiTwoSamplingDelay This parameter can be one of the following values:
6403:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6404:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6405:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6406:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6407:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6408:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6409:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6410:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6411:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6412:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6413:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6414:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6415:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
6416:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6417:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6418:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6419:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6420:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6421:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Mul
6422:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6423:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
6424:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6425:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6426:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6427:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode delay between 2 sampling phases.
6428:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_GetMultiTwoSamplingDelay
6429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6430:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6431:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6432:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6433:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6434:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6435:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6436:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6437:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6438:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6439:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6440:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6441:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6442:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6443:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6444:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *
6445:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6446:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6447:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6448:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6449:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON)
6450:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6451:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
6452:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6453:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
6454:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6455:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6456:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
6457:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6458:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
6459:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
6460:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6461:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6462:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6463:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Put ADC instance in deep power down state.
6464:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6465:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6466:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6467:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6468:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6469:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6470:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6471:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_EnableDeepPowerDown
6472:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6473:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6474:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6475:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableDeepPowerDown(ADC_TypeDef *ADCx)
6476:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6477:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6478:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6479:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6480:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6481:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6482:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_DEEPPWD);
6483:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6484:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6485:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6486:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Disable ADC deep power down mode.
6487:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6488:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6489:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6490:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6491:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6492:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6493:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6494:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
6495:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6496:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6497:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6498:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
6499:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6500:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6501:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6502:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6503:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
6504:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6505:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6506:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6507:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance deep power down state.
6508:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
6509:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6510:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: deep power down is disabled, 1: deep power down is enabled.
6511:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6512:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
6513:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6514:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
6515:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6516:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6517:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6518:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable ADC instance internal voltage regulator.
6519:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, after ADC internal voltage regulator enable,
6520:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         a delay for ADC internal voltage regulator stabilization
6521:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is required before performing a ADC calibration or ADC enable.
6522:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet, parameter tADCVREG_STUP.
6523:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US.
6524:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6525:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6526:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6527:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
6528:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6529:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6530:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6531:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
6532:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6533:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6534:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6535:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6537:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6538:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_ADVREGEN);
6539:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6540:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6541:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6542:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Disable ADC internal voltage regulator.
6543:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6544:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6545:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6546:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
6547:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6548:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6549:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6550:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
6551:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6552:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
6553:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6554:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6555:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6556:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance internal voltage regulator state.
6557:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
6558:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6559:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
6560:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6561:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
6562:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6563:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
6564:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6565:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6566:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6567:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable the selected ADC instance.
6568:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, after ADC enable, a delay for
6569:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC internal analog stabilization is required before performing a
6570:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC conversion start.
6571:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet, parameter tSTAB.
6572:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
6573:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6574:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6575:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6576:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6577:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled and ADC internal voltage regulator enabled.
6578:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_Enable
6579:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6580:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6581:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6582:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
6583:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6584:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6585:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6586:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6587:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6588:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6589:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_ADEN);
6590:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6591:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6592:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6593:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Disable the selected ADC instance.
6594:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6595:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6596:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be not disabled. Must be enabled without conversion on going
6597:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
6598:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_Disable
6599:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6600:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6601:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6602:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
6603:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6604:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6605:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6606:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6607:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6608:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6609:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_ADDIS);
6610:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6611:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6612:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6613:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance enable state.
6614:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
6615:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6616:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6617:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_IsEnabled
6618:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6619:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: ADC is disabled, 1: ADC is enabled.
6620:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6621:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
6622:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6623:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 409              		.loc 6 6623 12 view .LVU102
 410 0004 4FF0A042 		mov	r2, #1342177280
 411              	.LBE179:
 412              	.LBE178:
 413              		.loc 2 456 17 view .LVU103
 414 0008 0193     		str	r3, [sp, #4]
 457:..\ADC/main.c ****   #if (USE_TIMEOUT == 1)
 458:..\ADC/main.c ****   uint32_t Timeout = 0U; /* Variable used for timeout management */
 459:..\ADC/main.c ****   #endif /* USE_TIMEOUT */
 460:..\ADC/main.c ****   
 461:..\ADC/main.c ****   /*## Operation on ADC hierarchical scope: ADC instance #####################*/
 462:..\ADC/main.c ****   
 463:..\ADC/main.c ****   /* Note: Hardware constraint (refer to description of the functions         */
 464:..\ADC/main.c ****   /*       below):                                                            */
 465:..\ADC/main.c ****   /*       On this STM32 serie, setting of these features is conditioned to   */
 466:..\ADC/main.c ****   /*       ADC state:                                                         */
 467:..\ADC/main.c ****   /*       ADC must be disabled.                                              */
 468:..\ADC/main.c ****   /* Note: In this example, all these checks are not necessary but are        */
 469:..\ADC/main.c ****   /*       implemented anyway to show the best practice usages                */
 470:..\ADC/main.c ****   /*       corresponding to reference manual procedure.                       */
 471:..\ADC/main.c ****   /*       Software can be optimized by removing some of these checks, if     */
 472:..\ADC/main.c ****   /*       they are not relevant considering previous settings and actions    */
 473:..\ADC/main.c ****   /*       in user application.                                               */
 474:..\ADC/main.c ****   if (LL_ADC_IsEnabled(ADC1) == 0)
 415              		.loc 2 474 3 is_stmt 1 view .LVU104
 416              	.LBB181:
 417              	.LBI178:
6621:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 418              		.loc 6 6621 26 view .LVU105
 419              	.LVL17:
 420              	.LBB180:
 421              		.loc 6 6623 3 view .LVU106
 422              		.loc 6 6623 12 is_stmt 0 view .LVU107
 423 000a 9368     		ldr	r3, [r2, #8]
 424              		.loc 6 6623 68 view .LVU108
 425 000c D907     		lsls	r1, r3, #31
 426 000e 30D4     		bmi	.L17
 427              	.LVL18:
 428              		.loc 6 6623 68 view .LVU109
 429              	.LBE180:
 430              	.LBE181:
 431              	.LBB182:
 475:..\ADC/main.c ****   {
 476:..\ADC/main.c ****     /* Disable ADC deep power down (enabled by default after reset state) */
 477:..\ADC/main.c ****     LL_ADC_DisableDeepPowerDown(ADC1);
 432              		.loc 2 477 5 is_stmt 1 view .LVU110
 433              	.LBB183:
 434              	.LBI183:
6498:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 435              		.loc 6 6498 22 view .LVU111
 436              	.LBB184:
6503:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 437              		.loc 6 6503 3 view .LVU112
 438 0010 9368     		ldr	r3, [r2, #8]
 439 0012 23F02043 		bic	r3, r3, #-1610612736
 440 0016 23F03F03 		bic	r3, r3, #63
 441 001a 9360     		str	r3, [r2, #8]
 442              	.LVL19:
6503:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 443              		.loc 6 6503 3 is_stmt 0 view .LVU113
 444              	.LBE184:
 445              	.LBE183:
 478:..\ADC/main.c ****     
 479:..\ADC/main.c ****     /* Enable ADC internal voltage regulator */
 480:..\ADC/main.c ****     LL_ADC_EnableInternalRegulator(ADC1);
 446              		.loc 2 480 5 is_stmt 1 view .LVU114
 447              	.LBB185:
 448              	.LBI185:
6531:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 449              		.loc 6 6531 22 view .LVU115
 450              	.LBB186:
6536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 451              		.loc 6 6536 3 view .LVU116
 452 001c 9368     		ldr	r3, [r2, #8]
 453 001e 23F01043 		bic	r3, r3, #-1879048192
 454 0022 23F03F03 		bic	r3, r3, #63
 455 0026 43F08053 		orr	r3, r3, #268435456
 456 002a 9360     		str	r3, [r2, #8]
 457              	.LVL20:
6536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 458              		.loc 6 6536 3 is_stmt 0 view .LVU117
 459              	.LBE186:
 460              	.LBE185:
 481:..\ADC/main.c ****     
 482:..\ADC/main.c ****     /* Delay for ADC internal voltage regulator stabilization.                */
 483:..\ADC/main.c ****     /* Compute number of CPU cycles to wait for, from delay in us.            */
 484:..\ADC/main.c ****     /* Note: Variable divided by 2 to compensate partially                    */
 485:..\ADC/main.c ****     /*       CPU processing cycles (depends on compilation optimization).     */
 486:..\ADC/main.c ****     /* Note: If system core clock frequency is below 200kHz, wait time        */
 487:..\ADC/main.c ****     /*       is only a few CPU processing cycles.                             */
 488:..\ADC/main.c ****     const uint32_t SystemCoreClock = 170000000;
 461              		.loc 2 488 5 is_stmt 1 view .LVU118
 489:..\ADC/main.c ****     wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 1
 462              		.loc 2 489 5 view .LVU119
 463              		.loc 2 489 21 is_stmt 0 view .LVU120
 464 002c 40F25233 		movw	r3, #850
 465              	.L28:
 490:..\ADC/main.c ****     while(wait_loop_index != 0)
 491:..\ADC/main.c ****     {
 492:..\ADC/main.c ****       wait_loop_index--;
 466              		.loc 2 492 22 view .LVU121
 467 0030 0193     		str	r3, [sp, #4]
 490:..\ADC/main.c ****     while(wait_loop_index != 0)
 468              		.loc 2 490 27 view .LVU122
 469 0032 019B     		ldr	r3, [sp, #4]
 490:..\ADC/main.c ****     while(wait_loop_index != 0)
 470              		.loc 2 490 10 view .LVU123
 471 0034 FBB9     		cbnz	r3, .L20
 493:..\ADC/main.c ****     }
 494:..\ADC/main.c ****     
 495:..\ADC/main.c ****     /* Run ADC self calibration */
 496:..\ADC/main.c ****     LL_ADC_StartCalibration(ADC1, LL_ADC_SINGLE_ENDED);
 472              		.loc 2 496 5 is_stmt 1 view .LVU124
 473              	.LBB187:
 474              	.LBI187:
6624:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6625:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6626:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6627:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance disable state.
6628:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
6629:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6630:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: no ADC disable command on going.
6631:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6632:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
6633:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6634:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
6635:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6636:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6637:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6638:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Start ADC calibration in the mode single-ended
6639:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
6640:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, a minimum number of ADC clock cycles
6641:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         are required between ADC end of calibration and ADC enable.
6642:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES.
6643:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with differential mode available:
6644:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
6645:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         single-ended and differential modes
6646:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (calibration run must be performed for each of these
6647:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
6648:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         requires their calibration).
6649:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6650:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6651:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6652:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_StartCalibration\n
6653:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CR       ADCALDIF       LL_ADC_StartCalibration
6654:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6655:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
6656:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
6657:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
6658:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6659:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6660:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
 475              		.loc 6 6660 22 view .LVU125
 476              	.LVL21:
 477              	.LBB188:
6661:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6662:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6663:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6664:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6665:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
 478              		.loc 6 6665 3 view .LVU126
 479 0036 4FF0A042 		mov	r2, #1342177280
 480 003a 9368     		ldr	r3, [r2, #8]
 481 003c 23F04043 		bic	r3, r3, #-1073741824
 482 0040 23F03F03 		bic	r3, r3, #63
 483 0044 43F00043 		orr	r3, r3, #-2147483648
 484 0048 9360     		str	r3, [r2, #8]
 485              	.L21:
 486              	.LBE188:
 487              	.LBE187:
 497:..\ADC/main.c ****     
 498:..\ADC/main.c ****     /* Poll for ADC effectively calibrated */
 499:..\ADC/main.c ****     #if (USE_TIMEOUT == 1)
 500:..\ADC/main.c ****     Timeout = ADC_CALIBRATION_TIMEOUT_MS;
 501:..\ADC/main.c ****     #endif /* USE_TIMEOUT */
 502:..\ADC/main.c ****     
 503:..\ADC/main.c ****     while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0)
 504:..\ADC/main.c ****     {
 505:..\ADC/main.c ****     #if (USE_TIMEOUT == 1)
 506:..\ADC/main.c ****       /* Check Systick counter flag to decrement the time-out value */
 507:..\ADC/main.c ****       if (LL_SYSTICK_IsActiveCounterFlag())
 508:..\ADC/main.c ****       {
 509:..\ADC/main.c ****         if(Timeout-- == 0)
 510:..\ADC/main.c ****         {
 511:..\ADC/main.c ****         /* Time-out occurred. Set LED to blinking mode */
 512:..\ADC/main.c ****         LED_Blinking(LED_BLINK_ERROR);
 513:..\ADC/main.c ****         }
 514:..\ADC/main.c ****       }
 515:..\ADC/main.c ****     #endif /* USE_TIMEOUT */
 516:..\ADC/main.c ****     }
 488              		.loc 2 516 5 discriminator 1 view .LVU127
 489              	.LVL22:
 490              	.LBB189:
 491              	.LBI189:
6666:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
6667:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
6668:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6669:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6670:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6671:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC calibration state.
6672:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
6673:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6674:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: calibration complete, 1: calibration in progress.
6675:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6676:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
 492              		.loc 6 6676 26 discriminator 1 view .LVU128
 493              	.LBB190:
6677:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6678:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 494              		.loc 6 6678 3 discriminator 1 view .LVU129
 495              		.loc 6 6678 12 is_stmt 0 discriminator 1 view .LVU130
 496 004a 9368     		ldr	r3, [r2, #8]
 497              		.loc 6 6678 70 discriminator 1 view .LVU131
 498 004c 002B     		cmp	r3, #0
 499 004e FCDB     		blt	.L21
 500              	.LVL23:
 501              		.loc 6 6678 70 discriminator 1 view .LVU132
 502              	.LBE190:
 503              	.LBE189:
 517:..\ADC/main.c ****     
 518:..\ADC/main.c ****     /* Delay between ADC end of calibration and ADC enable.                   */
 519:..\ADC/main.c ****     /* Note: Variable divided by 2 to compensate partially                    */
 520:..\ADC/main.c ****     /*       CPU processing cycles (depends on compilation optimization).     */
 521:..\ADC/main.c ****     wait_loop_index = (ADC_DELAY_CALIB_ENABLE_CPU_CYCLES >> 1);
 504              		.loc 2 521 5 is_stmt 1 view .LVU133
 505              		.loc 2 521 21 is_stmt 0 view .LVU134
 506 0050 4023     		movs	r3, #64
 507              	.L29:
 522:..\ADC/main.c ****     while(wait_loop_index != 0)
 523:..\ADC/main.c ****     {
 524:..\ADC/main.c ****       wait_loop_index--;
 508              		.loc 2 524 22 view .LVU135
 509 0052 0193     		str	r3, [sp, #4]
 522:..\ADC/main.c ****     while(wait_loop_index != 0)
 510              		.loc 2 522 27 view .LVU136
 511 0054 019B     		ldr	r3, [sp, #4]
 522:..\ADC/main.c ****     while(wait_loop_index != 0)
 512              		.loc 2 522 10 view .LVU137
 513 0056 8BB9     		cbnz	r3, .L23
 514              	.LBE182:
 515              	.LBB191:
 516              	.LBI191:
 454:..\ADC/main.c **** {
 517              		.loc 2 454 6 is_stmt 1 view .LVU138
 518              	.LBB192:
 519              	.LBB193:
 525:..\ADC/main.c ****     }
 526:..\ADC/main.c ****     
 527:..\ADC/main.c ****     /* Enable ADC */
 528:..\ADC/main.c ****     LL_ADC_Enable(ADC1);
 520              		.loc 2 528 5 view .LVU139
 521              	.LBB194:
 522              	.LBI194:
6582:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 523              		.loc 6 6582 22 view .LVU140
 524              	.LVL24:
 525              	.LBB195:
6587:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 526              		.loc 6 6587 3 view .LVU141
 527 0058 4FF0A042 		mov	r2, #1342177280
 528 005c 9368     		ldr	r3, [r2, #8]
 529 005e 23F00043 		bic	r3, r3, #-2147483648
 530 0062 23F03F03 		bic	r3, r3, #63
 531 0066 43F00103 		orr	r3, r3, #1
 532 006a 9360     		str	r3, [r2, #8]
 533              	.L24:
 534              	.LBE195:
 535              	.LBE194:
 529:..\ADC/main.c ****     
 530:..\ADC/main.c ****     /* Poll for ADC ready to convert */
 531:..\ADC/main.c ****     #if (USE_TIMEOUT == 1)
 532:..\ADC/main.c ****     Timeout = ADC_ENABLE_TIMEOUT_MS;
 533:..\ADC/main.c ****     #endif /* USE_TIMEOUT */
 534:..\ADC/main.c ****     
 535:..\ADC/main.c ****     while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0)
 536:..\ADC/main.c ****     {
 537:..\ADC/main.c ****     #if (USE_TIMEOUT == 1)
 538:..\ADC/main.c ****       /* Check Systick counter flag to decrement the time-out value */
 539:..\ADC/main.c ****       if (LL_SYSTICK_IsActiveCounterFlag())
 540:..\ADC/main.c ****       {
 541:..\ADC/main.c ****         if(Timeout-- == 0)
 542:..\ADC/main.c ****         {
 543:..\ADC/main.c ****         /* Time-out occurred. Set LED to blinking mode */
 544:..\ADC/main.c ****         LED_Blinking(LED_BLINK_ERROR);
 545:..\ADC/main.c ****         }
 546:..\ADC/main.c ****       }
 547:..\ADC/main.c ****     #endif /* USE_TIMEOUT */
 548:..\ADC/main.c ****     }
 536              		.loc 2 548 5 view .LVU142
 537              	.LBB196:
 538              	.LBI196:
6679:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6680:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6681:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6682:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
6683:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6684:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6685:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regu
6686:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
6687:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6688:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6689:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6690:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Start ADC group regular conversion.
6691:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, this function is relevant for both
6692:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
6693:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
6694:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           starts immediately.
6695:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
6696:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
6697:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           following the ADC start conversion command.
6698:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6699:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6700:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6701:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6702:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6703:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
6704:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6705:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6706:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6707:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
6708:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6709:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6710:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6711:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6712:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6713:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6714:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_ADSTART);
6715:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6716:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6717:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6718:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Stop ADC group regular conversion.
6719:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6720:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6721:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group regular,
6722:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6723:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
6724:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6725:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6726:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6727:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
6728:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6729:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6730:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6731:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6732:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6733:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6734:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_ADSTP);
6735:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6736:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6737:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6738:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion state.
6739:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
6740:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6741:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group regular.
6742:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6743:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
6744:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6745:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
6746:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6747:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6748:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6749:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular command of conversion stop state
6750:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_IsStopConversionOngoing
6751:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6752:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group regular.
6753:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6754:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx)
6755:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6756:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP)) ? 1UL : 0UL);
6757:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6758:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6759:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6760:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Start ADC sampling phase for sampling time trigger mode
6761:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function is relevant only when
6762:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
6763:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
6764:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
6765:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6766:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6767:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6768:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6769:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6770:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StartSamplingPhase
6771:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6772:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6773:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6774:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartSamplingPhase(ADC_TypeDef *ADCx)
6775:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6776:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
6777:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6778:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6779:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6780:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Stop ADC sampling phase for sampling time trigger mode and start conversion
6781:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   This function is relevant only when
6782:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
6783:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
6784:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
6785:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_StartSamplingPhase has been called to start
6786:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           the sampling phase
6787:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6788:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6789:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6790:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6791:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6792:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StopSamplingPhase
6793:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6794:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6795:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6796:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopSamplingPhase(ADC_TypeDef *ADCx)
6797:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6798:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
6799:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6800:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6801:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6802:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6803:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
6804:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         all oversampling increased data width (for devices
6805:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         with feature oversampling).
6806:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData32
6807:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6808:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
6809:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6810:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)
6811:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6812:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6813:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6814:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6815:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6816:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6817:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC resolution 12 bits.
6818:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6819:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6820:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6821:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
6822:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6823:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
6824:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6825:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
6826:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6827:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6828:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6829:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6830:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6831:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6832:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC resolution 10 bits.
6833:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6834:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6835:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6836:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData10
6837:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6838:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
6839:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6840:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)
6841:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6842:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6843:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6844:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6845:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6846:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6847:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC resolution 8 bits.
6848:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6849:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6850:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6851:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
6852:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6853:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
6854:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6855:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
6856:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6857:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6858:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6859:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6860:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6861:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6862:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC resolution 6 bits.
6863:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6864:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6865:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6866:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData6
6867:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6868:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
6869:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6870:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)
6871:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6872:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6873:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6874:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6875:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
6876:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6877:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data of ADC master, ADC slave
6878:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         or raw data with ADC master and slave concatenated.
6879:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   If raw data with ADC master and slave concatenated is retrieved,
6880:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         a macro is available to get the conversion data of
6881:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6882:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6883:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (however this macro is mainly intended for multimode
6884:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         transfer by DMA, because this function can do the same
6885:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         by getting multimode conversion data of ADC master or ADC slave
6886:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         separately).
6887:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CDR      RDATA_MST      LL_ADC_REG_ReadMultiConversionData32\n
6888:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_REG_ReadMultiConversionData32
6889:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6890:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6891:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ConversionData This parameter can be one of the following values:
6892:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
6893:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
6894:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER_SLAVE
6895:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
6896:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6897:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(ADC_Common_TypeDef *ADCxy_COMMON, uin
6898:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6899:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CDR,
6900:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                              ConversionData)
6901:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                     >> (POSITION_VAL(ConversionData) & 0x1FUL)
6902:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                    );
6903:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6904:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
6905:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6906:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6907:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
6908:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6909:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6910:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group inj
6911:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
6912:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6913:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6914:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6915:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Start ADC group injected conversion.
6916:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, this function is relevant for both
6917:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
6918:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
6919:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           starts immediately.
6920:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
6921:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
6922:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *           following the ADC start conversion command.
6923:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6924:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6925:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group injected,
6926:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group injected,
6927:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6928:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_StartConversion
6929:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6930:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6931:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6932:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StartConversion(ADC_TypeDef *ADCx)
6933:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6934:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6935:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6936:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6937:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6938:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6939:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_JADSTART);
6940:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6941:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6942:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6943:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Stop ADC group injected conversion.
6944:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6945:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC state:
6946:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group injected,
6947:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6948:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
6949:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6950:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
6951:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6952:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
6953:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6954:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6955:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6956:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6957:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6958:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6959:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_JADSTP);
6960:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6961:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6962:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6963:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion state.
6964:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
6965:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6966:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group injected.
6967:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6968:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
6969:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6970:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
6971:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6972:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6973:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6974:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected command of conversion stop state
6975:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_IsStopConversionOngoing
6976:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6977:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group injected.
6978:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
6979:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsStopConversionOngoing(ADC_TypeDef *ADCx)
6980:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
6981:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTP) == (ADC_CR_JADSTP)) ? 1UL : 0UL);
6982:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
6983:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
6984:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
6985:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
6986:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
6987:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         all oversampling increased data width (for devices
6988:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         with feature oversampling).
6989:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData32\n
6990:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData32\n
6991:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData32\n
6992:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData32
6993:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6994:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
6995:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
6996:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
6997:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
6998:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
6999:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
7000:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7001:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(ADC_TypeDef *ADCx, uint32_t Rank)
7002:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7003:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7004:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7005:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
7006:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7007:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                    );
7008:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7009:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7010:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7011:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7012:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC resolution 12 bits.
7013:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7014:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7015:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7016:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData12\n
7017:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData12\n
7018:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData12\n
7019:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData12
7020:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7021:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7022:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7023:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7024:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7025:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7026:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
7027:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7028:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(ADC_TypeDef *ADCx, uint32_t Rank)
7029:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7030:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7031:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7032:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(*preg,
7033:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7034:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                    );
7035:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7036:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7037:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7038:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7039:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC resolution 10 bits.
7040:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7041:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7042:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7043:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData10\n
7044:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData10\n
7045:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData10\n
7046:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData10
7047:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7048:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7049:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7050:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7051:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7052:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7053:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
7054:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7055:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(ADC_TypeDef *ADCx, uint32_t Rank)
7056:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7057:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7058:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7059:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(*preg,
7060:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7061:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                    );
7062:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7063:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7064:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7065:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7066:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC resolution 8 bits.
7067:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7068:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7069:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7070:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData8\n
7071:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData8\n
7072:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData8\n
7073:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData8
7074:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7075:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7076:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7077:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7078:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7079:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7080:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
7081:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7082:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(ADC_TypeDef *ADCx, uint32_t Rank)
7083:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7084:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7085:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7086:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(*preg,
7087:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                             ADC_JDR1_JDATA)
7088:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                   );
7089:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7090:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7091:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7092:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7093:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         ADC resolution 6 bits.
7094:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7095:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7096:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7097:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData6\n
7098:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData6\n
7099:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData6\n
7100:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData6
7101:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7102:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7103:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7104:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7105:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7106:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7107:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
7108:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7109:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(ADC_TypeDef *ADCx, uint32_t Rank)
7110:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7111:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7112:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7113:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(*preg,
7114:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                             ADC_JDR1_JDATA)
7115:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****                   );
7116:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7117:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7118:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7119:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
7120:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7121:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7122:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_FLAG_Management ADC flag management
7123:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
7124:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7125:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7126:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7127:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC ready.
7128:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
7129:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7130:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7131:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
7132:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7133:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7134:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7135:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
 539              		.loc 6 7135 26 view .LVU143
 540              	.LVL25:
 541              	.LBB197:
7136:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7137:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 542              		.loc 6 7137 3 view .LVU144
 543              		.loc 6 7137 12 is_stmt 0 view .LVU145
 544 006c 1368     		ldr	r3, [r2]
 545              		.loc 6 7137 81 view .LVU146
 546 006e DB07     		lsls	r3, r3, #31
 547 0070 FCD5     		bpl	.L24
 548              	.LVL26:
 549              	.L17:
 550              		.loc 6 7137 81 view .LVU147
 551              	.LBE197:
 552              	.LBE196:
 553              	.LBE193:
 554              	.LBE192:
 555              	.LBE191:
 549:..\ADC/main.c ****     
 550:..\ADC/main.c ****     /* Note: ADC flag ADRDY is not cleared here to be able to check ADC       */
 551:..\ADC/main.c ****     /*       status afterwards.                                               */
 552:..\ADC/main.c ****     /*       This flag should be cleared at ADC Deactivation, before a new    */
 553:..\ADC/main.c ****     /*       ADC activation, using function "LL_ADC_ClearFlag_ADRDY()".       */
 554:..\ADC/main.c ****   }
 555:..\ADC/main.c ****   
 556:..\ADC/main.c ****   /*## Operation on ADC hierarchical scope: ADC group regular ################*/
 557:..\ADC/main.c ****   /* Note: No operation on ADC group regular performed here.                  */
 558:..\ADC/main.c ****   /*       ADC group regular conversions to be performed after this function  */
 559:..\ADC/main.c ****   /*       using function:                                                    */
 560:..\ADC/main.c ****   /*       "LL_ADC_REG_StartConversion();"                                    */
 561:..\ADC/main.c ****   
 562:..\ADC/main.c ****   /*## Operation on ADC hierarchical scope: ADC group injected ###############*/
 563:..\ADC/main.c ****   /* Note: No operation on ADC group injected performed here.                 */
 564:..\ADC/main.c ****   /*       ADC group injected conversions to be performed after this function */
 565:..\ADC/main.c ****   /*       using function:                                                    */
 566:..\ADC/main.c ****   /*       "LL_ADC_INJ_StartConversion();"                                    */
 567:..\ADC/main.c ****   
 568:..\ADC/main.c **** }
 556              		.loc 2 568 1 view .LVU148
 557 0072 02B0     		add	sp, sp, #8
 558              		.cfi_remember_state
 559              		.cfi_def_cfa_offset 0
 560              		@ sp needed
 561 0074 7047     		bx	lr
 562              	.LVL27:
 563              	.L20:
 564              		.cfi_restore_state
 565              	.LBB198:
 492:..\ADC/main.c ****     }
 566              		.loc 2 492 7 is_stmt 1 view .LVU149
 492:..\ADC/main.c ****     }
 567              		.loc 2 492 22 is_stmt 0 view .LVU150
 568 0076 019B     		ldr	r3, [sp, #4]
 569 0078 013B     		subs	r3, r3, #1
 570 007a D9E7     		b	.L28
 571              	.LVL28:
 572              	.L23:
 524:..\ADC/main.c ****     }
 573              		.loc 2 524 7 is_stmt 1 view .LVU151
 524:..\ADC/main.c ****     }
 574              		.loc 2 524 22 is_stmt 0 view .LVU152
 575 007c 019B     		ldr	r3, [sp, #4]
 576 007e 013B     		subs	r3, r3, #1
 577 0080 E7E7     		b	.L29
 578              	.LBE198:
 579              		.cfi_endproc
 580              	.LFE949:
 582              		.section	.text.ll_main,"ax",%progbits
 583              		.align	1
 584              		.global	ll_main
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 588              		.fpu fpv4-sp-d16
 590              	ll_main:
 591              	.LFB944:
 149:..\ADC/main.c ****   /* USER CODE BEGIN 1 */
 592              		.loc 2 149 1 is_stmt 1 view -0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 88
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 161:..\ADC/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 596              		.loc 2 161 3 view .LVU154
 597              	.LBB255:
 598              	.LBI255:
 461:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 462:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 463:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 464:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 465:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 466:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 467:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 468:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 469:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_IsEnabledClock\n
 470:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_IsEnabledClock\n
 471:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_IsEnabledClock\n
 472:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_IsEnabledClock\n
 473:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_IsEnabledClock\n
 474:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_IsEnabledClock\n
 475:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_IsEnabledClock\n
 476:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_IsEnabledClock\n
 477:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_IsEnabledClock\n
 478:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_IsEnabledClock
 479:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 480:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 481:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 482:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 483:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 484:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 485:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 486:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 487:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 488:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 489:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 490:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 491:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 492:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 493:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 494:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 495:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 496:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 497:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 498:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 499:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 500:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 501:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
 502:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 503:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 504:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 505:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 506:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 507:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 508:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 509:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 510:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 511:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_DisableClock\n
 512:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_DisableClock\n
 513:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_DisableClock\n
 514:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_DisableClock\n
 515:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_DisableClock\n
 516:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_DisableClock\n
 517:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_DisableClock\n
 518:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_DisableClock\n
 519:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_DisableClock\n
 520:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_DisableClock
 521:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 522:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 523:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 524:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 525:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 526:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 527:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 528:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 529:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 530:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 531:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 532:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 533:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 534:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 535:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 536:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 537:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 538:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 539:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 540:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 541:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 542:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 543:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 544:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 545:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 546:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 547:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 548:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ForceReset\n
 549:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ForceReset\n
 550:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ForceReset\n
 551:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ForceReset\n
 552:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ForceReset\n
 553:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ForceReset\n
 554:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ForceReset\n
 555:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ForceReset\n
 556:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ForceReset\n
 557:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ForceReset\n
 558:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ForceReset\n
 559:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ForceReset\n
 560:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ForceReset\n
 561:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ForceReset\n
 562:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ForceReset
 563:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 564:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 565:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 566:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 567:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 568:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 569:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 570:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 571:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 572:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 573:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 574:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 575:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 576:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 577:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 578:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 579:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 580:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 581:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 582:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 583:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 584:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 585:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 586:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 587:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 588:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 589:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 590:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ReleaseReset\n
 591:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ReleaseReset\n
 592:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ReleaseReset\n
 593:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ReleaseReset\n
 594:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ReleaseReset\n
 595:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ReleaseReset\n
 596:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ReleaseReset\n
 597:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ReleaseReset\n
 598:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ReleaseReset\n
 599:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ReleaseReset\n
 600:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ReleaseReset\n
 601:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ReleaseReset\n
 602:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ReleaseReset\n
 603:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ReleaseReset\n
 604:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ReleaseReset
 605:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 606:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 607:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 608:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 609:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 610:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 611:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 612:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 613:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 614:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 615:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 616:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 617:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 618:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 619:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 620:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 621:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 622:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 623:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 624:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 625:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 626:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 627:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 628:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 629:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 630:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 631:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in Sleep and Stop modes
 632:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 633:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 634:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 635:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 636:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 637:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 638:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 639:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 640:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 641:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 642:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_EnableClockStopSleep\n
 643:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 644:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 645:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 646:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 647:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 648:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_EnableClockStopSleep
 649:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 650:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 651:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 652:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 653:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 654:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 655:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 656:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 657:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 658:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 659:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 660:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 661:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 662:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 663:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 664:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 665:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 666:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 667:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 668:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 669:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 670:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 671:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep(uint32_t Periphs)
 672:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 673:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 674:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 675:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 676:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 677:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 678:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 679:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 680:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 681:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in Sleep and Stop modes
 682:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 683:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 684:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 685:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 686:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 687:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 688:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 689:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 690:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 691:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 692:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_DisableClockStopSleep\n
 693:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 694:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 695:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 696:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 697:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 698:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_DisableClockStopSleep
 699:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 700:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 701:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 702:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 703:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 704:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 705:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 706:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 707:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 708:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 709:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 710:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 711:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 712:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 713:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 714:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 715:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 716:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 717:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 718:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 719:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 720:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 721:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep(uint32_t Periphs)
 722:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 723:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 724:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 725:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 726:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 727:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 728:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 729:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 730:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 731:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 732:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 733:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 734:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 735:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 736:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 737:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock
 738:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 739:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 740:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 741:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 742:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 743:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 744:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 745:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 746:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 747:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 748:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 749:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 750:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 751:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 752:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 753:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 754:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 755:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 756:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 757:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock
 758:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 759:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 760:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 761:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 762:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 763:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 764:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 765:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 766:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 767:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
 768:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 769:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 770:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 771:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 772:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
 773:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock
 774:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 775:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 776:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 777:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 778:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 779:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 780:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 781:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 782:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 783:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 784:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 785:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 786:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 787:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 788:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
 789:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset
 790:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 791:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 792:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 793:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 794:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 795:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 796:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 797:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 798:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 799:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 800:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 801:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 802:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 803:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 804:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 805:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
 806:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset
 807:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 808:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 809:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 810:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 811:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 812:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 813:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 814:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 815:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 816:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 817:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 818:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 819:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 820:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 821:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in Sleep and Stop modes
 822:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
 823:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_EnableClockStopSleep
 824:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 825:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC  (*)
 826:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 827:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 828:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 829:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 830:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 831:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockStopSleep(uint32_t Periphs)
 832:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 833:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 834:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 835:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 836:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 837:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 838:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 839:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 840:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 841:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in Sleep and Stop modes
 842:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
 843:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_DisableClockStopSleep
 844:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 845:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 846:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 847:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 848:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 849:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 850:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 851:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockStopSleep(uint32_t Periphs)
 852:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 853:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 854:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 855:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 856:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 857:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 858:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 859:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 860:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 861:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 862:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 863:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 864:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 865:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 866:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 867:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_EnableClock\n
 868:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_EnableClock\n
 869:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_EnableClock\n
 870:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_EnableClock\n
 871:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_EnableClock\n
 872:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_EnableClock\n
 873:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 874:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 875:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 876:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_EnableClock\n
 877:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 878:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_EnableClock\n
 879:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_EnableClock\n
 880:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_EnableClock\n
 881:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 882:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
 883:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_EnableClock\n
 884:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_EnableClock\n
 885:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_EnableClock\n
 886:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 887:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 888:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 889:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 890:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 891:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 892:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 893:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 894:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 895:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 896:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 897:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 898:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 899:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
 900:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 901:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 902:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 903:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 904:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 905:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 906:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 907:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
 908:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 909:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 910:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 911:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 912:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 913:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 914:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 915:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 916:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 917:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 918:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 919:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 920:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 921:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 922:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 923:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 924:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 925:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 926:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 927:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_EnableClock\n
 928:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_EnableClock
 929:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 930:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 931:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
 932:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
 933:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 934:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 935:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 936:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 937:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 938:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 939:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 940:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
 941:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 942:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 943:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 944:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 945:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 946:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 947:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 948:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 949:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 950:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 951:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 952:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 953:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 954:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_IsEnabledClock\n
 955:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 956:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 957:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 958:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 959:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 960:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 961:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 962:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 963:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 964:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 965:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_IsEnabledClock\n
 966:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_IsEnabledClock\n
 967:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_IsEnabledClock\n
 968:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 969:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 970:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 971:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 972:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 973:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 974:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 975:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 976:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 977:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 978:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 979:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 980:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 981:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
 982:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 983:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 984:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 985:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 986:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 987:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 988:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 989:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
 990:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 991:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 992:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 993:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 994:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 995:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 996:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 997:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 998:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 999:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
1000:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1001:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1002:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1003:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1004:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
1005:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_IsEnabledClock\n
1006:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_IsEnabledClock
1007:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1008:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1009:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1010:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1011:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1012:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1013:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1014:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1015:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
1016:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1017:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == Periphs) ? 1UL : 0UL);
1018:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1019:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1020:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1021:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1022:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
1023:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_DisableClock\n
1024:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_DisableClock\n
1025:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_DisableClock\n
1026:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_DisableClock\n
1027:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_DisableClock\n
1028:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_DisableClock\n
1029:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
1030:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_DisableClock\n
1031:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
1032:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_DisableClock\n
1033:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_DisableClock\n
1034:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_DisableClock\n
1035:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_DisableClock\n
1036:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_DisableClock\n
1037:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
1038:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_DisableClock\n
1039:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_DisableClock\n
1040:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_DisableClock\n
1041:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_DisableClock\n
1042:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1043:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1044:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1045:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1046:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1047:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1048:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1049:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1050:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1051:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1052:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1053:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1054:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1055:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1056:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1057:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1058:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1059:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1060:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1061:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1062:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1063:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1064:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1065:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1066:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1067:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1068:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1069:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1070:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1071:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1072:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1073:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
1074:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1075:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1076:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1077:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1078:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_DisableClock\n
1079:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_DisableClock\n
1080:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN      LL_APB1_GRP2_DisableClock
1081:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1082:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1083:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1084:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1085:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1086:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1087:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1088:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1089:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
1090:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1091:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR2, Periphs);
1092:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1093:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1094:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1095:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1096:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR1     TIM2RST        LL_APB1_GRP1_ForceReset\n
1097:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM3RST        LL_APB1_GRP1_ForceReset\n
1098:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM4RST        LL_APB1_GRP1_ForceReset\n
1099:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM5RST        LL_APB1_GRP1_ForceReset\n
1100:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM6RST        LL_APB1_GRP1_ForceReset\n
1101:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM7RST        LL_APB1_GRP1_ForceReset\n
1102:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     CRSRST         LL_APB1_GRP1_ForceReset\n
1103:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI2RST        LL_APB1_GRP1_ForceReset\n
1104:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI3RST        LL_APB1_GRP1_ForceReset\n
1105:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART2RST      LL_APB1_GRP1_ForceReset\n
1106:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART3RST      LL_APB1_GRP1_ForceReset\n
1107:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART4RST       LL_APB1_GRP1_ForceReset\n
1108:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART5RST       LL_APB1_GRP1_ForceReset\n
1109:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C1RST        LL_APB1_GRP1_ForceReset\n
1110:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C2RST        LL_APB1_GRP1_ForceReset\n
1111:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USBRST         LL_APB1_GRP1_ForceReset\n
1112:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     FDCANRST       LL_APB1_GRP1_ForceReset\n
1113:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     PWRRST         LL_APB1_GRP1_ForceReset\n
1114:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C3RST        LL_APB1_GRP1_ForceReset\n
1115:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     LPTIM1RST      LL_APB1_GRP1_ForceReset
1116:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1117:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1118:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1119:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1120:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1121:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1122:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1123:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1124:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1125:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1126:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1127:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1128:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1129:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1130:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1131:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1132:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1133:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1134:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1135:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1136:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1137:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1138:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1139:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1140:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1141:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1142:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR1, Periphs);
1144:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1145:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1146:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1147:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1148:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR2     LPUART1RST     LL_APB1_GRP2_ForceReset\n
1149:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     I2C4RST        LL_APB1_GRP2_ForceReset\n
1150:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     UCPD1RST       LL_APB1_GRP2_ForceReset
1151:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1152:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1153:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1154:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1155:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1156:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1157:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1158:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1159:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
1160:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1161:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR2, Periphs);
1162:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1163:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1164:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1165:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1166:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR1     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
1167:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
1168:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM4RST        LL_APB1_GRP1_ReleaseReset\n
1169:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM5RST        LL_APB1_GRP1_ReleaseReset\n
1170:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
1171:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
1172:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     CRSRST         LL_APB1_GRP1_ReleaseReset\n
1173:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
1174:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI3RST        LL_APB1_GRP1_ReleaseReset\n
1175:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART2RST      LL_APB1_GRP1_ReleaseReset\n
1176:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART3RST      LL_APB1_GRP1_ReleaseReset\n
1177:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART4RST       LL_APB1_GRP1_ReleaseReset\n
1178:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART5RST       LL_APB1_GRP1_ReleaseReset\n
1179:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
1180:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
1181:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USBRST         LL_APB1_GRP1_ReleaseReset\n
1182:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     FDCANRST       LL_APB1_GRP1_ReleaseReset\n
1183:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     PWRRST         LL_APB1_GRP1_ReleaseReset\n
1184:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
1185:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     LPTIM1RST      LL_APB1_GRP1_ReleaseReset
1186:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1187:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1188:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1189:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1190:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1191:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1192:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1193:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1194:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1195:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1196:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1197:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1198:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1199:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1200:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1201:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1202:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1203:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1204:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1205:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1206:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1207:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1208:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1209:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1210:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1211:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1212:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR1, Periphs);
1214:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1215:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1216:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1217:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1218:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR2     LPUART1RST     LL_APB1_GRP2_ReleaseReset\n
1219:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     I2C4RST        LL_APB1_GRP2_ReleaseReset\n
1220:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     UCPD1RST       LL_APB1_GRP2_ReleaseReset
1221:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1222:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1223:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1224:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1225:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1226:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1227:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1228:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1229:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
1230:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1231:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR2, Periphs);
1232:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1233:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1234:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1235:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
1236:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR1     TIM2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1237:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1238:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM4SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1239:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM5SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1240:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM6SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1241:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM7SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1242:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     CRSSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1243:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     RTCAPBSMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1244:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     WWDGSMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1245:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1246:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1247:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1248:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1249:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART4SMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1250:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART5SMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1251:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C1SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1252:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1253:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USBSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1254:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     FDCANSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1255:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     PWRSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1256:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1257:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     LPTIM1SMEN      LL_APB1_GRP1_EnableClockStopSleep
1258:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1259:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1260:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1261:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1262:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1263:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1264:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1265:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1266:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1267:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1268:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1269:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1270:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1271:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1272:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1273:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1274:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1275:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1276:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1277:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1278:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1279:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1280:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1281:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1282:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1283:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1284:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1285:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
1286:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1287:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1288:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR1, Periphs);
1289:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1290:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs);
1291:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
1292:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1293:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1294:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1295:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
1296:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR2     LPUART1SMEN     LL_APB1_GRP2_EnableClockStopSleep\n
1297:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     I2C4SMEN        LL_APB1_GRP2_EnableClockStopSleep\n
1298:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     UCPD1SMEN       LL_APB1_GRP2_EnableClockStopSleep
1299:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1300:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1301:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1302:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
1303:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1304:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1305:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1306:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1307:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClockStopSleep(uint32_t Periphs)
1308:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1309:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1310:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR2, Periphs);
1311:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1312:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs);
1313:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
1314:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1315:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1316:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1317:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1318:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR1     TIM2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1319:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1320:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM4SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1321:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM5SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1322:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM6SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1323:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM7SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1324:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     CRSSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1325:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     RTCAPBSMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1326:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     WWDGSMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1327:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1328:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1329:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1330:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1331:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART4SMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1332:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART5SMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1333:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C1SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1334:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1335:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USBSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1336:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     FDCANSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1337:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     PWRSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1338:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1339:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     LPTIM1SMEN      LL_APB1_GRP1_DisableClockStopSleep
1340:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1341:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1342:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1343:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1344:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1345:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1346:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1347:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1348:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1349:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1350:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1351:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1352:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1353:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1354:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1355:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1356:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1357:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1358:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1359:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1360:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1361:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1362:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1363:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1364:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1365:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1366:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1367:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
1368:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1369:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR1, Periphs);
1370:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1371:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1372:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1373:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1374:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR2     LPUART1SMEN     LL_APB1_GRP2_DisableClockStopSleep\n
1375:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     I2C4SMEN        LL_APB1_GRP2_DisableClockStopSleep\n
1376:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     UCPD1SMEN      LL_APB1_GRP2_DisableClockStopSleep
1377:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1378:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1379:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1380:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
1381:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1382:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1383:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1384:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1385:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClockStopSleep(uint32_t Periphs)
1386:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1387:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR2, Periphs);
1388:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1389:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1390:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1391:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
1392:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1393:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1394:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1395:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
1396:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1397:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1398:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1399:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1400:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
1401:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
1402:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
1403:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
1404:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
1405:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_EnableClock\n
1406:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
1407:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
1408:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
1409:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_EnableClock\n
1410:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_EnableClock\n
1411:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_EnableClock
1412:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1413:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1414:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1415:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1416:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
1417:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1418:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1419:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1420:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1421:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1422:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
1423:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1424:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
1425:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1426:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1427:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1428:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1429:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 599              		.loc 1 1429 22 view .LVU155
 600              	.LVL29:
 601              	.LBB256:
1430:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1431:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 602              		.loc 1 1431 3 view .LVU156
1432:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 603              		.loc 1 1432 3 view .LVU157
 604 0000 904B     		ldr	r3, .L33
 605              	.LBE256:
 606              	.LBE255:
 149:..\ADC/main.c ****   /* USER CODE BEGIN 1 */
 607              		.loc 2 149 1 is_stmt 0 view .LVU158
 608 0002 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 609              		.cfi_def_cfa_offset 32
 610              		.cfi_offset 4, -32
 611              		.cfi_offset 5, -28
 612              		.cfi_offset 6, -24
 613              		.cfi_offset 7, -20
 614              		.cfi_offset 8, -16
 615              		.cfi_offset 9, -12
 616              		.cfi_offset 10, -8
 617              		.cfi_offset 14, -4
 618              	.LBB260:
 619              	.LBB257:
 620              		.loc 1 1432 3 view .LVU159
 621 0006 1A6E     		ldr	r2, [r3, #96]
 622              	.LBE257:
 623              	.LBE260:
 624              	.LBB261:
 625              	.LBB262:
 626              		.file 7 "../../..\\CubeG4\\include/core_cm4.h"
   1:../../..\CubeG4\include/core_cm4.h **** /**************************************************************************//**
   2:../../..\CubeG4\include/core_cm4.h ****  * @file     core_cm4.h
   3:../../..\CubeG4\include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../..\CubeG4\include/core_cm4.h ****  * @version  V5.0.8
   5:../../..\CubeG4\include/core_cm4.h ****  * @date     04. June 2018
   6:../../..\CubeG4\include/core_cm4.h ****  ******************************************************************************/
   7:../../..\CubeG4\include/core_cm4.h **** /*
   8:../../..\CubeG4\include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../../..\CubeG4\include/core_cm4.h ****  *
  10:../../..\CubeG4\include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../..\CubeG4\include/core_cm4.h ****  *
  12:../../..\CubeG4\include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../..\CubeG4\include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../../..\CubeG4\include/core_cm4.h ****  * You may obtain a copy of the License at
  15:../../..\CubeG4\include/core_cm4.h ****  *
  16:../../..\CubeG4\include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../..\CubeG4\include/core_cm4.h ****  *
  18:../../..\CubeG4\include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../..\CubeG4\include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../..\CubeG4\include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../..\CubeG4\include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../../..\CubeG4\include/core_cm4.h ****  * limitations under the License.
  23:../../..\CubeG4\include/core_cm4.h ****  */
  24:../../..\CubeG4\include/core_cm4.h **** 
  25:../../..\CubeG4\include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../../..\CubeG4\include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../../..\CubeG4\include/core_cm4.h **** #elif defined (__clang__)
  28:../../..\CubeG4\include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../../..\CubeG4\include/core_cm4.h **** #endif
  30:../../..\CubeG4\include/core_cm4.h **** 
  31:../../..\CubeG4\include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../../..\CubeG4\include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../../..\CubeG4\include/core_cm4.h **** 
  34:../../..\CubeG4\include/core_cm4.h **** #include <stdint.h>
  35:../../..\CubeG4\include/core_cm4.h **** 
  36:../../..\CubeG4\include/core_cm4.h **** #ifdef __cplusplus
  37:../../..\CubeG4\include/core_cm4.h ****  extern "C" {
  38:../../..\CubeG4\include/core_cm4.h **** #endif
  39:../../..\CubeG4\include/core_cm4.h **** 
  40:../../..\CubeG4\include/core_cm4.h **** /**
  41:../../..\CubeG4\include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../../..\CubeG4\include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../../..\CubeG4\include/core_cm4.h **** 
  44:../../..\CubeG4\include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../../..\CubeG4\include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../../..\CubeG4\include/core_cm4.h **** 
  47:../../..\CubeG4\include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../../..\CubeG4\include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../../..\CubeG4\include/core_cm4.h **** 
  50:../../..\CubeG4\include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../../..\CubeG4\include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../../..\CubeG4\include/core_cm4.h ****  */
  53:../../..\CubeG4\include/core_cm4.h **** 
  54:../../..\CubeG4\include/core_cm4.h **** 
  55:../../..\CubeG4\include/core_cm4.h **** /*******************************************************************************
  56:../../..\CubeG4\include/core_cm4.h ****  *                 CMSIS definitions
  57:../../..\CubeG4\include/core_cm4.h ****  ******************************************************************************/
  58:../../..\CubeG4\include/core_cm4.h **** /**
  59:../../..\CubeG4\include/core_cm4.h ****   \ingroup Cortex_M4
  60:../../..\CubeG4\include/core_cm4.h ****   @{
  61:../../..\CubeG4\include/core_cm4.h ****  */
  62:../../..\CubeG4\include/core_cm4.h **** 
  63:../../..\CubeG4\include/core_cm4.h **** #include "cmsis_version.h"
  64:../../..\CubeG4\include/core_cm4.h **** 
  65:../../..\CubeG4\include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:../../..\CubeG4\include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:../../..\CubeG4\include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:../../..\CubeG4\include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:../../..\CubeG4\include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:../../..\CubeG4\include/core_cm4.h **** 
  71:../../..\CubeG4\include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:../../..\CubeG4\include/core_cm4.h **** 
  73:../../..\CubeG4\include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:../../..\CubeG4\include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:../../..\CubeG4\include/core_cm4.h **** */
  76:../../..\CubeG4\include/core_cm4.h **** #if defined ( __CC_ARM )
  77:../../..\CubeG4\include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:../../..\CubeG4\include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       1U
  80:../../..\CubeG4\include/core_cm4.h ****     #else
  81:../../..\CubeG4\include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       0U
  83:../../..\CubeG4\include/core_cm4.h ****     #endif
  84:../../..\CubeG4\include/core_cm4.h ****   #else
  85:../../..\CubeG4\include/core_cm4.h ****     #define __FPU_USED         0U
  86:../../..\CubeG4\include/core_cm4.h ****   #endif
  87:../../..\CubeG4\include/core_cm4.h **** 
  88:../../..\CubeG4\include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:../../..\CubeG4\include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:../../..\CubeG4\include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       1U
  92:../../..\CubeG4\include/core_cm4.h ****     #else
  93:../../..\CubeG4\include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       0U
  95:../../..\CubeG4\include/core_cm4.h ****     #endif
  96:../../..\CubeG4\include/core_cm4.h ****   #else
  97:../../..\CubeG4\include/core_cm4.h ****     #define __FPU_USED         0U
  98:../../..\CubeG4\include/core_cm4.h ****   #endif
  99:../../..\CubeG4\include/core_cm4.h **** 
 100:../../..\CubeG4\include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:../../..\CubeG4\include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:../../..\CubeG4\include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       1U
 104:../../..\CubeG4\include/core_cm4.h ****     #else
 105:../../..\CubeG4\include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       0U
 107:../../..\CubeG4\include/core_cm4.h ****     #endif
 108:../../..\CubeG4\include/core_cm4.h ****   #else
 109:../../..\CubeG4\include/core_cm4.h ****     #define __FPU_USED         0U
 110:../../..\CubeG4\include/core_cm4.h ****   #endif
 111:../../..\CubeG4\include/core_cm4.h **** 
 112:../../..\CubeG4\include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:../../..\CubeG4\include/core_cm4.h ****   #if defined __ARMVFP__
 114:../../..\CubeG4\include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       1U
 116:../../..\CubeG4\include/core_cm4.h ****     #else
 117:../../..\CubeG4\include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       0U
 119:../../..\CubeG4\include/core_cm4.h ****     #endif
 120:../../..\CubeG4\include/core_cm4.h ****   #else
 121:../../..\CubeG4\include/core_cm4.h ****     #define __FPU_USED         0U
 122:../../..\CubeG4\include/core_cm4.h ****   #endif
 123:../../..\CubeG4\include/core_cm4.h **** 
 124:../../..\CubeG4\include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:../../..\CubeG4\include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:../../..\CubeG4\include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       1U
 128:../../..\CubeG4\include/core_cm4.h ****     #else
 129:../../..\CubeG4\include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       0U
 131:../../..\CubeG4\include/core_cm4.h ****     #endif
 132:../../..\CubeG4\include/core_cm4.h ****   #else
 133:../../..\CubeG4\include/core_cm4.h ****     #define __FPU_USED         0U
 134:../../..\CubeG4\include/core_cm4.h ****   #endif
 135:../../..\CubeG4\include/core_cm4.h **** 
 136:../../..\CubeG4\include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:../../..\CubeG4\include/core_cm4.h ****   #if defined __FPU_VFP__
 138:../../..\CubeG4\include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       1U
 140:../../..\CubeG4\include/core_cm4.h ****     #else
 141:../../..\CubeG4\include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       0U
 143:../../..\CubeG4\include/core_cm4.h ****     #endif
 144:../../..\CubeG4\include/core_cm4.h ****   #else
 145:../../..\CubeG4\include/core_cm4.h ****     #define __FPU_USED         0U
 146:../../..\CubeG4\include/core_cm4.h ****   #endif
 147:../../..\CubeG4\include/core_cm4.h **** 
 148:../../..\CubeG4\include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:../../..\CubeG4\include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:../../..\CubeG4\include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       1U
 152:../../..\CubeG4\include/core_cm4.h ****     #else
 153:../../..\CubeG4\include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../../..\CubeG4\include/core_cm4.h ****       #define __FPU_USED       0U
 155:../../..\CubeG4\include/core_cm4.h ****     #endif
 156:../../..\CubeG4\include/core_cm4.h ****   #else
 157:../../..\CubeG4\include/core_cm4.h ****     #define __FPU_USED         0U
 158:../../..\CubeG4\include/core_cm4.h ****   #endif
 159:../../..\CubeG4\include/core_cm4.h **** 
 160:../../..\CubeG4\include/core_cm4.h **** #endif
 161:../../..\CubeG4\include/core_cm4.h **** 
 162:../../..\CubeG4\include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:../../..\CubeG4\include/core_cm4.h **** 
 164:../../..\CubeG4\include/core_cm4.h **** 
 165:../../..\CubeG4\include/core_cm4.h **** #ifdef __cplusplus
 166:../../..\CubeG4\include/core_cm4.h **** }
 167:../../..\CubeG4\include/core_cm4.h **** #endif
 168:../../..\CubeG4\include/core_cm4.h **** 
 169:../../..\CubeG4\include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:../../..\CubeG4\include/core_cm4.h **** 
 171:../../..\CubeG4\include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:../../..\CubeG4\include/core_cm4.h **** 
 173:../../..\CubeG4\include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:../../..\CubeG4\include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:../../..\CubeG4\include/core_cm4.h **** 
 176:../../..\CubeG4\include/core_cm4.h **** #ifdef __cplusplus
 177:../../..\CubeG4\include/core_cm4.h ****  extern "C" {
 178:../../..\CubeG4\include/core_cm4.h **** #endif
 179:../../..\CubeG4\include/core_cm4.h **** 
 180:../../..\CubeG4\include/core_cm4.h **** /* check device defines and use defaults */
 181:../../..\CubeG4\include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:../../..\CubeG4\include/core_cm4.h ****   #ifndef __CM4_REV
 183:../../..\CubeG4\include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:../../..\CubeG4\include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:../../..\CubeG4\include/core_cm4.h ****   #endif
 186:../../..\CubeG4\include/core_cm4.h **** 
 187:../../..\CubeG4\include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:../../..\CubeG4\include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:../../..\CubeG4\include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:../../..\CubeG4\include/core_cm4.h ****   #endif
 191:../../..\CubeG4\include/core_cm4.h **** 
 192:../../..\CubeG4\include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:../../..\CubeG4\include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:../../..\CubeG4\include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:../../..\CubeG4\include/core_cm4.h ****   #endif
 196:../../..\CubeG4\include/core_cm4.h **** 
 197:../../..\CubeG4\include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:../../..\CubeG4\include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:../../..\CubeG4\include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:../../..\CubeG4\include/core_cm4.h ****   #endif
 201:../../..\CubeG4\include/core_cm4.h **** 
 202:../../..\CubeG4\include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:../../..\CubeG4\include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:../../..\CubeG4\include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:../../..\CubeG4\include/core_cm4.h ****   #endif
 206:../../..\CubeG4\include/core_cm4.h **** #endif
 207:../../..\CubeG4\include/core_cm4.h **** 
 208:../../..\CubeG4\include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:../../..\CubeG4\include/core_cm4.h **** /**
 210:../../..\CubeG4\include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:../../..\CubeG4\include/core_cm4.h **** 
 212:../../..\CubeG4\include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:../../..\CubeG4\include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:../../..\CubeG4\include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:../../..\CubeG4\include/core_cm4.h **** */
 216:../../..\CubeG4\include/core_cm4.h **** #ifdef __cplusplus
 217:../../..\CubeG4\include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:../../..\CubeG4\include/core_cm4.h **** #else
 219:../../..\CubeG4\include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:../../..\CubeG4\include/core_cm4.h **** #endif
 221:../../..\CubeG4\include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:../../..\CubeG4\include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:../../..\CubeG4\include/core_cm4.h **** 
 224:../../..\CubeG4\include/core_cm4.h **** /* following defines should be used for structure members */
 225:../../..\CubeG4\include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:../../..\CubeG4\include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:../../..\CubeG4\include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:../../..\CubeG4\include/core_cm4.h **** 
 229:../../..\CubeG4\include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:../../..\CubeG4\include/core_cm4.h **** 
 231:../../..\CubeG4\include/core_cm4.h **** 
 232:../../..\CubeG4\include/core_cm4.h **** 
 233:../../..\CubeG4\include/core_cm4.h **** /*******************************************************************************
 234:../../..\CubeG4\include/core_cm4.h ****  *                 Register Abstraction
 235:../../..\CubeG4\include/core_cm4.h ****   Core Register contain:
 236:../../..\CubeG4\include/core_cm4.h ****   - Core Register
 237:../../..\CubeG4\include/core_cm4.h ****   - Core NVIC Register
 238:../../..\CubeG4\include/core_cm4.h ****   - Core SCB Register
 239:../../..\CubeG4\include/core_cm4.h ****   - Core SysTick Register
 240:../../..\CubeG4\include/core_cm4.h ****   - Core Debug Register
 241:../../..\CubeG4\include/core_cm4.h ****   - Core MPU Register
 242:../../..\CubeG4\include/core_cm4.h ****   - Core FPU Register
 243:../../..\CubeG4\include/core_cm4.h ****  ******************************************************************************/
 244:../../..\CubeG4\include/core_cm4.h **** /**
 245:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:../../..\CubeG4\include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:../../..\CubeG4\include/core_cm4.h **** */
 248:../../..\CubeG4\include/core_cm4.h **** 
 249:../../..\CubeG4\include/core_cm4.h **** /**
 250:../../..\CubeG4\include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:../../..\CubeG4\include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:../../..\CubeG4\include/core_cm4.h ****   \brief      Core Register type definitions.
 253:../../..\CubeG4\include/core_cm4.h ****   @{
 254:../../..\CubeG4\include/core_cm4.h ****  */
 255:../../..\CubeG4\include/core_cm4.h **** 
 256:../../..\CubeG4\include/core_cm4.h **** /**
 257:../../..\CubeG4\include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:../../..\CubeG4\include/core_cm4.h ****  */
 259:../../..\CubeG4\include/core_cm4.h **** typedef union
 260:../../..\CubeG4\include/core_cm4.h **** {
 261:../../..\CubeG4\include/core_cm4.h ****   struct
 262:../../..\CubeG4\include/core_cm4.h ****   {
 263:../../..\CubeG4\include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:../../..\CubeG4\include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:../../..\CubeG4\include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:../../..\CubeG4\include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:../../..\CubeG4\include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:../../..\CubeG4\include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:../../..\CubeG4\include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:../../..\CubeG4\include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:../../..\CubeG4\include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:../../..\CubeG4\include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:../../..\CubeG4\include/core_cm4.h **** } APSR_Type;
 274:../../..\CubeG4\include/core_cm4.h **** 
 275:../../..\CubeG4\include/core_cm4.h **** /* APSR Register Definitions */
 276:../../..\CubeG4\include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:../../..\CubeG4\include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:../../..\CubeG4\include/core_cm4.h **** 
 279:../../..\CubeG4\include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:../../..\CubeG4\include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:../../..\CubeG4\include/core_cm4.h **** 
 282:../../..\CubeG4\include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:../../..\CubeG4\include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:../../..\CubeG4\include/core_cm4.h **** 
 285:../../..\CubeG4\include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:../../..\CubeG4\include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:../../..\CubeG4\include/core_cm4.h **** 
 288:../../..\CubeG4\include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:../../..\CubeG4\include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:../../..\CubeG4\include/core_cm4.h **** 
 291:../../..\CubeG4\include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:../../..\CubeG4\include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:../../..\CubeG4\include/core_cm4.h **** 
 294:../../..\CubeG4\include/core_cm4.h **** 
 295:../../..\CubeG4\include/core_cm4.h **** /**
 296:../../..\CubeG4\include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:../../..\CubeG4\include/core_cm4.h ****  */
 298:../../..\CubeG4\include/core_cm4.h **** typedef union
 299:../../..\CubeG4\include/core_cm4.h **** {
 300:../../..\CubeG4\include/core_cm4.h ****   struct
 301:../../..\CubeG4\include/core_cm4.h ****   {
 302:../../..\CubeG4\include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:../../..\CubeG4\include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:../../..\CubeG4\include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:../../..\CubeG4\include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:../../..\CubeG4\include/core_cm4.h **** } IPSR_Type;
 307:../../..\CubeG4\include/core_cm4.h **** 
 308:../../..\CubeG4\include/core_cm4.h **** /* IPSR Register Definitions */
 309:../../..\CubeG4\include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:../../..\CubeG4\include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:../../..\CubeG4\include/core_cm4.h **** 
 312:../../..\CubeG4\include/core_cm4.h **** 
 313:../../..\CubeG4\include/core_cm4.h **** /**
 314:../../..\CubeG4\include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:../../..\CubeG4\include/core_cm4.h ****  */
 316:../../..\CubeG4\include/core_cm4.h **** typedef union
 317:../../..\CubeG4\include/core_cm4.h **** {
 318:../../..\CubeG4\include/core_cm4.h ****   struct
 319:../../..\CubeG4\include/core_cm4.h ****   {
 320:../../..\CubeG4\include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:../../..\CubeG4\include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:../../..\CubeG4\include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:../../..\CubeG4\include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:../../..\CubeG4\include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:../../..\CubeG4\include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:../../..\CubeG4\include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:../../..\CubeG4\include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:../../..\CubeG4\include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:../../..\CubeG4\include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:../../..\CubeG4\include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:../../..\CubeG4\include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:../../..\CubeG4\include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:../../..\CubeG4\include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:../../..\CubeG4\include/core_cm4.h **** } xPSR_Type;
 335:../../..\CubeG4\include/core_cm4.h **** 
 336:../../..\CubeG4\include/core_cm4.h **** /* xPSR Register Definitions */
 337:../../..\CubeG4\include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:../../..\CubeG4\include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:../../..\CubeG4\include/core_cm4.h **** 
 340:../../..\CubeG4\include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:../../..\CubeG4\include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:../../..\CubeG4\include/core_cm4.h **** 
 343:../../..\CubeG4\include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:../../..\CubeG4\include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:../../..\CubeG4\include/core_cm4.h **** 
 346:../../..\CubeG4\include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:../../..\CubeG4\include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:../../..\CubeG4\include/core_cm4.h **** 
 349:../../..\CubeG4\include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:../../..\CubeG4\include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:../../..\CubeG4\include/core_cm4.h **** 
 352:../../..\CubeG4\include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:../../..\CubeG4\include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:../../..\CubeG4\include/core_cm4.h **** 
 355:../../..\CubeG4\include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:../../..\CubeG4\include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:../../..\CubeG4\include/core_cm4.h **** 
 358:../../..\CubeG4\include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:../../..\CubeG4\include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:../../..\CubeG4\include/core_cm4.h **** 
 361:../../..\CubeG4\include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:../../..\CubeG4\include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:../../..\CubeG4\include/core_cm4.h **** 
 364:../../..\CubeG4\include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:../../..\CubeG4\include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:../../..\CubeG4\include/core_cm4.h **** 
 367:../../..\CubeG4\include/core_cm4.h **** 
 368:../../..\CubeG4\include/core_cm4.h **** /**
 369:../../..\CubeG4\include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:../../..\CubeG4\include/core_cm4.h ****  */
 371:../../..\CubeG4\include/core_cm4.h **** typedef union
 372:../../..\CubeG4\include/core_cm4.h **** {
 373:../../..\CubeG4\include/core_cm4.h ****   struct
 374:../../..\CubeG4\include/core_cm4.h ****   {
 375:../../..\CubeG4\include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:../../..\CubeG4\include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:../../..\CubeG4\include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:../../..\CubeG4\include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:../../..\CubeG4\include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:../../..\CubeG4\include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:../../..\CubeG4\include/core_cm4.h **** } CONTROL_Type;
 382:../../..\CubeG4\include/core_cm4.h **** 
 383:../../..\CubeG4\include/core_cm4.h **** /* CONTROL Register Definitions */
 384:../../..\CubeG4\include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:../../..\CubeG4\include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:../../..\CubeG4\include/core_cm4.h **** 
 387:../../..\CubeG4\include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:../../..\CubeG4\include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:../../..\CubeG4\include/core_cm4.h **** 
 390:../../..\CubeG4\include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:../../..\CubeG4\include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:../../..\CubeG4\include/core_cm4.h **** 
 393:../../..\CubeG4\include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:../../..\CubeG4\include/core_cm4.h **** 
 395:../../..\CubeG4\include/core_cm4.h **** 
 396:../../..\CubeG4\include/core_cm4.h **** /**
 397:../../..\CubeG4\include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:../../..\CubeG4\include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:../../..\CubeG4\include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:../../..\CubeG4\include/core_cm4.h ****   @{
 401:../../..\CubeG4\include/core_cm4.h ****  */
 402:../../..\CubeG4\include/core_cm4.h **** 
 403:../../..\CubeG4\include/core_cm4.h **** /**
 404:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:../../..\CubeG4\include/core_cm4.h ****  */
 406:../../..\CubeG4\include/core_cm4.h **** typedef struct
 407:../../..\CubeG4\include/core_cm4.h **** {
 408:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:../../..\CubeG4\include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:../../..\CubeG4\include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:../../..\CubeG4\include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:../../..\CubeG4\include/core_cm4.h **** }  NVIC_Type;
 422:../../..\CubeG4\include/core_cm4.h **** 
 423:../../..\CubeG4\include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:../../..\CubeG4\include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:../../..\CubeG4\include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:../../..\CubeG4\include/core_cm4.h **** 
 427:../../..\CubeG4\include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:../../..\CubeG4\include/core_cm4.h **** 
 429:../../..\CubeG4\include/core_cm4.h **** 
 430:../../..\CubeG4\include/core_cm4.h **** /**
 431:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:../../..\CubeG4\include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:../../..\CubeG4\include/core_cm4.h ****   @{
 435:../../..\CubeG4\include/core_cm4.h ****  */
 436:../../..\CubeG4\include/core_cm4.h **** 
 437:../../..\CubeG4\include/core_cm4.h **** /**
 438:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:../../..\CubeG4\include/core_cm4.h ****  */
 440:../../..\CubeG4\include/core_cm4.h **** typedef struct
 441:../../..\CubeG4\include/core_cm4.h **** {
 442:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:../../..\CubeG4\include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:../../..\CubeG4\include/core_cm4.h **** } SCB_Type;
 464:../../..\CubeG4\include/core_cm4.h **** 
 465:../../..\CubeG4\include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:../../..\CubeG4\include/core_cm4.h **** 
 469:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:../../..\CubeG4\include/core_cm4.h **** 
 472:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:../../..\CubeG4\include/core_cm4.h **** 
 475:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:../../..\CubeG4\include/core_cm4.h **** 
 478:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:../../..\CubeG4\include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:../../..\CubeG4\include/core_cm4.h **** 
 481:../../..\CubeG4\include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:../../..\CubeG4\include/core_cm4.h **** 
 485:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:../../..\CubeG4\include/core_cm4.h **** 
 488:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:../../..\CubeG4\include/core_cm4.h **** 
 491:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:../../..\CubeG4\include/core_cm4.h **** 
 494:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:../../..\CubeG4\include/core_cm4.h **** 
 497:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:../../..\CubeG4\include/core_cm4.h **** 
 500:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:../../..\CubeG4\include/core_cm4.h **** 
 503:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:../../..\CubeG4\include/core_cm4.h **** 
 506:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:../../..\CubeG4\include/core_cm4.h **** 
 509:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:../../..\CubeG4\include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:../../..\CubeG4\include/core_cm4.h **** 
 512:../../..\CubeG4\include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:../../..\CubeG4\include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:../../..\CubeG4\include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:../../..\CubeG4\include/core_cm4.h **** 
 516:../../..\CubeG4\include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:../../..\CubeG4\include/core_cm4.h **** 
 520:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:../../..\CubeG4\include/core_cm4.h **** 
 523:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:../../..\CubeG4\include/core_cm4.h **** 
 526:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:../../..\CubeG4\include/core_cm4.h **** 
 529:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:../../..\CubeG4\include/core_cm4.h **** 
 532:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:../../..\CubeG4\include/core_cm4.h **** 
 535:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:../../..\CubeG4\include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:../../..\CubeG4\include/core_cm4.h **** 
 538:../../..\CubeG4\include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:../../..\CubeG4\include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:../../..\CubeG4\include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:../../..\CubeG4\include/core_cm4.h **** 
 542:../../..\CubeG4\include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:../../..\CubeG4\include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:../../..\CubeG4\include/core_cm4.h **** 
 545:../../..\CubeG4\include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:../../..\CubeG4\include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:../../..\CubeG4\include/core_cm4.h **** 
 548:../../..\CubeG4\include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:../../..\CubeG4\include/core_cm4.h **** 
 552:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:../../..\CubeG4\include/core_cm4.h **** 
 555:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:../../..\CubeG4\include/core_cm4.h **** 
 558:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:../../..\CubeG4\include/core_cm4.h **** 
 561:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:../../..\CubeG4\include/core_cm4.h **** 
 564:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:../../..\CubeG4\include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:../../..\CubeG4\include/core_cm4.h **** 
 567:../../..\CubeG4\include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:../../..\CubeG4\include/core_cm4.h **** 
 571:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:../../..\CubeG4\include/core_cm4.h **** 
 574:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:../../..\CubeG4\include/core_cm4.h **** 
 577:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:../../..\CubeG4\include/core_cm4.h **** 
 580:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:../../..\CubeG4\include/core_cm4.h **** 
 583:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:../../..\CubeG4\include/core_cm4.h **** 
 586:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:../../..\CubeG4\include/core_cm4.h **** 
 589:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:../../..\CubeG4\include/core_cm4.h **** 
 592:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:../../..\CubeG4\include/core_cm4.h **** 
 595:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:../../..\CubeG4\include/core_cm4.h **** 
 598:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:../../..\CubeG4\include/core_cm4.h **** 
 601:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:../../..\CubeG4\include/core_cm4.h **** 
 604:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:../../..\CubeG4\include/core_cm4.h **** 
 607:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:../../..\CubeG4\include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:../../..\CubeG4\include/core_cm4.h **** 
 610:../../..\CubeG4\include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:../../..\CubeG4\include/core_cm4.h **** 
 614:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:../../..\CubeG4\include/core_cm4.h **** 
 617:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:../../..\CubeG4\include/core_cm4.h **** 
 620:../../..\CubeG4\include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:../../..\CubeG4\include/core_cm4.h **** 
 624:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:../../..\CubeG4\include/core_cm4.h **** 
 627:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:../../..\CubeG4\include/core_cm4.h **** 
 630:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:../../..\CubeG4\include/core_cm4.h **** 
 633:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:../../..\CubeG4\include/core_cm4.h **** 
 636:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:../../..\CubeG4\include/core_cm4.h **** 
 639:../../..\CubeG4\include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:../../..\CubeG4\include/core_cm4.h **** 
 643:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:../../..\CubeG4\include/core_cm4.h **** 
 646:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:../../..\CubeG4\include/core_cm4.h **** 
 649:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:../../..\CubeG4\include/core_cm4.h **** 
 652:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:../../..\CubeG4\include/core_cm4.h **** 
 655:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:../../..\CubeG4\include/core_cm4.h **** 
 658:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:../../..\CubeG4\include/core_cm4.h **** 
 661:../../..\CubeG4\include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:../../..\CubeG4\include/core_cm4.h **** 
 665:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:../../..\CubeG4\include/core_cm4.h **** 
 668:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:../../..\CubeG4\include/core_cm4.h **** 
 671:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:../../..\CubeG4\include/core_cm4.h **** 
 674:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:../../..\CubeG4\include/core_cm4.h **** 
 677:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:../../..\CubeG4\include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:../../..\CubeG4\include/core_cm4.h **** 
 680:../../..\CubeG4\include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:../../..\CubeG4\include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:../../..\CubeG4\include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:../../..\CubeG4\include/core_cm4.h **** 
 684:../../..\CubeG4\include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:../../..\CubeG4\include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:../../..\CubeG4\include/core_cm4.h **** 
 687:../../..\CubeG4\include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:../../..\CubeG4\include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:../../..\CubeG4\include/core_cm4.h **** 
 690:../../..\CubeG4\include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:../../..\CubeG4\include/core_cm4.h **** 
 694:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:../../..\CubeG4\include/core_cm4.h **** 
 697:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:../../..\CubeG4\include/core_cm4.h **** 
 700:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:../../..\CubeG4\include/core_cm4.h **** 
 703:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:../../..\CubeG4\include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:../../..\CubeG4\include/core_cm4.h **** 
 706:../../..\CubeG4\include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:../../..\CubeG4\include/core_cm4.h **** 
 708:../../..\CubeG4\include/core_cm4.h **** 
 709:../../..\CubeG4\include/core_cm4.h **** /**
 710:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:../../..\CubeG4\include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:../../..\CubeG4\include/core_cm4.h ****   @{
 714:../../..\CubeG4\include/core_cm4.h ****  */
 715:../../..\CubeG4\include/core_cm4.h **** 
 716:../../..\CubeG4\include/core_cm4.h **** /**
 717:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:../../..\CubeG4\include/core_cm4.h ****  */
 719:../../..\CubeG4\include/core_cm4.h **** typedef struct
 720:../../..\CubeG4\include/core_cm4.h **** {
 721:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:../../..\CubeG4\include/core_cm4.h **** } SCnSCB_Type;
 725:../../..\CubeG4\include/core_cm4.h **** 
 726:../../..\CubeG4\include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:../../..\CubeG4\include/core_cm4.h **** 
 730:../../..\CubeG4\include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:../../..\CubeG4\include/core_cm4.h **** 
 734:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:../../..\CubeG4\include/core_cm4.h **** 
 737:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:../../..\CubeG4\include/core_cm4.h **** 
 740:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:../../..\CubeG4\include/core_cm4.h **** 
 743:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:../../..\CubeG4\include/core_cm4.h **** 
 746:../../..\CubeG4\include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:../../..\CubeG4\include/core_cm4.h **** 
 748:../../..\CubeG4\include/core_cm4.h **** 
 749:../../..\CubeG4\include/core_cm4.h **** /**
 750:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:../../..\CubeG4\include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:../../..\CubeG4\include/core_cm4.h ****   @{
 754:../../..\CubeG4\include/core_cm4.h ****  */
 755:../../..\CubeG4\include/core_cm4.h **** 
 756:../../..\CubeG4\include/core_cm4.h **** /**
 757:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:../../..\CubeG4\include/core_cm4.h ****  */
 759:../../..\CubeG4\include/core_cm4.h **** typedef struct
 760:../../..\CubeG4\include/core_cm4.h **** {
 761:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:../../..\CubeG4\include/core_cm4.h **** } SysTick_Type;
 766:../../..\CubeG4\include/core_cm4.h **** 
 767:../../..\CubeG4\include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:../../..\CubeG4\include/core_cm4.h **** 
 771:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:../../..\CubeG4\include/core_cm4.h **** 
 774:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:../../..\CubeG4\include/core_cm4.h **** 
 777:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:../../..\CubeG4\include/core_cm4.h **** 
 780:../../..\CubeG4\include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:../../..\CubeG4\include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:../../..\CubeG4\include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:../../..\CubeG4\include/core_cm4.h **** 
 784:../../..\CubeG4\include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:../../..\CubeG4\include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:../../..\CubeG4\include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:../../..\CubeG4\include/core_cm4.h **** 
 788:../../..\CubeG4\include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:../../..\CubeG4\include/core_cm4.h **** 
 792:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:../../..\CubeG4\include/core_cm4.h **** 
 795:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:../../..\CubeG4\include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:../../..\CubeG4\include/core_cm4.h **** 
 798:../../..\CubeG4\include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:../../..\CubeG4\include/core_cm4.h **** 
 800:../../..\CubeG4\include/core_cm4.h **** 
 801:../../..\CubeG4\include/core_cm4.h **** /**
 802:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:../../..\CubeG4\include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:../../..\CubeG4\include/core_cm4.h ****   @{
 806:../../..\CubeG4\include/core_cm4.h ****  */
 807:../../..\CubeG4\include/core_cm4.h **** 
 808:../../..\CubeG4\include/core_cm4.h **** /**
 809:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:../../..\CubeG4\include/core_cm4.h ****  */
 811:../../..\CubeG4\include/core_cm4.h **** typedef struct
 812:../../..\CubeG4\include/core_cm4.h **** {
 813:../../..\CubeG4\include/core_cm4.h ****   __OM  union
 814:../../..\CubeG4\include/core_cm4.h ****   {
 815:../../..\CubeG4\include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:../../..\CubeG4\include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:../../..\CubeG4\include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:../../..\CubeG4\include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:../../..\CubeG4\include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:../../..\CubeG4\include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:../../..\CubeG4\include/core_cm4.h **** } ITM_Type;
 846:../../..\CubeG4\include/core_cm4.h **** 
 847:../../..\CubeG4\include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:../../..\CubeG4\include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:../../..\CubeG4\include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:../../..\CubeG4\include/core_cm4.h **** 
 851:../../..\CubeG4\include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:../../..\CubeG4\include/core_cm4.h **** 
 855:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:../../..\CubeG4\include/core_cm4.h **** 
 858:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:../../..\CubeG4\include/core_cm4.h **** 
 861:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:../../..\CubeG4\include/core_cm4.h **** 
 864:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:../../..\CubeG4\include/core_cm4.h **** 
 867:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:../../..\CubeG4\include/core_cm4.h **** 
 870:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:../../..\CubeG4\include/core_cm4.h **** 
 873:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:../../..\CubeG4\include/core_cm4.h **** 
 876:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:../../..\CubeG4\include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:../../..\CubeG4\include/core_cm4.h **** 
 879:../../..\CubeG4\include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:../../..\CubeG4\include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:../../..\CubeG4\include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:../../..\CubeG4\include/core_cm4.h **** 
 883:../../..\CubeG4\include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:../../..\CubeG4\include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:../../..\CubeG4\include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:../../..\CubeG4\include/core_cm4.h **** 
 887:../../..\CubeG4\include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:../../..\CubeG4\include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:../../..\CubeG4\include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:../../..\CubeG4\include/core_cm4.h **** 
 891:../../..\CubeG4\include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:../../..\CubeG4\include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:../../..\CubeG4\include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:../../..\CubeG4\include/core_cm4.h **** 
 895:../../..\CubeG4\include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:../../..\CubeG4\include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:../../..\CubeG4\include/core_cm4.h **** 
 898:../../..\CubeG4\include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:../../..\CubeG4\include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:../../..\CubeG4\include/core_cm4.h **** 
 901:../../..\CubeG4\include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:../../..\CubeG4\include/core_cm4.h **** 
 903:../../..\CubeG4\include/core_cm4.h **** 
 904:../../..\CubeG4\include/core_cm4.h **** /**
 905:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:../../..\CubeG4\include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:../../..\CubeG4\include/core_cm4.h ****   @{
 909:../../..\CubeG4\include/core_cm4.h ****  */
 910:../../..\CubeG4\include/core_cm4.h **** 
 911:../../..\CubeG4\include/core_cm4.h **** /**
 912:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:../../..\CubeG4\include/core_cm4.h ****  */
 914:../../..\CubeG4\include/core_cm4.h **** typedef struct
 915:../../..\CubeG4\include/core_cm4.h **** {
 916:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:../../..\CubeG4\include/core_cm4.h **** } DWT_Type;
 940:../../..\CubeG4\include/core_cm4.h **** 
 941:../../..\CubeG4\include/core_cm4.h **** /* DWT Control Register Definitions */
 942:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:../../..\CubeG4\include/core_cm4.h **** 
 945:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:../../..\CubeG4\include/core_cm4.h **** 
 948:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:../../..\CubeG4\include/core_cm4.h **** 
 951:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:../../..\CubeG4\include/core_cm4.h **** 
 954:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:../../..\CubeG4\include/core_cm4.h **** 
 957:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:../../..\CubeG4\include/core_cm4.h **** 
 960:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:../../..\CubeG4\include/core_cm4.h **** 
 963:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:../../..\CubeG4\include/core_cm4.h **** 
 966:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:../../..\CubeG4\include/core_cm4.h **** 
 969:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:../../..\CubeG4\include/core_cm4.h **** 
 972:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:../../..\CubeG4\include/core_cm4.h **** 
 975:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:../../..\CubeG4\include/core_cm4.h **** 
 978:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:../../..\CubeG4\include/core_cm4.h **** 
 981:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:../../..\CubeG4\include/core_cm4.h **** 
 984:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:../../..\CubeG4\include/core_cm4.h **** 
 987:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:../../..\CubeG4\include/core_cm4.h **** 
 990:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:../../..\CubeG4\include/core_cm4.h **** 
 993:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:../../..\CubeG4\include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:../../..\CubeG4\include/core_cm4.h **** 
 996:../../..\CubeG4\include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:../../..\CubeG4\include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:../../..\CubeG4\include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:../../..\CubeG4\include/core_cm4.h **** 
1000:../../..\CubeG4\include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:../../..\CubeG4\include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:../../..\CubeG4\include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:../../..\CubeG4\include/core_cm4.h **** 
1004:../../..\CubeG4\include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:../../..\CubeG4\include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:../../..\CubeG4\include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:../../..\CubeG4\include/core_cm4.h **** 
1008:../../..\CubeG4\include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:../../..\CubeG4\include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:../../..\CubeG4\include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:../../..\CubeG4\include/core_cm4.h **** 
1012:../../..\CubeG4\include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:../../..\CubeG4\include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:../../..\CubeG4\include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:../../..\CubeG4\include/core_cm4.h **** 
1016:../../..\CubeG4\include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:../../..\CubeG4\include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:../../..\CubeG4\include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:../../..\CubeG4\include/core_cm4.h **** 
1020:../../..\CubeG4\include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:../../..\CubeG4\include/core_cm4.h **** 
1024:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:../../..\CubeG4\include/core_cm4.h **** 
1027:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:../../..\CubeG4\include/core_cm4.h **** 
1030:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:../../..\CubeG4\include/core_cm4.h **** 
1033:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:../../..\CubeG4\include/core_cm4.h **** 
1036:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:../../..\CubeG4\include/core_cm4.h **** 
1039:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:../../..\CubeG4\include/core_cm4.h **** 
1042:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:../../..\CubeG4\include/core_cm4.h **** 
1045:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:../../..\CubeG4\include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:../../..\CubeG4\include/core_cm4.h **** 
1048:../../..\CubeG4\include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:../../..\CubeG4\include/core_cm4.h **** 
1050:../../..\CubeG4\include/core_cm4.h **** 
1051:../../..\CubeG4\include/core_cm4.h **** /**
1052:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:../../..\CubeG4\include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:../../..\CubeG4\include/core_cm4.h ****   @{
1056:../../..\CubeG4\include/core_cm4.h ****  */
1057:../../..\CubeG4\include/core_cm4.h **** 
1058:../../..\CubeG4\include/core_cm4.h **** /**
1059:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:../../..\CubeG4\include/core_cm4.h ****  */
1061:../../..\CubeG4\include/core_cm4.h **** typedef struct
1062:../../..\CubeG4\include/core_cm4.h **** {
1063:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:../../..\CubeG4\include/core_cm4.h **** } TPI_Type;
1088:../../..\CubeG4\include/core_cm4.h **** 
1089:../../..\CubeG4\include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:../../..\CubeG4\include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:../../..\CubeG4\include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:../../..\CubeG4\include/core_cm4.h **** 
1093:../../..\CubeG4\include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:../../..\CubeG4\include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:../../..\CubeG4\include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:../../..\CubeG4\include/core_cm4.h **** 
1097:../../..\CubeG4\include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:../../..\CubeG4\include/core_cm4.h **** 
1101:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:../../..\CubeG4\include/core_cm4.h **** 
1104:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:../../..\CubeG4\include/core_cm4.h **** 
1107:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:../../..\CubeG4\include/core_cm4.h **** 
1110:../../..\CubeG4\include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:../../..\CubeG4\include/core_cm4.h **** 
1114:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:../../..\CubeG4\include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:../../..\CubeG4\include/core_cm4.h **** 
1117:../../..\CubeG4\include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:../../..\CubeG4\include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:../../..\CubeG4\include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:../../..\CubeG4\include/core_cm4.h **** 
1121:../../..\CubeG4\include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:../../..\CubeG4\include/core_cm4.h **** 
1125:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:../../..\CubeG4\include/core_cm4.h **** 
1128:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:../../..\CubeG4\include/core_cm4.h **** 
1131:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:../../..\CubeG4\include/core_cm4.h **** 
1134:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:../../..\CubeG4\include/core_cm4.h **** 
1137:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:../../..\CubeG4\include/core_cm4.h **** 
1140:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:../../..\CubeG4\include/core_cm4.h **** 
1143:../../..\CubeG4\include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:../../..\CubeG4\include/core_cm4.h **** 
1147:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:../../..\CubeG4\include/core_cm4.h **** 
1150:../../..\CubeG4\include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:../../..\CubeG4\include/core_cm4.h **** 
1154:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:../../..\CubeG4\include/core_cm4.h **** 
1157:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:../../..\CubeG4\include/core_cm4.h **** 
1160:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:../../..\CubeG4\include/core_cm4.h **** 
1163:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:../../..\CubeG4\include/core_cm4.h **** 
1166:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:../../..\CubeG4\include/core_cm4.h **** 
1169:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:../../..\CubeG4\include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:../../..\CubeG4\include/core_cm4.h **** 
1172:../../..\CubeG4\include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:../../..\CubeG4\include/core_cm4.h **** 
1176:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:../../..\CubeG4\include/core_cm4.h **** 
1179:../../..\CubeG4\include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:../../..\CubeG4\include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:../../..\CubeG4\include/core_cm4.h **** 
1183:../../..\CubeG4\include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:../../..\CubeG4\include/core_cm4.h **** 
1187:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:../../..\CubeG4\include/core_cm4.h **** 
1190:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:../../..\CubeG4\include/core_cm4.h **** 
1193:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:../../..\CubeG4\include/core_cm4.h **** 
1196:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:../../..\CubeG4\include/core_cm4.h **** 
1199:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:../../..\CubeG4\include/core_cm4.h **** 
1202:../../..\CubeG4\include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:../../..\CubeG4\include/core_cm4.h **** 
1206:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:../../..\CubeG4\include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:../../..\CubeG4\include/core_cm4.h **** 
1209:../../..\CubeG4\include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:../../..\CubeG4\include/core_cm4.h **** 
1211:../../..\CubeG4\include/core_cm4.h **** 
1212:../../..\CubeG4\include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:../../..\CubeG4\include/core_cm4.h **** /**
1214:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:../../..\CubeG4\include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:../../..\CubeG4\include/core_cm4.h ****   @{
1218:../../..\CubeG4\include/core_cm4.h ****  */
1219:../../..\CubeG4\include/core_cm4.h **** 
1220:../../..\CubeG4\include/core_cm4.h **** /**
1221:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:../../..\CubeG4\include/core_cm4.h ****  */
1223:../../..\CubeG4\include/core_cm4.h **** typedef struct
1224:../../..\CubeG4\include/core_cm4.h **** {
1225:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:../../..\CubeG4\include/core_cm4.h **** } MPU_Type;
1237:../../..\CubeG4\include/core_cm4.h **** 
1238:../../..\CubeG4\include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:../../..\CubeG4\include/core_cm4.h **** 
1240:../../..\CubeG4\include/core_cm4.h **** /* MPU Type Register Definitions */
1241:../../..\CubeG4\include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:../../..\CubeG4\include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:../../..\CubeG4\include/core_cm4.h **** 
1244:../../..\CubeG4\include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:../../..\CubeG4\include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:../../..\CubeG4\include/core_cm4.h **** 
1247:../../..\CubeG4\include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:../../..\CubeG4\include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:../../..\CubeG4\include/core_cm4.h **** 
1250:../../..\CubeG4\include/core_cm4.h **** /* MPU Control Register Definitions */
1251:../../..\CubeG4\include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:../../..\CubeG4\include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:../../..\CubeG4\include/core_cm4.h **** 
1254:../../..\CubeG4\include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:../../..\CubeG4\include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:../../..\CubeG4\include/core_cm4.h **** 
1257:../../..\CubeG4\include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:../../..\CubeG4\include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:../../..\CubeG4\include/core_cm4.h **** 
1260:../../..\CubeG4\include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:../../..\CubeG4\include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:../../..\CubeG4\include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:../../..\CubeG4\include/core_cm4.h **** 
1264:../../..\CubeG4\include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:../../..\CubeG4\include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:../../..\CubeG4\include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:../../..\CubeG4\include/core_cm4.h **** 
1268:../../..\CubeG4\include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:../../..\CubeG4\include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:../../..\CubeG4\include/core_cm4.h **** 
1271:../../..\CubeG4\include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:../../..\CubeG4\include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:../../..\CubeG4\include/core_cm4.h **** 
1274:../../..\CubeG4\include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:../../..\CubeG4\include/core_cm4.h **** 
1278:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:../../..\CubeG4\include/core_cm4.h **** 
1281:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:../../..\CubeG4\include/core_cm4.h **** 
1284:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:../../..\CubeG4\include/core_cm4.h **** 
1287:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:../../..\CubeG4\include/core_cm4.h **** 
1290:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:../../..\CubeG4\include/core_cm4.h **** 
1293:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:../../..\CubeG4\include/core_cm4.h **** 
1296:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:../../..\CubeG4\include/core_cm4.h **** 
1299:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:../../..\CubeG4\include/core_cm4.h **** 
1302:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:../../..\CubeG4\include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:../../..\CubeG4\include/core_cm4.h **** 
1305:../../..\CubeG4\include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:../../..\CubeG4\include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:../../..\CubeG4\include/core_cm4.h **** 
1308:../../..\CubeG4\include/core_cm4.h **** 
1309:../../..\CubeG4\include/core_cm4.h **** /**
1310:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:../../..\CubeG4\include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:../../..\CubeG4\include/core_cm4.h ****   @{
1314:../../..\CubeG4\include/core_cm4.h ****  */
1315:../../..\CubeG4\include/core_cm4.h **** 
1316:../../..\CubeG4\include/core_cm4.h **** /**
1317:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:../../..\CubeG4\include/core_cm4.h ****  */
1319:../../..\CubeG4\include/core_cm4.h **** typedef struct
1320:../../..\CubeG4\include/core_cm4.h **** {
1321:../../..\CubeG4\include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:../../..\CubeG4\include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:../../..\CubeG4\include/core_cm4.h **** } FPU_Type;
1328:../../..\CubeG4\include/core_cm4.h **** 
1329:../../..\CubeG4\include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:../../..\CubeG4\include/core_cm4.h **** 
1333:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:../../..\CubeG4\include/core_cm4.h **** 
1336:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:../../..\CubeG4\include/core_cm4.h **** 
1339:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:../../..\CubeG4\include/core_cm4.h **** 
1342:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:../../..\CubeG4\include/core_cm4.h **** 
1345:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:../../..\CubeG4\include/core_cm4.h **** 
1348:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:../../..\CubeG4\include/core_cm4.h **** 
1351:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:../../..\CubeG4\include/core_cm4.h **** 
1354:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:../../..\CubeG4\include/core_cm4.h **** 
1357:../../..\CubeG4\include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:../../..\CubeG4\include/core_cm4.h **** 
1361:../../..\CubeG4\include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:../../..\CubeG4\include/core_cm4.h **** 
1365:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:../../..\CubeG4\include/core_cm4.h **** 
1368:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:../../..\CubeG4\include/core_cm4.h **** 
1371:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:../../..\CubeG4\include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:../../..\CubeG4\include/core_cm4.h **** 
1374:../../..\CubeG4\include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:../../..\CubeG4\include/core_cm4.h **** 
1378:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:../../..\CubeG4\include/core_cm4.h **** 
1381:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:../../..\CubeG4\include/core_cm4.h **** 
1384:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:../../..\CubeG4\include/core_cm4.h **** 
1387:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:../../..\CubeG4\include/core_cm4.h **** 
1390:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:../../..\CubeG4\include/core_cm4.h **** 
1393:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:../../..\CubeG4\include/core_cm4.h **** 
1396:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:../../..\CubeG4\include/core_cm4.h **** 
1399:../../..\CubeG4\include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:../../..\CubeG4\include/core_cm4.h **** 
1403:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:../../..\CubeG4\include/core_cm4.h **** 
1406:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:../../..\CubeG4\include/core_cm4.h **** 
1409:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:../../..\CubeG4\include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:../../..\CubeG4\include/core_cm4.h **** 
1412:../../..\CubeG4\include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:../../..\CubeG4\include/core_cm4.h **** 
1414:../../..\CubeG4\include/core_cm4.h **** 
1415:../../..\CubeG4\include/core_cm4.h **** /**
1416:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:../../..\CubeG4\include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:../../..\CubeG4\include/core_cm4.h ****   @{
1420:../../..\CubeG4\include/core_cm4.h ****  */
1421:../../..\CubeG4\include/core_cm4.h **** 
1422:../../..\CubeG4\include/core_cm4.h **** /**
1423:../../..\CubeG4\include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:../../..\CubeG4\include/core_cm4.h ****  */
1425:../../..\CubeG4\include/core_cm4.h **** typedef struct
1426:../../..\CubeG4\include/core_cm4.h **** {
1427:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:../../..\CubeG4\include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:../../..\CubeG4\include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:../../..\CubeG4\include/core_cm4.h **** } CoreDebug_Type;
1432:../../..\CubeG4\include/core_cm4.h **** 
1433:../../..\CubeG4\include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:../../..\CubeG4\include/core_cm4.h **** 
1437:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:../../..\CubeG4\include/core_cm4.h **** 
1440:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:../../..\CubeG4\include/core_cm4.h **** 
1443:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:../../..\CubeG4\include/core_cm4.h **** 
1446:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:../../..\CubeG4\include/core_cm4.h **** 
1449:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:../../..\CubeG4\include/core_cm4.h **** 
1452:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:../../..\CubeG4\include/core_cm4.h **** 
1455:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:../../..\CubeG4\include/core_cm4.h **** 
1458:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:../../..\CubeG4\include/core_cm4.h **** 
1461:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:../../..\CubeG4\include/core_cm4.h **** 
1464:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:../../..\CubeG4\include/core_cm4.h **** 
1467:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:../../..\CubeG4\include/core_cm4.h **** 
1470:../../..\CubeG4\include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:../../..\CubeG4\include/core_cm4.h **** 
1474:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:../../..\CubeG4\include/core_cm4.h **** 
1477:../../..\CubeG4\include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:../../..\CubeG4\include/core_cm4.h **** 
1481:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:../../..\CubeG4\include/core_cm4.h **** 
1484:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:../../..\CubeG4\include/core_cm4.h **** 
1487:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:../../..\CubeG4\include/core_cm4.h **** 
1490:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:../../..\CubeG4\include/core_cm4.h **** 
1493:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:../../..\CubeG4\include/core_cm4.h **** 
1496:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:../../..\CubeG4\include/core_cm4.h **** 
1499:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:../../..\CubeG4\include/core_cm4.h **** 
1502:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:../../..\CubeG4\include/core_cm4.h **** 
1505:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:../../..\CubeG4\include/core_cm4.h **** 
1508:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:../../..\CubeG4\include/core_cm4.h **** 
1511:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:../../..\CubeG4\include/core_cm4.h **** 
1514:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:../../..\CubeG4\include/core_cm4.h **** 
1517:../../..\CubeG4\include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:../../..\CubeG4\include/core_cm4.h **** 
1519:../../..\CubeG4\include/core_cm4.h **** 
1520:../../..\CubeG4\include/core_cm4.h **** /**
1521:../../..\CubeG4\include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:../../..\CubeG4\include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:../../..\CubeG4\include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:../../..\CubeG4\include/core_cm4.h ****   @{
1525:../../..\CubeG4\include/core_cm4.h ****  */
1526:../../..\CubeG4\include/core_cm4.h **** 
1527:../../..\CubeG4\include/core_cm4.h **** /**
1528:../../..\CubeG4\include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:../../..\CubeG4\include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:../../..\CubeG4\include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:../../..\CubeG4\include/core_cm4.h ****   \return           Masked and shifted value.
1532:../../..\CubeG4\include/core_cm4.h **** */
1533:../../..\CubeG4\include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:../../..\CubeG4\include/core_cm4.h **** 
1535:../../..\CubeG4\include/core_cm4.h **** /**
1536:../../..\CubeG4\include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:../../..\CubeG4\include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:../../..\CubeG4\include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:../../..\CubeG4\include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:../../..\CubeG4\include/core_cm4.h **** */
1541:../../..\CubeG4\include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:../../..\CubeG4\include/core_cm4.h **** 
1543:../../..\CubeG4\include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:../../..\CubeG4\include/core_cm4.h **** 
1545:../../..\CubeG4\include/core_cm4.h **** 
1546:../../..\CubeG4\include/core_cm4.h **** /**
1547:../../..\CubeG4\include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:../../..\CubeG4\include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:../../..\CubeG4\include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:../../..\CubeG4\include/core_cm4.h ****   @{
1551:../../..\CubeG4\include/core_cm4.h ****  */
1552:../../..\CubeG4\include/core_cm4.h **** 
1553:../../..\CubeG4\include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:../../..\CubeG4\include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:../../..\CubeG4\include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:../../..\CubeG4\include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:../../..\CubeG4\include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:../../..\CubeG4\include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:../../..\CubeG4\include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:../../..\CubeG4\include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:../../..\CubeG4\include/core_cm4.h **** 
1563:../../..\CubeG4\include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:../../..\CubeG4\include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:../../..\CubeG4\include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:../../..\CubeG4\include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:../../..\CubeG4\include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:../../..\CubeG4\include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:../../..\CubeG4\include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:../../..\CubeG4\include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:../../..\CubeG4\include/core_cm4.h **** 
1572:../../..\CubeG4\include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:../../..\CubeG4\include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:../../..\CubeG4\include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:../../..\CubeG4\include/core_cm4.h **** #endif
1576:../../..\CubeG4\include/core_cm4.h **** 
1577:../../..\CubeG4\include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:../../..\CubeG4\include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:../../..\CubeG4\include/core_cm4.h **** 
1580:../../..\CubeG4\include/core_cm4.h **** /*@} */
1581:../../..\CubeG4\include/core_cm4.h **** 
1582:../../..\CubeG4\include/core_cm4.h **** 
1583:../../..\CubeG4\include/core_cm4.h **** 
1584:../../..\CubeG4\include/core_cm4.h **** /*******************************************************************************
1585:../../..\CubeG4\include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:../../..\CubeG4\include/core_cm4.h ****   Core Function Interface contains:
1587:../../..\CubeG4\include/core_cm4.h ****   - Core NVIC Functions
1588:../../..\CubeG4\include/core_cm4.h ****   - Core SysTick Functions
1589:../../..\CubeG4\include/core_cm4.h ****   - Core Debug Functions
1590:../../..\CubeG4\include/core_cm4.h ****   - Core Register Access Functions
1591:../../..\CubeG4\include/core_cm4.h ****  ******************************************************************************/
1592:../../..\CubeG4\include/core_cm4.h **** /**
1593:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:../../..\CubeG4\include/core_cm4.h **** */
1595:../../..\CubeG4\include/core_cm4.h **** 
1596:../../..\CubeG4\include/core_cm4.h **** 
1597:../../..\CubeG4\include/core_cm4.h **** 
1598:../../..\CubeG4\include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:../../..\CubeG4\include/core_cm4.h **** /**
1600:../../..\CubeG4\include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:../../..\CubeG4\include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:../../..\CubeG4\include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:../../..\CubeG4\include/core_cm4.h ****   @{
1604:../../..\CubeG4\include/core_cm4.h ****  */
1605:../../..\CubeG4\include/core_cm4.h **** 
1606:../../..\CubeG4\include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:../../..\CubeG4\include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:../../..\CubeG4\include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:../../..\CubeG4\include/core_cm4.h ****   #endif
1610:../../..\CubeG4\include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:../../..\CubeG4\include/core_cm4.h **** #else
1612:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:../../..\CubeG4\include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:../../..\CubeG4\include/core_cm4.h **** 
1626:../../..\CubeG4\include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:../../..\CubeG4\include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:../../..\CubeG4\include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:../../..\CubeG4\include/core_cm4.h ****   #endif
1630:../../..\CubeG4\include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:../../..\CubeG4\include/core_cm4.h **** #else
1632:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:../../..\CubeG4\include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:../../..\CubeG4\include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:../../..\CubeG4\include/core_cm4.h **** 
1636:../../..\CubeG4\include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:../../..\CubeG4\include/core_cm4.h **** 
1638:../../..\CubeG4\include/core_cm4.h **** 
1639:../../..\CubeG4\include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:../../..\CubeG4\include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:../../..\CubeG4\include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:../../..\CubeG4\include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:../../..\CubeG4\include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:../../..\CubeG4\include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:../../..\CubeG4\include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:../../..\CubeG4\include/core_cm4.h **** 
1647:../../..\CubeG4\include/core_cm4.h **** 
1648:../../..\CubeG4\include/core_cm4.h **** /**
1649:../../..\CubeG4\include/core_cm4.h ****   \brief   Set Priority Grouping
1650:../../..\CubeG4\include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:../../..\CubeG4\include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:../../..\CubeG4\include/core_cm4.h ****            Only values from 0..7 are used.
1653:../../..\CubeG4\include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:../../..\CubeG4\include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:../../..\CubeG4\include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:../../..\CubeG4\include/core_cm4.h ****  */
1657:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:../../..\CubeG4\include/core_cm4.h **** {
1659:../../..\CubeG4\include/core_cm4.h ****   uint32_t reg_value;
1660:../../..\CubeG4\include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:../../..\CubeG4\include/core_cm4.h **** 
1662:../../..\CubeG4\include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 627              		.loc 7 1662 14 view .LVU160
 628 0008 8F4D     		ldr	r5, .L33+4
 629              	.LBE262:
 630              	.LBE261:
 631              	.LBB265:
 632              	.LBB258:
 633              		.loc 1 1432 3 view .LVU161
 634 000a 42F00102 		orr	r2, r2, #1
 635 000e 1A66     		str	r2, [r3, #96]
1433:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1434:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 636              		.loc 1 1434 3 is_stmt 1 view .LVU162
 637              		.loc 1 1434 12 is_stmt 0 view .LVU163
 638 0010 1A6E     		ldr	r2, [r3, #96]
 639              	.LBE258:
 640              	.LBE265:
 149:..\ADC/main.c ****   /* USER CODE BEGIN 1 */
 641              		.loc 2 149 1 view .LVU164
 642 0012 96B0     		sub	sp, sp, #88
 643              		.cfi_def_cfa_offset 120
 644              	.LBB266:
 645              	.LBB259:
 646              		.loc 1 1434 12 view .LVU165
 647 0014 02F00102 		and	r2, r2, #1
 648              		.loc 1 1434 10 view .LVU166
 649 0018 0292     		str	r2, [sp, #8]
1435:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 650              		.loc 1 1435 3 is_stmt 1 view .LVU167
 651 001a 029A     		ldr	r2, [sp, #8]
 652              	.LVL30:
 653              		.loc 1 1435 3 is_stmt 0 view .LVU168
 654              	.LBE259:
 655              	.LBE266:
 162:..\ADC/main.c **** 
 656              		.loc 2 162 3 is_stmt 1 view .LVU169
 657              	.LBB267:
 658              	.LBI267:
 915:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 659              		.loc 1 915 22 view .LVU170
 660              	.LBB268:
 917:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 661              		.loc 1 917 3 view .LVU171
 918:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 662              		.loc 1 918 3 view .LVU172
 663 001c 9A6D     		ldr	r2, [r3, #88]
 664 001e 42F08052 		orr	r2, r2, #268435456
 665 0022 9A65     		str	r2, [r3, #88]
 920:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 666              		.loc 1 920 3 view .LVU173
 920:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 667              		.loc 1 920 12 is_stmt 0 view .LVU174
 668 0024 9B6D     		ldr	r3, [r3, #88]
 669 0026 03F08053 		and	r3, r3, #268435456
 920:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 670              		.loc 1 920 10 view .LVU175
 671 002a 0193     		str	r3, [sp, #4]
 921:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 672              		.loc 1 921 3 is_stmt 1 view .LVU176
 673 002c 019B     		ldr	r3, [sp, #4]
 674              	.LVL31:
 921:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 675              		.loc 1 921 3 is_stmt 0 view .LVU177
 676              	.LBE268:
 677              	.LBE267:
 164:..\ADC/main.c **** 
 678              		.loc 2 164 3 is_stmt 1 view .LVU178
 679              	.LBB269:
 680              	.LBI261:
1657:../../..\CubeG4\include/core_cm4.h **** {
 681              		.loc 7 1657 22 view .LVU179
 682              	.LBB263:
1659:../../..\CubeG4\include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 683              		.loc 7 1659 3 view .LVU180
1660:../../..\CubeG4\include/core_cm4.h **** 
 684              		.loc 7 1660 3 view .LVU181
 685              		.loc 7 1662 3 view .LVU182
 686              		.loc 7 1662 14 is_stmt 0 view .LVU183
 687 002e EA68     		ldr	r2, [r5, #12]
 688              	.LVL32:
1663:../../..\CubeG4\include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 689              		.loc 7 1663 3 is_stmt 1 view .LVU184
1664:../../..\CubeG4\include/core_cm4.h ****   reg_value  =  (reg_value                                   |
 690              		.loc 7 1664 14 is_stmt 0 view .LVU185
 691 0030 864B     		ldr	r3, .L33+8
1663:../../..\CubeG4\include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 692              		.loc 7 1663 13 view .LVU186
 693 0032 22F4E062 		bic	r2, r2, #1792
 694              	.LVL33:
1663:../../..\CubeG4\include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 695              		.loc 7 1663 13 view .LVU187
 696 0036 1204     		lsls	r2, r2, #16
 697 0038 120C     		lsrs	r2, r2, #16
 698              	.LVL34:
 699              		.loc 7 1664 3 is_stmt 1 view .LVU188
 700              		.loc 7 1664 14 is_stmt 0 view .LVU189
 701 003a 1343     		orrs	r3, r3, r2
 702              	.LVL35:
1665:../../..\CubeG4\include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:../../..\CubeG4\include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:../../..\CubeG4\include/core_cm4.h ****   SCB->AIRCR =  reg_value;
 703              		.loc 7 1667 3 is_stmt 1 view .LVU190
 704              	.LBE263:
 705              	.LBE269:
 706              	.LBB270:
 707              	.LBB271:
 395:..\ADC/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 708              		.loc 2 395 23 is_stmt 0 view .LVU191
 709 003c 0024     		movs	r4, #0
 710              	.LBE271:
 711              	.LBE270:
 712              	.LBB312:
 713              	.LBB264:
 714              		.loc 7 1667 14 view .LVU192
 715 003e EB60     		str	r3, [r5, #12]
 716              	.LVL36:
 717              		.loc 7 1667 14 view .LVU193
 718              	.LBE264:
 719              	.LBE312:
 180:..\ADC/main.c ****   MX_ADC1_Init();
 720              		.loc 2 180 3 is_stmt 1 view .LVU194
 721              	.LBB313:
 722              	.LBI270:
 393:..\ADC/main.c **** {
 723              		.loc 2 393 13 view .LVU195
 724              	.LBB310:
 395:..\ADC/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 725              		.loc 2 395 3 view .LVU196
 396:..\ADC/main.c **** 
 726              		.loc 2 396 23 is_stmt 0 view .LVU197
 727 0040 2146     		mov	r1, r4
 728 0042 1822     		movs	r2, #24
 729 0044 10A8     		add	r0, sp, #64
 395:..\ADC/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 730              		.loc 2 395 23 view .LVU198
 731 0046 CDE90A44 		strd	r4, r4, [sp, #40]
 732 004a 0C94     		str	r4, [sp, #48]
 396:..\ADC/main.c **** 
 733              		.loc 2 396 3 is_stmt 1 view .LVU199
 396:..\ADC/main.c **** 
 734              		.loc 2 396 23 is_stmt 0 view .LVU200
 735 004c FFF7FEFF 		bl	memset
 736              	.LVL37:
 399:..\ADC/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 737              		.loc 2 399 3 is_stmt 1 view .LVU201
 738 0050 0420     		movs	r0, #4
 739 0052 FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClock
 740              	.LVL38:
 400:..\ADC/main.c **** 
 741              		.loc 2 400 3 view .LVU202
 742              	.LBB272:
 743              	.LBB273:
 744              		.file 8 "../../..\\CubeG4\\include/stm32g4xx_ll_gpio.h"
   1:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
   2:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   3:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @file    stm32g4xx_ll_gpio.h
   4:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   7:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @attention
   8:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *
   9:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *
  12:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *
  17:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   ******************************************************************************
  18:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
  19:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  20:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #ifndef STM32G4xx_LL_GPIO_H
  22:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define STM32G4xx_LL_GPIO_H
  23:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  24:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #ifdef __cplusplus
  25:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** extern "C" {
  26:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #endif
  27:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  28:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #include "stm32g4xx.h"
  30:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  31:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
  33:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
  34:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  35:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  37:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
  39:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
  40:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  41:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  42:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  43:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  44:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  45:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  46:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  47:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
  48:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  49:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  50:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  51:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  52:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  53:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  54:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  55:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
  56:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
  57:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  58:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
  59:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
  60:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
  61:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  62:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  63:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  64:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  65:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  66:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
  67:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
  68:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  69:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
  70:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  71:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
  72:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** typedef struct
  73:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
  74:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  75:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  76:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  77:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  78:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  79:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  80:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  81:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  82:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  83:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  84:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  85:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  86:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  87:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  88:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  89:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  90:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  91:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  92:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  93:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  94:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  95:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  96:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
  97:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  98:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  99:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 100:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 101:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 102:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 103:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 104:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 105:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 106:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 107:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 108:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 109:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 110:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 111:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 112:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 113:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 114:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 115:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 116:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 117:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 118:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
 119:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 120:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 121:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 122:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 123:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 124:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 125:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 126:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
 127:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 128:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 129:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 130:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
 131:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 132:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
 133:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 134:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 135:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 136:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 137:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 138:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 139:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 140:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 141:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 142:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 143:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 144:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 145:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 146:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 147:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 148:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 149:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 150:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 151:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 152:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 153:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 154:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 155:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 156:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 157:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 158:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 159:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 160:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 161:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 162:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 163:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 164:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 165:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 166:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 167:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 168:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 169:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 170:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 171:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 172:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 173:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 174:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 175:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
 176:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 177:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 178:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 179:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 180:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 181:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 182:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 183:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 184:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 185:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 186:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 187:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 188:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 189:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 190:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 191:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 192:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 193:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 194:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 195:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 196:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 197:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 198:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 199:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 200:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 201:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 202:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 203:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 204:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 205:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 206:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 207:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 208:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 209:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 210:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 211:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 212:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 213:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 214:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 215:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 216:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 217:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 218:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 219:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 220:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 221:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 222:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 223:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 224:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 225:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 226:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 227:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 228:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 229:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 230:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 231:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 232:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 233:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 234:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 235:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 236:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval Register value
 237:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 238:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 239:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 240:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 241:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 242:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 243:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 244:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 245:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 246:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 247:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 248:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 249:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 250:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 251:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 252:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 253:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 254:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 255:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 256:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 257:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 258:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 259:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 260:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 261:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 262:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 263:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 264:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 265:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 266:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 267:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 268:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 269:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 270:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 271:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 272:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 273:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 274:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 275:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 276:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 277:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 278:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 279:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 280:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 281:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 282:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 283:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 284:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 285:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 286:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 287:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 288:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 289:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 290:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 291:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 292:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 293:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 294:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 295:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 296:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 297:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 298:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 299:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 300:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 301:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 302:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 303:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 304:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 305:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 306:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 307:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 308:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 309:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 310:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 311:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 312:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 313:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 314:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 315:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 316:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 317:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 318:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 319:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 320:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 321:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 322:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 323:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 324:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 325:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 326:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 327:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 328:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 329:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 330:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 331:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 332:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 333:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 334:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 335:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 336:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 337:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 338:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 339:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 340:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 341:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 342:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 343:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 344:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 345:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 346:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 347:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 348:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 349:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 350:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 351:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 352:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 353:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 354:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 355:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 356:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 357:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 358:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 359:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 360:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 361:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 362:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 363:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 364:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 365:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 366:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 367:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 368:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 369:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 370:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 371:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 372:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 373:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 374:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 375:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 376:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 377:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 378:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 379:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 380:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 381:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 382:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 383:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 384:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 385:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 386:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 387:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 388:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 389:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 390:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 391:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 392:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 393:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 394:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 395:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 396:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 397:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 398:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 399:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 400:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 401:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 402:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 403:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 404:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 405:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 406:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 407:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 408:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 409:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 410:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 411:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 412:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 413:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 414:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 415:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 416:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 417:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 418:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 419:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 420:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 421:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 422:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 423:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 424:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 425:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 426:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 427:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 428:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 429:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 430:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 431:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 432:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 433:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 434:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 435:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 436:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 437:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 438:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 439:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 440:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 441:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 442:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 443:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 444:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 445:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 446:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 447:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 448:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 449:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 450:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 451:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 452:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 453:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 454:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 455:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 456:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 457:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 458:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 459:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 460:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 461:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 462:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 463:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 464:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 465:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 466:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 467:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 468:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 469:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 470:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 471:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 472:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 473:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 474:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 475:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 476:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 477:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 478:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 479:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 480:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 481:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 482:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 483:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 484:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 485:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 486:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 487:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 488:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 489:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 490:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 491:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 492:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 493:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 494:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 495:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 496:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 497:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 498:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 499:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 500:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 501:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 502:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 503:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 504:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 505:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 506:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 507:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 508:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 509:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 510:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 511:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 512:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 513:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 514:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 515:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 516:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 517:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 518:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 519:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 520:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 521:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 522:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 523:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 524:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 525:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 526:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 527:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 528:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 529:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 530:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 531:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 532:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 533:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 534:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 535:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 536:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 537:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 538:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 539:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 540:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 541:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 542:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 543:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 544:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 545:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 546:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 547:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 548:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 549:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 550:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 551:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 552:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 553:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 554:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 555:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 556:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 557:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 558:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 559:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 560:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 561:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 562:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 563:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 564:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 565:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 566:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 567:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 568:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 569:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 570:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 571:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 572:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 573:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 574:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 575:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 576:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 577:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 578:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 579:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 580:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 581:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 582:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 583:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 584:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 585:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 586:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 587:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 588:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 589:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 590:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 591:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 592:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 593:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 594:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 595:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 596:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 597:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 598:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 599:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 600:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 601:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 602:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 603:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 604:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 605:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 606:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 607:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 608:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 609:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 610:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 611:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 612:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 613:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 614:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 615:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 616:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 617:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 618:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 619:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 620:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 621:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 622:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 623:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 624:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 625:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 626:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 627:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 628:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 629:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 630:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 631:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 632:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 633:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 634:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 635:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 636:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 637:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 638:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 639:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 640:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 641:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 642:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 643:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 644:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 645:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 646:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 647:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 648:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 649:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 650:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 651:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 652:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 653:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 654:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 655:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 656:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 657:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 658:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 659:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 660:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 661:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 662:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 663:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 664:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 665:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 666:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 667:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 668:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 669:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 670:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 671:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 672:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 673:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 674:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 675:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 676:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 677:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 678:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 679:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 680:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 681:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 682:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 683:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 684:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 685:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 686:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 687:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 688:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 689:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 690:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 691:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 692:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 693:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 694:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 695:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         next reset.
 696:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 697:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         (control and alternate function registers).
 698:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 699:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 700:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 701:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 702:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 703:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 704:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 705:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 706:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 707:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 708:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 709:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 710:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 711:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 712:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 713:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 714:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 715:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 716:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 717:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 718:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 719:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 720:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 721:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 722:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   __IO uint32_t temp;
 723:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 724:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 725:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 726:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   /* Read LCKR register. This read is mandatory to complete key lock sequence */
 727:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 728:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   (void) temp;
 729:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 730:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 731:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 732:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 733:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 734:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 735:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 736:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 737:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 738:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 739:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 740:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 741:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 742:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 743:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 744:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 745:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 746:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 747:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 748:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 749:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 750:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 751:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 752:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 753:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 754:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 755:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 756:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 757:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
 758:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 759:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 760:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 761:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 762:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 763:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 764:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 765:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 766:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 767:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 768:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
 769:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 770:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 771:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 772:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @}
 773:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 774:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 775:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 776:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @{
 777:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 778:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 779:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 780:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 781:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 782:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 783:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval Input data register value of port
 784:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 785:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 786:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 787:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 788:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 789:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 790:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 791:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 792:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 793:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 794:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 795:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 796:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 797:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 798:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 799:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 800:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 801:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 802:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 803:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 804:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 805:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 806:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 807:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 808:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 809:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 810:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 811:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 812:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 813:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 814:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 815:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 816:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 817:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 818:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 819:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 820:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 821:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 822:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 823:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 824:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 825:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 826:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 827:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 828:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 829:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 830:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 831:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 832:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 833:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 834:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 835:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval Output data register value of port
 836:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 837:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 838:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 839:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 840:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 841:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 842:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 843:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 844:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 845:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 846:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 847:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 848:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 849:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 850:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 851:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 852:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 853:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 854:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 855:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 856:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 857:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 858:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 859:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 860:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 861:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 862:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 863:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 864:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 865:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 866:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 867:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 868:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 869:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 870:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 871:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 872:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 873:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 874:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 875:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 876:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 877:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 878:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 879:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 880:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 881:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 882:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 883:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 884:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 885:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 886:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 887:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 888:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 889:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 890:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 891:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 892:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 893:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 894:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 895:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 896:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 898:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 899:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 900:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 901:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 902:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 903:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 904:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 905:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 906:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 907:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 908:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 909:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 910:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 911:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 912:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 913:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 914:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 915:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 916:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 917:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 918:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 919:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 920:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 921:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 922:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 923:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 924:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 925:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 926:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 745              		.loc 8 926 3 is_stmt 0 view .LVU203
 746 0056 4FF09046 		mov	r6, #1207959552
 747              	.LBE273:
 748              	.LBE272:
 400:..\ADC/main.c **** 
 749              		.loc 2 400 3 view .LVU204
 750 005a 0120     		movs	r0, #1
 751 005c FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClock
 752              	.LVL39:
 403:..\ADC/main.c **** 
 753              		.loc 2 403 3 is_stmt 1 view .LVU205
 754              	.LBB276:
 755              	.LBI272:
 924:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 756              		.loc 8 924 22 view .LVU206
 757              	.LBB274:
 758              		.loc 8 926 3 view .LVU207
 759 0060 2027     		movs	r7, #32
 760              	.LBE274:
 761              	.LBE276:
 762              	.LBB277:
 763              	.LBB278:
 715:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 764              		.loc 3 715 3 is_stmt 0 view .LVU208
 765 0062 7B49     		ldr	r1, .L33+12
 766              	.LBE278:
 767              	.LBE277:
 768              	.LBB282:
 769              	.LBB275:
 770              		.loc 8 926 3 view .LVU209
 771 0064 B762     		str	r7, [r6, #40]
 772              	.LVL40:
 773              		.loc 8 926 3 view .LVU210
 774              	.LBE275:
 775              	.LBE282:
 406:..\ADC/main.c **** 
 776              		.loc 2 406 3 is_stmt 1 view .LVU211
 777              	.LBB283:
 778              	.LBI277:
 713:../../..\CubeG4\include/stm32g4xx_ll_system.h **** {
 779              		.loc 3 713 22 view .LVU212
 780              	.LBB281:
 715:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 781              		.loc 3 715 3 view .LVU213
 782 0066 4A69     		ldr	r2, [r1, #20]
 783              	.LVL41:
 784              	.LBB279:
 785              	.LBI279:
 786              		.file 9 "../../..\\CubeG4\\include/cmsis_gcc.h"
   1:../../..\CubeG4\include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../..\CubeG4\include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../..\CubeG4\include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../..\CubeG4\include/cmsis_gcc.h ****  * @version  V5.0.4
   5:../../..\CubeG4\include/cmsis_gcc.h ****  * @date     09. April 2018
   6:../../..\CubeG4\include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../..\CubeG4\include/cmsis_gcc.h **** /*
   8:../../..\CubeG4\include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../../..\CubeG4\include/cmsis_gcc.h ****  *
  10:../../..\CubeG4\include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../..\CubeG4\include/cmsis_gcc.h ****  *
  12:../../..\CubeG4\include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../..\CubeG4\include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../..\CubeG4\include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../..\CubeG4\include/cmsis_gcc.h ****  *
  16:../../..\CubeG4\include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../..\CubeG4\include/cmsis_gcc.h ****  *
  18:../../..\CubeG4\include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../..\CubeG4\include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../..\CubeG4\include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../..\CubeG4\include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../..\CubeG4\include/cmsis_gcc.h ****  * limitations under the License.
  23:../../..\CubeG4\include/cmsis_gcc.h ****  */
  24:../../..\CubeG4\include/cmsis_gcc.h **** 
  25:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../..\CubeG4\include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../..\CubeG4\include/cmsis_gcc.h **** 
  28:../../..\CubeG4\include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../..\CubeG4\include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../..\CubeG4\include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../..\CubeG4\include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../..\CubeG4\include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../..\CubeG4\include/cmsis_gcc.h **** 
  34:../../..\CubeG4\include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../..\CubeG4\include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  38:../../..\CubeG4\include/cmsis_gcc.h **** 
  39:../../..\CubeG4\include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../..\CubeG4\include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  43:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../..\CubeG4\include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  46:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../..\CubeG4\include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  49:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../..\CubeG4\include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../..\CubeG4\include/cmsis_gcc.h **** #endif                                           
  52:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../..\CubeG4\include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  55:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __USED
  56:../../..\CubeG4\include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  58:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../..\CubeG4\include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  61:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../..\CubeG4\include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  64:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../..\CubeG4\include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  67:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../..\CubeG4\include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  70:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../..\CubeG4\include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../..\CubeG4\include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  78:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../..\CubeG4\include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../..\CubeG4\include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  86:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../..\CubeG4\include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../..\CubeG4\include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../..\CubeG4\include/cmsis_gcc.h **** #endif
  94:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../..\CubeG4\include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../..\CubeG4\include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 102:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../..\CubeG4\include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../..\CubeG4\include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../..\CubeG4\include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 110:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../..\CubeG4\include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 113:../../..\CubeG4\include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../..\CubeG4\include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 116:../../..\CubeG4\include/cmsis_gcc.h **** 
 117:../../..\CubeG4\include/cmsis_gcc.h **** 
 118:../../..\CubeG4\include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:../../..\CubeG4\include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:../../..\CubeG4\include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:../../..\CubeG4\include/cmsis_gcc.h ****   @{
 122:../../..\CubeG4\include/cmsis_gcc.h ****  */
 123:../../..\CubeG4\include/cmsis_gcc.h **** 
 124:../../..\CubeG4\include/cmsis_gcc.h **** /**
 125:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:../../..\CubeG4\include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:../../..\CubeG4\include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:../../..\CubeG4\include/cmsis_gcc.h ****  */
 129:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:../../..\CubeG4\include/cmsis_gcc.h **** {
 131:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:../../..\CubeG4\include/cmsis_gcc.h **** }
 133:../../..\CubeG4\include/cmsis_gcc.h **** 
 134:../../..\CubeG4\include/cmsis_gcc.h **** 
 135:../../..\CubeG4\include/cmsis_gcc.h **** /**
 136:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:../../..\CubeG4\include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:../../..\CubeG4\include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:../../..\CubeG4\include/cmsis_gcc.h ****  */
 140:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:../../..\CubeG4\include/cmsis_gcc.h **** {
 142:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:../../..\CubeG4\include/cmsis_gcc.h **** }
 144:../../..\CubeG4\include/cmsis_gcc.h **** 
 145:../../..\CubeG4\include/cmsis_gcc.h **** 
 146:../../..\CubeG4\include/cmsis_gcc.h **** /**
 147:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Control Register
 148:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Control Register value
 150:../../..\CubeG4\include/cmsis_gcc.h ****  */
 151:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:../../..\CubeG4\include/cmsis_gcc.h **** {
 153:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 154:../../..\CubeG4\include/cmsis_gcc.h **** 
 155:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 157:../../..\CubeG4\include/cmsis_gcc.h **** }
 158:../../..\CubeG4\include/cmsis_gcc.h **** 
 159:../../..\CubeG4\include/cmsis_gcc.h **** 
 160:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:../../..\CubeG4\include/cmsis_gcc.h **** /**
 162:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:../../..\CubeG4\include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:../../..\CubeG4\include/cmsis_gcc.h ****  */
 166:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:../../..\CubeG4\include/cmsis_gcc.h **** {
 168:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 169:../../..\CubeG4\include/cmsis_gcc.h **** 
 170:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 172:../../..\CubeG4\include/cmsis_gcc.h **** }
 173:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 174:../../..\CubeG4\include/cmsis_gcc.h **** 
 175:../../..\CubeG4\include/cmsis_gcc.h **** 
 176:../../..\CubeG4\include/cmsis_gcc.h **** /**
 177:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Control Register
 178:../../..\CubeG4\include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:../../..\CubeG4\include/cmsis_gcc.h ****  */
 181:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:../../..\CubeG4\include/cmsis_gcc.h **** {
 183:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:../../..\CubeG4\include/cmsis_gcc.h **** }
 185:../../..\CubeG4\include/cmsis_gcc.h **** 
 186:../../..\CubeG4\include/cmsis_gcc.h **** 
 187:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:../../..\CubeG4\include/cmsis_gcc.h **** /**
 189:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:../../..\CubeG4\include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:../../..\CubeG4\include/cmsis_gcc.h ****  */
 193:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:../../..\CubeG4\include/cmsis_gcc.h **** {
 195:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:../../..\CubeG4\include/cmsis_gcc.h **** }
 197:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 198:../../..\CubeG4\include/cmsis_gcc.h **** 
 199:../../..\CubeG4\include/cmsis_gcc.h **** 
 200:../../..\CubeG4\include/cmsis_gcc.h **** /**
 201:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:../../..\CubeG4\include/cmsis_gcc.h ****   \return               IPSR Register value
 204:../../..\CubeG4\include/cmsis_gcc.h ****  */
 205:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:../../..\CubeG4\include/cmsis_gcc.h **** {
 207:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 208:../../..\CubeG4\include/cmsis_gcc.h **** 
 209:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 211:../../..\CubeG4\include/cmsis_gcc.h **** }
 212:../../..\CubeG4\include/cmsis_gcc.h **** 
 213:../../..\CubeG4\include/cmsis_gcc.h **** 
 214:../../..\CubeG4\include/cmsis_gcc.h **** /**
 215:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:../../..\CubeG4\include/cmsis_gcc.h ****   \return               APSR Register value
 218:../../..\CubeG4\include/cmsis_gcc.h ****  */
 219:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:../../..\CubeG4\include/cmsis_gcc.h **** {
 221:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 222:../../..\CubeG4\include/cmsis_gcc.h **** 
 223:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 225:../../..\CubeG4\include/cmsis_gcc.h **** }
 226:../../..\CubeG4\include/cmsis_gcc.h **** 
 227:../../..\CubeG4\include/cmsis_gcc.h **** 
 228:../../..\CubeG4\include/cmsis_gcc.h **** /**
 229:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:../../..\CubeG4\include/cmsis_gcc.h ****   \return               xPSR Register value
 232:../../..\CubeG4\include/cmsis_gcc.h ****  */
 233:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:../../..\CubeG4\include/cmsis_gcc.h **** {
 235:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 236:../../..\CubeG4\include/cmsis_gcc.h **** 
 237:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 239:../../..\CubeG4\include/cmsis_gcc.h **** }
 240:../../..\CubeG4\include/cmsis_gcc.h **** 
 241:../../..\CubeG4\include/cmsis_gcc.h **** 
 242:../../..\CubeG4\include/cmsis_gcc.h **** /**
 243:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:../../..\CubeG4\include/cmsis_gcc.h ****   \return               PSP Register value
 246:../../..\CubeG4\include/cmsis_gcc.h ****  */
 247:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:../../..\CubeG4\include/cmsis_gcc.h **** {
 249:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 250:../../..\CubeG4\include/cmsis_gcc.h **** 
 251:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 253:../../..\CubeG4\include/cmsis_gcc.h **** }
 254:../../..\CubeG4\include/cmsis_gcc.h **** 
 255:../../..\CubeG4\include/cmsis_gcc.h **** 
 256:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:../../..\CubeG4\include/cmsis_gcc.h **** /**
 258:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:../../..\CubeG4\include/cmsis_gcc.h ****   \return               PSP Register value
 261:../../..\CubeG4\include/cmsis_gcc.h ****  */
 262:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:../../..\CubeG4\include/cmsis_gcc.h **** {
 264:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 265:../../..\CubeG4\include/cmsis_gcc.h **** 
 266:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 268:../../..\CubeG4\include/cmsis_gcc.h **** }
 269:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 270:../../..\CubeG4\include/cmsis_gcc.h **** 
 271:../../..\CubeG4\include/cmsis_gcc.h **** 
 272:../../..\CubeG4\include/cmsis_gcc.h **** /**
 273:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:../../..\CubeG4\include/cmsis_gcc.h ****  */
 277:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:../../..\CubeG4\include/cmsis_gcc.h **** {
 279:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:../../..\CubeG4\include/cmsis_gcc.h **** }
 281:../../..\CubeG4\include/cmsis_gcc.h **** 
 282:../../..\CubeG4\include/cmsis_gcc.h **** 
 283:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:../../..\CubeG4\include/cmsis_gcc.h **** /**
 285:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:../../..\CubeG4\include/cmsis_gcc.h ****  */
 289:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:../../..\CubeG4\include/cmsis_gcc.h **** {
 291:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:../../..\CubeG4\include/cmsis_gcc.h **** }
 293:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 294:../../..\CubeG4\include/cmsis_gcc.h **** 
 295:../../..\CubeG4\include/cmsis_gcc.h **** 
 296:../../..\CubeG4\include/cmsis_gcc.h **** /**
 297:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:../../..\CubeG4\include/cmsis_gcc.h ****   \return               MSP Register value
 300:../../..\CubeG4\include/cmsis_gcc.h ****  */
 301:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:../../..\CubeG4\include/cmsis_gcc.h **** {
 303:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 304:../../..\CubeG4\include/cmsis_gcc.h **** 
 305:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 307:../../..\CubeG4\include/cmsis_gcc.h **** }
 308:../../..\CubeG4\include/cmsis_gcc.h **** 
 309:../../..\CubeG4\include/cmsis_gcc.h **** 
 310:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:../../..\CubeG4\include/cmsis_gcc.h **** /**
 312:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:../../..\CubeG4\include/cmsis_gcc.h ****   \return               MSP Register value
 315:../../..\CubeG4\include/cmsis_gcc.h ****  */
 316:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:../../..\CubeG4\include/cmsis_gcc.h **** {
 318:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 319:../../..\CubeG4\include/cmsis_gcc.h **** 
 320:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 322:../../..\CubeG4\include/cmsis_gcc.h **** }
 323:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 324:../../..\CubeG4\include/cmsis_gcc.h **** 
 325:../../..\CubeG4\include/cmsis_gcc.h **** 
 326:../../..\CubeG4\include/cmsis_gcc.h **** /**
 327:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:../../..\CubeG4\include/cmsis_gcc.h ****  */
 331:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:../../..\CubeG4\include/cmsis_gcc.h **** {
 333:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:../../..\CubeG4\include/cmsis_gcc.h **** }
 335:../../..\CubeG4\include/cmsis_gcc.h **** 
 336:../../..\CubeG4\include/cmsis_gcc.h **** 
 337:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:../../..\CubeG4\include/cmsis_gcc.h **** /**
 339:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:../../..\CubeG4\include/cmsis_gcc.h ****  */
 343:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:../../..\CubeG4\include/cmsis_gcc.h **** {
 345:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:../../..\CubeG4\include/cmsis_gcc.h **** }
 347:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 348:../../..\CubeG4\include/cmsis_gcc.h **** 
 349:../../..\CubeG4\include/cmsis_gcc.h **** 
 350:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../../..\CubeG4\include/cmsis_gcc.h **** /**
 352:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:../../..\CubeG4\include/cmsis_gcc.h ****   \return               SP Register value
 355:../../..\CubeG4\include/cmsis_gcc.h ****  */
 356:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:../../..\CubeG4\include/cmsis_gcc.h **** {
 358:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 359:../../..\CubeG4\include/cmsis_gcc.h **** 
 360:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 362:../../..\CubeG4\include/cmsis_gcc.h **** }
 363:../../..\CubeG4\include/cmsis_gcc.h **** 
 364:../../..\CubeG4\include/cmsis_gcc.h **** 
 365:../../..\CubeG4\include/cmsis_gcc.h **** /**
 366:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:../../..\CubeG4\include/cmsis_gcc.h ****  */
 370:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:../../..\CubeG4\include/cmsis_gcc.h **** {
 372:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:../../..\CubeG4\include/cmsis_gcc.h **** }
 374:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 375:../../..\CubeG4\include/cmsis_gcc.h **** 
 376:../../..\CubeG4\include/cmsis_gcc.h **** 
 377:../../..\CubeG4\include/cmsis_gcc.h **** /**
 378:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Priority Mask value
 381:../../..\CubeG4\include/cmsis_gcc.h ****  */
 382:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:../../..\CubeG4\include/cmsis_gcc.h **** {
 384:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 385:../../..\CubeG4\include/cmsis_gcc.h **** 
 386:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 388:../../..\CubeG4\include/cmsis_gcc.h **** }
 389:../../..\CubeG4\include/cmsis_gcc.h **** 
 390:../../..\CubeG4\include/cmsis_gcc.h **** 
 391:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:../../..\CubeG4\include/cmsis_gcc.h **** /**
 393:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Priority Mask value
 396:../../..\CubeG4\include/cmsis_gcc.h ****  */
 397:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:../../..\CubeG4\include/cmsis_gcc.h **** {
 399:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 400:../../..\CubeG4\include/cmsis_gcc.h **** 
 401:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 403:../../..\CubeG4\include/cmsis_gcc.h **** }
 404:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 405:../../..\CubeG4\include/cmsis_gcc.h **** 
 406:../../..\CubeG4\include/cmsis_gcc.h **** 
 407:../../..\CubeG4\include/cmsis_gcc.h **** /**
 408:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:../../..\CubeG4\include/cmsis_gcc.h ****  */
 412:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:../../..\CubeG4\include/cmsis_gcc.h **** {
 414:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:../../..\CubeG4\include/cmsis_gcc.h **** }
 416:../../..\CubeG4\include/cmsis_gcc.h **** 
 417:../../..\CubeG4\include/cmsis_gcc.h **** 
 418:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:../../..\CubeG4\include/cmsis_gcc.h **** /**
 420:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:../../..\CubeG4\include/cmsis_gcc.h ****  */
 424:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:../../..\CubeG4\include/cmsis_gcc.h **** {
 426:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:../../..\CubeG4\include/cmsis_gcc.h **** }
 428:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 429:../../..\CubeG4\include/cmsis_gcc.h **** 
 430:../../..\CubeG4\include/cmsis_gcc.h **** 
 431:../../..\CubeG4\include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:../../..\CubeG4\include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:../../..\CubeG4\include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:../../..\CubeG4\include/cmsis_gcc.h **** /**
 435:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:../../..\CubeG4\include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:../../..\CubeG4\include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:../../..\CubeG4\include/cmsis_gcc.h ****  */
 439:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:../../..\CubeG4\include/cmsis_gcc.h **** {
 441:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:../../..\CubeG4\include/cmsis_gcc.h **** }
 443:../../..\CubeG4\include/cmsis_gcc.h **** 
 444:../../..\CubeG4\include/cmsis_gcc.h **** 
 445:../../..\CubeG4\include/cmsis_gcc.h **** /**
 446:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:../../..\CubeG4\include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:../../..\CubeG4\include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:../../..\CubeG4\include/cmsis_gcc.h ****  */
 450:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:../../..\CubeG4\include/cmsis_gcc.h **** {
 452:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:../../..\CubeG4\include/cmsis_gcc.h **** }
 454:../../..\CubeG4\include/cmsis_gcc.h **** 
 455:../../..\CubeG4\include/cmsis_gcc.h **** 
 456:../../..\CubeG4\include/cmsis_gcc.h **** /**
 457:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Base Priority register value
 460:../../..\CubeG4\include/cmsis_gcc.h ****  */
 461:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:../../..\CubeG4\include/cmsis_gcc.h **** {
 463:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 464:../../..\CubeG4\include/cmsis_gcc.h **** 
 465:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 467:../../..\CubeG4\include/cmsis_gcc.h **** }
 468:../../..\CubeG4\include/cmsis_gcc.h **** 
 469:../../..\CubeG4\include/cmsis_gcc.h **** 
 470:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:../../..\CubeG4\include/cmsis_gcc.h **** /**
 472:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Base Priority register value
 475:../../..\CubeG4\include/cmsis_gcc.h ****  */
 476:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:../../..\CubeG4\include/cmsis_gcc.h **** {
 478:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 479:../../..\CubeG4\include/cmsis_gcc.h **** 
 480:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 482:../../..\CubeG4\include/cmsis_gcc.h **** }
 483:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 484:../../..\CubeG4\include/cmsis_gcc.h **** 
 485:../../..\CubeG4\include/cmsis_gcc.h **** 
 486:../../..\CubeG4\include/cmsis_gcc.h **** /**
 487:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:../../..\CubeG4\include/cmsis_gcc.h ****  */
 491:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:../../..\CubeG4\include/cmsis_gcc.h **** {
 493:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:../../..\CubeG4\include/cmsis_gcc.h **** }
 495:../../..\CubeG4\include/cmsis_gcc.h **** 
 496:../../..\CubeG4\include/cmsis_gcc.h **** 
 497:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:../../..\CubeG4\include/cmsis_gcc.h **** /**
 499:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:../../..\CubeG4\include/cmsis_gcc.h ****  */
 503:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:../../..\CubeG4\include/cmsis_gcc.h **** {
 505:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:../../..\CubeG4\include/cmsis_gcc.h **** }
 507:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 508:../../..\CubeG4\include/cmsis_gcc.h **** 
 509:../../..\CubeG4\include/cmsis_gcc.h **** 
 510:../../..\CubeG4\include/cmsis_gcc.h **** /**
 511:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:../../..\CubeG4\include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:../../..\CubeG4\include/cmsis_gcc.h ****  */
 516:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:../../..\CubeG4\include/cmsis_gcc.h **** {
 518:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:../../..\CubeG4\include/cmsis_gcc.h **** }
 520:../../..\CubeG4\include/cmsis_gcc.h **** 
 521:../../..\CubeG4\include/cmsis_gcc.h **** 
 522:../../..\CubeG4\include/cmsis_gcc.h **** /**
 523:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:../../..\CubeG4\include/cmsis_gcc.h ****  */
 527:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:../../..\CubeG4\include/cmsis_gcc.h **** {
 529:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 530:../../..\CubeG4\include/cmsis_gcc.h **** 
 531:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 533:../../..\CubeG4\include/cmsis_gcc.h **** }
 534:../../..\CubeG4\include/cmsis_gcc.h **** 
 535:../../..\CubeG4\include/cmsis_gcc.h **** 
 536:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:../../..\CubeG4\include/cmsis_gcc.h **** /**
 538:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:../../..\CubeG4\include/cmsis_gcc.h ****  */
 542:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:../../..\CubeG4\include/cmsis_gcc.h **** {
 544:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 545:../../..\CubeG4\include/cmsis_gcc.h **** 
 546:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 548:../../..\CubeG4\include/cmsis_gcc.h **** }
 549:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 550:../../..\CubeG4\include/cmsis_gcc.h **** 
 551:../../..\CubeG4\include/cmsis_gcc.h **** 
 552:../../..\CubeG4\include/cmsis_gcc.h **** /**
 553:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:../../..\CubeG4\include/cmsis_gcc.h ****  */
 557:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:../../..\CubeG4\include/cmsis_gcc.h **** {
 559:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:../../..\CubeG4\include/cmsis_gcc.h **** }
 561:../../..\CubeG4\include/cmsis_gcc.h **** 
 562:../../..\CubeG4\include/cmsis_gcc.h **** 
 563:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:../../..\CubeG4\include/cmsis_gcc.h **** /**
 565:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:../../..\CubeG4\include/cmsis_gcc.h ****  */
 569:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:../../..\CubeG4\include/cmsis_gcc.h **** {
 571:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:../../..\CubeG4\include/cmsis_gcc.h **** }
 573:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 574:../../..\CubeG4\include/cmsis_gcc.h **** 
 575:../../..\CubeG4\include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:../../..\CubeG4\include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:../../..\CubeG4\include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:../../..\CubeG4\include/cmsis_gcc.h **** 
 579:../../..\CubeG4\include/cmsis_gcc.h **** 
 580:../../..\CubeG4\include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:../../..\CubeG4\include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:../../..\CubeG4\include/cmsis_gcc.h **** 
 583:../../..\CubeG4\include/cmsis_gcc.h **** /**
 584:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:../../..\CubeG4\include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:../../..\CubeG4\include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:../../..\CubeG4\include/cmsis_gcc.h ****   mode.
 588:../../..\CubeG4\include/cmsis_gcc.h ****   
 589:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:../../..\CubeG4\include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:../../..\CubeG4\include/cmsis_gcc.h ****  */
 592:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:../../..\CubeG4\include/cmsis_gcc.h **** {
 594:../../..\CubeG4\include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:../../..\CubeG4\include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:../../..\CubeG4\include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:../../..\CubeG4\include/cmsis_gcc.h ****   return 0U;
 598:../../..\CubeG4\include/cmsis_gcc.h **** #else
 599:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 600:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:../../..\CubeG4\include/cmsis_gcc.h ****   return result;
 602:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 603:../../..\CubeG4\include/cmsis_gcc.h **** }
 604:../../..\CubeG4\include/cmsis_gcc.h **** 
 605:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:../../..\CubeG4\include/cmsis_gcc.h **** /**
 607:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:../../..\CubeG4\include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:../../..\CubeG4\include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:../../..\CubeG4\include/cmsis_gcc.h **** 
 611:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:../../..\CubeG4\include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:../../..\CubeG4\include/cmsis_gcc.h ****  */
 614:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:../../..\CubeG4\include/cmsis_gcc.h **** {
 616:../../..\CubeG4\include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:../../..\CubeG4\include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:../../..\CubeG4\include/cmsis_gcc.h ****   return 0U;
 619:../../..\CubeG4\include/cmsis_gcc.h **** #else
 620:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 621:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:../../..\CubeG4\include/cmsis_gcc.h ****   return result;
 623:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 624:../../..\CubeG4\include/cmsis_gcc.h **** }
 625:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 626:../../..\CubeG4\include/cmsis_gcc.h **** 
 627:../../..\CubeG4\include/cmsis_gcc.h **** 
 628:../../..\CubeG4\include/cmsis_gcc.h **** /**
 629:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:../../..\CubeG4\include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:../../..\CubeG4\include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:../../..\CubeG4\include/cmsis_gcc.h ****   mode.
 633:../../..\CubeG4\include/cmsis_gcc.h ****   
 634:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:../../..\CubeG4\include/cmsis_gcc.h ****  */
 637:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:../../..\CubeG4\include/cmsis_gcc.h **** {
 639:../../..\CubeG4\include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:../../..\CubeG4\include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:../../..\CubeG4\include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:../../..\CubeG4\include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:../../..\CubeG4\include/cmsis_gcc.h **** #else
 644:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 646:../../..\CubeG4\include/cmsis_gcc.h **** }
 647:../../..\CubeG4\include/cmsis_gcc.h **** 
 648:../../..\CubeG4\include/cmsis_gcc.h **** 
 649:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:../../..\CubeG4\include/cmsis_gcc.h **** /**
 651:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:../../..\CubeG4\include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:../../..\CubeG4\include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:../../..\CubeG4\include/cmsis_gcc.h **** 
 655:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:../../..\CubeG4\include/cmsis_gcc.h ****  */
 658:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:../../..\CubeG4\include/cmsis_gcc.h **** {
 660:../../..\CubeG4\include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:../../..\CubeG4\include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:../../..\CubeG4\include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:../../..\CubeG4\include/cmsis_gcc.h **** #else
 664:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 666:../../..\CubeG4\include/cmsis_gcc.h **** }
 667:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 668:../../..\CubeG4\include/cmsis_gcc.h **** 
 669:../../..\CubeG4\include/cmsis_gcc.h **** 
 670:../../..\CubeG4\include/cmsis_gcc.h **** /**
 671:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:../../..\CubeG4\include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:../../..\CubeG4\include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:../../..\CubeG4\include/cmsis_gcc.h ****   mode.
 675:../../..\CubeG4\include/cmsis_gcc.h **** 
 676:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:../../..\CubeG4\include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:../../..\CubeG4\include/cmsis_gcc.h ****  */
 679:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:../../..\CubeG4\include/cmsis_gcc.h **** {
 681:../../..\CubeG4\include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:../../..\CubeG4\include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:../../..\CubeG4\include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:../../..\CubeG4\include/cmsis_gcc.h ****   return 0U;
 685:../../..\CubeG4\include/cmsis_gcc.h **** #else
 686:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 687:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:../../..\CubeG4\include/cmsis_gcc.h ****   return result;
 689:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 690:../../..\CubeG4\include/cmsis_gcc.h **** }
 691:../../..\CubeG4\include/cmsis_gcc.h **** 
 692:../../..\CubeG4\include/cmsis_gcc.h **** 
 693:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:../../..\CubeG4\include/cmsis_gcc.h **** /**
 695:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:../../..\CubeG4\include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:../../..\CubeG4\include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:../../..\CubeG4\include/cmsis_gcc.h **** 
 699:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:../../..\CubeG4\include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:../../..\CubeG4\include/cmsis_gcc.h ****  */
 702:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:../../..\CubeG4\include/cmsis_gcc.h **** {
 704:../../..\CubeG4\include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:../../..\CubeG4\include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:../../..\CubeG4\include/cmsis_gcc.h ****   return 0U;
 707:../../..\CubeG4\include/cmsis_gcc.h **** #else
 708:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 709:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:../../..\CubeG4\include/cmsis_gcc.h ****   return result;
 711:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 712:../../..\CubeG4\include/cmsis_gcc.h **** }
 713:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 714:../../..\CubeG4\include/cmsis_gcc.h **** 
 715:../../..\CubeG4\include/cmsis_gcc.h **** 
 716:../../..\CubeG4\include/cmsis_gcc.h **** /**
 717:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:../../..\CubeG4\include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:../../..\CubeG4\include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:../../..\CubeG4\include/cmsis_gcc.h ****   mode.
 721:../../..\CubeG4\include/cmsis_gcc.h **** 
 722:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:../../..\CubeG4\include/cmsis_gcc.h ****  */
 725:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:../../..\CubeG4\include/cmsis_gcc.h **** {
 727:../../..\CubeG4\include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:../../..\CubeG4\include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:../../..\CubeG4\include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:../../..\CubeG4\include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:../../..\CubeG4\include/cmsis_gcc.h **** #else
 732:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 734:../../..\CubeG4\include/cmsis_gcc.h **** }
 735:../../..\CubeG4\include/cmsis_gcc.h **** 
 736:../../..\CubeG4\include/cmsis_gcc.h **** 
 737:../../..\CubeG4\include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:../../..\CubeG4\include/cmsis_gcc.h **** /**
 739:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:../../..\CubeG4\include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:../../..\CubeG4\include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:../../..\CubeG4\include/cmsis_gcc.h **** 
 743:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:../../..\CubeG4\include/cmsis_gcc.h ****  */
 746:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:../../..\CubeG4\include/cmsis_gcc.h **** {
 748:../../..\CubeG4\include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:../../..\CubeG4\include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:../../..\CubeG4\include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:../../..\CubeG4\include/cmsis_gcc.h **** #else
 752:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 754:../../..\CubeG4\include/cmsis_gcc.h **** }
 755:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 756:../../..\CubeG4\include/cmsis_gcc.h **** 
 757:../../..\CubeG4\include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:../../..\CubeG4\include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:../../..\CubeG4\include/cmsis_gcc.h **** 
 760:../../..\CubeG4\include/cmsis_gcc.h **** 
 761:../../..\CubeG4\include/cmsis_gcc.h **** /**
 762:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:../../..\CubeG4\include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:../../..\CubeG4\include/cmsis_gcc.h ****  */
 766:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:../../..\CubeG4\include/cmsis_gcc.h **** {
 768:../../..\CubeG4\include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:../../..\CubeG4\include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:../../..\CubeG4\include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:../../..\CubeG4\include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:../../..\CubeG4\include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:../../..\CubeG4\include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:../../..\CubeG4\include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:../../..\CubeG4\include/cmsis_gcc.h **** #else
 776:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 777:../../..\CubeG4\include/cmsis_gcc.h **** 
 778:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:../../..\CubeG4\include/cmsis_gcc.h ****   return(result);
 780:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 781:../../..\CubeG4\include/cmsis_gcc.h **** #else
 782:../../..\CubeG4\include/cmsis_gcc.h ****   return(0U);
 783:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 784:../../..\CubeG4\include/cmsis_gcc.h **** }
 785:../../..\CubeG4\include/cmsis_gcc.h **** 
 786:../../..\CubeG4\include/cmsis_gcc.h **** 
 787:../../..\CubeG4\include/cmsis_gcc.h **** /**
 788:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:../../..\CubeG4\include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:../../..\CubeG4\include/cmsis_gcc.h ****  */
 792:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:../../..\CubeG4\include/cmsis_gcc.h **** {
 794:../../..\CubeG4\include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:../../..\CubeG4\include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:../../..\CubeG4\include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:../../..\CubeG4\include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:../../..\CubeG4\include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:../../..\CubeG4\include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:../../..\CubeG4\include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:../../..\CubeG4\include/cmsis_gcc.h **** #else
 802:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 804:../../..\CubeG4\include/cmsis_gcc.h **** #else
 805:../../..\CubeG4\include/cmsis_gcc.h ****   (void)fpscr;
 806:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 807:../../..\CubeG4\include/cmsis_gcc.h **** }
 808:../../..\CubeG4\include/cmsis_gcc.h **** 
 809:../../..\CubeG4\include/cmsis_gcc.h **** 
 810:../../..\CubeG4\include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:../../..\CubeG4\include/cmsis_gcc.h **** 
 812:../../..\CubeG4\include/cmsis_gcc.h **** 
 813:../../..\CubeG4\include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:../../..\CubeG4\include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:../../..\CubeG4\include/cmsis_gcc.h ****   Access to dedicated instructions
 816:../../..\CubeG4\include/cmsis_gcc.h ****   @{
 817:../../..\CubeG4\include/cmsis_gcc.h **** */
 818:../../..\CubeG4\include/cmsis_gcc.h **** 
 819:../../..\CubeG4\include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:../../..\CubeG4\include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:../../..\CubeG4\include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:../../..\CubeG4\include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:../../..\CubeG4\include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:../../..\CubeG4\include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:../../..\CubeG4\include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:../../..\CubeG4\include/cmsis_gcc.h **** #else
 827:../../..\CubeG4\include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:../../..\CubeG4\include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:../../..\CubeG4\include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 831:../../..\CubeG4\include/cmsis_gcc.h **** 
 832:../../..\CubeG4\include/cmsis_gcc.h **** /**
 833:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   No Operation
 834:../../..\CubeG4\include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:../../..\CubeG4\include/cmsis_gcc.h ****  */
 836:../../..\CubeG4\include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:../../..\CubeG4\include/cmsis_gcc.h **** 
 838:../../..\CubeG4\include/cmsis_gcc.h **** /**
 839:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:../../..\CubeG4\include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:../../..\CubeG4\include/cmsis_gcc.h ****  */
 842:../../..\CubeG4\include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:../../..\CubeG4\include/cmsis_gcc.h **** 
 844:../../..\CubeG4\include/cmsis_gcc.h **** 
 845:../../..\CubeG4\include/cmsis_gcc.h **** /**
 846:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Wait For Event
 847:../../..\CubeG4\include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:../../..\CubeG4\include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:../../..\CubeG4\include/cmsis_gcc.h ****  */
 850:../../..\CubeG4\include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:../../..\CubeG4\include/cmsis_gcc.h **** 
 852:../../..\CubeG4\include/cmsis_gcc.h **** 
 853:../../..\CubeG4\include/cmsis_gcc.h **** /**
 854:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Send Event
 855:../../..\CubeG4\include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:../../..\CubeG4\include/cmsis_gcc.h ****  */
 857:../../..\CubeG4\include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:../../..\CubeG4\include/cmsis_gcc.h **** 
 859:../../..\CubeG4\include/cmsis_gcc.h **** 
 860:../../..\CubeG4\include/cmsis_gcc.h **** /**
 861:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:../../..\CubeG4\include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:../../..\CubeG4\include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:../../..\CubeG4\include/cmsis_gcc.h ****            after the instruction has been completed.
 865:../../..\CubeG4\include/cmsis_gcc.h ****  */
 866:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:../../..\CubeG4\include/cmsis_gcc.h **** {
 868:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:../../..\CubeG4\include/cmsis_gcc.h **** }
 870:../../..\CubeG4\include/cmsis_gcc.h **** 
 871:../../..\CubeG4\include/cmsis_gcc.h **** 
 872:../../..\CubeG4\include/cmsis_gcc.h **** /**
 873:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:../../..\CubeG4\include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:../../..\CubeG4\include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:../../..\CubeG4\include/cmsis_gcc.h ****  */
 877:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:../../..\CubeG4\include/cmsis_gcc.h **** {
 879:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:../../..\CubeG4\include/cmsis_gcc.h **** }
 881:../../..\CubeG4\include/cmsis_gcc.h **** 
 882:../../..\CubeG4\include/cmsis_gcc.h **** 
 883:../../..\CubeG4\include/cmsis_gcc.h **** /**
 884:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:../../..\CubeG4\include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:../../..\CubeG4\include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:../../..\CubeG4\include/cmsis_gcc.h ****  */
 888:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:../../..\CubeG4\include/cmsis_gcc.h **** {
 890:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:../../..\CubeG4\include/cmsis_gcc.h **** }
 892:../../..\CubeG4\include/cmsis_gcc.h **** 
 893:../../..\CubeG4\include/cmsis_gcc.h **** 
 894:../../..\CubeG4\include/cmsis_gcc.h **** /**
 895:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:../../..\CubeG4\include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Reversed value
 899:../../..\CubeG4\include/cmsis_gcc.h ****  */
 900:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:../../..\CubeG4\include/cmsis_gcc.h **** {
 902:../../..\CubeG4\include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:../../..\CubeG4\include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:../../..\CubeG4\include/cmsis_gcc.h **** #else
 905:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 906:../../..\CubeG4\include/cmsis_gcc.h **** 
 907:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:../../..\CubeG4\include/cmsis_gcc.h ****   return result;
 909:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 910:../../..\CubeG4\include/cmsis_gcc.h **** }
 911:../../..\CubeG4\include/cmsis_gcc.h **** 
 912:../../..\CubeG4\include/cmsis_gcc.h **** 
 913:../../..\CubeG4\include/cmsis_gcc.h **** /**
 914:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:../../..\CubeG4\include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Reversed value
 918:../../..\CubeG4\include/cmsis_gcc.h ****  */
 919:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:../../..\CubeG4\include/cmsis_gcc.h **** {
 921:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 922:../../..\CubeG4\include/cmsis_gcc.h **** 
 923:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:../../..\CubeG4\include/cmsis_gcc.h ****   return result;
 925:../../..\CubeG4\include/cmsis_gcc.h **** }
 926:../../..\CubeG4\include/cmsis_gcc.h **** 
 927:../../..\CubeG4\include/cmsis_gcc.h **** 
 928:../../..\CubeG4\include/cmsis_gcc.h **** /**
 929:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:../../..\CubeG4\include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Reversed value
 933:../../..\CubeG4\include/cmsis_gcc.h ****  */
 934:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:../../..\CubeG4\include/cmsis_gcc.h **** {
 936:../../..\CubeG4\include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:../../..\CubeG4\include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:../../..\CubeG4\include/cmsis_gcc.h **** #else
 939:../../..\CubeG4\include/cmsis_gcc.h ****   int16_t result;
 940:../../..\CubeG4\include/cmsis_gcc.h **** 
 941:../../..\CubeG4\include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:../../..\CubeG4\include/cmsis_gcc.h ****   return result;
 943:../../..\CubeG4\include/cmsis_gcc.h **** #endif
 944:../../..\CubeG4\include/cmsis_gcc.h **** }
 945:../../..\CubeG4\include/cmsis_gcc.h **** 
 946:../../..\CubeG4\include/cmsis_gcc.h **** 
 947:../../..\CubeG4\include/cmsis_gcc.h **** /**
 948:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:../../..\CubeG4\include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Rotated value
 953:../../..\CubeG4\include/cmsis_gcc.h ****  */
 954:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:../../..\CubeG4\include/cmsis_gcc.h **** {
 956:../../..\CubeG4\include/cmsis_gcc.h ****   op2 %= 32U;
 957:../../..\CubeG4\include/cmsis_gcc.h ****   if (op2 == 0U)
 958:../../..\CubeG4\include/cmsis_gcc.h ****   {
 959:../../..\CubeG4\include/cmsis_gcc.h ****     return op1;
 960:../../..\CubeG4\include/cmsis_gcc.h ****   }
 961:../../..\CubeG4\include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:../../..\CubeG4\include/cmsis_gcc.h **** }
 963:../../..\CubeG4\include/cmsis_gcc.h **** 
 964:../../..\CubeG4\include/cmsis_gcc.h **** 
 965:../../..\CubeG4\include/cmsis_gcc.h **** /**
 966:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Breakpoint
 967:../../..\CubeG4\include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:../../..\CubeG4\include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:../../..\CubeG4\include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:../../..\CubeG4\include/cmsis_gcc.h ****  */
 972:../../..\CubeG4\include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:../../..\CubeG4\include/cmsis_gcc.h **** 
 974:../../..\CubeG4\include/cmsis_gcc.h **** 
 975:../../..\CubeG4\include/cmsis_gcc.h **** /**
 976:../../..\CubeG4\include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:../../..\CubeG4\include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:../../..\CubeG4\include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:../../..\CubeG4\include/cmsis_gcc.h ****   \return               Reversed value
 980:../../..\CubeG4\include/cmsis_gcc.h ****  */
 981:../../..\CubeG4\include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 787              		.loc 9 981 31 view .LVU214
 788              	.LBB280:
 982:../../..\CubeG4\include/cmsis_gcc.h **** {
 983:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t result;
 789              		.loc 9 983 3 view .LVU215
 984:../../..\CubeG4\include/cmsis_gcc.h **** 
 985:../../..\CubeG4\include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:../../..\CubeG4\include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:../../..\CubeG4\include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:../../..\CubeG4\include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 790              		.loc 9 988 4 view .LVU216
 791 0068 F023     		movs	r3, #240
 792              		.syntax unified
 793              	@ 988 "../../..\CubeG4\include/cmsis_gcc.h" 1
 794 006a 93FAA3F3 		rbit r3, r3
 795              	@ 0 "" 2
 796              	.LVL42:
 989:../../..\CubeG4\include/cmsis_gcc.h **** #else
 990:../../..\CubeG4\include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:../../..\CubeG4\include/cmsis_gcc.h **** 
 992:../../..\CubeG4\include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:../../..\CubeG4\include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:../../..\CubeG4\include/cmsis_gcc.h ****   {
 995:../../..\CubeG4\include/cmsis_gcc.h ****     result <<= 1U;
 996:../../..\CubeG4\include/cmsis_gcc.h ****     result |= value & 1U;
 997:../../..\CubeG4\include/cmsis_gcc.h ****     s--;
 998:../../..\CubeG4\include/cmsis_gcc.h ****   }
 999:../../..\CubeG4\include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:../../..\CubeG4\include/cmsis_gcc.h **** #endif
1001:../../..\CubeG4\include/cmsis_gcc.h ****   return result;
 797              		.loc 9 1001 3 view .LVU217
 798              		.loc 9 1001 3 is_stmt 0 view .LVU218
 799              		.thumb
 800              		.syntax unified
 801              	.LBE280:
 802              	.LBE279:
 715:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 803              		.loc 3 715 3 view .LVU219
 804 006e B3FA83F3 		clz	r3, r3
 805 0072 4FF00208 		mov	r8, #2
 806 0076 03F01F03 		and	r3, r3, #31
 807 007a 22F0F002 		bic	r2, r2, #240
 808 007e 08FA03F3 		lsl	r3, r8, r3
 809 0082 1343     		orrs	r3, r3, r2
 810 0084 4B61     		str	r3, [r1, #20]
 811              	.LVL43:
 715:../../..\CubeG4\include/stm32g4xx_ll_system.h **** }
 812              		.loc 3 715 3 view .LVU220
 813              	.LBE281:
 814              	.LBE283:
 409:..\ADC/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 815              		.loc 2 409 3 is_stmt 1 view .LVU221
 410:..\ADC/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 816              		.loc 2 410 31 is_stmt 0 view .LVU222
 817 0086 4FF0010A 		mov	r10, #1
 409:..\ADC/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 818              		.loc 2 409 29 view .LVU223
 819 008a 4FF40059 		mov	r9, #8192
 413:..\ADC/main.c **** 
 820              		.loc 2 413 3 view .LVU224
 821 008e 0AA8     		add	r0, sp, #40
 409:..\ADC/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 822              		.loc 2 409 29 view .LVU225
 823 0090 CDF82890 		str	r9, [sp, #40]
 410:..\ADC/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 824              		.loc 2 410 3 is_stmt 1 view .LVU226
 411:..\ADC/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 825              		.loc 2 411 3 view .LVU227
 412:..\ADC/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 826              		.loc 2 412 3 view .LVU228
 410:..\ADC/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 827              		.loc 2 410 31 is_stmt 0 view .LVU229
 828 0094 ADF830A0 		strh	r10, [sp, #48]	@ movhi
 412:..\ADC/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 829              		.loc 2 412 27 view .LVU230
 830 0098 8DF832A0 		strb	r10, [sp, #50]
 413:..\ADC/main.c **** 
 831              		.loc 2 413 3 is_stmt 1 view .LVU231
 832 009c FFF7FEFF 		bl	LL_EXTI_Init
 833              	.LVL44:
 416:..\ADC/main.c **** 
 834              		.loc 2 416 3 view .LVU232
 835              	.LBB284:
 836              	.LBI284:
 497:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 837              		.loc 8 497 22 view .LVU233
 838              	.LBB285:
 499:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 839              		.loc 8 499 3 view .LVU234
 840 00a0 6C4A     		ldr	r2, .L33+16
 841 00a2 D068     		ldr	r0, [r2, #12]
 842              	.LVL45:
 843              	.LBB286:
 844              	.LBI286:
 981:../../..\CubeG4\include/cmsis_gcc.h **** {
 845              		.loc 9 981 31 view .LVU235
 846              	.LBB287:
 983:../../..\CubeG4\include/cmsis_gcc.h **** 
 847              		.loc 9 983 3 view .LVU236
 988:../../..\CubeG4\include/cmsis_gcc.h **** #else
 848              		.loc 9 988 4 view .LVU237
 849              		.syntax unified
 850              	@ 988 "../../..\CubeG4\include/cmsis_gcc.h" 1
 851 00a4 99FAA9F3 		rbit r3, r9
 852              	@ 0 "" 2
 853              	.LVL46:
 854              		.loc 9 1001 3 view .LVU238
 855              		.loc 9 1001 3 is_stmt 0 view .LVU239
 856              		.thumb
 857              		.syntax unified
 858              	.LBE287:
 859              	.LBE286:
 499:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 860              		.loc 8 499 3 view .LVU240
 861 00a8 B3FA83F3 		clz	r3, r3
 862              	.LVL47:
 863              	.LBB288:
 864              	.LBI288:
 981:../../..\CubeG4\include/cmsis_gcc.h **** {
 865              		.loc 9 981 31 is_stmt 1 view .LVU241
 866              	.LBB289:
 983:../../..\CubeG4\include/cmsis_gcc.h **** 
 867              		.loc 9 983 3 view .LVU242
 988:../../..\CubeG4\include/cmsis_gcc.h **** #else
 868              		.loc 9 988 4 view .LVU243
 869              		.syntax unified
 870              	@ 988 "../../..\CubeG4\include/cmsis_gcc.h" 1
 871 00ac 99FAA9FC 		rbit ip, r9
 872              	@ 0 "" 2
 873              	.LVL48:
 874              		.loc 9 1001 3 view .LVU244
 875              		.loc 9 1001 3 is_stmt 0 view .LVU245
 876              		.thumb
 877              		.syntax unified
 878              	.LBE289:
 879              	.LBE288:
 499:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 880              		.loc 8 499 3 view .LVU246
 881 00b0 0321     		movs	r1, #3
 882 00b2 03FA0AF3 		lsl	r3, r3, r10
 883 00b6 BCFA8CFC 		clz	ip, ip
 884 00ba 01FA03F3 		lsl	r3, r1, r3
 885 00be 0CFA0AFC 		lsl	ip, ip, r10
 886 00c2 20EA0303 		bic	r3, r0, r3
 887 00c6 08FA0CF8 		lsl	r8, r8, ip
 888 00ca 43EA0803 		orr	r3, r3, r8
 889 00ce D360     		str	r3, [r2, #12]
 890              	.LVL49:
 499:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 891              		.loc 8 499 3 view .LVU247
 892              	.LBE285:
 893              	.LBE284:
 419:..\ADC/main.c **** 
 894              		.loc 2 419 3 is_stmt 1 view .LVU248
 895              	.LBB290:
 896              	.LBI290:
 286:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 897              		.loc 8 286 22 view .LVU249
 898              	.LBB291:
 288:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 899              		.loc 8 288 3 view .LVU250
 900 00d0 1068     		ldr	r0, [r2]
 901              	.LVL50:
 902              	.LBB292:
 903              	.LBI292:
 981:../../..\CubeG4\include/cmsis_gcc.h **** {
 904              		.loc 9 981 31 view .LVU251
 905              	.LBB293:
 983:../../..\CubeG4\include/cmsis_gcc.h **** 
 906              		.loc 9 983 3 view .LVU252
 988:../../..\CubeG4\include/cmsis_gcc.h **** #else
 907              		.loc 9 988 4 view .LVU253
 908              		.syntax unified
 909              	@ 988 "../../..\CubeG4\include/cmsis_gcc.h" 1
 910 00d2 99FAA9F3 		rbit r3, r9
 911              	@ 0 "" 2
 912              	.LVL51:
 913              		.loc 9 1001 3 view .LVU254
 914              		.loc 9 1001 3 is_stmt 0 view .LVU255
 915              		.thumb
 916              		.syntax unified
 917              	.LBE293:
 918              	.LBE292:
 288:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 919              		.loc 8 288 3 view .LVU256
 920 00d6 B3FA83F3 		clz	r3, r3
 921 00da 03FA0AF3 		lsl	r3, r3, r10
 922 00de 01FA03F3 		lsl	r3, r1, r3
 923 00e2 20EA0303 		bic	r3, r0, r3
 924              	.LVL52:
 925              	.LBB294:
 926              	.LBI294:
 981:../../..\CubeG4\include/cmsis_gcc.h **** {
 927              		.loc 9 981 31 is_stmt 1 view .LVU257
 928              	.LBB295:
 983:../../..\CubeG4\include/cmsis_gcc.h **** 
 929              		.loc 9 983 3 view .LVU258
 988:../../..\CubeG4\include/cmsis_gcc.h **** #else
 930              		.loc 9 988 4 view .LVU259
 931              		.syntax unified
 932              	@ 988 "../../..\CubeG4\include/cmsis_gcc.h" 1
 933 00e6 99FAA9F9 		rbit r9, r9
 934              	@ 0 "" 2
 935              	.LVL53:
 936              		.loc 9 1001 3 view .LVU260
 937              		.loc 9 1001 3 is_stmt 0 view .LVU261
 938              		.thumb
 939              		.syntax unified
 940              	.LBE295:
 941              	.LBE294:
 288:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 942              		.loc 8 288 3 view .LVU262
 943 00ea 1360     		str	r3, [r2]
 944              	.LVL54:
 288:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 945              		.loc 8 288 3 view .LVU263
 946              	.LBE291:
 947              	.LBE290:
 422:..\ADC/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 948              		.loc 2 422 3 is_stmt 1 view .LVU264
 427:..\ADC/main.c **** 
 949              		.loc 2 427 3 is_stmt 0 view .LVU265
 950 00ec 10A9     		add	r1, sp, #64
 951 00ee 3046     		mov	r0, r6
 425:..\ADC/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 952              		.loc 2 425 30 view .LVU266
 953 00f0 CDE91244 		strd	r4, r4, [sp, #72]
 426:..\ADC/main.c ****   LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 954              		.loc 2 426 24 view .LVU267
 955 00f4 1494     		str	r4, [sp, #80]
 423:..\ADC/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 956              		.loc 2 423 24 view .LVU268
 957 00f6 CDE9107A 		strd	r7, r10, [sp, #64]
 424:..\ADC/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 958              		.loc 2 424 3 is_stmt 1 view .LVU269
 426:..\ADC/main.c ****   LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 959              		.loc 2 426 3 view .LVU270
 427:..\ADC/main.c **** 
 960              		.loc 2 427 3 view .LVU271
 961 00fa FFF7FEFF 		bl	LL_GPIO_Init
 962              	.LVL55:
 430:..\ADC/main.c ****   NVIC_EnableIRQ(EXTI15_10_IRQn);
 963              		.loc 2 430 3 view .LVU272
 964              	.LBB296:
 965              	.LBI296:
1668:../../..\CubeG4\include/core_cm4.h **** }
1669:../../..\CubeG4\include/core_cm4.h **** 
1670:../../..\CubeG4\include/core_cm4.h **** 
1671:../../..\CubeG4\include/core_cm4.h **** /**
1672:../../..\CubeG4\include/core_cm4.h ****   \brief   Get Priority Grouping
1673:../../..\CubeG4\include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:../../..\CubeG4\include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:../../..\CubeG4\include/core_cm4.h ****  */
1676:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 966              		.loc 7 1676 26 view .LVU273
 967              	.LBB297:
1677:../../..\CubeG4\include/core_cm4.h **** {
1678:../../..\CubeG4\include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 968              		.loc 7 1678 3 view .LVU274
 969              		.loc 7 1678 26 is_stmt 0 view .LVU275
 970 00fe EB68     		ldr	r3, [r5, #12]
 971              		.loc 7 1678 11 view .LVU276
 972 0100 C3F30223 		ubfx	r3, r3, #8, #3
 973              	.LVL56:
 974              		.loc 7 1678 11 view .LVU277
 975              	.LBE297:
 976              	.LBE296:
 977              	.LBB298:
 978              	.LBI298:
1679:../../..\CubeG4\include/core_cm4.h **** }
1680:../../..\CubeG4\include/core_cm4.h **** 
1681:../../..\CubeG4\include/core_cm4.h **** 
1682:../../..\CubeG4\include/core_cm4.h **** /**
1683:../../..\CubeG4\include/core_cm4.h ****   \brief   Enable Interrupt
1684:../../..\CubeG4\include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:../../..\CubeG4\include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:../../..\CubeG4\include/core_cm4.h ****   \note    IRQn must not be negative.
1687:../../..\CubeG4\include/core_cm4.h ****  */
1688:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:../../..\CubeG4\include/core_cm4.h **** {
1690:../../..\CubeG4\include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:../../..\CubeG4\include/core_cm4.h ****   {
1692:../../..\CubeG4\include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:../../..\CubeG4\include/core_cm4.h ****   }
1694:../../..\CubeG4\include/core_cm4.h **** }
1695:../../..\CubeG4\include/core_cm4.h **** 
1696:../../..\CubeG4\include/core_cm4.h **** 
1697:../../..\CubeG4\include/core_cm4.h **** /**
1698:../../..\CubeG4\include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:../../..\CubeG4\include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:../../..\CubeG4\include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:../../..\CubeG4\include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:../../..\CubeG4\include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:../../..\CubeG4\include/core_cm4.h ****   \note    IRQn must not be negative.
1704:../../..\CubeG4\include/core_cm4.h ****  */
1705:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:../../..\CubeG4\include/core_cm4.h **** {
1707:../../..\CubeG4\include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:../../..\CubeG4\include/core_cm4.h ****   {
1709:../../..\CubeG4\include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:../../..\CubeG4\include/core_cm4.h ****   }
1711:../../..\CubeG4\include/core_cm4.h ****   else
1712:../../..\CubeG4\include/core_cm4.h ****   {
1713:../../..\CubeG4\include/core_cm4.h ****     return(0U);
1714:../../..\CubeG4\include/core_cm4.h ****   }
1715:../../..\CubeG4\include/core_cm4.h **** }
1716:../../..\CubeG4\include/core_cm4.h **** 
1717:../../..\CubeG4\include/core_cm4.h **** 
1718:../../..\CubeG4\include/core_cm4.h **** /**
1719:../../..\CubeG4\include/core_cm4.h ****   \brief   Disable Interrupt
1720:../../..\CubeG4\include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:../../..\CubeG4\include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:../../..\CubeG4\include/core_cm4.h ****   \note    IRQn must not be negative.
1723:../../..\CubeG4\include/core_cm4.h ****  */
1724:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:../../..\CubeG4\include/core_cm4.h **** {
1726:../../..\CubeG4\include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:../../..\CubeG4\include/core_cm4.h ****   {
1728:../../..\CubeG4\include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:../../..\CubeG4\include/core_cm4.h ****     __DSB();
1730:../../..\CubeG4\include/core_cm4.h ****     __ISB();
1731:../../..\CubeG4\include/core_cm4.h ****   }
1732:../../..\CubeG4\include/core_cm4.h **** }
1733:../../..\CubeG4\include/core_cm4.h **** 
1734:../../..\CubeG4\include/core_cm4.h **** 
1735:../../..\CubeG4\include/core_cm4.h **** /**
1736:../../..\CubeG4\include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:../../..\CubeG4\include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:../../..\CubeG4\include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:../../..\CubeG4\include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:../../..\CubeG4\include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:../../..\CubeG4\include/core_cm4.h ****   \note    IRQn must not be negative.
1742:../../..\CubeG4\include/core_cm4.h ****  */
1743:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:../../..\CubeG4\include/core_cm4.h **** {
1745:../../..\CubeG4\include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:../../..\CubeG4\include/core_cm4.h ****   {
1747:../../..\CubeG4\include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:../../..\CubeG4\include/core_cm4.h ****   }
1749:../../..\CubeG4\include/core_cm4.h ****   else
1750:../../..\CubeG4\include/core_cm4.h ****   {
1751:../../..\CubeG4\include/core_cm4.h ****     return(0U);
1752:../../..\CubeG4\include/core_cm4.h ****   }
1753:../../..\CubeG4\include/core_cm4.h **** }
1754:../../..\CubeG4\include/core_cm4.h **** 
1755:../../..\CubeG4\include/core_cm4.h **** 
1756:../../..\CubeG4\include/core_cm4.h **** /**
1757:../../..\CubeG4\include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:../../..\CubeG4\include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:../../..\CubeG4\include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:../../..\CubeG4\include/core_cm4.h ****   \note    IRQn must not be negative.
1761:../../..\CubeG4\include/core_cm4.h ****  */
1762:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:../../..\CubeG4\include/core_cm4.h **** {
1764:../../..\CubeG4\include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:../../..\CubeG4\include/core_cm4.h ****   {
1766:../../..\CubeG4\include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:../../..\CubeG4\include/core_cm4.h ****   }
1768:../../..\CubeG4\include/core_cm4.h **** }
1769:../../..\CubeG4\include/core_cm4.h **** 
1770:../../..\CubeG4\include/core_cm4.h **** 
1771:../../..\CubeG4\include/core_cm4.h **** /**
1772:../../..\CubeG4\include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:../../..\CubeG4\include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:../../..\CubeG4\include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:../../..\CubeG4\include/core_cm4.h ****   \note    IRQn must not be negative.
1776:../../..\CubeG4\include/core_cm4.h ****  */
1777:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:../../..\CubeG4\include/core_cm4.h **** {
1779:../../..\CubeG4\include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:../../..\CubeG4\include/core_cm4.h ****   {
1781:../../..\CubeG4\include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:../../..\CubeG4\include/core_cm4.h ****   }
1783:../../..\CubeG4\include/core_cm4.h **** }
1784:../../..\CubeG4\include/core_cm4.h **** 
1785:../../..\CubeG4\include/core_cm4.h **** 
1786:../../..\CubeG4\include/core_cm4.h **** /**
1787:../../..\CubeG4\include/core_cm4.h ****   \brief   Get Active Interrupt
1788:../../..\CubeG4\include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:../../..\CubeG4\include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:../../..\CubeG4\include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:../../..\CubeG4\include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:../../..\CubeG4\include/core_cm4.h ****   \note    IRQn must not be negative.
1793:../../..\CubeG4\include/core_cm4.h ****  */
1794:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:../../..\CubeG4\include/core_cm4.h **** {
1796:../../..\CubeG4\include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:../../..\CubeG4\include/core_cm4.h ****   {
1798:../../..\CubeG4\include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:../../..\CubeG4\include/core_cm4.h ****   }
1800:../../..\CubeG4\include/core_cm4.h ****   else
1801:../../..\CubeG4\include/core_cm4.h ****   {
1802:../../..\CubeG4\include/core_cm4.h ****     return(0U);
1803:../../..\CubeG4\include/core_cm4.h ****   }
1804:../../..\CubeG4\include/core_cm4.h **** }
1805:../../..\CubeG4\include/core_cm4.h **** 
1806:../../..\CubeG4\include/core_cm4.h **** 
1807:../../..\CubeG4\include/core_cm4.h **** /**
1808:../../..\CubeG4\include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:../../..\CubeG4\include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:../../..\CubeG4\include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:../../..\CubeG4\include/core_cm4.h ****            or negative to specify a processor exception.
1812:../../..\CubeG4\include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:../../..\CubeG4\include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:../../..\CubeG4\include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:../../..\CubeG4\include/core_cm4.h ****  */
1816:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:../../..\CubeG4\include/core_cm4.h **** {
1818:../../..\CubeG4\include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:../../..\CubeG4\include/core_cm4.h ****   {
1820:../../..\CubeG4\include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:../../..\CubeG4\include/core_cm4.h ****   }
1822:../../..\CubeG4\include/core_cm4.h ****   else
1823:../../..\CubeG4\include/core_cm4.h ****   {
1824:../../..\CubeG4\include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:../../..\CubeG4\include/core_cm4.h ****   }
1826:../../..\CubeG4\include/core_cm4.h **** }
1827:../../..\CubeG4\include/core_cm4.h **** 
1828:../../..\CubeG4\include/core_cm4.h **** 
1829:../../..\CubeG4\include/core_cm4.h **** /**
1830:../../..\CubeG4\include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:../../..\CubeG4\include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:../../..\CubeG4\include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:../../..\CubeG4\include/core_cm4.h ****            or negative to specify a processor exception.
1834:../../..\CubeG4\include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:../../..\CubeG4\include/core_cm4.h ****   \return             Interrupt Priority.
1836:../../..\CubeG4\include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:../../..\CubeG4\include/core_cm4.h ****  */
1838:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:../../..\CubeG4\include/core_cm4.h **** {
1840:../../..\CubeG4\include/core_cm4.h **** 
1841:../../..\CubeG4\include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:../../..\CubeG4\include/core_cm4.h ****   {
1843:../../..\CubeG4\include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:../../..\CubeG4\include/core_cm4.h ****   }
1845:../../..\CubeG4\include/core_cm4.h ****   else
1846:../../..\CubeG4\include/core_cm4.h ****   {
1847:../../..\CubeG4\include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:../../..\CubeG4\include/core_cm4.h ****   }
1849:../../..\CubeG4\include/core_cm4.h **** }
1850:../../..\CubeG4\include/core_cm4.h **** 
1851:../../..\CubeG4\include/core_cm4.h **** 
1852:../../..\CubeG4\include/core_cm4.h **** /**
1853:../../..\CubeG4\include/core_cm4.h ****   \brief   Encode Priority
1854:../../..\CubeG4\include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:../../..\CubeG4\include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:../../..\CubeG4\include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:../../..\CubeG4\include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:../../..\CubeG4\include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:../../..\CubeG4\include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:../../..\CubeG4\include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:../../..\CubeG4\include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:../../..\CubeG4\include/core_cm4.h ****  */
1863:../../..\CubeG4\include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 979              		.loc 7 1863 26 is_stmt 1 view .LVU278
 980              	.LBB299:
1864:../../..\CubeG4\include/core_cm4.h **** {
1865:../../..\CubeG4\include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 981              		.loc 7 1865 3 view .LVU279
1866:../../..\CubeG4\include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 982              		.loc 7 1866 3 view .LVU280
1867:../../..\CubeG4\include/core_cm4.h ****   uint32_t SubPriorityBits;
 983              		.loc 7 1867 3 view .LVU281
1868:../../..\CubeG4\include/core_cm4.h **** 
1869:../../..\CubeG4\include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 984              		.loc 7 1869 3 view .LVU282
 985              		.loc 7 1869 31 is_stmt 0 view .LVU283
 986 0104 C3F10702 		rsb	r2, r3, #7
 987              		.loc 7 1869 23 view .LVU284
 988 0108 042A     		cmp	r2, #4
1870:../../..\CubeG4\include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 989              		.loc 7 1870 44 view .LVU285
 990 010a 03F10401 		add	r1, r3, #4
1869:../../..\CubeG4\include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 991              		.loc 7 1869 23 view .LVU286
 992 010e 28BF     		it	cs
 993 0110 0422     		movcs	r2, #4
 994              	.LVL57:
 995              		.loc 7 1870 3 is_stmt 1 view .LVU287
 996              		.loc 7 1870 109 is_stmt 0 view .LVU288
 997 0112 0629     		cmp	r1, #6
 998 0114 88BF     		it	hi
 999 0116 DC1E     		subhi	r4, r3, #3
 1000              	.LVL58:
1871:../../..\CubeG4\include/core_cm4.h **** 
1872:../../..\CubeG4\include/core_cm4.h ****   return (
 1001              		.loc 7 1872 3 is_stmt 1 view .LVU289
 1002              		.loc 7 1872 3 is_stmt 0 view .LVU290
 1003              	.LBE299:
 1004              	.LBE298:
 1005              	.LBB301:
 1006              	.LBI301:
1816:../../..\CubeG4\include/core_cm4.h **** {
 1007              		.loc 7 1816 22 is_stmt 1 view .LVU291
 1008              	.LBB302:
1818:../../..\CubeG4\include/core_cm4.h ****   {
 1009              		.loc 7 1818 3 view .LVU292
1820:../../..\CubeG4\include/core_cm4.h ****   }
 1010              		.loc 7 1820 5 view .LVU293
 1011              	.LBE302:
 1012              	.LBE301:
 1013              	.LBB305:
 1014              	.LBB300:
1873:../../..\CubeG4\include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 1015              		.loc 7 1873 30 is_stmt 0 view .LVU294
 1016 0118 4FF0FF33 		mov	r3, #-1
 1017 011c 9340     		lsls	r3, r3, r2
 1018 011e DB43     		mvns	r3, r3
 1019 0120 03F00303 		and	r3, r3, #3
 1020              		.loc 7 1873 82 view .LVU295
 1021 0124 A340     		lsls	r3, r3, r4
 1022              	.LVL59:
 1023              		.loc 7 1873 82 view .LVU296
 1024              	.LBE300:
 1025              	.LBE305:
 1026              	.LBB306:
 1027              	.LBB303:
1820:../../..\CubeG4\include/core_cm4.h ****   }
 1028              		.loc 7 1820 46 view .LVU297
 1029 0126 4C4A     		ldr	r2, .L33+20
1820:../../..\CubeG4\include/core_cm4.h ****   }
 1030              		.loc 7 1820 48 view .LVU298
 1031 0128 1B01     		lsls	r3, r3, #4
 1032              	.LVL60:
1820:../../..\CubeG4\include/core_cm4.h ****   }
 1033              		.loc 7 1820 48 view .LVU299
 1034 012a DBB2     		uxtb	r3, r3
 1035              	.LBE303:
 1036              	.LBE306:
 1037              	.LBE310:
 1038              	.LBE313:
 1039              	.LBB314:
 1040              	.LBB315:
 331:..\ADC/main.c ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 1041              		.loc 2 331 22 view .LVU300
 1042 012c 0025     		movs	r5, #0
 1043              	.LBE315:
 1044              	.LBE314:
 1045              	.LBB341:
 1046              	.LBB311:
 1047              	.LBB307:
 1048              	.LBB304:
1820:../../..\CubeG4\include/core_cm4.h ****   }
 1049              		.loc 7 1820 46 view .LVU301
 1050 012e 82F82833 		strb	r3, [r2, #808]
 1051              	.LVL61:
1820:../../..\CubeG4\include/core_cm4.h ****   }
 1052              		.loc 7 1820 46 view .LVU302
 1053              	.LBE304:
 1054              	.LBE307:
 431:..\ADC/main.c **** 
 1055              		.loc 2 431 3 is_stmt 1 view .LVU303
 1056              	.LBB308:
 1057              	.LBI308:
1688:../../..\CubeG4\include/core_cm4.h **** {
 1058              		.loc 7 1688 22 view .LVU304
 1059              	.LBB309:
1690:../../..\CubeG4\include/core_cm4.h ****   {
 1060              		.loc 7 1690 3 view .LVU305
1692:../../..\CubeG4\include/core_cm4.h ****   }
 1061              		.loc 7 1692 5 view .LVU306
1692:../../..\CubeG4\include/core_cm4.h ****   }
 1062              		.loc 7 1692 43 is_stmt 0 view .LVU307
 1063 0132 4FF48073 		mov	r3, #256
 1064 0136 5360     		str	r3, [r2, #4]
 1065              	.LVL62:
1692:../../..\CubeG4\include/core_cm4.h ****   }
 1066              		.loc 7 1692 43 view .LVU308
 1067              	.LBE309:
 1068              	.LBE308:
 1069              	.LBE311:
 1070              	.LBE341:
 181:..\ADC/main.c ****   /* USER CODE BEGIN 2 */
 1071              		.loc 2 181 3 is_stmt 1 view .LVU309
 1072              	.LBB342:
 1073              	.LBI314:
 324:..\ADC/main.c **** {
 1074              		.loc 2 324 13 view .LVU310
 1075              	.LBB340:
 331:..\ADC/main.c ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 1076              		.loc 2 331 3 view .LVU311
 332:..\ADC/main.c ****   LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 1077              		.loc 2 332 26 is_stmt 0 view .LVU312
 1078 0138 2946     		mov	r1, r5
 1079 013a 1822     		movs	r2, #24
 1080 013c 0AA8     		add	r0, sp, #40
 331:..\ADC/main.c ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 1081              		.loc 2 331 22 view .LVU313
 1082 013e CDE90355 		strd	r5, r5, [sp, #12]
 1083 0142 0595     		str	r5, [sp, #20]
 332:..\ADC/main.c ****   LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 1084              		.loc 2 332 3 is_stmt 1 view .LVU314
 332:..\ADC/main.c ****   LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 1085              		.loc 2 332 26 is_stmt 0 view .LVU315
 1086 0144 FFF7FEFF 		bl	memset
 1087              	.LVL63:
 333:..\ADC/main.c **** 
 1088              		.loc 2 333 3 is_stmt 1 view .LVU316
 333:..\ADC/main.c **** 
 1089              		.loc 2 333 28 is_stmt 0 view .LVU317
 1090 0148 2946     		mov	r1, r5
 1091 014a 1022     		movs	r2, #16
 1092 014c 06A8     		add	r0, sp, #24
 1093 014e FFF7FEFF 		bl	memset
 1094              	.LVL64:
 335:..\ADC/main.c **** 
 1095              		.loc 2 335 3 is_stmt 1 view .LVU318
 335:..\ADC/main.c **** 
 1096              		.loc 2 335 23 is_stmt 0 view .LVU319
 1097 0152 2946     		mov	r1, r5
 1098 0154 1822     		movs	r2, #24
 1099 0156 10A8     		add	r0, sp, #64
 1100 0158 FFF7FEFF 		bl	memset
 1101              	.LVL65:
 338:..\ADC/main.c ****   
 1102              		.loc 2 338 3 is_stmt 1 view .LVU320
 1103 015c 4FF40050 		mov	r0, #8192
 1104 0160 FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClock
 1105              	.LVL66:
 340:..\ADC/main.c ****   /**ADC1 GPIO Configuration  
 1106              		.loc 2 340 3 view .LVU321
 1107 0164 0120     		movs	r0, #1
 1108 0166 FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClock
 1109              	.LVL67:
 344:..\ADC/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 1110              		.loc 2 344 3 view .LVU322
 345:..\ADC/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1111              		.loc 2 345 24 is_stmt 0 view .LVU323
 1112 016a 0122     		movs	r2, #1
 1113 016c 0323     		movs	r3, #3
 347:..\ADC/main.c **** 
 1114              		.loc 2 347 3 view .LVU324
 1115 016e 10A9     		add	r1, sp, #64
 1116 0170 4FF09040 		mov	r0, #1207959552
 1117              	.LBB316:
 1118              	.LBB317:
3429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCO
 1119              		.loc 6 3429 3 view .LVU325
 1120 0174 4FF0A044 		mov	r4, #1342177280
 1121              	.LVL68:
3429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCO
 1122              		.loc 6 3429 3 view .LVU326
 1123              	.LBE317:
 1124              	.LBE316:
 345:..\ADC/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1125              		.loc 2 345 24 view .LVU327
 1126 0178 CDE91023 		strd	r2, r3, [sp, #64]
 346:..\ADC/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1127              		.loc 2 346 3 is_stmt 1 view .LVU328
 346:..\ADC/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1128              		.loc 2 346 24 is_stmt 0 view .LVU329
 1129 017c 1495     		str	r5, [sp, #80]
 347:..\ADC/main.c **** 
 1130              		.loc 2 347 3 is_stmt 1 view .LVU330
 1131 017e FFF7FEFF 		bl	LL_GPIO_Init
 1132              	.LVL69:
 354:..\ADC/main.c ****   ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 1133              		.loc 2 354 3 view .LVU331
 357:..\ADC/main.c ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 1134              		.loc 2 357 3 is_stmt 0 view .LVU332
 1135 0182 03A9     		add	r1, sp, #12
 1136 0184 4FF0A040 		mov	r0, #1342177280
 355:..\ADC/main.c ****   ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 1137              		.loc 2 355 32 view .LVU333
 1138 0188 CDE90355 		strd	r5, r5, [sp, #12]
 356:..\ADC/main.c ****   LL_ADC_Init(ADC1, &ADC_InitStruct);
 1139              		.loc 2 356 3 is_stmt 1 view .LVU334
 356:..\ADC/main.c ****   LL_ADC_Init(ADC1, &ADC_InitStruct);
 1140              		.loc 2 356 31 is_stmt 0 view .LVU335
 1141 018c 0595     		str	r5, [sp, #20]
 357:..\ADC/main.c ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 1142              		.loc 2 357 3 is_stmt 1 view .LVU336
 1143 018e FFF7FEFF 		bl	LL_ADC_Init
 1144              	.LVL70:
 358:..\ADC/main.c ****   ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 1145              		.loc 2 358 3 view .LVU337
 363:..\ADC/main.c ****   LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 1146              		.loc 2 363 30 is_stmt 0 view .LVU338
 1147 0192 4FF48053 		mov	r3, #4096
 364:..\ADC/main.c ****   LL_ADC_SetGainCompensation(ADC1, 0);
 1148              		.loc 2 364 3 view .LVU339
 1149 0196 0AA9     		add	r1, sp, #40
 1150 0198 4FF0A040 		mov	r0, #1342177280
 363:..\ADC/main.c ****   LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 1151              		.loc 2 363 30 view .LVU340
 1152 019c 0F93     		str	r3, [sp, #60]
 359:..\ADC/main.c ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 1153              		.loc 2 359 38 view .LVU341
 1154 019e CDE90A55 		strd	r5, r5, [sp, #40]
 360:..\ADC/main.c ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 1155              		.loc 2 360 3 is_stmt 1 view .LVU342
 361:..\ADC/main.c ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 1156              		.loc 2 361 37 is_stmt 0 view .LVU343
 1157 01a2 CDE90C55 		strd	r5, r5, [sp, #48]
 362:..\ADC/main.c ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 1158              		.loc 2 362 3 is_stmt 1 view .LVU344
 362:..\ADC/main.c ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 1159              		.loc 2 362 34 is_stmt 0 view .LVU345
 1160 01a6 0E95     		str	r5, [sp, #56]
 363:..\ADC/main.c ****   LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 1161              		.loc 2 363 3 is_stmt 1 view .LVU346
 364:..\ADC/main.c ****   LL_ADC_SetGainCompensation(ADC1, 0);
 1162              		.loc 2 364 3 view .LVU347
 1163 01a8 FFF7FEFF 		bl	LL_ADC_REG_Init
 1164              	.LVL71:
 365:..\ADC/main.c ****   LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 1165              		.loc 2 365 3 view .LVU348
 1166              	.LBB320:
 1167              	.LBI316:
3427:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1168              		.loc 6 3427 22 view .LVU349
 1169              	.LBB318:
3429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCO
 1170              		.loc 6 3429 3 view .LVU350
 1171 01ac D4F8C030 		ldr	r3, [r4, #192]
 1172              	.LBE318:
 1173              	.LBE320:
 373:..\ADC/main.c ****   /** Configure Regular Channel 
 1174              		.loc 2 373 3 is_stmt 0 view .LVU351
 1175 01b0 2A48     		ldr	r0, .L33+24
 1176              	.LBB321:
 1177              	.LBB319:
3429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCO
 1178              		.loc 6 3429 3 view .LVU352
 1179 01b2 23F47F53 		bic	r3, r3, #16320
 1180 01b6 23F03F03 		bic	r3, r3, #63
 1181 01ba C4F8C030 		str	r3, [r4, #192]
3430:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1182              		.loc 6 3430 3 is_stmt 1 view .LVU353
 1183 01be 2369     		ldr	r3, [r4, #16]
 1184 01c0 23F48033 		bic	r3, r3, #65536
 1185 01c4 2361     		str	r3, [r4, #16]
 1186              	.LVL72:
3430:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1187              		.loc 6 3430 3 is_stmt 0 view .LVU354
 1188              	.LBE319:
 1189              	.LBE321:
 366:..\ADC/main.c ****   LL_ADC_DisableIT_EOC(ADC1);
 1190              		.loc 2 366 3 is_stmt 1 view .LVU355
 1191              	.LBB322:
 1192              	.LBI322:
6069:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1193              		.loc 6 6069 22 view .LVU356
 1194              	.LBB323:
6071:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1195              		.loc 6 6071 3 view .LVU357
 1196 01c6 2369     		ldr	r3, [r4, #16]
 1197 01c8 23F48063 		bic	r3, r3, #1024
 1198 01cc 23F00303 		bic	r3, r3, #3
 1199 01d0 2361     		str	r3, [r4, #16]
 1200              	.LVL73:
6071:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1201              		.loc 6 6071 3 is_stmt 0 view .LVU358
 1202              	.LBE323:
 1203              	.LBE322:
 367:..\ADC/main.c ****   LL_ADC_DisableIT_EOS(ADC1);
 1204              		.loc 2 367 3 is_stmt 1 view .LVU359
 1205              	.LBB324:
 1206              	.LBI324:
7138:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7139:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7140:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7141:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of unitary conversion.
7142:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
7143:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7144:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7145:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7146:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
7147:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7148:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
7149:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7150:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7151:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7152:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of sequence conversions.
7153:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOS            LL_ADC_IsActiveFlag_EOS
7154:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7155:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7156:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7157:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
7158:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7159:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
7160:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7161:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7162:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7163:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular overrun.
7164:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      OVR            LL_ADC_IsActiveFlag_OVR
7165:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7166:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7167:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7168:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)
7169:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7170:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);
7171:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7172:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7173:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7174:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of sampling phase.
7175:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOSMP          LL_ADC_IsActiveFlag_EOSMP
7176:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7177:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7178:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7179:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx)
7180:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7181:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL);
7182:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7183:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7184:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7185:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group injected end of unitary conversion.
7186:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOC           LL_ADC_IsActiveFlag_JEOC
7187:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7188:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7189:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7190:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOC(ADC_TypeDef *ADCx)
7191:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7192:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOC) == (LL_ADC_FLAG_JEOC)) ? 1UL : 0UL);
7193:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7194:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7195:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7196:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group injected end of sequence conversions.
7197:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOS           LL_ADC_IsActiveFlag_JEOS
7198:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7199:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7200:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7201:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(ADC_TypeDef *ADCx)
7202:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7203:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL);
7204:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7205:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7206:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7207:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group injected contexts queue overflow.
7208:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JQOVF          LL_ADC_IsActiveFlag_JQOVF
7209:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7210:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7211:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7212:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JQOVF(ADC_TypeDef *ADCx)
7213:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7214:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JQOVF) == (LL_ADC_FLAG_JQOVF)) ? 1UL : 0UL);
7215:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7216:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7217:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7218:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 1 flag
7219:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD1           LL_ADC_IsActiveFlag_AWD1
7220:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7221:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7222:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7223:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)
7224:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7225:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);
7226:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7227:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7228:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7229:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 2.
7230:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD2           LL_ADC_IsActiveFlag_AWD2
7231:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7232:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7233:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7234:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD2(ADC_TypeDef *ADCx)
7235:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7236:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL);
7237:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7238:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7239:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7240:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 3.
7241:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD3           LL_ADC_IsActiveFlag_AWD3
7242:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7243:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7244:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7245:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD3(ADC_TypeDef *ADCx)
7246:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7247:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL);
7248:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7249:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7250:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7251:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC ready.
7252:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
7253:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7254:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7255:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
7256:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7257:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7258:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7259:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
7260:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7261:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
7262:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7263:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7264:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7265:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of unitary conversion.
7266:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
7267:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7268:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7269:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7270:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
7271:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7272:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
7273:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7274:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7275:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7276:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of sequence conversions.
7277:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
7278:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7279:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7280:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7281:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
7282:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7283:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
7284:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7285:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7286:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7287:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular overrun.
7288:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      OVR            LL_ADC_ClearFlag_OVR
7289:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7290:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7291:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7292:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
7293:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7294:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_OVR);
7295:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7296:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7297:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7298:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of sampling phase.
7299:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOSMP          LL_ADC_ClearFlag_EOSMP
7300:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7301:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7302:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7303:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)
7304:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7305:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOSMP);
7306:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7307:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7308:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7309:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected end of unitary conversion.
7310:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOC           LL_ADC_ClearFlag_JEOC
7311:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7312:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7313:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7314:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JEOC(ADC_TypeDef *ADCx)
7315:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7316:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
7317:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7318:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7319:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7320:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected end of sequence conversions.
7321:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOS           LL_ADC_ClearFlag_JEOS
7322:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7323:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7324:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7325:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)
7326:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7327:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
7328:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7329:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7330:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7331:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected contexts queue overflow.
7332:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JQOVF          LL_ADC_ClearFlag_JQOVF
7333:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7334:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7335:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7336:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JQOVF(ADC_TypeDef *ADCx)
7337:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7338:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JQOVF);
7339:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7340:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7341:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7342:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC analog watchdog 1.
7343:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
7344:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7345:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7346:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7347:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
7348:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7349:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
7350:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7351:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7352:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7353:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC analog watchdog 2.
7354:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
7355:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7356:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7357:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7358:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
7359:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7360:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
7361:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7362:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7363:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7364:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC analog watchdog 3.
7365:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
7366:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7367:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7368:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7369:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
7370:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7371:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
7372:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7373:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7374:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
7375:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7376:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC ready of the ADC master.
7377:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      ADRDY_MST      LL_ADC_IsActiveFlag_MST_ADRDY
7378:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7379:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7380:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7381:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7382:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_ADRDY(ADC_Common_TypeDef *ADCxy_COMMON)
7383:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7384:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_ADRDY_MST) == (LL_ADC_FLAG_ADRDY_MST)) ? 1UL : 0
7385:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7386:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7387:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7388:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC ready of the ADC slave.
7389:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      ADRDY_SLV      LL_ADC_IsActiveFlag_SLV_ADRDY
7390:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7391:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7392:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7393:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7394:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_ADRDY(ADC_Common_TypeDef *ADCxy_COMMON)
7395:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7396:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_ADRDY_SLV) == (LL_ADC_FLAG_ADRDY_SLV)) ? 1UL : 0
7397:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7398:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7399:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7400:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of unitary conversion of the ADC master.
7401:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      EOC_MST        LL_ADC_IsActiveFlag_MST_EOC
7402:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7403:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7404:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7405:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7406:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOC(ADC_Common_TypeDef *ADCxy_COMMON)
7407:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7408:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);
7409:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7410:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7411:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7412:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of unitary conversion of the ADC slave.
7413:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      EOC_SLV        LL_ADC_IsActiveFlag_SLV_EOC
7414:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7415:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7416:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7417:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7418:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_EOC(ADC_Common_TypeDef *ADCxy_COMMON)
7419:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7420:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);
7421:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7422:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7423:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7424:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of sequence conversions of the ADC master.
7425:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      EOS_MST        LL_ADC_IsActiveFlag_MST_EOS
7426:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7427:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7428:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7429:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7430:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOS(ADC_Common_TypeDef *ADCxy_COMMON)
7431:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7432:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOS_MST) == (LL_ADC_FLAG_EOS_MST)) ? 1UL : 0UL);
7433:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7434:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7435:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7436:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of sequence conversions of the ADC slave.
7437:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      EOS_SLV        LL_ADC_IsActiveFlag_SLV_EOS
7438:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7439:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7440:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7441:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7442:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_EOS(ADC_Common_TypeDef *ADCxy_COMMON)
7443:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7444:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOS_SLV) == (LL_ADC_FLAG_EOS_SLV)) ? 1UL : 0UL);
7445:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7446:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7447:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7448:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular overrun of the ADC master.
7449:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      OVR_MST        LL_ADC_IsActiveFlag_MST_OVR
7450:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7451:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7452:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7453:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7454:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_OVR(ADC_Common_TypeDef *ADCxy_COMMON)
7455:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7456:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_MST) == (LL_ADC_FLAG_OVR_MST)) ? 1UL : 0UL);
7457:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7458:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7459:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7460:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular overrun of the ADC slave.
7461:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      OVR_SLV        LL_ADC_IsActiveFlag_SLV_OVR
7462:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7463:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7464:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7465:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7466:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_OVR(ADC_Common_TypeDef *ADCxy_COMMON)
7467:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7468:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_SLV) == (LL_ADC_FLAG_OVR_SLV)) ? 1UL : 0UL);
7469:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7470:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7471:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7472:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of sampling of the ADC master.
7473:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      EOSMP_MST      LL_ADC_IsActiveFlag_MST_EOSMP
7474:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7475:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7476:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7477:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7478:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOSMP(ADC_Common_TypeDef *ADCxy_COMMON)
7479:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7480:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOSMP_MST) == (LL_ADC_FLAG_EOSMP_MST)) ? 1UL : 0
7481:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7482:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7483:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7484:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of sampling of the ADC slave.
7485:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      EOSMP_SLV      LL_ADC_IsActiveFlag_SLV_EOSMP
7486:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7487:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7488:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7489:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7490:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_EOSMP(ADC_Common_TypeDef *ADCxy_COMMON)
7491:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7492:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOSMP_SLV) == (LL_ADC_FLAG_EOSMP_SLV)) ? 1UL : 0
7493:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7494:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7495:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7496:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected end of unitary conversion of the ADC master.
7497:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      JEOC_MST       LL_ADC_IsActiveFlag_MST_JEOC
7498:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7499:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7500:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7501:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7502:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOC(ADC_Common_TypeDef *ADCxy_COMMON)
7503:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7504:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JEOC_MST) == (LL_ADC_FLAG_JEOC_MST)) ? 1UL : 0UL
7505:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7506:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7507:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7508:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected end of unitary conversion of the ADC slave.
7509:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      JEOC_SLV       LL_ADC_IsActiveFlag_SLV_JEOC
7510:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7511:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7512:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7513:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7514:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_JEOC(ADC_Common_TypeDef *ADCxy_COMMON)
7515:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7516:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JEOC_SLV) == (LL_ADC_FLAG_JEOC_SLV)) ? 1UL : 0UL
7517:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7518:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7519:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7520:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected end of sequence conversions of the ADC master.
7521:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      JEOS_MST       LL_ADC_IsActiveFlag_MST_JEOS
7522:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7523:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7524:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7525:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7526:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)
7527:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7528:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JEOS_MST) == (LL_ADC_FLAG_JEOS_MST)) ? 1UL : 0UL
7529:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7530:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7531:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7532:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected end of sequence conversions of the ADC slave.
7533:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      JEOS_SLV       LL_ADC_IsActiveFlag_SLV_JEOS
7534:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7535:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7537:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7538:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)
7539:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7540:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JEOS_SLV) == (LL_ADC_FLAG_JEOS_SLV)) ? 1UL : 0UL
7541:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7542:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7543:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7544:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected context queue overflow of the ADC master.
7545:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      JQOVF_MST      LL_ADC_IsActiveFlag_MST_JQOVF
7546:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7547:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7548:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7549:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7550:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JQOVF(ADC_Common_TypeDef *ADCxy_COMMON)
7551:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7552:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JQOVF_MST) == (LL_ADC_FLAG_JQOVF_MST)) ? 1UL : 0
7553:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7554:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7555:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7556:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected context queue overflow of the ADC slave.
7557:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      JQOVF_SLV      LL_ADC_IsActiveFlag_SLV_JQOVF
7558:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7559:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7560:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7561:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7562:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_JQOVF(ADC_Common_TypeDef *ADCxy_COMMON)
7563:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7564:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JQOVF_SLV) == (LL_ADC_FLAG_JQOVF_SLV)) ? 1UL : 0
7565:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7566:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7567:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7568:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 1 of the ADC master.
7569:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      AWD1_MST       LL_ADC_IsActiveFlag_MST_AWD1
7570:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7571:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7572:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7573:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7574:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)
7575:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7576:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_MST) == (LL_ADC_FLAG_AWD1_MST)) ? 1UL : 0UL
7577:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7578:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7579:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7580:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode analog watchdog 1 of the ADC slave.
7581:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      AWD1_SLV       LL_ADC_IsActiveFlag_SLV_AWD1
7582:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7583:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7584:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7585:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7586:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)
7587:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7588:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_SLV) == (LL_ADC_FLAG_AWD1_SLV)) ? 1UL : 0UL
7589:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7590:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7591:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7592:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 2 of the ADC master.
7593:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      AWD2_MST       LL_ADC_IsActiveFlag_MST_AWD2
7594:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7595:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7596:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7597:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7598:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD2(ADC_Common_TypeDef *ADCxy_COMMON)
7599:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7600:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD2_MST) == (LL_ADC_FLAG_AWD2_MST)) ? 1UL : 0UL
7601:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7602:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7603:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7604:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 2 of the ADC slave.
7605:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      AWD2_SLV       LL_ADC_IsActiveFlag_SLV_AWD2
7606:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7607:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7608:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7609:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7610:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_AWD2(ADC_Common_TypeDef *ADCxy_COMMON)
7611:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7612:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD2_SLV) == (LL_ADC_FLAG_AWD2_SLV)) ? 1UL : 0UL
7613:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7614:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7615:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7616:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 3 of the ADC master.
7617:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      AWD3_MST       LL_ADC_IsActiveFlag_MST_AWD3
7618:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7619:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7620:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7621:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7622:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD3(ADC_Common_TypeDef *ADCxy_COMMON)
7623:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7624:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD3_MST) == (LL_ADC_FLAG_AWD3_MST)) ? 1UL : 0UL
7625:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7626:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7627:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7628:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 3 of the ADC slave.
7629:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll CSR      AWD3_SLV       LL_ADC_IsActiveFlag_SLV_AWD3
7630:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7631:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7632:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7633:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7634:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_AWD3(ADC_Common_TypeDef *ADCxy_COMMON)
7635:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7636:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD3_SLV) == (LL_ADC_FLAG_AWD3_SLV)) ? 1UL : 0UL
7637:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7638:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
7639:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7640:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7641:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @}
7642:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7643:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7644:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_IT_Management ADC IT management
7645:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @{
7646:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7647:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7648:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7649:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable ADC ready.
7650:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      ADRDYIE        LL_ADC_EnableIT_ADRDY
7651:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7652:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7653:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7654:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx)
7655:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7656:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_ADRDY);
7657:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7658:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7659:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7660:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable interruption ADC group regular end of unitary conversion.
7661:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      EOCIE          LL_ADC_EnableIT_EOC
7662:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7663:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7664:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7665:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
7666:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7667:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_EOC);
7668:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7669:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7670:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7671:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable interruption ADC group regular end of sequence conversions.
7672:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      EOSIE          LL_ADC_EnableIT_EOS
7673:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7674:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7675:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7676:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx)
7677:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7678:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_EOS);
7679:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7680:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7681:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7682:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable ADC group regular interruption overrun.
7683:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      OVRIE          LL_ADC_EnableIT_OVR
7684:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7685:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7686:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7687:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)
7688:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7689:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_OVR);
7690:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7691:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7692:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7693:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable interruption ADC group regular end of sampling.
7694:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      EOSMPIE        LL_ADC_EnableIT_EOSMP
7695:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7696:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7697:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7698:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx)
7699:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7700:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_EOSMP);
7701:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7702:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7703:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7704:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable interruption ADC group injected end of unitary conversion.
7705:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      JEOCIE         LL_ADC_EnableIT_JEOC
7706:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7707:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7708:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7709:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_JEOC(ADC_TypeDef *ADCx)
7710:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7711:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_JEOC);
7712:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7713:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7714:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7715:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable interruption ADC group injected end of sequence conversions.
7716:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      JEOSIE         LL_ADC_EnableIT_JEOS
7717:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7718:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7719:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7720:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx)
7721:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7722:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
7723:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7724:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7725:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7726:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable interruption ADC group injected context queue overflow.
7727:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      JQOVFIE        LL_ADC_EnableIT_JQOVF
7728:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7729:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7730:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7731:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_JQOVF(ADC_TypeDef *ADCx)
7732:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7733:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_JQOVF);
7734:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7735:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7736:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7737:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable interruption ADC analog watchdog 1.
7738:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
7739:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7740:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7741:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7742:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
7743:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7744:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
7745:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7746:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7747:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7748:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable interruption ADC analog watchdog 2.
7749:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
7750:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7751:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7752:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7753:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
7754:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7755:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
7756:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7757:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7758:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7759:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Enable interruption ADC analog watchdog 3.
7760:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
7761:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7762:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7763:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7764:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
7765:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7766:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
7767:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7768:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7769:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7770:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Disable interruption ADC ready.
7771:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      ADRDYIE        LL_ADC_DisableIT_ADRDY
7772:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7773:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7774:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7775:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx)
7776:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7777:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->IER, LL_ADC_IT_ADRDY);
7778:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7779:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7780:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7781:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Disable interruption ADC group regular end of unitary conversion.
7782:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      EOCIE          LL_ADC_DisableIT_EOC
7783:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7784:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7785:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7786:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
 1207              		.loc 6 7786 22 view .LVU360
 1208              	.LBB325:
7787:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7788:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 1209              		.loc 6 7788 3 view .LVU361
 1210 01d2 6368     		ldr	r3, [r4, #4]
 1211 01d4 23F00403 		bic	r3, r3, #4
 1212 01d8 6360     		str	r3, [r4, #4]
 1213              	.LVL74:
 1214              		.loc 6 7788 3 is_stmt 0 view .LVU362
 1215              	.LBE325:
 1216              	.LBE324:
 368:..\ADC/main.c ****   LL_ADC_DisableDeepPowerDown(ADC1);
 1217              		.loc 2 368 3 is_stmt 1 view .LVU363
 1218              	.LBB326:
 1219              	.LBI326:
7789:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
7790:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
7791:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** /**
7792:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @brief  Disable interruption ADC group regular end of sequence conversions.
7793:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @rmtoll IER      EOSIE          LL_ADC_DisableIT_EOS
7794:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7795:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   * @retval None
7796:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   */
7797:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
 1220              		.loc 6 7797 22 view .LVU364
 1221              	.LBB327:
7798:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
7799:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 1222              		.loc 6 7799 3 view .LVU365
 1223 01da 6368     		ldr	r3, [r4, #4]
 1224 01dc 23F00803 		bic	r3, r3, #8
 1225 01e0 6360     		str	r3, [r4, #4]
 1226              	.LVL75:
 1227              		.loc 6 7799 3 is_stmt 0 view .LVU366
 1228              	.LBE327:
 1229              	.LBE326:
 369:..\ADC/main.c ****   LL_ADC_EnableInternalRegulator(ADC1);
 1230              		.loc 2 369 3 is_stmt 1 view .LVU367
 1231              	.LBB328:
 1232              	.LBI328:
6498:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1233              		.loc 6 6498 22 view .LVU368
 1234              	.LBB329:
6503:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1235              		.loc 6 6503 3 view .LVU369
 1236 01e2 A368     		ldr	r3, [r4, #8]
 1237 01e4 23F02043 		bic	r3, r3, #-1610612736
 1238 01e8 23F03F03 		bic	r3, r3, #63
 1239 01ec A360     		str	r3, [r4, #8]
 1240              	.LVL76:
6503:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1241              		.loc 6 6503 3 is_stmt 0 view .LVU370
 1242              	.LBE329:
 1243              	.LBE328:
 370:..\ADC/main.c ****   ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 1244              		.loc 2 370 3 is_stmt 1 view .LVU371
 1245              	.LBB330:
 1246              	.LBI330:
6531:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1247              		.loc 6 6531 22 view .LVU372
 1248              	.LBB331:
6536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 1249              		.loc 6 6536 3 view .LVU373
 1250 01ee A368     		ldr	r3, [r4, #8]
 1251 01f0 23F01043 		bic	r3, r3, #-1879048192
 1252 01f4 23F03F03 		bic	r3, r3, #63
 1253 01f8 43F08053 		orr	r3, r3, #268435456
 1254 01fc A360     		str	r3, [r4, #8]
 1255              	.LVL77:
6536:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 1256              		.loc 6 6536 3 is_stmt 0 view .LVU374
 1257              	.LBE331:
 1258              	.LBE330:
 371:..\ADC/main.c ****   ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 1259              		.loc 2 371 3 is_stmt 1 view .LVU375
 373:..\ADC/main.c ****   /** Configure Regular Channel 
 1260              		.loc 2 373 3 is_stmt 0 view .LVU376
 1261 01fe 06A9     		add	r1, sp, #24
 371:..\ADC/main.c ****   ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 1262              		.loc 2 371 36 view .LVU377
 1263 0200 4FF40033 		mov	r3, #131072
 372:..\ADC/main.c ****   LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 1264              		.loc 2 372 34 view .LVU378
 1265 0204 CDE90635 		strd	r3, r5, [sp, #24]
 373:..\ADC/main.c ****   /** Configure Regular Channel 
 1266              		.loc 2 373 3 is_stmt 1 view .LVU379
 1267 0208 FFF7FEFF 		bl	LL_ADC_CommonInit
 1268              	.LVL78:
 376:..\ADC/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_247CYCLES_5);
 1269              		.loc 2 376 3 view .LVU380
 1270              	.LBB332:
 1271              	.LBI332:
3993:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1272              		.loc 6 3993 22 view .LVU381
 1273              	.LBB333:
3999:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 1274              		.loc 6 3999 3 view .LVU382
4001:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1275              		.loc 6 4001 3 view .LVU383
 1276 020c 236B     		ldr	r3, [r4, #48]
 1277 020e 23F4F863 		bic	r3, r3, #1984
 1278 0212 43F04003 		orr	r3, r3, #64
 1279 0216 2363     		str	r3, [r4, #48]
 1280              	.LVL79:
4001:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1281              		.loc 6 4001 3 is_stmt 0 view .LVU384
 1282              	.LBE333:
 1283              	.LBE332:
 377:..\ADC/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 1284              		.loc 2 377 3 is_stmt 1 view .LVU385
 1285              	.LBB334:
 1286              	.LBI334:
5232:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1287              		.loc 6 5232 22 view .LVU386
 1288              	.LBB335:
5238:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** 
 1289              		.loc 6 5238 3 view .LVU387
5240:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1290              		.loc 6 5240 3 view .LVU388
 1291 0218 6369     		ldr	r3, [r4, #20]
 1292 021a 23F03803 		bic	r3, r3, #56
 1293 021e 43F03003 		orr	r3, r3, #48
 1294 0222 6361     		str	r3, [r4, #20]
 1295              	.LVL80:
5240:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1296              		.loc 6 5240 3 is_stmt 0 view .LVU389
 1297              	.LBE335:
 1298              	.LBE334:
 378:..\ADC/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 1299              		.loc 2 378 3 is_stmt 1 view .LVU390
 1300              	.LBB336:
 1301              	.LBI336:
5397:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1302              		.loc 6 5397 22 view .LVU391
 1303              	.LBB337:
5402:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1304              		.loc 6 5402 3 view .LVU392
 1305 0224 D4F8B030 		ldr	r3, [r4, #176]
 1306 0228 23F00203 		bic	r3, r3, #2
 1307 022c C4F8B030 		str	r3, [r4, #176]
 1308              	.LVL81:
5402:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1309              		.loc 6 5402 3 is_stmt 0 view .LVU393
 1310              	.LBE337:
 1311              	.LBE336:
 383:..\ADC/main.c ****   /* USER CODE END ADC1_Init 2 */
 1312              		.loc 2 383 3 is_stmt 1 view .LVU394
 1313              	.LBB338:
 1314              	.LBI338:
7687:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1315              		.loc 6 7687 22 view .LVU395
 1316              	.LBB339:
7689:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1317              		.loc 6 7689 3 view .LVU396
 1318 0230 6368     		ldr	r3, [r4, #4]
 1319 0232 43F01003 		orr	r3, r3, #16
 1320 0236 6360     		str	r3, [r4, #4]
 1321              	.LVL82:
7689:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1322              		.loc 6 7689 3 is_stmt 0 view .LVU397
 1323              	.LBE339:
 1324              	.LBE338:
 1325              	.LBE340:
 1326              	.LBE342:
 199:..\ADC/main.c **** 
 1327              		.loc 2 199 3 is_stmt 1 view .LVU398
 1328 0238 FFF7FEFF 		bl	Activate_ADC
 1329              	.LVL83:
 201:..\ADC/main.c **** }  
 1330              		.loc 2 201 3 view .LVU399
 202:..\ADC/main.c **** 
 1331              		.loc 2 202 1 is_stmt 0 view .LVU400
 1332 023c 2846     		mov	r0, r5
 1333 023e 16B0     		add	sp, sp, #88
 1334              		.cfi_def_cfa_offset 32
 1335              		@ sp needed
 1336 0240 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1337              	.L34:
 1338              		.align	2
 1339              	.L33:
 1340 0244 00100240 		.word	1073876992
 1341 0248 00ED00E0 		.word	-536810240
 1342 024c 0003FA05 		.word	100270848
 1343 0250 00000140 		.word	1073807360
 1344 0254 00080048 		.word	1207961600
 1345 0258 00E100E0 		.word	-536813312
 1346 025c 00030050 		.word	1342178048
 1347              		.cfi_endproc
 1348              	.LFE944:
 1350              		.section	.text.LED_On,"ax",%progbits
 1351              		.align	1
 1352              		.global	LED_On
 1353              		.syntax unified
 1354              		.thumb
 1355              		.thumb_func
 1356              		.fpu fpv4-sp-d16
 1358              	LED_On:
 1359              	.LFB951:
 569:..\ADC/main.c **** 
 570:..\ADC/main.c **** /**
 571:..\ADC/main.c ****   * @brief  Perform ADC group regular conversion start, poll for conversion
 572:..\ADC/main.c ****   *         completion.
 573:..\ADC/main.c ****   *         (ADC instance: ADC1).
 574:..\ADC/main.c ****   * @note   This function does not perform ADC group regular conversion stop:
 575:..\ADC/main.c ****   *         intended to be used with ADC in single mode, trigger SW start
 576:..\ADC/main.c ****   *         (only 1 ADC conversion done at each trigger, no conversion stop
 577:..\ADC/main.c ****   *         needed).
 578:..\ADC/main.c ****   *         In case of continuous mode or conversion trigger set to 
 579:..\ADC/main.c ****   *         external trigger, ADC group regular conversion stop must be added.
 580:..\ADC/main.c ****   * @param  None
 581:..\ADC/main.c ****   * @retval None
 582:..\ADC/main.c ****   */
 583:..\ADC/main.c **** void ConversionStartPoll_ADC_GrpRegular(void)
 584:..\ADC/main.c **** {
 585:..\ADC/main.c ****   #if (USE_TIMEOUT == 1)
 586:..\ADC/main.c ****   uint32_t Timeout = 0U; /* Variable used for timeout management */
 587:..\ADC/main.c ****   #endif /* USE_TIMEOUT */
 588:..\ADC/main.c ****   
 589:..\ADC/main.c ****   /* Start ADC group regular conversion */
 590:..\ADC/main.c ****   /* Note: Hardware constraint (refer to description of the function          */
 591:..\ADC/main.c ****   /*       below):                                                            */
 592:..\ADC/main.c ****   /*       On this STM32 serie, setting of this feature is conditioned to     */
 593:..\ADC/main.c ****   /*       ADC state:                                                         */
 594:..\ADC/main.c ****   /*       ADC must be enabled without conversion on going on group regular,  */
 595:..\ADC/main.c ****   /*       without ADC disable command on going.                              */
 596:..\ADC/main.c ****   /* Note: In this example, all these checks are not necessary but are        */
 597:..\ADC/main.c ****   /*       implemented anyway to show the best practice usages                */
 598:..\ADC/main.c ****   /*       corresponding to reference manual procedure.                       */
 599:..\ADC/main.c ****   /*       Software can be optimized by removing some of these checks, if     */
 600:..\ADC/main.c ****   /*       they are not relevant considering previous settings and actions    */
 601:..\ADC/main.c ****   /*       in user application.                                               */
 602:..\ADC/main.c ****   if ((LL_ADC_IsEnabled(ADC1) == 1)               &&
 603:..\ADC/main.c ****       (LL_ADC_IsDisableOngoing(ADC1) == 0)        &&
 604:..\ADC/main.c ****       (LL_ADC_REG_IsConversionOngoing(ADC1) == 0)   )
 605:..\ADC/main.c ****   {
 606:..\ADC/main.c ****     LL_ADC_REG_StartConversion(ADC1);
 607:..\ADC/main.c ****   }
 608:..\ADC/main.c ****   else
 609:..\ADC/main.c ****   {
 610:..\ADC/main.c ****     /* Error: ADC conversion start could not be performed */
 611:..\ADC/main.c ****     LED_Blinking(LED_BLINK_ERROR);
 612:..\ADC/main.c ****   }
 613:..\ADC/main.c ****   
 614:..\ADC/main.c ****   #if (USE_TIMEOUT == 1)
 615:..\ADC/main.c ****   Timeout = ADC_UNITARY_CONVERSION_TIMEOUT_MS;
 616:..\ADC/main.c ****   #endif /* USE_TIMEOUT */
 617:..\ADC/main.c ****   
 618:..\ADC/main.c ****   while (LL_ADC_IsActiveFlag_EOC(ADC1) == 0)
 619:..\ADC/main.c ****   {
 620:..\ADC/main.c ****   #if (USE_TIMEOUT == 1)
 621:..\ADC/main.c ****     /* Check Systick counter flag to decrement the time-out value */
 622:..\ADC/main.c ****     if (LL_SYSTICK_IsActiveCounterFlag())
 623:..\ADC/main.c ****     {
 624:..\ADC/main.c ****       if(Timeout-- == 0)
 625:..\ADC/main.c ****       {
 626:..\ADC/main.c ****       /* Time-out occurred. Set LED to blinking mode */
 627:..\ADC/main.c ****       LED_Blinking(LED_BLINK_SLOW);
 628:..\ADC/main.c ****       }
 629:..\ADC/main.c ****     }
 630:..\ADC/main.c ****   #endif /* USE_TIMEOUT */
 631:..\ADC/main.c ****   }
 632:..\ADC/main.c ****   
 633:..\ADC/main.c ****   /* Clear flag ADC group regular end of unitary conversion */
 634:..\ADC/main.c ****   /* Note: This action is not needed here, because flag ADC group regular   */
 635:..\ADC/main.c ****   /*       end of unitary conversion is cleared automatically when          */
 636:..\ADC/main.c ****   /*       software reads conversion data from ADC data register.           */
 637:..\ADC/main.c ****   /*       Nevertheless, this action is done anyway to show how to clear    */
 638:..\ADC/main.c ****   /*       this flag, needed if conversion data is not always read          */
 639:..\ADC/main.c ****   /*       or if group injected end of unitary conversion is used (for      */
 640:..\ADC/main.c ****   /*       devices with group injected available).                          */
 641:..\ADC/main.c ****   LL_ADC_ClearFlag_EOC(ADC1);
 642:..\ADC/main.c ****   
 643:..\ADC/main.c **** }
 644:..\ADC/main.c **** 
 645:..\ADC/main.c **** /**
 646:..\ADC/main.c ****   * @brief  Turn-on LED2.
 647:..\ADC/main.c ****   * @param  None
 648:..\ADC/main.c ****   * @retval None
 649:..\ADC/main.c ****   */
 650:..\ADC/main.c **** void LED_On(void)
 651:..\ADC/main.c **** {
 1360              		.loc 2 651 1 is_stmt 1 view -0
 1361              		.cfi_startproc
 1362              		@ args = 0, pretend = 0, frame = 0
 1363              		@ frame_needed = 0, uses_anonymous_args = 0
 1364              		@ link register save eliminated.
 652:..\ADC/main.c ****   /* Turn LED2 on */
 653:..\ADC/main.c ****   LL_GPIO_SetOutputPin(LED2_GPIO_Port, LED2_Pin);
 1365              		.loc 2 653 3 view .LVU402
 1366              	.LVL84:
 1367              	.LBB343:
 1368              	.LBI343:
 895:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 1369              		.loc 8 895 22 view .LVU403
 1370              	.LBB344:
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 1371              		.loc 8 897 3 view .LVU404
 1372 0000 4FF09043 		mov	r3, #1207959552
 1373 0004 2022     		movs	r2, #32
 1374 0006 9A61     		str	r2, [r3, #24]
 1375              	.LVL85:
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 1376              		.loc 8 897 3 is_stmt 0 view .LVU405
 1377              	.LBE344:
 1378              	.LBE343:
 654:..\ADC/main.c **** }
 1379              		.loc 2 654 1 view .LVU406
 1380 0008 7047     		bx	lr
 1381              		.cfi_endproc
 1382              	.LFE951:
 1384              		.section	.text.LED_Off,"ax",%progbits
 1385              		.align	1
 1386              		.global	LED_Off
 1387              		.syntax unified
 1388              		.thumb
 1389              		.thumb_func
 1390              		.fpu fpv4-sp-d16
 1392              	LED_Off:
 1393              	.LFB952:
 655:..\ADC/main.c **** 
 656:..\ADC/main.c **** /**
 657:..\ADC/main.c ****   * @brief  Turn-off LED2.
 658:..\ADC/main.c ****   * @param  None
 659:..\ADC/main.c ****   * @retval None
 660:..\ADC/main.c ****   */
 661:..\ADC/main.c **** void LED_Off(void)
 662:..\ADC/main.c **** {
 1394              		.loc 2 662 1 is_stmt 1 view -0
 1395              		.cfi_startproc
 1396              		@ args = 0, pretend = 0, frame = 0
 1397              		@ frame_needed = 0, uses_anonymous_args = 0
 1398              		@ link register save eliminated.
 663:..\ADC/main.c ****   /* Turn LED2 off */
 664:..\ADC/main.c ****   LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 1399              		.loc 2 664 3 view .LVU408
 1400              	.LVL86:
 1401              	.LBB345:
 1402              	.LBI345:
 924:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 1403              		.loc 8 924 22 view .LVU409
 1404              	.LBB346:
 1405              		.loc 8 926 3 view .LVU410
 1406 0000 4FF09043 		mov	r3, #1207959552
 1407 0004 2022     		movs	r2, #32
 1408 0006 9A62     		str	r2, [r3, #40]
 1409              	.LVL87:
 1410              		.loc 8 926 3 is_stmt 0 view .LVU411
 1411              	.LBE346:
 1412              	.LBE345:
 665:..\ADC/main.c **** }
 1413              		.loc 2 665 1 view .LVU412
 1414 0008 7047     		bx	lr
 1415              		.cfi_endproc
 1416              	.LFE952:
 1418              		.section	.text.LED_Blinking,"ax",%progbits
 1419              		.align	1
 1420              		.global	LED_Blinking
 1421              		.syntax unified
 1422              		.thumb
 1423              		.thumb_func
 1424              		.fpu fpv4-sp-d16
 1426              	LED_Blinking:
 1427              	.LVL88:
 1428              	.LFB953:
 666:..\ADC/main.c **** 
 667:..\ADC/main.c **** /**
 668:..\ADC/main.c ****   * @brief  Set LED2 to Blinking mode for an infinite loop (toggle period based on value provided a
 669:..\ADC/main.c ****   * @param  Period : Period of time (in ms) between each toggling of LED
 670:..\ADC/main.c ****   *   This parameter can be user defined values. Pre-defined values used in that example are :
 671:..\ADC/main.c ****   *     @arg LED_BLINK_FAST : Fast Blinking
 672:..\ADC/main.c ****   *     @arg LED_BLINK_SLOW : Slow Blinking
 673:..\ADC/main.c ****   *     @arg LED_BLINK_ERROR : Error specific Blinking
 674:..\ADC/main.c ****   * @retval None
 675:..\ADC/main.c ****   */
 676:..\ADC/main.c **** void LED_Blinking(uint32_t Period)
 677:..\ADC/main.c **** {
 1429              		.loc 2 677 1 is_stmt 1 view -0
 1430              		.cfi_startproc
 1431              		@ Volatile: function does not return.
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 678:..\ADC/main.c ****   /* Turn LED2 on */
 679:..\ADC/main.c ****   LL_GPIO_SetOutputPin(LED2_GPIO_Port, LED2_Pin);
 1434              		.loc 2 679 3 view .LVU414
 1435              	.LBB347:
 1436              	.LBI347:
 895:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 1437              		.loc 8 895 22 view .LVU415
 1438              	.LBB348:
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 1439              		.loc 8 897 3 view .LVU416
 1440 0000 4FF09044 		mov	r4, #1207959552
 1441              	.LBE348:
 1442              	.LBE347:
 677:..\ADC/main.c ****   /* Turn LED2 on */
 1443              		.loc 2 677 1 is_stmt 0 view .LVU417
 1444 0004 08B5     		push	{r3, lr}
 1445              		.cfi_def_cfa_offset 8
 1446              		.cfi_offset 3, -8
 1447              		.cfi_offset 14, -4
 1448              	.LBB351:
 1449              	.LBB349:
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 1450              		.loc 8 897 3 view .LVU418
 1451 0006 2023     		movs	r3, #32
 1452              	.LBE349:
 1453              	.LBE351:
 677:..\ADC/main.c ****   /* Turn LED2 on */
 1454              		.loc 2 677 1 view .LVU419
 1455 0008 0546     		mov	r5, r0
 1456              	.LBB352:
 1457              	.LBB350:
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 1458              		.loc 8 897 3 view .LVU420
 1459 000a A361     		str	r3, [r4, #24]
 1460              	.LVL89:
 1461              	.L38:
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 1462              		.loc 8 897 3 view .LVU421
 1463              	.LBE350:
 1464              	.LBE352:
 680:..\ADC/main.c ****   
 681:..\ADC/main.c ****   /* Toggle IO in an infinite loop */
 682:..\ADC/main.c ****   while (1)
 1465              		.loc 2 682 3 is_stmt 1 discriminator 1 view .LVU422
 683:..\ADC/main.c ****   {
 684:..\ADC/main.c ****     LL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 1466              		.loc 2 684 5 discriminator 1 view .LVU423
 1467              	.LBB353:
 1468              	.LBI353:
 927:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 928:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** 
 929:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** /**
 930:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @brief  Toggle data value for several pin of dedicated port.
 931:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_TogglePin
 932:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 933:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 934:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 935:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 936:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 937:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 938:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 939:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 940:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 941:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 942:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 943:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 944:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 945:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 946:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 947:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 948:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 949:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 950:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 951:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   * @retval None
 952:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   */
 953:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 1469              		.loc 8 953 22 discriminator 1 view .LVU424
 1470              	.LBB354:
 954:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 955:../../..\CubeG4\include/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 1471              		.loc 8 955 3 discriminator 1 view .LVU425
 1472 000c 6369     		ldr	r3, [r4, #20]
 1473 000e 83F02003 		eor	r3, r3, #32
 1474 0012 6361     		str	r3, [r4, #20]
 1475              	.LVL90:
 1476              		.loc 8 955 3 is_stmt 0 discriminator 1 view .LVU426
 1477              	.LBE354:
 1478              	.LBE353:
 685:..\ADC/main.c ****     LL_mDelay(Period);
 1479              		.loc 2 685 5 is_stmt 1 discriminator 1 view .LVU427
 1480 0014 2846     		mov	r0, r5
 1481 0016 FFF7FEFF 		bl	LL_mDelay
 1482              	.LVL91:
 1483 001a F7E7     		b	.L38
 1484              		.cfi_endproc
 1485              	.LFE953:
 1487              		.section	.text.ConversionStartPoll_ADC_GrpRegular,"ax",%progbits
 1488              		.align	1
 1489              		.global	ConversionStartPoll_ADC_GrpRegular
 1490              		.syntax unified
 1491              		.thumb
 1492              		.thumb_func
 1493              		.fpu fpv4-sp-d16
 1495              	ConversionStartPoll_ADC_GrpRegular:
 1496              	.LFB950:
 584:..\ADC/main.c ****   #if (USE_TIMEOUT == 1)
 1497              		.loc 2 584 1 view -0
 1498              		.cfi_startproc
 1499              		@ args = 0, pretend = 0, frame = 0
 1500              		@ frame_needed = 0, uses_anonymous_args = 0
 602:..\ADC/main.c ****       (LL_ADC_IsDisableOngoing(ADC1) == 0)        &&
 1501              		.loc 2 602 3 view .LVU429
 1502              	.LBB369:
 1503              	.LBI369:
6621:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1504              		.loc 6 6621 26 view .LVU430
 1505              	.LVL92:
 1506              	.LBB370:
6623:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1507              		.loc 6 6623 3 view .LVU431
 1508              	.LBE370:
 1509              	.LBE369:
 584:..\ADC/main.c ****   #if (USE_TIMEOUT == 1)
 1510              		.loc 2 584 1 is_stmt 0 view .LVU432
 1511 0000 08B5     		push	{r3, lr}
 1512              		.cfi_def_cfa_offset 8
 1513              		.cfi_offset 3, -8
 1514              		.cfi_offset 14, -4
 1515              	.LBB372:
 1516              	.LBB371:
6623:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1517              		.loc 6 6623 12 view .LVU433
 1518 0002 4FF0A043 		mov	r3, #1342177280
 1519 0006 9A68     		ldr	r2, [r3, #8]
6623:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1520              		.loc 6 6623 68 view .LVU434
 1521 0008 D207     		lsls	r2, r2, #31
 1522 000a 13D5     		bpl	.L40
 1523              	.LVL93:
6623:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1524              		.loc 6 6623 68 view .LVU435
 1525              	.LBE371:
 1526              	.LBE372:
 1527              	.LBB373:
 1528              	.LBI373:
6632:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1529              		.loc 6 6632 26 is_stmt 1 view .LVU436
 1530              	.LBB374:
6634:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1531              		.loc 6 6634 3 view .LVU437
6634:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1532              		.loc 6 6634 12 is_stmt 0 view .LVU438
 1533 000c 9A68     		ldr	r2, [r3, #8]
6634:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1534              		.loc 6 6634 70 view .LVU439
 1535 000e 9007     		lsls	r0, r2, #30
 1536 0010 10D4     		bmi	.L40
 1537              	.LVL94:
6634:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1538              		.loc 6 6634 70 view .LVU440
 1539              	.LBE374:
 1540              	.LBE373:
 1541              	.LBB375:
 1542              	.LBI375:
6743:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1543              		.loc 6 6743 26 is_stmt 1 view .LVU441
 1544              	.LBB376:
6745:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1545              		.loc 6 6745 3 view .LVU442
6745:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1546              		.loc 6 6745 12 is_stmt 0 view .LVU443
 1547 0012 9A68     		ldr	r2, [r3, #8]
6745:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1548              		.loc 6 6745 74 view .LVU444
 1549 0014 5107     		lsls	r1, r2, #29
 1550 0016 0DD4     		bmi	.L40
 1551              	.LVL95:
6745:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1552              		.loc 6 6745 74 view .LVU445
 1553              	.LBE376:
 1554              	.LBE375:
 606:..\ADC/main.c ****   }
 1555              		.loc 2 606 5 is_stmt 1 view .LVU446
 1556              	.LBB377:
 1557              	.LBI377:
6707:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1558              		.loc 6 6707 22 view .LVU447
 1559              	.LBB378:
6712:../../..\CubeG4\include/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 1560              		.loc 6 6712 3 view .LVU448
 1561 0018 9A68     		ldr	r2, [r3, #8]
 1562 001a 22F00042 		bic	r2, r2, #-2147483648
 1563 001e 22F03F02 		bic	r2, r2, #63
 1564 0022 42F00402 		orr	r2, r2, #4
 1565 0026 9A60     		str	r2, [r3, #8]
 1566              	.L41:
 1567              	.LBE378:
 1568              	.LBE377:
 631:..\ADC/main.c ****   
 1569              		.loc 2 631 3 view .LVU449
 1570              	.LBB379:
 1571              	.LBB380:
 1572              	.LBI380:
7146:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1573              		.loc 6 7146 26 view .LVU450
 1574              	.LVL96:
 1575              	.LBB381:
7148:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1576              		.loc 6 7148 3 view .LVU451
7148:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1577              		.loc 6 7148 12 is_stmt 0 view .LVU452
 1578 0028 1A68     		ldr	r2, [r3]
7148:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1579              		.loc 6 7148 69 view .LVU453
 1580 002a 5207     		lsls	r2, r2, #29
 1581 002c FCD5     		bpl	.L41
 1582              	.LVL97:
7148:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1583              		.loc 6 7148 69 view .LVU454
 1584              	.LBE381:
 1585              	.LBE380:
 1586              	.LBE379:
 641:..\ADC/main.c ****   
 1587              		.loc 2 641 3 is_stmt 1 view .LVU455
 1588              	.LBB384:
 1589              	.LBB382:
 1590              	.LBI382:
7270:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1591              		.loc 6 7270 22 view .LVU456
 1592              	.LBB383:
7272:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1593              		.loc 6 7272 3 view .LVU457
 1594 002e 0422     		movs	r2, #4
 1595 0030 1A60     		str	r2, [r3]
 1596              	.LVL98:
7272:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1597              		.loc 6 7272 3 is_stmt 0 view .LVU458
 1598              	.LBE383:
 1599              	.LBE382:
 1600              	.LBE384:
 643:..\ADC/main.c **** 
 1601              		.loc 2 643 1 view .LVU459
 1602 0032 08BD     		pop	{r3, pc}
 1603              	.LVL99:
 1604              	.L40:
 611:..\ADC/main.c ****   }
 1605              		.loc 2 611 5 is_stmt 1 view .LVU460
 1606 0034 4FF47A70 		mov	r0, #1000
 1607 0038 FFF7FEFF 		bl	LED_Blinking
 1608              	.LVL100:
 1609              		.cfi_endproc
 1610              	.LFE950:
 1612              		.section	.text.runConversion,"ax",%progbits
 1613              		.align	1
 1614              		.global	runConversion
 1615              		.syntax unified
 1616              		.thumb
 1617              		.thumb_func
 1618              		.fpu fpv4-sp-d16
 1620              	runConversion:
 1621              	.LFB945:
 205:..\ADC/main.c **** 
 1622              		.loc 2 205 1 view -0
 1623              		.cfi_startproc
 1624              		@ args = 0, pretend = 0, frame = 0
 1625              		@ frame_needed = 0, uses_anonymous_args = 0
 211:..\ADC/main.c ****   {
 1626              		.loc 2 211 3 view .LVU462
 219:..\ADC/main.c ****     {
 1627              		.loc 2 219 5 view .LVU463
 205:..\ADC/main.c **** 
 1628              		.loc 2 205 1 is_stmt 0 view .LVU464
 1629 0000 38B5     		push	{r3, r4, r5, lr}
 1630              		.cfi_def_cfa_offset 16
 1631              		.cfi_offset 3, -16
 1632              		.cfi_offset 4, -12
 1633              		.cfi_offset 5, -8
 1634              		.cfi_offset 14, -4
 219:..\ADC/main.c ****     {
 1635              		.loc 2 219 42 view .LVU465
 1636 0002 144D     		ldr	r5, .L52
 1637 0004 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 219:..\ADC/main.c ****     {
 1638              		.loc 2 219 8 view .LVU466
 1639 0006 1BB9     		cbnz	r3, .L51
 226:..\ADC/main.c ****     }
 1640              		.loc 2 226 7 is_stmt 1 view .LVU467
 1641 0008 4FF47A70 		mov	r0, #1000
 1642 000c FFF7FEFF 		bl	LED_Blinking
 1643              	.LVL101:
 1644              	.L51:
 221:..\ADC/main.c ****     }
 1645              		.loc 2 221 7 view .LVU468
 230:..\ADC/main.c ****     
 1646              		.loc 2 230 25 is_stmt 0 view .LVU469
 1647 0010 114C     		ldr	r4, .L52+4
 221:..\ADC/main.c ****     }
 1648              		.loc 2 221 40 view .LVU470
 1649 0012 0023     		movs	r3, #0
 1650 0014 2B70     		strb	r3, [r5]
 230:..\ADC/main.c ****     
 1651              		.loc 2 230 5 is_stmt 1 view .LVU471
 230:..\ADC/main.c ****     
 1652              		.loc 2 230 25 is_stmt 0 view .LVU472
 1653 0016 4FF48053 		mov	r3, #4096
 1654 001a 2380     		strh	r3, [r4]	@ movhi
 234:..\ADC/main.c ****     
 1655              		.loc 2 234 5 is_stmt 1 view .LVU473
 1656 001c FFF7FEFF 		bl	ConversionStartPoll_ADC_GrpRegular
 1657              	.LVL102:
 238:..\ADC/main.c ****     
 1658              		.loc 2 238 5 view .LVU474
 1659              	.LBB385:
 1660              	.LBI385:
6825:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** {
 1661              		.loc 6 6825 26 view .LVU475
 1662              	.LBB386:
6827:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1663              		.loc 6 6827 3 view .LVU476
6827:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1664              		.loc 6 6827 21 is_stmt 0 view .LVU477
 1665 0020 4FF0A043 		mov	r3, #1342177280
 1666              	.LBE386:
 1667              	.LBE385:
 1668              	.LBB388:
 1669              	.LBB389:
 1670              	.LBB390:
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 1671              		.loc 8 897 3 view .LVU478
 1672 0024 2022     		movs	r2, #32
 1673              	.LBE390:
 1674              	.LBE389:
 1675              	.LBE388:
 1676              	.LBB393:
 1677              	.LBB387:
6827:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1678              		.loc 6 6827 21 view .LVU479
 1679 0026 1B6C     		ldr	r3, [r3, #64]
6827:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1680              		.loc 6 6827 10 view .LVU480
 1681 0028 9BB2     		uxth	r3, r3
 1682              	.LVL103:
6827:../../..\CubeG4\include/stm32g4xx_ll_adc.h **** }
 1683              		.loc 6 6827 10 view .LVU481
 1684              	.LBE387:
 1685              	.LBE393:
 238:..\ADC/main.c ****     
 1686              		.loc 2 238 25 view .LVU482
 1687 002a 2380     		strh	r3, [r4]	@ movhi
 241:..\ADC/main.c ****     
 1688              		.loc 2 241 5 is_stmt 1 view .LVU483
 241:..\ADC/main.c ****     
 1689              		.loc 2 241 38 is_stmt 0 view .LVU484
 1690 002c 0123     		movs	r3, #1
 1691 002e 2B70     		strb	r3, [r5]
 246:..\ADC/main.c ****     
 1692              		.loc 2 246 5 is_stmt 1 view .LVU485
 1693              	.LBB394:
 1694              	.LBI388:
 650:..\ADC/main.c **** {
 1695              		.loc 2 650 6 view .LVU486
 1696              	.LBE394:
 653:..\ADC/main.c **** }
 1697              		.loc 2 653 3 view .LVU487
 1698              	.LVL104:
 1699              	.LBB395:
 1700              	.LBB392:
 1701              	.LBI389:
 895:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** {
 1702              		.loc 8 895 22 view .LVU488
 1703              	.LBB391:
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 1704              		.loc 8 897 3 view .LVU489
 1705 0030 4FF09043 		mov	r3, #1207959552
 1706 0034 9A61     		str	r2, [r3, #24]
 1707              	.LVL105:
 897:../../..\CubeG4\include/stm32g4xx_ll_gpio.h **** }
 1708              		.loc 8 897 3 is_stmt 0 view .LVU490
 1709              	.LBE391:
 1710              	.LBE392:
 1711              	.LBE395:
 250:..\ADC/main.c ****     
 1712              		.loc 2 250 5 is_stmt 1 view .LVU491
 250:..\ADC/main.c ****     
 1713              		.loc 2 250 41 is_stmt 0 view .LVU492
 1714 0036 2288     		ldrh	r2, [r4]
 1715 0038 40F6E443 		movw	r3, #3300
 1716 003c 5343     		muls	r3, r2, r3
 1717 003e 40F6FF72 		movw	r2, #4095
 1718 0042 B3FBF2F3 		udiv	r3, r3, r2
 250:..\ADC/main.c ****     
 1719              		.loc 2 250 39 view .LVU493
 1720 0046 054A     		ldr	r2, .L52+8
 1721 0048 9BB2     		uxth	r3, r3
 1722 004a 1380     		strh	r3, [r2]	@ movhi
 260:..\ADC/main.c **** 
 1723              		.loc 2 260 5 is_stmt 1 view .LVU494
 260:..\ADC/main.c **** 
 1724              		.loc 2 260 12 is_stmt 0 view .LVU495
 1725 004c 1088     		ldrh	r0, [r2]
 1726 004e 80B2     		uxth	r0, r0
 265:..\ADC/main.c **** 
 1727              		.loc 2 265 1 view .LVU496
 1728 0050 38BD     		pop	{r3, r4, r5, pc}
 1729              	.L53:
 1730 0052 00BF     		.align	2
 1731              	.L52:
 1732 0054 00000000 		.word	.LANCHOR0
 1733 0058 00000000 		.word	.LANCHOR1
 1734 005c 00000000 		.word	.LANCHOR2
 1735              		.cfi_endproc
 1736              	.LFE945:
 1738              		.section	.text.UserButton_Callback,"ax",%progbits
 1739              		.align	1
 1740              		.global	UserButton_Callback
 1741              		.syntax unified
 1742              		.thumb
 1743              		.thumb_func
 1744              		.fpu fpv4-sp-d16
 1746              	UserButton_Callback:
 1747              	.LFB954:
 686:..\ADC/main.c ****   }
 687:..\ADC/main.c **** }
 688:..\ADC/main.c **** 
 689:..\ADC/main.c **** 
 690:..\ADC/main.c **** /******************************************************************************/
 691:..\ADC/main.c **** /*   USER IRQ HANDLER TREATMENT                                               */
 692:..\ADC/main.c **** /******************************************************************************/
 693:..\ADC/main.c **** 
 694:..\ADC/main.c **** /**
 695:..\ADC/main.c ****   * @brief  Function to manage IRQ Handler
 696:..\ADC/main.c ****   * @param  None
 697:..\ADC/main.c ****   * @retval None
 698:..\ADC/main.c ****   */
 699:..\ADC/main.c **** void UserButton_Callback(void)
 700:..\ADC/main.c **** {
 1748              		.loc 2 700 1 is_stmt 1 view -0
 1749              		.cfi_startproc
 1750              		@ args = 0, pretend = 0, frame = 0
 1751              		@ frame_needed = 0, uses_anonymous_args = 0
 1752              		@ link register save eliminated.
 701:..\ADC/main.c ****   ubUserButtonPressed = 1;
 1753              		.loc 2 701 3 view .LVU498
 1754              		.loc 2 701 23 is_stmt 0 view .LVU499
 1755 0000 014B     		ldr	r3, .L55
 1756 0002 0122     		movs	r2, #1
 1757 0004 1A60     		str	r2, [r3]
 702:..\ADC/main.c **** }
 1758              		.loc 2 702 1 view .LVU500
 1759 0006 7047     		bx	lr
 1760              	.L56:
 1761              		.align	2
 1762              	.L55:
 1763 0008 00000000 		.word	.LANCHOR3
 1764              		.cfi_endproc
 1765              	.LFE954:
 1767              		.section	.text.Error_Handler,"ax",%progbits
 1768              		.align	1
 1769              		.global	Error_Handler
 1770              		.syntax unified
 1771              		.thumb
 1772              		.thumb_func
 1773              		.fpu fpv4-sp-d16
 1775              	Error_Handler:
 1776              	.LFB955:
 703:..\ADC/main.c **** 
 704:..\ADC/main.c **** 
 705:..\ADC/main.c **** /* USER CODE END 4 */
 706:..\ADC/main.c **** 
 707:..\ADC/main.c **** /**
 708:..\ADC/main.c ****   * @brief  This function is executed in case of error occurrence.
 709:..\ADC/main.c ****   * @retval None
 710:..\ADC/main.c ****   */
 711:..\ADC/main.c **** void Error_Handler(void)
 712:..\ADC/main.c **** {
 1777              		.loc 2 712 1 is_stmt 1 view -0
 1778              		.cfi_startproc
 1779              		@ args = 0, pretend = 0, frame = 0
 1780              		@ frame_needed = 0, uses_anonymous_args = 0
 1781              		@ link register save eliminated.
 713:..\ADC/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 714:..\ADC/main.c ****   /* User can add his own implementation to report the HAL error return state */
 715:..\ADC/main.c ****  
 716:..\ADC/main.c ****   /* USER CODE END Error_Handler_Debug */
 717:..\ADC/main.c **** }
 1782              		.loc 2 717 1 view .LVU502
 1783 0000 7047     		bx	lr
 1784              		.cfi_endproc
 1785              	.LFE955:
 1787              		.global	ubAdcGrpRegularUnitaryConvStatus
 1788              		.global	uhADCxConvertedData_Voltage_mVolt
 1789              		.global	uhADCxConvertedData
 1790              		.global	ubUserButtonPressed
 1791              		.section	.bss.ubUserButtonPressed,"aw",%nobits
 1792              		.align	2
 1793              		.set	.LANCHOR3,. + 0
 1796              	ubUserButtonPressed:
 1797 0000 00000000 		.space	4
 1798              		.section	.bss.uhADCxConvertedData_Voltage_mVolt,"aw",%nobits
 1799              		.align	1
 1800              		.set	.LANCHOR2,. + 0
 1803              	uhADCxConvertedData_Voltage_mVolt:
 1804 0000 0000     		.space	2
 1805              		.section	.data.ubAdcGrpRegularUnitaryConvStatus,"aw"
 1806              		.set	.LANCHOR0,. + 0
 1809              	ubAdcGrpRegularUnitaryConvStatus:
 1810 0000 02       		.byte	2
 1811              		.section	.data.uhADCxConvertedData,"aw"
 1812              		.align	1
 1813              		.set	.LANCHOR1,. + 0
 1816              	uhADCxConvertedData:
 1817 0000 0010     		.short	4096
 1818              		.text
 1819              	.Letext0:
 1820              		.file 10 "../../..\\CubeG4\\include/stm32g431xx.h"
 1821              		.file 11 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include
 1822              		.file 12 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include
 1823              		.file 13 "../../..\\CubeG4\\include/system_stm32g4xx.h"
 1824              		.file 14 "../../..\\CubeG4\\include/stm32g4xx.h"
 1825              		.file 15 "../../..\\CubeG4\\include/stm32g4xx_ll_exti.h"
 1826              		.file 16 "../../..\\CubeG4\\include/stm32g4xx_ll_dma.h"
 1827              		.file 17 "../../..\\CubeG4\\include/stm32g4xx_ll_utils.h"
 1828              		.file 18 "<built-in>"
