Analysis & Synthesis report for AProp_top
Thu Mar 20 16:35:15 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component|altsyncram_art2:auto_generated
 14. Parameter Settings for User Entity Instance: pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i
 15. Parameter Settings for User Entity Instance: ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "ACog:cog0|acog_alu:alu"
 18. Port Connectivity Checks: "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880"
 19. Port Connectivity Checks: "ACog:cog0"
 20. Port Connectivity Checks: "pll_altera:comb_227"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Thu Mar 20 16:35:14 2014           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; AProp_top                                       ;
; Top-level Entity Name               ; AProp                                           ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 368                                             ;
; Total pins                          ; 34                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 16,384                                          ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 1                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23I7        ;                    ;
; Top-level entity name                                                           ; AProp              ; AProp_top          ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library    ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+------------+
; ../01_Verilog/aprop.v               ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/01_Verilog/aprop.v                                          ;            ;
; ../01_Verilog/acog_wback.v          ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/01_Verilog/acog_wback.v                                     ;            ;
; ../01_Verilog/acog_seq.v            ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/01_Verilog/acog_seq.v                                       ;            ;
; ../01_Verilog/acog_mem.v            ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/01_Verilog/acog_mem.v                                       ;            ;
; ../01_Verilog/acog_if.v             ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/01_Verilog/acog_if.v                                        ;            ;
; ../01_Verilog/acog_id.v             ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/01_Verilog/acog_id.v                                        ;            ;
; ../01_Verilog/acog_defs.v           ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/01_Verilog/acog_defs.v                                      ;            ;
; ../01_Verilog/acog_alu.v            ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/01_Verilog/acog_alu.v                                       ;            ;
; ../01_Verilog/acog.v                ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/01_Verilog/acog.v                                           ;            ;
; cog_mem_altera.v                    ; yes             ; User Wizard-Generated File             ; D:/tmp/ACog/02_Altera/cog_mem_altera.v                                  ;            ;
; pll_altera.v                        ; yes             ; User Wizard-Generated File             ; D:/tmp/ACog/02_Altera/pll_altera.v                                      ; pll_altera ;
; pll_altera/pll_altera_0002.v        ; yes             ; User Verilog HDL File                  ; D:/tmp/ACog/02_Altera/pll_altera/pll_altera_0002.v                      ; pll_altera ;
; altera_pll.v                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_pll.v          ;            ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;            ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;            ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;            ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;            ;
; aglobal130.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;            ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;            ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;            ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;            ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;            ;
; db/altsyncram_art2.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/tmp/ACog/02_Altera/db/altsyncram_art2.tdf                            ;            ;
; ../01_Verilog/mem_cog_testport2.mif ; yes             ; Auto-Found Memory Initialization File  ; D:/tmp/ACog/01_Verilog/mem_cog_testport2.mif                            ;            ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1224                                                                                       ;
;                                             ;                                                                                            ;
; Combinational ALUT usage for logic          ; 1772                                                                                       ;
;     -- 7 input functions                    ; 81                                                                                         ;
;     -- 6 input functions                    ; 576                                                                                        ;
;     -- 5 input functions                    ; 286                                                                                        ;
;     -- 4 input functions                    ; 282                                                                                        ;
;     -- <=3 input functions                  ; 547                                                                                        ;
;                                             ;                                                                                            ;
; Dedicated logic registers                   ; 368                                                                                        ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 34                                                                                         ;
; Total MLAB memory bits                      ; 0                                                                                          ;
; Total block memory bits                     ; 16384                                                                                      ;
; Total DSP Blocks                            ; 0                                                                                          ;
; Total PLLs                                  ; 1                                                                                          ;
;     -- PLLs                                 ; 1                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 401                                                                                        ;
; Total fan-out                               ; 9983                                                                                       ;
; Average fan-out                             ; 4.39                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |AProp                                          ; 1772 (1)          ; 368 (0)      ; 16384             ; 0          ; 34   ; 0            ; |AProp                                                                                                                     ; work         ;
;    |ACog:cog0|                                  ; 1771 (0)          ; 368 (0)      ; 16384             ; 0          ; 0    ; 0            ; |AProp|ACog:cog0                                                                                                           ; work         ;
;       |acog_alu:alu|                            ; 1361 (666)        ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu                                                                                              ; work         ;
;          |acog_addsub:addsub|                   ; 244 (244)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub                                                                           ; work         ;
;          |acog_cmpsx:cmpsx|                     ; 66 (66)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_cmpsx:cmpsx                                                                             ; work         ;
;          |acog_logic:alogic|                    ; 51 (51)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_logic:alogic                                                                            ; work         ;
;          |acog_sum:sumxx|                       ; 74 (74)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|acog_sum:sumxx                                                                               ; work         ;
;          |barrel_rcl:rcl|                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_rcl:rcl                                                                               ; work         ;
;          |barrel_rev:rev|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_rev:rev                                                                               ; work         ;
;          |barrel_rol:rol|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_rol:rol                                                                               ; work         ;
;          |barrel_shl:shl|                       ; 26 (26)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_shl:shl                                                                               ; work         ;
;          |barrel_shr:shr|                       ; 229 (229)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_alu:alu|barrel_shr:shr                                                                               ; work         ;
;       |acog_id:idecode|                         ; 11 (11)           ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_id:idecode                                                                                           ; work         ;
;       |acog_mem:acog_mem|                       ; 346 (346)         ; 323 (323)    ; 16384             ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_mem:acog_mem                                                                                         ; work         ;
;          |cog_mem_altera:comb_2880|             ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_art2:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component|altsyncram_art2:auto_generated ; work         ;
;       |acog_seq:seq|                            ; 25 (25)           ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_seq:seq                                                                                              ; work         ;
;       |acog_wback:wback|                        ; 28 (28)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |AProp|ACog:cog0|acog_wback:wback                                                                                          ; work         ;
;    |pll_altera:comb_227|                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|pll_altera:comb_227                                                                                                 ; pll_altera   ;
;       |pll_altera_0002:pll_altera_inst|         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|pll_altera:comb_227|pll_altera_0002:pll_altera_inst                                                                 ; pll_altera   ;
;          |altera_pll:altera_pll_i|              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |AProp|pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i                                         ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; Name                                                                                                                           ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                 ;
+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component|altsyncram_art2:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; ../01_Verilog/mem_cog_testport2.mif ;
+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+----------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |AProp|ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880 ; D:/tmp/ACog/02_Altera/cog_mem_altera.v             ;
; Altera ; altera_pll   ; 13.0sp1 ; N/A          ; N/A          ; |AProp|pll_altera:comb_227                                  ; D:/tmp/ACog/02_Altera/pll_altera.v                 ;
; Altera ; altera_pll   ; 13.0    ; N/A          ; N/A          ; |AProp|pll_altera:comb_227|pll_altera_0002:pll_altera_inst  ; D:/tmp/ACog/02_Altera/pll_altera/pll_altera_0002.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+----------------------------------------------------+-----------------------------------------------------+
; Register name                                      ; Reason for Removal                                  ;
+----------------------------------------------------+-----------------------------------------------------+
; ACog:cog0|acog_mem:acog_mem|INB[0..31]             ; Stuck at GND due to stuck port data_in              ;
; ACog:cog0|acog_mem:acog_mem|s_data_neg_o[0]        ; Merged with ACog:cog0|acog_mem:acog_mem|s_data_o[0] ;
; ACog:cog0|acog_mem:acog_mem|latched_dest_addr[0]   ; Merged with ACog:cog0|acog_id:idecode|opcode_o[9]   ;
; ACog:cog0|acog_mem:acog_mem|latched_dest_addr[1]   ; Merged with ACog:cog0|acog_id:idecode|opcode_o[10]  ;
; ACog:cog0|acog_mem:acog_mem|latched_dest_addr[2]   ; Merged with ACog:cog0|acog_id:idecode|opcode_o[11]  ;
; ACog:cog0|acog_mem:acog_mem|latched_dest_addr[3]   ; Merged with ACog:cog0|acog_id:idecode|opcode_o[12]  ;
; ACog:cog0|acog_mem:acog_mem|latched_dest_addr[4]   ; Merged with ACog:cog0|acog_id:idecode|opcode_o[13]  ;
; ACog:cog0|acog_mem:acog_mem|latched_dest_addr[5]   ; Merged with ACog:cog0|acog_id:idecode|opcode_o[14]  ;
; ACog:cog0|acog_mem:acog_mem|latched_dest_addr[6]   ; Merged with ACog:cog0|acog_id:idecode|opcode_o[15]  ;
; ACog:cog0|acog_mem:acog_mem|latched_dest_addr[7]   ; Merged with ACog:cog0|acog_id:idecode|opcode_o[16]  ;
; ACog:cog0|acog_mem:acog_mem|latched_dest_addr[8]   ; Merged with ACog:cog0|acog_id:idecode|opcode_o[17]  ;
; ACog:cog0|acog_id:idecode|opcode_o[22]             ; Merged with ACog:cog0|acog_mem:acog_mem|latched_i   ;
; ACog:cog0|acog_mem:acog_mem|latched_source_addr[3] ; Merged with ACog:cog0|acog_id:idecode|opcode_o[3]   ;
; ACog:cog0|acog_mem:acog_mem|latched_source_addr[4] ; Merged with ACog:cog0|acog_id:idecode|opcode_o[4]   ;
; ACog:cog0|acog_mem:acog_mem|latched_source_addr[8] ; Merged with ACog:cog0|acog_id:idecode|opcode_o[8]   ;
; ACog:cog0|acog_mem:acog_mem|latched_source_addr[7] ; Merged with ACog:cog0|acog_id:idecode|opcode_o[7]   ;
; ACog:cog0|acog_mem:acog_mem|latched_source_addr[6] ; Merged with ACog:cog0|acog_id:idecode|opcode_o[6]   ;
; ACog:cog0|acog_mem:acog_mem|latched_source_addr[5] ; Merged with ACog:cog0|acog_id:idecode|opcode_o[5]   ;
; ACog:cog0|acog_mem:acog_mem|latched_source_addr[2] ; Merged with ACog:cog0|acog_id:idecode|opcode_o[2]   ;
; ACog:cog0|acog_mem:acog_mem|latched_source_addr[1] ; Merged with ACog:cog0|acog_id:idecode|opcode_o[1]   ;
; ACog:cog0|acog_mem:acog_mem|latched_source_addr[0] ; Merged with ACog:cog0|acog_id:idecode|opcode_o[0]   ;
; Total Number of Removed Registers = 52             ;                                                     ;
+----------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 368   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 329   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 10:1               ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |AProp|ACog:cog0|acog_wback:wback|pc[0]               ;
; 73:1               ; 2 bits    ; 96 LEs        ; 20 LEs               ; 76 LEs                 ; Yes        ; |AProp|ACog:cog0|acog_seq:seq|state[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AProp|ACog:cog0|acog_alu:alu|barrel_shl:shl|Mux5     ;
; 8:1                ; 31 bits   ; 155 LEs       ; 155 LEs              ; 0 LEs                  ; No         ; |AProp|ACog:cog0|acog_alu:alu|acog_logic:alogic|Mux22 ;
; 512:1              ; 32 bits   ; 10912 LEs     ; 96 LEs               ; 10816 LEs              ; No         ; |AProp|ACog:cog0|acog_mem:acog_mem|Selector49         ;
; 513:1              ; 9 bits    ; 3078 LEs      ; 54 LEs               ; 3024 LEs               ; No         ; |AProp|ACog:cog0|acog_mem:acog_mem|s_mux[3]           ;
; 513:1              ; 23 bits   ; 7866 LEs      ; 138 LEs              ; 7728 LEs               ; No         ; |AProp|ACog:cog0|acog_mem:acog_mem|s_mux[31]          ;
; 137:1              ; 2 bits    ; 182 LEs       ; 38 LEs               ; 144 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux13                   ;
; 138:1              ; 3 bits    ; 276 LEs       ; 60 LEs               ; 216 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux11                   ;
; 126:1              ; 4 bits    ; 336 LEs       ; 76 LEs               ; 260 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux25                   ;
; 126:1              ; 3 bits    ; 252 LEs       ; 60 LEs               ; 192 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux17                   ;
; 126:1              ; 3 bits    ; 252 LEs       ; 57 LEs               ; 195 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux30                   ;
; 127:1              ; 3 bits    ; 252 LEs       ; 60 LEs               ; 192 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux21                   ;
; 127:1              ; 4 bits    ; 336 LEs       ; 84 LEs               ; 252 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux7                    ;
; 127:1              ; 3 bits    ; 252 LEs       ; 63 LEs               ; 189 LEs                ; No         ; |AProp|ACog:cog0|acog_alu:alu|Mux2                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component|altsyncram_art2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------+----------------------------------------------------------------------+
; Parameter Name                       ; Value      ; Type                                                                 ;
+--------------------------------------+------------+----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz   ; String                                                               ;
; fractional_vco_multiplier            ; false      ; String                                                               ;
; pll_type                             ; General    ; String                                                               ;
; pll_subtype                          ; General    ; String                                                               ;
; number_of_clocks                     ; 1          ; Signed Integer                                                       ;
; operation_mode                       ; normal     ; String                                                               ;
; deserialization_factor               ; 4          ; Signed Integer                                                       ;
; data_rate                            ; 0          ; Signed Integer                                                       ;
; sim_additional_refclk_cycles_to_lock ; 0          ; Signed Integer                                                       ;
; output_clock_frequency0              ; 80.0 MHz   ; String                                                               ;
; phase_shift0                         ; 0 ps       ; String                                                               ;
; duty_cycle0                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency1              ; 0 MHz      ; String                                                               ;
; phase_shift1                         ; 0 ps       ; String                                                               ;
; duty_cycle1                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency2              ; 0 MHz      ; String                                                               ;
; phase_shift2                         ; 0 ps       ; String                                                               ;
; duty_cycle2                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency3              ; 0 MHz      ; String                                                               ;
; phase_shift3                         ; 0 ps       ; String                                                               ;
; duty_cycle3                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency4              ; 0 MHz      ; String                                                               ;
; phase_shift4                         ; 0 ps       ; String                                                               ;
; duty_cycle4                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency5              ; 0 MHz      ; String                                                               ;
; phase_shift5                         ; 0 ps       ; String                                                               ;
; duty_cycle5                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency6              ; 0 MHz      ; String                                                               ;
; phase_shift6                         ; 0 ps       ; String                                                               ;
; duty_cycle6                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency7              ; 0 MHz      ; String                                                               ;
; phase_shift7                         ; 0 ps       ; String                                                               ;
; duty_cycle7                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency8              ; 0 MHz      ; String                                                               ;
; phase_shift8                         ; 0 ps       ; String                                                               ;
; duty_cycle8                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency9              ; 0 MHz      ; String                                                               ;
; phase_shift9                         ; 0 ps       ; String                                                               ;
; duty_cycle9                          ; 50         ; Signed Integer                                                       ;
; output_clock_frequency10             ; 0 MHz      ; String                                                               ;
; phase_shift10                        ; 0 ps       ; String                                                               ;
; duty_cycle10                         ; 50         ; Signed Integer                                                       ;
; output_clock_frequency11             ; 0 MHz      ; String                                                               ;
; phase_shift11                        ; 0 ps       ; String                                                               ;
; duty_cycle11                         ; 50         ; Signed Integer                                                       ;
; output_clock_frequency12             ; 0 MHz      ; String                                                               ;
; phase_shift12                        ; 0 ps       ; String                                                               ;
; duty_cycle12                         ; 50         ; Signed Integer                                                       ;
; output_clock_frequency13             ; 0 MHz      ; String                                                               ;
; phase_shift13                        ; 0 ps       ; String                                                               ;
; duty_cycle13                         ; 50         ; Signed Integer                                                       ;
; output_clock_frequency14             ; 0 MHz      ; String                                                               ;
; phase_shift14                        ; 0 ps       ; String                                                               ;
; duty_cycle14                         ; 50         ; Signed Integer                                                       ;
; output_clock_frequency15             ; 0 MHz      ; String                                                               ;
; phase_shift15                        ; 0 ps       ; String                                                               ;
; duty_cycle15                         ; 50         ; Signed Integer                                                       ;
; output_clock_frequency16             ; 0 MHz      ; String                                                               ;
; phase_shift16                        ; 0 ps       ; String                                                               ;
; duty_cycle16                         ; 50         ; Signed Integer                                                       ;
; output_clock_frequency17             ; 0 MHz      ; String                                                               ;
; phase_shift17                        ; 0 ps       ; String                                                               ;
; duty_cycle17                         ; 50         ; Signed Integer                                                       ;
; m_cnt_hi_div                         ; 1          ; Signed Integer                                                       ;
; m_cnt_lo_div                         ; 1          ; Signed Integer                                                       ;
; m_cnt_bypass_en                      ; false      ; String                                                               ;
; m_cnt_odd_div_duty_en                ; false      ; String                                                               ;
; n_cnt_hi_div                         ; 1          ; Signed Integer                                                       ;
; n_cnt_lo_div                         ; 1          ; Signed Integer                                                       ;
; n_cnt_bypass_en                      ; false      ; String                                                               ;
; n_cnt_odd_div_duty_en                ; false      ; String                                                               ;
; c_cnt_hi_div0                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div0                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en0                     ; false      ; String                                                               ;
; c_cnt_in_src0                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en0               ; false      ; String                                                               ;
; c_cnt_prst0                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst0                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div1                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div1                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en1                     ; false      ; String                                                               ;
; c_cnt_in_src1                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en1               ; false      ; String                                                               ;
; c_cnt_prst1                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst1                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div2                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div2                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en2                     ; false      ; String                                                               ;
; c_cnt_in_src2                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en2               ; false      ; String                                                               ;
; c_cnt_prst2                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst2                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div3                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div3                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en3                     ; false      ; String                                                               ;
; c_cnt_in_src3                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en3               ; false      ; String                                                               ;
; c_cnt_prst3                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst3                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div4                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div4                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en4                     ; false      ; String                                                               ;
; c_cnt_in_src4                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en4               ; false      ; String                                                               ;
; c_cnt_prst4                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst4                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div5                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div5                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en5                     ; false      ; String                                                               ;
; c_cnt_in_src5                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en5               ; false      ; String                                                               ;
; c_cnt_prst5                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst5                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div6                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div6                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en6                     ; false      ; String                                                               ;
; c_cnt_in_src6                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en6               ; false      ; String                                                               ;
; c_cnt_prst6                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst6                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div7                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div7                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en7                     ; false      ; String                                                               ;
; c_cnt_in_src7                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en7               ; false      ; String                                                               ;
; c_cnt_prst7                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst7                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div8                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div8                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en8                     ; false      ; String                                                               ;
; c_cnt_in_src8                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en8               ; false      ; String                                                               ;
; c_cnt_prst8                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst8                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div9                        ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div9                        ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en9                     ; false      ; String                                                               ;
; c_cnt_in_src9                        ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en9               ; false      ; String                                                               ;
; c_cnt_prst9                          ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst9                   ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div10                       ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div10                       ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en10                    ; false      ; String                                                               ;
; c_cnt_in_src10                       ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en10              ; false      ; String                                                               ;
; c_cnt_prst10                         ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst10                  ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div11                       ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div11                       ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en11                    ; false      ; String                                                               ;
; c_cnt_in_src11                       ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en11              ; false      ; String                                                               ;
; c_cnt_prst11                         ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst11                  ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div12                       ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div12                       ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en12                    ; false      ; String                                                               ;
; c_cnt_in_src12                       ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en12              ; false      ; String                                                               ;
; c_cnt_prst12                         ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst12                  ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div13                       ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div13                       ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en13                    ; false      ; String                                                               ;
; c_cnt_in_src13                       ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en13              ; false      ; String                                                               ;
; c_cnt_prst13                         ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst13                  ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div14                       ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div14                       ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en14                    ; false      ; String                                                               ;
; c_cnt_in_src14                       ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en14              ; false      ; String                                                               ;
; c_cnt_prst14                         ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst14                  ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div15                       ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div15                       ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en15                    ; false      ; String                                                               ;
; c_cnt_in_src15                       ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en15              ; false      ; String                                                               ;
; c_cnt_prst15                         ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst15                  ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div16                       ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div16                       ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en16                    ; false      ; String                                                               ;
; c_cnt_in_src16                       ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en16              ; false      ; String                                                               ;
; c_cnt_prst16                         ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst16                  ; 0          ; Signed Integer                                                       ;
; c_cnt_hi_div17                       ; 1          ; Signed Integer                                                       ;
; c_cnt_lo_div17                       ; 1          ; Signed Integer                                                       ;
; c_cnt_bypass_en17                    ; false      ; String                                                               ;
; c_cnt_in_src17                       ; ph_mux_clk ; String                                                               ;
; c_cnt_odd_div_duty_en17              ; false      ; String                                                               ;
; c_cnt_prst17                         ; 1          ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst17                  ; 0          ; Signed Integer                                                       ;
; pll_vco_div                          ; 1          ; Signed Integer                                                       ;
; pll_output_clk_frequency             ; 0 MHz      ; String                                                               ;
; pll_cp_current                       ; 0          ; Signed Integer                                                       ;
; pll_bwctrl                           ; 0          ; Signed Integer                                                       ;
; pll_fractional_division              ; 1          ; Signed Integer                                                       ;
; pll_fractional_cout                  ; 24         ; Signed Integer                                                       ;
; pll_dsm_out_sel                      ; 1st_order  ; String                                                               ;
; mimic_fbclk_type                     ; gclk       ; String                                                               ;
; pll_fbclk_mux_1                      ; glb        ; String                                                               ;
; pll_fbclk_mux_2                      ; fb_1       ; String                                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk ; String                                                               ;
; refclk1_frequency                    ; 0 MHz      ; String                                                               ;
; pll_clkin_0_src                      ; clk_0      ; String                                                               ;
; pll_clkin_1_src                      ; clk_0      ; String                                                               ;
; pll_clk_loss_sw_en                   ; false      ; String                                                               ;
; pll_auto_clk_sw_en                   ; false      ; String                                                               ;
; pll_manu_clk_sw_en                   ; false      ; String                                                               ;
; pll_clk_sw_dly                       ; 0          ; Signed Integer                                                       ;
+--------------------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                   ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                     ; Untyped                                                ;
; WIDTH_A                            ; 32                                  ; Signed Integer                                         ;
; WIDTHAD_A                          ; 9                                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 512                                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                ;
; WIDTH_B                            ; 32                                  ; Signed Integer                                         ;
; WIDTHAD_B                          ; 9                                   ; Signed Integer                                         ;
; NUMWORDS_B                         ; 512                                 ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK0                              ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                              ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                              ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Signed Integer                                         ;
; RAM_BLOCK_TYPE                     ; M10K                                ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                ;
; INIT_FILE                          ; ../01_Verilog/mem_cog_testport2.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                              ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                              ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_art2                     ; Untyped                                                ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                    ;
; Entity Instance                           ; ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACog:cog0|acog_alu:alu"                                                                                                                             ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d_is_zero_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                         ;
; wren_a ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACog:cog0"                                                                                                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; port_b_in    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; port_b_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; port_b_dir_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll_altera:comb_227"     ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; rst    ; Input  ; Info     ; Stuck at GND           ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 20 16:34:50 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AProp -c AProp_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/aprop.v
    Info (12023): Found entity 1: AProp
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_wback.v
    Info (12023): Found entity 1: acog_wback
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_seq.v
    Info (12023): Found entity 1: acog_seq
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_mem.v
    Info (12023): Found entity 1: acog_mem
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_if.v
    Info (12023): Found entity 1: acog_if
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_id.v
    Info (12023): Found entity 1: acog_id
Info (12021): Found 0 design units, including 0 entities, in source file /tmp/acog/01_verilog/acog_defs.v
Info (12021): Found 13 design units, including 13 entities, in source file /tmp/acog/01_verilog/acog_alu.v
    Info (12023): Found entity 1: acog_alu
    Info (12023): Found entity 2: acog_sum
    Info (12023): Found entity 3: acog_logic
    Info (12023): Found entity 4: acog_addsub
    Info (12023): Found entity 5: acog_cmpsx
    Info (12023): Found entity 6: acog_parity
    Info (12023): Found entity 7: barrel_rev
    Info (12023): Found entity 8: barrel_rcl
    Info (12023): Found entity 9: barrel_rcr
    Info (12023): Found entity 10: barrel_rol
    Info (12023): Found entity 11: barrel_ror
    Info (12023): Found entity 12: barrel_shl
    Info (12023): Found entity 13: barrel_shr
Info (12021): Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog.v
    Info (12023): Found entity 1: ACog
Info (12021): Found 1 design units, including 1 entities, in source file cog_mem_altera.v
    Info (12023): Found entity 1: cog_mem_altera
Info (12021): Found 1 design units, including 1 entities, in source file pll_altera.v
    Info (12023): Found entity 1: pll_altera
Info (12021): Found 1 design units, including 1 entities, in source file pll_altera/pll_altera_0002.v
    Info (12023): Found entity 1: pll_altera_0002
Critical Warning (10846): Verilog HDL Instantiation warning at aprop.v(119): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at acog_mem.v(191): instance has no name
Info (12127): Elaborating entity "AProp" for the top level hierarchy
Info (12128): Elaborating entity "pll_altera" for hierarchy "pll_altera:comb_227"
Info (12128): Elaborating entity "pll_altera_0002" for hierarchy "pll_altera:comb_227|pll_altera_0002:pll_altera_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(395): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(397): object "gnd" assigned a value but never read
Info (12130): Elaborated megafunction instantiation "pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "80.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ACog" for hierarchy "ACog:cog0"
Info (10648): Verilog HDL Display System Task info at acog.v(159): PC. .OPCODE. : ...D.... ...S.... CZ = ...Q.... CZ
Info (12128): Elaborating entity "acog_mem" for hierarchy "ACog:cog0|acog_mem:acog_mem"
Warning (10270): Verilog HDL Case Statement warning at acog_mem.v(124): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at acog_mem.v(141): incomplete case statement has no default case item
Info (12128): Elaborating entity "cog_mem_altera" for hierarchy "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../01_Verilog/mem_cog_testport2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_art2.tdf
    Info (12023): Found entity 1: altsyncram_art2
Info (12128): Elaborating entity "altsyncram_art2" for hierarchy "ACog:cog0|acog_mem:acog_mem|cog_mem_altera:comb_2880|altsyncram:altsyncram_component|altsyncram_art2:auto_generated"
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (8) in the Memory Initialization File "D:/tmp/ACog/01_Verilog/mem_cog_testport2.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "acog_seq" for hierarchy "ACog:cog0|acog_seq:seq"
Info (12128): Elaborating entity "acog_if" for hierarchy "ACog:cog0|acog_if:ifetch"
Info (12128): Elaborating entity "acog_id" for hierarchy "ACog:cog0|acog_id:idecode"
Info (12128): Elaborating entity "acog_wback" for hierarchy "ACog:cog0|acog_wback:wback"
Info (12128): Elaborating entity "acog_alu" for hierarchy "ACog:cog0|acog_alu:alu"
Warning (10270): Verilog HDL Case Statement warning at acog_alu.v(93): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at acog_alu.v(134): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at acog_alu.v(170): incomplete case statement has no default case item
Info (12128): Elaborating entity "acog_addsub" for hierarchy "ACog:cog0|acog_alu:alu|acog_addsub:addsub"
Warning (10230): Verilog HDL assignment warning at acog_alu.v(303): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at acog_alu.v(306): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at acog_alu.v(307): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at acog_alu.v(309): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at acog_alu.v(312): truncated value with size 33 to match size of target (32)
Warning (10270): Verilog HDL Case Statement warning at acog_alu.v(301): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at acog_alu.v(319): truncated value with size 32 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at acog_alu.v(320): incomplete case statement has no default case item
Info (12128): Elaborating entity "acog_cmpsx" for hierarchy "ACog:cog0|acog_alu:alu|acog_cmpsx:cmpsx"
Info (12128): Elaborating entity "acog_logic" for hierarchy "ACog:cog0|acog_alu:alu|acog_logic:alogic"
Info (12128): Elaborating entity "barrel_rcl" for hierarchy "ACog:cog0|acog_alu:alu|barrel_rcl:rcl"
Info (12128): Elaborating entity "barrel_rcr" for hierarchy "ACog:cog0|acog_alu:alu|barrel_rcr:rcr"
Info (12128): Elaborating entity "barrel_rol" for hierarchy "ACog:cog0|acog_alu:alu|barrel_rol:rol"
Info (12128): Elaborating entity "barrel_ror" for hierarchy "ACog:cog0|acog_alu:alu|barrel_ror:ror"
Info (12128): Elaborating entity "barrel_shl" for hierarchy "ACog:cog0|acog_alu:alu|barrel_shl:shl"
Info (12128): Elaborating entity "barrel_shr" for hierarchy "ACog:cog0|acog_alu:alu|barrel_shr:shr"
Info (12128): Elaborating entity "barrel_rev" for hierarchy "ACog:cog0|acog_alu:alu|barrel_rev:rev"
Info (12128): Elaborating entity "acog_sum" for hierarchy "ACog:cog0|acog_alu:alu|acog_sum:sumxx"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ACog:cog0|acog_alu:alu|barrel_shr:shr|Ram0" is uninferred due to inappropriate RAM size
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Info (21057): Implemented 2112 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 2045 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 515 megabytes
    Info: Processing ended: Thu Mar 20 16:35:15 2014
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:25


