#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu May 18 11:55:33 2023
# Process ID: 10825
# Log file: /home/nourhan/Documents/AccDNN/build/ips_prj/vio_0_example/vivado.log
# Journal file: /home/nourhan/Documents/AccDNN/build/ips_prj/vio_0_example/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /home/nourhan/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/home/nourhan/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/nourhan/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0_ex.tcl
# set srcIpDir "/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0"
# create_project -name vio_0_example -force
create_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:05 . Memory (MB): peak = 4802.922 ; gain = 45.418
# set_property part xc7z020clg400-1 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# import_ip -files [list [file join $srcIpDir vio_0.xci]] -name vio_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nourhan/Vivado/2013.4/data/ip'.
import_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4967.164 ; gain = 0.000
# reset_target {example} [get_ips vio_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target [_filter_supported_targets {instantiation_template synthesis simulation} [get_ips vio_0]] [get_ips vio_0]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'vio_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'vio_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'vio_0'. Target already exists and is up to date.
# add_files -scan_for_includes -fileset [current_fileset] \
#   [list [file join $srcIpDir example_vio_0.v]]
# add_files -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir example_vio_0.xdc]]
INFO: [Designutils 20-336] INTERNAL UCF: Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# import_files
# set_property TOP [lindex [find_top] 0] [current_fileset]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set dfile /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/oepdone.txt
# set doneFile [open $dfile w]
# puts $doneFile "Open Example Project DONE"
# close $doneFile
