#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov  9 15:28:21 2020
# Process ID: 9340
# Current directory: D:/SSC-LAB/ProiectBun
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17532 D:\SSC-LAB\ProiectBun\ProiectBun.xpr
# Log file: D:/SSC-LAB/ProiectBun/vivado.log
# Journal file: D:/SSC-LAB/ProiectBun\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SSC-LAB/ProiectBun/ProiectBun.xpr
INFO: [Project 1-313] Project file moved from 'E:/XilinxProjects/ProiectBun' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/Zoican Denis/Desktop/slack.bin.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/Zoican Denis/Desktop/m128.bin.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/Zoican Denis/Desktop/alex.bin.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/Zoican Denis/Desktop/amongUs.bin.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1024.023 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{c:/Users/Zoican Denis/Desktop/alex.bin.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{c:/Users/Zoican Denis/Desktop/slack.bin.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Zoican Denis/Desktop/alex.bin.coe} {c:/Users/Zoican Denis/Desktop/slack.bin.coe}}
update_files -from_files C:/Users/catal/OneDrive/Desktop/amongUs.bin.coe -to_files {{c:/Users/Zoican Denis/Desktop/amongUs.bin.coe}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'c:/Users/Zoican Denis/Desktop/amongUs.bin.coe' with file 'C:/Users/catal/OneDrive/Desktop/amongUs.bin.coe'.
export_ip_user_files -of_objects  [get_files {{c:/Users/Zoican Denis/Desktop/m128.bin.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Zoican Denis/Desktop/m128.bin.coe}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/xilinx/Vivado/2020.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'blk_mem_gen_0'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'blk_mem_gen_0'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
export_ip_user_files -of_objects  [get_files D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter/mem_filter.xci] -no_script -reset -force -quiet
remove_files  D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter/mem_filter.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mem_filter -dir d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mem_filter} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {24} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips mem_filter]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mem_filter' to 'mem_filter' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mem_filter'...
generate_target all [get_files  d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem_filter'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mem_filter'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mem_filter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mem_filter'...
catch { config_ip_cache -export [get_ips -all mem_filter] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mem_filter, cache-ID = e5a157360e4b02df; cache size = 14.660 MB.
export_ip_user_files -of_objects [get_files d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter.xci'
export_simulation -of_objects [get_files d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter.xci] -directory D:/SSC-LAB/ProiectBun/ProiectBun.ip_user_files/sim_scripts -ip_user_files_dir D:/SSC-LAB/ProiectBun/ProiectBun.ip_user_files -ipstatic_source_dir D:/SSC-LAB/ProiectBun/ProiectBun.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/modelsim} {questa=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/questa} {riviera=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/riviera} {activehdl=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci
update_files -from_files D:/SSC-LAB/ProiectBun/amongUs.bin.coe -to_files C:/Users/catal/OneDrive/Desktop/amongUs.bin.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/catal/OneDrive/Desktop/amongUs.bin.coe' with file 'D:/SSC-LAB/ProiectBun/amongUs.bin.coe'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/SSC-LAB/ProiectBun/amongUs.bin.coe' provided. It will be converted relative to IP Instance files '../../../../amongUs.bin.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {24} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/SSC-LAB/ProiectBun/amongUs.bin.coe} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/SSC-LAB/ProiectBun/amongUs.bin.coe' provided. It will be converted relative to IP Instance files '../../../../amongUs.bin.coe'
generate_target {instantiation_template} [get_files d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 2
[Mon Nov  9 15:37:18 2020] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/SSC-LAB/ProiectBun/ProiectBun.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci] -directory D:/SSC-LAB/ProiectBun/ProiectBun.ip_user_files/sim_scripts -ip_user_files_dir D:/SSC-LAB/ProiectBun/ProiectBun.ip_user_files -ipstatic_source_dir D:/SSC-LAB/ProiectBun/ProiectBun.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/modelsim} {questa=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/questa} {riviera=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/riviera} {activehdl=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter.xci' is already up-to-date
[Mon Nov  9 15:41:36 2020] Launched synth_1...
Run output will be captured here: D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/runme.log
[Mon Nov  9 15:41:37 2020] Launched impl_1...
Run output will be captured here: D:/SSC-LAB/ProiectBun/ProiectBun.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/SSC-LAB/ProiectBun/image.bin.coe' provided. It will be converted relative to IP Instance files '../../../../image.bin.coe'
set_property -dict [list CONFIG.Coe_File {D:/SSC-LAB/ProiectBun/image.bin.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/SSC-LAB/ProiectBun/image.bin.coe' provided. It will be converted relative to IP Instance files '../../../../image.bin.coe'
generate_target all [get_files  d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/SSC-LAB/ProiectBun/ProiectBun.runs/blk_mem_gen_0_synth_1

launch_runs blk_mem_gen_0_synth_1 -jobs 2
[Mon Nov  9 15:43:31 2020] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/SSC-LAB/ProiectBun/ProiectBun.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci] -directory D:/SSC-LAB/ProiectBun/ProiectBun.ip_user_files/sim_scripts -ip_user_files_dir D:/SSC-LAB/ProiectBun/ProiectBun.ip_user_files -ipstatic_source_dir D:/SSC-LAB/ProiectBun/ProiectBun.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/modelsim} {questa=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/questa} {riviera=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/riviera} {activehdl=D:/SSC-LAB/ProiectBun/ProiectBun.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter.xci' is already up-to-date
[Mon Nov  9 16:03:32 2020] Launched synth_1...
Run output will be captured here: D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/runme.log
[Mon Nov  9 16:03:32 2020] Launched impl_1...
Run output will be captured here: D:/SSC-LAB/ProiectBun/ProiectBun.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1037.359 ; gain = 8.746
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A759F2A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2354.660 ; gain = 1317.301
set_property PROGRAM.FILE {D:/SSC-LAB/ProiectBun/ProiectBun.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/SSC-LAB/ProiectBun/ProiectBun.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/SSC-LAB/ProiectBun/ProiectBun.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/SSC-LAB/ProiectBun/ProiectBun.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A759F2A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 16:11:34 2020...
