
PrototypeSwerveDrive.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000be  00800200  00002364  000023f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002364  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000027  008002be  008002be  000024b6  2**0
                  ALLOC
  3 .stab         00001c50  00000000  00000000  000024b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000068a  00000000  00000000  00004108  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000020  00000000  00000000  00004792  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000025d  00000000  00000000  000047b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001545  00000000  00000000  00004a0f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000044c  00000000  00000000  00005f54  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001323  00000000  00000000  000063a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  000076c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000977  00000000  00000000  000078a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000e89  00000000  00000000  0000821b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 0000007c  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000000c0  00000000  00000000  00009120  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__ctors_end>
       4:	0c 94 11 07 	jmp	0xe22	; 0xe22 <__vector_1>
       8:	0c 94 3c 07 	jmp	0xe78	; 0xe78 <__vector_2>
       c:	0c 94 67 07 	jmp	0xece	; 0xece <__vector_3>
      10:	0c 94 92 07 	jmp	0xf24	; 0xf24 <__vector_4>
      14:	0c 94 bd 07 	jmp	0xf7a	; 0xf7a <__vector_5>
      18:	0c 94 e8 07 	jmp	0xfd0	; 0xfd0 <__vector_6>
      1c:	0c 94 13 08 	jmp	0x1026	; 0x1026 <__vector_7>
      20:	0c 94 3e 08 	jmp	0x107c	; 0x107c <__vector_8>
      24:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      28:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      2c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      30:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      34:	0c 94 16 05 	jmp	0xa2c	; 0xa2c <__vector_13>
      38:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      3c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      40:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      44:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      48:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      4c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      50:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      54:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      58:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      5c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      60:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      64:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      68:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      6c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      70:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      74:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      78:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      7c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      80:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      84:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      88:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      8c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      90:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      94:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      98:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      9c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      a0:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      a4:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      a8:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      ac:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      b0:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      b4:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      b8:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      bc:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      c0:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      c4:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      c8:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      cc:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      d0:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      d4:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      d8:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      dc:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      e0:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>

000000e4 <__ctors_start>:
      e4:	81 0f       	add	r24, r17

000000e6 <__ctors_end>:
      e6:	11 24       	eor	r1, r1
      e8:	1f be       	out	0x3f, r1	; 63
      ea:	cf ef       	ldi	r28, 0xFF	; 255
      ec:	d1 e2       	ldi	r29, 0x21	; 33
      ee:	de bf       	out	0x3e, r29	; 62
      f0:	cd bf       	out	0x3d, r28	; 61
      f2:	00 e0       	ldi	r16, 0x00	; 0
      f4:	0c bf       	out	0x3c, r16	; 60

000000f6 <__do_copy_data>:
      f6:	12 e0       	ldi	r17, 0x02	; 2
      f8:	a0 e0       	ldi	r26, 0x00	; 0
      fa:	b2 e0       	ldi	r27, 0x02	; 2
      fc:	e4 e6       	ldi	r30, 0x64	; 100
      fe:	f3 e2       	ldi	r31, 0x23	; 35
     100:	00 e0       	ldi	r16, 0x00	; 0
     102:	0b bf       	out	0x3b, r16	; 59
     104:	02 c0       	rjmp	.+4      	; 0x10a <__do_copy_data+0x14>
     106:	07 90       	elpm	r0, Z+
     108:	0d 92       	st	X+, r0
     10a:	ae 3b       	cpi	r26, 0xBE	; 190
     10c:	b1 07       	cpc	r27, r17
     10e:	d9 f7       	brne	.-10     	; 0x106 <__do_copy_data+0x10>

00000110 <__do_clear_bss>:
     110:	12 e0       	ldi	r17, 0x02	; 2
     112:	ae eb       	ldi	r26, 0xBE	; 190
     114:	b2 e0       	ldi	r27, 0x02	; 2
     116:	01 c0       	rjmp	.+2      	; 0x11a <.do_clear_bss_start>

00000118 <.do_clear_bss_loop>:
     118:	1d 92       	st	X+, r1

0000011a <.do_clear_bss_start>:
     11a:	a5 3e       	cpi	r26, 0xE5	; 229
     11c:	b1 07       	cpc	r27, r17
     11e:	e1 f7       	brne	.-8      	; 0x118 <.do_clear_bss_loop>

00000120 <__do_global_ctors>:
     120:	10 e0       	ldi	r17, 0x00	; 0
     122:	00 e0       	ldi	r16, 0x00	; 0
     124:	c6 ee       	ldi	r28, 0xE6	; 230
     126:	d0 e0       	ldi	r29, 0x00	; 0
     128:	40 e0       	ldi	r20, 0x00	; 0
     12a:	06 c0       	rjmp	.+12     	; 0x138 <__do_global_ctors+0x18>
     12c:	22 97       	sbiw	r28, 0x02	; 2
     12e:	41 09       	sbc	r20, r1
     130:	fe 01       	movw	r30, r28
     132:	4b bf       	out	0x3b, r20	; 59
     134:	0e 94 ac 11 	call	0x2358	; 0x2358 <__tablejump_elpm__>
     138:	c4 3e       	cpi	r28, 0xE4	; 228
     13a:	d1 07       	cpc	r29, r17
     13c:	40 07       	cpc	r20, r16
     13e:	b1 f7       	brne	.-20     	; 0x12c <__do_global_ctors+0xc>
     140:	0e 94 7c 0f 	call	0x1ef8	; 0x1ef8 <main>
     144:	0c 94 b0 11 	jmp	0x2360	; 0x2360 <_exit>

00000148 <__bad_interrupt>:
     148:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000014c <_Z7pinModehh>:
//Functions:

void pinMode(uint8_t pInno,uint8_t mOde)
{
	int l;
  	if(mOde==0)
     14c:	66 23       	and	r22, r22
     14e:	09 f0       	breq	.+2      	; 0x152 <_Z7pinModehh+0x6>
     150:	b8 c0       	rjmp	.+368    	; 0x2c2 <_Z7pinModehh+0x176>
    {
    	switch(d[pInno]){
     152:	90 e0       	ldi	r25, 0x00	; 0
     154:	fc 01       	movw	r30, r24
     156:	e8 58       	subi	r30, 0x88	; 136
     158:	fd 4f       	sbci	r31, 0xFD	; 253
     15a:	20 81       	ld	r18, Z
     15c:	25 36       	cpi	r18, 0x65	; 101
     15e:	09 f4       	brne	.+2      	; 0x162 <_Z7pinModehh+0x16>
     160:	50 c0       	rjmp	.+160    	; 0x202 <_Z7pinModehh+0xb6>
     162:	26 36       	cpi	r18, 0x66	; 102
     164:	40 f4       	brcc	.+16     	; 0x176 <_Z7pinModehh+0x2a>
     166:	23 36       	cpi	r18, 0x63	; 99
     168:	41 f1       	breq	.+80     	; 0x1ba <_Z7pinModehh+0x6e>
     16a:	24 36       	cpi	r18, 0x64	; 100
     16c:	c0 f5       	brcc	.+112    	; 0x1de <_Z7pinModehh+0x92>
     16e:	22 36       	cpi	r18, 0x62	; 98
     170:	09 f0       	breq	.+2      	; 0x174 <_Z7pinModehh+0x28>
     172:	5e c1       	rjmp	.+700    	; 0x430 <_Z7pinModehh+0x2e4>
     174:	10 c0       	rjmp	.+32     	; 0x196 <_Z7pinModehh+0x4a>
     176:	28 36       	cpi	r18, 0x68	; 104
     178:	09 f4       	brne	.+2      	; 0x17c <_Z7pinModehh+0x30>
     17a:	67 c0       	rjmp	.+206    	; 0x24a <_Z7pinModehh+0xfe>
     17c:	29 36       	cpi	r18, 0x69	; 105
     17e:	20 f4       	brcc	.+8      	; 0x188 <_Z7pinModehh+0x3c>
     180:	27 36       	cpi	r18, 0x67	; 103
     182:	09 f0       	breq	.+2      	; 0x186 <_Z7pinModehh+0x3a>
     184:	55 c1       	rjmp	.+682    	; 0x430 <_Z7pinModehh+0x2e4>
     186:	4f c0       	rjmp	.+158    	; 0x226 <_Z7pinModehh+0xda>
     188:	2a 36       	cpi	r18, 0x6A	; 106
     18a:	09 f4       	brne	.+2      	; 0x18e <_Z7pinModehh+0x42>
     18c:	72 c0       	rjmp	.+228    	; 0x272 <_Z7pinModehh+0x126>
     18e:	2c 36       	cpi	r18, 0x6C	; 108
     190:	09 f0       	breq	.+2      	; 0x194 <_Z7pinModehh+0x48>
     192:	4e c1       	rjmp	.+668    	; 0x430 <_Z7pinModehh+0x2e4>
     194:	82 c0       	rjmp	.+260    	; 0x29a <_Z7pinModehh+0x14e>

          	case'b':
                  DDRB&=~(1<<c[pInno]);
     196:	24 b1       	in	r18, 0x04	; 4
     198:	fc 01       	movw	r30, r24
     19a:	ee 0f       	add	r30, r30
     19c:	ff 1f       	adc	r31, r31
     19e:	e0 50       	subi	r30, 0x00	; 0
     1a0:	fe 4f       	sbci	r31, 0xFE	; 254
     1a2:	81 e0       	ldi	r24, 0x01	; 1
     1a4:	90 e0       	ldi	r25, 0x00	; 0
     1a6:	00 80       	ld	r0, Z
     1a8:	02 c0       	rjmp	.+4      	; 0x1ae <_Z7pinModehh+0x62>
     1aa:	88 0f       	add	r24, r24
     1ac:	99 1f       	adc	r25, r25
     1ae:	0a 94       	dec	r0
     1b0:	e2 f7       	brpl	.-8      	; 0x1aa <_Z7pinModehh+0x5e>
     1b2:	80 95       	com	r24
     1b4:	82 23       	and	r24, r18
     1b6:	84 b9       	out	0x04, r24	; 4
		           break;
     1b8:	08 95       	ret
          	case'c':
                 DDRC&=~(1<<c[pInno]);
     1ba:	27 b1       	in	r18, 0x07	; 7
     1bc:	fc 01       	movw	r30, r24
     1be:	ee 0f       	add	r30, r30
     1c0:	ff 1f       	adc	r31, r31
     1c2:	e0 50       	subi	r30, 0x00	; 0
     1c4:	fe 4f       	sbci	r31, 0xFE	; 254
     1c6:	81 e0       	ldi	r24, 0x01	; 1
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	00 80       	ld	r0, Z
     1cc:	02 c0       	rjmp	.+4      	; 0x1d2 <_Z7pinModehh+0x86>
     1ce:	88 0f       	add	r24, r24
     1d0:	99 1f       	adc	r25, r25
     1d2:	0a 94       	dec	r0
     1d4:	e2 f7       	brpl	.-8      	; 0x1ce <_Z7pinModehh+0x82>
     1d6:	80 95       	com	r24
     1d8:	82 23       	and	r24, r18
     1da:	87 b9       	out	0x07, r24	; 7
		          break;
     1dc:	08 95       	ret
          	case'd':
                 DDRD&=~(1<<c[pInno]);
     1de:	2a b1       	in	r18, 0x0a	; 10
     1e0:	fc 01       	movw	r30, r24
     1e2:	ee 0f       	add	r30, r30
     1e4:	ff 1f       	adc	r31, r31
     1e6:	e0 50       	subi	r30, 0x00	; 0
     1e8:	fe 4f       	sbci	r31, 0xFE	; 254
     1ea:	81 e0       	ldi	r24, 0x01	; 1
     1ec:	90 e0       	ldi	r25, 0x00	; 0
     1ee:	00 80       	ld	r0, Z
     1f0:	02 c0       	rjmp	.+4      	; 0x1f6 <_Z7pinModehh+0xaa>
     1f2:	88 0f       	add	r24, r24
     1f4:	99 1f       	adc	r25, r25
     1f6:	0a 94       	dec	r0
     1f8:	e2 f7       	brpl	.-8      	; 0x1f2 <_Z7pinModehh+0xa6>
     1fa:	80 95       	com	r24
     1fc:	82 23       	and	r24, r18
     1fe:	8a b9       	out	0x0a, r24	; 10
		          break;
     200:	08 95       	ret
	      	case'e':
                  DDRE&=~(1<<c[pInno]);
     202:	2d b1       	in	r18, 0x0d	; 13
     204:	fc 01       	movw	r30, r24
     206:	ee 0f       	add	r30, r30
     208:	ff 1f       	adc	r31, r31
     20a:	e0 50       	subi	r30, 0x00	; 0
     20c:	fe 4f       	sbci	r31, 0xFE	; 254
     20e:	81 e0       	ldi	r24, 0x01	; 1
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	00 80       	ld	r0, Z
     214:	02 c0       	rjmp	.+4      	; 0x21a <_Z7pinModehh+0xce>
     216:	88 0f       	add	r24, r24
     218:	99 1f       	adc	r25, r25
     21a:	0a 94       	dec	r0
     21c:	e2 f7       	brpl	.-8      	; 0x216 <_Z7pinModehh+0xca>
     21e:	80 95       	com	r24
     220:	82 23       	and	r24, r18
     222:	8d b9       	out	0x0d, r24	; 13
		           break;
     224:	08 95       	ret
		    case'g':
                  DDRG&=~(1<<c[pInno]);
     226:	23 b3       	in	r18, 0x13	; 19
     228:	fc 01       	movw	r30, r24
     22a:	ee 0f       	add	r30, r30
     22c:	ff 1f       	adc	r31, r31
     22e:	e0 50       	subi	r30, 0x00	; 0
     230:	fe 4f       	sbci	r31, 0xFE	; 254
     232:	81 e0       	ldi	r24, 0x01	; 1
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	00 80       	ld	r0, Z
     238:	02 c0       	rjmp	.+4      	; 0x23e <_Z7pinModehh+0xf2>
     23a:	88 0f       	add	r24, r24
     23c:	99 1f       	adc	r25, r25
     23e:	0a 94       	dec	r0
     240:	e2 f7       	brpl	.-8      	; 0x23a <_Z7pinModehh+0xee>
     242:	80 95       	com	r24
     244:	82 23       	and	r24, r18
     246:	83 bb       	out	0x13, r24	; 19
		           break;
     248:	08 95       	ret
			case'h':
                  DDRH&=~(1<<c[pInno]);
     24a:	e1 e0       	ldi	r30, 0x01	; 1
     24c:	f1 e0       	ldi	r31, 0x01	; 1
     24e:	20 81       	ld	r18, Z
     250:	dc 01       	movw	r26, r24
     252:	aa 0f       	add	r26, r26
     254:	bb 1f       	adc	r27, r27
     256:	a0 50       	subi	r26, 0x00	; 0
     258:	be 4f       	sbci	r27, 0xFE	; 254
     25a:	81 e0       	ldi	r24, 0x01	; 1
     25c:	90 e0       	ldi	r25, 0x00	; 0
     25e:	0c 90       	ld	r0, X
     260:	02 c0       	rjmp	.+4      	; 0x266 <_Z7pinModehh+0x11a>
     262:	88 0f       	add	r24, r24
     264:	99 1f       	adc	r25, r25
     266:	0a 94       	dec	r0
     268:	e2 f7       	brpl	.-8      	; 0x262 <_Z7pinModehh+0x116>
     26a:	80 95       	com	r24
     26c:	82 23       	and	r24, r18
     26e:	80 83       	st	Z, r24
				  break;
     270:	08 95       	ret
		    case'j':
                  DDRJ&=~(1<<c[pInno]);
     272:	e4 e0       	ldi	r30, 0x04	; 4
     274:	f1 e0       	ldi	r31, 0x01	; 1
     276:	20 81       	ld	r18, Z
     278:	dc 01       	movw	r26, r24
     27a:	aa 0f       	add	r26, r26
     27c:	bb 1f       	adc	r27, r27
     27e:	a0 50       	subi	r26, 0x00	; 0
     280:	be 4f       	sbci	r27, 0xFE	; 254
     282:	81 e0       	ldi	r24, 0x01	; 1
     284:	90 e0       	ldi	r25, 0x00	; 0
     286:	0c 90       	ld	r0, X
     288:	02 c0       	rjmp	.+4      	; 0x28e <_Z7pinModehh+0x142>
     28a:	88 0f       	add	r24, r24
     28c:	99 1f       	adc	r25, r25
     28e:	0a 94       	dec	r0
     290:	e2 f7       	brpl	.-8      	; 0x28a <_Z7pinModehh+0x13e>
     292:	80 95       	com	r24
     294:	82 23       	and	r24, r18
     296:	80 83       	st	Z, r24
		          break;
     298:	08 95       	ret
			case'l':
                  DDRL&=~(1<<c[pInno]);
     29a:	ea e0       	ldi	r30, 0x0A	; 10
     29c:	f1 e0       	ldi	r31, 0x01	; 1
     29e:	20 81       	ld	r18, Z
     2a0:	dc 01       	movw	r26, r24
     2a2:	aa 0f       	add	r26, r26
     2a4:	bb 1f       	adc	r27, r27
     2a6:	a0 50       	subi	r26, 0x00	; 0
     2a8:	be 4f       	sbci	r27, 0xFE	; 254
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	0c 90       	ld	r0, X
     2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <_Z7pinModehh+0x16a>
     2b2:	88 0f       	add	r24, r24
     2b4:	99 1f       	adc	r25, r25
     2b6:	0a 94       	dec	r0
     2b8:	e2 f7       	brpl	.-8      	; 0x2b2 <_Z7pinModehh+0x166>
     2ba:	80 95       	com	r24
     2bc:	82 23       	and	r24, r18
     2be:	80 83       	st	Z, r24
		          break;
     2c0:	08 95       	ret
     	}
	}
	else{
			switch(d[pInno])
     2c2:	90 e0       	ldi	r25, 0x00	; 0
     2c4:	fc 01       	movw	r30, r24
     2c6:	e8 58       	subi	r30, 0x88	; 136
     2c8:	fd 4f       	sbci	r31, 0xFD	; 253
     2ca:	20 81       	ld	r18, Z
     2cc:	25 36       	cpi	r18, 0x65	; 101
     2ce:	09 f4       	brne	.+2      	; 0x2d2 <_Z7pinModehh+0x186>
     2d0:	50 c0       	rjmp	.+160    	; 0x372 <_Z7pinModehh+0x226>
     2d2:	26 36       	cpi	r18, 0x66	; 102
     2d4:	40 f4       	brcc	.+16     	; 0x2e6 <_Z7pinModehh+0x19a>
     2d6:	23 36       	cpi	r18, 0x63	; 99
     2d8:	41 f1       	breq	.+80     	; 0x32a <_Z7pinModehh+0x1de>
     2da:	24 36       	cpi	r18, 0x64	; 100
     2dc:	c0 f5       	brcc	.+112    	; 0x34e <_Z7pinModehh+0x202>
     2de:	22 36       	cpi	r18, 0x62	; 98
     2e0:	09 f0       	breq	.+2      	; 0x2e4 <_Z7pinModehh+0x198>
     2e2:	a6 c0       	rjmp	.+332    	; 0x430 <_Z7pinModehh+0x2e4>
     2e4:	10 c0       	rjmp	.+32     	; 0x306 <_Z7pinModehh+0x1ba>
     2e6:	28 36       	cpi	r18, 0x68	; 104
     2e8:	09 f4       	brne	.+2      	; 0x2ec <_Z7pinModehh+0x1a0>
     2ea:	67 c0       	rjmp	.+206    	; 0x3ba <_Z7pinModehh+0x26e>
     2ec:	29 36       	cpi	r18, 0x69	; 105
     2ee:	20 f4       	brcc	.+8      	; 0x2f8 <_Z7pinModehh+0x1ac>
     2f0:	27 36       	cpi	r18, 0x67	; 103
     2f2:	09 f0       	breq	.+2      	; 0x2f6 <_Z7pinModehh+0x1aa>
     2f4:	9d c0       	rjmp	.+314    	; 0x430 <_Z7pinModehh+0x2e4>
     2f6:	4f c0       	rjmp	.+158    	; 0x396 <_Z7pinModehh+0x24a>
     2f8:	2a 36       	cpi	r18, 0x6A	; 106
     2fa:	09 f4       	brne	.+2      	; 0x2fe <_Z7pinModehh+0x1b2>
     2fc:	72 c0       	rjmp	.+228    	; 0x3e2 <_Z7pinModehh+0x296>
     2fe:	2c 36       	cpi	r18, 0x6C	; 108
     300:	09 f0       	breq	.+2      	; 0x304 <_Z7pinModehh+0x1b8>
     302:	96 c0       	rjmp	.+300    	; 0x430 <_Z7pinModehh+0x2e4>
     304:	82 c0       	rjmp	.+260    	; 0x40a <_Z7pinModehh+0x2be>
         	{

	        	case'b':
	            	DDRB|=(1<<c[pInno]);
     306:	44 b1       	in	r20, 0x04	; 4
     308:	fc 01       	movw	r30, r24
     30a:	ee 0f       	add	r30, r30
     30c:	ff 1f       	adc	r31, r31
     30e:	e0 50       	subi	r30, 0x00	; 0
     310:	fe 4f       	sbci	r31, 0xFE	; 254
     312:	21 e0       	ldi	r18, 0x01	; 1
     314:	30 e0       	ldi	r19, 0x00	; 0
     316:	c9 01       	movw	r24, r18
     318:	00 80       	ld	r0, Z
     31a:	02 c0       	rjmp	.+4      	; 0x320 <_Z7pinModehh+0x1d4>
     31c:	88 0f       	add	r24, r24
     31e:	99 1f       	adc	r25, r25
     320:	0a 94       	dec	r0
     322:	e2 f7       	brpl	.-8      	; 0x31c <_Z7pinModehh+0x1d0>
     324:	84 2b       	or	r24, r20
     326:	84 b9       	out	0x04, r24	; 4
			    	break;
     328:	08 95       	ret
	          	case'c':
	                DDRC|=(1<<c[pInno]);
     32a:	47 b1       	in	r20, 0x07	; 7
     32c:	fc 01       	movw	r30, r24
     32e:	ee 0f       	add	r30, r30
     330:	ff 1f       	adc	r31, r31
     332:	e0 50       	subi	r30, 0x00	; 0
     334:	fe 4f       	sbci	r31, 0xFE	; 254
     336:	21 e0       	ldi	r18, 0x01	; 1
     338:	30 e0       	ldi	r19, 0x00	; 0
     33a:	c9 01       	movw	r24, r18
     33c:	00 80       	ld	r0, Z
     33e:	02 c0       	rjmp	.+4      	; 0x344 <_Z7pinModehh+0x1f8>
     340:	88 0f       	add	r24, r24
     342:	99 1f       	adc	r25, r25
     344:	0a 94       	dec	r0
     346:	e2 f7       	brpl	.-8      	; 0x340 <_Z7pinModehh+0x1f4>
     348:	84 2b       	or	r24, r20
     34a:	87 b9       	out	0x07, r24	; 7
			        break;
     34c:	08 95       	ret
	          	case'd':
	                DDRD|=(1<<c[pInno]);
     34e:	4a b1       	in	r20, 0x0a	; 10
     350:	fc 01       	movw	r30, r24
     352:	ee 0f       	add	r30, r30
     354:	ff 1f       	adc	r31, r31
     356:	e0 50       	subi	r30, 0x00	; 0
     358:	fe 4f       	sbci	r31, 0xFE	; 254
     35a:	21 e0       	ldi	r18, 0x01	; 1
     35c:	30 e0       	ldi	r19, 0x00	; 0
     35e:	c9 01       	movw	r24, r18
     360:	00 80       	ld	r0, Z
     362:	02 c0       	rjmp	.+4      	; 0x368 <_Z7pinModehh+0x21c>
     364:	88 0f       	add	r24, r24
     366:	99 1f       	adc	r25, r25
     368:	0a 94       	dec	r0
     36a:	e2 f7       	brpl	.-8      	; 0x364 <_Z7pinModehh+0x218>
     36c:	84 2b       	or	r24, r20
     36e:	8a b9       	out	0x0a, r24	; 10
			        break;
     370:	08 95       	ret
		      	case'e':
	                DDRE|=(1<<c[pInno]);
     372:	4d b1       	in	r20, 0x0d	; 13
     374:	fc 01       	movw	r30, r24
     376:	ee 0f       	add	r30, r30
     378:	ff 1f       	adc	r31, r31
     37a:	e0 50       	subi	r30, 0x00	; 0
     37c:	fe 4f       	sbci	r31, 0xFE	; 254
     37e:	21 e0       	ldi	r18, 0x01	; 1
     380:	30 e0       	ldi	r19, 0x00	; 0
     382:	c9 01       	movw	r24, r18
     384:	00 80       	ld	r0, Z
     386:	02 c0       	rjmp	.+4      	; 0x38c <_Z7pinModehh+0x240>
     388:	88 0f       	add	r24, r24
     38a:	99 1f       	adc	r25, r25
     38c:	0a 94       	dec	r0
     38e:	e2 f7       	brpl	.-8      	; 0x388 <_Z7pinModehh+0x23c>
     390:	84 2b       	or	r24, r20
     392:	8d b9       	out	0x0d, r24	; 13
			        break;
     394:	08 95       	ret
			    case'g':
	                DDRG|=(1<<c[pInno]);
     396:	43 b3       	in	r20, 0x13	; 19
     398:	fc 01       	movw	r30, r24
     39a:	ee 0f       	add	r30, r30
     39c:	ff 1f       	adc	r31, r31
     39e:	e0 50       	subi	r30, 0x00	; 0
     3a0:	fe 4f       	sbci	r31, 0xFE	; 254
     3a2:	21 e0       	ldi	r18, 0x01	; 1
     3a4:	30 e0       	ldi	r19, 0x00	; 0
     3a6:	c9 01       	movw	r24, r18
     3a8:	00 80       	ld	r0, Z
     3aa:	02 c0       	rjmp	.+4      	; 0x3b0 <_Z7pinModehh+0x264>
     3ac:	88 0f       	add	r24, r24
     3ae:	99 1f       	adc	r25, r25
     3b0:	0a 94       	dec	r0
     3b2:	e2 f7       	brpl	.-8      	; 0x3ac <_Z7pinModehh+0x260>
     3b4:	84 2b       	or	r24, r20
     3b6:	83 bb       	out	0x13, r24	; 19
			        break;
     3b8:	08 95       	ret
			 	case'h':
	                DDRH|=(1<<c[pInno]);
     3ba:	e1 e0       	ldi	r30, 0x01	; 1
     3bc:	f1 e0       	ldi	r31, 0x01	; 1
     3be:	40 81       	ld	r20, Z
     3c0:	dc 01       	movw	r26, r24
     3c2:	aa 0f       	add	r26, r26
     3c4:	bb 1f       	adc	r27, r27
     3c6:	a0 50       	subi	r26, 0x00	; 0
     3c8:	be 4f       	sbci	r27, 0xFE	; 254
     3ca:	21 e0       	ldi	r18, 0x01	; 1
     3cc:	30 e0       	ldi	r19, 0x00	; 0
     3ce:	c9 01       	movw	r24, r18
     3d0:	0c 90       	ld	r0, X
     3d2:	02 c0       	rjmp	.+4      	; 0x3d8 <_Z7pinModehh+0x28c>
     3d4:	88 0f       	add	r24, r24
     3d6:	99 1f       	adc	r25, r25
     3d8:	0a 94       	dec	r0
     3da:	e2 f7       	brpl	.-8      	; 0x3d4 <_Z7pinModehh+0x288>
     3dc:	84 2b       	or	r24, r20
     3de:	80 83       	st	Z, r24
			        break;
     3e0:	08 95       	ret
			    case'j':
	                DDRJ|=(1<<c[pInno]);
     3e2:	e4 e0       	ldi	r30, 0x04	; 4
     3e4:	f1 e0       	ldi	r31, 0x01	; 1
     3e6:	40 81       	ld	r20, Z
     3e8:	dc 01       	movw	r26, r24
     3ea:	aa 0f       	add	r26, r26
     3ec:	bb 1f       	adc	r27, r27
     3ee:	a0 50       	subi	r26, 0x00	; 0
     3f0:	be 4f       	sbci	r27, 0xFE	; 254
     3f2:	21 e0       	ldi	r18, 0x01	; 1
     3f4:	30 e0       	ldi	r19, 0x00	; 0
     3f6:	c9 01       	movw	r24, r18
     3f8:	0c 90       	ld	r0, X
     3fa:	02 c0       	rjmp	.+4      	; 0x400 <_Z7pinModehh+0x2b4>
     3fc:	88 0f       	add	r24, r24
     3fe:	99 1f       	adc	r25, r25
     400:	0a 94       	dec	r0
     402:	e2 f7       	brpl	.-8      	; 0x3fc <_Z7pinModehh+0x2b0>
     404:	84 2b       	or	r24, r20
     406:	80 83       	st	Z, r24
			        break;
     408:	08 95       	ret
				case'l':
	                DDRL|=(1<<c[pInno]);
     40a:	ea e0       	ldi	r30, 0x0A	; 10
     40c:	f1 e0       	ldi	r31, 0x01	; 1
     40e:	40 81       	ld	r20, Z
     410:	dc 01       	movw	r26, r24
     412:	aa 0f       	add	r26, r26
     414:	bb 1f       	adc	r27, r27
     416:	a0 50       	subi	r26, 0x00	; 0
     418:	be 4f       	sbci	r27, 0xFE	; 254
     41a:	21 e0       	ldi	r18, 0x01	; 1
     41c:	30 e0       	ldi	r19, 0x00	; 0
     41e:	c9 01       	movw	r24, r18
     420:	0c 90       	ld	r0, X
     422:	02 c0       	rjmp	.+4      	; 0x428 <_Z7pinModehh+0x2dc>
     424:	88 0f       	add	r24, r24
     426:	99 1f       	adc	r25, r25
     428:	0a 94       	dec	r0
     42a:	e2 f7       	brpl	.-8      	; 0x424 <_Z7pinModehh+0x2d8>
     42c:	84 2b       	or	r24, r20
     42e:	80 83       	st	Z, r24
     430:	08 95       	ret

00000432 <_Z12digitalWritehh>:
	}
}

void digitalWrite (uint8_t pInno ,uint8_t mOde)
{
   if(mOde==0)
     432:	66 23       	and	r22, r22
     434:	09 f0       	breq	.+2      	; 0x438 <_Z12digitalWritehh+0x6>
     436:	b8 c0       	rjmp	.+368    	; 0x5a8 <_Z12digitalWritehh+0x176>
        { switch(d[pInno])
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	fc 01       	movw	r30, r24
     43c:	e8 58       	subi	r30, 0x88	; 136
     43e:	fd 4f       	sbci	r31, 0xFD	; 253
     440:	20 81       	ld	r18, Z
     442:	25 36       	cpi	r18, 0x65	; 101
     444:	09 f4       	brne	.+2      	; 0x448 <_Z12digitalWritehh+0x16>
     446:	50 c0       	rjmp	.+160    	; 0x4e8 <_Z12digitalWritehh+0xb6>
     448:	26 36       	cpi	r18, 0x66	; 102
     44a:	40 f4       	brcc	.+16     	; 0x45c <_Z12digitalWritehh+0x2a>
     44c:	23 36       	cpi	r18, 0x63	; 99
     44e:	41 f1       	breq	.+80     	; 0x4a0 <_Z12digitalWritehh+0x6e>
     450:	24 36       	cpi	r18, 0x64	; 100
     452:	c0 f5       	brcc	.+112    	; 0x4c4 <_Z12digitalWritehh+0x92>
     454:	22 36       	cpi	r18, 0x62	; 98
     456:	09 f0       	breq	.+2      	; 0x45a <_Z12digitalWritehh+0x28>
     458:	5e c1       	rjmp	.+700    	; 0x716 <_Z12digitalWritehh+0x2e4>
     45a:	10 c0       	rjmp	.+32     	; 0x47c <_Z12digitalWritehh+0x4a>
     45c:	28 36       	cpi	r18, 0x68	; 104
     45e:	09 f4       	brne	.+2      	; 0x462 <_Z12digitalWritehh+0x30>
     460:	67 c0       	rjmp	.+206    	; 0x530 <_Z12digitalWritehh+0xfe>
     462:	29 36       	cpi	r18, 0x69	; 105
     464:	20 f4       	brcc	.+8      	; 0x46e <_Z12digitalWritehh+0x3c>
     466:	27 36       	cpi	r18, 0x67	; 103
     468:	09 f0       	breq	.+2      	; 0x46c <_Z12digitalWritehh+0x3a>
     46a:	55 c1       	rjmp	.+682    	; 0x716 <_Z12digitalWritehh+0x2e4>
     46c:	4f c0       	rjmp	.+158    	; 0x50c <_Z12digitalWritehh+0xda>
     46e:	2a 36       	cpi	r18, 0x6A	; 106
     470:	09 f4       	brne	.+2      	; 0x474 <_Z12digitalWritehh+0x42>
     472:	72 c0       	rjmp	.+228    	; 0x558 <_Z12digitalWritehh+0x126>
     474:	2c 36       	cpi	r18, 0x6C	; 108
     476:	09 f0       	breq	.+2      	; 0x47a <_Z12digitalWritehh+0x48>
     478:	4e c1       	rjmp	.+668    	; 0x716 <_Z12digitalWritehh+0x2e4>
     47a:	82 c0       	rjmp	.+260    	; 0x580 <_Z12digitalWritehh+0x14e>
         {

	          case'b':
	                  PORTB&=~(1<<c[pInno]);
     47c:	25 b1       	in	r18, 0x05	; 5
     47e:	fc 01       	movw	r30, r24
     480:	ee 0f       	add	r30, r30
     482:	ff 1f       	adc	r31, r31
     484:	e0 50       	subi	r30, 0x00	; 0
     486:	fe 4f       	sbci	r31, 0xFE	; 254
     488:	81 e0       	ldi	r24, 0x01	; 1
     48a:	90 e0       	ldi	r25, 0x00	; 0
     48c:	00 80       	ld	r0, Z
     48e:	02 c0       	rjmp	.+4      	; 0x494 <_Z12digitalWritehh+0x62>
     490:	88 0f       	add	r24, r24
     492:	99 1f       	adc	r25, r25
     494:	0a 94       	dec	r0
     496:	e2 f7       	brpl	.-8      	; 0x490 <_Z12digitalWritehh+0x5e>
     498:	80 95       	com	r24
     49a:	82 23       	and	r24, r18
     49c:	85 b9       	out	0x05, r24	; 5
			           break;
     49e:	08 95       	ret
	          case'c':
	                 PORTB&=~(1<<c[pInno]);
     4a0:	25 b1       	in	r18, 0x05	; 5
     4a2:	fc 01       	movw	r30, r24
     4a4:	ee 0f       	add	r30, r30
     4a6:	ff 1f       	adc	r31, r31
     4a8:	e0 50       	subi	r30, 0x00	; 0
     4aa:	fe 4f       	sbci	r31, 0xFE	; 254
     4ac:	81 e0       	ldi	r24, 0x01	; 1
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	00 80       	ld	r0, Z
     4b2:	02 c0       	rjmp	.+4      	; 0x4b8 <_Z12digitalWritehh+0x86>
     4b4:	88 0f       	add	r24, r24
     4b6:	99 1f       	adc	r25, r25
     4b8:	0a 94       	dec	r0
     4ba:	e2 f7       	brpl	.-8      	; 0x4b4 <_Z12digitalWritehh+0x82>
     4bc:	80 95       	com	r24
     4be:	82 23       	and	r24, r18
     4c0:	85 b9       	out	0x05, r24	; 5
			          break;
     4c2:	08 95       	ret
	          case'd':
	                 PORTD&=~(1<<c[pInno]);
     4c4:	2b b1       	in	r18, 0x0b	; 11
     4c6:	fc 01       	movw	r30, r24
     4c8:	ee 0f       	add	r30, r30
     4ca:	ff 1f       	adc	r31, r31
     4cc:	e0 50       	subi	r30, 0x00	; 0
     4ce:	fe 4f       	sbci	r31, 0xFE	; 254
     4d0:	81 e0       	ldi	r24, 0x01	; 1
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	00 80       	ld	r0, Z
     4d6:	02 c0       	rjmp	.+4      	; 0x4dc <_Z12digitalWritehh+0xaa>
     4d8:	88 0f       	add	r24, r24
     4da:	99 1f       	adc	r25, r25
     4dc:	0a 94       	dec	r0
     4de:	e2 f7       	brpl	.-8      	; 0x4d8 <_Z12digitalWritehh+0xa6>
     4e0:	80 95       	com	r24
     4e2:	82 23       	and	r24, r18
     4e4:	8b b9       	out	0x0b, r24	; 11
			          break;
     4e6:	08 95       	ret

		      case'e':
	                  PORTE&=~(1<<c[pInno]);
     4e8:	2e b1       	in	r18, 0x0e	; 14
     4ea:	fc 01       	movw	r30, r24
     4ec:	ee 0f       	add	r30, r30
     4ee:	ff 1f       	adc	r31, r31
     4f0:	e0 50       	subi	r30, 0x00	; 0
     4f2:	fe 4f       	sbci	r31, 0xFE	; 254
     4f4:	81 e0       	ldi	r24, 0x01	; 1
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	00 80       	ld	r0, Z
     4fa:	02 c0       	rjmp	.+4      	; 0x500 <_Z12digitalWritehh+0xce>
     4fc:	88 0f       	add	r24, r24
     4fe:	99 1f       	adc	r25, r25
     500:	0a 94       	dec	r0
     502:	e2 f7       	brpl	.-8      	; 0x4fc <_Z12digitalWritehh+0xca>
     504:	80 95       	com	r24
     506:	82 23       	and	r24, r18
     508:	8e b9       	out	0x0e, r24	; 14
			           break;
     50a:	08 95       	ret

			     case'g':
	                  PORTG&=~(1<<c[pInno]);
     50c:	24 b3       	in	r18, 0x14	; 20
     50e:	fc 01       	movw	r30, r24
     510:	ee 0f       	add	r30, r30
     512:	ff 1f       	adc	r31, r31
     514:	e0 50       	subi	r30, 0x00	; 0
     516:	fe 4f       	sbci	r31, 0xFE	; 254
     518:	81 e0       	ldi	r24, 0x01	; 1
     51a:	90 e0       	ldi	r25, 0x00	; 0
     51c:	00 80       	ld	r0, Z
     51e:	02 c0       	rjmp	.+4      	; 0x524 <_Z12digitalWritehh+0xf2>
     520:	88 0f       	add	r24, r24
     522:	99 1f       	adc	r25, r25
     524:	0a 94       	dec	r0
     526:	e2 f7       	brpl	.-8      	; 0x520 <_Z12digitalWritehh+0xee>
     528:	80 95       	com	r24
     52a:	82 23       	and	r24, r18
     52c:	84 bb       	out	0x14, r24	; 20
			           break;
     52e:	08 95       	ret
			 case'h':
	                  PORTH&=~(1<<c[pInno]);
     530:	e2 e0       	ldi	r30, 0x02	; 2
     532:	f1 e0       	ldi	r31, 0x01	; 1
     534:	20 81       	ld	r18, Z
     536:	dc 01       	movw	r26, r24
     538:	aa 0f       	add	r26, r26
     53a:	bb 1f       	adc	r27, r27
     53c:	a0 50       	subi	r26, 0x00	; 0
     53e:	be 4f       	sbci	r27, 0xFE	; 254
     540:	81 e0       	ldi	r24, 0x01	; 1
     542:	90 e0       	ldi	r25, 0x00	; 0
     544:	0c 90       	ld	r0, X
     546:	02 c0       	rjmp	.+4      	; 0x54c <_Z12digitalWritehh+0x11a>
     548:	88 0f       	add	r24, r24
     54a:	99 1f       	adc	r25, r25
     54c:	0a 94       	dec	r0
     54e:	e2 f7       	brpl	.-8      	; 0x548 <_Z12digitalWritehh+0x116>
     550:	80 95       	com	r24
     552:	82 23       	and	r24, r18
     554:	80 83       	st	Z, r24
			           break;
     556:	08 95       	ret

			     case'j':
	                  PORTJ&=~(1<<c[pInno]);
     558:	e5 e0       	ldi	r30, 0x05	; 5
     55a:	f1 e0       	ldi	r31, 0x01	; 1
     55c:	20 81       	ld	r18, Z
     55e:	dc 01       	movw	r26, r24
     560:	aa 0f       	add	r26, r26
     562:	bb 1f       	adc	r27, r27
     564:	a0 50       	subi	r26, 0x00	; 0
     566:	be 4f       	sbci	r27, 0xFE	; 254
     568:	81 e0       	ldi	r24, 0x01	; 1
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	0c 90       	ld	r0, X
     56e:	02 c0       	rjmp	.+4      	; 0x574 <_Z12digitalWritehh+0x142>
     570:	88 0f       	add	r24, r24
     572:	99 1f       	adc	r25, r25
     574:	0a 94       	dec	r0
     576:	e2 f7       	brpl	.-8      	; 0x570 <_Z12digitalWritehh+0x13e>
     578:	80 95       	com	r24
     57a:	82 23       	and	r24, r18
     57c:	80 83       	st	Z, r24
			           break;
     57e:	08 95       	ret
				     case'l':
	                  PORTL&=~(1<<c[pInno]);
     580:	eb e0       	ldi	r30, 0x0B	; 11
     582:	f1 e0       	ldi	r31, 0x01	; 1
     584:	20 81       	ld	r18, Z
     586:	dc 01       	movw	r26, r24
     588:	aa 0f       	add	r26, r26
     58a:	bb 1f       	adc	r27, r27
     58c:	a0 50       	subi	r26, 0x00	; 0
     58e:	be 4f       	sbci	r27, 0xFE	; 254
     590:	81 e0       	ldi	r24, 0x01	; 1
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	0c 90       	ld	r0, X
     596:	02 c0       	rjmp	.+4      	; 0x59c <_Z12digitalWritehh+0x16a>
     598:	88 0f       	add	r24, r24
     59a:	99 1f       	adc	r25, r25
     59c:	0a 94       	dec	r0
     59e:	e2 f7       	brpl	.-8      	; 0x598 <_Z12digitalWritehh+0x166>
     5a0:	80 95       	com	r24
     5a2:	82 23       	and	r24, r18
     5a4:	80 83       	st	Z, r24
			           break;
     5a6:	08 95       	ret
	     }  }
	else{          switch(d[pInno])
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	fc 01       	movw	r30, r24
     5ac:	e8 58       	subi	r30, 0x88	; 136
     5ae:	fd 4f       	sbci	r31, 0xFD	; 253
     5b0:	20 81       	ld	r18, Z
     5b2:	25 36       	cpi	r18, 0x65	; 101
     5b4:	09 f4       	brne	.+2      	; 0x5b8 <_Z12digitalWritehh+0x186>
     5b6:	50 c0       	rjmp	.+160    	; 0x658 <_Z12digitalWritehh+0x226>
     5b8:	26 36       	cpi	r18, 0x66	; 102
     5ba:	40 f4       	brcc	.+16     	; 0x5cc <_Z12digitalWritehh+0x19a>
     5bc:	23 36       	cpi	r18, 0x63	; 99
     5be:	41 f1       	breq	.+80     	; 0x610 <_Z12digitalWritehh+0x1de>
     5c0:	24 36       	cpi	r18, 0x64	; 100
     5c2:	c0 f5       	brcc	.+112    	; 0x634 <_Z12digitalWritehh+0x202>
     5c4:	22 36       	cpi	r18, 0x62	; 98
     5c6:	09 f0       	breq	.+2      	; 0x5ca <_Z12digitalWritehh+0x198>
     5c8:	a6 c0       	rjmp	.+332    	; 0x716 <_Z12digitalWritehh+0x2e4>
     5ca:	10 c0       	rjmp	.+32     	; 0x5ec <_Z12digitalWritehh+0x1ba>
     5cc:	28 36       	cpi	r18, 0x68	; 104
     5ce:	09 f4       	brne	.+2      	; 0x5d2 <_Z12digitalWritehh+0x1a0>
     5d0:	67 c0       	rjmp	.+206    	; 0x6a0 <_Z12digitalWritehh+0x26e>
     5d2:	29 36       	cpi	r18, 0x69	; 105
     5d4:	20 f4       	brcc	.+8      	; 0x5de <_Z12digitalWritehh+0x1ac>
     5d6:	27 36       	cpi	r18, 0x67	; 103
     5d8:	09 f0       	breq	.+2      	; 0x5dc <_Z12digitalWritehh+0x1aa>
     5da:	9d c0       	rjmp	.+314    	; 0x716 <_Z12digitalWritehh+0x2e4>
     5dc:	4f c0       	rjmp	.+158    	; 0x67c <_Z12digitalWritehh+0x24a>
     5de:	2a 36       	cpi	r18, 0x6A	; 106
     5e0:	09 f4       	brne	.+2      	; 0x5e4 <_Z12digitalWritehh+0x1b2>
     5e2:	72 c0       	rjmp	.+228    	; 0x6c8 <_Z12digitalWritehh+0x296>
     5e4:	2c 36       	cpi	r18, 0x6C	; 108
     5e6:	09 f0       	breq	.+2      	; 0x5ea <_Z12digitalWritehh+0x1b8>
     5e8:	96 c0       	rjmp	.+300    	; 0x716 <_Z12digitalWritehh+0x2e4>
     5ea:	82 c0       	rjmp	.+260    	; 0x6f0 <_Z12digitalWritehh+0x2be>
         {

	          case'b':
	                 PORTB|=(1<<c[pInno]);
     5ec:	45 b1       	in	r20, 0x05	; 5
     5ee:	fc 01       	movw	r30, r24
     5f0:	ee 0f       	add	r30, r30
     5f2:	ff 1f       	adc	r31, r31
     5f4:	e0 50       	subi	r30, 0x00	; 0
     5f6:	fe 4f       	sbci	r31, 0xFE	; 254
     5f8:	21 e0       	ldi	r18, 0x01	; 1
     5fa:	30 e0       	ldi	r19, 0x00	; 0
     5fc:	c9 01       	movw	r24, r18
     5fe:	00 80       	ld	r0, Z
     600:	02 c0       	rjmp	.+4      	; 0x606 <_Z12digitalWritehh+0x1d4>
     602:	88 0f       	add	r24, r24
     604:	99 1f       	adc	r25, r25
     606:	0a 94       	dec	r0
     608:	e2 f7       	brpl	.-8      	; 0x602 <_Z12digitalWritehh+0x1d0>
     60a:	84 2b       	or	r24, r20
     60c:	85 b9       	out	0x05, r24	; 5
			           break;
     60e:	08 95       	ret
	          case'c':
	                 PORTC|=(1<<c[pInno]);
     610:	48 b1       	in	r20, 0x08	; 8
     612:	fc 01       	movw	r30, r24
     614:	ee 0f       	add	r30, r30
     616:	ff 1f       	adc	r31, r31
     618:	e0 50       	subi	r30, 0x00	; 0
     61a:	fe 4f       	sbci	r31, 0xFE	; 254
     61c:	21 e0       	ldi	r18, 0x01	; 1
     61e:	30 e0       	ldi	r19, 0x00	; 0
     620:	c9 01       	movw	r24, r18
     622:	00 80       	ld	r0, Z
     624:	02 c0       	rjmp	.+4      	; 0x62a <_Z12digitalWritehh+0x1f8>
     626:	88 0f       	add	r24, r24
     628:	99 1f       	adc	r25, r25
     62a:	0a 94       	dec	r0
     62c:	e2 f7       	brpl	.-8      	; 0x626 <_Z12digitalWritehh+0x1f4>
     62e:	84 2b       	or	r24, r20
     630:	88 b9       	out	0x08, r24	; 8
			          break;
     632:	08 95       	ret
	          case'd':
	                 PORTD|=(1<<c[pInno]);
     634:	4b b1       	in	r20, 0x0b	; 11
     636:	fc 01       	movw	r30, r24
     638:	ee 0f       	add	r30, r30
     63a:	ff 1f       	adc	r31, r31
     63c:	e0 50       	subi	r30, 0x00	; 0
     63e:	fe 4f       	sbci	r31, 0xFE	; 254
     640:	21 e0       	ldi	r18, 0x01	; 1
     642:	30 e0       	ldi	r19, 0x00	; 0
     644:	c9 01       	movw	r24, r18
     646:	00 80       	ld	r0, Z
     648:	02 c0       	rjmp	.+4      	; 0x64e <_Z12digitalWritehh+0x21c>
     64a:	88 0f       	add	r24, r24
     64c:	99 1f       	adc	r25, r25
     64e:	0a 94       	dec	r0
     650:	e2 f7       	brpl	.-8      	; 0x64a <_Z12digitalWritehh+0x218>
     652:	84 2b       	or	r24, r20
     654:	8b b9       	out	0x0b, r24	; 11
			          break;
     656:	08 95       	ret

		      case'e':
	                  PORTE|=(1<<c[pInno]);
     658:	4e b1       	in	r20, 0x0e	; 14
     65a:	fc 01       	movw	r30, r24
     65c:	ee 0f       	add	r30, r30
     65e:	ff 1f       	adc	r31, r31
     660:	e0 50       	subi	r30, 0x00	; 0
     662:	fe 4f       	sbci	r31, 0xFE	; 254
     664:	21 e0       	ldi	r18, 0x01	; 1
     666:	30 e0       	ldi	r19, 0x00	; 0
     668:	c9 01       	movw	r24, r18
     66a:	00 80       	ld	r0, Z
     66c:	02 c0       	rjmp	.+4      	; 0x672 <_Z12digitalWritehh+0x240>
     66e:	88 0f       	add	r24, r24
     670:	99 1f       	adc	r25, r25
     672:	0a 94       	dec	r0
     674:	e2 f7       	brpl	.-8      	; 0x66e <_Z12digitalWritehh+0x23c>
     676:	84 2b       	or	r24, r20
     678:	8e b9       	out	0x0e, r24	; 14
			           break;
     67a:	08 95       	ret

			     case'g':
	                  PORTG|=(1<<c[pInno]);
     67c:	44 b3       	in	r20, 0x14	; 20
     67e:	fc 01       	movw	r30, r24
     680:	ee 0f       	add	r30, r30
     682:	ff 1f       	adc	r31, r31
     684:	e0 50       	subi	r30, 0x00	; 0
     686:	fe 4f       	sbci	r31, 0xFE	; 254
     688:	21 e0       	ldi	r18, 0x01	; 1
     68a:	30 e0       	ldi	r19, 0x00	; 0
     68c:	c9 01       	movw	r24, r18
     68e:	00 80       	ld	r0, Z
     690:	02 c0       	rjmp	.+4      	; 0x696 <_Z12digitalWritehh+0x264>
     692:	88 0f       	add	r24, r24
     694:	99 1f       	adc	r25, r25
     696:	0a 94       	dec	r0
     698:	e2 f7       	brpl	.-8      	; 0x692 <_Z12digitalWritehh+0x260>
     69a:	84 2b       	or	r24, r20
     69c:	84 bb       	out	0x14, r24	; 20
			           break;
     69e:	08 95       	ret
			 case'h':
	                  PORTH|=(1<<c[pInno]);
     6a0:	e2 e0       	ldi	r30, 0x02	; 2
     6a2:	f1 e0       	ldi	r31, 0x01	; 1
     6a4:	40 81       	ld	r20, Z
     6a6:	dc 01       	movw	r26, r24
     6a8:	aa 0f       	add	r26, r26
     6aa:	bb 1f       	adc	r27, r27
     6ac:	a0 50       	subi	r26, 0x00	; 0
     6ae:	be 4f       	sbci	r27, 0xFE	; 254
     6b0:	21 e0       	ldi	r18, 0x01	; 1
     6b2:	30 e0       	ldi	r19, 0x00	; 0
     6b4:	c9 01       	movw	r24, r18
     6b6:	0c 90       	ld	r0, X
     6b8:	02 c0       	rjmp	.+4      	; 0x6be <_Z12digitalWritehh+0x28c>
     6ba:	88 0f       	add	r24, r24
     6bc:	99 1f       	adc	r25, r25
     6be:	0a 94       	dec	r0
     6c0:	e2 f7       	brpl	.-8      	; 0x6ba <_Z12digitalWritehh+0x288>
     6c2:	84 2b       	or	r24, r20
     6c4:	80 83       	st	Z, r24
			           break;
     6c6:	08 95       	ret
		     /*case'i':
	                  PORTI|=(1<<c[pInno]);
			           break;*/
			     case'j':
	                  PORTJ|=(1<<c[pInno]);
     6c8:	e5 e0       	ldi	r30, 0x05	; 5
     6ca:	f1 e0       	ldi	r31, 0x01	; 1
     6cc:	40 81       	ld	r20, Z
     6ce:	dc 01       	movw	r26, r24
     6d0:	aa 0f       	add	r26, r26
     6d2:	bb 1f       	adc	r27, r27
     6d4:	a0 50       	subi	r26, 0x00	; 0
     6d6:	be 4f       	sbci	r27, 0xFE	; 254
     6d8:	21 e0       	ldi	r18, 0x01	; 1
     6da:	30 e0       	ldi	r19, 0x00	; 0
     6dc:	c9 01       	movw	r24, r18
     6de:	0c 90       	ld	r0, X
     6e0:	02 c0       	rjmp	.+4      	; 0x6e6 <_Z12digitalWritehh+0x2b4>
     6e2:	88 0f       	add	r24, r24
     6e4:	99 1f       	adc	r25, r25
     6e6:	0a 94       	dec	r0
     6e8:	e2 f7       	brpl	.-8      	; 0x6e2 <_Z12digitalWritehh+0x2b0>
     6ea:	84 2b       	or	r24, r20
     6ec:	80 83       	st	Z, r24
			           break;
     6ee:	08 95       	ret
				     case'l':
	                  PORTL|=(1<<c[pInno]);
     6f0:	eb e0       	ldi	r30, 0x0B	; 11
     6f2:	f1 e0       	ldi	r31, 0x01	; 1
     6f4:	40 81       	ld	r20, Z
     6f6:	dc 01       	movw	r26, r24
     6f8:	aa 0f       	add	r26, r26
     6fa:	bb 1f       	adc	r27, r27
     6fc:	a0 50       	subi	r26, 0x00	; 0
     6fe:	be 4f       	sbci	r27, 0xFE	; 254
     700:	21 e0       	ldi	r18, 0x01	; 1
     702:	30 e0       	ldi	r19, 0x00	; 0
     704:	c9 01       	movw	r24, r18
     706:	0c 90       	ld	r0, X
     708:	02 c0       	rjmp	.+4      	; 0x70e <_Z12digitalWritehh+0x2dc>
     70a:	88 0f       	add	r24, r24
     70c:	99 1f       	adc	r25, r25
     70e:	0a 94       	dec	r0
     710:	e2 f7       	brpl	.-8      	; 0x70a <_Z12digitalWritehh+0x2d8>
     712:	84 2b       	or	r24, r20
     714:	80 83       	st	Z, r24
     716:	08 95       	ret

00000718 <_Z11digitalReadh>:

uint8_t digitalRead(uint8_t pInno)
{
	uint8_t z;				//not a good practice
	uint8_t x;				//not a good practice
   switch(d[pInno])
     718:	28 e7       	ldi	r18, 0x78	; 120
     71a:	32 e0       	ldi	r19, 0x02	; 2
     71c:	28 0f       	add	r18, r24
     71e:	31 1d       	adc	r19, r1
     720:	f9 01       	movw	r30, r18
     722:	80 81       	ld	r24, Z
     724:	85 36       	cpi	r24, 0x65	; 101
     726:	d9 f0       	breq	.+54     	; 0x75e <_Z11digitalReadh+0x46>
     728:	86 36       	cpi	r24, 0x66	; 102
     72a:	38 f4       	brcc	.+14     	; 0x73a <_Z11digitalReadh+0x22>
     72c:	83 36       	cpi	r24, 0x63	; 99
     72e:	99 f0       	breq	.+38     	; 0x756 <_Z11digitalReadh+0x3e>
     730:	84 36       	cpi	r24, 0x64	; 100
     732:	98 f4       	brcc	.+38     	; 0x75a <_Z11digitalReadh+0x42>
     734:	82 36       	cpi	r24, 0x62	; 98
     736:	f9 f4       	brne	.+62     	; 0x776 <_Z11digitalReadh+0x5e>
     738:	0c c0       	rjmp	.+24     	; 0x752 <_Z11digitalReadh+0x3a>
     73a:	88 36       	cpi	r24, 0x68	; 104
     73c:	a1 f0       	breq	.+40     	; 0x766 <_Z11digitalReadh+0x4e>
     73e:	89 36       	cpi	r24, 0x69	; 105
     740:	18 f4       	brcc	.+6      	; 0x748 <_Z11digitalReadh+0x30>
     742:	87 36       	cpi	r24, 0x67	; 103
     744:	c1 f4       	brne	.+48     	; 0x776 <_Z11digitalReadh+0x5e>
     746:	0d c0       	rjmp	.+26     	; 0x762 <_Z11digitalReadh+0x4a>
     748:	8a 36       	cpi	r24, 0x6A	; 106
     74a:	81 f0       	breq	.+32     	; 0x76c <_Z11digitalReadh+0x54>
     74c:	8c 36       	cpi	r24, 0x6C	; 108
     74e:	99 f4       	brne	.+38     	; 0x776 <_Z11digitalReadh+0x5e>
     750:	10 c0       	rjmp	.+32     	; 0x772 <_Z11digitalReadh+0x5a>
         {

	          case'b':
	                  z=PINB&(1<<c[pInno]);
     752:	83 b1       	in	r24, 0x03	; 3
			           break;
     754:	08 95       	ret
	          case'c':
	                  z=PINC&(1<<c[pInno]);
     756:	86 b1       	in	r24, 0x06	; 6
			          break;
     758:	08 95       	ret
	          case'd':
	                  z=PIND&(1<<c[pInno]);
     75a:	89 b1       	in	r24, 0x09	; 9
			          break;
     75c:	08 95       	ret

		      case'e':
	                   z=PINE&(1<<c[pInno]);
     75e:	8c b1       	in	r24, 0x0c	; 12
			           break;
     760:	08 95       	ret

			     case'g':
	                   z=PING&(1<<c[pInno]);
     762:	82 b3       	in	r24, 0x12	; 18
			           break;
     764:	08 95       	ret
			 case'h':
	                  z=PINH&(1<<c[pInno]);
     766:	80 91 00 01 	lds	r24, 0x0100
			           break;
     76a:	08 95       	ret

			     case'j':
	                   z=PINJ&(1<<c[pInno]);
     76c:	80 91 03 01 	lds	r24, 0x0103
			           break;
     770:	08 95       	ret
				     case'l':
	                   z=PINL&(1<<c[pInno]);
     772:	80 91 09 01 	lds	r24, 0x0109
			           break;
					   return z;
	     }
}
     776:	08 95       	ret

00000778 <_Z20microsecondsToInchesm>:
{
  // According to Parallax's datasheet for the PING))), there are 73.746
  // microseconds per inch (i.e. sound travels at 1130 feet per second).
  // This gives the distance travelled by the ping, outbound and return,
  // so we divide by 2 to get the distance of the obstacle.
  return (mIcroseconds*0.00669/ 2);
     778:	0e 94 38 10 	call	0x2070	; 0x2070 <__floatunsisf>
     77c:	2a ec       	ldi	r18, 0xCA	; 202
     77e:	37 e3       	ldi	r19, 0x37	; 55
     780:	4b ed       	ldi	r20, 0xDB	; 219
     782:	5b e3       	ldi	r21, 0x3B	; 59
     784:	0e 94 c6 10 	call	0x218c	; 0x218c <__mulsf3>
     788:	20 e0       	ldi	r18, 0x00	; 0
     78a:	30 e0       	ldi	r19, 0x00	; 0
     78c:	40 e0       	ldi	r20, 0x00	; 0
     78e:	5f e3       	ldi	r21, 0x3F	; 63
     790:	0e 94 c6 10 	call	0x218c	; 0x218c <__mulsf3>
     794:	0e 94 0c 10 	call	0x2018	; 0x2018 <__fixunssfsi>
}
     798:	08 95       	ret

0000079a <_Z25microsecondsToCentimetersm>:
long unsigned int microsecondsToCentimeters(long unsigned int microseconds)
{
  // The speed of sound is 340 m/s or 29 microseconds per centimeter.
  // The ping travels out and back, so to find the distance of the object we
  // take half of the distance travelled.
  return (microseconds*0.17/ 2);
     79a:	0e 94 38 10 	call	0x2070	; 0x2070 <__floatunsisf>
     79e:	2b e7       	ldi	r18, 0x7B	; 123
     7a0:	34 e1       	ldi	r19, 0x14	; 20
     7a2:	4e e2       	ldi	r20, 0x2E	; 46
     7a4:	5e e3       	ldi	r21, 0x3E	; 62
     7a6:	0e 94 c6 10 	call	0x218c	; 0x218c <__mulsf3>
     7aa:	20 e0       	ldi	r18, 0x00	; 0
     7ac:	30 e0       	ldi	r19, 0x00	; 0
     7ae:	40 e0       	ldi	r20, 0x00	; 0
     7b0:	5f e3       	ldi	r21, 0x3F	; 63
     7b2:	0e 94 c6 10 	call	0x218c	; 0x218c <__mulsf3>
     7b6:	0e 94 0c 10 	call	0x2018	; 0x2018 <__fixunssfsi>
}
     7ba:	08 95       	ret

000007bc <_Z7initADCv>:
Serial1 Serial1;
Serial2 Serial2;
Serial3 Serial3;
void initADC()
{
	ADMUX=(1<<REFS0);				//Aref=AVcc
     7bc:	80 e4       	ldi	r24, 0x40	; 64
     7be:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA=(1<<ADEN)|(1<<ADPS2)|(1<<ADPS1);		//ADC enabled, Prescaler 64
     7c2:	86 e8       	ldi	r24, 0x86	; 134
     7c4:	80 93 7a 00 	sts	0x007A, r24
}
     7c8:	08 95       	ret

000007ca <_Z10analogReadi>:

int analogRead(int (pInno))
{
     7ca:	0f 93       	push	r16
     7cc:	1f 93       	push	r17
     7ce:	cf 93       	push	r28
     7d0:	df 93       	push	r29
     7d2:	8c 01       	movw	r16, r24
        //prescalar set to default
  	initADC();
     7d4:	0e 94 de 03 	call	0x7bc	; 0x7bc <_Z7initADCv>
  	ADMUX=(1<<REFS0)|(0<<REFS1);
     7d8:	cc e7       	ldi	r28, 0x7C	; 124
     7da:	d0 e0       	ldi	r29, 0x00	; 0
     7dc:	80 e4       	ldi	r24, 0x40	; 64
     7de:	88 83       	st	Y, r24
  	ADCSRA|=(1<<ADEN);
     7e0:	ea e7       	ldi	r30, 0x7A	; 122
     7e2:	f0 e0       	ldi	r31, 0x00	; 0
     7e4:	80 81       	ld	r24, Z
     7e6:	80 68       	ori	r24, 0x80	; 128
     7e8:	80 83       	st	Z, r24
    ADMUX|=(pInno%8);//chose value from 0 to 7 to chose adc pin accordingly
     7ea:	28 81       	ld	r18, Y
     7ec:	c8 01       	movw	r24, r16
     7ee:	68 e0       	ldi	r22, 0x08	; 8
     7f0:	70 e0       	ldi	r23, 0x00	; 0
     7f2:	0e 94 48 11 	call	0x2290	; 0x2290 <__divmodhi4>
     7f6:	28 2b       	or	r18, r24
     7f8:	28 83       	st	Y, r18
    ADCSRA|=(1<<ADEN);
     7fa:	80 81       	ld	r24, Z
     7fc:	80 68       	ori	r24, 0x80	; 128
     7fe:	80 83       	st	Z, r24
    ADCSRA|=(1<<ADSC);
     800:	80 81       	ld	r24, Z
     802:	80 64       	ori	r24, 0x40	; 64
     804:	80 83       	st	Z, r24
	while(ADCSRA&(1<<ADSC));
     806:	80 81       	ld	r24, Z
     808:	86 fd       	sbrc	r24, 6
     80a:	fd cf       	rjmp	.-6      	; 0x806 <_Z10analogReadi+0x3c>
	return (ADC);
     80c:	20 91 78 00 	lds	r18, 0x0078
     810:	30 91 79 00 	lds	r19, 0x0079
}
     814:	82 2f       	mov	r24, r18
     816:	93 2f       	mov	r25, r19
     818:	df 91       	pop	r29
     81a:	cf 91       	pop	r28
     81c:	1f 91       	pop	r17
     81e:	0f 91       	pop	r16
     820:	08 95       	ret

00000822 <_Z11analogWritehh>:

void analogWrite(uint8_t pInno,uint8_t dUtycY)
{
  switch(pInno)
     822:	89 30       	cpi	r24, 0x09	; 9
     824:	09 f4       	brne	.+2      	; 0x828 <_Z11analogWritehh+0x6>
     826:	59 c0       	rjmp	.+178    	; 0x8da <_Z11analogWritehh+0xb8>
     828:	8a 30       	cpi	r24, 0x0A	; 10
     82a:	98 f4       	brcc	.+38     	; 0x852 <_Z11analogWritehh+0x30>
     82c:	85 30       	cpi	r24, 0x05	; 5
     82e:	09 f4       	brne	.+2      	; 0x832 <_Z11analogWritehh+0x10>
     830:	66 c0       	rjmp	.+204    	; 0x8fe <_Z11analogWritehh+0xdc>
     832:	86 30       	cpi	r24, 0x06	; 6
     834:	38 f4       	brcc	.+14     	; 0x844 <_Z11analogWritehh+0x22>
     836:	82 30       	cpi	r24, 0x02	; 2
     838:	09 f4       	brne	.+2      	; 0x83c <_Z11analogWritehh+0x1a>
     83a:	72 c0       	rjmp	.+228    	; 0x920 <_Z11analogWritehh+0xfe>
     83c:	84 30       	cpi	r24, 0x04	; 4
     83e:	09 f0       	breq	.+2      	; 0x842 <_Z11analogWritehh+0x20>
     840:	e5 c0       	rjmp	.+458    	; 0xa0c <_Z11analogWritehh+0x1ea>
     842:	b2 c0       	rjmp	.+356    	; 0x9a8 <_Z11analogWritehh+0x186>
     844:	86 30       	cpi	r24, 0x06	; 6
     846:	09 f4       	brne	.+2      	; 0x84a <_Z11analogWritehh+0x28>
     848:	b8 c0       	rjmp	.+368    	; 0x9ba <_Z11analogWritehh+0x198>
     84a:	87 30       	cpi	r24, 0x07	; 7
     84c:	09 f0       	breq	.+2      	; 0x850 <_Z11analogWritehh+0x2e>
     84e:	de c0       	rjmp	.+444    	; 0xa0c <_Z11analogWritehh+0x1ea>
     850:	c9 c0       	rjmp	.+402    	; 0x9e4 <_Z11analogWritehh+0x1c2>
     852:	8c 30       	cpi	r24, 0x0C	; 12
     854:	19 f1       	breq	.+70     	; 0x89c <_Z11analogWritehh+0x7a>
     856:	8d 30       	cpi	r24, 0x0D	; 13
     858:	30 f4       	brcc	.+12     	; 0x866 <_Z11analogWritehh+0x44>
     85a:	8a 30       	cpi	r24, 0x0A	; 10
     85c:	81 f1       	breq	.+96     	; 0x8be <_Z11analogWritehh+0x9c>
     85e:	8b 30       	cpi	r24, 0x0B	; 11
     860:	09 f0       	breq	.+2      	; 0x864 <_Z11analogWritehh+0x42>
     862:	d4 c0       	rjmp	.+424    	; 0xa0c <_Z11analogWritehh+0x1ea>
     864:	0a c0       	rjmp	.+20     	; 0x87a <_Z11analogWritehh+0x58>
     866:	8d 32       	cpi	r24, 0x2D	; 45
     868:	09 f4       	brne	.+2      	; 0x86c <_Z11analogWritehh+0x4a>
     86a:	80 c0       	rjmp	.+256    	; 0x96c <_Z11analogWritehh+0x14a>
     86c:	8e 32       	cpi	r24, 0x2E	; 46
     86e:	09 f4       	brne	.+2      	; 0x872 <_Z11analogWritehh+0x50>
     870:	68 c0       	rjmp	.+208    	; 0x942 <_Z11analogWritehh+0x120>
     872:	8d 30       	cpi	r24, 0x0D	; 13
     874:	09 f0       	breq	.+2      	; 0x878 <_Z11analogWritehh+0x56>
     876:	ca c0       	rjmp	.+404    	; 0xa0c <_Z11analogWritehh+0x1ea>
     878:	8e c0       	rjmp	.+284    	; 0x996 <_Z11analogWritehh+0x174>
  {
	  case 11:
		   DDRB|=(1<<PB5);
     87a:	25 9a       	sbi	0x04, 5	; 4
		   TCCR1A|=(1<<WGM10)|(1<<WGM12)|(1<<COM1A1);
     87c:	e0 e8       	ldi	r30, 0x80	; 128
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	80 81       	ld	r24, Z
     882:	89 68       	ori	r24, 0x89	; 137
     884:	80 83       	st	Z, r24
		   TCCR1B|=(1<<CS11)|(1<<CS10);
     886:	e1 e8       	ldi	r30, 0x81	; 129
     888:	f0 e0       	ldi	r31, 0x00	; 0
     88a:	80 81       	ld	r24, Z
     88c:	83 60       	ori	r24, 0x03	; 3
     88e:	80 83       	st	Z, r24
		   OCR1A=dUtycY;
     890:	70 e0       	ldi	r23, 0x00	; 0
     892:	70 93 89 00 	sts	0x0089, r23
     896:	60 93 88 00 	sts	0x0088, r22
		   break;
     89a:	08 95       	ret
	  case 12:
		  DDRB|=(1<<PB6);
     89c:	26 9a       	sbi	0x04, 6	; 4
		  TCCR1A|=(1<<WGM10)|(1<<WGM12)|(1<<COM1B1);
     89e:	e0 e8       	ldi	r30, 0x80	; 128
     8a0:	f0 e0       	ldi	r31, 0x00	; 0
     8a2:	80 81       	ld	r24, Z
     8a4:	89 62       	ori	r24, 0x29	; 41
     8a6:	80 83       	st	Z, r24
		  TCCR1B|=(1<<CS11)|(1<<CS10);
     8a8:	e1 e8       	ldi	r30, 0x81	; 129
     8aa:	f0 e0       	ldi	r31, 0x00	; 0
     8ac:	80 81       	ld	r24, Z
     8ae:	83 60       	ori	r24, 0x03	; 3
     8b0:	80 83       	st	Z, r24
		  OCR1B=dUtycY;
     8b2:	70 e0       	ldi	r23, 0x00	; 0
     8b4:	70 93 8b 00 	sts	0x008B, r23
     8b8:	60 93 8a 00 	sts	0x008A, r22
		  break;
     8bc:	08 95       	ret
	  case 10:
		  DDRB|=(1<<PB4);
     8be:	24 9a       	sbi	0x04, 4	; 4
		  TCCR2A|=(1<<COM2A1)|(1<<WGM21)|(1<<WGM20);
     8c0:	e0 eb       	ldi	r30, 0xB0	; 176
     8c2:	f0 e0       	ldi	r31, 0x00	; 0
     8c4:	80 81       	ld	r24, Z
     8c6:	83 68       	ori	r24, 0x83	; 131
     8c8:	80 83       	st	Z, r24
		  TCCR2B|=(1<<CS20);
     8ca:	e1 eb       	ldi	r30, 0xB1	; 177
     8cc:	f0 e0       	ldi	r31, 0x00	; 0
     8ce:	80 81       	ld	r24, Z
     8d0:	81 60       	ori	r24, 0x01	; 1
     8d2:	80 83       	st	Z, r24
		  OCR2A=dUtycY;
     8d4:	60 93 b3 00 	sts	0x00B3, r22
		  break;
     8d8:	08 95       	ret
	  case 9:
		   DDRH|=(1<<PH6);
     8da:	e1 e0       	ldi	r30, 0x01	; 1
     8dc:	f1 e0       	ldi	r31, 0x01	; 1
     8de:	80 81       	ld	r24, Z
     8e0:	80 64       	ori	r24, 0x40	; 64
     8e2:	80 83       	st	Z, r24
		   TCCR2A|=(1<<WGM21)|(1<<WGM20)|(1<<COM2B1);
     8e4:	e0 eb       	ldi	r30, 0xB0	; 176
     8e6:	f0 e0       	ldi	r31, 0x00	; 0
     8e8:	80 81       	ld	r24, Z
     8ea:	83 62       	ori	r24, 0x23	; 35
     8ec:	80 83       	st	Z, r24
		   TCCR2B|=(1<<CS20);
     8ee:	e1 eb       	ldi	r30, 0xB1	; 177
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
     8f2:	80 81       	ld	r24, Z
     8f4:	81 60       	ori	r24, 0x01	; 1
     8f6:	80 83       	st	Z, r24
		   OCR2B=dUtycY;
     8f8:	60 93 b4 00 	sts	0x00B4, r22
		   break;
     8fc:	08 95       	ret
	  case 5:
		  DDRE|=(1<<PE3);
     8fe:	6b 9a       	sbi	0x0d, 3	; 13
		  TCCR3A|=(1<<WGM32)|(1<<WGM30)|(1<<COM3A1);
     900:	e0 e9       	ldi	r30, 0x90	; 144
     902:	f0 e0       	ldi	r31, 0x00	; 0
     904:	80 81       	ld	r24, Z
     906:	89 68       	ori	r24, 0x89	; 137
     908:	80 83       	st	Z, r24
		  TCCR3B|=(1<<CS30);
     90a:	e1 e9       	ldi	r30, 0x91	; 145
     90c:	f0 e0       	ldi	r31, 0x00	; 0
     90e:	80 81       	ld	r24, Z
     910:	81 60       	ori	r24, 0x01	; 1
     912:	80 83       	st	Z, r24
		  OCR3A=dUtycY;
     914:	70 e0       	ldi	r23, 0x00	; 0
     916:	70 93 99 00 	sts	0x0099, r23
     91a:	60 93 98 00 	sts	0x0098, r22
		  break;
     91e:	08 95       	ret
	  case 2:
	  	  DDRE|=(1<<PE4);	
     920:	6c 9a       	sbi	0x0d, 4	; 13
		  TCCR3A|=(1<<WGM32)|(1<<WGM30)|(1<<COM3B1);
     922:	e0 e9       	ldi	r30, 0x90	; 144
     924:	f0 e0       	ldi	r31, 0x00	; 0
     926:	80 81       	ld	r24, Z
     928:	89 62       	ori	r24, 0x29	; 41
     92a:	80 83       	st	Z, r24
		  TCCR3B|=(1<<CS30);
     92c:	e1 e9       	ldi	r30, 0x91	; 145
     92e:	f0 e0       	ldi	r31, 0x00	; 0
     930:	80 81       	ld	r24, Z
     932:	81 60       	ori	r24, 0x01	; 1
     934:	80 83       	st	Z, r24
		  OCR3B=dUtycY;
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	70 93 9b 00 	sts	0x009B, r23
     93c:	60 93 9a 00 	sts	0x009A, r22
		  break;
     940:	08 95       	ret
	  case 46:
		  DDRL|=(1<<PL3);
     942:	ea e0       	ldi	r30, 0x0A	; 10
     944:	f1 e0       	ldi	r31, 0x01	; 1
     946:	80 81       	ld	r24, Z
     948:	88 60       	ori	r24, 0x08	; 8
     94a:	80 83       	st	Z, r24
		  TCCR5A|=(1<<WGM52)|(1<<WGM50)|(1<<COM5A1);
     94c:	e0 e2       	ldi	r30, 0x20	; 32
     94e:	f1 e0       	ldi	r31, 0x01	; 1
     950:	80 81       	ld	r24, Z
     952:	89 68       	ori	r24, 0x89	; 137
     954:	80 83       	st	Z, r24
		  TCCR5B|=(1<<CS50);
     956:	e1 e2       	ldi	r30, 0x21	; 33
     958:	f1 e0       	ldi	r31, 0x01	; 1
     95a:	80 81       	ld	r24, Z
     95c:	81 60       	ori	r24, 0x01	; 1
     95e:	80 83       	st	Z, r24
		  OCR5A=dUtycY;
     960:	70 e0       	ldi	r23, 0x00	; 0
     962:	70 93 29 01 	sts	0x0129, r23
     966:	60 93 28 01 	sts	0x0128, r22
		  break;
     96a:	08 95       	ret
	  case 45:
		  DDRL|=(1<<PL4);
     96c:	ea e0       	ldi	r30, 0x0A	; 10
     96e:	f1 e0       	ldi	r31, 0x01	; 1
     970:	80 81       	ld	r24, Z
     972:	80 61       	ori	r24, 0x10	; 16
     974:	80 83       	st	Z, r24
		  TCCR5A|=(1<<WGM52)|(1<<WGM50)|(1<<COM5B1);
     976:	e0 e2       	ldi	r30, 0x20	; 32
     978:	f1 e0       	ldi	r31, 0x01	; 1
     97a:	80 81       	ld	r24, Z
     97c:	89 62       	ori	r24, 0x29	; 41
     97e:	80 83       	st	Z, r24
		  TCCR5B|=(1<<CS50);
     980:	e1 e2       	ldi	r30, 0x21	; 33
     982:	f1 e0       	ldi	r31, 0x01	; 1
     984:	80 81       	ld	r24, Z
     986:	81 60       	ori	r24, 0x01	; 1
     988:	80 83       	st	Z, r24
		  OCR5B=dUtycY;
     98a:	70 e0       	ldi	r23, 0x00	; 0
     98c:	70 93 2b 01 	sts	0x012B, r23
     990:	60 93 2a 01 	sts	0x012A, r22
		  break;
     994:	08 95       	ret
	  case 13:
		  DDRB|=(1<<PB7);
     996:	27 9a       	sbi	0x04, 7	; 4
		  TCCR0A|=(1<<WGM10)|(1<<WGM00)|(1<<COM0A1);
     998:	84 b5       	in	r24, 0x24	; 36
     99a:	81 68       	ori	r24, 0x81	; 129
     99c:	84 bd       	out	0x24, r24	; 36
		  TCCR0B|=(1<<CS00);
     99e:	85 b5       	in	r24, 0x25	; 37
     9a0:	81 60       	ori	r24, 0x01	; 1
     9a2:	85 bd       	out	0x25, r24	; 37
		  OCR0A=dUtycY;
     9a4:	67 bd       	out	0x27, r22	; 39
		  break;
     9a6:	08 95       	ret
	  case 4:
	  	DDRG|=(1<<PG5);
     9a8:	9d 9a       	sbi	0x13, 5	; 19
		TCCR0A|=(1<<WGM10)|(1<<WGM00)|(1<<COM0B1);
     9aa:	84 b5       	in	r24, 0x24	; 36
     9ac:	81 62       	ori	r24, 0x21	; 33
     9ae:	84 bd       	out	0x24, r24	; 36
		TCCR0B|=(1<<CS00);
     9b0:	85 b5       	in	r24, 0x25	; 37
     9b2:	81 60       	ori	r24, 0x01	; 1
     9b4:	85 bd       	out	0x25, r24	; 37
		OCR0B=dUtycY;
     9b6:	68 bd       	out	0x28, r22	; 40
		break;
     9b8:	08 95       	ret

	  case 6:
		  DDRH|=(1<<PH3);
     9ba:	e1 e0       	ldi	r30, 0x01	; 1
     9bc:	f1 e0       	ldi	r31, 0x01	; 1
     9be:	80 81       	ld	r24, Z
     9c0:	88 60       	ori	r24, 0x08	; 8
     9c2:	80 83       	st	Z, r24
		  TCCR4A|=(1<<WGM42)|(1<<WGM40)|(1<<COM4A1);
     9c4:	e0 ea       	ldi	r30, 0xA0	; 160
     9c6:	f0 e0       	ldi	r31, 0x00	; 0
     9c8:	80 81       	ld	r24, Z
     9ca:	89 68       	ori	r24, 0x89	; 137
     9cc:	80 83       	st	Z, r24
		  TCCR4B|=(1<<CS40);
     9ce:	e1 ea       	ldi	r30, 0xA1	; 161
     9d0:	f0 e0       	ldi	r31, 0x00	; 0
     9d2:	80 81       	ld	r24, Z
     9d4:	81 60       	ori	r24, 0x01	; 1
     9d6:	80 83       	st	Z, r24
		  OCR4A=dUtycY;
     9d8:	70 e0       	ldi	r23, 0x00	; 0
     9da:	70 93 a9 00 	sts	0x00A9, r23
     9de:	60 93 a8 00 	sts	0x00A8, r22
		  break;
     9e2:	08 95       	ret
	  case 7:
		  
		  DDRH|=(1<<PH4);
     9e4:	e1 e0       	ldi	r30, 0x01	; 1
     9e6:	f1 e0       	ldi	r31, 0x01	; 1
     9e8:	80 81       	ld	r24, Z
     9ea:	80 61       	ori	r24, 0x10	; 16
     9ec:	80 83       	st	Z, r24
		TCCR4A|=(1<<WGM42)|(1<<WGM40)|(1<<COM4B1);
     9ee:	e0 ea       	ldi	r30, 0xA0	; 160
     9f0:	f0 e0       	ldi	r31, 0x00	; 0
     9f2:	80 81       	ld	r24, Z
     9f4:	89 62       	ori	r24, 0x29	; 41
     9f6:	80 83       	st	Z, r24
		  TCCR4B|=(1<<CS40);
     9f8:	e1 ea       	ldi	r30, 0xA1	; 161
     9fa:	f0 e0       	ldi	r31, 0x00	; 0
     9fc:	80 81       	ld	r24, Z
     9fe:	81 60       	ori	r24, 0x01	; 1
     a00:	80 83       	st	Z, r24
		  OCR4B=dUtycY;
     a02:	70 e0       	ldi	r23, 0x00	; 0
     a04:	70 93 ab 00 	sts	0x00AB, r23
     a08:	60 93 aa 00 	sts	0x00AA, r22
     a0c:	08 95       	ret

00000a0e <_Z6millisv>:
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a0e:	f8 94       	cli
{
    unsigned long millis_return;

    // Ensure this cannot be disrupted
    ATOMIC_BLOCK(ATOMIC_FORCEON) {
        millis_return = tImer2_millis;
     a10:	20 91 be 02 	lds	r18, 0x02BE
     a14:	30 91 bf 02 	lds	r19, 0x02BF
     a18:	40 91 c0 02 	lds	r20, 0x02C0
     a1c:	50 91 c1 02 	lds	r21, 0x02C1
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     a20:	78 94       	sei
    }

    return millis_return;
}
     a22:	62 2f       	mov	r22, r18
     a24:	73 2f       	mov	r23, r19
     a26:	84 2f       	mov	r24, r20
     a28:	95 2f       	mov	r25, r21
     a2a:	08 95       	ret

00000a2c <__vector_13>:

ISR (TIMER2_COMPA_vect)
{
     a2c:	1f 92       	push	r1
     a2e:	0f 92       	push	r0
     a30:	0f b6       	in	r0, 0x3f	; 63
     a32:	0f 92       	push	r0
     a34:	11 24       	eor	r1, r1
     a36:	8f 93       	push	r24
     a38:	9f 93       	push	r25
     a3a:	af 93       	push	r26
     a3c:	bf 93       	push	r27
    tImer2_millis++;
     a3e:	80 91 be 02 	lds	r24, 0x02BE
     a42:	90 91 bf 02 	lds	r25, 0x02BF
     a46:	a0 91 c0 02 	lds	r26, 0x02C0
     a4a:	b0 91 c1 02 	lds	r27, 0x02C1
     a4e:	01 96       	adiw	r24, 0x01	; 1
     a50:	a1 1d       	adc	r26, r1
     a52:	b1 1d       	adc	r27, r1
     a54:	80 93 be 02 	sts	0x02BE, r24
     a58:	90 93 bf 02 	sts	0x02BF, r25
     a5c:	a0 93 c0 02 	sts	0x02C0, r26
     a60:	b0 93 c1 02 	sts	0x02C1, r27
}
     a64:	bf 91       	pop	r27
     a66:	af 91       	pop	r26
     a68:	9f 91       	pop	r25
     a6a:	8f 91       	pop	r24
     a6c:	0f 90       	pop	r0
     a6e:	0f be       	out	0x3f, r0	; 63
     a70:	0f 90       	pop	r0
     a72:	1f 90       	pop	r1
     a74:	18 95       	reti

00000a76 <_Z5tinitv>:

void tinit()
{
	TCCR2B |= (1 << WGM22) | (1 << CS21);
     a76:	e1 eb       	ldi	r30, 0xB1	; 177
     a78:	f0 e0       	ldi	r31, 0x00	; 0
     a7a:	80 81       	ld	r24, Z
     a7c:	8a 60       	ori	r24, 0x0A	; 10
     a7e:	80 83       	st	Z, r24

    // Load the high byte, then the low byte
    // into the output compare
    OCR2A = CTC_MATCH_OVERFLOW;
     a80:	8d e7       	ldi	r24, 0x7D	; 125
     a82:	80 93 b3 00 	sts	0x00B3, r24

    // Enable the compare match interrupt
    TIMSK2 |= (1 << OCIE2A);
     a86:	e0 e7       	ldi	r30, 0x70	; 112
     a88:	f0 e0       	ldi	r31, 0x00	; 0
     a8a:	80 81       	ld	r24, Z
     a8c:	82 60       	ori	r24, 0x02	; 2
     a8e:	80 83       	st	Z, r24

    // Now enable global interrupts
    sei();
     a90:	78 94       	sei
}
     a92:	08 95       	ret

00000a94 <_Z5delaym>:


void delay(unsigned long mIllisec)
{
     a94:	9b 01       	movw	r18, r22
     a96:	ac 01       	movw	r20, r24
	int i;
	for(i=0;i<mIllisec;i++)
     a98:	61 15       	cp	r22, r1
     a9a:	71 05       	cpc	r23, r1
     a9c:	81 05       	cpc	r24, r1
     a9e:	91 05       	cpc	r25, r1
     aa0:	a1 f0       	breq	.+40     	; 0xaca <_Z5delaym+0x36>
     aa2:	60 e0       	ldi	r22, 0x00	; 0
     aa4:	70 e0       	ldi	r23, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     aa6:	89 ef       	ldi	r24, 0xF9	; 249
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	01 97       	sbiw	r24, 0x01	; 1
     aac:	f1 f7       	brne	.-4      	; 0xaaa <_Z5delaym+0x16>
     aae:	00 c0       	rjmp	.+0      	; 0xab0 <_Z5delaym+0x1c>
     ab0:	00 00       	nop
     ab2:	6f 5f       	subi	r22, 0xFF	; 255
     ab4:	7f 4f       	sbci	r23, 0xFF	; 255
     ab6:	cb 01       	movw	r24, r22
     ab8:	aa 27       	eor	r26, r26
     aba:	97 fd       	sbrc	r25, 7
     abc:	a0 95       	com	r26
     abe:	ba 2f       	mov	r27, r26
     ac0:	82 17       	cp	r24, r18
     ac2:	93 07       	cpc	r25, r19
     ac4:	a4 07       	cpc	r26, r20
     ac6:	b5 07       	cpc	r27, r21
     ac8:	70 f3       	brcs	.-36     	; 0xaa6 <_Z5delaym+0x12>
     aca:	08 95       	ret

00000acc <_Z17delayMicrosecondsm>:
	}
	return;
}

void delayMicroseconds(unsigned long mIcrosec)
{
     acc:	9b 01       	movw	r18, r22
     ace:	ac 01       	movw	r20, r24
	int i;
	for(i=0;i<mIcrosec;i++)
     ad0:	61 15       	cp	r22, r1
     ad2:	71 05       	cpc	r23, r1
     ad4:	81 05       	cpc	r24, r1
     ad6:	91 05       	cpc	r25, r1
     ad8:	79 f0       	breq	.+30     	; 0xaf8 <_Z17delayMicrosecondsm+0x2c>
     ada:	60 e0       	ldi	r22, 0x00	; 0
     adc:	70 e0       	ldi	r23, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ade:	00 00       	nop
     ae0:	6f 5f       	subi	r22, 0xFF	; 255
     ae2:	7f 4f       	sbci	r23, 0xFF	; 255
     ae4:	cb 01       	movw	r24, r22
     ae6:	aa 27       	eor	r26, r26
     ae8:	97 fd       	sbrc	r25, 7
     aea:	a0 95       	com	r26
     aec:	ba 2f       	mov	r27, r26
     aee:	82 17       	cp	r24, r18
     af0:	93 07       	cpc	r25, r19
     af2:	a4 07       	cpc	r26, r20
     af4:	b5 07       	cpc	r27, r21
     af6:	98 f3       	brcs	.-26     	; 0xade <_Z17delayMicrosecondsm+0x12>
     af8:	08 95       	ret

00000afa <_Z3maplllll>:
	}
	return;
}

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
     afa:	2f 92       	push	r2
     afc:	3f 92       	push	r3
     afe:	4f 92       	push	r4
     b00:	5f 92       	push	r5
     b02:	6f 92       	push	r6
     b04:	7f 92       	push	r7
     b06:	8f 92       	push	r8
     b08:	9f 92       	push	r9
     b0a:	af 92       	push	r10
     b0c:	bf 92       	push	r11
     b0e:	cf 92       	push	r12
     b10:	df 92       	push	r13
     b12:	ef 92       	push	r14
     b14:	ff 92       	push	r15
     b16:	0f 93       	push	r16
     b18:	1f 93       	push	r17
     b1a:	df 93       	push	r29
     b1c:	cf 93       	push	r28
     b1e:	cd b7       	in	r28, 0x3d	; 61
     b20:	de b7       	in	r29, 0x3e	; 62
     b22:	dc 01       	movw	r26, r24
     b24:	cb 01       	movw	r24, r22
     b26:	39 01       	movw	r6, r18
     b28:	4a 01       	movw	r8, r20
     b2a:	17 01       	movw	r2, r14
     b2c:	28 01       	movw	r4, r16
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
     b2e:	ee 88       	ldd	r14, Y+22	; 0x16
     b30:	ff 88       	ldd	r15, Y+23	; 0x17
     b32:	08 8d       	ldd	r16, Y+24	; 0x18
     b34:	19 8d       	ldd	r17, Y+25	; 0x19
     b36:	ea 18       	sub	r14, r10
     b38:	fb 08       	sbc	r15, r11
     b3a:	0c 09       	sbc	r16, r12
     b3c:	1d 09       	sbc	r17, r13
     b3e:	9c 01       	movw	r18, r24
     b40:	ad 01       	movw	r20, r26
     b42:	26 19       	sub	r18, r6
     b44:	37 09       	sbc	r19, r7
     b46:	48 09       	sbc	r20, r8
     b48:	59 09       	sbc	r21, r9
     b4a:	c8 01       	movw	r24, r16
     b4c:	b7 01       	movw	r22, r14
     b4e:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsi3>
     b52:	a2 01       	movw	r20, r4
     b54:	91 01       	movw	r18, r2
     b56:	26 19       	sub	r18, r6
     b58:	37 09       	sbc	r19, r7
     b5a:	48 09       	sbc	r20, r8
     b5c:	59 09       	sbc	r21, r9
     b5e:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <__divmodsi4>
     b62:	2a 0d       	add	r18, r10
     b64:	3b 1d       	adc	r19, r11
     b66:	4c 1d       	adc	r20, r12
     b68:	5d 1d       	adc	r21, r13
}
     b6a:	62 2f       	mov	r22, r18
     b6c:	73 2f       	mov	r23, r19
     b6e:	84 2f       	mov	r24, r20
     b70:	95 2f       	mov	r25, r21
     b72:	cf 91       	pop	r28
     b74:	df 91       	pop	r29
     b76:	1f 91       	pop	r17
     b78:	0f 91       	pop	r16
     b7a:	ff 90       	pop	r15
     b7c:	ef 90       	pop	r14
     b7e:	df 90       	pop	r13
     b80:	cf 90       	pop	r12
     b82:	bf 90       	pop	r11
     b84:	af 90       	pop	r10
     b86:	9f 90       	pop	r9
     b88:	8f 90       	pop	r8
     b8a:	7f 90       	pop	r7
     b8c:	6f 90       	pop	r6
     b8e:	5f 90       	pop	r5
     b90:	4f 90       	pop	r4
     b92:	3f 90       	pop	r3
     b94:	2f 90       	pop	r2
     b96:	08 95       	ret

00000b98 <_Z9constrainlll>:

long constrain(long nUm, long lOwer, long uPper)
{
     b98:	ef 92       	push	r14
     b9a:	ff 92       	push	r15
     b9c:	0f 93       	push	r16
     b9e:	1f 93       	push	r17
     ba0:	dc 01       	movw	r26, r24
     ba2:	cb 01       	movw	r24, r22
	if(nUm>uPper){
     ba4:	e8 16       	cp	r14, r24
     ba6:	f9 06       	cpc	r15, r25
     ba8:	0a 07       	cpc	r16, r26
     baa:	1b 07       	cpc	r17, r27
     bac:	5c f0       	brlt	.+22     	; 0xbc4 <_Z9constrainlll+0x2c>
     bae:	e2 2e       	mov	r14, r18
     bb0:	f3 2e       	mov	r15, r19
     bb2:	04 2f       	mov	r16, r20
     bb4:	15 2f       	mov	r17, r21
     bb6:	e8 16       	cp	r14, r24
     bb8:	f9 06       	cpc	r15, r25
     bba:	0a 07       	cpc	r16, r26
     bbc:	1b 07       	cpc	r17, r27
     bbe:	14 f4       	brge	.+4      	; 0xbc4 <_Z9constrainlll+0x2c>
     bc0:	7c 01       	movw	r14, r24
     bc2:	8d 01       	movw	r16, r26
    else if(nUm<lOwer){
      return lOwer;
  	}
    else 
    return nUm;
}
     bc4:	6e 2d       	mov	r22, r14
     bc6:	7f 2d       	mov	r23, r15
     bc8:	80 2f       	mov	r24, r16
     bca:	91 2f       	mov	r25, r17
     bcc:	1f 91       	pop	r17
     bce:	0f 91       	pop	r16
     bd0:	ff 90       	pop	r15
     bd2:	ef 90       	pop	r14
     bd4:	08 95       	ret

00000bd6 <_Z15attachIntteruptiPFvvEi>:
void attachIntterupt(int pIn, void (*iSrfunc)(void), int cOmpare)		//cOmpare:LOW=0,HIGH1,RISING=2,FALLING=3
{
	sei();
     bd6:	78 94       	sei
	cAllisr=iSrfunc;
     bd8:	70 93 c3 02 	sts	0x02C3, r23
     bdc:	60 93 c2 02 	sts	0x02C2, r22
	switch(pIn)	  //enabling interrupt pin
     be0:	83 30       	cpi	r24, 0x03	; 3
     be2:	91 05       	cpc	r25, r1
     be4:	09 f4       	brne	.+2      	; 0xbe8 <_Z15attachIntteruptiPFvvEi+0x12>
     be6:	7d c0       	rjmp	.+250    	; 0xce2 <_Z15attachIntteruptiPFvvEi+0x10c>
     be8:	84 30       	cpi	r24, 0x04	; 4
     bea:	91 05       	cpc	r25, r1
     bec:	54 f4       	brge	.+20     	; 0xc02 <_Z15attachIntteruptiPFvvEi+0x2c>
     bee:	81 30       	cpi	r24, 0x01	; 1
     bf0:	91 05       	cpc	r25, r1
     bf2:	c9 f1       	breq	.+114    	; 0xc66 <_Z15attachIntteruptiPFvvEi+0x90>
     bf4:	82 30       	cpi	r24, 0x02	; 2
     bf6:	91 05       	cpc	r25, r1
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <_Z15attachIntteruptiPFvvEi+0x26>
     bfa:	54 c0       	rjmp	.+168    	; 0xca4 <_Z15attachIntteruptiPFvvEi+0xce>
     bfc:	00 97       	sbiw	r24, 0x00	; 0
     bfe:	91 f0       	breq	.+36     	; 0xc24 <_Z15attachIntteruptiPFvvEi+0x4e>
     c00:	0b c1       	rjmp	.+534    	; 0xe18 <_Z15attachIntteruptiPFvvEi+0x242>
     c02:	85 30       	cpi	r24, 0x05	; 5
     c04:	91 05       	cpc	r25, r1
     c06:	09 f4       	brne	.+2      	; 0xc0a <_Z15attachIntteruptiPFvvEi+0x34>
     c08:	aa c0       	rjmp	.+340    	; 0xd5e <_Z15attachIntteruptiPFvvEi+0x188>
     c0a:	85 30       	cpi	r24, 0x05	; 5
     c0c:	91 05       	cpc	r25, r1
     c0e:	0c f4       	brge	.+2      	; 0xc12 <_Z15attachIntteruptiPFvvEi+0x3c>
     c10:	87 c0       	rjmp	.+270    	; 0xd20 <_Z15attachIntteruptiPFvvEi+0x14a>
     c12:	86 30       	cpi	r24, 0x06	; 6
     c14:	91 05       	cpc	r25, r1
     c16:	09 f4       	brne	.+2      	; 0xc1a <_Z15attachIntteruptiPFvvEi+0x44>
     c18:	c1 c0       	rjmp	.+386    	; 0xd9c <_Z15attachIntteruptiPFvvEi+0x1c6>
     c1a:	87 30       	cpi	r24, 0x07	; 7
     c1c:	91 05       	cpc	r25, r1
     c1e:	09 f0       	breq	.+2      	; 0xc22 <_Z15attachIntteruptiPFvvEi+0x4c>
     c20:	fb c0       	rjmp	.+502    	; 0xe18 <_Z15attachIntteruptiPFvvEi+0x242>
     c22:	db c0       	rjmp	.+438    	; 0xdda <_Z15attachIntteruptiPFvvEi+0x204>
	{
		case 0:
		EIMSK|=1<<INT0;
     c24:	e8 9a       	sbi	0x1d, 0	; 29
		switch(cOmpare){
     c26:	43 30       	cpi	r20, 0x03	; 3
     c28:	51 05       	cpc	r21, r1
     c2a:	61 f0       	breq	.+24     	; 0xc44 <_Z15attachIntteruptiPFvvEi+0x6e>
     c2c:	44 30       	cpi	r20, 0x04	; 4
     c2e:	51 05       	cpc	r21, r1
     c30:	79 f0       	breq	.+30     	; 0xc50 <_Z15attachIntteruptiPFvvEi+0x7a>
     c32:	42 30       	cpi	r20, 0x02	; 2
     c34:	51 05       	cpc	r21, r1
     c36:	91 f4       	brne	.+36     	; 0xc5c <_Z15attachIntteruptiPFvvEi+0x86>
			case 2:
			EICRA|=(1<<ISC00)|(1<<ISC01);
     c38:	e9 e6       	ldi	r30, 0x69	; 105
     c3a:	f0 e0       	ldi	r31, 0x00	; 0
     c3c:	80 81       	ld	r24, Z
     c3e:	83 60       	ori	r24, 0x03	; 3
     c40:	80 83       	st	Z, r24
			break;
     c42:	08 95       	ret
			case 3:
			EICRA|=(0<<ISC00)|(1<<ISC01);
     c44:	e9 e6       	ldi	r30, 0x69	; 105
     c46:	f0 e0       	ldi	r31, 0x00	; 0
     c48:	80 81       	ld	r24, Z
     c4a:	82 60       	ori	r24, 0x02	; 2
     c4c:	80 83       	st	Z, r24
			break;
     c4e:	08 95       	ret
			case 4:
			EICRA|=(1<<ISC00)|(0<<ISC01);
     c50:	e9 e6       	ldi	r30, 0x69	; 105
     c52:	f0 e0       	ldi	r31, 0x00	; 0
     c54:	80 81       	ld	r24, Z
     c56:	81 60       	ori	r24, 0x01	; 1
     c58:	80 83       	st	Z, r24
			break;
     c5a:	08 95       	ret
			default:
			EICRA|=(0<<ISC00)|(0<<ISC01);
     c5c:	e9 e6       	ldi	r30, 0x69	; 105
     c5e:	f0 e0       	ldi	r31, 0x00	; 0
     c60:	80 81       	ld	r24, Z
     c62:	80 83       	st	Z, r24
     c64:	08 95       	ret
		}
		break;

		case 1:
		EIMSK|=1<<INT1;
     c66:	e9 9a       	sbi	0x1d, 1	; 29
                switch(cOmpare)
     c68:	43 30       	cpi	r20, 0x03	; 3
     c6a:	51 05       	cpc	r21, r1
     c6c:	61 f0       	breq	.+24     	; 0xc86 <_Z15attachIntteruptiPFvvEi+0xb0>
     c6e:	44 30       	cpi	r20, 0x04	; 4
     c70:	51 05       	cpc	r21, r1
     c72:	69 f0       	breq	.+26     	; 0xc8e <_Z15attachIntteruptiPFvvEi+0xb8>
     c74:	42 30       	cpi	r20, 0x02	; 2
     c76:	51 05       	cpc	r21, r1
     c78:	81 f4       	brne	.+32     	; 0xc9a <_Z15attachIntteruptiPFvvEi+0xc4>
		{
			case 2:
			EICRA|=(1<<ISC10)|(1<<ISC11);
     c7a:	e9 e6       	ldi	r30, 0x69	; 105
     c7c:	f0 e0       	ldi	r31, 0x00	; 0
     c7e:	80 81       	ld	r24, Z
     c80:	8c 60       	ori	r24, 0x0C	; 12
     c82:	80 83       	st	Z, r24
			break;
     c84:	08 95       	ret
			case 3:
			EICRA=(0<<ISC10)|(1<<ISC11);
     c86:	88 e0       	ldi	r24, 0x08	; 8
     c88:	80 93 69 00 	sts	0x0069, r24
			break;
     c8c:	08 95       	ret
			case 4:
			EICRA|=(1<<ISC10)|(0<<ISC11);
     c8e:	e9 e6       	ldi	r30, 0x69	; 105
     c90:	f0 e0       	ldi	r31, 0x00	; 0
     c92:	80 81       	ld	r24, Z
     c94:	84 60       	ori	r24, 0x04	; 4
     c96:	80 83       	st	Z, r24
			break;
     c98:	08 95       	ret
			default:
			EICRA|=(0<<ISC10)|(0<<ISC11);
     c9a:	e9 e6       	ldi	r30, 0x69	; 105
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	80 83       	st	Z, r24
     ca2:	08 95       	ret
		}
		break;

		case 2:
		EIMSK|=1<<INT2;
     ca4:	ea 9a       	sbi	0x1d, 2	; 29
		switch(cOmpare)
     ca6:	43 30       	cpi	r20, 0x03	; 3
     ca8:	51 05       	cpc	r21, r1
     caa:	61 f0       	breq	.+24     	; 0xcc4 <_Z15attachIntteruptiPFvvEi+0xee>
     cac:	44 30       	cpi	r20, 0x04	; 4
     cae:	51 05       	cpc	r21, r1
     cb0:	69 f0       	breq	.+26     	; 0xccc <_Z15attachIntteruptiPFvvEi+0xf6>
     cb2:	42 30       	cpi	r20, 0x02	; 2
     cb4:	51 05       	cpc	r21, r1
     cb6:	81 f4       	brne	.+32     	; 0xcd8 <_Z15attachIntteruptiPFvvEi+0x102>
		{
			case 2:
			EICRA|=(1<<ISC20)|(1<<ISC21);
     cb8:	e9 e6       	ldi	r30, 0x69	; 105
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	80 81       	ld	r24, Z
     cbe:	80 63       	ori	r24, 0x30	; 48
     cc0:	80 83       	st	Z, r24
			break;
     cc2:	08 95       	ret
			case 3:
			EICRA=(0<<ISC20)|(1<<ISC21);
     cc4:	80 e2       	ldi	r24, 0x20	; 32
     cc6:	80 93 69 00 	sts	0x0069, r24
			break;
     cca:	08 95       	ret
			case 4:
			EICRA|=(1<<ISC20)|(0<<ISC21);
     ccc:	e9 e6       	ldi	r30, 0x69	; 105
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	80 81       	ld	r24, Z
     cd2:	80 61       	ori	r24, 0x10	; 16
     cd4:	80 83       	st	Z, r24
			break;
     cd6:	08 95       	ret
			default:
			EICRA|=(0<<ISC20)|(0<<ISC21);
     cd8:	e9 e6       	ldi	r30, 0x69	; 105
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	80 83       	st	Z, r24
     ce0:	08 95       	ret
		}
		break;

		case 3:
		EIMSK|=1<<INT3;
     ce2:	eb 9a       	sbi	0x1d, 3	; 29
		switch(cOmpare)
     ce4:	43 30       	cpi	r20, 0x03	; 3
     ce6:	51 05       	cpc	r21, r1
     ce8:	61 f0       	breq	.+24     	; 0xd02 <_Z15attachIntteruptiPFvvEi+0x12c>
     cea:	44 30       	cpi	r20, 0x04	; 4
     cec:	51 05       	cpc	r21, r1
     cee:	69 f0       	breq	.+26     	; 0xd0a <_Z15attachIntteruptiPFvvEi+0x134>
     cf0:	42 30       	cpi	r20, 0x02	; 2
     cf2:	51 05       	cpc	r21, r1
     cf4:	81 f4       	brne	.+32     	; 0xd16 <_Z15attachIntteruptiPFvvEi+0x140>
		{
			case 2:
			EICRA|=(1<<ISC30)|(1<<ISC31);
     cf6:	e9 e6       	ldi	r30, 0x69	; 105
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	80 81       	ld	r24, Z
     cfc:	80 6c       	ori	r24, 0xC0	; 192
     cfe:	80 83       	st	Z, r24
			break;
     d00:	08 95       	ret
			case 3:
			EICRA=(0<<ISC30)|(1<<ISC31);
     d02:	80 e8       	ldi	r24, 0x80	; 128
     d04:	80 93 69 00 	sts	0x0069, r24
			break;
     d08:	08 95       	ret
			case 4:
			EICRA|=(1<<ISC30)|(0<<ISC31);
     d0a:	e9 e6       	ldi	r30, 0x69	; 105
     d0c:	f0 e0       	ldi	r31, 0x00	; 0
     d0e:	80 81       	ld	r24, Z
     d10:	80 64       	ori	r24, 0x40	; 64
     d12:	80 83       	st	Z, r24
			break;
     d14:	08 95       	ret
			default:
			EICRA|=(0<<ISC30)|(0<<ISC31);
     d16:	e9 e6       	ldi	r30, 0x69	; 105
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	80 81       	ld	r24, Z
     d1c:	80 83       	st	Z, r24
     d1e:	08 95       	ret
		}
		break;

		case 4:
		EIMSK|=1<<INT4;
     d20:	ec 9a       	sbi	0x1d, 4	; 29
                switch(cOmpare)
     d22:	43 30       	cpi	r20, 0x03	; 3
     d24:	51 05       	cpc	r21, r1
     d26:	61 f0       	breq	.+24     	; 0xd40 <_Z15attachIntteruptiPFvvEi+0x16a>
     d28:	44 30       	cpi	r20, 0x04	; 4
     d2a:	51 05       	cpc	r21, r1
     d2c:	69 f0       	breq	.+26     	; 0xd48 <_Z15attachIntteruptiPFvvEi+0x172>
     d2e:	42 30       	cpi	r20, 0x02	; 2
     d30:	51 05       	cpc	r21, r1
     d32:	81 f4       	brne	.+32     	; 0xd54 <_Z15attachIntteruptiPFvvEi+0x17e>
		{
			case 2:
			EICRB|=(1<<ISC40)|(1<<ISC41);
     d34:	ea e6       	ldi	r30, 0x6A	; 106
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	83 60       	ori	r24, 0x03	; 3
     d3c:	80 83       	st	Z, r24
			break;
     d3e:	08 95       	ret
			case 3:
			EICRB=(0<<ISC40)|(1<<ISC41);
     d40:	82 e0       	ldi	r24, 0x02	; 2
     d42:	80 93 6a 00 	sts	0x006A, r24
			break;
     d46:	08 95       	ret
			case 4:
			EICRB|=(1<<ISC40)|(0<<ISC41);
     d48:	ea e6       	ldi	r30, 0x6A	; 106
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	80 81       	ld	r24, Z
     d4e:	81 60       	ori	r24, 0x01	; 1
     d50:	80 83       	st	Z, r24
			break;
     d52:	08 95       	ret
			default:
			EICRB|=(0<<ISC40)|(0<<ISC41);
     d54:	ea e6       	ldi	r30, 0x6A	; 106
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	80 83       	st	Z, r24
     d5c:	08 95       	ret
		}
		break;

		case 5:
		EIMSK|=1<<INT5;
     d5e:	ed 9a       	sbi	0x1d, 5	; 29
		switch(cOmpare)
     d60:	43 30       	cpi	r20, 0x03	; 3
     d62:	51 05       	cpc	r21, r1
     d64:	61 f0       	breq	.+24     	; 0xd7e <_Z15attachIntteruptiPFvvEi+0x1a8>
     d66:	44 30       	cpi	r20, 0x04	; 4
     d68:	51 05       	cpc	r21, r1
     d6a:	69 f0       	breq	.+26     	; 0xd86 <_Z15attachIntteruptiPFvvEi+0x1b0>
     d6c:	42 30       	cpi	r20, 0x02	; 2
     d6e:	51 05       	cpc	r21, r1
     d70:	81 f4       	brne	.+32     	; 0xd92 <_Z15attachIntteruptiPFvvEi+0x1bc>
		{
			case 2:
			EICRB|=(1<<ISC50)|(1<<ISC51);
     d72:	ea e6       	ldi	r30, 0x6A	; 106
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	8c 60       	ori	r24, 0x0C	; 12
     d7a:	80 83       	st	Z, r24
			break;
     d7c:	08 95       	ret
			case 3:
			EICRB=(0<<ISC50)|(1<<ISC51);
     d7e:	88 e0       	ldi	r24, 0x08	; 8
     d80:	80 93 6a 00 	sts	0x006A, r24
			break;
     d84:	08 95       	ret
			case 4:
			EICRB|=(1<<ISC50)|(0<<ISC51);
     d86:	ea e6       	ldi	r30, 0x6A	; 106
     d88:	f0 e0       	ldi	r31, 0x00	; 0
     d8a:	80 81       	ld	r24, Z
     d8c:	84 60       	ori	r24, 0x04	; 4
     d8e:	80 83       	st	Z, r24
			break;
     d90:	08 95       	ret
			default:
                 	EICRB|=(0<<ISC40)|(0<<ISC41);
     d92:	ea e6       	ldi	r30, 0x6A	; 106
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	80 81       	ld	r24, Z
     d98:	80 83       	st	Z, r24
     d9a:	08 95       	ret

		}
		break;

		case 6:
		EIMSK|=1<<INT6;
     d9c:	ee 9a       	sbi	0x1d, 6	; 29
	        switch(cOmpare)
     d9e:	43 30       	cpi	r20, 0x03	; 3
     da0:	51 05       	cpc	r21, r1
     da2:	61 f0       	breq	.+24     	; 0xdbc <_Z15attachIntteruptiPFvvEi+0x1e6>
     da4:	44 30       	cpi	r20, 0x04	; 4
     da6:	51 05       	cpc	r21, r1
     da8:	69 f0       	breq	.+26     	; 0xdc4 <_Z15attachIntteruptiPFvvEi+0x1ee>
     daa:	42 30       	cpi	r20, 0x02	; 2
     dac:	51 05       	cpc	r21, r1
     dae:	81 f4       	brne	.+32     	; 0xdd0 <_Z15attachIntteruptiPFvvEi+0x1fa>
		{
			case 2:
			EICRB|=(1<<ISC60)|(1<<ISC61);
     db0:	ea e6       	ldi	r30, 0x6A	; 106
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 81       	ld	r24, Z
     db6:	80 63       	ori	r24, 0x30	; 48
     db8:	80 83       	st	Z, r24
			break;
     dba:	08 95       	ret
			case 3:
			EICRB=(0<<ISC60)|(1<<ISC61);
     dbc:	80 e2       	ldi	r24, 0x20	; 32
     dbe:	80 93 6a 00 	sts	0x006A, r24
			break;
     dc2:	08 95       	ret
			case 4:
			EICRB|=(1<<ISC60)|(0<<ISC61);
     dc4:	ea e6       	ldi	r30, 0x6A	; 106
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	80 81       	ld	r24, Z
     dca:	80 61       	ori	r24, 0x10	; 16
     dcc:	80 83       	st	Z, r24
			break;
     dce:	08 95       	ret
			default:
			EICRB|=(0<<ISC60)|(0<<ISC61);
     dd0:	ea e6       	ldi	r30, 0x6A	; 106
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	80 81       	ld	r24, Z
     dd6:	80 83       	st	Z, r24
     dd8:	08 95       	ret

		}
		break;

		case 7:
		EIMSK|=1<<INT7;
     dda:	ef 9a       	sbi	0x1d, 7	; 29
		switch(cOmpare)
     ddc:	43 30       	cpi	r20, 0x03	; 3
     dde:	51 05       	cpc	r21, r1
     de0:	61 f0       	breq	.+24     	; 0xdfa <_Z15attachIntteruptiPFvvEi+0x224>
     de2:	44 30       	cpi	r20, 0x04	; 4
     de4:	51 05       	cpc	r21, r1
     de6:	69 f0       	breq	.+26     	; 0xe02 <_Z15attachIntteruptiPFvvEi+0x22c>
     de8:	42 30       	cpi	r20, 0x02	; 2
     dea:	51 05       	cpc	r21, r1
     dec:	81 f4       	brne	.+32     	; 0xe0e <_Z15attachIntteruptiPFvvEi+0x238>
		{
			case 2:
			EICRB|=(1<<ISC70)|(1<<ISC71);
     dee:	ea e6       	ldi	r30, 0x6A	; 106
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	80 6c       	ori	r24, 0xC0	; 192
     df6:	80 83       	st	Z, r24
			break;
     df8:	08 95       	ret
			case 3:
			EICRB=(0<<ISC70)|(1<<ISC71);
     dfa:	80 e8       	ldi	r24, 0x80	; 128
     dfc:	80 93 6a 00 	sts	0x006A, r24
			break;
     e00:	08 95       	ret
			case 4:
			EICRB|=(1<<ISC70)|(0<<ISC71);
     e02:	ea e6       	ldi	r30, 0x6A	; 106
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	80 64       	ori	r24, 0x40	; 64
     e0a:	80 83       	st	Z, r24
			break;
     e0c:	08 95       	ret
			default:
			EICRB|=(0<<ISC70)|(0<<ISC71);
     e0e:	ea e6       	ldi	r30, 0x6A	; 106
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	80 83       	st	Z, r24
     e16:	08 95       	ret
		}
		break;

	        default:EICRA|=(0<<ISC01)|(0<<ISC00);
     e18:	e9 e6       	ldi	r30, 0x69	; 105
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	80 81       	ld	r24, Z
     e1e:	80 83       	st	Z, r24
     e20:	08 95       	ret

00000e22 <__vector_1>:
	}
}
ISR(INT0_vect)
{
     e22:	1f 92       	push	r1
     e24:	0f 92       	push	r0
     e26:	0f b6       	in	r0, 0x3f	; 63
     e28:	0f 92       	push	r0
     e2a:	0b b6       	in	r0, 0x3b	; 59
     e2c:	0f 92       	push	r0
     e2e:	11 24       	eor	r1, r1
     e30:	2f 93       	push	r18
     e32:	3f 93       	push	r19
     e34:	4f 93       	push	r20
     e36:	5f 93       	push	r21
     e38:	6f 93       	push	r22
     e3a:	7f 93       	push	r23
     e3c:	8f 93       	push	r24
     e3e:	9f 93       	push	r25
     e40:	af 93       	push	r26
     e42:	bf 93       	push	r27
     e44:	ef 93       	push	r30
     e46:	ff 93       	push	r31
   cAllisr();
     e48:	e0 91 c2 02 	lds	r30, 0x02C2
     e4c:	f0 91 c3 02 	lds	r31, 0x02C3
     e50:	19 95       	eicall
}
     e52:	ff 91       	pop	r31
     e54:	ef 91       	pop	r30
     e56:	bf 91       	pop	r27
     e58:	af 91       	pop	r26
     e5a:	9f 91       	pop	r25
     e5c:	8f 91       	pop	r24
     e5e:	7f 91       	pop	r23
     e60:	6f 91       	pop	r22
     e62:	5f 91       	pop	r21
     e64:	4f 91       	pop	r20
     e66:	3f 91       	pop	r19
     e68:	2f 91       	pop	r18
     e6a:	0f 90       	pop	r0
     e6c:	0b be       	out	0x3b, r0	; 59
     e6e:	0f 90       	pop	r0
     e70:	0f be       	out	0x3f, r0	; 63
     e72:	0f 90       	pop	r0
     e74:	1f 90       	pop	r1
     e76:	18 95       	reti

00000e78 <__vector_2>:
ISR(INT1_vect)
{
     e78:	1f 92       	push	r1
     e7a:	0f 92       	push	r0
     e7c:	0f b6       	in	r0, 0x3f	; 63
     e7e:	0f 92       	push	r0
     e80:	0b b6       	in	r0, 0x3b	; 59
     e82:	0f 92       	push	r0
     e84:	11 24       	eor	r1, r1
     e86:	2f 93       	push	r18
     e88:	3f 93       	push	r19
     e8a:	4f 93       	push	r20
     e8c:	5f 93       	push	r21
     e8e:	6f 93       	push	r22
     e90:	7f 93       	push	r23
     e92:	8f 93       	push	r24
     e94:	9f 93       	push	r25
     e96:	af 93       	push	r26
     e98:	bf 93       	push	r27
     e9a:	ef 93       	push	r30
     e9c:	ff 93       	push	r31
   cAllisr();
     e9e:	e0 91 c2 02 	lds	r30, 0x02C2
     ea2:	f0 91 c3 02 	lds	r31, 0x02C3
     ea6:	19 95       	eicall
}
     ea8:	ff 91       	pop	r31
     eaa:	ef 91       	pop	r30
     eac:	bf 91       	pop	r27
     eae:	af 91       	pop	r26
     eb0:	9f 91       	pop	r25
     eb2:	8f 91       	pop	r24
     eb4:	7f 91       	pop	r23
     eb6:	6f 91       	pop	r22
     eb8:	5f 91       	pop	r21
     eba:	4f 91       	pop	r20
     ebc:	3f 91       	pop	r19
     ebe:	2f 91       	pop	r18
     ec0:	0f 90       	pop	r0
     ec2:	0b be       	out	0x3b, r0	; 59
     ec4:	0f 90       	pop	r0
     ec6:	0f be       	out	0x3f, r0	; 63
     ec8:	0f 90       	pop	r0
     eca:	1f 90       	pop	r1
     ecc:	18 95       	reti

00000ece <__vector_3>:
ISR(INT2_vect)
{
     ece:	1f 92       	push	r1
     ed0:	0f 92       	push	r0
     ed2:	0f b6       	in	r0, 0x3f	; 63
     ed4:	0f 92       	push	r0
     ed6:	0b b6       	in	r0, 0x3b	; 59
     ed8:	0f 92       	push	r0
     eda:	11 24       	eor	r1, r1
     edc:	2f 93       	push	r18
     ede:	3f 93       	push	r19
     ee0:	4f 93       	push	r20
     ee2:	5f 93       	push	r21
     ee4:	6f 93       	push	r22
     ee6:	7f 93       	push	r23
     ee8:	8f 93       	push	r24
     eea:	9f 93       	push	r25
     eec:	af 93       	push	r26
     eee:	bf 93       	push	r27
     ef0:	ef 93       	push	r30
     ef2:	ff 93       	push	r31
   cAllisr();
     ef4:	e0 91 c2 02 	lds	r30, 0x02C2
     ef8:	f0 91 c3 02 	lds	r31, 0x02C3
     efc:	19 95       	eicall
}
     efe:	ff 91       	pop	r31
     f00:	ef 91       	pop	r30
     f02:	bf 91       	pop	r27
     f04:	af 91       	pop	r26
     f06:	9f 91       	pop	r25
     f08:	8f 91       	pop	r24
     f0a:	7f 91       	pop	r23
     f0c:	6f 91       	pop	r22
     f0e:	5f 91       	pop	r21
     f10:	4f 91       	pop	r20
     f12:	3f 91       	pop	r19
     f14:	2f 91       	pop	r18
     f16:	0f 90       	pop	r0
     f18:	0b be       	out	0x3b, r0	; 59
     f1a:	0f 90       	pop	r0
     f1c:	0f be       	out	0x3f, r0	; 63
     f1e:	0f 90       	pop	r0
     f20:	1f 90       	pop	r1
     f22:	18 95       	reti

00000f24 <__vector_4>:
ISR(INT3_vect)
{
     f24:	1f 92       	push	r1
     f26:	0f 92       	push	r0
     f28:	0f b6       	in	r0, 0x3f	; 63
     f2a:	0f 92       	push	r0
     f2c:	0b b6       	in	r0, 0x3b	; 59
     f2e:	0f 92       	push	r0
     f30:	11 24       	eor	r1, r1
     f32:	2f 93       	push	r18
     f34:	3f 93       	push	r19
     f36:	4f 93       	push	r20
     f38:	5f 93       	push	r21
     f3a:	6f 93       	push	r22
     f3c:	7f 93       	push	r23
     f3e:	8f 93       	push	r24
     f40:	9f 93       	push	r25
     f42:	af 93       	push	r26
     f44:	bf 93       	push	r27
     f46:	ef 93       	push	r30
     f48:	ff 93       	push	r31
   cAllisr();
     f4a:	e0 91 c2 02 	lds	r30, 0x02C2
     f4e:	f0 91 c3 02 	lds	r31, 0x02C3
     f52:	19 95       	eicall
}
     f54:	ff 91       	pop	r31
     f56:	ef 91       	pop	r30
     f58:	bf 91       	pop	r27
     f5a:	af 91       	pop	r26
     f5c:	9f 91       	pop	r25
     f5e:	8f 91       	pop	r24
     f60:	7f 91       	pop	r23
     f62:	6f 91       	pop	r22
     f64:	5f 91       	pop	r21
     f66:	4f 91       	pop	r20
     f68:	3f 91       	pop	r19
     f6a:	2f 91       	pop	r18
     f6c:	0f 90       	pop	r0
     f6e:	0b be       	out	0x3b, r0	; 59
     f70:	0f 90       	pop	r0
     f72:	0f be       	out	0x3f, r0	; 63
     f74:	0f 90       	pop	r0
     f76:	1f 90       	pop	r1
     f78:	18 95       	reti

00000f7a <__vector_5>:
ISR(INT4_vect)
{
     f7a:	1f 92       	push	r1
     f7c:	0f 92       	push	r0
     f7e:	0f b6       	in	r0, 0x3f	; 63
     f80:	0f 92       	push	r0
     f82:	0b b6       	in	r0, 0x3b	; 59
     f84:	0f 92       	push	r0
     f86:	11 24       	eor	r1, r1
     f88:	2f 93       	push	r18
     f8a:	3f 93       	push	r19
     f8c:	4f 93       	push	r20
     f8e:	5f 93       	push	r21
     f90:	6f 93       	push	r22
     f92:	7f 93       	push	r23
     f94:	8f 93       	push	r24
     f96:	9f 93       	push	r25
     f98:	af 93       	push	r26
     f9a:	bf 93       	push	r27
     f9c:	ef 93       	push	r30
     f9e:	ff 93       	push	r31
    cAllisr();
     fa0:	e0 91 c2 02 	lds	r30, 0x02C2
     fa4:	f0 91 c3 02 	lds	r31, 0x02C3
     fa8:	19 95       	eicall
}
     faa:	ff 91       	pop	r31
     fac:	ef 91       	pop	r30
     fae:	bf 91       	pop	r27
     fb0:	af 91       	pop	r26
     fb2:	9f 91       	pop	r25
     fb4:	8f 91       	pop	r24
     fb6:	7f 91       	pop	r23
     fb8:	6f 91       	pop	r22
     fba:	5f 91       	pop	r21
     fbc:	4f 91       	pop	r20
     fbe:	3f 91       	pop	r19
     fc0:	2f 91       	pop	r18
     fc2:	0f 90       	pop	r0
     fc4:	0b be       	out	0x3b, r0	; 59
     fc6:	0f 90       	pop	r0
     fc8:	0f be       	out	0x3f, r0	; 63
     fca:	0f 90       	pop	r0
     fcc:	1f 90       	pop	r1
     fce:	18 95       	reti

00000fd0 <__vector_6>:
ISR(INT5_vect)
{
     fd0:	1f 92       	push	r1
     fd2:	0f 92       	push	r0
     fd4:	0f b6       	in	r0, 0x3f	; 63
     fd6:	0f 92       	push	r0
     fd8:	0b b6       	in	r0, 0x3b	; 59
     fda:	0f 92       	push	r0
     fdc:	11 24       	eor	r1, r1
     fde:	2f 93       	push	r18
     fe0:	3f 93       	push	r19
     fe2:	4f 93       	push	r20
     fe4:	5f 93       	push	r21
     fe6:	6f 93       	push	r22
     fe8:	7f 93       	push	r23
     fea:	8f 93       	push	r24
     fec:	9f 93       	push	r25
     fee:	af 93       	push	r26
     ff0:	bf 93       	push	r27
     ff2:	ef 93       	push	r30
     ff4:	ff 93       	push	r31
    cAllisr();
     ff6:	e0 91 c2 02 	lds	r30, 0x02C2
     ffa:	f0 91 c3 02 	lds	r31, 0x02C3
     ffe:	19 95       	eicall
}
    1000:	ff 91       	pop	r31
    1002:	ef 91       	pop	r30
    1004:	bf 91       	pop	r27
    1006:	af 91       	pop	r26
    1008:	9f 91       	pop	r25
    100a:	8f 91       	pop	r24
    100c:	7f 91       	pop	r23
    100e:	6f 91       	pop	r22
    1010:	5f 91       	pop	r21
    1012:	4f 91       	pop	r20
    1014:	3f 91       	pop	r19
    1016:	2f 91       	pop	r18
    1018:	0f 90       	pop	r0
    101a:	0b be       	out	0x3b, r0	; 59
    101c:	0f 90       	pop	r0
    101e:	0f be       	out	0x3f, r0	; 63
    1020:	0f 90       	pop	r0
    1022:	1f 90       	pop	r1
    1024:	18 95       	reti

00001026 <__vector_7>:
ISR(INT6_vect)
{
    1026:	1f 92       	push	r1
    1028:	0f 92       	push	r0
    102a:	0f b6       	in	r0, 0x3f	; 63
    102c:	0f 92       	push	r0
    102e:	0b b6       	in	r0, 0x3b	; 59
    1030:	0f 92       	push	r0
    1032:	11 24       	eor	r1, r1
    1034:	2f 93       	push	r18
    1036:	3f 93       	push	r19
    1038:	4f 93       	push	r20
    103a:	5f 93       	push	r21
    103c:	6f 93       	push	r22
    103e:	7f 93       	push	r23
    1040:	8f 93       	push	r24
    1042:	9f 93       	push	r25
    1044:	af 93       	push	r26
    1046:	bf 93       	push	r27
    1048:	ef 93       	push	r30
    104a:	ff 93       	push	r31
    cAllisr();
    104c:	e0 91 c2 02 	lds	r30, 0x02C2
    1050:	f0 91 c3 02 	lds	r31, 0x02C3
    1054:	19 95       	eicall
}
    1056:	ff 91       	pop	r31
    1058:	ef 91       	pop	r30
    105a:	bf 91       	pop	r27
    105c:	af 91       	pop	r26
    105e:	9f 91       	pop	r25
    1060:	8f 91       	pop	r24
    1062:	7f 91       	pop	r23
    1064:	6f 91       	pop	r22
    1066:	5f 91       	pop	r21
    1068:	4f 91       	pop	r20
    106a:	3f 91       	pop	r19
    106c:	2f 91       	pop	r18
    106e:	0f 90       	pop	r0
    1070:	0b be       	out	0x3b, r0	; 59
    1072:	0f 90       	pop	r0
    1074:	0f be       	out	0x3f, r0	; 63
    1076:	0f 90       	pop	r0
    1078:	1f 90       	pop	r1
    107a:	18 95       	reti

0000107c <__vector_8>:
ISR(INT7_vect)
{
    107c:	1f 92       	push	r1
    107e:	0f 92       	push	r0
    1080:	0f b6       	in	r0, 0x3f	; 63
    1082:	0f 92       	push	r0
    1084:	0b b6       	in	r0, 0x3b	; 59
    1086:	0f 92       	push	r0
    1088:	11 24       	eor	r1, r1
    108a:	2f 93       	push	r18
    108c:	3f 93       	push	r19
    108e:	4f 93       	push	r20
    1090:	5f 93       	push	r21
    1092:	6f 93       	push	r22
    1094:	7f 93       	push	r23
    1096:	8f 93       	push	r24
    1098:	9f 93       	push	r25
    109a:	af 93       	push	r26
    109c:	bf 93       	push	r27
    109e:	ef 93       	push	r30
    10a0:	ff 93       	push	r31
    cAllisr();
    10a2:	e0 91 c2 02 	lds	r30, 0x02C2
    10a6:	f0 91 c3 02 	lds	r31, 0x02C3
    10aa:	19 95       	eicall
}
    10ac:	ff 91       	pop	r31
    10ae:	ef 91       	pop	r30
    10b0:	bf 91       	pop	r27
    10b2:	af 91       	pop	r26
    10b4:	9f 91       	pop	r25
    10b6:	8f 91       	pop	r24
    10b8:	7f 91       	pop	r23
    10ba:	6f 91       	pop	r22
    10bc:	5f 91       	pop	r21
    10be:	4f 91       	pop	r20
    10c0:	3f 91       	pop	r19
    10c2:	2f 91       	pop	r18
    10c4:	0f 90       	pop	r0
    10c6:	0b be       	out	0x3b, r0	; 59
    10c8:	0f 90       	pop	r0
    10ca:	0f be       	out	0x3f, r0	; 63
    10cc:	0f 90       	pop	r0
    10ce:	1f 90       	pop	r1
    10d0:	18 95       	reti

000010d2 <_Z7forwardv>:

int correction[4]={-10,-20,-45,5},angle=150;		//HACK:All four servo are not mounted parallely, thus to compensate the offset angle, correction aray is made.
Cytron motors(dir1,pwm1,dir2,pwm2,dir3,pwm3,dir4,pwm4);
/******************Main Code********************/
void forward()
{
    10d2:	2f 92       	push	r2
    10d4:	3f 92       	push	r3
    10d6:	4f 92       	push	r4
    10d8:	5f 92       	push	r5
    10da:	6f 92       	push	r6
    10dc:	7f 92       	push	r7
    10de:	8f 92       	push	r8
    10e0:	9f 92       	push	r9
    10e2:	af 92       	push	r10
    10e4:	bf 92       	push	r11
    10e6:	cf 92       	push	r12
    10e8:	df 92       	push	r13
    10ea:	ef 92       	push	r14
    10ec:	ff 92       	push	r15
    10ee:	0f 93       	push	r16
    10f0:	1f 93       	push	r17
    10f2:	df 93       	push	r29
    10f4:	cf 93       	push	r28
    10f6:	cd b7       	in	r28, 0x3d	; 61
    10f8:	de b7       	in	r29, 0x3e	; 62
    10fa:	60 97       	sbiw	r28, 0x10	; 16
    10fc:	0f b6       	in	r0, 0x3f	; 63
    10fe:	f8 94       	cli
    1100:	de bf       	out	0x3e, r29	; 62
    1102:	0f be       	out	0x3f, r0	; 63
    1104:	cd bf       	out	0x3d, r28	; 61
	angle=30+90;
    1106:	88 e7       	ldi	r24, 0x78	; 120
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	90 93 bd 02 	sts	0x02BD, r25
    110e:	80 93 bc 02 	sts	0x02BC, r24
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    1112:	a0 90 c8 02 	lds	r10, 0x02C8
    1116:	b0 90 c9 02 	lds	r11, 0x02C9
    111a:	c5 01       	movw	r24, r10
    111c:	67 e2       	ldi	r22, 0x27	; 39
    111e:	70 e0       	ldi	r23, 0x00	; 0
    1120:	0e 94 48 11 	call	0x2290	; 0x2290 <__divmodhi4>
    1124:	6b 01       	movw	r12, r22
    1126:	ee 24       	eor	r14, r14
    1128:	d7 fc       	sbrc	r13, 7
    112a:	e0 94       	com	r14
    112c:	fe 2c       	mov	r15, r14
    112e:	b5 01       	movw	r22, r10
    1130:	88 27       	eor	r24, r24
    1132:	77 fd       	sbrc	r23, 7
    1134:	80 95       	com	r24
    1136:	98 2f       	mov	r25, r24
    1138:	0e 94 3a 10 	call	0x2074	; 0x2074 <__floatsisf>
    113c:	2d ec       	ldi	r18, 0xCD	; 205
    113e:	3c ec       	ldi	r19, 0xCC	; 204
    1140:	44 e0       	ldi	r20, 0x04	; 4
    1142:	51 e4       	ldi	r21, 0x41	; 65
    1144:	0e 94 9f 0f 	call	0x1f3e	; 0x1f3e <__divsf3>
    1148:	0e 94 07 10 	call	0x200e	; 0x200e <__fixsfsi>
        break; 
    }   
  }
  long mapAngle(long x, long in_min, long in_max, long out_min, long out_max)
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    114c:	6c 19       	sub	r22, r12
    114e:	7d 09       	sbc	r23, r13
    1150:	8e 09       	sbc	r24, r14
    1152:	9f 09       	sbc	r25, r15
	swerve1.write(angle+correction[0]);
    1154:	20 91 b4 02 	lds	r18, 0x02B4
    1158:	30 91 b5 02 	lds	r19, 0x02B5
    115c:	28 58       	subi	r18, 0x88	; 136
    115e:	3f 4f       	sbci	r19, 0xFF	; 255
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    1160:	44 27       	eor	r20, r20
    1162:	37 fd       	sbrc	r19, 7
    1164:	40 95       	com	r20
    1166:	54 2f       	mov	r21, r20
        break; 
    }   
  }
  long mapAngle(long x, long in_min, long in_max, long out_min, long out_max)
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    1168:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsi3>
    116c:	28 ec       	ldi	r18, 0xC8	; 200
    116e:	30 e0       	ldi	r19, 0x00	; 0
    1170:	40 e0       	ldi	r20, 0x00	; 0
    1172:	50 e0       	ldi	r21, 0x00	; 0
    1174:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <__divmodsi4>
    1178:	89 01       	movw	r16, r18
    117a:	9a 01       	movw	r18, r20
    117c:	0c 0d       	add	r16, r12
    117e:	1d 1d       	adc	r17, r13
    1180:	2e 1d       	adc	r18, r14
    1182:	3f 1d       	adc	r19, r15
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    1184:	c5 01       	movw	r24, r10
    1186:	bb 20       	and	r11, r11
    1188:	0c f4       	brge	.+2      	; 0x118c <_Z7forwardv+0xba>
    118a:	07 96       	adiw	r24, 0x07	; 7
    118c:	95 95       	asr	r25
    118e:	87 95       	ror	r24
    1190:	95 95       	asr	r25
    1192:	87 95       	ror	r24
    1194:	95 95       	asr	r25
    1196:	87 95       	ror	r24
    1198:	aa 27       	eor	r26, r26
    119a:	97 fd       	sbrc	r25, 7
    119c:	a0 95       	com	r26
    119e:	ba 2f       	mov	r27, r26
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  }
  long constraint(long nUm,long lOwer,long uPper)
  {
    if(nUm>uPper){
    11a0:	80 17       	cp	r24, r16
    11a2:	91 07       	cpc	r25, r17
    11a4:	a2 07       	cpc	r26, r18
    11a6:	b3 07       	cpc	r27, r19
    11a8:	a4 f0       	brlt	.+40     	; 0x11d2 <_Z7forwardv+0x100>
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    11aa:	c5 01       	movw	r24, r10
    11ac:	68 e2       	ldi	r22, 0x28	; 40
    11ae:	70 e0       	ldi	r23, 0x00	; 0
    11b0:	0e 94 48 11 	call	0x2290	; 0x2290 <__divmodhi4>
    11b4:	cb 01       	movw	r24, r22
    11b6:	ac 01       	movw	r20, r24
    11b8:	66 27       	eor	r22, r22
    11ba:	57 fd       	sbrc	r21, 7
    11bc:	60 95       	com	r22
    11be:	76 2f       	mov	r23, r22
    11c0:	d9 01       	movw	r26, r18
    11c2:	c8 01       	movw	r24, r16
    11c4:	04 17       	cp	r16, r20
    11c6:	15 07       	cpc	r17, r21
    11c8:	26 07       	cpc	r18, r22
    11ca:	37 07       	cpc	r19, r23
    11cc:	14 f4       	brge	.+4      	; 0x11d2 <_Z7forwardv+0x100>
    11ce:	db 01       	movw	r26, r22
    11d0:	ca 01       	movw	r24, r20
    switch(pIn)
    11d2:	20 91 ca 02 	lds	r18, 0x02CA
    11d6:	28 30       	cpi	r18, 0x08	; 8
    11d8:	09 f4       	brne	.+2      	; 0x11dc <_Z7forwardv+0x10a>
    11da:	7a c0       	rjmp	.+244    	; 0x12d0 <_Z7forwardv+0x1fe>
    11dc:	29 30       	cpi	r18, 0x09	; 9
    11de:	90 f4       	brcc	.+36     	; 0x1204 <_Z7forwardv+0x132>
    11e0:	25 30       	cpi	r18, 0x05	; 5
    11e2:	d1 f1       	breq	.+116    	; 0x1258 <_Z7forwardv+0x186>
    11e4:	26 30       	cpi	r18, 0x06	; 6
    11e6:	38 f4       	brcc	.+14     	; 0x11f6 <_Z7forwardv+0x124>
    11e8:	22 30       	cpi	r18, 0x02	; 2
    11ea:	09 f4       	brne	.+2      	; 0x11ee <_Z7forwardv+0x11c>
    11ec:	41 c0       	rjmp	.+130    	; 0x1270 <_Z7forwardv+0x19e>
    11ee:	23 30       	cpi	r18, 0x03	; 3
    11f0:	09 f0       	breq	.+2      	; 0x11f4 <_Z7forwardv+0x122>
    11f2:	9d c0       	rjmp	.+314    	; 0x132e <_Z7forwardv+0x25c>
    11f4:	49 c0       	rjmp	.+146    	; 0x1288 <_Z7forwardv+0x1b6>
    11f6:	26 30       	cpi	r18, 0x06	; 6
    11f8:	09 f4       	brne	.+2      	; 0x11fc <_Z7forwardv+0x12a>
    11fa:	52 c0       	rjmp	.+164    	; 0x12a0 <_Z7forwardv+0x1ce>
    11fc:	27 30       	cpi	r18, 0x07	; 7
    11fe:	09 f0       	breq	.+2      	; 0x1202 <_Z7forwardv+0x130>
    1200:	96 c0       	rjmp	.+300    	; 0x132e <_Z7forwardv+0x25c>
    1202:	5a c0       	rjmp	.+180    	; 0x12b8 <_Z7forwardv+0x1e6>
    1204:	2c 32       	cpi	r18, 0x2C	; 44
    1206:	09 f4       	brne	.+2      	; 0x120a <_Z7forwardv+0x138>
    1208:	87 c0       	rjmp	.+270    	; 0x1318 <_Z7forwardv+0x246>
    120a:	2d 32       	cpi	r18, 0x2D	; 45
    120c:	30 f4       	brcc	.+12     	; 0x121a <_Z7forwardv+0x148>
    120e:	2b 30       	cpi	r18, 0x0B	; 11
    1210:	59 f0       	breq	.+22     	; 0x1228 <_Z7forwardv+0x156>
    1212:	2c 30       	cpi	r18, 0x0C	; 12
    1214:	09 f0       	breq	.+2      	; 0x1218 <_Z7forwardv+0x146>
    1216:	8b c0       	rjmp	.+278    	; 0x132e <_Z7forwardv+0x25c>
    1218:	13 c0       	rjmp	.+38     	; 0x1240 <_Z7forwardv+0x16e>
    121a:	2d 32       	cpi	r18, 0x2D	; 45
    121c:	09 f4       	brne	.+2      	; 0x1220 <_Z7forwardv+0x14e>
    121e:	70 c0       	rjmp	.+224    	; 0x1300 <_Z7forwardv+0x22e>
    1220:	2e 32       	cpi	r18, 0x2E	; 46
    1222:	09 f0       	breq	.+2      	; 0x1226 <_Z7forwardv+0x154>
    1224:	84 c0       	rjmp	.+264    	; 0x132e <_Z7forwardv+0x25c>
    1226:	60 c0       	rjmp	.+192    	; 0x12e8 <_Z7forwardv+0x216>
    {
      case 11:
        OCR1A=ICR1-vAl;
    1228:	20 91 86 00 	lds	r18, 0x0086
    122c:	30 91 87 00 	lds	r19, 0x0087
    1230:	f9 01       	movw	r30, r18
    1232:	e8 1b       	sub	r30, r24
    1234:	f9 0b       	sbc	r31, r25
    1236:	f0 93 89 00 	sts	0x0089, r31
    123a:	e0 93 88 00 	sts	0x0088, r30
    123e:	77 c0       	rjmp	.+238    	; 0x132e <_Z7forwardv+0x25c>
        break;
      case 12:
        OCR1B=ICR1-vAl;
    1240:	20 91 86 00 	lds	r18, 0x0086
    1244:	30 91 87 00 	lds	r19, 0x0087
    1248:	a9 01       	movw	r20, r18
    124a:	48 1b       	sub	r20, r24
    124c:	59 0b       	sbc	r21, r25
    124e:	50 93 8b 00 	sts	0x008B, r21
    1252:	40 93 8a 00 	sts	0x008A, r20
    1256:	6b c0       	rjmp	.+214    	; 0x132e <_Z7forwardv+0x25c>
        break;
      case 5:
        OCR3A=ICR3-vAl;
    1258:	20 91 96 00 	lds	r18, 0x0096
    125c:	30 91 97 00 	lds	r19, 0x0097
    1260:	f9 01       	movw	r30, r18
    1262:	e8 1b       	sub	r30, r24
    1264:	f9 0b       	sbc	r31, r25
    1266:	f0 93 99 00 	sts	0x0099, r31
    126a:	e0 93 98 00 	sts	0x0098, r30
    126e:	5f c0       	rjmp	.+190    	; 0x132e <_Z7forwardv+0x25c>
        break;
      case 2:
        OCR3B=ICR3-vAl;
    1270:	20 91 96 00 	lds	r18, 0x0096
    1274:	30 91 97 00 	lds	r19, 0x0097
    1278:	a9 01       	movw	r20, r18
    127a:	48 1b       	sub	r20, r24
    127c:	59 0b       	sbc	r21, r25
    127e:	50 93 9b 00 	sts	0x009B, r21
    1282:	40 93 9a 00 	sts	0x009A, r20
    1286:	53 c0       	rjmp	.+166    	; 0x132e <_Z7forwardv+0x25c>
        break;
      case 3:
        OCR3C=ICR3-vAl;
    1288:	20 91 96 00 	lds	r18, 0x0096
    128c:	30 91 97 00 	lds	r19, 0x0097
    1290:	f9 01       	movw	r30, r18
    1292:	e8 1b       	sub	r30, r24
    1294:	f9 0b       	sbc	r31, r25
    1296:	f0 93 9d 00 	sts	0x009D, r31
    129a:	e0 93 9c 00 	sts	0x009C, r30
    129e:	47 c0       	rjmp	.+142    	; 0x132e <_Z7forwardv+0x25c>
        break;
      case 6:
        OCR4A=ICR4-vAl;
    12a0:	20 91 a6 00 	lds	r18, 0x00A6
    12a4:	30 91 a7 00 	lds	r19, 0x00A7
    12a8:	a9 01       	movw	r20, r18
    12aa:	48 1b       	sub	r20, r24
    12ac:	59 0b       	sbc	r21, r25
    12ae:	50 93 a9 00 	sts	0x00A9, r21
    12b2:	40 93 a8 00 	sts	0x00A8, r20
    12b6:	3b c0       	rjmp	.+118    	; 0x132e <_Z7forwardv+0x25c>
        break;
      case 7:
        OCR4B=ICR4-vAl;
    12b8:	20 91 a6 00 	lds	r18, 0x00A6
    12bc:	30 91 a7 00 	lds	r19, 0x00A7
    12c0:	f9 01       	movw	r30, r18
    12c2:	e8 1b       	sub	r30, r24
    12c4:	f9 0b       	sbc	r31, r25
    12c6:	f0 93 ab 00 	sts	0x00AB, r31
    12ca:	e0 93 aa 00 	sts	0x00AA, r30
    12ce:	2f c0       	rjmp	.+94     	; 0x132e <_Z7forwardv+0x25c>
        break; 
      case 8:
        OCR4C=ICR4-vAl;
    12d0:	20 91 a6 00 	lds	r18, 0x00A6
    12d4:	30 91 a7 00 	lds	r19, 0x00A7
    12d8:	a9 01       	movw	r20, r18
    12da:	48 1b       	sub	r20, r24
    12dc:	59 0b       	sbc	r21, r25
    12de:	50 93 ad 00 	sts	0x00AD, r21
    12e2:	40 93 ac 00 	sts	0x00AC, r20
    12e6:	23 c0       	rjmp	.+70     	; 0x132e <_Z7forwardv+0x25c>
        break;
      case 46:
        OCR5A=ICR5-vAl;
    12e8:	20 91 26 01 	lds	r18, 0x0126
    12ec:	30 91 27 01 	lds	r19, 0x0127
    12f0:	f9 01       	movw	r30, r18
    12f2:	e8 1b       	sub	r30, r24
    12f4:	f9 0b       	sbc	r31, r25
    12f6:	f0 93 29 01 	sts	0x0129, r31
    12fa:	e0 93 28 01 	sts	0x0128, r30
    12fe:	17 c0       	rjmp	.+46     	; 0x132e <_Z7forwardv+0x25c>
        break;
      case 45:
        OCR5B=ICR5-vAl;
    1300:	20 91 26 01 	lds	r18, 0x0126
    1304:	30 91 27 01 	lds	r19, 0x0127
    1308:	a9 01       	movw	r20, r18
    130a:	48 1b       	sub	r20, r24
    130c:	59 0b       	sbc	r21, r25
    130e:	50 93 2b 01 	sts	0x012B, r21
    1312:	40 93 2a 01 	sts	0x012A, r20
    1316:	0b c0       	rjmp	.+22     	; 0x132e <_Z7forwardv+0x25c>
        break;
      case 44:
        OCR5C=ICR5-vAl;
    1318:	20 91 26 01 	lds	r18, 0x0126
    131c:	30 91 27 01 	lds	r19, 0x0127
    1320:	f9 01       	movw	r30, r18
    1322:	e8 1b       	sub	r30, r24
    1324:	f9 0b       	sbc	r31, r25
    1326:	f0 93 2d 01 	sts	0x012D, r31
    132a:	e0 93 2c 01 	sts	0x012C, r30
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    132e:	a0 90 cb 02 	lds	r10, 0x02CB
    1332:	b0 90 cc 02 	lds	r11, 0x02CC
    1336:	c5 01       	movw	r24, r10
    1338:	67 e2       	ldi	r22, 0x27	; 39
    133a:	70 e0       	ldi	r23, 0x00	; 0
    133c:	0e 94 48 11 	call	0x2290	; 0x2290 <__divmodhi4>
    1340:	6b 01       	movw	r12, r22
    1342:	ee 24       	eor	r14, r14
    1344:	d7 fc       	sbrc	r13, 7
    1346:	e0 94       	com	r14
    1348:	fe 2c       	mov	r15, r14
    134a:	b5 01       	movw	r22, r10
    134c:	88 27       	eor	r24, r24
    134e:	77 fd       	sbrc	r23, 7
    1350:	80 95       	com	r24
    1352:	98 2f       	mov	r25, r24
    1354:	0e 94 3a 10 	call	0x2074	; 0x2074 <__floatsisf>
    1358:	2d ec       	ldi	r18, 0xCD	; 205
    135a:	3c ec       	ldi	r19, 0xCC	; 204
    135c:	44 e0       	ldi	r20, 0x04	; 4
    135e:	51 e4       	ldi	r21, 0x41	; 65
    1360:	0e 94 9f 0f 	call	0x1f3e	; 0x1f3e <__divsf3>
    1364:	0e 94 07 10 	call	0x200e	; 0x200e <__fixsfsi>
        break; 
    }   
  }
  long mapAngle(long x, long in_min, long in_max, long out_min, long out_max)
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    1368:	6c 19       	sub	r22, r12
    136a:	7d 09       	sbc	r23, r13
    136c:	8e 09       	sbc	r24, r14
    136e:	9f 09       	sbc	r25, r15
	swerve2.write(angle+correction[1]);
    1370:	40 91 bc 02 	lds	r20, 0x02BC
    1374:	50 91 bd 02 	lds	r21, 0x02BD
    1378:	20 91 b6 02 	lds	r18, 0x02B6
    137c:	30 91 b7 02 	lds	r19, 0x02B7
    1380:	24 0f       	add	r18, r20
    1382:	35 1f       	adc	r19, r21
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    1384:	44 27       	eor	r20, r20
    1386:	37 fd       	sbrc	r19, 7
    1388:	40 95       	com	r20
    138a:	54 2f       	mov	r21, r20
        break; 
    }   
  }
  long mapAngle(long x, long in_min, long in_max, long out_min, long out_max)
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    138c:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsi3>
    1390:	28 ec       	ldi	r18, 0xC8	; 200
    1392:	30 e0       	ldi	r19, 0x00	; 0
    1394:	40 e0       	ldi	r20, 0x00	; 0
    1396:	50 e0       	ldi	r21, 0x00	; 0
    1398:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <__divmodsi4>
    139c:	89 01       	movw	r16, r18
    139e:	9a 01       	movw	r18, r20
    13a0:	0c 0d       	add	r16, r12
    13a2:	1d 1d       	adc	r17, r13
    13a4:	2e 1d       	adc	r18, r14
    13a6:	3f 1d       	adc	r19, r15
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    13a8:	c5 01       	movw	r24, r10
    13aa:	bb 20       	and	r11, r11
    13ac:	0c f4       	brge	.+2      	; 0x13b0 <_Z7forwardv+0x2de>
    13ae:	07 96       	adiw	r24, 0x07	; 7
    13b0:	95 95       	asr	r25
    13b2:	87 95       	ror	r24
    13b4:	95 95       	asr	r25
    13b6:	87 95       	ror	r24
    13b8:	95 95       	asr	r25
    13ba:	87 95       	ror	r24
    13bc:	aa 27       	eor	r26, r26
    13be:	97 fd       	sbrc	r25, 7
    13c0:	a0 95       	com	r26
    13c2:	ba 2f       	mov	r27, r26
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  }
  long constraint(long nUm,long lOwer,long uPper)
  {
    if(nUm>uPper){
    13c4:	80 17       	cp	r24, r16
    13c6:	91 07       	cpc	r25, r17
    13c8:	a2 07       	cpc	r26, r18
    13ca:	b3 07       	cpc	r27, r19
    13cc:	a4 f0       	brlt	.+40     	; 0x13f6 <_Z7forwardv+0x324>
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    13ce:	c5 01       	movw	r24, r10
    13d0:	68 e2       	ldi	r22, 0x28	; 40
    13d2:	70 e0       	ldi	r23, 0x00	; 0
    13d4:	0e 94 48 11 	call	0x2290	; 0x2290 <__divmodhi4>
    13d8:	cb 01       	movw	r24, r22
    13da:	ac 01       	movw	r20, r24
    13dc:	66 27       	eor	r22, r22
    13de:	57 fd       	sbrc	r21, 7
    13e0:	60 95       	com	r22
    13e2:	76 2f       	mov	r23, r22
    13e4:	d9 01       	movw	r26, r18
    13e6:	c8 01       	movw	r24, r16
    13e8:	04 17       	cp	r16, r20
    13ea:	15 07       	cpc	r17, r21
    13ec:	26 07       	cpc	r18, r22
    13ee:	37 07       	cpc	r19, r23
    13f0:	14 f4       	brge	.+4      	; 0x13f6 <_Z7forwardv+0x324>
    13f2:	db 01       	movw	r26, r22
    13f4:	ca 01       	movw	r24, r20
    switch(pIn)
    13f6:	20 91 cd 02 	lds	r18, 0x02CD
    13fa:	28 30       	cpi	r18, 0x08	; 8
    13fc:	09 f4       	brne	.+2      	; 0x1400 <_Z7forwardv+0x32e>
    13fe:	7a c0       	rjmp	.+244    	; 0x14f4 <_Z7forwardv+0x422>
    1400:	29 30       	cpi	r18, 0x09	; 9
    1402:	90 f4       	brcc	.+36     	; 0x1428 <_Z7forwardv+0x356>
    1404:	25 30       	cpi	r18, 0x05	; 5
    1406:	d1 f1       	breq	.+116    	; 0x147c <_Z7forwardv+0x3aa>
    1408:	26 30       	cpi	r18, 0x06	; 6
    140a:	38 f4       	brcc	.+14     	; 0x141a <_Z7forwardv+0x348>
    140c:	22 30       	cpi	r18, 0x02	; 2
    140e:	09 f4       	brne	.+2      	; 0x1412 <_Z7forwardv+0x340>
    1410:	41 c0       	rjmp	.+130    	; 0x1494 <_Z7forwardv+0x3c2>
    1412:	23 30       	cpi	r18, 0x03	; 3
    1414:	09 f0       	breq	.+2      	; 0x1418 <_Z7forwardv+0x346>
    1416:	9d c0       	rjmp	.+314    	; 0x1552 <_Z7forwardv+0x480>
    1418:	49 c0       	rjmp	.+146    	; 0x14ac <_Z7forwardv+0x3da>
    141a:	26 30       	cpi	r18, 0x06	; 6
    141c:	09 f4       	brne	.+2      	; 0x1420 <_Z7forwardv+0x34e>
    141e:	52 c0       	rjmp	.+164    	; 0x14c4 <_Z7forwardv+0x3f2>
    1420:	27 30       	cpi	r18, 0x07	; 7
    1422:	09 f0       	breq	.+2      	; 0x1426 <_Z7forwardv+0x354>
    1424:	96 c0       	rjmp	.+300    	; 0x1552 <_Z7forwardv+0x480>
    1426:	5a c0       	rjmp	.+180    	; 0x14dc <_Z7forwardv+0x40a>
    1428:	2c 32       	cpi	r18, 0x2C	; 44
    142a:	09 f4       	brne	.+2      	; 0x142e <_Z7forwardv+0x35c>
    142c:	87 c0       	rjmp	.+270    	; 0x153c <_Z7forwardv+0x46a>
    142e:	2d 32       	cpi	r18, 0x2D	; 45
    1430:	30 f4       	brcc	.+12     	; 0x143e <_Z7forwardv+0x36c>
    1432:	2b 30       	cpi	r18, 0x0B	; 11
    1434:	59 f0       	breq	.+22     	; 0x144c <_Z7forwardv+0x37a>
    1436:	2c 30       	cpi	r18, 0x0C	; 12
    1438:	09 f0       	breq	.+2      	; 0x143c <_Z7forwardv+0x36a>
    143a:	8b c0       	rjmp	.+278    	; 0x1552 <_Z7forwardv+0x480>
    143c:	13 c0       	rjmp	.+38     	; 0x1464 <_Z7forwardv+0x392>
    143e:	2d 32       	cpi	r18, 0x2D	; 45
    1440:	09 f4       	brne	.+2      	; 0x1444 <_Z7forwardv+0x372>
    1442:	70 c0       	rjmp	.+224    	; 0x1524 <_Z7forwardv+0x452>
    1444:	2e 32       	cpi	r18, 0x2E	; 46
    1446:	09 f0       	breq	.+2      	; 0x144a <_Z7forwardv+0x378>
    1448:	84 c0       	rjmp	.+264    	; 0x1552 <_Z7forwardv+0x480>
    144a:	60 c0       	rjmp	.+192    	; 0x150c <_Z7forwardv+0x43a>
    {
      case 11:
        OCR1A=ICR1-vAl;
    144c:	20 91 86 00 	lds	r18, 0x0086
    1450:	30 91 87 00 	lds	r19, 0x0087
    1454:	f9 01       	movw	r30, r18
    1456:	e8 1b       	sub	r30, r24
    1458:	f9 0b       	sbc	r31, r25
    145a:	f0 93 89 00 	sts	0x0089, r31
    145e:	e0 93 88 00 	sts	0x0088, r30
    1462:	77 c0       	rjmp	.+238    	; 0x1552 <_Z7forwardv+0x480>
        break;
      case 12:
        OCR1B=ICR1-vAl;
    1464:	20 91 86 00 	lds	r18, 0x0086
    1468:	30 91 87 00 	lds	r19, 0x0087
    146c:	a9 01       	movw	r20, r18
    146e:	48 1b       	sub	r20, r24
    1470:	59 0b       	sbc	r21, r25
    1472:	50 93 8b 00 	sts	0x008B, r21
    1476:	40 93 8a 00 	sts	0x008A, r20
    147a:	6b c0       	rjmp	.+214    	; 0x1552 <_Z7forwardv+0x480>
        break;
      case 5:
        OCR3A=ICR3-vAl;
    147c:	20 91 96 00 	lds	r18, 0x0096
    1480:	30 91 97 00 	lds	r19, 0x0097
    1484:	f9 01       	movw	r30, r18
    1486:	e8 1b       	sub	r30, r24
    1488:	f9 0b       	sbc	r31, r25
    148a:	f0 93 99 00 	sts	0x0099, r31
    148e:	e0 93 98 00 	sts	0x0098, r30
    1492:	5f c0       	rjmp	.+190    	; 0x1552 <_Z7forwardv+0x480>
        break;
      case 2:
        OCR3B=ICR3-vAl;
    1494:	20 91 96 00 	lds	r18, 0x0096
    1498:	30 91 97 00 	lds	r19, 0x0097
    149c:	a9 01       	movw	r20, r18
    149e:	48 1b       	sub	r20, r24
    14a0:	59 0b       	sbc	r21, r25
    14a2:	50 93 9b 00 	sts	0x009B, r21
    14a6:	40 93 9a 00 	sts	0x009A, r20
    14aa:	53 c0       	rjmp	.+166    	; 0x1552 <_Z7forwardv+0x480>
        break;
      case 3:
        OCR3C=ICR3-vAl;
    14ac:	20 91 96 00 	lds	r18, 0x0096
    14b0:	30 91 97 00 	lds	r19, 0x0097
    14b4:	f9 01       	movw	r30, r18
    14b6:	e8 1b       	sub	r30, r24
    14b8:	f9 0b       	sbc	r31, r25
    14ba:	f0 93 9d 00 	sts	0x009D, r31
    14be:	e0 93 9c 00 	sts	0x009C, r30
    14c2:	47 c0       	rjmp	.+142    	; 0x1552 <_Z7forwardv+0x480>
        break;
      case 6:
        OCR4A=ICR4-vAl;
    14c4:	20 91 a6 00 	lds	r18, 0x00A6
    14c8:	30 91 a7 00 	lds	r19, 0x00A7
    14cc:	a9 01       	movw	r20, r18
    14ce:	48 1b       	sub	r20, r24
    14d0:	59 0b       	sbc	r21, r25
    14d2:	50 93 a9 00 	sts	0x00A9, r21
    14d6:	40 93 a8 00 	sts	0x00A8, r20
    14da:	3b c0       	rjmp	.+118    	; 0x1552 <_Z7forwardv+0x480>
        break;
      case 7:
        OCR4B=ICR4-vAl;
    14dc:	20 91 a6 00 	lds	r18, 0x00A6
    14e0:	30 91 a7 00 	lds	r19, 0x00A7
    14e4:	f9 01       	movw	r30, r18
    14e6:	e8 1b       	sub	r30, r24
    14e8:	f9 0b       	sbc	r31, r25
    14ea:	f0 93 ab 00 	sts	0x00AB, r31
    14ee:	e0 93 aa 00 	sts	0x00AA, r30
    14f2:	2f c0       	rjmp	.+94     	; 0x1552 <_Z7forwardv+0x480>
        break; 
      case 8:
        OCR4C=ICR4-vAl;
    14f4:	20 91 a6 00 	lds	r18, 0x00A6
    14f8:	30 91 a7 00 	lds	r19, 0x00A7
    14fc:	a9 01       	movw	r20, r18
    14fe:	48 1b       	sub	r20, r24
    1500:	59 0b       	sbc	r21, r25
    1502:	50 93 ad 00 	sts	0x00AD, r21
    1506:	40 93 ac 00 	sts	0x00AC, r20
    150a:	23 c0       	rjmp	.+70     	; 0x1552 <_Z7forwardv+0x480>
        break;
      case 46:
        OCR5A=ICR5-vAl;
    150c:	20 91 26 01 	lds	r18, 0x0126
    1510:	30 91 27 01 	lds	r19, 0x0127
    1514:	f9 01       	movw	r30, r18
    1516:	e8 1b       	sub	r30, r24
    1518:	f9 0b       	sbc	r31, r25
    151a:	f0 93 29 01 	sts	0x0129, r31
    151e:	e0 93 28 01 	sts	0x0128, r30
    1522:	17 c0       	rjmp	.+46     	; 0x1552 <_Z7forwardv+0x480>
        break;
      case 45:
        OCR5B=ICR5-vAl;
    1524:	20 91 26 01 	lds	r18, 0x0126
    1528:	30 91 27 01 	lds	r19, 0x0127
    152c:	a9 01       	movw	r20, r18
    152e:	48 1b       	sub	r20, r24
    1530:	59 0b       	sbc	r21, r25
    1532:	50 93 2b 01 	sts	0x012B, r21
    1536:	40 93 2a 01 	sts	0x012A, r20
    153a:	0b c0       	rjmp	.+22     	; 0x1552 <_Z7forwardv+0x480>
        break;
      case 44:
        OCR5C=ICR5-vAl;
    153c:	20 91 26 01 	lds	r18, 0x0126
    1540:	30 91 27 01 	lds	r19, 0x0127
    1544:	f9 01       	movw	r30, r18
    1546:	e8 1b       	sub	r30, r24
    1548:	f9 0b       	sbc	r31, r25
    154a:	f0 93 2d 01 	sts	0x012D, r31
    154e:	e0 93 2c 01 	sts	0x012C, r30
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    1552:	a0 90 ce 02 	lds	r10, 0x02CE
    1556:	b0 90 cf 02 	lds	r11, 0x02CF
    155a:	c5 01       	movw	r24, r10
    155c:	67 e2       	ldi	r22, 0x27	; 39
    155e:	70 e0       	ldi	r23, 0x00	; 0
    1560:	0e 94 48 11 	call	0x2290	; 0x2290 <__divmodhi4>
    1564:	6b 01       	movw	r12, r22
    1566:	ee 24       	eor	r14, r14
    1568:	d7 fc       	sbrc	r13, 7
    156a:	e0 94       	com	r14
    156c:	fe 2c       	mov	r15, r14
    156e:	b5 01       	movw	r22, r10
    1570:	88 27       	eor	r24, r24
    1572:	77 fd       	sbrc	r23, 7
    1574:	80 95       	com	r24
    1576:	98 2f       	mov	r25, r24
    1578:	0e 94 3a 10 	call	0x2074	; 0x2074 <__floatsisf>
    157c:	2d ec       	ldi	r18, 0xCD	; 205
    157e:	3c ec       	ldi	r19, 0xCC	; 204
    1580:	44 e0       	ldi	r20, 0x04	; 4
    1582:	51 e4       	ldi	r21, 0x41	; 65
    1584:	0e 94 9f 0f 	call	0x1f3e	; 0x1f3e <__divsf3>
    1588:	0e 94 07 10 	call	0x200e	; 0x200e <__fixsfsi>
        break; 
    }   
  }
  long mapAngle(long x, long in_min, long in_max, long out_min, long out_max)
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    158c:	6c 19       	sub	r22, r12
    158e:	7d 09       	sbc	r23, r13
    1590:	8e 09       	sbc	r24, r14
    1592:	9f 09       	sbc	r25, r15
	swerve3.write(angle+correction[2]);
    1594:	40 91 bc 02 	lds	r20, 0x02BC
    1598:	50 91 bd 02 	lds	r21, 0x02BD
    159c:	20 91 b8 02 	lds	r18, 0x02B8
    15a0:	30 91 b9 02 	lds	r19, 0x02B9
    15a4:	24 0f       	add	r18, r20
    15a6:	35 1f       	adc	r19, r21
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    15a8:	44 27       	eor	r20, r20
    15aa:	37 fd       	sbrc	r19, 7
    15ac:	40 95       	com	r20
    15ae:	54 2f       	mov	r21, r20
        break; 
    }   
  }
  long mapAngle(long x, long in_min, long in_max, long out_min, long out_max)
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    15b0:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsi3>
    15b4:	28 ec       	ldi	r18, 0xC8	; 200
    15b6:	30 e0       	ldi	r19, 0x00	; 0
    15b8:	40 e0       	ldi	r20, 0x00	; 0
    15ba:	50 e0       	ldi	r21, 0x00	; 0
    15bc:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <__divmodsi4>
    15c0:	89 01       	movw	r16, r18
    15c2:	9a 01       	movw	r18, r20
    15c4:	0c 0d       	add	r16, r12
    15c6:	1d 1d       	adc	r17, r13
    15c8:	2e 1d       	adc	r18, r14
    15ca:	3f 1d       	adc	r19, r15
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    15cc:	c5 01       	movw	r24, r10
    15ce:	bb 20       	and	r11, r11
    15d0:	0c f4       	brge	.+2      	; 0x15d4 <_Z7forwardv+0x502>
    15d2:	07 96       	adiw	r24, 0x07	; 7
    15d4:	95 95       	asr	r25
    15d6:	87 95       	ror	r24
    15d8:	95 95       	asr	r25
    15da:	87 95       	ror	r24
    15dc:	95 95       	asr	r25
    15de:	87 95       	ror	r24
    15e0:	aa 27       	eor	r26, r26
    15e2:	97 fd       	sbrc	r25, 7
    15e4:	a0 95       	com	r26
    15e6:	ba 2f       	mov	r27, r26
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  }
  long constraint(long nUm,long lOwer,long uPper)
  {
    if(nUm>uPper){
    15e8:	80 17       	cp	r24, r16
    15ea:	91 07       	cpc	r25, r17
    15ec:	a2 07       	cpc	r26, r18
    15ee:	b3 07       	cpc	r27, r19
    15f0:	a4 f0       	brlt	.+40     	; 0x161a <_Z7forwardv+0x548>
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    15f2:	c5 01       	movw	r24, r10
    15f4:	68 e2       	ldi	r22, 0x28	; 40
    15f6:	70 e0       	ldi	r23, 0x00	; 0
    15f8:	0e 94 48 11 	call	0x2290	; 0x2290 <__divmodhi4>
    15fc:	cb 01       	movw	r24, r22
    15fe:	ac 01       	movw	r20, r24
    1600:	66 27       	eor	r22, r22
    1602:	57 fd       	sbrc	r21, 7
    1604:	60 95       	com	r22
    1606:	76 2f       	mov	r23, r22
    1608:	d9 01       	movw	r26, r18
    160a:	c8 01       	movw	r24, r16
    160c:	04 17       	cp	r16, r20
    160e:	15 07       	cpc	r17, r21
    1610:	26 07       	cpc	r18, r22
    1612:	37 07       	cpc	r19, r23
    1614:	14 f4       	brge	.+4      	; 0x161a <_Z7forwardv+0x548>
    1616:	db 01       	movw	r26, r22
    1618:	ca 01       	movw	r24, r20
    switch(pIn)
    161a:	20 91 d0 02 	lds	r18, 0x02D0
    161e:	28 30       	cpi	r18, 0x08	; 8
    1620:	09 f4       	brne	.+2      	; 0x1624 <_Z7forwardv+0x552>
    1622:	7a c0       	rjmp	.+244    	; 0x1718 <_Z7forwardv+0x646>
    1624:	29 30       	cpi	r18, 0x09	; 9
    1626:	90 f4       	brcc	.+36     	; 0x164c <_Z7forwardv+0x57a>
    1628:	25 30       	cpi	r18, 0x05	; 5
    162a:	d1 f1       	breq	.+116    	; 0x16a0 <_Z7forwardv+0x5ce>
    162c:	26 30       	cpi	r18, 0x06	; 6
    162e:	38 f4       	brcc	.+14     	; 0x163e <_Z7forwardv+0x56c>
    1630:	22 30       	cpi	r18, 0x02	; 2
    1632:	09 f4       	brne	.+2      	; 0x1636 <_Z7forwardv+0x564>
    1634:	41 c0       	rjmp	.+130    	; 0x16b8 <_Z7forwardv+0x5e6>
    1636:	23 30       	cpi	r18, 0x03	; 3
    1638:	09 f0       	breq	.+2      	; 0x163c <_Z7forwardv+0x56a>
    163a:	9d c0       	rjmp	.+314    	; 0x1776 <_Z7forwardv+0x6a4>
    163c:	49 c0       	rjmp	.+146    	; 0x16d0 <_Z7forwardv+0x5fe>
    163e:	26 30       	cpi	r18, 0x06	; 6
    1640:	09 f4       	brne	.+2      	; 0x1644 <_Z7forwardv+0x572>
    1642:	52 c0       	rjmp	.+164    	; 0x16e8 <_Z7forwardv+0x616>
    1644:	27 30       	cpi	r18, 0x07	; 7
    1646:	09 f0       	breq	.+2      	; 0x164a <_Z7forwardv+0x578>
    1648:	96 c0       	rjmp	.+300    	; 0x1776 <_Z7forwardv+0x6a4>
    164a:	5a c0       	rjmp	.+180    	; 0x1700 <_Z7forwardv+0x62e>
    164c:	2c 32       	cpi	r18, 0x2C	; 44
    164e:	09 f4       	brne	.+2      	; 0x1652 <_Z7forwardv+0x580>
    1650:	87 c0       	rjmp	.+270    	; 0x1760 <_Z7forwardv+0x68e>
    1652:	2d 32       	cpi	r18, 0x2D	; 45
    1654:	30 f4       	brcc	.+12     	; 0x1662 <_Z7forwardv+0x590>
    1656:	2b 30       	cpi	r18, 0x0B	; 11
    1658:	59 f0       	breq	.+22     	; 0x1670 <_Z7forwardv+0x59e>
    165a:	2c 30       	cpi	r18, 0x0C	; 12
    165c:	09 f0       	breq	.+2      	; 0x1660 <_Z7forwardv+0x58e>
    165e:	8b c0       	rjmp	.+278    	; 0x1776 <_Z7forwardv+0x6a4>
    1660:	13 c0       	rjmp	.+38     	; 0x1688 <_Z7forwardv+0x5b6>
    1662:	2d 32       	cpi	r18, 0x2D	; 45
    1664:	09 f4       	brne	.+2      	; 0x1668 <_Z7forwardv+0x596>
    1666:	70 c0       	rjmp	.+224    	; 0x1748 <_Z7forwardv+0x676>
    1668:	2e 32       	cpi	r18, 0x2E	; 46
    166a:	09 f0       	breq	.+2      	; 0x166e <_Z7forwardv+0x59c>
    166c:	84 c0       	rjmp	.+264    	; 0x1776 <_Z7forwardv+0x6a4>
    166e:	60 c0       	rjmp	.+192    	; 0x1730 <_Z7forwardv+0x65e>
    {
      case 11:
        OCR1A=ICR1-vAl;
    1670:	20 91 86 00 	lds	r18, 0x0086
    1674:	30 91 87 00 	lds	r19, 0x0087
    1678:	f9 01       	movw	r30, r18
    167a:	e8 1b       	sub	r30, r24
    167c:	f9 0b       	sbc	r31, r25
    167e:	f0 93 89 00 	sts	0x0089, r31
    1682:	e0 93 88 00 	sts	0x0088, r30
    1686:	77 c0       	rjmp	.+238    	; 0x1776 <_Z7forwardv+0x6a4>
        break;
      case 12:
        OCR1B=ICR1-vAl;
    1688:	20 91 86 00 	lds	r18, 0x0086
    168c:	30 91 87 00 	lds	r19, 0x0087
    1690:	a9 01       	movw	r20, r18
    1692:	48 1b       	sub	r20, r24
    1694:	59 0b       	sbc	r21, r25
    1696:	50 93 8b 00 	sts	0x008B, r21
    169a:	40 93 8a 00 	sts	0x008A, r20
    169e:	6b c0       	rjmp	.+214    	; 0x1776 <_Z7forwardv+0x6a4>
        break;
      case 5:
        OCR3A=ICR3-vAl;
    16a0:	20 91 96 00 	lds	r18, 0x0096
    16a4:	30 91 97 00 	lds	r19, 0x0097
    16a8:	f9 01       	movw	r30, r18
    16aa:	e8 1b       	sub	r30, r24
    16ac:	f9 0b       	sbc	r31, r25
    16ae:	f0 93 99 00 	sts	0x0099, r31
    16b2:	e0 93 98 00 	sts	0x0098, r30
    16b6:	5f c0       	rjmp	.+190    	; 0x1776 <_Z7forwardv+0x6a4>
        break;
      case 2:
        OCR3B=ICR3-vAl;
    16b8:	20 91 96 00 	lds	r18, 0x0096
    16bc:	30 91 97 00 	lds	r19, 0x0097
    16c0:	a9 01       	movw	r20, r18
    16c2:	48 1b       	sub	r20, r24
    16c4:	59 0b       	sbc	r21, r25
    16c6:	50 93 9b 00 	sts	0x009B, r21
    16ca:	40 93 9a 00 	sts	0x009A, r20
    16ce:	53 c0       	rjmp	.+166    	; 0x1776 <_Z7forwardv+0x6a4>
        break;
      case 3:
        OCR3C=ICR3-vAl;
    16d0:	20 91 96 00 	lds	r18, 0x0096
    16d4:	30 91 97 00 	lds	r19, 0x0097
    16d8:	f9 01       	movw	r30, r18
    16da:	e8 1b       	sub	r30, r24
    16dc:	f9 0b       	sbc	r31, r25
    16de:	f0 93 9d 00 	sts	0x009D, r31
    16e2:	e0 93 9c 00 	sts	0x009C, r30
    16e6:	47 c0       	rjmp	.+142    	; 0x1776 <_Z7forwardv+0x6a4>
        break;
      case 6:
        OCR4A=ICR4-vAl;
    16e8:	20 91 a6 00 	lds	r18, 0x00A6
    16ec:	30 91 a7 00 	lds	r19, 0x00A7
    16f0:	a9 01       	movw	r20, r18
    16f2:	48 1b       	sub	r20, r24
    16f4:	59 0b       	sbc	r21, r25
    16f6:	50 93 a9 00 	sts	0x00A9, r21
    16fa:	40 93 a8 00 	sts	0x00A8, r20
    16fe:	3b c0       	rjmp	.+118    	; 0x1776 <_Z7forwardv+0x6a4>
        break;
      case 7:
        OCR4B=ICR4-vAl;
    1700:	20 91 a6 00 	lds	r18, 0x00A6
    1704:	30 91 a7 00 	lds	r19, 0x00A7
    1708:	f9 01       	movw	r30, r18
    170a:	e8 1b       	sub	r30, r24
    170c:	f9 0b       	sbc	r31, r25
    170e:	f0 93 ab 00 	sts	0x00AB, r31
    1712:	e0 93 aa 00 	sts	0x00AA, r30
    1716:	2f c0       	rjmp	.+94     	; 0x1776 <_Z7forwardv+0x6a4>
        break; 
      case 8:
        OCR4C=ICR4-vAl;
    1718:	20 91 a6 00 	lds	r18, 0x00A6
    171c:	30 91 a7 00 	lds	r19, 0x00A7
    1720:	a9 01       	movw	r20, r18
    1722:	48 1b       	sub	r20, r24
    1724:	59 0b       	sbc	r21, r25
    1726:	50 93 ad 00 	sts	0x00AD, r21
    172a:	40 93 ac 00 	sts	0x00AC, r20
    172e:	23 c0       	rjmp	.+70     	; 0x1776 <_Z7forwardv+0x6a4>
        break;
      case 46:
        OCR5A=ICR5-vAl;
    1730:	20 91 26 01 	lds	r18, 0x0126
    1734:	30 91 27 01 	lds	r19, 0x0127
    1738:	f9 01       	movw	r30, r18
    173a:	e8 1b       	sub	r30, r24
    173c:	f9 0b       	sbc	r31, r25
    173e:	f0 93 29 01 	sts	0x0129, r31
    1742:	e0 93 28 01 	sts	0x0128, r30
    1746:	17 c0       	rjmp	.+46     	; 0x1776 <_Z7forwardv+0x6a4>
        break;
      case 45:
        OCR5B=ICR5-vAl;
    1748:	20 91 26 01 	lds	r18, 0x0126
    174c:	30 91 27 01 	lds	r19, 0x0127
    1750:	a9 01       	movw	r20, r18
    1752:	48 1b       	sub	r20, r24
    1754:	59 0b       	sbc	r21, r25
    1756:	50 93 2b 01 	sts	0x012B, r21
    175a:	40 93 2a 01 	sts	0x012A, r20
    175e:	0b c0       	rjmp	.+22     	; 0x1776 <_Z7forwardv+0x6a4>
        break;
      case 44:
        OCR5C=ICR5-vAl;
    1760:	20 91 26 01 	lds	r18, 0x0126
    1764:	30 91 27 01 	lds	r19, 0x0127
    1768:	f9 01       	movw	r30, r18
    176a:	e8 1b       	sub	r30, r24
    176c:	f9 0b       	sbc	r31, r25
    176e:	f0 93 2d 01 	sts	0x012D, r31
    1772:	e0 93 2c 01 	sts	0x012C, r30
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    1776:	a0 90 d1 02 	lds	r10, 0x02D1
    177a:	b0 90 d2 02 	lds	r11, 0x02D2
    177e:	c5 01       	movw	r24, r10
    1780:	67 e2       	ldi	r22, 0x27	; 39
    1782:	70 e0       	ldi	r23, 0x00	; 0
    1784:	0e 94 48 11 	call	0x2290	; 0x2290 <__divmodhi4>
    1788:	6b 01       	movw	r12, r22
    178a:	ee 24       	eor	r14, r14
    178c:	d7 fc       	sbrc	r13, 7
    178e:	e0 94       	com	r14
    1790:	fe 2c       	mov	r15, r14
    1792:	b5 01       	movw	r22, r10
    1794:	88 27       	eor	r24, r24
    1796:	77 fd       	sbrc	r23, 7
    1798:	80 95       	com	r24
    179a:	98 2f       	mov	r25, r24
    179c:	0e 94 3a 10 	call	0x2074	; 0x2074 <__floatsisf>
    17a0:	2d ec       	ldi	r18, 0xCD	; 205
    17a2:	3c ec       	ldi	r19, 0xCC	; 204
    17a4:	44 e0       	ldi	r20, 0x04	; 4
    17a6:	51 e4       	ldi	r21, 0x41	; 65
    17a8:	0e 94 9f 0f 	call	0x1f3e	; 0x1f3e <__divsf3>
    17ac:	0e 94 07 10 	call	0x200e	; 0x200e <__fixsfsi>
        break; 
    }   
  }
  long mapAngle(long x, long in_min, long in_max, long out_min, long out_max)
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    17b0:	6c 19       	sub	r22, r12
    17b2:	7d 09       	sbc	r23, r13
    17b4:	8e 09       	sbc	r24, r14
    17b6:	9f 09       	sbc	r25, r15
	swerve4.write(angle+correction[3]);
    17b8:	40 91 bc 02 	lds	r20, 0x02BC
    17bc:	50 91 bd 02 	lds	r21, 0x02BD
    17c0:	20 91 ba 02 	lds	r18, 0x02BA
    17c4:	30 91 bb 02 	lds	r19, 0x02BB
    17c8:	24 0f       	add	r18, r20
    17ca:	35 1f       	adc	r19, r21
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    17cc:	44 27       	eor	r20, r20
    17ce:	37 fd       	sbrc	r19, 7
    17d0:	40 95       	com	r20
    17d2:	54 2f       	mov	r21, r20
        break; 
    }   
  }
  long mapAngle(long x, long in_min, long in_max, long out_min, long out_max)
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    17d4:	0e 94 29 11 	call	0x2252	; 0x2252 <__mulsi3>
    17d8:	28 ec       	ldi	r18, 0xC8	; 200
    17da:	30 e0       	ldi	r19, 0x00	; 0
    17dc:	40 e0       	ldi	r20, 0x00	; 0
    17de:	50 e0       	ldi	r21, 0x00	; 0
    17e0:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <__divmodsi4>
    17e4:	89 01       	movw	r16, r18
    17e6:	9a 01       	movw	r18, r20
    17e8:	0c 0d       	add	r16, r12
    17ea:	1d 1d       	adc	r17, r13
    17ec:	2e 1d       	adc	r18, r14
    17ee:	3f 1d       	adc	r19, r15
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    17f0:	c5 01       	movw	r24, r10
    17f2:	bb 20       	and	r11, r11
    17f4:	0c f4       	brge	.+2      	; 0x17f8 <_Z7forwardv+0x726>
    17f6:	07 96       	adiw	r24, 0x07	; 7
    17f8:	95 95       	asr	r25
    17fa:	87 95       	ror	r24
    17fc:	95 95       	asr	r25
    17fe:	87 95       	ror	r24
    1800:	95 95       	asr	r25
    1802:	87 95       	ror	r24
    1804:	aa 27       	eor	r26, r26
    1806:	97 fd       	sbrc	r25, 7
    1808:	a0 95       	com	r26
    180a:	ba 2f       	mov	r27, r26
  {
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  }
  long constraint(long nUm,long lOwer,long uPper)
  {
    if(nUm>uPper){
    180c:	80 17       	cp	r24, r16
    180e:	91 07       	cpc	r25, r17
    1810:	a2 07       	cpc	r26, r18
    1812:	b3 07       	cpc	r27, r19
    1814:	a4 f0       	brlt	.+40     	; 0x183e <_Z7forwardv+0x76c>
     }
  }

  void write(int vAl)           //PIN=servo pin no. on mega,vAl=angle F_CPU for the servo at pin
  {
    vAl=constraint(mapAngle(vAl,0,200,iCr/39,iCr/8.3),iCr/40,iCr/8);
    1816:	c5 01       	movw	r24, r10
    1818:	68 e2       	ldi	r22, 0x28	; 40
    181a:	70 e0       	ldi	r23, 0x00	; 0
    181c:	0e 94 48 11 	call	0x2290	; 0x2290 <__divmodhi4>
    1820:	cb 01       	movw	r24, r22
    1822:	ac 01       	movw	r20, r24
    1824:	66 27       	eor	r22, r22
    1826:	57 fd       	sbrc	r21, 7
    1828:	60 95       	com	r22
    182a:	76 2f       	mov	r23, r22
    182c:	d9 01       	movw	r26, r18
    182e:	c8 01       	movw	r24, r16
    1830:	04 17       	cp	r16, r20
    1832:	15 07       	cpc	r17, r21
    1834:	26 07       	cpc	r18, r22
    1836:	37 07       	cpc	r19, r23
    1838:	14 f4       	brge	.+4      	; 0x183e <_Z7forwardv+0x76c>
    183a:	db 01       	movw	r26, r22
    183c:	ca 01       	movw	r24, r20
    switch(pIn)
    183e:	20 91 d3 02 	lds	r18, 0x02D3
    1842:	28 30       	cpi	r18, 0x08	; 8
    1844:	09 f4       	brne	.+2      	; 0x1848 <_Z7forwardv+0x776>
    1846:	7a c0       	rjmp	.+244    	; 0x193c <_Z7forwardv+0x86a>
    1848:	29 30       	cpi	r18, 0x09	; 9
    184a:	90 f4       	brcc	.+36     	; 0x1870 <_Z7forwardv+0x79e>
    184c:	25 30       	cpi	r18, 0x05	; 5
    184e:	d1 f1       	breq	.+116    	; 0x18c4 <_Z7forwardv+0x7f2>
    1850:	26 30       	cpi	r18, 0x06	; 6
    1852:	38 f4       	brcc	.+14     	; 0x1862 <_Z7forwardv+0x790>
    1854:	22 30       	cpi	r18, 0x02	; 2
    1856:	09 f4       	brne	.+2      	; 0x185a <_Z7forwardv+0x788>
    1858:	41 c0       	rjmp	.+130    	; 0x18dc <_Z7forwardv+0x80a>
    185a:	23 30       	cpi	r18, 0x03	; 3
    185c:	09 f0       	breq	.+2      	; 0x1860 <_Z7forwardv+0x78e>
    185e:	9d c0       	rjmp	.+314    	; 0x199a <_Z7forwardv+0x8c8>
    1860:	49 c0       	rjmp	.+146    	; 0x18f4 <_Z7forwardv+0x822>
    1862:	26 30       	cpi	r18, 0x06	; 6
    1864:	09 f4       	brne	.+2      	; 0x1868 <_Z7forwardv+0x796>
    1866:	52 c0       	rjmp	.+164    	; 0x190c <_Z7forwardv+0x83a>
    1868:	27 30       	cpi	r18, 0x07	; 7
    186a:	09 f0       	breq	.+2      	; 0x186e <_Z7forwardv+0x79c>
    186c:	96 c0       	rjmp	.+300    	; 0x199a <_Z7forwardv+0x8c8>
    186e:	5a c0       	rjmp	.+180    	; 0x1924 <_Z7forwardv+0x852>
    1870:	2c 32       	cpi	r18, 0x2C	; 44
    1872:	09 f4       	brne	.+2      	; 0x1876 <_Z7forwardv+0x7a4>
    1874:	87 c0       	rjmp	.+270    	; 0x1984 <_Z7forwardv+0x8b2>
    1876:	2d 32       	cpi	r18, 0x2D	; 45
    1878:	30 f4       	brcc	.+12     	; 0x1886 <_Z7forwardv+0x7b4>
    187a:	2b 30       	cpi	r18, 0x0B	; 11
    187c:	59 f0       	breq	.+22     	; 0x1894 <_Z7forwardv+0x7c2>
    187e:	2c 30       	cpi	r18, 0x0C	; 12
    1880:	09 f0       	breq	.+2      	; 0x1884 <_Z7forwardv+0x7b2>
    1882:	8b c0       	rjmp	.+278    	; 0x199a <_Z7forwardv+0x8c8>
    1884:	13 c0       	rjmp	.+38     	; 0x18ac <_Z7forwardv+0x7da>
    1886:	2d 32       	cpi	r18, 0x2D	; 45
    1888:	09 f4       	brne	.+2      	; 0x188c <_Z7forwardv+0x7ba>
    188a:	70 c0       	rjmp	.+224    	; 0x196c <_Z7forwardv+0x89a>
    188c:	2e 32       	cpi	r18, 0x2E	; 46
    188e:	09 f0       	breq	.+2      	; 0x1892 <_Z7forwardv+0x7c0>
    1890:	84 c0       	rjmp	.+264    	; 0x199a <_Z7forwardv+0x8c8>
    1892:	60 c0       	rjmp	.+192    	; 0x1954 <_Z7forwardv+0x882>
    {
      case 11:
        OCR1A=ICR1-vAl;
    1894:	20 91 86 00 	lds	r18, 0x0086
    1898:	30 91 87 00 	lds	r19, 0x0087
    189c:	f9 01       	movw	r30, r18
    189e:	e8 1b       	sub	r30, r24
    18a0:	f9 0b       	sbc	r31, r25
    18a2:	f0 93 89 00 	sts	0x0089, r31
    18a6:	e0 93 88 00 	sts	0x0088, r30
    18aa:	77 c0       	rjmp	.+238    	; 0x199a <_Z7forwardv+0x8c8>
        break;
      case 12:
        OCR1B=ICR1-vAl;
    18ac:	20 91 86 00 	lds	r18, 0x0086
    18b0:	30 91 87 00 	lds	r19, 0x0087
    18b4:	a9 01       	movw	r20, r18
    18b6:	48 1b       	sub	r20, r24
    18b8:	59 0b       	sbc	r21, r25
    18ba:	50 93 8b 00 	sts	0x008B, r21
    18be:	40 93 8a 00 	sts	0x008A, r20
    18c2:	6b c0       	rjmp	.+214    	; 0x199a <_Z7forwardv+0x8c8>
        break;
      case 5:
        OCR3A=ICR3-vAl;
    18c4:	20 91 96 00 	lds	r18, 0x0096
    18c8:	30 91 97 00 	lds	r19, 0x0097
    18cc:	f9 01       	movw	r30, r18
    18ce:	e8 1b       	sub	r30, r24
    18d0:	f9 0b       	sbc	r31, r25
    18d2:	f0 93 99 00 	sts	0x0099, r31
    18d6:	e0 93 98 00 	sts	0x0098, r30
    18da:	5f c0       	rjmp	.+190    	; 0x199a <_Z7forwardv+0x8c8>
        break;
      case 2:
        OCR3B=ICR3-vAl;
    18dc:	20 91 96 00 	lds	r18, 0x0096
    18e0:	30 91 97 00 	lds	r19, 0x0097
    18e4:	a9 01       	movw	r20, r18
    18e6:	48 1b       	sub	r20, r24
    18e8:	59 0b       	sbc	r21, r25
    18ea:	50 93 9b 00 	sts	0x009B, r21
    18ee:	40 93 9a 00 	sts	0x009A, r20
    18f2:	53 c0       	rjmp	.+166    	; 0x199a <_Z7forwardv+0x8c8>
        break;
      case 3:
        OCR3C=ICR3-vAl;
    18f4:	20 91 96 00 	lds	r18, 0x0096
    18f8:	30 91 97 00 	lds	r19, 0x0097
    18fc:	f9 01       	movw	r30, r18
    18fe:	e8 1b       	sub	r30, r24
    1900:	f9 0b       	sbc	r31, r25
    1902:	f0 93 9d 00 	sts	0x009D, r31
    1906:	e0 93 9c 00 	sts	0x009C, r30
    190a:	47 c0       	rjmp	.+142    	; 0x199a <_Z7forwardv+0x8c8>
        break;
      case 6:
        OCR4A=ICR4-vAl;
    190c:	20 91 a6 00 	lds	r18, 0x00A6
    1910:	30 91 a7 00 	lds	r19, 0x00A7
    1914:	a9 01       	movw	r20, r18
    1916:	48 1b       	sub	r20, r24
    1918:	59 0b       	sbc	r21, r25
    191a:	50 93 a9 00 	sts	0x00A9, r21
    191e:	40 93 a8 00 	sts	0x00A8, r20
    1922:	3b c0       	rjmp	.+118    	; 0x199a <_Z7forwardv+0x8c8>
        break;
      case 7:
        OCR4B=ICR4-vAl;
    1924:	20 91 a6 00 	lds	r18, 0x00A6
    1928:	30 91 a7 00 	lds	r19, 0x00A7
    192c:	f9 01       	movw	r30, r18
    192e:	e8 1b       	sub	r30, r24
    1930:	f9 0b       	sbc	r31, r25
    1932:	f0 93 ab 00 	sts	0x00AB, r31
    1936:	e0 93 aa 00 	sts	0x00AA, r30
    193a:	2f c0       	rjmp	.+94     	; 0x199a <_Z7forwardv+0x8c8>
        break; 
      case 8:
        OCR4C=ICR4-vAl;
    193c:	20 91 a6 00 	lds	r18, 0x00A6
    1940:	30 91 a7 00 	lds	r19, 0x00A7
    1944:	a9 01       	movw	r20, r18
    1946:	48 1b       	sub	r20, r24
    1948:	59 0b       	sbc	r21, r25
    194a:	50 93 ad 00 	sts	0x00AD, r21
    194e:	40 93 ac 00 	sts	0x00AC, r20
    1952:	23 c0       	rjmp	.+70     	; 0x199a <_Z7forwardv+0x8c8>
        break;
      case 46:
        OCR5A=ICR5-vAl;
    1954:	20 91 26 01 	lds	r18, 0x0126
    1958:	30 91 27 01 	lds	r19, 0x0127
    195c:	f9 01       	movw	r30, r18
    195e:	e8 1b       	sub	r30, r24
    1960:	f9 0b       	sbc	r31, r25
    1962:	f0 93 29 01 	sts	0x0129, r31
    1966:	e0 93 28 01 	sts	0x0128, r30
    196a:	17 c0       	rjmp	.+46     	; 0x199a <_Z7forwardv+0x8c8>
        break;
      case 45:
        OCR5B=ICR5-vAl;
    196c:	20 91 26 01 	lds	r18, 0x0126
    1970:	30 91 27 01 	lds	r19, 0x0127
    1974:	a9 01       	movw	r20, r18
    1976:	48 1b       	sub	r20, r24
    1978:	59 0b       	sbc	r21, r25
    197a:	50 93 2b 01 	sts	0x012B, r21
    197e:	40 93 2a 01 	sts	0x012A, r20
    1982:	0b c0       	rjmp	.+22     	; 0x199a <_Z7forwardv+0x8c8>
        break;
      case 44:
        OCR5C=ICR5-vAl;
    1984:	20 91 26 01 	lds	r18, 0x0126
    1988:	30 91 27 01 	lds	r19, 0x0127
    198c:	f9 01       	movw	r30, r18
    198e:	e8 1b       	sub	r30, r24
    1990:	f9 0b       	sbc	r31, r25
    1992:	f0 93 2d 01 	sts	0x012D, r31
    1996:	e0 93 2c 01 	sts	0x012C, r30
		digitalWrite(dIrpin1,dIrection1);
		digitalWrite(dIrpin2,dIrection2);
	}

	void direction(uint8_t dIrection, uint8_t dIrection1, uint8_t dIrection2, uint8_t dIrection3){
		pinMode(dIrpin,OUTPUT);     //sets direction pin as output
    199a:	80 91 d4 02 	lds	r24, 0x02D4
    199e:	61 e0       	ldi	r22, 0x01	; 1
    19a0:	0e 94 a6 00 	call	0x14c	; 0x14c <_Z7pinModehh>
	    pinMode(dIrpin1,OUTPUT);
    19a4:	80 91 d9 02 	lds	r24, 0x02D9
    19a8:	61 e0       	ldi	r22, 0x01	; 1
    19aa:	0e 94 a6 00 	call	0x14c	; 0x14c <_Z7pinModehh>
	    pinMode(dIrpin2,OUTPUT);
    19ae:	80 91 dd 02 	lds	r24, 0x02DD
    19b2:	61 e0       	ldi	r22, 0x01	; 1
    19b4:	0e 94 a6 00 	call	0x14c	; 0x14c <_Z7pinModehh>
	    pinMode(dIrpin3,OUTPUT);
    19b8:	80 91 e1 02 	lds	r24, 0x02E1
    19bc:	61 e0       	ldi	r22, 0x01	; 1
    19be:	0e 94 a6 00 	call	0x14c	; 0x14c <_Z7pinModehh>
		digitalWrite(dIrpin,dIrection);
    19c2:	80 91 d4 02 	lds	r24, 0x02D4
    19c6:	60 e0       	ldi	r22, 0x00	; 0
    19c8:	0e 94 19 02 	call	0x432	; 0x432 <_Z12digitalWritehh>
		digitalWrite(dIrpin1,dIrection1);
    19cc:	80 91 d9 02 	lds	r24, 0x02D9
    19d0:	60 e0       	ldi	r22, 0x00	; 0
    19d2:	0e 94 19 02 	call	0x432	; 0x432 <_Z12digitalWritehh>
		digitalWrite(dIrpin2,dIrection2);
    19d6:	80 91 dd 02 	lds	r24, 0x02DD
    19da:	60 e0       	ldi	r22, 0x00	; 0
    19dc:	0e 94 19 02 	call	0x432	; 0x432 <_Z12digitalWritehh>
		digitalWrite(dIrpin3,dIrection3);
    19e0:	80 91 e1 02 	lds	r24, 0x02E1
    19e4:	60 e0       	ldi	r22, 0x00	; 0
    19e6:	0e 94 19 02 	call	0x432	; 0x432 <_Z12digitalWritehh>
	}	
	
	//FOUR MOTORS
	void drive(uint8_t pWm, uint8_t pWm1, uint8_t pWm2, uint8_t pWm3){
		
		if(pWm>lAstpwm||pWm1>lAstpwm1||pWm2>lAstpwm2||pWm3>lAstpwm3){		//accelerate
    19ea:	80 91 d6 02 	lds	r24, 0x02D6
    19ee:	88 3c       	cpi	r24, 0xC8	; 200
    19f0:	08 f4       	brcc	.+2      	; 0x19f4 <_Z7forwardv+0x922>
    19f2:	9f c0       	rjmp	.+318    	; 0x1b32 <_Z7forwardv+0xa60>
    19f4:	90 91 db 02 	lds	r25, 0x02DB
    19f8:	98 3c       	cpi	r25, 0xC8	; 200
    19fa:	08 f4       	brcc	.+2      	; 0x19fe <_Z7forwardv+0x92c>
    19fc:	9a c0       	rjmp	.+308    	; 0x1b32 <_Z7forwardv+0xa60>
    19fe:	20 91 df 02 	lds	r18, 0x02DF
    1a02:	28 3c       	cpi	r18, 0xC8	; 200
    1a04:	08 f4       	brcc	.+2      	; 0x1a08 <_Z7forwardv+0x936>
    1a06:	95 c0       	rjmp	.+298    	; 0x1b32 <_Z7forwardv+0xa60>
    1a08:	30 91 e3 02 	lds	r19, 0x02E3
    1a0c:	38 3c       	cpi	r19, 0xC8	; 200
    1a0e:	08 f4       	brcc	.+2      	; 0x1a12 <_Z7forwardv+0x940>
    1a10:	90 c0       	rjmp	.+288    	; 0x1b32 <_Z7forwardv+0xa60>
    1a12:	f0 c0       	rjmp	.+480    	; 0x1bf4 <_Z7forwardv+0xb22>

			for(lAstpwm=lAstpwm,lAstpwm1=lAstpwm1,lAstpwm2=lAstpwm2,lAstpwm3=lAstpwm3;lAstpwm<pWm||lAstpwm1<pWm1||lAstpwm2<pWm2||lAstpwm3<pWm3;){		//increase the speed step by step
				if (pWm>lAstpwm){
					lAstpwm+=step1;
    1a14:	f2 01       	movw	r30, r4
    1a16:	60 81       	ld	r22, Z
    1a18:	86 0f       	add	r24, r22
    1a1a:	e9 81       	ldd	r30, Y+1	; 0x01
    1a1c:	fa 81       	ldd	r31, Y+2	; 0x02
    1a1e:	80 83       	st	Z, r24
					analogWrite(pWmpin,constrain(lAstpwm,0,pWm));
    1a20:	68 2f       	mov	r22, r24
    1a22:	70 e0       	ldi	r23, 0x00	; 0
    1a24:	80 e0       	ldi	r24, 0x00	; 0
    1a26:	90 e0       	ldi	r25, 0x00	; 0
    1a28:	20 e0       	ldi	r18, 0x00	; 0
    1a2a:	30 e0       	ldi	r19, 0x00	; 0
    1a2c:	a9 01       	movw	r20, r18
    1a2e:	0f 2e       	mov	r0, r31
    1a30:	f8 ec       	ldi	r31, 0xC8	; 200
    1a32:	ef 2e       	mov	r14, r31
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	ff 2e       	mov	r15, r31
    1a38:	f0 e0       	ldi	r31, 0x00	; 0
    1a3a:	0f 2f       	mov	r16, r31
    1a3c:	f0 e0       	ldi	r31, 0x00	; 0
    1a3e:	1f 2f       	mov	r17, r31
    1a40:	f0 2d       	mov	r31, r0
    1a42:	0e 94 cc 05 	call	0xb98	; 0xb98 <_Z9constrainlll>
    1a46:	eb 81       	ldd	r30, Y+3	; 0x03
    1a48:	fc 81       	ldd	r31, Y+4	; 0x04
    1a4a:	80 81       	ld	r24, Z
    1a4c:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
				}
				if (pWm1>lAstpwm1){
    1a50:	eb ed       	ldi	r30, 0xDB	; 219
    1a52:	f2 e0       	ldi	r31, 0x02	; 2
    1a54:	80 81       	ld	r24, Z
    1a56:	88 3c       	cpi	r24, 0xC8	; 200
    1a58:	f0 f4       	brcc	.+60     	; 0x1a96 <_Z7forwardv+0x9c4>
					lAstpwm1+=step2;
    1a5a:	f1 01       	movw	r30, r2
    1a5c:	60 81       	ld	r22, Z
    1a5e:	86 0f       	add	r24, r22
    1a60:	ed 81       	ldd	r30, Y+5	; 0x05
    1a62:	fe 81       	ldd	r31, Y+6	; 0x06
    1a64:	80 83       	st	Z, r24
					analogWrite(pWmpin1,constrain(lAstpwm1,0,pWm1));
    1a66:	68 2f       	mov	r22, r24
    1a68:	70 e0       	ldi	r23, 0x00	; 0
    1a6a:	80 e0       	ldi	r24, 0x00	; 0
    1a6c:	90 e0       	ldi	r25, 0x00	; 0
    1a6e:	20 e0       	ldi	r18, 0x00	; 0
    1a70:	30 e0       	ldi	r19, 0x00	; 0
    1a72:	a9 01       	movw	r20, r18
    1a74:	0f 2e       	mov	r0, r31
    1a76:	f8 ec       	ldi	r31, 0xC8	; 200
    1a78:	ef 2e       	mov	r14, r31
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	ff 2e       	mov	r15, r31
    1a7e:	f0 e0       	ldi	r31, 0x00	; 0
    1a80:	0f 2f       	mov	r16, r31
    1a82:	f0 e0       	ldi	r31, 0x00	; 0
    1a84:	1f 2f       	mov	r17, r31
    1a86:	f0 2d       	mov	r31, r0
    1a88:	0e 94 cc 05 	call	0xb98	; 0xb98 <_Z9constrainlll>
    1a8c:	ef 81       	ldd	r30, Y+7	; 0x07
    1a8e:	f8 85       	ldd	r31, Y+8	; 0x08
    1a90:	80 81       	ld	r24, Z
    1a92:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
				}
				if (pWm2>lAstpwm2){
    1a96:	f6 01       	movw	r30, r12
    1a98:	80 81       	ld	r24, Z
    1a9a:	88 3c       	cpi	r24, 0xC8	; 200
    1a9c:	f8 f4       	brcc	.+62     	; 0x1adc <_Z7forwardv+0xa0a>
					lAstpwm2+=step3;
    1a9e:	e0 ee       	ldi	r30, 0xE0	; 224
    1aa0:	f2 e0       	ldi	r31, 0x02	; 2
    1aa2:	60 81       	ld	r22, Z
    1aa4:	86 0f       	add	r24, r22
    1aa6:	e9 85       	ldd	r30, Y+9	; 0x09
    1aa8:	fa 85       	ldd	r31, Y+10	; 0x0a
    1aaa:	80 83       	st	Z, r24
					analogWrite(pWmpin2,constrain(lAstpwm2,0,pWm2));
    1aac:	68 2f       	mov	r22, r24
    1aae:	70 e0       	ldi	r23, 0x00	; 0
    1ab0:	80 e0       	ldi	r24, 0x00	; 0
    1ab2:	90 e0       	ldi	r25, 0x00	; 0
    1ab4:	20 e0       	ldi	r18, 0x00	; 0
    1ab6:	30 e0       	ldi	r19, 0x00	; 0
    1ab8:	a9 01       	movw	r20, r18
    1aba:	0f 2e       	mov	r0, r31
    1abc:	f8 ec       	ldi	r31, 0xC8	; 200
    1abe:	ef 2e       	mov	r14, r31
    1ac0:	f0 e0       	ldi	r31, 0x00	; 0
    1ac2:	ff 2e       	mov	r15, r31
    1ac4:	f0 e0       	ldi	r31, 0x00	; 0
    1ac6:	0f 2f       	mov	r16, r31
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	1f 2f       	mov	r17, r31
    1acc:	f0 2d       	mov	r31, r0
    1ace:	0e 94 cc 05 	call	0xb98	; 0xb98 <_Z9constrainlll>
    1ad2:	eb 85       	ldd	r30, Y+11	; 0x0b
    1ad4:	fc 85       	ldd	r31, Y+12	; 0x0c
    1ad6:	80 81       	ld	r24, Z
    1ad8:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
				}
				if (pWm3>lAstpwm3){
    1adc:	f5 01       	movw	r30, r10
    1ade:	80 81       	ld	r24, Z
    1ae0:	88 3c       	cpi	r24, 0xC8	; 200
    1ae2:	f8 f4       	brcc	.+62     	; 0x1b22 <_Z7forwardv+0xa50>
					lAstpwm3+=step4;
    1ae4:	e4 ee       	ldi	r30, 0xE4	; 228
    1ae6:	f2 e0       	ldi	r31, 0x02	; 2
    1ae8:	60 81       	ld	r22, Z
    1aea:	86 0f       	add	r24, r22
    1aec:	ed 85       	ldd	r30, Y+13	; 0x0d
    1aee:	fe 85       	ldd	r31, Y+14	; 0x0e
    1af0:	80 83       	st	Z, r24
					analogWrite(pWmpin3,constrain(lAstpwm3,0,pWm3));
    1af2:	68 2f       	mov	r22, r24
    1af4:	70 e0       	ldi	r23, 0x00	; 0
    1af6:	80 e0       	ldi	r24, 0x00	; 0
    1af8:	90 e0       	ldi	r25, 0x00	; 0
    1afa:	20 e0       	ldi	r18, 0x00	; 0
    1afc:	30 e0       	ldi	r19, 0x00	; 0
    1afe:	a9 01       	movw	r20, r18
    1b00:	0f 2e       	mov	r0, r31
    1b02:	f8 ec       	ldi	r31, 0xC8	; 200
    1b04:	ef 2e       	mov	r14, r31
    1b06:	f0 e0       	ldi	r31, 0x00	; 0
    1b08:	ff 2e       	mov	r15, r31
    1b0a:	f0 e0       	ldi	r31, 0x00	; 0
    1b0c:	0f 2f       	mov	r16, r31
    1b0e:	f0 e0       	ldi	r31, 0x00	; 0
    1b10:	1f 2f       	mov	r17, r31
    1b12:	f0 2d       	mov	r31, r0
    1b14:	0e 94 cc 05 	call	0xb98	; 0xb98 <_Z9constrainlll>
    1b18:	ef 85       	ldd	r30, Y+15	; 0x0f
    1b1a:	f8 89       	ldd	r31, Y+16	; 0x10
    1b1c:	80 81       	ld	r24, Z
    1b1e:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
				}	
				delay(interval);		
    1b22:	f3 01       	movw	r30, r6
    1b24:	60 81       	ld	r22, Z
    1b26:	70 e0       	ldi	r23, 0x00	; 0
    1b28:	80 e0       	ldi	r24, 0x00	; 0
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	0e 94 4a 05 	call	0xa94	; 0xa94 <_Z5delaym>
    1b30:	4b c0       	rjmp	.+150    	; 0x1bc8 <_Z7forwardv+0xaf6>
	//FOUR MOTORS
	void drive(uint8_t pWm, uint8_t pWm1, uint8_t pWm2, uint8_t pWm3){
		
		if(pWm>lAstpwm||pWm1>lAstpwm1||pWm2>lAstpwm2||pWm3>lAstpwm3){		//accelerate

			for(lAstpwm=lAstpwm,lAstpwm1=lAstpwm1,lAstpwm2=lAstpwm2,lAstpwm3=lAstpwm3;lAstpwm<pWm||lAstpwm1<pWm1||lAstpwm2<pWm2||lAstpwm3<pWm3;){		//increase the speed step by step
    1b32:	0f 2e       	mov	r0, r31
    1b34:	f6 ed       	ldi	r31, 0xD6	; 214
    1b36:	8f 2e       	mov	r8, r31
    1b38:	f2 e0       	ldi	r31, 0x02	; 2
    1b3a:	9f 2e       	mov	r9, r31
    1b3c:	f0 2d       	mov	r31, r0
				if (pWm>lAstpwm){
					lAstpwm+=step1;
    1b3e:	0f 2e       	mov	r0, r31
    1b40:	f7 ed       	ldi	r31, 0xD7	; 215
    1b42:	4f 2e       	mov	r4, r31
    1b44:	f2 e0       	ldi	r31, 0x02	; 2
    1b46:	5f 2e       	mov	r5, r31
    1b48:	f0 2d       	mov	r31, r0
    1b4a:	a2 01       	movw	r20, r4
    1b4c:	41 50       	subi	r20, 0x01	; 1
    1b4e:	50 40       	sbci	r21, 0x00	; 0
    1b50:	5a 83       	std	Y+2, r21	; 0x02
    1b52:	49 83       	std	Y+1, r20	; 0x01
					analogWrite(pWmpin,constrain(lAstpwm,0,pWm));
    1b54:	c2 01       	movw	r24, r4
    1b56:	02 97       	sbiw	r24, 0x02	; 2
    1b58:	9c 83       	std	Y+4, r25	; 0x04
    1b5a:	8b 83       	std	Y+3, r24	; 0x03
	//FOUR MOTORS
	void drive(uint8_t pWm, uint8_t pWm1, uint8_t pWm2, uint8_t pWm3){
		
		if(pWm>lAstpwm||pWm1>lAstpwm1||pWm2>lAstpwm2||pWm3>lAstpwm3){		//accelerate

			for(lAstpwm=lAstpwm,lAstpwm1=lAstpwm1,lAstpwm2=lAstpwm2,lAstpwm3=lAstpwm3;lAstpwm<pWm||lAstpwm1<pWm1||lAstpwm2<pWm2||lAstpwm3<pWm3;){		//increase the speed step by step
    1b5c:	0f 2e       	mov	r0, r31
    1b5e:	ff ed       	ldi	r31, 0xDF	; 223
    1b60:	cf 2e       	mov	r12, r31
    1b62:	f2 e0       	ldi	r31, 0x02	; 2
    1b64:	df 2e       	mov	r13, r31
    1b66:	f0 2d       	mov	r31, r0
    1b68:	0f 2e       	mov	r0, r31
    1b6a:	f3 ee       	ldi	r31, 0xE3	; 227
    1b6c:	af 2e       	mov	r10, r31
    1b6e:	f2 e0       	ldi	r31, 0x02	; 2
    1b70:	bf 2e       	mov	r11, r31
    1b72:	f0 2d       	mov	r31, r0
				if (pWm>lAstpwm){
					lAstpwm+=step1;
					analogWrite(pWmpin,constrain(lAstpwm,0,pWm));
				}
				if (pWm1>lAstpwm1){
					lAstpwm1+=step2;
    1b74:	0f 2e       	mov	r0, r31
    1b76:	fc ed       	ldi	r31, 0xDC	; 220
    1b78:	2f 2e       	mov	r2, r31
    1b7a:	f2 e0       	ldi	r31, 0x02	; 2
    1b7c:	3f 2e       	mov	r3, r31
    1b7e:	f0 2d       	mov	r31, r0
    1b80:	f1 01       	movw	r30, r2
    1b82:	31 97       	sbiw	r30, 0x01	; 1
    1b84:	fe 83       	std	Y+6, r31	; 0x06
    1b86:	ed 83       	std	Y+5, r30	; 0x05
					analogWrite(pWmpin1,constrain(lAstpwm1,0,pWm1));
    1b88:	a1 01       	movw	r20, r2
    1b8a:	42 50       	subi	r20, 0x02	; 2
    1b8c:	50 40       	sbci	r21, 0x00	; 0
    1b8e:	58 87       	std	Y+8, r21	; 0x08
    1b90:	4f 83       	std	Y+7, r20	; 0x07
				}
				if (pWm2>lAstpwm2){
					lAstpwm2+=step3;
    1b92:	80 ee       	ldi	r24, 0xE0	; 224
    1b94:	92 e0       	ldi	r25, 0x02	; 2
    1b96:	01 97       	sbiw	r24, 0x01	; 1
    1b98:	9a 87       	std	Y+10, r25	; 0x0a
    1b9a:	89 87       	std	Y+9, r24	; 0x09
					analogWrite(pWmpin2,constrain(lAstpwm2,0,pWm2));
    1b9c:	e0 ee       	ldi	r30, 0xE0	; 224
    1b9e:	f2 e0       	ldi	r31, 0x02	; 2
    1ba0:	32 97       	sbiw	r30, 0x02	; 2
    1ba2:	fc 87       	std	Y+12, r31	; 0x0c
    1ba4:	eb 87       	std	Y+11, r30	; 0x0b
				}
				if (pWm3>lAstpwm3){
					lAstpwm3+=step4;
    1ba6:	44 ee       	ldi	r20, 0xE4	; 228
    1ba8:	52 e0       	ldi	r21, 0x02	; 2
    1baa:	41 50       	subi	r20, 0x01	; 1
    1bac:	50 40       	sbci	r21, 0x00	; 0
    1bae:	5e 87       	std	Y+14, r21	; 0x0e
    1bb0:	4d 87       	std	Y+13, r20	; 0x0d
					analogWrite(pWmpin3,constrain(lAstpwm3,0,pWm3));
    1bb2:	84 ee       	ldi	r24, 0xE4	; 228
    1bb4:	92 e0       	ldi	r25, 0x02	; 2
    1bb6:	02 97       	sbiw	r24, 0x02	; 2
    1bb8:	98 8b       	std	Y+16, r25	; 0x10
    1bba:	8f 87       	std	Y+15, r24	; 0x0f
				}	
				delay(interval);		
    1bbc:	0f 2e       	mov	r0, r31
    1bbe:	f8 ed       	ldi	r31, 0xD8	; 216
    1bc0:	6f 2e       	mov	r6, r31
    1bc2:	f2 e0       	ldi	r31, 0x02	; 2
    1bc4:	7f 2e       	mov	r7, r31
    1bc6:	f0 2d       	mov	r31, r0
	//FOUR MOTORS
	void drive(uint8_t pWm, uint8_t pWm1, uint8_t pWm2, uint8_t pWm3){
		
		if(pWm>lAstpwm||pWm1>lAstpwm1||pWm2>lAstpwm2||pWm3>lAstpwm3){		//accelerate

			for(lAstpwm=lAstpwm,lAstpwm1=lAstpwm1,lAstpwm2=lAstpwm2,lAstpwm3=lAstpwm3;lAstpwm<pWm||lAstpwm1<pWm1||lAstpwm2<pWm2||lAstpwm3<pWm3;){		//increase the speed step by step
    1bc8:	f4 01       	movw	r30, r8
    1bca:	80 81       	ld	r24, Z
    1bcc:	88 3c       	cpi	r24, 0xC8	; 200
    1bce:	08 f4       	brcc	.+2      	; 0x1bd2 <_Z7forwardv+0xb00>
    1bd0:	21 cf       	rjmp	.-446    	; 0x1a14 <_Z7forwardv+0x942>
    1bd2:	eb ed       	ldi	r30, 0xDB	; 219
    1bd4:	f2 e0       	ldi	r31, 0x02	; 2
    1bd6:	80 81       	ld	r24, Z
    1bd8:	88 3c       	cpi	r24, 0xC8	; 200
    1bda:	08 f4       	brcc	.+2      	; 0x1bde <_Z7forwardv+0xb0c>
    1bdc:	39 cf       	rjmp	.-398    	; 0x1a50 <_Z7forwardv+0x97e>
    1bde:	f6 01       	movw	r30, r12
    1be0:	80 81       	ld	r24, Z
    1be2:	88 3c       	cpi	r24, 0xC8	; 200
    1be4:	08 f4       	brcc	.+2      	; 0x1be8 <_Z7forwardv+0xb16>
    1be6:	34 cf       	rjmp	.-408    	; 0x1a50 <_Z7forwardv+0x97e>
    1be8:	f5 01       	movw	r30, r10
    1bea:	80 81       	ld	r24, Z
    1bec:	88 3c       	cpi	r24, 0xC8	; 200
    1bee:	08 f0       	brcs	.+2      	; 0x1bf2 <_Z7forwardv+0xb20>
    1bf0:	11 c1       	rjmp	.+546    	; 0x1e14 <_Z7forwardv+0xd42>
    1bf2:	2e cf       	rjmp	.-420    	; 0x1a50 <_Z7forwardv+0x97e>
				delay(interval);		
			}
			
		}

		else if(pWm<lAstpwm||pWm1<lAstpwm1||pWm2<lAstpwm2||pWm3<lAstpwm3){				//decelerate
    1bf4:	89 3c       	cpi	r24, 0xC9	; 201
    1bf6:	08 f0       	brcs	.+2      	; 0x1bfa <_Z7forwardv+0xb28>
    1bf8:	99 c0       	rjmp	.+306    	; 0x1d2c <_Z7forwardv+0xc5a>
    1bfa:	99 3c       	cpi	r25, 0xC9	; 201
    1bfc:	08 f0       	brcs	.+2      	; 0x1c00 <_Z7forwardv+0xb2e>
    1bfe:	96 c0       	rjmp	.+300    	; 0x1d2c <_Z7forwardv+0xc5a>
    1c00:	29 3c       	cpi	r18, 0xC9	; 201
    1c02:	08 f0       	brcs	.+2      	; 0x1c06 <_Z7forwardv+0xb34>
    1c04:	93 c0       	rjmp	.+294    	; 0x1d2c <_Z7forwardv+0xc5a>
    1c06:	39 3c       	cpi	r19, 0xC9	; 201
    1c08:	08 f0       	brcs	.+2      	; 0x1c0c <_Z7forwardv+0xb3a>
    1c0a:	90 c0       	rjmp	.+288    	; 0x1d2c <_Z7forwardv+0xc5a>
    1c0c:	ef c0       	rjmp	.+478    	; 0x1dec <_Z7forwardv+0xd1a>

			for(lAstpwm=lAstpwm,lAstpwm1=lAstpwm1,lAstpwm2=lAstpwm2,lAstpwm3=lAstpwm3;lAstpwm>pWm||lAstpwm1>pWm1||lAstpwm2>pWm2||lAstpwm3>pWm3;){		//decrease the speed step by step
				if (pWm<lAstpwm){
					lAstpwm-=step1;
    1c0e:	f2 01       	movw	r30, r4
    1c10:	80 81       	ld	r24, Z
    1c12:	68 1b       	sub	r22, r24
    1c14:	e9 81       	ldd	r30, Y+1	; 0x01
    1c16:	fa 81       	ldd	r31, Y+2	; 0x02
    1c18:	60 83       	st	Z, r22
					analogWrite(pWmpin,constrain(lAstpwm,pWm,255));
    1c1a:	70 e0       	ldi	r23, 0x00	; 0
    1c1c:	80 e0       	ldi	r24, 0x00	; 0
    1c1e:	90 e0       	ldi	r25, 0x00	; 0
    1c20:	28 ec       	ldi	r18, 0xC8	; 200
    1c22:	30 e0       	ldi	r19, 0x00	; 0
    1c24:	40 e0       	ldi	r20, 0x00	; 0
    1c26:	50 e0       	ldi	r21, 0x00	; 0
    1c28:	0f 2e       	mov	r0, r31
    1c2a:	ff ef       	ldi	r31, 0xFF	; 255
    1c2c:	ef 2e       	mov	r14, r31
    1c2e:	f0 e0       	ldi	r31, 0x00	; 0
    1c30:	ff 2e       	mov	r15, r31
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	0f 2f       	mov	r16, r31
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	1f 2f       	mov	r17, r31
    1c3a:	f0 2d       	mov	r31, r0
    1c3c:	0e 94 cc 05 	call	0xb98	; 0xb98 <_Z9constrainlll>
    1c40:	eb 81       	ldd	r30, Y+3	; 0x03
    1c42:	fc 81       	ldd	r31, Y+4	; 0x04
    1c44:	80 81       	ld	r24, Z
    1c46:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
				}
				if (pWm1<lAstpwm1){
    1c4a:	eb ed       	ldi	r30, 0xDB	; 219
    1c4c:	f2 e0       	ldi	r31, 0x02	; 2
    1c4e:	60 81       	ld	r22, Z
    1c50:	69 3c       	cpi	r22, 0xC9	; 201
    1c52:	f0 f0       	brcs	.+60     	; 0x1c90 <_Z7forwardv+0xbbe>
					lAstpwm1-=step2;
    1c54:	f1 01       	movw	r30, r2
    1c56:	80 81       	ld	r24, Z
    1c58:	68 1b       	sub	r22, r24
    1c5a:	ed 81       	ldd	r30, Y+5	; 0x05
    1c5c:	fe 81       	ldd	r31, Y+6	; 0x06
    1c5e:	60 83       	st	Z, r22
					analogWrite(pWmpin1,constrain(lAstpwm1,pWm1,255));
    1c60:	70 e0       	ldi	r23, 0x00	; 0
    1c62:	80 e0       	ldi	r24, 0x00	; 0
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	28 ec       	ldi	r18, 0xC8	; 200
    1c68:	30 e0       	ldi	r19, 0x00	; 0
    1c6a:	40 e0       	ldi	r20, 0x00	; 0
    1c6c:	50 e0       	ldi	r21, 0x00	; 0
    1c6e:	0f 2e       	mov	r0, r31
    1c70:	ff ef       	ldi	r31, 0xFF	; 255
    1c72:	ef 2e       	mov	r14, r31
    1c74:	f0 e0       	ldi	r31, 0x00	; 0
    1c76:	ff 2e       	mov	r15, r31
    1c78:	f0 e0       	ldi	r31, 0x00	; 0
    1c7a:	0f 2f       	mov	r16, r31
    1c7c:	f0 e0       	ldi	r31, 0x00	; 0
    1c7e:	1f 2f       	mov	r17, r31
    1c80:	f0 2d       	mov	r31, r0
    1c82:	0e 94 cc 05 	call	0xb98	; 0xb98 <_Z9constrainlll>
    1c86:	ef 81       	ldd	r30, Y+7	; 0x07
    1c88:	f8 85       	ldd	r31, Y+8	; 0x08
    1c8a:	80 81       	ld	r24, Z
    1c8c:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
				}
				if (pWm2<lAstpwm2){
    1c90:	f6 01       	movw	r30, r12
    1c92:	60 81       	ld	r22, Z
    1c94:	69 3c       	cpi	r22, 0xC9	; 201
    1c96:	f8 f0       	brcs	.+62     	; 0x1cd6 <_Z7forwardv+0xc04>
					lAstpwm2-=step3;
    1c98:	e0 ee       	ldi	r30, 0xE0	; 224
    1c9a:	f2 e0       	ldi	r31, 0x02	; 2
    1c9c:	80 81       	ld	r24, Z
    1c9e:	68 1b       	sub	r22, r24
    1ca0:	e9 85       	ldd	r30, Y+9	; 0x09
    1ca2:	fa 85       	ldd	r31, Y+10	; 0x0a
    1ca4:	60 83       	st	Z, r22
					analogWrite(pWmpin2,constrain(lAstpwm2,pWm2,255));
    1ca6:	70 e0       	ldi	r23, 0x00	; 0
    1ca8:	80 e0       	ldi	r24, 0x00	; 0
    1caa:	90 e0       	ldi	r25, 0x00	; 0
    1cac:	28 ec       	ldi	r18, 0xC8	; 200
    1cae:	30 e0       	ldi	r19, 0x00	; 0
    1cb0:	40 e0       	ldi	r20, 0x00	; 0
    1cb2:	50 e0       	ldi	r21, 0x00	; 0
    1cb4:	0f 2e       	mov	r0, r31
    1cb6:	ff ef       	ldi	r31, 0xFF	; 255
    1cb8:	ef 2e       	mov	r14, r31
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	ff 2e       	mov	r15, r31
    1cbe:	f0 e0       	ldi	r31, 0x00	; 0
    1cc0:	0f 2f       	mov	r16, r31
    1cc2:	f0 e0       	ldi	r31, 0x00	; 0
    1cc4:	1f 2f       	mov	r17, r31
    1cc6:	f0 2d       	mov	r31, r0
    1cc8:	0e 94 cc 05 	call	0xb98	; 0xb98 <_Z9constrainlll>
    1ccc:	eb 85       	ldd	r30, Y+11	; 0x0b
    1cce:	fc 85       	ldd	r31, Y+12	; 0x0c
    1cd0:	80 81       	ld	r24, Z
    1cd2:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
				}
				if (pWm3<lAstpwm3){
    1cd6:	f5 01       	movw	r30, r10
    1cd8:	60 81       	ld	r22, Z
    1cda:	69 3c       	cpi	r22, 0xC9	; 201
    1cdc:	f8 f0       	brcs	.+62     	; 0x1d1c <_Z7forwardv+0xc4a>
					lAstpwm3-=step4;
    1cde:	e4 ee       	ldi	r30, 0xE4	; 228
    1ce0:	f2 e0       	ldi	r31, 0x02	; 2
    1ce2:	80 81       	ld	r24, Z
    1ce4:	68 1b       	sub	r22, r24
    1ce6:	ed 85       	ldd	r30, Y+13	; 0x0d
    1ce8:	fe 85       	ldd	r31, Y+14	; 0x0e
    1cea:	60 83       	st	Z, r22
					analogWrite(pWmpin3,constrain(lAstpwm3,pWm3,255));
    1cec:	70 e0       	ldi	r23, 0x00	; 0
    1cee:	80 e0       	ldi	r24, 0x00	; 0
    1cf0:	90 e0       	ldi	r25, 0x00	; 0
    1cf2:	28 ec       	ldi	r18, 0xC8	; 200
    1cf4:	30 e0       	ldi	r19, 0x00	; 0
    1cf6:	40 e0       	ldi	r20, 0x00	; 0
    1cf8:	50 e0       	ldi	r21, 0x00	; 0
    1cfa:	0f 2e       	mov	r0, r31
    1cfc:	ff ef       	ldi	r31, 0xFF	; 255
    1cfe:	ef 2e       	mov	r14, r31
    1d00:	f0 e0       	ldi	r31, 0x00	; 0
    1d02:	ff 2e       	mov	r15, r31
    1d04:	f0 e0       	ldi	r31, 0x00	; 0
    1d06:	0f 2f       	mov	r16, r31
    1d08:	f0 e0       	ldi	r31, 0x00	; 0
    1d0a:	1f 2f       	mov	r17, r31
    1d0c:	f0 2d       	mov	r31, r0
    1d0e:	0e 94 cc 05 	call	0xb98	; 0xb98 <_Z9constrainlll>
    1d12:	ef 85       	ldd	r30, Y+15	; 0x0f
    1d14:	f8 89       	ldd	r31, Y+16	; 0x10
    1d16:	80 81       	ld	r24, Z
    1d18:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
				}
				delay(interval);		
    1d1c:	f3 01       	movw	r30, r6
    1d1e:	60 81       	ld	r22, Z
    1d20:	70 e0       	ldi	r23, 0x00	; 0
    1d22:	80 e0       	ldi	r24, 0x00	; 0
    1d24:	90 e0       	ldi	r25, 0x00	; 0
    1d26:	0e 94 4a 05 	call	0xa94	; 0xa94 <_Z5delaym>
    1d2a:	4b c0       	rjmp	.+150    	; 0x1dc2 <_Z7forwardv+0xcf0>
			
		}

		else if(pWm<lAstpwm||pWm1<lAstpwm1||pWm2<lAstpwm2||pWm3<lAstpwm3){				//decelerate

			for(lAstpwm=lAstpwm,lAstpwm1=lAstpwm1,lAstpwm2=lAstpwm2,lAstpwm3=lAstpwm3;lAstpwm>pWm||lAstpwm1>pWm1||lAstpwm2>pWm2||lAstpwm3>pWm3;){		//decrease the speed step by step
    1d2c:	0f 2e       	mov	r0, r31
    1d2e:	f6 ed       	ldi	r31, 0xD6	; 214
    1d30:	8f 2e       	mov	r8, r31
    1d32:	f2 e0       	ldi	r31, 0x02	; 2
    1d34:	9f 2e       	mov	r9, r31
    1d36:	f0 2d       	mov	r31, r0
				if (pWm<lAstpwm){
					lAstpwm-=step1;
    1d38:	0f 2e       	mov	r0, r31
    1d3a:	f7 ed       	ldi	r31, 0xD7	; 215
    1d3c:	4f 2e       	mov	r4, r31
    1d3e:	f2 e0       	ldi	r31, 0x02	; 2
    1d40:	5f 2e       	mov	r5, r31
    1d42:	f0 2d       	mov	r31, r0
    1d44:	a2 01       	movw	r20, r4
    1d46:	41 50       	subi	r20, 0x01	; 1
    1d48:	50 40       	sbci	r21, 0x00	; 0
    1d4a:	5a 83       	std	Y+2, r21	; 0x02
    1d4c:	49 83       	std	Y+1, r20	; 0x01
					analogWrite(pWmpin,constrain(lAstpwm,pWm,255));
    1d4e:	c2 01       	movw	r24, r4
    1d50:	02 97       	sbiw	r24, 0x02	; 2
    1d52:	9c 83       	std	Y+4, r25	; 0x04
    1d54:	8b 83       	std	Y+3, r24	; 0x03
			
		}

		else if(pWm<lAstpwm||pWm1<lAstpwm1||pWm2<lAstpwm2||pWm3<lAstpwm3){				//decelerate

			for(lAstpwm=lAstpwm,lAstpwm1=lAstpwm1,lAstpwm2=lAstpwm2,lAstpwm3=lAstpwm3;lAstpwm>pWm||lAstpwm1>pWm1||lAstpwm2>pWm2||lAstpwm3>pWm3;){		//decrease the speed step by step
    1d56:	0f 2e       	mov	r0, r31
    1d58:	ff ed       	ldi	r31, 0xDF	; 223
    1d5a:	cf 2e       	mov	r12, r31
    1d5c:	f2 e0       	ldi	r31, 0x02	; 2
    1d5e:	df 2e       	mov	r13, r31
    1d60:	f0 2d       	mov	r31, r0
    1d62:	0f 2e       	mov	r0, r31
    1d64:	f3 ee       	ldi	r31, 0xE3	; 227
    1d66:	af 2e       	mov	r10, r31
    1d68:	f2 e0       	ldi	r31, 0x02	; 2
    1d6a:	bf 2e       	mov	r11, r31
    1d6c:	f0 2d       	mov	r31, r0
				if (pWm<lAstpwm){
					lAstpwm-=step1;
					analogWrite(pWmpin,constrain(lAstpwm,pWm,255));
				}
				if (pWm1<lAstpwm1){
					lAstpwm1-=step2;
    1d6e:	0f 2e       	mov	r0, r31
    1d70:	fc ed       	ldi	r31, 0xDC	; 220
    1d72:	2f 2e       	mov	r2, r31
    1d74:	f2 e0       	ldi	r31, 0x02	; 2
    1d76:	3f 2e       	mov	r3, r31
    1d78:	f0 2d       	mov	r31, r0
    1d7a:	f1 01       	movw	r30, r2
    1d7c:	31 97       	sbiw	r30, 0x01	; 1
    1d7e:	fe 83       	std	Y+6, r31	; 0x06
    1d80:	ed 83       	std	Y+5, r30	; 0x05
					analogWrite(pWmpin1,constrain(lAstpwm1,pWm1,255));
    1d82:	a1 01       	movw	r20, r2
    1d84:	42 50       	subi	r20, 0x02	; 2
    1d86:	50 40       	sbci	r21, 0x00	; 0
    1d88:	58 87       	std	Y+8, r21	; 0x08
    1d8a:	4f 83       	std	Y+7, r20	; 0x07
				}
				if (pWm2<lAstpwm2){
					lAstpwm2-=step3;
    1d8c:	80 ee       	ldi	r24, 0xE0	; 224
    1d8e:	92 e0       	ldi	r25, 0x02	; 2
    1d90:	01 97       	sbiw	r24, 0x01	; 1
    1d92:	9a 87       	std	Y+10, r25	; 0x0a
    1d94:	89 87       	std	Y+9, r24	; 0x09
					analogWrite(pWmpin2,constrain(lAstpwm2,pWm2,255));
    1d96:	e0 ee       	ldi	r30, 0xE0	; 224
    1d98:	f2 e0       	ldi	r31, 0x02	; 2
    1d9a:	32 97       	sbiw	r30, 0x02	; 2
    1d9c:	fc 87       	std	Y+12, r31	; 0x0c
    1d9e:	eb 87       	std	Y+11, r30	; 0x0b
				}
				if (pWm3<lAstpwm3){
					lAstpwm3-=step4;
    1da0:	44 ee       	ldi	r20, 0xE4	; 228
    1da2:	52 e0       	ldi	r21, 0x02	; 2
    1da4:	41 50       	subi	r20, 0x01	; 1
    1da6:	50 40       	sbci	r21, 0x00	; 0
    1da8:	5e 87       	std	Y+14, r21	; 0x0e
    1daa:	4d 87       	std	Y+13, r20	; 0x0d
					analogWrite(pWmpin3,constrain(lAstpwm3,pWm3,255));
    1dac:	84 ee       	ldi	r24, 0xE4	; 228
    1dae:	92 e0       	ldi	r25, 0x02	; 2
    1db0:	02 97       	sbiw	r24, 0x02	; 2
    1db2:	98 8b       	std	Y+16, r25	; 0x10
    1db4:	8f 87       	std	Y+15, r24	; 0x0f
				}
				delay(interval);		
    1db6:	0f 2e       	mov	r0, r31
    1db8:	f8 ed       	ldi	r31, 0xD8	; 216
    1dba:	6f 2e       	mov	r6, r31
    1dbc:	f2 e0       	ldi	r31, 0x02	; 2
    1dbe:	7f 2e       	mov	r7, r31
    1dc0:	f0 2d       	mov	r31, r0
			
		}

		else if(pWm<lAstpwm||pWm1<lAstpwm1||pWm2<lAstpwm2||pWm3<lAstpwm3){				//decelerate

			for(lAstpwm=lAstpwm,lAstpwm1=lAstpwm1,lAstpwm2=lAstpwm2,lAstpwm3=lAstpwm3;lAstpwm>pWm||lAstpwm1>pWm1||lAstpwm2>pWm2||lAstpwm3>pWm3;){		//decrease the speed step by step
    1dc2:	f4 01       	movw	r30, r8
    1dc4:	60 81       	ld	r22, Z
    1dc6:	69 3c       	cpi	r22, 0xC9	; 201
    1dc8:	08 f0       	brcs	.+2      	; 0x1dcc <_Z7forwardv+0xcfa>
    1dca:	21 cf       	rjmp	.-446    	; 0x1c0e <_Z7forwardv+0xb3c>
    1dcc:	eb ed       	ldi	r30, 0xDB	; 219
    1dce:	f2 e0       	ldi	r31, 0x02	; 2
    1dd0:	80 81       	ld	r24, Z
    1dd2:	89 3c       	cpi	r24, 0xC9	; 201
    1dd4:	08 f0       	brcs	.+2      	; 0x1dd8 <_Z7forwardv+0xd06>
    1dd6:	39 cf       	rjmp	.-398    	; 0x1c4a <_Z7forwardv+0xb78>
    1dd8:	f6 01       	movw	r30, r12
    1dda:	80 81       	ld	r24, Z
    1ddc:	89 3c       	cpi	r24, 0xC9	; 201
    1dde:	08 f0       	brcs	.+2      	; 0x1de2 <_Z7forwardv+0xd10>
    1de0:	34 cf       	rjmp	.-408    	; 0x1c4a <_Z7forwardv+0xb78>
    1de2:	f5 01       	movw	r30, r10
    1de4:	80 81       	ld	r24, Z
    1de6:	89 3c       	cpi	r24, 0xC9	; 201
    1de8:	a8 f0       	brcs	.+42     	; 0x1e14 <_Z7forwardv+0xd42>
    1dea:	2f cf       	rjmp	.-418    	; 0x1c4a <_Z7forwardv+0xb78>
				delay(interval);		
			}
		}

		else{		//no change
			analogWrite(pWmpin,pWm);
    1dec:	80 91 d5 02 	lds	r24, 0x02D5
    1df0:	68 ec       	ldi	r22, 0xC8	; 200
    1df2:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
			analogWrite(pWmpin1,pWm1);
    1df6:	80 91 da 02 	lds	r24, 0x02DA
    1dfa:	68 ec       	ldi	r22, 0xC8	; 200
    1dfc:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
			analogWrite(pWmpin2,pWm2);
    1e00:	80 91 de 02 	lds	r24, 0x02DE
    1e04:	68 ec       	ldi	r22, 0xC8	; 200
    1e06:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
			analogWrite(pWmpin3,pWm3);
    1e0a:	80 91 e2 02 	lds	r24, 0x02E2
    1e0e:	68 ec       	ldi	r22, 0xC8	; 200
    1e10:	0e 94 11 04 	call	0x822	; 0x822 <_Z11analogWritehh>
	motors.direction(0,0,0,0);
	motors.drive(200,200,200,200);
}
    1e14:	60 96       	adiw	r28, 0x10	; 16
    1e16:	0f b6       	in	r0, 0x3f	; 63
    1e18:	f8 94       	cli
    1e1a:	de bf       	out	0x3e, r29	; 62
    1e1c:	0f be       	out	0x3f, r0	; 63
    1e1e:	cd bf       	out	0x3d, r28	; 61
    1e20:	cf 91       	pop	r28
    1e22:	df 91       	pop	r29
    1e24:	1f 91       	pop	r17
    1e26:	0f 91       	pop	r16
    1e28:	ff 90       	pop	r15
    1e2a:	ef 90       	pop	r14
    1e2c:	df 90       	pop	r13
    1e2e:	cf 90       	pop	r12
    1e30:	bf 90       	pop	r11
    1e32:	af 90       	pop	r10
    1e34:	9f 90       	pop	r9
    1e36:	8f 90       	pop	r8
    1e38:	7f 90       	pop	r7
    1e3a:	6f 90       	pop	r6
    1e3c:	5f 90       	pop	r5
    1e3e:	4f 90       	pop	r4
    1e40:	3f 90       	pop	r3
    1e42:	2f 90       	pop	r2
    1e44:	08 95       	ret

00001e46 <_Z5setupv>:

void setup(){
    1e46:	cf 93       	push	r28
    1e48:	df 93       	push	r29
public:
  uint8_t pIn;
  
  void attach(uint8_t nUm)       //F_CPU=clock frequency and num=pin no.to be attached
  {
    iCr=19999;
    1e4a:	8f e1       	ldi	r24, 0x1F	; 31
    1e4c:	9e e4       	ldi	r25, 0x4E	; 78
    1e4e:	90 93 c9 02 	sts	0x02C9, r25
    1e52:	80 93 c8 02 	sts	0x02C8, r24
    pIn=nUm;
    1e56:	2b e0       	ldi	r18, 0x0B	; 11
    1e58:	20 93 ca 02 	sts	0x02CA, r18
    switch(pIn)
    {
     case 11 :                           //OC1A
        DDRB|=(1<<PB5); // PORTB as OUTPUT
    1e5c:	25 9a       	sbi	0x04, 5	; 4
        TCCR1A |= (1<<WGM11) | (1<<COM1A1) | (1<<COM1A0);
    1e5e:	a0 e8       	ldi	r26, 0x80	; 128
    1e60:	b0 e0       	ldi	r27, 0x00	; 0
    1e62:	2c 91       	ld	r18, X
    1e64:	22 6c       	ori	r18, 0xC2	; 194
    1e66:	2c 93       	st	X, r18
        TCCR1B |= (1<<WGM12) | (1<<WGM13);
    1e68:	e1 e8       	ldi	r30, 0x81	; 129
    1e6a:	f0 e0       	ldi	r31, 0x00	; 0
    1e6c:	20 81       	ld	r18, Z
    1e6e:	28 61       	ori	r18, 0x18	; 24
    1e70:	20 83       	st	Z, r18
        TCCR1B |= (1<<CS10);
    1e72:	20 81       	ld	r18, Z
    1e74:	21 60       	ori	r18, 0x01	; 1
    1e76:	20 83       	st	Z, r18
        ICR1=iCr;                    //generating 20msec pulse (pwm method)
    1e78:	c6 e8       	ldi	r28, 0x86	; 134
    1e7a:	d0 e0       	ldi	r29, 0x00	; 0
    1e7c:	99 83       	std	Y+1, r25	; 0x01
    1e7e:	88 83       	st	Y, r24
public:
  uint8_t pIn;
  
  void attach(uint8_t nUm)       //F_CPU=clock frequency and num=pin no.to be attached
  {
    iCr=19999;
    1e80:	90 93 cc 02 	sts	0x02CC, r25
    1e84:	80 93 cb 02 	sts	0x02CB, r24
    pIn=nUm;
    1e88:	2c e0       	ldi	r18, 0x0C	; 12
    1e8a:	20 93 cd 02 	sts	0x02CD, r18
        TCCR1B |= (1<<CS10);
        ICR1=iCr;                    //generating 20msec pulse (pwm method)
        break; 

     case 12 :                            //OC1B
        DDRB|=(1<<PB6); // PORTB as OUTPUT
    1e8e:	26 9a       	sbi	0x04, 6	; 4
        TCCR1A|=(1<<WGM11)|(1<<COM1B1)|(1<<COM1B0);  //SETTING PRESCALAR AS 64 
    1e90:	2c 91       	ld	r18, X
    1e92:	22 63       	ori	r18, 0x32	; 50
    1e94:	2c 93       	st	X, r18
        TCCR1B|=(1<<WGM12)|(1<<WGM13)|(1<<CS10); //FAST PWM MODE
    1e96:	20 81       	ld	r18, Z
    1e98:	29 61       	ori	r18, 0x19	; 25
    1e9a:	20 83       	st	Z, r18
        ICR1=iCr;                    //generating 20msec pulse (pwm method)
    1e9c:	99 83       	std	Y+1, r25	; 0x01
    1e9e:	88 83       	st	Y, r24
public:
  uint8_t pIn;
  
  void attach(uint8_t nUm)       //F_CPU=clock frequency and num=pin no.to be attached
  {
    iCr=19999;
    1ea0:	90 93 cf 02 	sts	0x02CF, r25
    1ea4:	80 93 ce 02 	sts	0x02CE, r24
    pIn=nUm;
    1ea8:	25 e0       	ldi	r18, 0x05	; 5
    1eaa:	20 93 d0 02 	sts	0x02D0, r18
        TCCR1B|=(1<<WGM12)|(1<<WGM13)|(1<<CS10); //FAST PWM MODE
        ICR1=iCr;                    //generating 20msec pulse (pwm method)
        break;

      case 5 :                            //OC3A
        DDRE|=(1<<PE3); // PORTB as OUTPUT
    1eae:	6b 9a       	sbi	0x0d, 3	; 13
        TCCR3A|=(1<<WGM31)|(1<<COM3A1)|(1<<COM3A0);  //SETTING PRESCALAR AS 64 
    1eb0:	a0 e9       	ldi	r26, 0x90	; 144
    1eb2:	b0 e0       	ldi	r27, 0x00	; 0
    1eb4:	2c 91       	ld	r18, X
    1eb6:	22 6c       	ori	r18, 0xC2	; 194
    1eb8:	2c 93       	st	X, r18
        TCCR3B|=(1<<WGM32)|(1<<WGM33)|(1<<CS30); //FAST PWM MODE
    1eba:	e1 e9       	ldi	r30, 0x91	; 145
    1ebc:	f0 e0       	ldi	r31, 0x00	; 0
    1ebe:	20 81       	ld	r18, Z
    1ec0:	29 61       	ori	r18, 0x19	; 25
    1ec2:	20 83       	st	Z, r18
        ICR3=iCr;                    //generating 20msec pulse (pwm method)
    1ec4:	c6 e9       	ldi	r28, 0x96	; 150
    1ec6:	d0 e0       	ldi	r29, 0x00	; 0
    1ec8:	99 83       	std	Y+1, r25	; 0x01
    1eca:	88 83       	st	Y, r24
public:
  uint8_t pIn;
  
  void attach(uint8_t nUm)       //F_CPU=clock frequency and num=pin no.to be attached
  {
    iCr=19999;
    1ecc:	90 93 d2 02 	sts	0x02D2, r25
    1ed0:	80 93 d1 02 	sts	0x02D1, r24
    pIn=nUm;
    1ed4:	22 e0       	ldi	r18, 0x02	; 2
    1ed6:	20 93 d3 02 	sts	0x02D3, r18
        TCCR3B|=(1<<WGM32)|(1<<WGM33)|(1<<CS30); //FAST PWM MODE
        ICR3=iCr;                    //generating 20msec pulse (pwm method)
        break;

      case 2 :                            //OC3B
        DDRE|=(1<<PE4); // PORTB as OUTPUT
    1eda:	6c 9a       	sbi	0x0d, 4	; 13
        TCCR3A|=(1<<WGM31)|(1<<COM3B1)|(1<<COM3B0);  //SETTING PRESCALAR AS 64 
    1edc:	2c 91       	ld	r18, X
    1ede:	22 63       	ori	r18, 0x32	; 50
    1ee0:	2c 93       	st	X, r18
        TCCR3B|=(1<<WGM32)|(1<<WGM33)|(1<<CS30); //FAST PWM MODE
    1ee2:	20 81       	ld	r18, Z
    1ee4:	29 61       	ori	r18, 0x19	; 25
    1ee6:	20 83       	st	Z, r18
        ICR3=iCr;                    //generating 20msec pulse (pwm method)
    1ee8:	99 83       	std	Y+1, r25	; 0x01
    1eea:	88 83       	st	Y, r24
	swerve1.attach(servoPwm1);
	swerve2.attach(servoPwm2);
	swerve3.attach(servoPwm3);
	swerve4.attach(servoPwm4);
}
    1eec:	df 91       	pop	r29
    1eee:	cf 91       	pop	r28
    1ef0:	08 95       	ret

00001ef2 <_Z4loopv>:

void loop(){
	//XXX: Check if servo is stalling, if yes don't freak out just make sure it doesn't stall for long time. Check if heating
	forward();
    1ef2:	0e 94 69 08 	call	0x10d2	; 0x10d2 <_Z7forwardv>
}
    1ef6:	08 95       	ret

00001ef8 <main>:
{
	uSerfun();
}*/
int main(){
	//tinit();
	setup();
    1ef8:	0e 94 23 0f 	call	0x1e46	; 0x1e46 <_Z5setupv>
	while(1){
		loop();
    1efc:	0e 94 79 0f 	call	0x1ef2	; 0x1ef2 <_Z4loopv>
    1f00:	fd cf       	rjmp	.-6      	; 0x1efc <main+0x4>

00001f02 <_GLOBAL__I_tImer2_millis>:
		step2=5;
		step3=5;
		interval=10;
  	}
  	Cytron(uint8_t getdIrpin, uint8_t getpWmpin, uint8_t getdIrpin1, uint8_t getpWmpin1, uint8_t getdIrpin2, uint8_t getpWmpin2, uint8_t getdIrpin3, uint8_t getpWmpin3){     //constructor function takes direction and pwm pins for cytron
	    pWmpin=getpWmpin;
    1f02:	84 e0       	ldi	r24, 0x04	; 4
    1f04:	80 93 d5 02 	sts	0x02D5, r24
	    dIrpin=getdIrpin;
    1f08:	e5 ed       	ldi	r30, 0xD5	; 213
    1f0a:	f2 e0       	ldi	r31, 0x02	; 2
    1f0c:	8e e1       	ldi	r24, 0x1E	; 30
    1f0e:	82 93       	st	-Z, r24
	    pWmpin1=getpWmpin1;
    1f10:	8d e0       	ldi	r24, 0x0D	; 13
    1f12:	86 83       	std	Z+6, r24	; 0x06
	    dIrpin1=getdIrpin1;
    1f14:	8f e1       	ldi	r24, 0x1F	; 31
    1f16:	85 83       	std	Z+5, r24	; 0x05
	    pWmpin2=getpWmpin2;
    1f18:	9a e0       	ldi	r25, 0x0A	; 10
    1f1a:	92 87       	std	Z+10, r25	; 0x0a
	    dIrpin2=getdIrpin2;
    1f1c:	80 e2       	ldi	r24, 0x20	; 32
    1f1e:	81 87       	std	Z+9, r24	; 0x09
	    pWmpin3=getpWmpin3;
    1f20:	89 e0       	ldi	r24, 0x09	; 9
    1f22:	86 87       	std	Z+14, r24	; 0x0e
	    dIrpin3=getdIrpin3;
    1f24:	81 e2       	ldi	r24, 0x21	; 33
    1f26:	85 87       	std	Z+13, r24	; 0x0d
	    lAstpwm=0;
    1f28:	12 82       	std	Z+2, r1	; 0x02
		lAstpwm1=0;
    1f2a:	17 82       	std	Z+7, r1	; 0x07
		lAstpwm2=0;
    1f2c:	13 86       	std	Z+11, r1	; 0x0b
		lAstpwm3=0;
    1f2e:	17 86       	std	Z+15, r1	; 0x0f
		step1=5;
    1f30:	85 e0       	ldi	r24, 0x05	; 5
    1f32:	83 83       	std	Z+3, r24	; 0x03
		step2=5;
    1f34:	80 87       	std	Z+8, r24	; 0x08
		step3=5;
    1f36:	84 87       	std	Z+12, r24	; 0x0c
		step4=5;
    1f38:	80 8b       	std	Z+16, r24	; 0x10
		interval=10;
    1f3a:	94 83       	std	Z+4, r25	; 0x04
    1f3c:	08 95       	ret

00001f3e <__divsf3>:
    1f3e:	0c d0       	rcall	.+24     	; 0x1f58 <__divsf3x>
    1f40:	eb c0       	rjmp	.+470    	; 0x2118 <__fp_round>
    1f42:	e3 d0       	rcall	.+454    	; 0x210a <__fp_pscB>
    1f44:	40 f0       	brcs	.+16     	; 0x1f56 <__divsf3+0x18>
    1f46:	da d0       	rcall	.+436    	; 0x20fc <__fp_pscA>
    1f48:	30 f0       	brcs	.+12     	; 0x1f56 <__divsf3+0x18>
    1f4a:	21 f4       	brne	.+8      	; 0x1f54 <__divsf3+0x16>
    1f4c:	5f 3f       	cpi	r21, 0xFF	; 255
    1f4e:	19 f0       	breq	.+6      	; 0x1f56 <__divsf3+0x18>
    1f50:	cc c0       	rjmp	.+408    	; 0x20ea <__fp_inf>
    1f52:	51 11       	cpse	r21, r1
    1f54:	15 c1       	rjmp	.+554    	; 0x2180 <__fp_szero>
    1f56:	cf c0       	rjmp	.+414    	; 0x20f6 <__fp_nan>

00001f58 <__divsf3x>:
    1f58:	f0 d0       	rcall	.+480    	; 0x213a <__fp_split3>
    1f5a:	98 f3       	brcs	.-26     	; 0x1f42 <__divsf3+0x4>

00001f5c <__divsf3_pse>:
    1f5c:	99 23       	and	r25, r25
    1f5e:	c9 f3       	breq	.-14     	; 0x1f52 <__divsf3+0x14>
    1f60:	55 23       	and	r21, r21
    1f62:	b1 f3       	breq	.-20     	; 0x1f50 <__divsf3+0x12>
    1f64:	95 1b       	sub	r25, r21
    1f66:	55 0b       	sbc	r21, r21
    1f68:	bb 27       	eor	r27, r27
    1f6a:	aa 27       	eor	r26, r26
    1f6c:	62 17       	cp	r22, r18
    1f6e:	73 07       	cpc	r23, r19
    1f70:	84 07       	cpc	r24, r20
    1f72:	38 f0       	brcs	.+14     	; 0x1f82 <__divsf3_pse+0x26>
    1f74:	9f 5f       	subi	r25, 0xFF	; 255
    1f76:	5f 4f       	sbci	r21, 0xFF	; 255
    1f78:	22 0f       	add	r18, r18
    1f7a:	33 1f       	adc	r19, r19
    1f7c:	44 1f       	adc	r20, r20
    1f7e:	aa 1f       	adc	r26, r26
    1f80:	a9 f3       	breq	.-22     	; 0x1f6c <__divsf3_pse+0x10>
    1f82:	33 d0       	rcall	.+102    	; 0x1fea <__divsf3_pse+0x8e>
    1f84:	0e 2e       	mov	r0, r30
    1f86:	3a f0       	brmi	.+14     	; 0x1f96 <__divsf3_pse+0x3a>
    1f88:	e0 e8       	ldi	r30, 0x80	; 128
    1f8a:	30 d0       	rcall	.+96     	; 0x1fec <__divsf3_pse+0x90>
    1f8c:	91 50       	subi	r25, 0x01	; 1
    1f8e:	50 40       	sbci	r21, 0x00	; 0
    1f90:	e6 95       	lsr	r30
    1f92:	00 1c       	adc	r0, r0
    1f94:	ca f7       	brpl	.-14     	; 0x1f88 <__divsf3_pse+0x2c>
    1f96:	29 d0       	rcall	.+82     	; 0x1fea <__divsf3_pse+0x8e>
    1f98:	fe 2f       	mov	r31, r30
    1f9a:	27 d0       	rcall	.+78     	; 0x1fea <__divsf3_pse+0x8e>
    1f9c:	66 0f       	add	r22, r22
    1f9e:	77 1f       	adc	r23, r23
    1fa0:	88 1f       	adc	r24, r24
    1fa2:	bb 1f       	adc	r27, r27
    1fa4:	26 17       	cp	r18, r22
    1fa6:	37 07       	cpc	r19, r23
    1fa8:	48 07       	cpc	r20, r24
    1faa:	ab 07       	cpc	r26, r27
    1fac:	b0 e8       	ldi	r27, 0x80	; 128
    1fae:	09 f0       	breq	.+2      	; 0x1fb2 <__divsf3_pse+0x56>
    1fb0:	bb 0b       	sbc	r27, r27
    1fb2:	80 2d       	mov	r24, r0
    1fb4:	bf 01       	movw	r22, r30
    1fb6:	ff 27       	eor	r31, r31
    1fb8:	93 58       	subi	r25, 0x83	; 131
    1fba:	5f 4f       	sbci	r21, 0xFF	; 255
    1fbc:	2a f0       	brmi	.+10     	; 0x1fc8 <__divsf3_pse+0x6c>
    1fbe:	9e 3f       	cpi	r25, 0xFE	; 254
    1fc0:	51 05       	cpc	r21, r1
    1fc2:	68 f0       	brcs	.+26     	; 0x1fde <__divsf3_pse+0x82>
    1fc4:	92 c0       	rjmp	.+292    	; 0x20ea <__fp_inf>
    1fc6:	dc c0       	rjmp	.+440    	; 0x2180 <__fp_szero>
    1fc8:	5f 3f       	cpi	r21, 0xFF	; 255
    1fca:	ec f3       	brlt	.-6      	; 0x1fc6 <__divsf3_pse+0x6a>
    1fcc:	98 3e       	cpi	r25, 0xE8	; 232
    1fce:	dc f3       	brlt	.-10     	; 0x1fc6 <__divsf3_pse+0x6a>
    1fd0:	86 95       	lsr	r24
    1fd2:	77 95       	ror	r23
    1fd4:	67 95       	ror	r22
    1fd6:	b7 95       	ror	r27
    1fd8:	f7 95       	ror	r31
    1fda:	9f 5f       	subi	r25, 0xFF	; 255
    1fdc:	c9 f7       	brne	.-14     	; 0x1fd0 <__divsf3_pse+0x74>
    1fde:	88 0f       	add	r24, r24
    1fe0:	91 1d       	adc	r25, r1
    1fe2:	96 95       	lsr	r25
    1fe4:	87 95       	ror	r24
    1fe6:	97 f9       	bld	r25, 7
    1fe8:	08 95       	ret
    1fea:	e1 e0       	ldi	r30, 0x01	; 1
    1fec:	66 0f       	add	r22, r22
    1fee:	77 1f       	adc	r23, r23
    1ff0:	88 1f       	adc	r24, r24
    1ff2:	bb 1f       	adc	r27, r27
    1ff4:	62 17       	cp	r22, r18
    1ff6:	73 07       	cpc	r23, r19
    1ff8:	84 07       	cpc	r24, r20
    1ffa:	ba 07       	cpc	r27, r26
    1ffc:	20 f0       	brcs	.+8      	; 0x2006 <__divsf3_pse+0xaa>
    1ffe:	62 1b       	sub	r22, r18
    2000:	73 0b       	sbc	r23, r19
    2002:	84 0b       	sbc	r24, r20
    2004:	ba 0b       	sbc	r27, r26
    2006:	ee 1f       	adc	r30, r30
    2008:	88 f7       	brcc	.-30     	; 0x1fec <__divsf3_pse+0x90>
    200a:	e0 95       	com	r30
    200c:	08 95       	ret

0000200e <__fixsfsi>:
    200e:	04 d0       	rcall	.+8      	; 0x2018 <__fixunssfsi>
    2010:	68 94       	set
    2012:	b1 11       	cpse	r27, r1
    2014:	b5 c0       	rjmp	.+362    	; 0x2180 <__fp_szero>
    2016:	08 95       	ret

00002018 <__fixunssfsi>:
    2018:	98 d0       	rcall	.+304    	; 0x214a <__fp_splitA>
    201a:	88 f0       	brcs	.+34     	; 0x203e <__fixunssfsi+0x26>
    201c:	9f 57       	subi	r25, 0x7F	; 127
    201e:	90 f0       	brcs	.+36     	; 0x2044 <__fixunssfsi+0x2c>
    2020:	b9 2f       	mov	r27, r25
    2022:	99 27       	eor	r25, r25
    2024:	b7 51       	subi	r27, 0x17	; 23
    2026:	a0 f0       	brcs	.+40     	; 0x2050 <__fixunssfsi+0x38>
    2028:	d1 f0       	breq	.+52     	; 0x205e <__fixunssfsi+0x46>
    202a:	66 0f       	add	r22, r22
    202c:	77 1f       	adc	r23, r23
    202e:	88 1f       	adc	r24, r24
    2030:	99 1f       	adc	r25, r25
    2032:	1a f0       	brmi	.+6      	; 0x203a <__fixunssfsi+0x22>
    2034:	ba 95       	dec	r27
    2036:	c9 f7       	brne	.-14     	; 0x202a <__fixunssfsi+0x12>
    2038:	12 c0       	rjmp	.+36     	; 0x205e <__fixunssfsi+0x46>
    203a:	b1 30       	cpi	r27, 0x01	; 1
    203c:	81 f0       	breq	.+32     	; 0x205e <__fixunssfsi+0x46>
    203e:	9f d0       	rcall	.+318    	; 0x217e <__fp_zero>
    2040:	b1 e0       	ldi	r27, 0x01	; 1
    2042:	08 95       	ret
    2044:	9c c0       	rjmp	.+312    	; 0x217e <__fp_zero>
    2046:	67 2f       	mov	r22, r23
    2048:	78 2f       	mov	r23, r24
    204a:	88 27       	eor	r24, r24
    204c:	b8 5f       	subi	r27, 0xF8	; 248
    204e:	39 f0       	breq	.+14     	; 0x205e <__fixunssfsi+0x46>
    2050:	b9 3f       	cpi	r27, 0xF9	; 249
    2052:	cc f3       	brlt	.-14     	; 0x2046 <__fixunssfsi+0x2e>
    2054:	86 95       	lsr	r24
    2056:	77 95       	ror	r23
    2058:	67 95       	ror	r22
    205a:	b3 95       	inc	r27
    205c:	d9 f7       	brne	.-10     	; 0x2054 <__fixunssfsi+0x3c>
    205e:	3e f4       	brtc	.+14     	; 0x206e <__fixunssfsi+0x56>
    2060:	90 95       	com	r25
    2062:	80 95       	com	r24
    2064:	70 95       	com	r23
    2066:	61 95       	neg	r22
    2068:	7f 4f       	sbci	r23, 0xFF	; 255
    206a:	8f 4f       	sbci	r24, 0xFF	; 255
    206c:	9f 4f       	sbci	r25, 0xFF	; 255
    206e:	08 95       	ret

00002070 <__floatunsisf>:
    2070:	e8 94       	clt
    2072:	09 c0       	rjmp	.+18     	; 0x2086 <__floatsisf+0x12>

00002074 <__floatsisf>:
    2074:	97 fb       	bst	r25, 7
    2076:	3e f4       	brtc	.+14     	; 0x2086 <__floatsisf+0x12>
    2078:	90 95       	com	r25
    207a:	80 95       	com	r24
    207c:	70 95       	com	r23
    207e:	61 95       	neg	r22
    2080:	7f 4f       	sbci	r23, 0xFF	; 255
    2082:	8f 4f       	sbci	r24, 0xFF	; 255
    2084:	9f 4f       	sbci	r25, 0xFF	; 255
    2086:	99 23       	and	r25, r25
    2088:	a9 f0       	breq	.+42     	; 0x20b4 <__floatsisf+0x40>
    208a:	f9 2f       	mov	r31, r25
    208c:	96 e9       	ldi	r25, 0x96	; 150
    208e:	bb 27       	eor	r27, r27
    2090:	93 95       	inc	r25
    2092:	f6 95       	lsr	r31
    2094:	87 95       	ror	r24
    2096:	77 95       	ror	r23
    2098:	67 95       	ror	r22
    209a:	b7 95       	ror	r27
    209c:	f1 11       	cpse	r31, r1
    209e:	f8 cf       	rjmp	.-16     	; 0x2090 <__floatsisf+0x1c>
    20a0:	fa f4       	brpl	.+62     	; 0x20e0 <__floatsisf+0x6c>
    20a2:	bb 0f       	add	r27, r27
    20a4:	11 f4       	brne	.+4      	; 0x20aa <__floatsisf+0x36>
    20a6:	60 ff       	sbrs	r22, 0
    20a8:	1b c0       	rjmp	.+54     	; 0x20e0 <__floatsisf+0x6c>
    20aa:	6f 5f       	subi	r22, 0xFF	; 255
    20ac:	7f 4f       	sbci	r23, 0xFF	; 255
    20ae:	8f 4f       	sbci	r24, 0xFF	; 255
    20b0:	9f 4f       	sbci	r25, 0xFF	; 255
    20b2:	16 c0       	rjmp	.+44     	; 0x20e0 <__floatsisf+0x6c>
    20b4:	88 23       	and	r24, r24
    20b6:	11 f0       	breq	.+4      	; 0x20bc <__floatsisf+0x48>
    20b8:	96 e9       	ldi	r25, 0x96	; 150
    20ba:	11 c0       	rjmp	.+34     	; 0x20de <__floatsisf+0x6a>
    20bc:	77 23       	and	r23, r23
    20be:	21 f0       	breq	.+8      	; 0x20c8 <__floatsisf+0x54>
    20c0:	9e e8       	ldi	r25, 0x8E	; 142
    20c2:	87 2f       	mov	r24, r23
    20c4:	76 2f       	mov	r23, r22
    20c6:	05 c0       	rjmp	.+10     	; 0x20d2 <__floatsisf+0x5e>
    20c8:	66 23       	and	r22, r22
    20ca:	71 f0       	breq	.+28     	; 0x20e8 <__floatsisf+0x74>
    20cc:	96 e8       	ldi	r25, 0x86	; 134
    20ce:	86 2f       	mov	r24, r22
    20d0:	70 e0       	ldi	r23, 0x00	; 0
    20d2:	60 e0       	ldi	r22, 0x00	; 0
    20d4:	2a f0       	brmi	.+10     	; 0x20e0 <__floatsisf+0x6c>
    20d6:	9a 95       	dec	r25
    20d8:	66 0f       	add	r22, r22
    20da:	77 1f       	adc	r23, r23
    20dc:	88 1f       	adc	r24, r24
    20de:	da f7       	brpl	.-10     	; 0x20d6 <__floatsisf+0x62>
    20e0:	88 0f       	add	r24, r24
    20e2:	96 95       	lsr	r25
    20e4:	87 95       	ror	r24
    20e6:	97 f9       	bld	r25, 7
    20e8:	08 95       	ret

000020ea <__fp_inf>:
    20ea:	97 f9       	bld	r25, 7
    20ec:	9f 67       	ori	r25, 0x7F	; 127
    20ee:	80 e8       	ldi	r24, 0x80	; 128
    20f0:	70 e0       	ldi	r23, 0x00	; 0
    20f2:	60 e0       	ldi	r22, 0x00	; 0
    20f4:	08 95       	ret

000020f6 <__fp_nan>:
    20f6:	9f ef       	ldi	r25, 0xFF	; 255
    20f8:	80 ec       	ldi	r24, 0xC0	; 192
    20fa:	08 95       	ret

000020fc <__fp_pscA>:
    20fc:	00 24       	eor	r0, r0
    20fe:	0a 94       	dec	r0
    2100:	16 16       	cp	r1, r22
    2102:	17 06       	cpc	r1, r23
    2104:	18 06       	cpc	r1, r24
    2106:	09 06       	cpc	r0, r25
    2108:	08 95       	ret

0000210a <__fp_pscB>:
    210a:	00 24       	eor	r0, r0
    210c:	0a 94       	dec	r0
    210e:	12 16       	cp	r1, r18
    2110:	13 06       	cpc	r1, r19
    2112:	14 06       	cpc	r1, r20
    2114:	05 06       	cpc	r0, r21
    2116:	08 95       	ret

00002118 <__fp_round>:
    2118:	09 2e       	mov	r0, r25
    211a:	03 94       	inc	r0
    211c:	00 0c       	add	r0, r0
    211e:	11 f4       	brne	.+4      	; 0x2124 <__fp_round+0xc>
    2120:	88 23       	and	r24, r24
    2122:	52 f0       	brmi	.+20     	; 0x2138 <__fp_round+0x20>
    2124:	bb 0f       	add	r27, r27
    2126:	40 f4       	brcc	.+16     	; 0x2138 <__fp_round+0x20>
    2128:	bf 2b       	or	r27, r31
    212a:	11 f4       	brne	.+4      	; 0x2130 <__fp_round+0x18>
    212c:	60 ff       	sbrs	r22, 0
    212e:	04 c0       	rjmp	.+8      	; 0x2138 <__fp_round+0x20>
    2130:	6f 5f       	subi	r22, 0xFF	; 255
    2132:	7f 4f       	sbci	r23, 0xFF	; 255
    2134:	8f 4f       	sbci	r24, 0xFF	; 255
    2136:	9f 4f       	sbci	r25, 0xFF	; 255
    2138:	08 95       	ret

0000213a <__fp_split3>:
    213a:	57 fd       	sbrc	r21, 7
    213c:	90 58       	subi	r25, 0x80	; 128
    213e:	44 0f       	add	r20, r20
    2140:	55 1f       	adc	r21, r21
    2142:	59 f0       	breq	.+22     	; 0x215a <__fp_splitA+0x10>
    2144:	5f 3f       	cpi	r21, 0xFF	; 255
    2146:	71 f0       	breq	.+28     	; 0x2164 <__fp_splitA+0x1a>
    2148:	47 95       	ror	r20

0000214a <__fp_splitA>:
    214a:	88 0f       	add	r24, r24
    214c:	97 fb       	bst	r25, 7
    214e:	99 1f       	adc	r25, r25
    2150:	61 f0       	breq	.+24     	; 0x216a <__fp_splitA+0x20>
    2152:	9f 3f       	cpi	r25, 0xFF	; 255
    2154:	79 f0       	breq	.+30     	; 0x2174 <__fp_splitA+0x2a>
    2156:	87 95       	ror	r24
    2158:	08 95       	ret
    215a:	12 16       	cp	r1, r18
    215c:	13 06       	cpc	r1, r19
    215e:	14 06       	cpc	r1, r20
    2160:	55 1f       	adc	r21, r21
    2162:	f2 cf       	rjmp	.-28     	; 0x2148 <__fp_split3+0xe>
    2164:	46 95       	lsr	r20
    2166:	f1 df       	rcall	.-30     	; 0x214a <__fp_splitA>
    2168:	08 c0       	rjmp	.+16     	; 0x217a <__fp_splitA+0x30>
    216a:	16 16       	cp	r1, r22
    216c:	17 06       	cpc	r1, r23
    216e:	18 06       	cpc	r1, r24
    2170:	99 1f       	adc	r25, r25
    2172:	f1 cf       	rjmp	.-30     	; 0x2156 <__fp_splitA+0xc>
    2174:	86 95       	lsr	r24
    2176:	71 05       	cpc	r23, r1
    2178:	61 05       	cpc	r22, r1
    217a:	08 94       	sec
    217c:	08 95       	ret

0000217e <__fp_zero>:
    217e:	e8 94       	clt

00002180 <__fp_szero>:
    2180:	bb 27       	eor	r27, r27
    2182:	66 27       	eor	r22, r22
    2184:	77 27       	eor	r23, r23
    2186:	cb 01       	movw	r24, r22
    2188:	97 f9       	bld	r25, 7
    218a:	08 95       	ret

0000218c <__mulsf3>:
    218c:	0b d0       	rcall	.+22     	; 0x21a4 <__mulsf3x>
    218e:	c4 cf       	rjmp	.-120    	; 0x2118 <__fp_round>
    2190:	b5 df       	rcall	.-150    	; 0x20fc <__fp_pscA>
    2192:	28 f0       	brcs	.+10     	; 0x219e <__mulsf3+0x12>
    2194:	ba df       	rcall	.-140    	; 0x210a <__fp_pscB>
    2196:	18 f0       	brcs	.+6      	; 0x219e <__mulsf3+0x12>
    2198:	95 23       	and	r25, r21
    219a:	09 f0       	breq	.+2      	; 0x219e <__mulsf3+0x12>
    219c:	a6 cf       	rjmp	.-180    	; 0x20ea <__fp_inf>
    219e:	ab cf       	rjmp	.-170    	; 0x20f6 <__fp_nan>
    21a0:	11 24       	eor	r1, r1
    21a2:	ee cf       	rjmp	.-36     	; 0x2180 <__fp_szero>

000021a4 <__mulsf3x>:
    21a4:	ca df       	rcall	.-108    	; 0x213a <__fp_split3>
    21a6:	a0 f3       	brcs	.-24     	; 0x2190 <__mulsf3+0x4>

000021a8 <__mulsf3_pse>:
    21a8:	95 9f       	mul	r25, r21
    21aa:	d1 f3       	breq	.-12     	; 0x21a0 <__mulsf3+0x14>
    21ac:	95 0f       	add	r25, r21
    21ae:	50 e0       	ldi	r21, 0x00	; 0
    21b0:	55 1f       	adc	r21, r21
    21b2:	62 9f       	mul	r22, r18
    21b4:	f0 01       	movw	r30, r0
    21b6:	72 9f       	mul	r23, r18
    21b8:	bb 27       	eor	r27, r27
    21ba:	f0 0d       	add	r31, r0
    21bc:	b1 1d       	adc	r27, r1
    21be:	63 9f       	mul	r22, r19
    21c0:	aa 27       	eor	r26, r26
    21c2:	f0 0d       	add	r31, r0
    21c4:	b1 1d       	adc	r27, r1
    21c6:	aa 1f       	adc	r26, r26
    21c8:	64 9f       	mul	r22, r20
    21ca:	66 27       	eor	r22, r22
    21cc:	b0 0d       	add	r27, r0
    21ce:	a1 1d       	adc	r26, r1
    21d0:	66 1f       	adc	r22, r22
    21d2:	82 9f       	mul	r24, r18
    21d4:	22 27       	eor	r18, r18
    21d6:	b0 0d       	add	r27, r0
    21d8:	a1 1d       	adc	r26, r1
    21da:	62 1f       	adc	r22, r18
    21dc:	73 9f       	mul	r23, r19
    21de:	b0 0d       	add	r27, r0
    21e0:	a1 1d       	adc	r26, r1
    21e2:	62 1f       	adc	r22, r18
    21e4:	83 9f       	mul	r24, r19
    21e6:	a0 0d       	add	r26, r0
    21e8:	61 1d       	adc	r22, r1
    21ea:	22 1f       	adc	r18, r18
    21ec:	74 9f       	mul	r23, r20
    21ee:	33 27       	eor	r19, r19
    21f0:	a0 0d       	add	r26, r0
    21f2:	61 1d       	adc	r22, r1
    21f4:	23 1f       	adc	r18, r19
    21f6:	84 9f       	mul	r24, r20
    21f8:	60 0d       	add	r22, r0
    21fa:	21 1d       	adc	r18, r1
    21fc:	82 2f       	mov	r24, r18
    21fe:	76 2f       	mov	r23, r22
    2200:	6a 2f       	mov	r22, r26
    2202:	11 24       	eor	r1, r1
    2204:	9f 57       	subi	r25, 0x7F	; 127
    2206:	50 40       	sbci	r21, 0x00	; 0
    2208:	8a f0       	brmi	.+34     	; 0x222c <__stack+0x2d>
    220a:	e1 f0       	breq	.+56     	; 0x2244 <__stack+0x45>
    220c:	88 23       	and	r24, r24
    220e:	4a f0       	brmi	.+18     	; 0x2222 <__stack+0x23>
    2210:	ee 0f       	add	r30, r30
    2212:	ff 1f       	adc	r31, r31
    2214:	bb 1f       	adc	r27, r27
    2216:	66 1f       	adc	r22, r22
    2218:	77 1f       	adc	r23, r23
    221a:	88 1f       	adc	r24, r24
    221c:	91 50       	subi	r25, 0x01	; 1
    221e:	50 40       	sbci	r21, 0x00	; 0
    2220:	a9 f7       	brne	.-22     	; 0x220c <__stack+0xd>
    2222:	9e 3f       	cpi	r25, 0xFE	; 254
    2224:	51 05       	cpc	r21, r1
    2226:	70 f0       	brcs	.+28     	; 0x2244 <__stack+0x45>
    2228:	60 cf       	rjmp	.-320    	; 0x20ea <__fp_inf>
    222a:	aa cf       	rjmp	.-172    	; 0x2180 <__fp_szero>
    222c:	5f 3f       	cpi	r21, 0xFF	; 255
    222e:	ec f3       	brlt	.-6      	; 0x222a <__stack+0x2b>
    2230:	98 3e       	cpi	r25, 0xE8	; 232
    2232:	dc f3       	brlt	.-10     	; 0x222a <__stack+0x2b>
    2234:	86 95       	lsr	r24
    2236:	77 95       	ror	r23
    2238:	67 95       	ror	r22
    223a:	b7 95       	ror	r27
    223c:	f7 95       	ror	r31
    223e:	e7 95       	ror	r30
    2240:	9f 5f       	subi	r25, 0xFF	; 255
    2242:	c1 f7       	brne	.-16     	; 0x2234 <__stack+0x35>
    2244:	fe 2b       	or	r31, r30
    2246:	88 0f       	add	r24, r24
    2248:	91 1d       	adc	r25, r1
    224a:	96 95       	lsr	r25
    224c:	87 95       	ror	r24
    224e:	97 f9       	bld	r25, 7
    2250:	08 95       	ret

00002252 <__mulsi3>:
    2252:	62 9f       	mul	r22, r18
    2254:	d0 01       	movw	r26, r0
    2256:	73 9f       	mul	r23, r19
    2258:	f0 01       	movw	r30, r0
    225a:	82 9f       	mul	r24, r18
    225c:	e0 0d       	add	r30, r0
    225e:	f1 1d       	adc	r31, r1
    2260:	64 9f       	mul	r22, r20
    2262:	e0 0d       	add	r30, r0
    2264:	f1 1d       	adc	r31, r1
    2266:	92 9f       	mul	r25, r18
    2268:	f0 0d       	add	r31, r0
    226a:	83 9f       	mul	r24, r19
    226c:	f0 0d       	add	r31, r0
    226e:	74 9f       	mul	r23, r20
    2270:	f0 0d       	add	r31, r0
    2272:	65 9f       	mul	r22, r21
    2274:	f0 0d       	add	r31, r0
    2276:	99 27       	eor	r25, r25
    2278:	72 9f       	mul	r23, r18
    227a:	b0 0d       	add	r27, r0
    227c:	e1 1d       	adc	r30, r1
    227e:	f9 1f       	adc	r31, r25
    2280:	63 9f       	mul	r22, r19
    2282:	b0 0d       	add	r27, r0
    2284:	e1 1d       	adc	r30, r1
    2286:	f9 1f       	adc	r31, r25
    2288:	bd 01       	movw	r22, r26
    228a:	cf 01       	movw	r24, r30
    228c:	11 24       	eor	r1, r1
    228e:	08 95       	ret

00002290 <__divmodhi4>:
    2290:	97 fb       	bst	r25, 7
    2292:	09 2e       	mov	r0, r25
    2294:	07 26       	eor	r0, r23
    2296:	0a d0       	rcall	.+20     	; 0x22ac <__divmodhi4_neg1>
    2298:	77 fd       	sbrc	r23, 7
    229a:	04 d0       	rcall	.+8      	; 0x22a4 <__divmodhi4_neg2>
    229c:	27 d0       	rcall	.+78     	; 0x22ec <__udivmodhi4>
    229e:	06 d0       	rcall	.+12     	; 0x22ac <__divmodhi4_neg1>
    22a0:	00 20       	and	r0, r0
    22a2:	1a f4       	brpl	.+6      	; 0x22aa <__divmodhi4_exit>

000022a4 <__divmodhi4_neg2>:
    22a4:	70 95       	com	r23
    22a6:	61 95       	neg	r22
    22a8:	7f 4f       	sbci	r23, 0xFF	; 255

000022aa <__divmodhi4_exit>:
    22aa:	08 95       	ret

000022ac <__divmodhi4_neg1>:
    22ac:	f6 f7       	brtc	.-4      	; 0x22aa <__divmodhi4_exit>
    22ae:	90 95       	com	r25
    22b0:	81 95       	neg	r24
    22b2:	9f 4f       	sbci	r25, 0xFF	; 255
    22b4:	08 95       	ret

000022b6 <__divmodsi4>:
    22b6:	97 fb       	bst	r25, 7
    22b8:	09 2e       	mov	r0, r25
    22ba:	05 26       	eor	r0, r21
    22bc:	0e d0       	rcall	.+28     	; 0x22da <__divmodsi4_neg1>
    22be:	57 fd       	sbrc	r21, 7
    22c0:	04 d0       	rcall	.+8      	; 0x22ca <__divmodsi4_neg2>
    22c2:	28 d0       	rcall	.+80     	; 0x2314 <__udivmodsi4>
    22c4:	0a d0       	rcall	.+20     	; 0x22da <__divmodsi4_neg1>
    22c6:	00 1c       	adc	r0, r0
    22c8:	38 f4       	brcc	.+14     	; 0x22d8 <__divmodsi4_exit>

000022ca <__divmodsi4_neg2>:
    22ca:	50 95       	com	r21
    22cc:	40 95       	com	r20
    22ce:	30 95       	com	r19
    22d0:	21 95       	neg	r18
    22d2:	3f 4f       	sbci	r19, 0xFF	; 255
    22d4:	4f 4f       	sbci	r20, 0xFF	; 255
    22d6:	5f 4f       	sbci	r21, 0xFF	; 255

000022d8 <__divmodsi4_exit>:
    22d8:	08 95       	ret

000022da <__divmodsi4_neg1>:
    22da:	f6 f7       	brtc	.-4      	; 0x22d8 <__divmodsi4_exit>
    22dc:	90 95       	com	r25
    22de:	80 95       	com	r24
    22e0:	70 95       	com	r23
    22e2:	61 95       	neg	r22
    22e4:	7f 4f       	sbci	r23, 0xFF	; 255
    22e6:	8f 4f       	sbci	r24, 0xFF	; 255
    22e8:	9f 4f       	sbci	r25, 0xFF	; 255
    22ea:	08 95       	ret

000022ec <__udivmodhi4>:
    22ec:	aa 1b       	sub	r26, r26
    22ee:	bb 1b       	sub	r27, r27
    22f0:	51 e1       	ldi	r21, 0x11	; 17
    22f2:	07 c0       	rjmp	.+14     	; 0x2302 <__udivmodhi4_ep>

000022f4 <__udivmodhi4_loop>:
    22f4:	aa 1f       	adc	r26, r26
    22f6:	bb 1f       	adc	r27, r27
    22f8:	a6 17       	cp	r26, r22
    22fa:	b7 07       	cpc	r27, r23
    22fc:	10 f0       	brcs	.+4      	; 0x2302 <__udivmodhi4_ep>
    22fe:	a6 1b       	sub	r26, r22
    2300:	b7 0b       	sbc	r27, r23

00002302 <__udivmodhi4_ep>:
    2302:	88 1f       	adc	r24, r24
    2304:	99 1f       	adc	r25, r25
    2306:	5a 95       	dec	r21
    2308:	a9 f7       	brne	.-22     	; 0x22f4 <__udivmodhi4_loop>
    230a:	80 95       	com	r24
    230c:	90 95       	com	r25
    230e:	bc 01       	movw	r22, r24
    2310:	cd 01       	movw	r24, r26
    2312:	08 95       	ret

00002314 <__udivmodsi4>:
    2314:	a1 e2       	ldi	r26, 0x21	; 33
    2316:	1a 2e       	mov	r1, r26
    2318:	aa 1b       	sub	r26, r26
    231a:	bb 1b       	sub	r27, r27
    231c:	fd 01       	movw	r30, r26
    231e:	0d c0       	rjmp	.+26     	; 0x233a <__udivmodsi4_ep>

00002320 <__udivmodsi4_loop>:
    2320:	aa 1f       	adc	r26, r26
    2322:	bb 1f       	adc	r27, r27
    2324:	ee 1f       	adc	r30, r30
    2326:	ff 1f       	adc	r31, r31
    2328:	a2 17       	cp	r26, r18
    232a:	b3 07       	cpc	r27, r19
    232c:	e4 07       	cpc	r30, r20
    232e:	f5 07       	cpc	r31, r21
    2330:	20 f0       	brcs	.+8      	; 0x233a <__udivmodsi4_ep>
    2332:	a2 1b       	sub	r26, r18
    2334:	b3 0b       	sbc	r27, r19
    2336:	e4 0b       	sbc	r30, r20
    2338:	f5 0b       	sbc	r31, r21

0000233a <__udivmodsi4_ep>:
    233a:	66 1f       	adc	r22, r22
    233c:	77 1f       	adc	r23, r23
    233e:	88 1f       	adc	r24, r24
    2340:	99 1f       	adc	r25, r25
    2342:	1a 94       	dec	r1
    2344:	69 f7       	brne	.-38     	; 0x2320 <__udivmodsi4_loop>
    2346:	60 95       	com	r22
    2348:	70 95       	com	r23
    234a:	80 95       	com	r24
    234c:	90 95       	com	r25
    234e:	9b 01       	movw	r18, r22
    2350:	ac 01       	movw	r20, r24
    2352:	bd 01       	movw	r22, r26
    2354:	cf 01       	movw	r24, r30
    2356:	08 95       	ret

00002358 <__tablejump_elpm__>:
    2358:	07 90       	elpm	r0, Z+
    235a:	f6 91       	elpm	r31, Z+
    235c:	e0 2d       	mov	r30, r0
    235e:	19 94       	eijmp

00002360 <_exit>:
    2360:	f8 94       	cli

00002362 <__stop_program>:
    2362:	ff cf       	rjmp	.-2      	; 0x2362 <__stop_program>
