// Seed: 2048043509
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    input wire id_10,
    output tri1 id_11,
    input uwire id_12,
    input uwire id_13,
    output tri0 id_14,
    input wand id_15,
    output supply0 id_16,
    input tri0 id_17,
    output uwire id_18
);
  wire id_20;
endmodule
module module_1 #(
    parameter id_15 = 32'd76
) (
    input supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input wand id_4
    , _id_15,
    output wand id_5,
    output wand id_6,
    input supply0 id_7,
    output logic id_8,
    output tri1 id_9,
    input wire id_10,
    output wor id_11,
    output wire id_12,
    input tri0 id_13
);
  assign id_9 = 1 == id_0;
  initial begin : LABEL_0
    id_8 <= 1;
  end
  wire [id_15 : 1  ==  1] id_16;
  logic id_17, id_18 = 1;
  tri id_19, id_20;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4,
      id_10,
      id_3,
      id_3,
      id_4,
      id_2,
      id_13,
      id_10,
      id_11,
      id_10,
      id_5,
      id_7,
      id_11
  );
  assign modCall_1.id_16 = 0;
  wire id_21;
  assign id_20 = -1;
endmodule
