{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "32be38b2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Detections at positions: [3, 6, 12]\n"
     ]
    }
   ],
   "source": [
    "# Overlapping Sequence Detector FSM (without class)\n",
    "# Detects the sequence \"1011\" in a binary input stream\n",
    "\n",
    "def process_bit(bit, state, sequence):\n",
    "    seq = sequence\n",
    "    detected = False\n",
    "\n",
    "    if bit == seq[state]:\n",
    "        state += 1\n",
    "        if state == len(seq):\n",
    "            detected = True\n",
    "            # Handle overlap: move to the longest suffix that matches a prefix\n",
    "            for next_state in range(len(seq) - 1, -1, -1):\n",
    "                if seq[:next_state] == seq[state - next_state:state]:\n",
    "                    state = next_state\n",
    "                    break\n",
    "    else:\n",
    "        # If mismatch, find the longest prefix that matches suffix + current bit\n",
    "        found = False\n",
    "        for next_state in range(state, -1, -1):\n",
    "            if seq[:next_state] == (seq[state - next_state:state] + bit)[-next_state:]:\n",
    "                state = next_state\n",
    "                found = True\n",
    "                break\n",
    "        if not found:\n",
    "            state = 1 if bit == seq[0] else 0\n",
    "    \n",
    "    return state, detected\n",
    "\n",
    "\n",
    "def process_stream(stream, sequence=\"1011\"):\n",
    "    detections = []\n",
    "    state = 0\n",
    "    for i, bit in enumerate(stream):\n",
    "        state, detected = process_bit(bit, state, sequence)\n",
    "        if detected:\n",
    "            detections.append(i)\n",
    "    return detections\n",
    "\n",
    "\n",
    "# Example usage\n",
    "test_stream = \"1011011001011\"\n",
    "detections = process_stream(test_stream, \"1011\")\n",
    "print(\"Detections at positions:\", detections)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "9f0ad4c4",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_verilog(sequence, module_name=\"seq_detector\"):\n",
    "    n = len(sequence)\n",
    "    num_states = n + 1   # S0..Sn\n",
    "    bits = (num_states-1).bit_length()  # binary width\n",
    "\n",
    "    # Generate state names\n",
    "    states = [f\"S{i}\" for i in range(num_states)]\n",
    "\n",
    "    verilog = []\n",
    "    verilog.append(f\"module {module_name}(input clk, input reset, input din, output reg detected);\\n\")\n",
    "\n",
    "    # Parameter state encoding\n",
    "    verilog.append(\"  // State encoding\")\n",
    "    for i, s in enumerate(states):\n",
    "        verilog.append(f\"  parameter {s} = {bits}'d{i};\")\n",
    "\n",
    "    verilog.append(f\"\\n  reg [{bits-1}:0] state, next_state;\\n\")\n",
    "\n",
    "    # Sequential block\n",
    "    verilog.append(\"  always @(posedge clk or posedge reset) begin\")\n",
    "    verilog.append(\"    if (reset)\")\n",
    "    verilog.append(f\"      state <= {states[0]};\")\n",
    "    verilog.append(\"    else\")\n",
    "    verilog.append(\"      state <= next_state;\")\n",
    "    verilog.append(\"  end\\n\")\n",
    "\n",
    "    # Next-state logic\n",
    "    verilog.append(\"  always @(*) begin\")\n",
    "    verilog.append(\"    detected = 0;\")\n",
    "    verilog.append(\"    case (state)\")\n",
    "\n",
    "    for i in range(num_states):\n",
    "        verilog.append(f\"      {states[i]}: begin\")\n",
    "        if i == n:\n",
    "            # Final state â†’ detection\n",
    "            verilog.append(\"        detected = 1;\")\n",
    "            # Overlap handling\n",
    "            for b in ['0','1']:\n",
    "                suffix = sequence[1:] + b\n",
    "                next_state = 0\n",
    "                for k in range(n,0,-1):\n",
    "                    if sequence[:k] == suffix[-k:]:\n",
    "                        next_state = k\n",
    "                        break\n",
    "                verilog.append(f\"        if (din == 1'b{b}) next_state = {states[next_state]};\")\n",
    "        else:\n",
    "            for b in ['0','1']:\n",
    "                if b == sequence[i]:\n",
    "                    verilog.append(f\"        if (din == 1'b{b}) next_state = {states[i+1]};\")\n",
    "                else:\n",
    "                    # Fallback\n",
    "                    suffix = sequence[:i] + b\n",
    "                    next_state = 0\n",
    "                    for k in range(i,0,-1):\n",
    "                        if sequence[:k] == suffix[-k:]:\n",
    "                            next_state = k\n",
    "                            break\n",
    "                    verilog.append(f\"        if (din == 1'b{b}) next_state = {states[next_state]};\")\n",
    "        verilog.append(\"      end\")\n",
    "\n",
    "    verilog.append(\"      default: next_state = S0;\")\n",
    "    verilog.append(\"    endcase\")\n",
    "    verilog.append(\"  end\\nendmodule\")\n",
    "\n",
    "    return \"\\n\".join(verilog)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "e32421fa",
   "metadata": {},
   "outputs": [],
   "source": [
    "sequence = \"101110\"\n",
    "module_name = \"seq101110_detector\"\n",
    "verilog_code = generate_verilog(sequence, module_name)\n",
    "\n",
    "# Save to .v file\n",
    "with open(f\"{module_name}.v\", \"w\") as f:\n",
    "    f.write(verilog_code)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9517ba02",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_testbench(sequence, module_name=\"seq_detector\", tb_name=\"tb_seq_detector\", test_stream=\"1011011001011\"):\n",
    "    tb = []\n",
    "    tb.append(f\"module {tb_name};\")\n",
    "    tb.append(\"  reg clk, reset, din;\")\n",
    "    tb.append(\"  wire detected;\")\n",
    "    tb.append(f\"  {module_name} uut (.clk(clk), .reset(reset), .din(din), .detected(detected));\")\n",
    "    tb.append(\"\")\n",
    "    # Clock generation\n",
    "    tb.append(\"  initial begin\")\n",
    "    tb.append(\"    clk = 0;\")\n",
    "    tb.append(\"    forever #5 clk = ~clk;\")\n",
    "    tb.append(\"  end\")\n",
    "    tb.append(\"\")\n",
    "    # Stimulus\n",
    "    tb.append(\"  initial begin\")\n",
    "    tb.append(\"    $dumpfile(\\\"wave.vcd\\\");\")\n",
    "    tb.append(\"    $dumpvars(0, uut);\")\n",
    "    tb.append(\"    reset = 1; din = 0; #12;\")\n",
    "    tb.append(\"    reset = 0;\")\n",
    "    tb.append(f\"    // Test stream: {test_stream}\")\n",
    "    for bit in test_stream:\n",
    "        tb.append(f\"    din = 1'b{bit}; #10;\")\n",
    "    tb.append(\"    #20; $finish;\")\n",
    "    tb.append(\"  end\")\n",
    "    tb.append(\"endmodule\")\n",
    "    return \"\\n\".join(tb)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "017466b2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generated seq100111_detector.v and seq100111_detector_tb.v\n"
     ]
    }
   ],
   "source": [
    "sequence = \"100111\"\n",
    "module_name = \"seq100111_detector\"\n",
    "\n",
    "verilog_code = generate_verilog(sequence, module_name)\n",
    "testbench_code = generate_testbench(sequence, module_name, \"tb_seq100111\")\n",
    "\n",
    "with open(f\"{module_name}.v\", \"w\") as f:\n",
    "    f.write(verilog_code)\n",
    "\n",
    "with open(f\"{module_name}_tb.v\", \"w\") as f:\n",
    "    f.write(testbench_code)\n",
    "\n",
    "print(f\"Generated {module_name}.v and {module_name}_tb.v\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
