$date
	Wed Sep 19 02:09:46 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! s [3:0] $end
$var wire 1 " c $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % z $end
$scope module fb $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var reg 1 " cout $end
$var reg 4 ( s [3:0] $end
$var reg 1 ) temp $end
$var reg 1 * temp1 $end
$var reg 1 + temp2 $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 ,
0+
0*
0)
bx (
b10 '
b1 &
0%
b10 $
b1 #
0"
bx !
$end
#8
0)
0+
b0 !
b0 (
b100 ,
b10 #
b10 &
#16
0)
0+
b1 !
b1 (
0*
b100 ,
b11 #
b11 &
#24
0*
b110 !
b110 (
b100 ,
b100 #
b100 &
#32
b111 !
b111 (
0*
b100 ,
b101 #
b101 &
#40
0*
0)
0+
b100 !
b100 (
b100 ,
b110 #
b110 &
#48
0)
0+
b101 !
b101 (
0*
b100 ,
b111 #
b111 &
#56
1*
b1010 !
b1010 (
b100 ,
b1000 #
b1000 &
#64
1*
b1011 !
b1011 (
b100 ,
b1001 #
b1001 &
#72
b1111 !
b1111 (
b100 ,
b110 $
b110 '
