// Seed: 327154469
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wand  id_4,
    input  wire  id_5,
    output wor   id_6
);
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wire id_2
);
  id_4(
      1'b0, 1'b0, 1, id_5
  ); module_0(
      id_1, id_2, id_0, id_1, id_2, id_1, id_2
  );
  wire id_6;
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    output tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    input wor id_13,
    output tri1 id_14,
    input tri id_15,
    input tri0 id_16
);
  supply1 id_18;
  module_0(
      id_4, id_2, id_6, id_4, id_2, id_13, id_3
  );
  assign id_18 = 1'b0;
  and (id_3, id_5, id_9, id_15, id_0, id_11, id_10, id_8, id_12, id_1, id_16);
endmodule
