#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct 21 21:33:54 2023
# Process ID: 5600
# Current directory: D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1
# Command line: vivado.exe -log processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl
# Log file: D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1/processor.vds
# Journal file: D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1\vivado.jou
# Running On: Ganesh, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
source processor.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 429.582 ; gain = 162.035
Command: read_checkpoint -auto_incremental -incremental {D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/utils_1/imports/synth_1/TB_Processor.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/utils_1/imports/synth_1/TB_Processor.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top processor -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18456
INFO: [Synth 8-11241] undeclared symbol 'xor2', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.340 ; gain = 412.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1_32bit' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1_32bit' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v:2]
INFO: [Synth 8-6157] synthesizing module 'Screen_Memory' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'display.mem'; please make sure the file is added to project and has read permission, ignoring [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Screen_Memory' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v:2]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ram.mem'; please make sure the file is added to project and has read permission, ignoring [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v:18]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v:2]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v:2]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1_1bit' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1_1bit' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'DFlipFlop' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DFlipFlop' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Main_Decoder' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Main_Decoder' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Instr_Decoder' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Decoder' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_5x32' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/decoder_5x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5x32' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/decoder_5x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX32x1' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX32x1.v:1]
INFO: [Synth 8-226] default block is never used [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX32x1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MUX32x1' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX32x1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'Extender' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX4x1_32bit' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX4x1_32bit' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_RISCv' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v:1]
INFO: [Synth 8-6157] synthesizing module 'add_sub' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v:1]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add_sub' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v:1]
INFO: [Synth 8-6157] synthesizing module 'NOT_32bit' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NOT_32bit' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwiseAND' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwiseAND' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v:1]
INFO: [Synth 8-6157] synthesizing module 'XOR_1bit_2inp' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:1]
INFO: [Synth 8-6155] done synthesizing module 'XOR_1bit_2inp' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:1]
INFO: [Synth 8-6157] synthesizing module 'XNOR_1bit_3inp' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:7]
INFO: [Synth 8-6155] done synthesizing module 'XNOR_1bit_3inp' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:7]
INFO: [Synth 8-6157] synthesizing module 'AND_1bit_3inp' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:13]
INFO: [Synth 8-6155] done synthesizing module 'AND_1bit_3inp' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:13]
INFO: [Synth 8-6157] synthesizing module 'AND_1bit_2inp' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:19]
INFO: [Synth 8-6155] done synthesizing module 'AND_1bit_2inp' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:19]
INFO: [Synth 8-6157] synthesizing module 'zero_extender' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'zero_extender' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX8x1_32bit' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX8x1_32bit' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_RISCv' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (0#1) [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:1]
WARNING: [Synth 8-3848] Net MemWrite_MainDecoder in module/entity control_unit does not have driver. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:22]
WARNING: [Synth 8-3848] Net Zero in module/entity ALU_RISCv does not have driver. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v:6]
WARNING: [Synth 8-3848] Net Negative in module/entity ALU_RISCv does not have driver. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v:6]
WARNING: [Synth 8-3848] Net reset in module/entity processor does not have driver. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:3]
WARNING: [Synth 8-3848] Net key_reg in module/entity processor does not have driver. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:47]
WARNING: [Synth 8-7129] Port Zero in module ALU_RISCv is either unconnected or has no load
WARNING: [Synth 8-7129] Port Negative in module ALU_RISCv is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port carry in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[1] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[0] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port byteRead in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module Screen_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module Screen_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[31] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[30] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[29] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[28] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[27] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[26] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[25] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[24] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[23] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[22] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[21] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[20] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[19] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[18] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[17] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[16] in module Memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.133 ; gain = 510.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.133 ; gain = 510.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.133 ; gain = 510.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1351.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
WARNING: [Vivado 12-507] No nets matched 'ps2c_IBUF'. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched '<myHier/myNet>'. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1464.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1464.496 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Main_Decoder'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/byte_write[1].RAM_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                   00000000000100 |                             0000
                      S1 |                   00001000000000 |                             0001
                      S2 |                   00000000010000 |                             0010
                      S3 |                   00000000000001 |                             0011
                      S4 |                   00000000000010 |                             0100
                      S5 |                   00000000100000 |                             0101
                      S6 |                   00010000000000 |                             0110
                      S8 |                   00100000000000 |                             1000
                      S9 |                   01000000000000 |                             1001
                      S7 |                   10000000000000 |                             0111
                     S10 |                   00000100000000 |                             1010
                     S11 |                   00000010000000 |                             1011
                     S12 |                   00000001000000 |                             1100
                     S13 |                   00000000001000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Main_Decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 67    
	   3 Input      1 Bit         XORs := 65    
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1186  
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	              75K Bit	(2400 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 29    
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 1     
	  14 Input   14 Bit        Muxes := 1     
	   6 Input   14 Bit        Muxes := 1     
	   5 Input   14 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1185  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Zero in module ALU_RISCv is either unconnected or has no load
WARNING: [Synth 8-7129] Port Negative in module ALU_RISCv is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port carry in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[31] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[30] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[29] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[28] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[27] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[26] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[25] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[24] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[23] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[22] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[21] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[20] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[19] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[18] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[17] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[16] in module Memory is either unconnected or has no load
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/byte_write[1].RAM_reg"
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "mem/disMem/memory_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "mem/disMem/memory_reg",trying to implement using LUTRAM
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | ROM        | 4x32          | LUT            | 
|Memory      | p_0_out    | 4x32          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem         | ram/byte_write[1].RAM_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem         | ram/byte_write[1].RAM_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (control_unit/mainDecoder/FSM_onehot_state_reg[5]) is unused and will be removed from module processor.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'control_unit/mainDecoder/FSM_onehot_state_reg[5]/Q' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:42]
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/byte_write[1].RAM_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     3|
|3     |LUT2     |     8|
|4     |LUT3     |   116|
|5     |LUT4     |    30|
|6     |LUT5     |   175|
|7     |LUT6     |   835|
|8     |MUXF7    |   320|
|9     |MUXF8    |    32|
|10    |RAMB36E1 |    16|
|11    |FDRE     |  1237|
|12    |IBUF     |     1|
|13    |OBUF     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1464.496 ; gain = 623.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1464.496 ; gain = 510.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1464.496 ; gain = 623.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1464.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 371 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1466.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 760414d7
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 99 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:14 . Memory (MB): peak = 1466.594 ; gain = 1009.965
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/Processor/Processor.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 21:35:24 2023...
