Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: fixedfloat.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fixedfloat.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fixedfloat"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : fixedfloat
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fixedfloat.v" in library work
WARNING:HDLCompilers:299 - "fixedfloat.v" line 54 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "fixedfloat.v" line 79 Too many digits specified in binary constant
Module <fixedfloat> compiled
No errors in compilation
Analysis of file <"fixedfloat.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fixedfloat> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fixedfloat>.
Module <fixedfloat> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <fixedfloat> has a constant value of 11111 during circuit operation. The register is replaced by logic.

Synthesizing Unit <fixedfloat>.
    Related source file is "fixedfloat.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <targetnumber_b> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mantissa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fixpointpos_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <exp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit register for signal <result>.
    Found 10-bit adder for signal <old_count_7$add0000> created at line 84.
    Found 11-bit adder for signal <old_count_7$sub0000> created at line 84.
    Found 8-bit subtractor for signal <old_exp_5$addsub0000> created at line 68.
    Found 32-bit adder for signal <old_targetnumber_b_2$addsub0000> created at line 59.
    Found 32-bit adder for signal <old_targetnumber_b_3$addsub0000> created at line 70.
    Found 32-bit shifter logical left for signal <old_targetnumber_b_3$shift0000>.
    Found 32-bit adder for signal <old_temp_8$addsub0000> created at line 91.
    Found 33-bit comparator greater for signal <old_temp_8$cmp_gt0000> created at line 85.
    Found 32-bit shifter logical right for signal <old_temp_8$shift0002> created at line 87.
    Found 32-bit shifter logical left for signal <old_temp_8$shift0003> created at line 91.
    Found 32-bit adder for signal <old_temp_9$addsub0000> created at line 95.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <fixedfloat> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 32-bit adder                                          : 4
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 33-bit comparator greater                             : 1
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 32-bit adder                                          : 4
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 33-bit comparator greater                             : 1
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<26>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<30>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<12>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<2>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<6>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<15>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<19>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<23>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<27>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<9>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<13>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<3>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<7>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_sign_4.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<31>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<16>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<20>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<24>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<28>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<10>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<0>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<4>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<8>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<17>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<21>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<25>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<29>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<11>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<1>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<5>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<14>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<18>.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: _old_count_1<22>.

Optimizing unit <fixedfloat> ...

Mapping all equations...
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N7.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N27.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N13.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N20.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N25.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N18.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N15.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N17.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N5.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N111.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N12.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N23.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N9.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N22.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N4.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N26.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N21.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N6.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N10.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N19.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N14.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N16.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N24.
WARNING:Xst:2170 - Unit fixedfloat : the following signal(s) form a combinatorial loop: N8.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fixedfloat, actual ratio is 49.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fixedfloat.ngr
Top Level Output File Name         : fixedfloat
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 72

Cell Usage :
# BELS                             : 1195
#      GND                         : 1
#      INV                         : 38
#      LUT1                        : 3
#      LUT2                        : 70
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 299
#      LUT3_D                      : 14
#      LUT3_L                      : 6
#      LUT4                        : 349
#      LUT4_D                      : 24
#      LUT4_L                      : 28
#      MUXCY                       : 131
#      MUXF5                       : 107
#      VCC                         : 1
#      XORCY                       : 120
# FlipFlops/Latches                : 64
#      FD                          : 10
#      FDS                         : 22
#      LD                          : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 70
#      IBUF                        : 38
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      446  out of    960    46%  
 Number of Slice Flip Flops:             32  out of   1920     1%  
 Number of 4 input LUTs:                835  out of   1920    43%  
 Number of IOs:                          72
 Number of bonded IOBs:                  71  out of    108    65%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
opcode                             | IBUF+BUFG              | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.864ns (Maximum Frequency: 101.378MHz)
   Minimum input arrival time before clock: 22.310ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'opcode'
  Clock period: 9.864ns (frequency: 101.378MHz)
  Total number of paths / destination ports: 18480 / 32
-------------------------------------------------------------------------
Delay:               9.864ns (Levels of Logic = 38)
  Source:            temp_30 (LATCH)
  Destination:       temp_31 (LATCH)
  Source Clock:      opcode falling
  Destination Clock: opcode falling

  Data Path: temp_30 to temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.588   0.638  temp_30 (temp_30)
     LUT3_L:I1->LO         1   0.612   0.103  Sh123_SW0 (N115)
     LUT4:I3->O            5   0.612   0.568  Sh125 (Sh125)
     LUT3:I2->O            1   0.612   0.000  Sh14530_F (N407)
     MUXF5:I0->O           2   0.278   0.383  Sh14530 (Sh145)
     LUT4:I3->O            2   0.612   0.383  _old_temp_8<1>132 (_old_temp_8<1>132)
     LUT4:I3->O            1   0.612   0.000  Madd_old_temp_9_not0000<1>1 (Madd_old_temp_9_not0000<1>)
     MUXCY:S->O            1   0.404   0.000  Madd_old_temp_9_addsub0000_cy<1> (Madd_old_temp_9_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<2> (Madd_old_temp_9_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<3> (Madd_old_temp_9_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<4> (Madd_old_temp_9_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<5> (Madd_old_temp_9_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<6> (Madd_old_temp_9_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<7> (Madd_old_temp_9_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<8> (Madd_old_temp_9_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<9> (Madd_old_temp_9_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<10> (Madd_old_temp_9_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<11> (Madd_old_temp_9_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<12> (Madd_old_temp_9_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<13> (Madd_old_temp_9_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<14> (Madd_old_temp_9_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<15> (Madd_old_temp_9_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<16> (Madd_old_temp_9_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<17> (Madd_old_temp_9_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<18> (Madd_old_temp_9_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<19> (Madd_old_temp_9_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<20> (Madd_old_temp_9_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<21> (Madd_old_temp_9_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<22> (Madd_old_temp_9_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<23> (Madd_old_temp_9_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<24> (Madd_old_temp_9_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<25> (Madd_old_temp_9_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<26> (Madd_old_temp_9_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<27> (Madd_old_temp_9_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<28> (Madd_old_temp_9_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<29> (Madd_old_temp_9_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Madd_old_temp_9_addsub0000_cy<30> (Madd_old_temp_9_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Madd_old_temp_9_addsub0000_xor<31> (old_temp_9_addsub0000<31>)
     LUT3:I2->O            2   0.612   0.000  _old_temp_9<31>1 (_old_temp_9<31>)
     LD:D                      0.268          temp_31
    ----------------------------------------
    Total                      9.864ns (7.402ns logic, 2.462ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9191062 / 54
-------------------------------------------------------------------------
Offset:              22.310ns (Levels of Logic = 20)
  Source:            targetnumber<23> (PAD)
  Destination:       result_30 (FF)
  Destination Clock: clk rising

  Data Path: targetnumber<23> to result_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  targetnumber_23_IBUF (Msub__old_exp2_6_cy<0>)
     LUT2:I0->O            1   0.612   0.000  Madd_old_count_7_add0000_lut<0> (Madd_old_count_7_add0000_lut<0>)
     XORCY:LI->O          68   0.458   1.152  Madd_old_count_7_add0000_xor<0> (old_count_7_add0000<0>)
     LUT4:I1->O            1   0.612   0.509  _old_count_1<0>18 (_old_count_1<0>18)
     LUT4:I0->O            1   0.612   0.509  _old_count_1<0>81_SW0 (N543)
     LUT4:I0->O            1   0.612   0.509  _old_count_1<0>81 (_old_count_1<0>81)
     LUT4:I0->O            1   0.612   0.509  _old_count_1<0>183_SW0 (N545)
     LUT4:I0->O            1   0.612   0.509  _old_count_1<0>183 (_old_count_1<0>183)
     LUT4:I0->O            1   0.612   0.509  _old_count_1<0>285_SW0 (N547)
     LUT4:I0->O            1   0.612   0.387  _old_count_1<0>285 (_old_count_1<0>285)
     LUT4:I2->O            1   0.612   0.360  _old_count_1<0>387_SW0 (N549)
     LUT4:I3->O            1   0.612   0.509  _old_count_1<0>387 (_old_count_1<0>387)
     LUT4:I0->O            1   0.612   0.360  _old_count_1<0>438 (_old_count_1<0>438)
     LUT4:I3->O           34   0.612   1.225  _old_count_1<0>489 (_old_count_1<0>)
     LUT2:I0->O            1   0.612   0.000  Msub_old_exp_5_addsub0000_lut<0> (Msub_old_exp_5_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Msub_old_exp_5_addsub0000_cy<0> (Msub_old_exp_5_addsub0000_cy<0>)
     XORCY:CI->O           4   0.699   0.651  Msub_old_exp_5_addsub0000_xor<1> (old_exp_5_addsub0000<1>)
     LUT4:I0->O            4   0.612   0.529  Madd__old_exp_5_cy<3>11 (Madd__old_exp_5_cy<3>)
     LUT4:I2->O            1   0.612   0.387  result_mux0000<30>_SW0 (N379)
     LUT4:I2->O            1   0.612   0.000  result_mux0000<30> (result_mux0000<30>)
     FD:D                      0.268          result_30
    ----------------------------------------
    Total                     22.310ns (12.727ns logic, 9.583ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'opcode'
  Total number of paths / destination ports: 4727559 / 32
-------------------------------------------------------------------------
Offset:              17.174ns (Levels of Logic = 47)
  Source:            targetnumber<23> (PAD)
  Destination:       temp_31 (LATCH)
  Destination Clock: opcode falling

  Data Path: targetnumber<23> to temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  targetnumber_23_IBUF (Msub__old_exp2_6_cy<0>)
     LUT4:I0->O            1   0.612   0.509  Msub__old_exp2_6_xor<3>11 (_old_exp2_6<3>)
     LUT2:I0->O            1   0.612   0.000  Madd_old_count_7_add0000_lut<3> (Madd_old_count_7_add0000_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Madd_old_count_7_add0000_cy<3> (Madd_old_count_7_add0000_cy<3>)
     XORCY:CI->O          30   0.699   1.075  Madd_old_count_7_add0000_xor<4> (Madd_old_count_7_sub0000_lut<4>)
     LUT4:I3->O           13   0.612   0.905  Madd_old_count_7_sub0000_cy<6>11 (Madd_old_count_7_sub0000_cy<6>)
     LUT2:I1->O            1   0.612   0.000  Madd_old_temp_8_not0000<7>1 (Madd_old_temp_8_not0000<7>)
     MUXCY:S->O            1   0.404   0.000  Madd_old_temp_8_addsub0000_cy<7> (Madd_old_temp_8_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_8_addsub0000_cy<8> (Madd_old_temp_8_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_8_addsub0000_cy<9> (Madd_old_temp_8_addsub0000_cy<9>)
     XORCY:CI->O           1   0.699   0.509  Madd_old_temp_8_addsub0000_xor<10> (old_temp_8_addsub0000<10>)
     LUT2:I0->O            1   0.612   0.360  _old_temp_8<0>219 (_old_temp_8<0>219)
     LUT4:I3->O           64   0.612   1.233  _old_temp_8<0>236 (N54)
     LUT4:I0->O            1   0.612   0.000  _old_temp_8<0>1691 (_old_temp_8<0>169)
     MUXCY:S->O            1   0.404   0.000  Madd_old_temp_9_addsub0000_cy<0> (Madd_old_temp_9_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<1> (Madd_old_temp_9_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<2> (Madd_old_temp_9_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<3> (Madd_old_temp_9_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<4> (Madd_old_temp_9_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<5> (Madd_old_temp_9_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<6> (Madd_old_temp_9_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<7> (Madd_old_temp_9_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<8> (Madd_old_temp_9_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<9> (Madd_old_temp_9_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<10> (Madd_old_temp_9_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<11> (Madd_old_temp_9_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<12> (Madd_old_temp_9_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<13> (Madd_old_temp_9_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<14> (Madd_old_temp_9_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<15> (Madd_old_temp_9_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<16> (Madd_old_temp_9_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<17> (Madd_old_temp_9_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<18> (Madd_old_temp_9_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<19> (Madd_old_temp_9_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<20> (Madd_old_temp_9_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<21> (Madd_old_temp_9_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<22> (Madd_old_temp_9_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<23> (Madd_old_temp_9_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<24> (Madd_old_temp_9_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<25> (Madd_old_temp_9_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<26> (Madd_old_temp_9_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<27> (Madd_old_temp_9_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<28> (Madd_old_temp_9_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Madd_old_temp_9_addsub0000_cy<29> (Madd_old_temp_9_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Madd_old_temp_9_addsub0000_cy<30> (Madd_old_temp_9_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Madd_old_temp_9_addsub0000_xor<31> (old_temp_9_addsub0000<31>)
     LUT3:I2->O            2   0.612   0.000  _old_temp_9<31>1 (_old_temp_9<31>)
     LD:D                      0.268          temp_31
    ----------------------------------------
    Total                     17.174ns (11.227ns logic, 5.947ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            result_31 (FF)
  Destination:       result<31> (PAD)
  Source Clock:      clk rising

  Data Path: result_31 to result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  result_31 (result_31)
     OBUF:I->O                 3.169          result_31_OBUF (result<31>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.79 secs
 
--> 


Total memory usage is 642660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :    1 (   0 filtered)

