
Proy_SEU_S5_23_00PROF06_PPB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000965c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  08009800  08009800  00019800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ca4  08009ca4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009ca4  08009ca4  00019ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cac  08009cac  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cac  08009cac  00019cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009cb0  08009cb0  00019cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009cb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000182c  200001e0  08009e94  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001a0c  08009e94  00021a0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016273  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000324b  00000000  00000000  00036483  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  000396d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f98  00000000  00000000  0003a790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019329  00000000  00000000  0003b728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013500  00000000  00000000  00054a51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dad7  00000000  00000000  00067f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00105a28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005584  00000000  00000000  00105a78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080097e4 	.word	0x080097e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080097e4 	.word	0x080097e4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <_write>:
#include <string.h>
#include "comunicaciones.h"
#include "main.h"

int _write(int file, char *ptr, int len)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]
 8000ecc:	e00b      	b.n	8000ee6 <_write+0x2a>
	{
	    //ITM_SendChar( *ptr++ );
	   HAL_UART_Transmit(&huart2, (uint8_t*)ptr++,1,1000);
 8000ece:	68b9      	ldr	r1, [r7, #8]
 8000ed0:	1c4b      	adds	r3, r1, #1
 8000ed2:	60bb      	str	r3, [r7, #8]
 8000ed4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed8:	2201      	movs	r2, #1
 8000eda:	4807      	ldr	r0, [pc, #28]	; (8000ef8 <_write+0x3c>)
 8000edc:	f002 fc77 	bl	80037ce <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	617b      	str	r3, [r7, #20]
 8000ee6:	697a      	ldr	r2, [r7, #20]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	429a      	cmp	r2, r3
 8000eec:	dbef      	blt.n	8000ece <_write+0x12>
	}

	return len;
 8000eee:	687b      	ldr	r3, [r7, #4]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3718      	adds	r7, #24
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000288 	.word	0x20000288

08000efc <ESP8266_RESET>:


void ESP8266_RESET(void){
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
	// RESET
	unsigned int ct;
	 HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2102      	movs	r1, #2
 8000f06:	483b      	ldr	r0, [pc, #236]	; (8000ff4 <ESP8266_RESET+0xf8>)
 8000f08:	f001 ff62 	bl	8002dd0 <HAL_GPIO_WritePin>
	 for (ct=0;ct<1000000;ct++);
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	e002      	b.n	8000f18 <ESP8266_RESET+0x1c>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	3301      	adds	r3, #1
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a37      	ldr	r2, [pc, #220]	; (8000ff8 <ESP8266_RESET+0xfc>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d9f8      	bls.n	8000f12 <ESP8266_RESET+0x16>
	 HAL_UART_Init(&huart1);
 8000f20:	4836      	ldr	r0, [pc, #216]	; (8000ffc <ESP8266_RESET+0x100>)
 8000f22:	f002 fc07 	bl	8003734 <HAL_UART_Init>
	 for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	607b      	str	r3, [r7, #4]
 8000f2a:	e007      	b.n	8000f3c <ESP8266_RESET+0x40>
 8000f2c:	4a34      	ldr	r2, [pc, #208]	; (8001000 <ESP8266_RESET+0x104>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4413      	add	r3, r2
 8000f32:	2200      	movs	r2, #0
 8000f34:	701a      	strb	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000f42:	d3f3      	bcc.n	8000f2c <ESP8266_RESET+0x30>
	 HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8000f44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f48:	492d      	ldr	r1, [pc, #180]	; (8001000 <ESP8266_RESET+0x104>)
 8000f4a:	482c      	ldr	r0, [pc, #176]	; (8000ffc <ESP8266_RESET+0x100>)
 8000f4c:	f002 fcd1 	bl	80038f2 <HAL_UART_Receive_DMA>

	 HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2110      	movs	r1, #16
 8000f54:	482b      	ldr	r0, [pc, #172]	; (8001004 <ESP8266_RESET+0x108>)
 8000f56:	f001 ff3b 	bl	8002dd0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f60:	4828      	ldr	r0, [pc, #160]	; (8001004 <ESP8266_RESET+0x108>)
 8000f62:	f001 ff35 	bl	8002dd0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f6c:	4826      	ldr	r0, [pc, #152]	; (8001008 <ESP8266_RESET+0x10c>)
 8000f6e:	f001 ff2f 	bl	8002dd0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2120      	movs	r1, #32
 8000f76:	4823      	ldr	r0, [pc, #140]	; (8001004 <ESP8266_RESET+0x108>)
 8000f78:	f001 ff2a 	bl	8002dd0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, GPIO_PIN_RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2108      	movs	r1, #8
 8000f80:	4820      	ldr	r0, [pc, #128]	; (8001004 <ESP8266_RESET+0x108>)
 8000f82:	f001 ff25 	bl	8002dd0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2140      	movs	r1, #64	; 0x40
 8000f8a:	481f      	ldr	r0, [pc, #124]	; (8001008 <ESP8266_RESET+0x10c>)
 8000f8c:	f001 ff20 	bl	8002dd0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2101      	movs	r1, #1
 8000f94:	481b      	ldr	r0, [pc, #108]	; (8001004 <ESP8266_RESET+0x108>)
 8000f96:	f001 ff1b 	bl	8002dd0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2120      	movs	r1, #32
 8000f9e:	481a      	ldr	r0, [pc, #104]	; (8001008 <ESP8266_RESET+0x10c>)
 8000fa0:	f001 ff16 	bl	8002dd0 <HAL_GPIO_WritePin>

	 HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_SET);
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	4816      	ldr	r0, [pc, #88]	; (8001004 <ESP8266_RESET+0x108>)
 8000faa:	f001 ff11 	bl	8002dd0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_SET);
 8000fae:	2201      	movs	r2, #1
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	4810      	ldr	r0, [pc, #64]	; (8000ff4 <ESP8266_RESET+0xf8>)
 8000fb4:	f001 ff0c 	bl	8002dd0 <HAL_GPIO_WritePin>

	 for (ct=0;ct<10000000;ct++);
 8000fb8:	2300      	movs	r3, #0
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	e002      	b.n	8000fc4 <ESP8266_RESET+0xc8>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	4a11      	ldr	r2, [pc, #68]	; (800100c <ESP8266_RESET+0x110>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d3f8      	bcc.n	8000fbe <ESP8266_RESET+0xc2>
	 HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_SET);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	2120      	movs	r1, #32
 8000fd0:	480d      	ldr	r0, [pc, #52]	; (8001008 <ESP8266_RESET+0x10c>)
 8000fd2:	f001 fefd 	bl	8002dd0 <HAL_GPIO_WritePin>
   	 HAL_UART_DMAStop(&huart1);
 8000fd6:	4809      	ldr	r0, [pc, #36]	; (8000ffc <ESP8266_RESET+0x100>)
 8000fd8:	f002 fcbb 	bl	8003952 <HAL_UART_DMAStop>
	 printf("XXXXX %s",buff_recv);
 8000fdc:	4908      	ldr	r1, [pc, #32]	; (8001000 <ESP8266_RESET+0x104>)
 8000fde:	480c      	ldr	r0, [pc, #48]	; (8001010 <ESP8266_RESET+0x114>)
 8000fe0:	f006 fbf6 	bl	80077d0 <iprintf>
	 printf("XXXXX\r\n\n\n\n");
 8000fe4:	480b      	ldr	r0, [pc, #44]	; (8001014 <ESP8266_RESET+0x118>)
 8000fe6:	f006 fc79 	bl	80078dc <puts>
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40020800 	.word	0x40020800
 8000ff8:	000f423f 	.word	0x000f423f
 8000ffc:	20000244 	.word	0x20000244
 8001000:	200003ec 	.word	0x200003ec
 8001004:	40020400 	.word	0x40020400
 8001008:	40020000 	.word	0x40020000
 800100c:	00989680 	.word	0x00989680
 8001010:	08009800 	.word	0x08009800
 8001014:	0800980c 	.word	0x0800980c

08001018 <ESP8266_Boot>:


void ESP8266_Boot(void)

{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
	unsigned int ct;

 	printf("Reseting...\r\n");
 800101e:	4843      	ldr	r0, [pc, #268]	; (800112c <ESP8266_Boot+0x114>)
 8001020:	f006 fc5c 	bl	80078dc <puts>

 	ESP8266_RESET();
 8001024:	f7ff ff6a 	bl	8000efc <ESP8266_RESET>
 	printf("Init...\r\n");
 8001028:	4841      	ldr	r0, [pc, #260]	; (8001130 <ESP8266_Boot+0x118>)
 800102a:	f006 fc57 	bl	80078dc <puts>

 	HAL_UART_Init(&huart1);
 800102e:	4841      	ldr	r0, [pc, #260]	; (8001134 <ESP8266_Boot+0x11c>)
 8001030:	f002 fb80 	bl	8003734 <HAL_UART_Init>

 	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_RESET);
 8001034:	2200      	movs	r2, #0
 8001036:	2101      	movs	r1, #1
 8001038:	483f      	ldr	r0, [pc, #252]	; (8001138 <ESP8266_Boot+0x120>)
 800103a:	f001 fec9 	bl	8002dd0 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	2120      	movs	r1, #32
 8001042:	483e      	ldr	r0, [pc, #248]	; (800113c <ESP8266_Boot+0x124>)
 8001044:	f001 fec4 	bl	8002dd0 <HAL_GPIO_WritePin>

 	// version
 	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8001048:	2300      	movs	r3, #0
 800104a:	607b      	str	r3, [r7, #4]
 800104c:	e007      	b.n	800105e <ESP8266_Boot+0x46>
 800104e:	4a3c      	ldr	r2, [pc, #240]	; (8001140 <ESP8266_Boot+0x128>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4413      	add	r3, r2
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3301      	adds	r3, #1
 800105c:	607b      	str	r3, [r7, #4]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001064:	d3f3      	bcc.n	800104e <ESP8266_Boot+0x36>
 	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8001066:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800106a:	4935      	ldr	r1, [pc, #212]	; (8001140 <ESP8266_Boot+0x128>)
 800106c:	4831      	ldr	r0, [pc, #196]	; (8001134 <ESP8266_Boot+0x11c>)
 800106e:	f002 fc40 	bl	80038f2 <HAL_UART_Receive_DMA>
 	HAL_UART_Transmit(&huart1, ( unsigned char *)"AT\r\n",strlen("AT\r\n"),10000);
 8001072:	f242 7310 	movw	r3, #10000	; 0x2710
 8001076:	2204      	movs	r2, #4
 8001078:	4932      	ldr	r1, [pc, #200]	; (8001144 <ESP8266_Boot+0x12c>)
 800107a:	482e      	ldr	r0, [pc, #184]	; (8001134 <ESP8266_Boot+0x11c>)
 800107c:	f002 fba7 	bl	80037ce <HAL_UART_Transmit>
 	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_SET);
 8001080:	2201      	movs	r2, #1
 8001082:	2101      	movs	r1, #1
 8001084:	482c      	ldr	r0, [pc, #176]	; (8001138 <ESP8266_Boot+0x120>)
 8001086:	f001 fea3 	bl	8002dd0 <HAL_GPIO_WritePin>
 	for (ct=0;ct<2000000;ct++);
 800108a:	2300      	movs	r3, #0
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	e002      	b.n	8001096 <ESP8266_Boot+0x7e>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3301      	adds	r3, #1
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a2b      	ldr	r2, [pc, #172]	; (8001148 <ESP8266_Boot+0x130>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d9f8      	bls.n	8001090 <ESP8266_Boot+0x78>
 	HAL_UART_DMAStop(&huart1);
 800109e:	4825      	ldr	r0, [pc, #148]	; (8001134 <ESP8266_Boot+0x11c>)
 80010a0:	f002 fc57 	bl	8003952 <HAL_UART_DMAStop>
 	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_SET);
 80010a4:	2201      	movs	r2, #1
 80010a6:	2120      	movs	r1, #32
 80010a8:	4824      	ldr	r0, [pc, #144]	; (800113c <ESP8266_Boot+0x124>)
 80010aa:	f001 fe91 	bl	8002dd0 <HAL_GPIO_WritePin>
	printf("1: %s",buff_recv);
 80010ae:	4924      	ldr	r1, [pc, #144]	; (8001140 <ESP8266_Boot+0x128>)
 80010b0:	4826      	ldr	r0, [pc, #152]	; (800114c <ESP8266_Boot+0x134>)
 80010b2:	f006 fb8d 	bl	80077d0 <iprintf>


	// version
	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	e007      	b.n	80010cc <ESP8266_Boot+0xb4>
 80010bc:	4a20      	ldr	r2, [pc, #128]	; (8001140 <ESP8266_Boot+0x128>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4413      	add	r3, r2
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3301      	adds	r3, #1
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80010d2:	d3f3      	bcc.n	80010bc <ESP8266_Boot+0xa4>
	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 80010d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010d8:	4919      	ldr	r1, [pc, #100]	; (8001140 <ESP8266_Boot+0x128>)
 80010da:	4816      	ldr	r0, [pc, #88]	; (8001134 <ESP8266_Boot+0x11c>)
 80010dc:	f002 fc09 	bl	80038f2 <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(&huart1, ( unsigned char *)"AT+GMR\r\n",strlen("AT+GMR\r\n"),10000);
 80010e0:	f242 7310 	movw	r3, #10000	; 0x2710
 80010e4:	2208      	movs	r2, #8
 80010e6:	491a      	ldr	r1, [pc, #104]	; (8001150 <ESP8266_Boot+0x138>)
 80010e8:	4812      	ldr	r0, [pc, #72]	; (8001134 <ESP8266_Boot+0x11c>)
 80010ea:	f002 fb70 	bl	80037ce <HAL_UART_Transmit>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_SET);
 80010ee:	2201      	movs	r2, #1
 80010f0:	2101      	movs	r1, #1
 80010f2:	4811      	ldr	r0, [pc, #68]	; (8001138 <ESP8266_Boot+0x120>)
 80010f4:	f001 fe6c 	bl	8002dd0 <HAL_GPIO_WritePin>
	for (ct=0;ct<2000000;ct++);
 80010f8:	2300      	movs	r3, #0
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	e002      	b.n	8001104 <ESP8266_Boot+0xec>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a10      	ldr	r2, [pc, #64]	; (8001148 <ESP8266_Boot+0x130>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d9f8      	bls.n	80010fe <ESP8266_Boot+0xe6>
	HAL_UART_DMAStop(&huart1);
 800110c:	4809      	ldr	r0, [pc, #36]	; (8001134 <ESP8266_Boot+0x11c>)
 800110e:	f002 fc20 	bl	8003952 <HAL_UART_DMAStop>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2120      	movs	r1, #32
 8001116:	4809      	ldr	r0, [pc, #36]	; (800113c <ESP8266_Boot+0x124>)
 8001118:	f001 fe5a 	bl	8002dd0 <HAL_GPIO_WritePin>

	printf("2: %s",buff_recv);
 800111c:	4908      	ldr	r1, [pc, #32]	; (8001140 <ESP8266_Boot+0x128>)
 800111e:	480d      	ldr	r0, [pc, #52]	; (8001154 <ESP8266_Boot+0x13c>)
 8001120:	f006 fb56 	bl	80077d0 <iprintf>
		osDelay(3000);
		HAL_UART_DMAStop(UART_ESP8266);
		print_buffer("",buff_recv);
		//HAL_UART_Transmit(&huart2, buff_recv,strlen(buff_recv),10000);
*/
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	08009818 	.word	0x08009818
 8001130:	08009828 	.word	0x08009828
 8001134:	20000244 	.word	0x20000244
 8001138:	40020400 	.word	0x40020400
 800113c:	40020000 	.word	0x40020000
 8001140:	200003ec 	.word	0x200003ec
 8001144:	08009834 	.word	0x08009834
 8001148:	001e847f 	.word	0x001e847f
 800114c:	0800983c 	.word	0x0800983c
 8001150:	08009844 	.word	0x08009844
 8001154:	08009850 	.word	0x08009850

08001158 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800115c:	f000 fcde 	bl	8001b1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001160:	f000 f816 	bl	8001190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001164:	f000 f962 	bl	800142c <MX_GPIO_Init>
  MX_DMA_Init();
 8001168:	f000 f922 	bl	80013b0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800116c:	f000 f8f6 	bl	800135c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001170:	f000 f8ca 	bl	8001308 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001174:	f000 f876 	bl	8001264 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  printf (PASCU_PRJ " at "__TIME__ "\r\n");
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <main+0x34>)
 800117a:	f006 fbaf 	bl	80078dc <puts>

  ESP8266_Boot();
 800117e:	f7ff ff4b 	bl	8001018 <ESP8266_Boot>
  //ESP8266_RESET();

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001182:	f003 f9c7 	bl	8004514 <osKernelInitialize>
/**
* @}
*/

  /* Start scheduler */
  osKernelStart();
 8001186:	f003 f9e9 	bl	800455c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800118a:	e7fe      	b.n	800118a <main+0x32>
 800118c:	08009864 	.word	0x08009864

08001190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b094      	sub	sp, #80	; 0x50
 8001194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001196:	f107 0320 	add.w	r3, r7, #32
 800119a:	2230      	movs	r2, #48	; 0x30
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f005 fe0f 	bl	8006dc2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b4:	2300      	movs	r3, #0
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	4b28      	ldr	r3, [pc, #160]	; (800125c <SystemClock_Config+0xcc>)
 80011ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011bc:	4a27      	ldr	r2, [pc, #156]	; (800125c <SystemClock_Config+0xcc>)
 80011be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c2:	6413      	str	r3, [r2, #64]	; 0x40
 80011c4:	4b25      	ldr	r3, [pc, #148]	; (800125c <SystemClock_Config+0xcc>)
 80011c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011cc:	60bb      	str	r3, [r7, #8]
 80011ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011d0:	2300      	movs	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	4b22      	ldr	r3, [pc, #136]	; (8001260 <SystemClock_Config+0xd0>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a21      	ldr	r2, [pc, #132]	; (8001260 <SystemClock_Config+0xd0>)
 80011da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	4b1f      	ldr	r3, [pc, #124]	; (8001260 <SystemClock_Config+0xd0>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011ec:	2302      	movs	r3, #2
 80011ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f0:	2301      	movs	r3, #1
 80011f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011f4:	2310      	movs	r3, #16
 80011f6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f8:	2302      	movs	r3, #2
 80011fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011fc:	2300      	movs	r3, #0
 80011fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001200:	2310      	movs	r3, #16
 8001202:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001204:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001208:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800120a:	2304      	movs	r3, #4
 800120c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800120e:	2304      	movs	r3, #4
 8001210:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001212:	f107 0320 	add.w	r3, r7, #32
 8001216:	4618      	mov	r0, r3
 8001218:	f001 fdf4 	bl	8002e04 <HAL_RCC_OscConfig>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001222:	f000 f9c9 	bl	80015b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001226:	230f      	movs	r3, #15
 8001228:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800122a:	2302      	movs	r3, #2
 800122c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001232:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001236:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001238:	2300      	movs	r3, #0
 800123a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800123c:	f107 030c 	add.w	r3, r7, #12
 8001240:	2102      	movs	r1, #2
 8001242:	4618      	mov	r0, r3
 8001244:	f002 f856 	bl	80032f4 <HAL_RCC_ClockConfig>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800124e:	f000 f9b3 	bl	80015b8 <Error_Handler>
  }
}
 8001252:	bf00      	nop
 8001254:	3750      	adds	r7, #80	; 0x50
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40023800 	.word	0x40023800
 8001260:	40007000 	.word	0x40007000

08001264 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800126a:	463b      	mov	r3, r7
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001276:	4b21      	ldr	r3, [pc, #132]	; (80012fc <MX_ADC1_Init+0x98>)
 8001278:	4a21      	ldr	r2, [pc, #132]	; (8001300 <MX_ADC1_Init+0x9c>)
 800127a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800127c:	4b1f      	ldr	r3, [pc, #124]	; (80012fc <MX_ADC1_Init+0x98>)
 800127e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001282:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001284:	4b1d      	ldr	r3, [pc, #116]	; (80012fc <MX_ADC1_Init+0x98>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800128a:	4b1c      	ldr	r3, [pc, #112]	; (80012fc <MX_ADC1_Init+0x98>)
 800128c:	2200      	movs	r2, #0
 800128e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001290:	4b1a      	ldr	r3, [pc, #104]	; (80012fc <MX_ADC1_Init+0x98>)
 8001292:	2200      	movs	r2, #0
 8001294:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001296:	4b19      	ldr	r3, [pc, #100]	; (80012fc <MX_ADC1_Init+0x98>)
 8001298:	2200      	movs	r2, #0
 800129a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800129e:	4b17      	ldr	r3, [pc, #92]	; (80012fc <MX_ADC1_Init+0x98>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012a4:	4b15      	ldr	r3, [pc, #84]	; (80012fc <MX_ADC1_Init+0x98>)
 80012a6:	4a17      	ldr	r2, [pc, #92]	; (8001304 <MX_ADC1_Init+0xa0>)
 80012a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012aa:	4b14      	ldr	r3, [pc, #80]	; (80012fc <MX_ADC1_Init+0x98>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012b0:	4b12      	ldr	r3, [pc, #72]	; (80012fc <MX_ADC1_Init+0x98>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012b6:	4b11      	ldr	r3, [pc, #68]	; (80012fc <MX_ADC1_Init+0x98>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012be:	4b0f      	ldr	r3, [pc, #60]	; (80012fc <MX_ADC1_Init+0x98>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012c4:	480d      	ldr	r0, [pc, #52]	; (80012fc <MX_ADC1_Init+0x98>)
 80012c6:	f000 fc9b 	bl	8001c00 <HAL_ADC_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012d0:	f000 f972 	bl	80015b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012d8:	2301      	movs	r3, #1
 80012da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012dc:	2300      	movs	r3, #0
 80012de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e0:	463b      	mov	r3, r7
 80012e2:	4619      	mov	r1, r3
 80012e4:	4805      	ldr	r0, [pc, #20]	; (80012fc <MX_ADC1_Init+0x98>)
 80012e6:	f000 fccf 	bl	8001c88 <HAL_ADC_ConfigChannel>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80012f0:	f000 f962 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	200001fc 	.word	0x200001fc
 8001300:	40012000 	.word	0x40012000
 8001304:	0f000001 	.word	0x0f000001

08001308 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800130c:	4b11      	ldr	r3, [pc, #68]	; (8001354 <MX_USART1_UART_Init+0x4c>)
 800130e:	4a12      	ldr	r2, [pc, #72]	; (8001358 <MX_USART1_UART_Init+0x50>)
 8001310:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001312:	4b10      	ldr	r3, [pc, #64]	; (8001354 <MX_USART1_UART_Init+0x4c>)
 8001314:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001318:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800131a:	4b0e      	ldr	r3, [pc, #56]	; (8001354 <MX_USART1_UART_Init+0x4c>)
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001320:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <MX_USART1_UART_Init+0x4c>)
 8001322:	2200      	movs	r2, #0
 8001324:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001326:	4b0b      	ldr	r3, [pc, #44]	; (8001354 <MX_USART1_UART_Init+0x4c>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800132c:	4b09      	ldr	r3, [pc, #36]	; (8001354 <MX_USART1_UART_Init+0x4c>)
 800132e:	220c      	movs	r2, #12
 8001330:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001332:	4b08      	ldr	r3, [pc, #32]	; (8001354 <MX_USART1_UART_Init+0x4c>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001338:	4b06      	ldr	r3, [pc, #24]	; (8001354 <MX_USART1_UART_Init+0x4c>)
 800133a:	2200      	movs	r2, #0
 800133c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800133e:	4805      	ldr	r0, [pc, #20]	; (8001354 <MX_USART1_UART_Init+0x4c>)
 8001340:	f002 f9f8 	bl	8003734 <HAL_UART_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800134a:	f000 f935 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000244 	.word	0x20000244
 8001358:	40011000 	.word	0x40011000

0800135c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <MX_USART2_UART_Init+0x4c>)
 8001362:	4a12      	ldr	r2, [pc, #72]	; (80013ac <MX_USART2_UART_Init+0x50>)
 8001364:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001366:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <MX_USART2_UART_Init+0x4c>)
 8001368:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800136c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800136e:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <MX_USART2_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <MX_USART2_UART_Init+0x4c>)
 8001376:	2200      	movs	r2, #0
 8001378:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800137a:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <MX_USART2_UART_Init+0x4c>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001380:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <MX_USART2_UART_Init+0x4c>)
 8001382:	220c      	movs	r2, #12
 8001384:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001386:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <MX_USART2_UART_Init+0x4c>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <MX_USART2_UART_Init+0x4c>)
 800138e:	2200      	movs	r2, #0
 8001390:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001392:	4805      	ldr	r0, [pc, #20]	; (80013a8 <MX_USART2_UART_Init+0x4c>)
 8001394:	f002 f9ce 	bl	8003734 <HAL_UART_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800139e:	f000 f90b 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000288 	.word	0x20000288
 80013ac:	40004400 	.word	0x40004400

080013b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	4b1b      	ldr	r3, [pc, #108]	; (8001428 <MX_DMA_Init+0x78>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	4a1a      	ldr	r2, [pc, #104]	; (8001428 <MX_DMA_Init+0x78>)
 80013c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013c4:	6313      	str	r3, [r2, #48]	; 0x30
 80013c6:	4b18      	ldr	r3, [pc, #96]	; (8001428 <MX_DMA_Init+0x78>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	603b      	str	r3, [r7, #0]
 80013d6:	4b14      	ldr	r3, [pc, #80]	; (8001428 <MX_DMA_Init+0x78>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	4a13      	ldr	r2, [pc, #76]	; (8001428 <MX_DMA_Init+0x78>)
 80013dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013e0:	6313      	str	r3, [r2, #48]	; 0x30
 80013e2:	4b11      	ldr	r3, [pc, #68]	; (8001428 <MX_DMA_Init+0x78>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2105      	movs	r1, #5
 80013f2:	2010      	movs	r0, #16
 80013f4:	f000 ff51 	bl	800229a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80013f8:	2010      	movs	r0, #16
 80013fa:	f000 ff6a 	bl	80022d2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2105      	movs	r1, #5
 8001402:	203a      	movs	r0, #58	; 0x3a
 8001404:	f000 ff49 	bl	800229a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001408:	203a      	movs	r0, #58	; 0x3a
 800140a:	f000 ff62 	bl	80022d2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2105      	movs	r1, #5
 8001412:	2046      	movs	r0, #70	; 0x46
 8001414:	f000 ff41 	bl	800229a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001418:	2046      	movs	r0, #70	; 0x46
 800141a:	f000 ff5a 	bl	80022d2 <HAL_NVIC_EnableIRQ>

}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40023800 	.word	0x40023800

0800142c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08a      	sub	sp, #40	; 0x28
 8001430:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001432:	f107 0314 	add.w	r3, r7, #20
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
 8001440:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	4b58      	ldr	r3, [pc, #352]	; (80015a8 <MX_GPIO_Init+0x17c>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a57      	ldr	r2, [pc, #348]	; (80015a8 <MX_GPIO_Init+0x17c>)
 800144c:	f043 0304 	orr.w	r3, r3, #4
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b55      	ldr	r3, [pc, #340]	; (80015a8 <MX_GPIO_Init+0x17c>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0304 	and.w	r3, r3, #4
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	4b51      	ldr	r3, [pc, #324]	; (80015a8 <MX_GPIO_Init+0x17c>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a50      	ldr	r2, [pc, #320]	; (80015a8 <MX_GPIO_Init+0x17c>)
 8001468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b4e      	ldr	r3, [pc, #312]	; (80015a8 <MX_GPIO_Init+0x17c>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60bb      	str	r3, [r7, #8]
 800147e:	4b4a      	ldr	r3, [pc, #296]	; (80015a8 <MX_GPIO_Init+0x17c>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a49      	ldr	r2, [pc, #292]	; (80015a8 <MX_GPIO_Init+0x17c>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b47      	ldr	r3, [pc, #284]	; (80015a8 <MX_GPIO_Init+0x17c>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	607b      	str	r3, [r7, #4]
 800149a:	4b43      	ldr	r3, [pc, #268]	; (80015a8 <MX_GPIO_Init+0x17c>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a42      	ldr	r2, [pc, #264]	; (80015a8 <MX_GPIO_Init+0x17c>)
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b40      	ldr	r3, [pc, #256]	; (80015a8 <MX_GPIO_Init+0x17c>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2102      	movs	r1, #2
 80014b6:	483d      	ldr	r0, [pc, #244]	; (80015ac <MX_GPIO_Init+0x180>)
 80014b8:	f001 fc8a 	bl	8002dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D8_Pin|Buzzer_Pin|D3_Pin, GPIO_PIN_RESET);
 80014bc:	2200      	movs	r2, #0
 80014be:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 80014c2:	483b      	ldr	r0, [pc, #236]	; (80015b0 <MX_GPIO_Init+0x184>)
 80014c4:	f001 fc84 	bl	8002dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_SET);
 80014c8:	2201      	movs	r2, #1
 80014ca:	2140      	movs	r1, #64	; 0x40
 80014cc:	4838      	ldr	r0, [pc, #224]	; (80015b0 <MX_GPIO_Init+0x184>)
 80014ce:	f001 fc7f 	bl	8002dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D7_Pin|D2_Pin|D5_Pin|D1_Pin
 80014d2:	2200      	movs	r2, #0
 80014d4:	f240 4139 	movw	r1, #1081	; 0x439
 80014d8:	4836      	ldr	r0, [pc, #216]	; (80015b4 <MX_GPIO_Init+0x188>)
 80014da:	f001 fc79 	bl	8002dd0 <HAL_GPIO_WritePin>
                          |D4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014e4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80014e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	4619      	mov	r1, r3
 80014f4:	482d      	ldr	r0, [pc, #180]	; (80015ac <MX_GPIO_Init+0x180>)
 80014f6:	f001 fae7 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESP8266_RESET_Pin */
  GPIO_InitStruct.Pin = ESP8266_RESET_Pin;
 80014fa:	2302      	movs	r3, #2
 80014fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fe:	2301      	movs	r3, #1
 8001500:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001506:	2303      	movs	r3, #3
 8001508:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESP8266_RESET_GPIO_Port, &GPIO_InitStruct);
 800150a:	f107 0314 	add.w	r3, r7, #20
 800150e:	4619      	mov	r1, r3
 8001510:	4826      	ldr	r0, [pc, #152]	; (80015ac <MX_GPIO_Init+0x180>)
 8001512:	f001 fad9 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D8_Pin Buzzer_Pin D3_Pin */
  GPIO_InitStruct.Pin = D8_Pin|Buzzer_Pin|D3_Pin;
 8001516:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 800151a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151c:	2301      	movs	r3, #1
 800151e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001524:	2300      	movs	r3, #0
 8001526:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	4820      	ldr	r0, [pc, #128]	; (80015b0 <MX_GPIO_Init+0x184>)
 8001530:	f001 faca 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : D6_Pin */
  GPIO_InitStruct.Pin = D6_Pin;
 8001534:	2340      	movs	r3, #64	; 0x40
 8001536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001538:	2301      	movs	r3, #1
 800153a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001540:	2302      	movs	r3, #2
 8001542:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D6_GPIO_Port, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	4819      	ldr	r0, [pc, #100]	; (80015b0 <MX_GPIO_Init+0x184>)
 800154c:	f001 fabc 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin D5_Pin D1_Pin
                           D4_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin|D5_Pin|D1_Pin
 8001550:	f240 4339 	movw	r3, #1081	; 0x439
 8001554:	617b      	str	r3, [r7, #20]
                          |D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001556:	2301      	movs	r3, #1
 8001558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155e:	2300      	movs	r3, #0
 8001560:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	4619      	mov	r1, r3
 8001568:	4812      	ldr	r0, [pc, #72]	; (80015b4 <MX_GPIO_Init+0x188>)
 800156a:	f001 faad 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSADOR1_Pin */
  GPIO_InitStruct.Pin = PULSADOR1_Pin;
 800156e:	2380      	movs	r3, #128	; 0x80
 8001570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001576:	2301      	movs	r3, #1
 8001578:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSADOR1_GPIO_Port, &GPIO_InitStruct);
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	4619      	mov	r1, r3
 8001580:	480a      	ldr	r0, [pc, #40]	; (80015ac <MX_GPIO_Init+0x180>)
 8001582:	f001 faa1 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSADOR2_Pin */
  GPIO_InitStruct.Pin = PULSADOR2_Pin;
 8001586:	2340      	movs	r3, #64	; 0x40
 8001588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800158a:	2300      	movs	r3, #0
 800158c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800158e:	2301      	movs	r3, #1
 8001590:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSADOR2_GPIO_Port, &GPIO_InitStruct);
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	4619      	mov	r1, r3
 8001598:	4806      	ldr	r0, [pc, #24]	; (80015b4 <MX_GPIO_Init+0x188>)
 800159a:	f001 fa95 	bl	8002ac8 <HAL_GPIO_Init>

}
 800159e:	bf00      	nop
 80015a0:	3728      	adds	r7, #40	; 0x28
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40023800 	.word	0x40023800
 80015ac:	40020800 	.word	0x40020800
 80015b0:	40020000 	.word	0x40020000
 80015b4:	40020400 	.word	0x40020400

080015b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015bc:	b672      	cpsid	i
}
 80015be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015c0:	e7fe      	b.n	80015c0 <Error_Handler+0x8>
	...

080015c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	4b12      	ldr	r3, [pc, #72]	; (8001618 <HAL_MspInit+0x54>)
 80015d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d2:	4a11      	ldr	r2, [pc, #68]	; (8001618 <HAL_MspInit+0x54>)
 80015d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015d8:	6453      	str	r3, [r2, #68]	; 0x44
 80015da:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <HAL_MspInit+0x54>)
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	603b      	str	r3, [r7, #0]
 80015ea:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <HAL_MspInit+0x54>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <HAL_MspInit+0x54>)
 80015f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f4:	6413      	str	r3, [r2, #64]	; 0x40
 80015f6:	4b08      	ldr	r3, [pc, #32]	; (8001618 <HAL_MspInit+0x54>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001602:	2200      	movs	r2, #0
 8001604:	210f      	movs	r1, #15
 8001606:	f06f 0001 	mvn.w	r0, #1
 800160a:	f000 fe46 	bl	800229a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40023800 	.word	0x40023800

0800161c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08a      	sub	sp, #40	; 0x28
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a17      	ldr	r2, [pc, #92]	; (8001698 <HAL_ADC_MspInit+0x7c>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d127      	bne.n	800168e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	4b16      	ldr	r3, [pc, #88]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001646:	4a15      	ldr	r2, [pc, #84]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800164c:	6453      	str	r3, [r2, #68]	; 0x44
 800164e:	4b13      	ldr	r3, [pc, #76]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	4b0f      	ldr	r3, [pc, #60]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	4a0e      	ldr	r2, [pc, #56]	; (800169c <HAL_ADC_MspInit+0x80>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
 800166a:	4b0c      	ldr	r3, [pc, #48]	; (800169c <HAL_ADC_MspInit+0x80>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = LDR_Pin|NTC_Pin|POT_Pin;
 8001676:	2313      	movs	r3, #19
 8001678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167a:	2303      	movs	r3, #3
 800167c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	4619      	mov	r1, r3
 8001688:	4805      	ldr	r0, [pc, #20]	; (80016a0 <HAL_ADC_MspInit+0x84>)
 800168a:	f001 fa1d 	bl	8002ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800168e:	bf00      	nop
 8001690:	3728      	adds	r7, #40	; 0x28
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40012000 	.word	0x40012000
 800169c:	40023800 	.word	0x40023800
 80016a0:	40020000 	.word	0x40020000

080016a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08c      	sub	sp, #48	; 0x30
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	f107 031c 	add.w	r3, r7, #28
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a78      	ldr	r2, [pc, #480]	; (80018a4 <HAL_UART_MspInit+0x200>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	f040 808a 	bne.w	80017dc <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016c8:	2300      	movs	r3, #0
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	4b76      	ldr	r3, [pc, #472]	; (80018a8 <HAL_UART_MspInit+0x204>)
 80016ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d0:	4a75      	ldr	r2, [pc, #468]	; (80018a8 <HAL_UART_MspInit+0x204>)
 80016d2:	f043 0310 	orr.w	r3, r3, #16
 80016d6:	6453      	str	r3, [r2, #68]	; 0x44
 80016d8:	4b73      	ldr	r3, [pc, #460]	; (80018a8 <HAL_UART_MspInit+0x204>)
 80016da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016dc:	f003 0310 	and.w	r3, r3, #16
 80016e0:	61bb      	str	r3, [r7, #24]
 80016e2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	4b6f      	ldr	r3, [pc, #444]	; (80018a8 <HAL_UART_MspInit+0x204>)
 80016ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ec:	4a6e      	ldr	r2, [pc, #440]	; (80018a8 <HAL_UART_MspInit+0x204>)
 80016ee:	f043 0301 	orr.w	r3, r3, #1
 80016f2:	6313      	str	r3, [r2, #48]	; 0x30
 80016f4:	4b6c      	ldr	r3, [pc, #432]	; (80018a8 <HAL_UART_MspInit+0x204>)
 80016f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f8:	f003 0301 	and.w	r3, r3, #1
 80016fc:	617b      	str	r3, [r7, #20]
 80016fe:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001700:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001706:	2302      	movs	r3, #2
 8001708:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170e:	2303      	movs	r3, #3
 8001710:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001712:	2307      	movs	r3, #7
 8001714:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001716:	f107 031c 	add.w	r3, r7, #28
 800171a:	4619      	mov	r1, r3
 800171c:	4863      	ldr	r0, [pc, #396]	; (80018ac <HAL_UART_MspInit+0x208>)
 800171e:	f001 f9d3 	bl	8002ac8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001722:	4b63      	ldr	r3, [pc, #396]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 8001724:	4a63      	ldr	r2, [pc, #396]	; (80018b4 <HAL_UART_MspInit+0x210>)
 8001726:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001728:	4b61      	ldr	r3, [pc, #388]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 800172a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800172e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001730:	4b5f      	ldr	r3, [pc, #380]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001736:	4b5e      	ldr	r3, [pc, #376]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 8001738:	2200      	movs	r2, #0
 800173a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800173c:	4b5c      	ldr	r3, [pc, #368]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 800173e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001742:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001744:	4b5a      	ldr	r3, [pc, #360]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 8001746:	2200      	movs	r2, #0
 8001748:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800174a:	4b59      	ldr	r3, [pc, #356]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001750:	4b57      	ldr	r3, [pc, #348]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001756:	4b56      	ldr	r3, [pc, #344]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800175c:	4b54      	ldr	r3, [pc, #336]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 800175e:	2200      	movs	r2, #0
 8001760:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001762:	4853      	ldr	r0, [pc, #332]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 8001764:	f000 fdd0 	bl	8002308 <HAL_DMA_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800176e:	f7ff ff23 	bl	80015b8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a4e      	ldr	r2, [pc, #312]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 8001776:	639a      	str	r2, [r3, #56]	; 0x38
 8001778:	4a4d      	ldr	r2, [pc, #308]	; (80018b0 <HAL_UART_MspInit+0x20c>)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800177e:	4b4e      	ldr	r3, [pc, #312]	; (80018b8 <HAL_UART_MspInit+0x214>)
 8001780:	4a4e      	ldr	r2, [pc, #312]	; (80018bc <HAL_UART_MspInit+0x218>)
 8001782:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001784:	4b4c      	ldr	r3, [pc, #304]	; (80018b8 <HAL_UART_MspInit+0x214>)
 8001786:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800178a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800178c:	4b4a      	ldr	r3, [pc, #296]	; (80018b8 <HAL_UART_MspInit+0x214>)
 800178e:	2240      	movs	r2, #64	; 0x40
 8001790:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001792:	4b49      	ldr	r3, [pc, #292]	; (80018b8 <HAL_UART_MspInit+0x214>)
 8001794:	2200      	movs	r2, #0
 8001796:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001798:	4b47      	ldr	r3, [pc, #284]	; (80018b8 <HAL_UART_MspInit+0x214>)
 800179a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800179e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017a0:	4b45      	ldr	r3, [pc, #276]	; (80018b8 <HAL_UART_MspInit+0x214>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017a6:	4b44      	ldr	r3, [pc, #272]	; (80018b8 <HAL_UART_MspInit+0x214>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80017ac:	4b42      	ldr	r3, [pc, #264]	; (80018b8 <HAL_UART_MspInit+0x214>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017b2:	4b41      	ldr	r3, [pc, #260]	; (80018b8 <HAL_UART_MspInit+0x214>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017b8:	4b3f      	ldr	r3, [pc, #252]	; (80018b8 <HAL_UART_MspInit+0x214>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80017be:	483e      	ldr	r0, [pc, #248]	; (80018b8 <HAL_UART_MspInit+0x214>)
 80017c0:	f000 fda2 	bl	8002308 <HAL_DMA_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80017ca:	f7ff fef5 	bl	80015b8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a39      	ldr	r2, [pc, #228]	; (80018b8 <HAL_UART_MspInit+0x214>)
 80017d2:	635a      	str	r2, [r3, #52]	; 0x34
 80017d4:	4a38      	ldr	r2, [pc, #224]	; (80018b8 <HAL_UART_MspInit+0x214>)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80017da:	e05e      	b.n	800189a <HAL_UART_MspInit+0x1f6>
  else if(huart->Instance==USART2)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a37      	ldr	r2, [pc, #220]	; (80018c0 <HAL_UART_MspInit+0x21c>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d159      	bne.n	800189a <HAL_UART_MspInit+0x1f6>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	4b2f      	ldr	r3, [pc, #188]	; (80018a8 <HAL_UART_MspInit+0x204>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ee:	4a2e      	ldr	r2, [pc, #184]	; (80018a8 <HAL_UART_MspInit+0x204>)
 80017f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f4:	6413      	str	r3, [r2, #64]	; 0x40
 80017f6:	4b2c      	ldr	r3, [pc, #176]	; (80018a8 <HAL_UART_MspInit+0x204>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	4b28      	ldr	r3, [pc, #160]	; (80018a8 <HAL_UART_MspInit+0x204>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a27      	ldr	r2, [pc, #156]	; (80018a8 <HAL_UART_MspInit+0x204>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b25      	ldr	r3, [pc, #148]	; (80018a8 <HAL_UART_MspInit+0x204>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800181e:	230c      	movs	r3, #12
 8001820:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182a:	2303      	movs	r3, #3
 800182c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800182e:	2307      	movs	r3, #7
 8001830:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001832:	f107 031c 	add.w	r3, r7, #28
 8001836:	4619      	mov	r1, r3
 8001838:	481c      	ldr	r0, [pc, #112]	; (80018ac <HAL_UART_MspInit+0x208>)
 800183a:	f001 f945 	bl	8002ac8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800183e:	4b21      	ldr	r3, [pc, #132]	; (80018c4 <HAL_UART_MspInit+0x220>)
 8001840:	4a21      	ldr	r2, [pc, #132]	; (80018c8 <HAL_UART_MspInit+0x224>)
 8001842:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001844:	4b1f      	ldr	r3, [pc, #124]	; (80018c4 <HAL_UART_MspInit+0x220>)
 8001846:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800184a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800184c:	4b1d      	ldr	r3, [pc, #116]	; (80018c4 <HAL_UART_MspInit+0x220>)
 800184e:	2200      	movs	r2, #0
 8001850:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001852:	4b1c      	ldr	r3, [pc, #112]	; (80018c4 <HAL_UART_MspInit+0x220>)
 8001854:	2200      	movs	r2, #0
 8001856:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001858:	4b1a      	ldr	r3, [pc, #104]	; (80018c4 <HAL_UART_MspInit+0x220>)
 800185a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800185e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001860:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <HAL_UART_MspInit+0x220>)
 8001862:	2200      	movs	r2, #0
 8001864:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001866:	4b17      	ldr	r3, [pc, #92]	; (80018c4 <HAL_UART_MspInit+0x220>)
 8001868:	2200      	movs	r2, #0
 800186a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800186c:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <HAL_UART_MspInit+0x220>)
 800186e:	2200      	movs	r2, #0
 8001870:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001872:	4b14      	ldr	r3, [pc, #80]	; (80018c4 <HAL_UART_MspInit+0x220>)
 8001874:	2200      	movs	r2, #0
 8001876:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001878:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <HAL_UART_MspInit+0x220>)
 800187a:	2200      	movs	r2, #0
 800187c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800187e:	4811      	ldr	r0, [pc, #68]	; (80018c4 <HAL_UART_MspInit+0x220>)
 8001880:	f000 fd42 	bl	8002308 <HAL_DMA_Init>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <HAL_UART_MspInit+0x1ea>
      Error_Handler();
 800188a:	f7ff fe95 	bl	80015b8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a0c      	ldr	r2, [pc, #48]	; (80018c4 <HAL_UART_MspInit+0x220>)
 8001892:	639a      	str	r2, [r3, #56]	; 0x38
 8001894:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <HAL_UART_MspInit+0x220>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6393      	str	r3, [r2, #56]	; 0x38
}
 800189a:	bf00      	nop
 800189c:	3730      	adds	r7, #48	; 0x30
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40011000 	.word	0x40011000
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40020000 	.word	0x40020000
 80018b0:	200002cc 	.word	0x200002cc
 80018b4:	40026440 	.word	0x40026440
 80018b8:	2000032c 	.word	0x2000032c
 80018bc:	400264b8 	.word	0x400264b8
 80018c0:	40004400 	.word	0x40004400
 80018c4:	2000038c 	.word	0x2000038c
 80018c8:	40026088 	.word	0x40026088

080018cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018d0:	e7fe      	b.n	80018d0 <NMI_Handler+0x4>

080018d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d6:	e7fe      	b.n	80018d6 <HardFault_Handler+0x4>

080018d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018dc:	e7fe      	b.n	80018dc <MemManage_Handler+0x4>

080018de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018de:	b480      	push	{r7}
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e2:	e7fe      	b.n	80018e2 <BusFault_Handler+0x4>

080018e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <UsageFault_Handler+0x4>

080018ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018fc:	f000 f960 	bl	8001bc0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001900:	f004 f9f6 	bl	8005cf0 <xTaskGetSchedulerState>
 8001904:	4603      	mov	r3, r0
 8001906:	2b01      	cmp	r3, #1
 8001908:	d001      	beq.n	800190e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800190a:	f004 ffdd 	bl	80068c8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
	...

08001914 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001918:	4802      	ldr	r0, [pc, #8]	; (8001924 <DMA1_Stream5_IRQHandler+0x10>)
 800191a:	f000 fe6b 	bl	80025f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	2000038c 	.word	0x2000038c

08001928 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800192c:	4802      	ldr	r0, [pc, #8]	; (8001938 <DMA2_Stream2_IRQHandler+0x10>)
 800192e:	f000 fe61 	bl	80025f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	200002cc 	.word	0x200002cc

0800193c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001940:	4802      	ldr	r0, [pc, #8]	; (800194c <DMA2_Stream7_IRQHandler+0x10>)
 8001942:	f000 fe57 	bl	80025f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	2000032c 	.word	0x2000032c

08001950 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
	return 1;
 8001954:	2301      	movs	r3, #1
}
 8001956:	4618      	mov	r0, r3
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <_kill>:

int _kill(int pid, int sig)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800196a:	f005 f8f9 	bl	8006b60 <__errno>
 800196e:	4603      	mov	r3, r0
 8001970:	2216      	movs	r2, #22
 8001972:	601a      	str	r2, [r3, #0]
	return -1;
 8001974:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001978:	4618      	mov	r0, r3
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <_exit>:

void _exit (int status)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001988:	f04f 31ff 	mov.w	r1, #4294967295
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff ffe7 	bl	8001960 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001992:	e7fe      	b.n	8001992 <_exit+0x12>

08001994 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]
 80019a4:	e00a      	b.n	80019bc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019a6:	f3af 8000 	nop.w
 80019aa:	4601      	mov	r1, r0
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	60ba      	str	r2, [r7, #8]
 80019b2:	b2ca      	uxtb	r2, r1
 80019b4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	3301      	adds	r3, #1
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	dbf0      	blt.n	80019a6 <_read+0x12>
	}

return len;
 80019c4:	687b      	ldr	r3, [r7, #4]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <_close>:
	}
	return len;
}

int _close(int file)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
	return -1;
 80019d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
 80019ee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019f6:	605a      	str	r2, [r3, #4]
	return 0;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <_isatty>:

int _isatty(int file)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b083      	sub	sp, #12
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
	return 1;
 8001a0e:	2301      	movs	r3, #1
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
	return 0;
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3714      	adds	r7, #20
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a40:	4a14      	ldr	r2, [pc, #80]	; (8001a94 <_sbrk+0x5c>)
 8001a42:	4b15      	ldr	r3, [pc, #84]	; (8001a98 <_sbrk+0x60>)
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a4c:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <_sbrk+0x64>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d102      	bne.n	8001a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a54:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <_sbrk+0x64>)
 8001a56:	4a12      	ldr	r2, [pc, #72]	; (8001aa0 <_sbrk+0x68>)
 8001a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5a:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <_sbrk+0x64>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d207      	bcs.n	8001a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a68:	f005 f87a 	bl	8006b60 <__errno>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	220c      	movs	r2, #12
 8001a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
 8001a76:	e009      	b.n	8001a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a78:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a7e:	4b07      	ldr	r3, [pc, #28]	; (8001a9c <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	4a05      	ldr	r2, [pc, #20]	; (8001a9c <_sbrk+0x64>)
 8001a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20020000 	.word	0x20020000
 8001a98:	00000400 	.word	0x00000400
 8001a9c:	20000bec 	.word	0x20000bec
 8001aa0:	20001a10 	.word	0x20001a10

08001aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <SystemInit+0x20>)
 8001aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aae:	4a05      	ldr	r2, [pc, #20]	; (8001ac4 <SystemInit+0x20>)
 8001ab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ab4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	e000ed00 	.word	0xe000ed00

08001ac8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ac8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b00 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001acc:	480d      	ldr	r0, [pc, #52]	; (8001b04 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ace:	490e      	ldr	r1, [pc, #56]	; (8001b08 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ad0:	4a0e      	ldr	r2, [pc, #56]	; (8001b0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad4:	e002      	b.n	8001adc <LoopCopyDataInit>

08001ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ada:	3304      	adds	r3, #4

08001adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae0:	d3f9      	bcc.n	8001ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ae2:	4a0b      	ldr	r2, [pc, #44]	; (8001b10 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ae4:	4c0b      	ldr	r4, [pc, #44]	; (8001b14 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ae8:	e001      	b.n	8001aee <LoopFillZerobss>

08001aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aec:	3204      	adds	r2, #4

08001aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af0:	d3fb      	bcc.n	8001aea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001af2:	f7ff ffd7 	bl	8001aa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001af6:	f005 f92f 	bl	8006d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001afa:	f7ff fb2d 	bl	8001158 <main>
  bx  lr    
 8001afe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b08:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001b0c:	08009cb4 	.word	0x08009cb4
  ldr r2, =_sbss
 8001b10:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001b14:	20001a0c 	.word	0x20001a0c

08001b18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b18:	e7fe      	b.n	8001b18 <ADC_IRQHandler>
	...

08001b1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b20:	4b0e      	ldr	r3, [pc, #56]	; (8001b5c <HAL_Init+0x40>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a0d      	ldr	r2, [pc, #52]	; (8001b5c <HAL_Init+0x40>)
 8001b26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <HAL_Init+0x40>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a0a      	ldr	r2, [pc, #40]	; (8001b5c <HAL_Init+0x40>)
 8001b32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b38:	4b08      	ldr	r3, [pc, #32]	; (8001b5c <HAL_Init+0x40>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a07      	ldr	r2, [pc, #28]	; (8001b5c <HAL_Init+0x40>)
 8001b3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b44:	2003      	movs	r0, #3
 8001b46:	f000 fb9d 	bl	8002284 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b4a:	200f      	movs	r0, #15
 8001b4c:	f000 f808 	bl	8001b60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b50:	f7ff fd38 	bl	80015c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40023c00 	.word	0x40023c00

08001b60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b68:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <HAL_InitTick+0x54>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <HAL_InitTick+0x58>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	4619      	mov	r1, r3
 8001b72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fbb5 	bl	80022ee <HAL_SYSTICK_Config>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e00e      	b.n	8001bac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2b0f      	cmp	r3, #15
 8001b92:	d80a      	bhi.n	8001baa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b94:	2200      	movs	r2, #0
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	f04f 30ff 	mov.w	r0, #4294967295
 8001b9c:	f000 fb7d 	bl	800229a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ba0:	4a06      	ldr	r2, [pc, #24]	; (8001bbc <HAL_InitTick+0x5c>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	e000      	b.n	8001bac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20000000 	.word	0x20000000
 8001bb8:	20000008 	.word	0x20000008
 8001bbc:	20000004 	.word	0x20000004

08001bc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <HAL_IncTick+0x20>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <HAL_IncTick+0x24>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4413      	add	r3, r2
 8001bd0:	4a04      	ldr	r2, [pc, #16]	; (8001be4 <HAL_IncTick+0x24>)
 8001bd2:	6013      	str	r3, [r2, #0]
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	20000008 	.word	0x20000008
 8001be4:	20000bf0 	.word	0x20000bf0

08001be8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return uwTick;
 8001bec:	4b03      	ldr	r3, [pc, #12]	; (8001bfc <HAL_GetTick+0x14>)
 8001bee:	681b      	ldr	r3, [r3, #0]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	20000bf0 	.word	0x20000bf0

08001c00 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e033      	b.n	8001c7e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d109      	bne.n	8001c32 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f7ff fcfc 	bl	800161c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	f003 0310 	and.w	r3, r3, #16
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d118      	bne.n	8001c70 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c42:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c46:	f023 0302 	bic.w	r3, r3, #2
 8001c4a:	f043 0202 	orr.w	r2, r3, #2
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f94a 	bl	8001eec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c62:	f023 0303 	bic.w	r3, r3, #3
 8001c66:	f043 0201 	orr.w	r2, r3, #1
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	641a      	str	r2, [r3, #64]	; 0x40
 8001c6e:	e001      	b.n	8001c74 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
	...

08001c88 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c92:	2300      	movs	r3, #0
 8001c94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d101      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x1c>
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	e113      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x244>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b09      	cmp	r3, #9
 8001cb2:	d925      	bls.n	8001d00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	68d9      	ldr	r1, [r3, #12]
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	4413      	add	r3, r2
 8001cc8:	3b1e      	subs	r3, #30
 8001cca:	2207      	movs	r2, #7
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43da      	mvns	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	400a      	ands	r2, r1
 8001cd8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68d9      	ldr	r1, [r3, #12]
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	689a      	ldr	r2, [r3, #8]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	4618      	mov	r0, r3
 8001cec:	4603      	mov	r3, r0
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	4403      	add	r3, r0
 8001cf2:	3b1e      	subs	r3, #30
 8001cf4:	409a      	lsls	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	e022      	b.n	8001d46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	6919      	ldr	r1, [r3, #16]
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4613      	mov	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4413      	add	r3, r2
 8001d14:	2207      	movs	r2, #7
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	43da      	mvns	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	400a      	ands	r2, r1
 8001d22:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	6919      	ldr	r1, [r3, #16]
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	689a      	ldr	r2, [r3, #8]
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	4618      	mov	r0, r3
 8001d36:	4603      	mov	r3, r0
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	4403      	add	r3, r0
 8001d3c:	409a      	lsls	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	430a      	orrs	r2, r1
 8001d44:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	2b06      	cmp	r3, #6
 8001d4c:	d824      	bhi.n	8001d98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685a      	ldr	r2, [r3, #4]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	4413      	add	r3, r2
 8001d5e:	3b05      	subs	r3, #5
 8001d60:	221f      	movs	r2, #31
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43da      	mvns	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	400a      	ands	r2, r1
 8001d6e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	685a      	ldr	r2, [r3, #4]
 8001d82:	4613      	mov	r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	4413      	add	r3, r2
 8001d88:	3b05      	subs	r3, #5
 8001d8a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	430a      	orrs	r2, r1
 8001d94:	635a      	str	r2, [r3, #52]	; 0x34
 8001d96:	e04c      	b.n	8001e32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	2b0c      	cmp	r3, #12
 8001d9e:	d824      	bhi.n	8001dea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685a      	ldr	r2, [r3, #4]
 8001daa:	4613      	mov	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	3b23      	subs	r3, #35	; 0x23
 8001db2:	221f      	movs	r2, #31
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	43da      	mvns	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	400a      	ands	r2, r1
 8001dc0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685a      	ldr	r2, [r3, #4]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	4413      	add	r3, r2
 8001dda:	3b23      	subs	r3, #35	; 0x23
 8001ddc:	fa00 f203 	lsl.w	r2, r0, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	430a      	orrs	r2, r1
 8001de6:	631a      	str	r2, [r3, #48]	; 0x30
 8001de8:	e023      	b.n	8001e32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685a      	ldr	r2, [r3, #4]
 8001df4:	4613      	mov	r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	3b41      	subs	r3, #65	; 0x41
 8001dfc:	221f      	movs	r2, #31
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43da      	mvns	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	400a      	ands	r2, r1
 8001e0a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	4618      	mov	r0, r3
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685a      	ldr	r2, [r3, #4]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	3b41      	subs	r3, #65	; 0x41
 8001e26:	fa00 f203 	lsl.w	r2, r0, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e32:	4b29      	ldr	r3, [pc, #164]	; (8001ed8 <HAL_ADC_ConfigChannel+0x250>)
 8001e34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a28      	ldr	r2, [pc, #160]	; (8001edc <HAL_ADC_ConfigChannel+0x254>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d10f      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x1d8>
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2b12      	cmp	r3, #18
 8001e46:	d10b      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a1d      	ldr	r2, [pc, #116]	; (8001edc <HAL_ADC_ConfigChannel+0x254>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d12b      	bne.n	8001ec2 <HAL_ADC_ConfigChannel+0x23a>
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a1c      	ldr	r2, [pc, #112]	; (8001ee0 <HAL_ADC_ConfigChannel+0x258>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d003      	beq.n	8001e7c <HAL_ADC_ConfigChannel+0x1f4>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b11      	cmp	r3, #17
 8001e7a:	d122      	bne.n	8001ec2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a11      	ldr	r2, [pc, #68]	; (8001ee0 <HAL_ADC_ConfigChannel+0x258>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d111      	bne.n	8001ec2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e9e:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <HAL_ADC_ConfigChannel+0x25c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a11      	ldr	r2, [pc, #68]	; (8001ee8 <HAL_ADC_ConfigChannel+0x260>)
 8001ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea8:	0c9a      	lsrs	r2, r3, #18
 8001eaa:	4613      	mov	r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	4413      	add	r3, r2
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001eb4:	e002      	b.n	8001ebc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1f9      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	40012300 	.word	0x40012300
 8001edc:	40012000 	.word	0x40012000
 8001ee0:	10000012 	.word	0x10000012
 8001ee4:	20000000 	.word	0x20000000
 8001ee8:	431bde83 	.word	0x431bde83

08001eec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ef4:	4b79      	ldr	r3, [pc, #484]	; (80020dc <ADC_Init+0x1f0>)
 8001ef6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	431a      	orrs	r2, r3
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6859      	ldr	r1, [r3, #4]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	021a      	lsls	r2, r3, #8
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	430a      	orrs	r2, r1
 8001f34:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001f44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6859      	ldr	r1, [r3, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689a      	ldr	r2, [r3, #8]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	430a      	orrs	r2, r1
 8001f56:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6899      	ldr	r1, [r3, #8]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	68da      	ldr	r2, [r3, #12]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	430a      	orrs	r2, r1
 8001f78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7e:	4a58      	ldr	r2, [pc, #352]	; (80020e0 <ADC_Init+0x1f4>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d022      	beq.n	8001fca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689a      	ldr	r2, [r3, #8]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6899      	ldr	r1, [r3, #8]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001fb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6899      	ldr	r1, [r3, #8]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	e00f      	b.n	8001fea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001fd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001fe8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f022 0202 	bic.w	r2, r2, #2
 8001ff8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6899      	ldr	r1, [r3, #8]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	7e1b      	ldrb	r3, [r3, #24]
 8002004:	005a      	lsls	r2, r3, #1
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	430a      	orrs	r2, r1
 800200c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d01b      	beq.n	8002050 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	685a      	ldr	r2, [r3, #4]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002026:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	685a      	ldr	r2, [r3, #4]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002036:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6859      	ldr	r1, [r3, #4]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	3b01      	subs	r3, #1
 8002044:	035a      	lsls	r2, r3, #13
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	e007      	b.n	8002060 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	685a      	ldr	r2, [r3, #4]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800205e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800206e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	69db      	ldr	r3, [r3, #28]
 800207a:	3b01      	subs	r3, #1
 800207c:	051a      	lsls	r2, r3, #20
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002094:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6899      	ldr	r1, [r3, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80020a2:	025a      	lsls	r2, r3, #9
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6899      	ldr	r1, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	029a      	lsls	r2, r3, #10
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	430a      	orrs	r2, r1
 80020ce:	609a      	str	r2, [r3, #8]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	40012300 	.word	0x40012300
 80020e0:	0f000001 	.word	0x0f000001

080020e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020f4:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002100:	4013      	ands	r3, r2
 8002102:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800210c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002110:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002114:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002116:	4a04      	ldr	r2, [pc, #16]	; (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	60d3      	str	r3, [r2, #12]
}
 800211c:	bf00      	nop
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002130:	4b04      	ldr	r3, [pc, #16]	; (8002144 <__NVIC_GetPriorityGrouping+0x18>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	0a1b      	lsrs	r3, r3, #8
 8002136:	f003 0307 	and.w	r3, r3, #7
}
 800213a:	4618      	mov	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002156:	2b00      	cmp	r3, #0
 8002158:	db0b      	blt.n	8002172 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	f003 021f 	and.w	r2, r3, #31
 8002160:	4907      	ldr	r1, [pc, #28]	; (8002180 <__NVIC_EnableIRQ+0x38>)
 8002162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002166:	095b      	lsrs	r3, r3, #5
 8002168:	2001      	movs	r0, #1
 800216a:	fa00 f202 	lsl.w	r2, r0, r2
 800216e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	e000e100 	.word	0xe000e100

08002184 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	6039      	str	r1, [r7, #0]
 800218e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002194:	2b00      	cmp	r3, #0
 8002196:	db0a      	blt.n	80021ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	b2da      	uxtb	r2, r3
 800219c:	490c      	ldr	r1, [pc, #48]	; (80021d0 <__NVIC_SetPriority+0x4c>)
 800219e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a2:	0112      	lsls	r2, r2, #4
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	440b      	add	r3, r1
 80021a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021ac:	e00a      	b.n	80021c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	4908      	ldr	r1, [pc, #32]	; (80021d4 <__NVIC_SetPriority+0x50>)
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	f003 030f 	and.w	r3, r3, #15
 80021ba:	3b04      	subs	r3, #4
 80021bc:	0112      	lsls	r2, r2, #4
 80021be:	b2d2      	uxtb	r2, r2
 80021c0:	440b      	add	r3, r1
 80021c2:	761a      	strb	r2, [r3, #24]
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	e000e100 	.word	0xe000e100
 80021d4:	e000ed00 	.word	0xe000ed00

080021d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d8:	b480      	push	{r7}
 80021da:	b089      	sub	sp, #36	; 0x24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f003 0307 	and.w	r3, r3, #7
 80021ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	f1c3 0307 	rsb	r3, r3, #7
 80021f2:	2b04      	cmp	r3, #4
 80021f4:	bf28      	it	cs
 80021f6:	2304      	movcs	r3, #4
 80021f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3304      	adds	r3, #4
 80021fe:	2b06      	cmp	r3, #6
 8002200:	d902      	bls.n	8002208 <NVIC_EncodePriority+0x30>
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	3b03      	subs	r3, #3
 8002206:	e000      	b.n	800220a <NVIC_EncodePriority+0x32>
 8002208:	2300      	movs	r3, #0
 800220a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800220c:	f04f 32ff 	mov.w	r2, #4294967295
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	43da      	mvns	r2, r3
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	401a      	ands	r2, r3
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002220:	f04f 31ff 	mov.w	r1, #4294967295
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	fa01 f303 	lsl.w	r3, r1, r3
 800222a:	43d9      	mvns	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002230:	4313      	orrs	r3, r2
         );
}
 8002232:	4618      	mov	r0, r3
 8002234:	3724      	adds	r7, #36	; 0x24
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
	...

08002240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3b01      	subs	r3, #1
 800224c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002250:	d301      	bcc.n	8002256 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002252:	2301      	movs	r3, #1
 8002254:	e00f      	b.n	8002276 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002256:	4a0a      	ldr	r2, [pc, #40]	; (8002280 <SysTick_Config+0x40>)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3b01      	subs	r3, #1
 800225c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800225e:	210f      	movs	r1, #15
 8002260:	f04f 30ff 	mov.w	r0, #4294967295
 8002264:	f7ff ff8e 	bl	8002184 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002268:	4b05      	ldr	r3, [pc, #20]	; (8002280 <SysTick_Config+0x40>)
 800226a:	2200      	movs	r2, #0
 800226c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800226e:	4b04      	ldr	r3, [pc, #16]	; (8002280 <SysTick_Config+0x40>)
 8002270:	2207      	movs	r2, #7
 8002272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	e000e010 	.word	0xe000e010

08002284 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff ff29 	bl	80020e4 <__NVIC_SetPriorityGrouping>
}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800229a:	b580      	push	{r7, lr}
 800229c:	b086      	sub	sp, #24
 800229e:	af00      	add	r7, sp, #0
 80022a0:	4603      	mov	r3, r0
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
 80022a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022a8:	2300      	movs	r3, #0
 80022aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022ac:	f7ff ff3e 	bl	800212c <__NVIC_GetPriorityGrouping>
 80022b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	68b9      	ldr	r1, [r7, #8]
 80022b6:	6978      	ldr	r0, [r7, #20]
 80022b8:	f7ff ff8e 	bl	80021d8 <NVIC_EncodePriority>
 80022bc:	4602      	mov	r2, r0
 80022be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022c2:	4611      	mov	r1, r2
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff ff5d 	bl	8002184 <__NVIC_SetPriority>
}
 80022ca:	bf00      	nop
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b082      	sub	sp, #8
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	4603      	mov	r3, r0
 80022da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff ff31 	bl	8002148 <__NVIC_EnableIRQ>
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b082      	sub	sp, #8
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff ffa2 	bl	8002240 <SysTick_Config>
 80022fc:	4603      	mov	r3, r0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002314:	f7ff fc68 	bl	8001be8 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e099      	b.n	8002458 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2202      	movs	r2, #2
 8002328:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0201 	bic.w	r2, r2, #1
 8002342:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002344:	e00f      	b.n	8002366 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002346:	f7ff fc4f 	bl	8001be8 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b05      	cmp	r3, #5
 8002352:	d908      	bls.n	8002366 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2220      	movs	r2, #32
 8002358:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2203      	movs	r2, #3
 800235e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e078      	b.n	8002458 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1e8      	bne.n	8002346 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800237c:	697a      	ldr	r2, [r7, #20]
 800237e:	4b38      	ldr	r3, [pc, #224]	; (8002460 <HAL_DMA_Init+0x158>)
 8002380:	4013      	ands	r3, r2
 8002382:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002392:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	691b      	ldr	r3, [r3, #16]
 8002398:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800239e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023bc:	2b04      	cmp	r3, #4
 80023be:	d107      	bne.n	80023d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c8:	4313      	orrs	r3, r2
 80023ca:	697a      	ldr	r2, [r7, #20]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	697a      	ldr	r2, [r7, #20]
 80023d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	f023 0307 	bic.w	r3, r3, #7
 80023e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f6:	2b04      	cmp	r3, #4
 80023f8:	d117      	bne.n	800242a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	4313      	orrs	r3, r2
 8002402:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002408:	2b00      	cmp	r3, #0
 800240a:	d00e      	beq.n	800242a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f000 fadf 	bl	80029d0 <DMA_CheckFifoParam>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d008      	beq.n	800242a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2240      	movs	r2, #64	; 0x40
 800241c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2201      	movs	r2, #1
 8002422:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002426:	2301      	movs	r3, #1
 8002428:	e016      	b.n	8002458 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f000 fa96 	bl	8002964 <DMA_CalcBaseAndBitshift>
 8002438:	4603      	mov	r3, r0
 800243a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002440:	223f      	movs	r2, #63	; 0x3f
 8002442:	409a      	lsls	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3718      	adds	r7, #24
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	f010803f 	.word	0xf010803f

08002464 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
 8002470:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002472:	2300      	movs	r3, #0
 8002474:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002482:	2b01      	cmp	r3, #1
 8002484:	d101      	bne.n	800248a <HAL_DMA_Start_IT+0x26>
 8002486:	2302      	movs	r3, #2
 8002488:	e040      	b.n	800250c <HAL_DMA_Start_IT+0xa8>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2201      	movs	r2, #1
 800248e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b01      	cmp	r3, #1
 800249c:	d12f      	bne.n	80024fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2202      	movs	r2, #2
 80024a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2200      	movs	r2, #0
 80024aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	68b9      	ldr	r1, [r7, #8]
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f000 fa28 	bl	8002908 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024bc:	223f      	movs	r2, #63	; 0x3f
 80024be:	409a      	lsls	r2, r3
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f042 0216 	orr.w	r2, r2, #22
 80024d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d007      	beq.n	80024ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f042 0208 	orr.w	r2, r2, #8
 80024ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f042 0201 	orr.w	r2, r2, #1
 80024fa:	601a      	str	r2, [r3, #0]
 80024fc:	e005      	b.n	800250a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002506:	2302      	movs	r3, #2
 8002508:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800250a:	7dfb      	ldrb	r3, [r7, #23]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002520:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002522:	f7ff fb61 	bl	8001be8 <HAL_GetTick>
 8002526:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800252e:	b2db      	uxtb	r3, r3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d008      	beq.n	8002546 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2280      	movs	r2, #128	; 0x80
 8002538:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e052      	b.n	80025ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 0216 	bic.w	r2, r2, #22
 8002554:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	695a      	ldr	r2, [r3, #20]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002564:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	2b00      	cmp	r3, #0
 800256c:	d103      	bne.n	8002576 <HAL_DMA_Abort+0x62>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002572:	2b00      	cmp	r3, #0
 8002574:	d007      	beq.n	8002586 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0208 	bic.w	r2, r2, #8
 8002584:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f022 0201 	bic.w	r2, r2, #1
 8002594:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002596:	e013      	b.n	80025c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002598:	f7ff fb26 	bl	8001be8 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b05      	cmp	r3, #5
 80025a4:	d90c      	bls.n	80025c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2220      	movs	r2, #32
 80025aa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2203      	movs	r2, #3
 80025b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e015      	b.n	80025ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1e4      	bne.n	8002598 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d2:	223f      	movs	r2, #63	; 0x3f
 80025d4:	409a      	lsls	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002600:	4b8e      	ldr	r3, [pc, #568]	; (800283c <HAL_DMA_IRQHandler+0x248>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a8e      	ldr	r2, [pc, #568]	; (8002840 <HAL_DMA_IRQHandler+0x24c>)
 8002606:	fba2 2303 	umull	r2, r3, r2, r3
 800260a:	0a9b      	lsrs	r3, r3, #10
 800260c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002612:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800261e:	2208      	movs	r2, #8
 8002620:	409a      	lsls	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	4013      	ands	r3, r2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d01a      	beq.n	8002660 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	2b00      	cmp	r3, #0
 8002636:	d013      	beq.n	8002660 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0204 	bic.w	r2, r2, #4
 8002646:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800264c:	2208      	movs	r2, #8
 800264e:	409a      	lsls	r2, r3
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002658:	f043 0201 	orr.w	r2, r3, #1
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002664:	2201      	movs	r2, #1
 8002666:	409a      	lsls	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4013      	ands	r3, r2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d012      	beq.n	8002696 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800267a:	2b00      	cmp	r3, #0
 800267c:	d00b      	beq.n	8002696 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002682:	2201      	movs	r2, #1
 8002684:	409a      	lsls	r2, r3
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800268e:	f043 0202 	orr.w	r2, r3, #2
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800269a:	2204      	movs	r2, #4
 800269c:	409a      	lsls	r2, r3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	4013      	ands	r3, r2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d012      	beq.n	80026cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d00b      	beq.n	80026cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b8:	2204      	movs	r2, #4
 80026ba:	409a      	lsls	r2, r3
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c4:	f043 0204 	orr.w	r2, r3, #4
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d0:	2210      	movs	r2, #16
 80026d2:	409a      	lsls	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	4013      	ands	r3, r2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d043      	beq.n	8002764 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0308 	and.w	r3, r3, #8
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d03c      	beq.n	8002764 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ee:	2210      	movs	r2, #16
 80026f0:	409a      	lsls	r2, r3
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d018      	beq.n	8002736 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d108      	bne.n	8002724 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	2b00      	cmp	r3, #0
 8002718:	d024      	beq.n	8002764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	4798      	blx	r3
 8002722:	e01f      	b.n	8002764 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002728:	2b00      	cmp	r3, #0
 800272a:	d01b      	beq.n	8002764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	4798      	blx	r3
 8002734:	e016      	b.n	8002764 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002740:	2b00      	cmp	r3, #0
 8002742:	d107      	bne.n	8002754 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0208 	bic.w	r2, r2, #8
 8002752:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002758:	2b00      	cmp	r3, #0
 800275a:	d003      	beq.n	8002764 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002768:	2220      	movs	r2, #32
 800276a:	409a      	lsls	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4013      	ands	r3, r2
 8002770:	2b00      	cmp	r3, #0
 8002772:	f000 808f 	beq.w	8002894 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0310 	and.w	r3, r3, #16
 8002780:	2b00      	cmp	r3, #0
 8002782:	f000 8087 	beq.w	8002894 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800278a:	2220      	movs	r2, #32
 800278c:	409a      	lsls	r2, r3
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b05      	cmp	r3, #5
 800279c:	d136      	bne.n	800280c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0216 	bic.w	r2, r2, #22
 80027ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	695a      	ldr	r2, [r3, #20]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d103      	bne.n	80027ce <HAL_DMA_IRQHandler+0x1da>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d007      	beq.n	80027de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 0208 	bic.w	r2, r2, #8
 80027dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e2:	223f      	movs	r2, #63	; 0x3f
 80027e4:	409a      	lsls	r2, r3
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2201      	movs	r2, #1
 80027ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d07e      	beq.n	8002900 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	4798      	blx	r3
        }
        return;
 800280a:	e079      	b.n	8002900 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d01d      	beq.n	8002856 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10d      	bne.n	8002844 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282c:	2b00      	cmp	r3, #0
 800282e:	d031      	beq.n	8002894 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	4798      	blx	r3
 8002838:	e02c      	b.n	8002894 <HAL_DMA_IRQHandler+0x2a0>
 800283a:	bf00      	nop
 800283c:	20000000 	.word	0x20000000
 8002840:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002848:	2b00      	cmp	r3, #0
 800284a:	d023      	beq.n	8002894 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	4798      	blx	r3
 8002854:	e01e      	b.n	8002894 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10f      	bne.n	8002884 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f022 0210 	bic.w	r2, r2, #16
 8002872:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002888:	2b00      	cmp	r3, #0
 800288a:	d003      	beq.n	8002894 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002898:	2b00      	cmp	r3, #0
 800289a:	d032      	beq.n	8002902 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d022      	beq.n	80028ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2205      	movs	r2, #5
 80028ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 0201 	bic.w	r2, r2, #1
 80028be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	3301      	adds	r3, #1
 80028c4:	60bb      	str	r3, [r7, #8]
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d307      	bcc.n	80028dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f2      	bne.n	80028c0 <HAL_DMA_IRQHandler+0x2cc>
 80028da:	e000      	b.n	80028de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80028dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d005      	beq.n	8002902 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	4798      	blx	r3
 80028fe:	e000      	b.n	8002902 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002900:	bf00      	nop
    }
  }
}
 8002902:	3718      	adds	r7, #24
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
 8002914:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002924:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	2b40      	cmp	r3, #64	; 0x40
 8002934:	d108      	bne.n	8002948 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002946:	e007      	b.n	8002958 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	68ba      	ldr	r2, [r7, #8]
 800294e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	60da      	str	r2, [r3, #12]
}
 8002958:	bf00      	nop
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	b2db      	uxtb	r3, r3
 8002972:	3b10      	subs	r3, #16
 8002974:	4a14      	ldr	r2, [pc, #80]	; (80029c8 <DMA_CalcBaseAndBitshift+0x64>)
 8002976:	fba2 2303 	umull	r2, r3, r2, r3
 800297a:	091b      	lsrs	r3, r3, #4
 800297c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800297e:	4a13      	ldr	r2, [pc, #76]	; (80029cc <DMA_CalcBaseAndBitshift+0x68>)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4413      	add	r3, r2
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	461a      	mov	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2b03      	cmp	r3, #3
 8002990:	d909      	bls.n	80029a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800299a:	f023 0303 	bic.w	r3, r3, #3
 800299e:	1d1a      	adds	r2, r3, #4
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	659a      	str	r2, [r3, #88]	; 0x58
 80029a4:	e007      	b.n	80029b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029ae:	f023 0303 	bic.w	r3, r3, #3
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	aaaaaaab 	.word	0xaaaaaaab
 80029cc:	080098c4 	.word	0x080098c4

080029d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029d8:	2300      	movs	r3, #0
 80029da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d11f      	bne.n	8002a2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d856      	bhi.n	8002a9e <DMA_CheckFifoParam+0xce>
 80029f0:	a201      	add	r2, pc, #4	; (adr r2, 80029f8 <DMA_CheckFifoParam+0x28>)
 80029f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f6:	bf00      	nop
 80029f8:	08002a09 	.word	0x08002a09
 80029fc:	08002a1b 	.word	0x08002a1b
 8002a00:	08002a09 	.word	0x08002a09
 8002a04:	08002a9f 	.word	0x08002a9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d046      	beq.n	8002aa2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a18:	e043      	b.n	8002aa2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a22:	d140      	bne.n	8002aa6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a28:	e03d      	b.n	8002aa6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a32:	d121      	bne.n	8002a78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	d837      	bhi.n	8002aaa <DMA_CheckFifoParam+0xda>
 8002a3a:	a201      	add	r2, pc, #4	; (adr r2, 8002a40 <DMA_CheckFifoParam+0x70>)
 8002a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a40:	08002a51 	.word	0x08002a51
 8002a44:	08002a57 	.word	0x08002a57
 8002a48:	08002a51 	.word	0x08002a51
 8002a4c:	08002a69 	.word	0x08002a69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	73fb      	strb	r3, [r7, #15]
      break;
 8002a54:	e030      	b.n	8002ab8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d025      	beq.n	8002aae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a66:	e022      	b.n	8002aae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a70:	d11f      	bne.n	8002ab2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a76:	e01c      	b.n	8002ab2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d903      	bls.n	8002a86 <DMA_CheckFifoParam+0xb6>
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	2b03      	cmp	r3, #3
 8002a82:	d003      	beq.n	8002a8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a84:	e018      	b.n	8002ab8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	73fb      	strb	r3, [r7, #15]
      break;
 8002a8a:	e015      	b.n	8002ab8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00e      	beq.n	8002ab6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a9c:	e00b      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8002a9e:	bf00      	nop
 8002aa0:	e00a      	b.n	8002ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8002aa2:	bf00      	nop
 8002aa4:	e008      	b.n	8002ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8002aa6:	bf00      	nop
 8002aa8:	e006      	b.n	8002ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8002aaa:	bf00      	nop
 8002aac:	e004      	b.n	8002ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8002aae:	bf00      	nop
 8002ab0:	e002      	b.n	8002ab8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ab2:	bf00      	nop
 8002ab4:	e000      	b.n	8002ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ab6:	bf00      	nop
    }
  } 
  
  return status; 
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop

08002ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b089      	sub	sp, #36	; 0x24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ade:	2300      	movs	r3, #0
 8002ae0:	61fb      	str	r3, [r7, #28]
 8002ae2:	e159      	b.n	8002d98 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	4013      	ands	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	f040 8148 	bne.w	8002d92 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f003 0303 	and.w	r3, r3, #3
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d005      	beq.n	8002b1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d130      	bne.n	8002b7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	2203      	movs	r2, #3
 8002b26:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	68da      	ldr	r2, [r3, #12]
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b50:	2201      	movs	r2, #1
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	091b      	lsrs	r3, r3, #4
 8002b66:	f003 0201 	and.w	r2, r3, #1
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f003 0303 	and.w	r3, r3, #3
 8002b84:	2b03      	cmp	r3, #3
 8002b86:	d017      	beq.n	8002bb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	2203      	movs	r2, #3
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f003 0303 	and.w	r3, r3, #3
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d123      	bne.n	8002c0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	08da      	lsrs	r2, r3, #3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3208      	adds	r2, #8
 8002bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	f003 0307 	and.w	r3, r3, #7
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	220f      	movs	r2, #15
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	43db      	mvns	r3, r3
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	4013      	ands	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	691a      	ldr	r2, [r3, #16]
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	08da      	lsrs	r2, r3, #3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	3208      	adds	r2, #8
 8002c06:	69b9      	ldr	r1, [r7, #24]
 8002c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	2203      	movs	r2, #3
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	69ba      	ldr	r2, [r7, #24]
 8002c20:	4013      	ands	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f003 0203 	and.w	r2, r3, #3
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	f000 80a2 	beq.w	8002d92 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4e:	2300      	movs	r3, #0
 8002c50:	60fb      	str	r3, [r7, #12]
 8002c52:	4b57      	ldr	r3, [pc, #348]	; (8002db0 <HAL_GPIO_Init+0x2e8>)
 8002c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c56:	4a56      	ldr	r2, [pc, #344]	; (8002db0 <HAL_GPIO_Init+0x2e8>)
 8002c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c5e:	4b54      	ldr	r3, [pc, #336]	; (8002db0 <HAL_GPIO_Init+0x2e8>)
 8002c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c6a:	4a52      	ldr	r2, [pc, #328]	; (8002db4 <HAL_GPIO_Init+0x2ec>)
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	089b      	lsrs	r3, r3, #2
 8002c70:	3302      	adds	r3, #2
 8002c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	f003 0303 	and.w	r3, r3, #3
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	220f      	movs	r2, #15
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	43db      	mvns	r3, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a49      	ldr	r2, [pc, #292]	; (8002db8 <HAL_GPIO_Init+0x2f0>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d019      	beq.n	8002cca <HAL_GPIO_Init+0x202>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a48      	ldr	r2, [pc, #288]	; (8002dbc <HAL_GPIO_Init+0x2f4>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d013      	beq.n	8002cc6 <HAL_GPIO_Init+0x1fe>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a47      	ldr	r2, [pc, #284]	; (8002dc0 <HAL_GPIO_Init+0x2f8>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d00d      	beq.n	8002cc2 <HAL_GPIO_Init+0x1fa>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a46      	ldr	r2, [pc, #280]	; (8002dc4 <HAL_GPIO_Init+0x2fc>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d007      	beq.n	8002cbe <HAL_GPIO_Init+0x1f6>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a45      	ldr	r2, [pc, #276]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d101      	bne.n	8002cba <HAL_GPIO_Init+0x1f2>
 8002cb6:	2304      	movs	r3, #4
 8002cb8:	e008      	b.n	8002ccc <HAL_GPIO_Init+0x204>
 8002cba:	2307      	movs	r3, #7
 8002cbc:	e006      	b.n	8002ccc <HAL_GPIO_Init+0x204>
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e004      	b.n	8002ccc <HAL_GPIO_Init+0x204>
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	e002      	b.n	8002ccc <HAL_GPIO_Init+0x204>
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <HAL_GPIO_Init+0x204>
 8002cca:	2300      	movs	r3, #0
 8002ccc:	69fa      	ldr	r2, [r7, #28]
 8002cce:	f002 0203 	and.w	r2, r2, #3
 8002cd2:	0092      	lsls	r2, r2, #2
 8002cd4:	4093      	lsls	r3, r2
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cdc:	4935      	ldr	r1, [pc, #212]	; (8002db4 <HAL_GPIO_Init+0x2ec>)
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	089b      	lsrs	r3, r3, #2
 8002ce2:	3302      	adds	r3, #2
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cea:	4b38      	ldr	r3, [pc, #224]	; (8002dcc <HAL_GPIO_Init+0x304>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	43db      	mvns	r3, r3
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d0e:	4a2f      	ldr	r2, [pc, #188]	; (8002dcc <HAL_GPIO_Init+0x304>)
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d14:	4b2d      	ldr	r3, [pc, #180]	; (8002dcc <HAL_GPIO_Init+0x304>)
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	43db      	mvns	r3, r3
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	4013      	ands	r3, r2
 8002d22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d003      	beq.n	8002d38 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d38:	4a24      	ldr	r2, [pc, #144]	; (8002dcc <HAL_GPIO_Init+0x304>)
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d3e:	4b23      	ldr	r3, [pc, #140]	; (8002dcc <HAL_GPIO_Init+0x304>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	43db      	mvns	r3, r3
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d62:	4a1a      	ldr	r2, [pc, #104]	; (8002dcc <HAL_GPIO_Init+0x304>)
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d68:	4b18      	ldr	r3, [pc, #96]	; (8002dcc <HAL_GPIO_Init+0x304>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	43db      	mvns	r3, r3
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4013      	ands	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d003      	beq.n	8002d8c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d8c:	4a0f      	ldr	r2, [pc, #60]	; (8002dcc <HAL_GPIO_Init+0x304>)
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	3301      	adds	r3, #1
 8002d96:	61fb      	str	r3, [r7, #28]
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	2b0f      	cmp	r3, #15
 8002d9c:	f67f aea2 	bls.w	8002ae4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002da0:	bf00      	nop
 8002da2:	bf00      	nop
 8002da4:	3724      	adds	r7, #36	; 0x24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	40023800 	.word	0x40023800
 8002db4:	40013800 	.word	0x40013800
 8002db8:	40020000 	.word	0x40020000
 8002dbc:	40020400 	.word	0x40020400
 8002dc0:	40020800 	.word	0x40020800
 8002dc4:	40020c00 	.word	0x40020c00
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	40013c00 	.word	0x40013c00

08002dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	807b      	strh	r3, [r7, #2]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002de0:	787b      	ldrb	r3, [r7, #1]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002de6:	887a      	ldrh	r2, [r7, #2]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dec:	e003      	b.n	8002df6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dee:	887b      	ldrh	r3, [r7, #2]
 8002df0:	041a      	lsls	r2, r3, #16
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	619a      	str	r2, [r3, #24]
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e267      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d075      	beq.n	8002f0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e22:	4b88      	ldr	r3, [pc, #544]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 030c 	and.w	r3, r3, #12
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	d00c      	beq.n	8002e48 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e2e:	4b85      	ldr	r3, [pc, #532]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e36:	2b08      	cmp	r3, #8
 8002e38:	d112      	bne.n	8002e60 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e3a:	4b82      	ldr	r3, [pc, #520]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e46:	d10b      	bne.n	8002e60 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e48:	4b7e      	ldr	r3, [pc, #504]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d05b      	beq.n	8002f0c <HAL_RCC_OscConfig+0x108>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d157      	bne.n	8002f0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e242      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e68:	d106      	bne.n	8002e78 <HAL_RCC_OscConfig+0x74>
 8002e6a:	4b76      	ldr	r3, [pc, #472]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a75      	ldr	r2, [pc, #468]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	e01d      	b.n	8002eb4 <HAL_RCC_OscConfig+0xb0>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e80:	d10c      	bne.n	8002e9c <HAL_RCC_OscConfig+0x98>
 8002e82:	4b70      	ldr	r3, [pc, #448]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a6f      	ldr	r2, [pc, #444]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e8c:	6013      	str	r3, [r2, #0]
 8002e8e:	4b6d      	ldr	r3, [pc, #436]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a6c      	ldr	r2, [pc, #432]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	e00b      	b.n	8002eb4 <HAL_RCC_OscConfig+0xb0>
 8002e9c:	4b69      	ldr	r3, [pc, #420]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a68      	ldr	r2, [pc, #416]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ea6:	6013      	str	r3, [r2, #0]
 8002ea8:	4b66      	ldr	r3, [pc, #408]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a65      	ldr	r2, [pc, #404]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002eae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002eb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d013      	beq.n	8002ee4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ebc:	f7fe fe94 	bl	8001be8 <HAL_GetTick>
 8002ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec2:	e008      	b.n	8002ed6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ec4:	f7fe fe90 	bl	8001be8 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b64      	cmp	r3, #100	; 0x64
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e207      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ed6:	4b5b      	ldr	r3, [pc, #364]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d0f0      	beq.n	8002ec4 <HAL_RCC_OscConfig+0xc0>
 8002ee2:	e014      	b.n	8002f0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee4:	f7fe fe80 	bl	8001be8 <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002eec:	f7fe fe7c 	bl	8001be8 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b64      	cmp	r3, #100	; 0x64
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e1f3      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002efe:	4b51      	ldr	r3, [pc, #324]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f0      	bne.n	8002eec <HAL_RCC_OscConfig+0xe8>
 8002f0a:	e000      	b.n	8002f0e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d063      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f1a:	4b4a      	ldr	r3, [pc, #296]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 030c 	and.w	r3, r3, #12
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00b      	beq.n	8002f3e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f26:	4b47      	ldr	r3, [pc, #284]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f2e:	2b08      	cmp	r3, #8
 8002f30:	d11c      	bne.n	8002f6c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f32:	4b44      	ldr	r3, [pc, #272]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d116      	bne.n	8002f6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f3e:	4b41      	ldr	r3, [pc, #260]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d005      	beq.n	8002f56 <HAL_RCC_OscConfig+0x152>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d001      	beq.n	8002f56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e1c7      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f56:	4b3b      	ldr	r3, [pc, #236]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	00db      	lsls	r3, r3, #3
 8002f64:	4937      	ldr	r1, [pc, #220]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f6a:	e03a      	b.n	8002fe2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d020      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f74:	4b34      	ldr	r3, [pc, #208]	; (8003048 <HAL_RCC_OscConfig+0x244>)
 8002f76:	2201      	movs	r2, #1
 8002f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7a:	f7fe fe35 	bl	8001be8 <HAL_GetTick>
 8002f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f80:	e008      	b.n	8002f94 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f82:	f7fe fe31 	bl	8001be8 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e1a8      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f94:	4b2b      	ldr	r3, [pc, #172]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0f0      	beq.n	8002f82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa0:	4b28      	ldr	r3, [pc, #160]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	4925      	ldr	r1, [pc, #148]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	600b      	str	r3, [r1, #0]
 8002fb4:	e015      	b.n	8002fe2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fb6:	4b24      	ldr	r3, [pc, #144]	; (8003048 <HAL_RCC_OscConfig+0x244>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fbc:	f7fe fe14 	bl	8001be8 <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fc4:	f7fe fe10 	bl	8001be8 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e187      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fd6:	4b1b      	ldr	r3, [pc, #108]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1f0      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0308 	and.w	r3, r3, #8
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d036      	beq.n	800305c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d016      	beq.n	8003024 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ff6:	4b15      	ldr	r3, [pc, #84]	; (800304c <HAL_RCC_OscConfig+0x248>)
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ffc:	f7fe fdf4 	bl	8001be8 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003004:	f7fe fdf0 	bl	8001be8 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e167      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003016:	4b0b      	ldr	r3, [pc, #44]	; (8003044 <HAL_RCC_OscConfig+0x240>)
 8003018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d0f0      	beq.n	8003004 <HAL_RCC_OscConfig+0x200>
 8003022:	e01b      	b.n	800305c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003024:	4b09      	ldr	r3, [pc, #36]	; (800304c <HAL_RCC_OscConfig+0x248>)
 8003026:	2200      	movs	r2, #0
 8003028:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800302a:	f7fe fddd 	bl	8001be8 <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003030:	e00e      	b.n	8003050 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003032:	f7fe fdd9 	bl	8001be8 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b02      	cmp	r3, #2
 800303e:	d907      	bls.n	8003050 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e150      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
 8003044:	40023800 	.word	0x40023800
 8003048:	42470000 	.word	0x42470000
 800304c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003050:	4b88      	ldr	r3, [pc, #544]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003052:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d1ea      	bne.n	8003032 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0304 	and.w	r3, r3, #4
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 8097 	beq.w	8003198 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800306a:	2300      	movs	r3, #0
 800306c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800306e:	4b81      	ldr	r3, [pc, #516]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10f      	bne.n	800309a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800307a:	2300      	movs	r3, #0
 800307c:	60bb      	str	r3, [r7, #8]
 800307e:	4b7d      	ldr	r3, [pc, #500]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003082:	4a7c      	ldr	r2, [pc, #496]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003088:	6413      	str	r3, [r2, #64]	; 0x40
 800308a:	4b7a      	ldr	r3, [pc, #488]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003092:	60bb      	str	r3, [r7, #8]
 8003094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003096:	2301      	movs	r3, #1
 8003098:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800309a:	4b77      	ldr	r3, [pc, #476]	; (8003278 <HAL_RCC_OscConfig+0x474>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d118      	bne.n	80030d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030a6:	4b74      	ldr	r3, [pc, #464]	; (8003278 <HAL_RCC_OscConfig+0x474>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a73      	ldr	r2, [pc, #460]	; (8003278 <HAL_RCC_OscConfig+0x474>)
 80030ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030b2:	f7fe fd99 	bl	8001be8 <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030b8:	e008      	b.n	80030cc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ba:	f7fe fd95 	bl	8001be8 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d901      	bls.n	80030cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e10c      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030cc:	4b6a      	ldr	r3, [pc, #424]	; (8003278 <HAL_RCC_OscConfig+0x474>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0f0      	beq.n	80030ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d106      	bne.n	80030ee <HAL_RCC_OscConfig+0x2ea>
 80030e0:	4b64      	ldr	r3, [pc, #400]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 80030e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030e4:	4a63      	ldr	r2, [pc, #396]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 80030e6:	f043 0301 	orr.w	r3, r3, #1
 80030ea:	6713      	str	r3, [r2, #112]	; 0x70
 80030ec:	e01c      	b.n	8003128 <HAL_RCC_OscConfig+0x324>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	2b05      	cmp	r3, #5
 80030f4:	d10c      	bne.n	8003110 <HAL_RCC_OscConfig+0x30c>
 80030f6:	4b5f      	ldr	r3, [pc, #380]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 80030f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030fa:	4a5e      	ldr	r2, [pc, #376]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 80030fc:	f043 0304 	orr.w	r3, r3, #4
 8003100:	6713      	str	r3, [r2, #112]	; 0x70
 8003102:	4b5c      	ldr	r3, [pc, #368]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003106:	4a5b      	ldr	r2, [pc, #364]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003108:	f043 0301 	orr.w	r3, r3, #1
 800310c:	6713      	str	r3, [r2, #112]	; 0x70
 800310e:	e00b      	b.n	8003128 <HAL_RCC_OscConfig+0x324>
 8003110:	4b58      	ldr	r3, [pc, #352]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003114:	4a57      	ldr	r2, [pc, #348]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003116:	f023 0301 	bic.w	r3, r3, #1
 800311a:	6713      	str	r3, [r2, #112]	; 0x70
 800311c:	4b55      	ldr	r3, [pc, #340]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 800311e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003120:	4a54      	ldr	r2, [pc, #336]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003122:	f023 0304 	bic.w	r3, r3, #4
 8003126:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d015      	beq.n	800315c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003130:	f7fe fd5a 	bl	8001be8 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003136:	e00a      	b.n	800314e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003138:	f7fe fd56 	bl	8001be8 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	f241 3288 	movw	r2, #5000	; 0x1388
 8003146:	4293      	cmp	r3, r2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e0cb      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800314e:	4b49      	ldr	r3, [pc, #292]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0ee      	beq.n	8003138 <HAL_RCC_OscConfig+0x334>
 800315a:	e014      	b.n	8003186 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800315c:	f7fe fd44 	bl	8001be8 <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003162:	e00a      	b.n	800317a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003164:	f7fe fd40 	bl	8001be8 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003172:	4293      	cmp	r3, r2
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e0b5      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800317a:	4b3e      	ldr	r3, [pc, #248]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 800317c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1ee      	bne.n	8003164 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003186:	7dfb      	ldrb	r3, [r7, #23]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d105      	bne.n	8003198 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800318c:	4b39      	ldr	r3, [pc, #228]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	4a38      	ldr	r2, [pc, #224]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003192:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003196:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	2b00      	cmp	r3, #0
 800319e:	f000 80a1 	beq.w	80032e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031a2:	4b34      	ldr	r3, [pc, #208]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 030c 	and.w	r3, r3, #12
 80031aa:	2b08      	cmp	r3, #8
 80031ac:	d05c      	beq.n	8003268 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d141      	bne.n	800323a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031b6:	4b31      	ldr	r3, [pc, #196]	; (800327c <HAL_RCC_OscConfig+0x478>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031bc:	f7fe fd14 	bl	8001be8 <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031c4:	f7fe fd10 	bl	8001be8 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e087      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031d6:	4b27      	ldr	r3, [pc, #156]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f0      	bne.n	80031c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69da      	ldr	r2, [r3, #28]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	019b      	lsls	r3, r3, #6
 80031f2:	431a      	orrs	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f8:	085b      	lsrs	r3, r3, #1
 80031fa:	3b01      	subs	r3, #1
 80031fc:	041b      	lsls	r3, r3, #16
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003204:	061b      	lsls	r3, r3, #24
 8003206:	491b      	ldr	r1, [pc, #108]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 8003208:	4313      	orrs	r3, r2
 800320a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800320c:	4b1b      	ldr	r3, [pc, #108]	; (800327c <HAL_RCC_OscConfig+0x478>)
 800320e:	2201      	movs	r2, #1
 8003210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003212:	f7fe fce9 	bl	8001be8 <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800321a:	f7fe fce5 	bl	8001be8 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e05c      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800322c:	4b11      	ldr	r3, [pc, #68]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0f0      	beq.n	800321a <HAL_RCC_OscConfig+0x416>
 8003238:	e054      	b.n	80032e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800323a:	4b10      	ldr	r3, [pc, #64]	; (800327c <HAL_RCC_OscConfig+0x478>)
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7fe fcd2 	bl	8001be8 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003248:	f7fe fcce 	bl	8001be8 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e045      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325a:	4b06      	ldr	r3, [pc, #24]	; (8003274 <HAL_RCC_OscConfig+0x470>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x444>
 8003266:	e03d      	b.n	80032e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d107      	bne.n	8003280 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e038      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
 8003274:	40023800 	.word	0x40023800
 8003278:	40007000 	.word	0x40007000
 800327c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003280:	4b1b      	ldr	r3, [pc, #108]	; (80032f0 <HAL_RCC_OscConfig+0x4ec>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d028      	beq.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003298:	429a      	cmp	r2, r3
 800329a:	d121      	bne.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d11a      	bne.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80032b0:	4013      	ands	r3, r2
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80032b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d111      	bne.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	085b      	lsrs	r3, r3, #1
 80032c8:	3b01      	subs	r3, #1
 80032ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d107      	bne.n	80032e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032dc:	429a      	cmp	r2, r3
 80032de:	d001      	beq.n	80032e4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e000      	b.n	80032e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3718      	adds	r7, #24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40023800 	.word	0x40023800

080032f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0cc      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003308:	4b68      	ldr	r3, [pc, #416]	; (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d90c      	bls.n	8003330 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	4b65      	ldr	r3, [pc, #404]	; (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800331e:	4b63      	ldr	r3, [pc, #396]	; (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	683a      	ldr	r2, [r7, #0]
 8003328:	429a      	cmp	r2, r3
 800332a:	d001      	beq.n	8003330 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e0b8      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d020      	beq.n	800337e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0304 	and.w	r3, r3, #4
 8003344:	2b00      	cmp	r3, #0
 8003346:	d005      	beq.n	8003354 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003348:	4b59      	ldr	r3, [pc, #356]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	4a58      	ldr	r2, [pc, #352]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800334e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003352:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0308 	and.w	r3, r3, #8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d005      	beq.n	800336c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003360:	4b53      	ldr	r3, [pc, #332]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	4a52      	ldr	r2, [pc, #328]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003366:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800336a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800336c:	4b50      	ldr	r3, [pc, #320]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	494d      	ldr	r1, [pc, #308]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800337a:	4313      	orrs	r3, r2
 800337c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d044      	beq.n	8003414 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d107      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003392:	4b47      	ldr	r3, [pc, #284]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d119      	bne.n	80033d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e07f      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d003      	beq.n	80033b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033ae:	2b03      	cmp	r3, #3
 80033b0:	d107      	bne.n	80033c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b2:	4b3f      	ldr	r3, [pc, #252]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d109      	bne.n	80033d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e06f      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033c2:	4b3b      	ldr	r3, [pc, #236]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e067      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033d2:	4b37      	ldr	r3, [pc, #220]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f023 0203 	bic.w	r2, r3, #3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	4934      	ldr	r1, [pc, #208]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033e4:	f7fe fc00 	bl	8001be8 <HAL_GetTick>
 80033e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ea:	e00a      	b.n	8003402 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033ec:	f7fe fbfc 	bl	8001be8 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e04f      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003402:	4b2b      	ldr	r3, [pc, #172]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f003 020c 	and.w	r2, r3, #12
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	429a      	cmp	r2, r3
 8003412:	d1eb      	bne.n	80033ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003414:	4b25      	ldr	r3, [pc, #148]	; (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d20c      	bcs.n	800343c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003422:	4b22      	ldr	r3, [pc, #136]	; (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	b2d2      	uxtb	r2, r2
 8003428:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800342a:	4b20      	ldr	r3, [pc, #128]	; (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	429a      	cmp	r2, r3
 8003436:	d001      	beq.n	800343c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e032      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d008      	beq.n	800345a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003448:	4b19      	ldr	r3, [pc, #100]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4916      	ldr	r1, [pc, #88]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003456:	4313      	orrs	r3, r2
 8003458:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003466:	4b12      	ldr	r3, [pc, #72]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	490e      	ldr	r1, [pc, #56]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003476:	4313      	orrs	r3, r2
 8003478:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800347a:	f000 f821 	bl	80034c0 <HAL_RCC_GetSysClockFreq>
 800347e:	4602      	mov	r2, r0
 8003480:	4b0b      	ldr	r3, [pc, #44]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	091b      	lsrs	r3, r3, #4
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	490a      	ldr	r1, [pc, #40]	; (80034b4 <HAL_RCC_ClockConfig+0x1c0>)
 800348c:	5ccb      	ldrb	r3, [r1, r3]
 800348e:	fa22 f303 	lsr.w	r3, r2, r3
 8003492:	4a09      	ldr	r2, [pc, #36]	; (80034b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003496:	4b09      	ldr	r3, [pc, #36]	; (80034bc <HAL_RCC_ClockConfig+0x1c8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4618      	mov	r0, r3
 800349c:	f7fe fb60 	bl	8001b60 <HAL_InitTick>

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	40023c00 	.word	0x40023c00
 80034b0:	40023800 	.word	0x40023800
 80034b4:	080098ac 	.word	0x080098ac
 80034b8:	20000000 	.word	0x20000000
 80034bc:	20000004 	.word	0x20000004

080034c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034c4:	b094      	sub	sp, #80	; 0x50
 80034c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	647b      	str	r3, [r7, #68]	; 0x44
 80034cc:	2300      	movs	r3, #0
 80034ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034d0:	2300      	movs	r3, #0
 80034d2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034d8:	4b79      	ldr	r3, [pc, #484]	; (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f003 030c 	and.w	r3, r3, #12
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d00d      	beq.n	8003500 <HAL_RCC_GetSysClockFreq+0x40>
 80034e4:	2b08      	cmp	r3, #8
 80034e6:	f200 80e1 	bhi.w	80036ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d002      	beq.n	80034f4 <HAL_RCC_GetSysClockFreq+0x34>
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d003      	beq.n	80034fa <HAL_RCC_GetSysClockFreq+0x3a>
 80034f2:	e0db      	b.n	80036ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034f4:	4b73      	ldr	r3, [pc, #460]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80034f6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80034f8:	e0db      	b.n	80036b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034fa:	4b73      	ldr	r3, [pc, #460]	; (80036c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80034fc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80034fe:	e0d8      	b.n	80036b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003500:	4b6f      	ldr	r3, [pc, #444]	; (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003508:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800350a:	4b6d      	ldr	r3, [pc, #436]	; (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d063      	beq.n	80035de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003516:	4b6a      	ldr	r3, [pc, #424]	; (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	099b      	lsrs	r3, r3, #6
 800351c:	2200      	movs	r2, #0
 800351e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003520:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003528:	633b      	str	r3, [r7, #48]	; 0x30
 800352a:	2300      	movs	r3, #0
 800352c:	637b      	str	r3, [r7, #52]	; 0x34
 800352e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003532:	4622      	mov	r2, r4
 8003534:	462b      	mov	r3, r5
 8003536:	f04f 0000 	mov.w	r0, #0
 800353a:	f04f 0100 	mov.w	r1, #0
 800353e:	0159      	lsls	r1, r3, #5
 8003540:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003544:	0150      	lsls	r0, r2, #5
 8003546:	4602      	mov	r2, r0
 8003548:	460b      	mov	r3, r1
 800354a:	4621      	mov	r1, r4
 800354c:	1a51      	subs	r1, r2, r1
 800354e:	6139      	str	r1, [r7, #16]
 8003550:	4629      	mov	r1, r5
 8003552:	eb63 0301 	sbc.w	r3, r3, r1
 8003556:	617b      	str	r3, [r7, #20]
 8003558:	f04f 0200 	mov.w	r2, #0
 800355c:	f04f 0300 	mov.w	r3, #0
 8003560:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003564:	4659      	mov	r1, fp
 8003566:	018b      	lsls	r3, r1, #6
 8003568:	4651      	mov	r1, sl
 800356a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800356e:	4651      	mov	r1, sl
 8003570:	018a      	lsls	r2, r1, #6
 8003572:	4651      	mov	r1, sl
 8003574:	ebb2 0801 	subs.w	r8, r2, r1
 8003578:	4659      	mov	r1, fp
 800357a:	eb63 0901 	sbc.w	r9, r3, r1
 800357e:	f04f 0200 	mov.w	r2, #0
 8003582:	f04f 0300 	mov.w	r3, #0
 8003586:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800358a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800358e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003592:	4690      	mov	r8, r2
 8003594:	4699      	mov	r9, r3
 8003596:	4623      	mov	r3, r4
 8003598:	eb18 0303 	adds.w	r3, r8, r3
 800359c:	60bb      	str	r3, [r7, #8]
 800359e:	462b      	mov	r3, r5
 80035a0:	eb49 0303 	adc.w	r3, r9, r3
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	f04f 0200 	mov.w	r2, #0
 80035aa:	f04f 0300 	mov.w	r3, #0
 80035ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80035b2:	4629      	mov	r1, r5
 80035b4:	024b      	lsls	r3, r1, #9
 80035b6:	4621      	mov	r1, r4
 80035b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035bc:	4621      	mov	r1, r4
 80035be:	024a      	lsls	r2, r1, #9
 80035c0:	4610      	mov	r0, r2
 80035c2:	4619      	mov	r1, r3
 80035c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035c6:	2200      	movs	r2, #0
 80035c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80035ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80035cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80035d0:	f7fd faf2 	bl	8000bb8 <__aeabi_uldivmod>
 80035d4:	4602      	mov	r2, r0
 80035d6:	460b      	mov	r3, r1
 80035d8:	4613      	mov	r3, r2
 80035da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035dc:	e058      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035de:	4b38      	ldr	r3, [pc, #224]	; (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	099b      	lsrs	r3, r3, #6
 80035e4:	2200      	movs	r2, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	4611      	mov	r1, r2
 80035ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035ee:	623b      	str	r3, [r7, #32]
 80035f0:	2300      	movs	r3, #0
 80035f2:	627b      	str	r3, [r7, #36]	; 0x24
 80035f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80035f8:	4642      	mov	r2, r8
 80035fa:	464b      	mov	r3, r9
 80035fc:	f04f 0000 	mov.w	r0, #0
 8003600:	f04f 0100 	mov.w	r1, #0
 8003604:	0159      	lsls	r1, r3, #5
 8003606:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800360a:	0150      	lsls	r0, r2, #5
 800360c:	4602      	mov	r2, r0
 800360e:	460b      	mov	r3, r1
 8003610:	4641      	mov	r1, r8
 8003612:	ebb2 0a01 	subs.w	sl, r2, r1
 8003616:	4649      	mov	r1, r9
 8003618:	eb63 0b01 	sbc.w	fp, r3, r1
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f04f 0300 	mov.w	r3, #0
 8003624:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003628:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800362c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003630:	ebb2 040a 	subs.w	r4, r2, sl
 8003634:	eb63 050b 	sbc.w	r5, r3, fp
 8003638:	f04f 0200 	mov.w	r2, #0
 800363c:	f04f 0300 	mov.w	r3, #0
 8003640:	00eb      	lsls	r3, r5, #3
 8003642:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003646:	00e2      	lsls	r2, r4, #3
 8003648:	4614      	mov	r4, r2
 800364a:	461d      	mov	r5, r3
 800364c:	4643      	mov	r3, r8
 800364e:	18e3      	adds	r3, r4, r3
 8003650:	603b      	str	r3, [r7, #0]
 8003652:	464b      	mov	r3, r9
 8003654:	eb45 0303 	adc.w	r3, r5, r3
 8003658:	607b      	str	r3, [r7, #4]
 800365a:	f04f 0200 	mov.w	r2, #0
 800365e:	f04f 0300 	mov.w	r3, #0
 8003662:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003666:	4629      	mov	r1, r5
 8003668:	028b      	lsls	r3, r1, #10
 800366a:	4621      	mov	r1, r4
 800366c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003670:	4621      	mov	r1, r4
 8003672:	028a      	lsls	r2, r1, #10
 8003674:	4610      	mov	r0, r2
 8003676:	4619      	mov	r1, r3
 8003678:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800367a:	2200      	movs	r2, #0
 800367c:	61bb      	str	r3, [r7, #24]
 800367e:	61fa      	str	r2, [r7, #28]
 8003680:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003684:	f7fd fa98 	bl	8000bb8 <__aeabi_uldivmod>
 8003688:	4602      	mov	r2, r0
 800368a:	460b      	mov	r3, r1
 800368c:	4613      	mov	r3, r2
 800368e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003690:	4b0b      	ldr	r3, [pc, #44]	; (80036c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	0c1b      	lsrs	r3, r3, #16
 8003696:	f003 0303 	and.w	r3, r3, #3
 800369a:	3301      	adds	r3, #1
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80036a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80036a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80036aa:	e002      	b.n	80036b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036ac:	4b05      	ldr	r3, [pc, #20]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80036ae:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80036b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3750      	adds	r7, #80	; 0x50
 80036b8:	46bd      	mov	sp, r7
 80036ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036be:	bf00      	nop
 80036c0:	40023800 	.word	0x40023800
 80036c4:	00f42400 	.word	0x00f42400
 80036c8:	007a1200 	.word	0x007a1200

080036cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036d0:	4b03      	ldr	r3, [pc, #12]	; (80036e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80036d2:	681b      	ldr	r3, [r3, #0]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	20000000 	.word	0x20000000

080036e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80036e8:	f7ff fff0 	bl	80036cc <HAL_RCC_GetHCLKFreq>
 80036ec:	4602      	mov	r2, r0
 80036ee:	4b05      	ldr	r3, [pc, #20]	; (8003704 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	0a9b      	lsrs	r3, r3, #10
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	4903      	ldr	r1, [pc, #12]	; (8003708 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036fa:	5ccb      	ldrb	r3, [r1, r3]
 80036fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003700:	4618      	mov	r0, r3
 8003702:	bd80      	pop	{r7, pc}
 8003704:	40023800 	.word	0x40023800
 8003708:	080098bc 	.word	0x080098bc

0800370c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003710:	f7ff ffdc 	bl	80036cc <HAL_RCC_GetHCLKFreq>
 8003714:	4602      	mov	r2, r0
 8003716:	4b05      	ldr	r3, [pc, #20]	; (800372c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	0b5b      	lsrs	r3, r3, #13
 800371c:	f003 0307 	and.w	r3, r3, #7
 8003720:	4903      	ldr	r1, [pc, #12]	; (8003730 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003722:	5ccb      	ldrb	r3, [r1, r3]
 8003724:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003728:	4618      	mov	r0, r3
 800372a:	bd80      	pop	{r7, pc}
 800372c:	40023800 	.word	0x40023800
 8003730:	080098bc 	.word	0x080098bc

08003734 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e03f      	b.n	80037c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	d106      	bne.n	8003760 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f7fd ffa2 	bl	80016a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2224      	movs	r2, #36	; 0x24
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003776:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 fc23 	bl	8003fc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	691a      	ldr	r2, [r3, #16]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800378c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	695a      	ldr	r2, [r3, #20]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800379c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68da      	ldr	r2, [r3, #12]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2220      	movs	r2, #32
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b08a      	sub	sp, #40	; 0x28
 80037d2:	af02      	add	r7, sp, #8
 80037d4:	60f8      	str	r0, [r7, #12]
 80037d6:	60b9      	str	r1, [r7, #8]
 80037d8:	603b      	str	r3, [r7, #0]
 80037da:	4613      	mov	r3, r2
 80037dc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	d17c      	bne.n	80038e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d002      	beq.n	80037fa <HAL_UART_Transmit+0x2c>
 80037f4:	88fb      	ldrh	r3, [r7, #6]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e075      	b.n	80038ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003804:	2b01      	cmp	r3, #1
 8003806:	d101      	bne.n	800380c <HAL_UART_Transmit+0x3e>
 8003808:	2302      	movs	r3, #2
 800380a:	e06e      	b.n	80038ea <HAL_UART_Transmit+0x11c>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2221      	movs	r2, #33	; 0x21
 800381e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003822:	f7fe f9e1 	bl	8001be8 <HAL_GetTick>
 8003826:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	88fa      	ldrh	r2, [r7, #6]
 800382c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	88fa      	ldrh	r2, [r7, #6]
 8003832:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800383c:	d108      	bne.n	8003850 <HAL_UART_Transmit+0x82>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d104      	bne.n	8003850 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003846:	2300      	movs	r3, #0
 8003848:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	61bb      	str	r3, [r7, #24]
 800384e:	e003      	b.n	8003858 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003854:	2300      	movs	r3, #0
 8003856:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003860:	e02a      	b.n	80038b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	2200      	movs	r2, #0
 800386a:	2180      	movs	r1, #128	; 0x80
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 fa11 	bl	8003c94 <UART_WaitOnFlagUntilTimeout>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e036      	b.n	80038ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10b      	bne.n	800389a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	881b      	ldrh	r3, [r3, #0]
 8003886:	461a      	mov	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003890:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	3302      	adds	r3, #2
 8003896:	61bb      	str	r3, [r7, #24]
 8003898:	e007      	b.n	80038aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	781a      	ldrb	r2, [r3, #0]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	3301      	adds	r3, #1
 80038a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	3b01      	subs	r3, #1
 80038b2:	b29a      	uxth	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038bc:	b29b      	uxth	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1cf      	bne.n	8003862 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	9300      	str	r3, [sp, #0]
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	2200      	movs	r2, #0
 80038ca:	2140      	movs	r1, #64	; 0x40
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 f9e1 	bl	8003c94 <UART_WaitOnFlagUntilTimeout>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e006      	b.n	80038ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2220      	movs	r2, #32
 80038e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	e000      	b.n	80038ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80038e8:	2302      	movs	r3, #2
  }
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3720      	adds	r7, #32
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b084      	sub	sp, #16
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	60f8      	str	r0, [r7, #12]
 80038fa:	60b9      	str	r1, [r7, #8]
 80038fc:	4613      	mov	r3, r2
 80038fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b20      	cmp	r3, #32
 800390a:	d11d      	bne.n	8003948 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d002      	beq.n	8003918 <HAL_UART_Receive_DMA+0x26>
 8003912:	88fb      	ldrh	r3, [r7, #6]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e016      	b.n	800394a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003922:	2b01      	cmp	r3, #1
 8003924:	d101      	bne.n	800392a <HAL_UART_Receive_DMA+0x38>
 8003926:	2302      	movs	r3, #2
 8003928:	e00f      	b.n	800394a <HAL_UART_Receive_DMA+0x58>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003938:	88fb      	ldrh	r3, [r7, #6]
 800393a:	461a      	mov	r2, r3
 800393c:	68b9      	ldr	r1, [r7, #8]
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 fa16 	bl	8003d70 <UART_Start_Receive_DMA>
 8003944:	4603      	mov	r3, r0
 8003946:	e000      	b.n	800394a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003948:	2302      	movs	r3, #2
  }
}
 800394a:	4618      	mov	r0, r3
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b090      	sub	sp, #64	; 0x40
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800395a:	2300      	movs	r3, #0
 800395c:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695b      	ldr	r3, [r3, #20]
 8003964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003968:	2b80      	cmp	r3, #128	; 0x80
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b21      	cmp	r3, #33	; 0x21
 800397e:	d128      	bne.n	80039d2 <HAL_UART_DMAStop+0x80>
 8003980:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003982:	2b00      	cmp	r3, #0
 8003984:	d025      	beq.n	80039d2 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	3314      	adds	r3, #20
 800398c:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800398e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003990:	e853 3f00 	ldrex	r3, [r3]
 8003994:	623b      	str	r3, [r7, #32]
   return(result);
 8003996:	6a3b      	ldr	r3, [r7, #32]
 8003998:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800399c:	63bb      	str	r3, [r7, #56]	; 0x38
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3314      	adds	r3, #20
 80039a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039a6:	633a      	str	r2, [r7, #48]	; 0x30
 80039a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80039ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039ae:	e841 2300 	strex	r3, r2, [r1]
 80039b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80039b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1e5      	bne.n	8003986 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d004      	beq.n	80039cc <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fe fda4 	bl	8002514 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f000 fa6d 	bl	8003eac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039dc:	2b40      	cmp	r3, #64	; 0x40
 80039de:	bf0c      	ite	eq
 80039e0:	2301      	moveq	r3, #1
 80039e2:	2300      	movne	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b22      	cmp	r3, #34	; 0x22
 80039f2:	d128      	bne.n	8003a46 <HAL_UART_DMAStop+0xf4>
 80039f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d025      	beq.n	8003a46 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	3314      	adds	r3, #20
 8003a00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	e853 3f00 	ldrex	r3, [r3]
 8003a08:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a10:	637b      	str	r3, [r7, #52]	; 0x34
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	3314      	adds	r3, #20
 8003a18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a1a:	61fa      	str	r2, [r7, #28]
 8003a1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a1e:	69b9      	ldr	r1, [r7, #24]
 8003a20:	69fa      	ldr	r2, [r7, #28]
 8003a22:	e841 2300 	strex	r3, r2, [r1]
 8003a26:	617b      	str	r3, [r7, #20]
   return(result);
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1e5      	bne.n	80039fa <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d004      	beq.n	8003a40 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fe fd6a 	bl	8002514 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 fa5b 	bl	8003efc <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003a46:	2300      	movs	r3, #0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3740      	adds	r7, #64	; 0x40
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	460b      	mov	r3, r1
 8003a96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b09c      	sub	sp, #112	; 0x70
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab0:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d172      	bne.n	8003ba6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003ac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	330c      	adds	r3, #12
 8003acc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ace:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ad0:	e853 3f00 	ldrex	r3, [r3]
 8003ad4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003ad6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ad8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003adc:	66bb      	str	r3, [r7, #104]	; 0x68
 8003ade:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	330c      	adds	r3, #12
 8003ae4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003ae6:	65ba      	str	r2, [r7, #88]	; 0x58
 8003ae8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003aec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003aee:	e841 2300 	strex	r3, r2, [r1]
 8003af2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003af4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1e5      	bne.n	8003ac6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003afa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	3314      	adds	r3, #20
 8003b00:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b04:	e853 3f00 	ldrex	r3, [r3]
 8003b08:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b0c:	f023 0301 	bic.w	r3, r3, #1
 8003b10:	667b      	str	r3, [r7, #100]	; 0x64
 8003b12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	3314      	adds	r3, #20
 8003b18:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003b1a:	647a      	str	r2, [r7, #68]	; 0x44
 8003b1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003b20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b22:	e841 2300 	strex	r3, r2, [r1]
 8003b26:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1e5      	bne.n	8003afa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	3314      	adds	r3, #20
 8003b34:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b38:	e853 3f00 	ldrex	r3, [r3]
 8003b3c:	623b      	str	r3, [r7, #32]
   return(result);
 8003b3e:	6a3b      	ldr	r3, [r7, #32]
 8003b40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b44:	663b      	str	r3, [r7, #96]	; 0x60
 8003b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	3314      	adds	r3, #20
 8003b4c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b4e:	633a      	str	r2, [r7, #48]	; 0x30
 8003b50:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b56:	e841 2300 	strex	r3, r2, [r1]
 8003b5a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1e5      	bne.n	8003b2e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003b62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b64:	2220      	movs	r2, #32
 8003b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d119      	bne.n	8003ba6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	330c      	adds	r3, #12
 8003b78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	e853 3f00 	ldrex	r3, [r3]
 8003b80:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f023 0310 	bic.w	r3, r3, #16
 8003b88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	330c      	adds	r3, #12
 8003b90:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003b92:	61fa      	str	r2, [r7, #28]
 8003b94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b96:	69b9      	ldr	r1, [r7, #24]
 8003b98:	69fa      	ldr	r2, [r7, #28]
 8003b9a:	e841 2300 	strex	r3, r2, [r1]
 8003b9e:	617b      	str	r3, [r7, #20]
   return(result);
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1e5      	bne.n	8003b72 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ba6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d106      	bne.n	8003bbc <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003bae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bb0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003bb6:	f7ff ff69 	bl	8003a8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003bba:	e002      	b.n	8003bc2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8003bbc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003bbe:	f7ff ff47 	bl	8003a50 <HAL_UART_RxCpltCallback>
}
 8003bc2:	bf00      	nop
 8003bc4:	3770      	adds	r7, #112	; 0x70
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d108      	bne.n	8003bf2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003be4:	085b      	lsrs	r3, r3, #1
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	4619      	mov	r1, r3
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f7ff ff4e 	bl	8003a8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003bf0:	e002      	b.n	8003bf8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f7ff ff36 	bl	8003a64 <HAL_UART_RxHalfCpltCallback>
}
 8003bf8:	bf00      	nop
 8003bfa:	3710      	adds	r7, #16
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c10:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c1c:	2b80      	cmp	r3, #128	; 0x80
 8003c1e:	bf0c      	ite	eq
 8003c20:	2301      	moveq	r3, #1
 8003c22:	2300      	movne	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b21      	cmp	r3, #33	; 0x21
 8003c32:	d108      	bne.n	8003c46 <UART_DMAError+0x46>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d005      	beq.n	8003c46 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003c40:	68b8      	ldr	r0, [r7, #8]
 8003c42:	f000 f933 	bl	8003eac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	695b      	ldr	r3, [r3, #20]
 8003c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c50:	2b40      	cmp	r3, #64	; 0x40
 8003c52:	bf0c      	ite	eq
 8003c54:	2301      	moveq	r3, #1
 8003c56:	2300      	movne	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b22      	cmp	r3, #34	; 0x22
 8003c66:	d108      	bne.n	8003c7a <UART_DMAError+0x7a>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d005      	beq.n	8003c7a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2200      	movs	r2, #0
 8003c72:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003c74:	68b8      	ldr	r0, [r7, #8]
 8003c76:	f000 f941 	bl	8003efc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	f043 0210 	orr.w	r2, r3, #16
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c86:	68b8      	ldr	r0, [r7, #8]
 8003c88:	f7ff fef6 	bl	8003a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c8c:	bf00      	nop
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b090      	sub	sp, #64	; 0x40
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	60b9      	str	r1, [r7, #8]
 8003c9e:	603b      	str	r3, [r7, #0]
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ca4:	e050      	b.n	8003d48 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ca6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cac:	d04c      	beq.n	8003d48 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003cae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d007      	beq.n	8003cc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003cb4:	f7fd ff98 	bl	8001be8 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d241      	bcs.n	8003d48 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	330c      	adds	r3, #12
 8003cca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cce:	e853 3f00 	ldrex	r3, [r3]
 8003cd2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003cda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	330c      	adds	r3, #12
 8003ce2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ce4:	637a      	str	r2, [r7, #52]	; 0x34
 8003ce6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003cea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003cec:	e841 2300 	strex	r3, r2, [r1]
 8003cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1e5      	bne.n	8003cc4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	3314      	adds	r3, #20
 8003cfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	e853 3f00 	ldrex	r3, [r3]
 8003d06:	613b      	str	r3, [r7, #16]
   return(result);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	f023 0301 	bic.w	r3, r3, #1
 8003d0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3314      	adds	r3, #20
 8003d16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d18:	623a      	str	r2, [r7, #32]
 8003d1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d1c:	69f9      	ldr	r1, [r7, #28]
 8003d1e:	6a3a      	ldr	r2, [r7, #32]
 8003d20:	e841 2300 	strex	r3, r2, [r1]
 8003d24:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1e5      	bne.n	8003cf8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2220      	movs	r2, #32
 8003d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e00f      	b.n	8003d68 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	4013      	ands	r3, r2
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	bf0c      	ite	eq
 8003d58:	2301      	moveq	r3, #1
 8003d5a:	2300      	movne	r3, #0
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	461a      	mov	r2, r3
 8003d60:	79fb      	ldrb	r3, [r7, #7]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d09f      	beq.n	8003ca6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3740      	adds	r7, #64	; 0x40
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b098      	sub	sp, #96	; 0x60
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003d7e:	68ba      	ldr	r2, [r7, #8]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	88fa      	ldrh	r2, [r7, #6]
 8003d88:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2222      	movs	r2, #34	; 0x22
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d9c:	4a40      	ldr	r2, [pc, #256]	; (8003ea0 <UART_Start_Receive_DMA+0x130>)
 8003d9e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da4:	4a3f      	ldr	r2, [pc, #252]	; (8003ea4 <UART_Start_Receive_DMA+0x134>)
 8003da6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dac:	4a3e      	ldr	r2, [pc, #248]	; (8003ea8 <UART_Start_Receive_DMA+0x138>)
 8003dae:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db4:	2200      	movs	r2, #0
 8003db6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003db8:	f107 0308 	add.w	r3, r7, #8
 8003dbc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	3304      	adds	r3, #4
 8003dc8:	4619      	mov	r1, r3
 8003dca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	88fb      	ldrh	r3, [r7, #6]
 8003dd0:	f7fe fb48 	bl	8002464 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	613b      	str	r3, [r7, #16]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	613b      	str	r3, [r7, #16]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	613b      	str	r3, [r7, #16]
 8003de8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d019      	beq.n	8003e2e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	330c      	adds	r3, #12
 8003e00:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e04:	e853 3f00 	ldrex	r3, [r3]
 8003e08:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003e0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e10:	65bb      	str	r3, [r7, #88]	; 0x58
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	330c      	adds	r3, #12
 8003e18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e1a:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003e1c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e1e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003e20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e22:	e841 2300 	strex	r3, r2, [r1]
 8003e26:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003e28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1e5      	bne.n	8003dfa <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	3314      	adds	r3, #20
 8003e34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e38:	e853 3f00 	ldrex	r3, [r3]
 8003e3c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e40:	f043 0301 	orr.w	r3, r3, #1
 8003e44:	657b      	str	r3, [r7, #84]	; 0x54
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	3314      	adds	r3, #20
 8003e4c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e4e:	63ba      	str	r2, [r7, #56]	; 0x38
 8003e50:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e52:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003e54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e56:	e841 2300 	strex	r3, r2, [r1]
 8003e5a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1e5      	bne.n	8003e2e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	3314      	adds	r3, #20
 8003e68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	e853 3f00 	ldrex	r3, [r3]
 8003e70:	617b      	str	r3, [r7, #20]
   return(result);
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e78:	653b      	str	r3, [r7, #80]	; 0x50
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	3314      	adds	r3, #20
 8003e80:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003e82:	627a      	str	r2, [r7, #36]	; 0x24
 8003e84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e86:	6a39      	ldr	r1, [r7, #32]
 8003e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e8a:	e841 2300 	strex	r3, r2, [r1]
 8003e8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1e5      	bne.n	8003e62 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3760      	adds	r7, #96	; 0x60
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	08003aa5 	.word	0x08003aa5
 8003ea4:	08003bcb 	.word	0x08003bcb
 8003ea8:	08003c01 	.word	0x08003c01

08003eac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b089      	sub	sp, #36	; 0x24
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	330c      	adds	r3, #12
 8003eba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	e853 3f00 	ldrex	r3, [r3]
 8003ec2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003eca:	61fb      	str	r3, [r7, #28]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	330c      	adds	r3, #12
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	61ba      	str	r2, [r7, #24]
 8003ed6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed8:	6979      	ldr	r1, [r7, #20]
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	e841 2300 	strex	r3, r2, [r1]
 8003ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1e5      	bne.n	8003eb4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2220      	movs	r2, #32
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003ef0:	bf00      	nop
 8003ef2:	3724      	adds	r7, #36	; 0x24
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b095      	sub	sp, #84	; 0x54
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	330c      	adds	r3, #12
 8003f0a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f0e:	e853 3f00 	ldrex	r3, [r3]
 8003f12:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f16:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	330c      	adds	r3, #12
 8003f22:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f24:	643a      	str	r2, [r7, #64]	; 0x40
 8003f26:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f28:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003f2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f2c:	e841 2300 	strex	r3, r2, [r1]
 8003f30:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1e5      	bne.n	8003f04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3314      	adds	r3, #20
 8003f3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f40:	6a3b      	ldr	r3, [r7, #32]
 8003f42:	e853 3f00 	ldrex	r3, [r3]
 8003f46:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f023 0301 	bic.w	r3, r3, #1
 8003f4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	3314      	adds	r3, #20
 8003f56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f58:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f60:	e841 2300 	strex	r3, r2, [r1]
 8003f64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e5      	bne.n	8003f38 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d119      	bne.n	8003fa8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	330c      	adds	r3, #12
 8003f7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	e853 3f00 	ldrex	r3, [r3]
 8003f82:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	f023 0310 	bic.w	r3, r3, #16
 8003f8a:	647b      	str	r3, [r7, #68]	; 0x44
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	330c      	adds	r3, #12
 8003f92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f94:	61ba      	str	r2, [r7, #24]
 8003f96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f98:	6979      	ldr	r1, [r7, #20]
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	e841 2300 	strex	r3, r2, [r1]
 8003fa0:	613b      	str	r3, [r7, #16]
   return(result);
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1e5      	bne.n	8003f74 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2220      	movs	r2, #32
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003fb6:	bf00      	nop
 8003fb8:	3754      	adds	r7, #84	; 0x54
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
	...

08003fc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fc8:	b0c0      	sub	sp, #256	; 0x100
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fe0:	68d9      	ldr	r1, [r3, #12]
 8003fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	ea40 0301 	orr.w	r3, r0, r1
 8003fec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	431a      	orrs	r2, r3
 8004004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	4313      	orrs	r3, r2
 800400c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800401c:	f021 010c 	bic.w	r1, r1, #12
 8004020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800402a:	430b      	orrs	r3, r1
 800402c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800402e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800403a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800403e:	6999      	ldr	r1, [r3, #24]
 8004040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	ea40 0301 	orr.w	r3, r0, r1
 800404a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800404c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	4b8f      	ldr	r3, [pc, #572]	; (8004290 <UART_SetConfig+0x2cc>)
 8004054:	429a      	cmp	r2, r3
 8004056:	d005      	beq.n	8004064 <UART_SetConfig+0xa0>
 8004058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	4b8d      	ldr	r3, [pc, #564]	; (8004294 <UART_SetConfig+0x2d0>)
 8004060:	429a      	cmp	r2, r3
 8004062:	d104      	bne.n	800406e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004064:	f7ff fb52 	bl	800370c <HAL_RCC_GetPCLK2Freq>
 8004068:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800406c:	e003      	b.n	8004076 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800406e:	f7ff fb39 	bl	80036e4 <HAL_RCC_GetPCLK1Freq>
 8004072:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800407a:	69db      	ldr	r3, [r3, #28]
 800407c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004080:	f040 810c 	bne.w	800429c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004088:	2200      	movs	r2, #0
 800408a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800408e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004092:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004096:	4622      	mov	r2, r4
 8004098:	462b      	mov	r3, r5
 800409a:	1891      	adds	r1, r2, r2
 800409c:	65b9      	str	r1, [r7, #88]	; 0x58
 800409e:	415b      	adcs	r3, r3
 80040a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80040a6:	4621      	mov	r1, r4
 80040a8:	eb12 0801 	adds.w	r8, r2, r1
 80040ac:	4629      	mov	r1, r5
 80040ae:	eb43 0901 	adc.w	r9, r3, r1
 80040b2:	f04f 0200 	mov.w	r2, #0
 80040b6:	f04f 0300 	mov.w	r3, #0
 80040ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040c6:	4690      	mov	r8, r2
 80040c8:	4699      	mov	r9, r3
 80040ca:	4623      	mov	r3, r4
 80040cc:	eb18 0303 	adds.w	r3, r8, r3
 80040d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80040d4:	462b      	mov	r3, r5
 80040d6:	eb49 0303 	adc.w	r3, r9, r3
 80040da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80040de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80040ea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80040ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80040f2:	460b      	mov	r3, r1
 80040f4:	18db      	adds	r3, r3, r3
 80040f6:	653b      	str	r3, [r7, #80]	; 0x50
 80040f8:	4613      	mov	r3, r2
 80040fa:	eb42 0303 	adc.w	r3, r2, r3
 80040fe:	657b      	str	r3, [r7, #84]	; 0x54
 8004100:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004104:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004108:	f7fc fd56 	bl	8000bb8 <__aeabi_uldivmod>
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	4b61      	ldr	r3, [pc, #388]	; (8004298 <UART_SetConfig+0x2d4>)
 8004112:	fba3 2302 	umull	r2, r3, r3, r2
 8004116:	095b      	lsrs	r3, r3, #5
 8004118:	011c      	lsls	r4, r3, #4
 800411a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800411e:	2200      	movs	r2, #0
 8004120:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004124:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004128:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800412c:	4642      	mov	r2, r8
 800412e:	464b      	mov	r3, r9
 8004130:	1891      	adds	r1, r2, r2
 8004132:	64b9      	str	r1, [r7, #72]	; 0x48
 8004134:	415b      	adcs	r3, r3
 8004136:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004138:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800413c:	4641      	mov	r1, r8
 800413e:	eb12 0a01 	adds.w	sl, r2, r1
 8004142:	4649      	mov	r1, r9
 8004144:	eb43 0b01 	adc.w	fp, r3, r1
 8004148:	f04f 0200 	mov.w	r2, #0
 800414c:	f04f 0300 	mov.w	r3, #0
 8004150:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004154:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004158:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800415c:	4692      	mov	sl, r2
 800415e:	469b      	mov	fp, r3
 8004160:	4643      	mov	r3, r8
 8004162:	eb1a 0303 	adds.w	r3, sl, r3
 8004166:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800416a:	464b      	mov	r3, r9
 800416c:	eb4b 0303 	adc.w	r3, fp, r3
 8004170:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004180:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004184:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004188:	460b      	mov	r3, r1
 800418a:	18db      	adds	r3, r3, r3
 800418c:	643b      	str	r3, [r7, #64]	; 0x40
 800418e:	4613      	mov	r3, r2
 8004190:	eb42 0303 	adc.w	r3, r2, r3
 8004194:	647b      	str	r3, [r7, #68]	; 0x44
 8004196:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800419a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800419e:	f7fc fd0b 	bl	8000bb8 <__aeabi_uldivmod>
 80041a2:	4602      	mov	r2, r0
 80041a4:	460b      	mov	r3, r1
 80041a6:	4611      	mov	r1, r2
 80041a8:	4b3b      	ldr	r3, [pc, #236]	; (8004298 <UART_SetConfig+0x2d4>)
 80041aa:	fba3 2301 	umull	r2, r3, r3, r1
 80041ae:	095b      	lsrs	r3, r3, #5
 80041b0:	2264      	movs	r2, #100	; 0x64
 80041b2:	fb02 f303 	mul.w	r3, r2, r3
 80041b6:	1acb      	subs	r3, r1, r3
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80041be:	4b36      	ldr	r3, [pc, #216]	; (8004298 <UART_SetConfig+0x2d4>)
 80041c0:	fba3 2302 	umull	r2, r3, r3, r2
 80041c4:	095b      	lsrs	r3, r3, #5
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80041cc:	441c      	add	r4, r3
 80041ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041d2:	2200      	movs	r2, #0
 80041d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80041d8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80041dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80041e0:	4642      	mov	r2, r8
 80041e2:	464b      	mov	r3, r9
 80041e4:	1891      	adds	r1, r2, r2
 80041e6:	63b9      	str	r1, [r7, #56]	; 0x38
 80041e8:	415b      	adcs	r3, r3
 80041ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80041f0:	4641      	mov	r1, r8
 80041f2:	1851      	adds	r1, r2, r1
 80041f4:	6339      	str	r1, [r7, #48]	; 0x30
 80041f6:	4649      	mov	r1, r9
 80041f8:	414b      	adcs	r3, r1
 80041fa:	637b      	str	r3, [r7, #52]	; 0x34
 80041fc:	f04f 0200 	mov.w	r2, #0
 8004200:	f04f 0300 	mov.w	r3, #0
 8004204:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004208:	4659      	mov	r1, fp
 800420a:	00cb      	lsls	r3, r1, #3
 800420c:	4651      	mov	r1, sl
 800420e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004212:	4651      	mov	r1, sl
 8004214:	00ca      	lsls	r2, r1, #3
 8004216:	4610      	mov	r0, r2
 8004218:	4619      	mov	r1, r3
 800421a:	4603      	mov	r3, r0
 800421c:	4642      	mov	r2, r8
 800421e:	189b      	adds	r3, r3, r2
 8004220:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004224:	464b      	mov	r3, r9
 8004226:	460a      	mov	r2, r1
 8004228:	eb42 0303 	adc.w	r3, r2, r3
 800422c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800423c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004240:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004244:	460b      	mov	r3, r1
 8004246:	18db      	adds	r3, r3, r3
 8004248:	62bb      	str	r3, [r7, #40]	; 0x28
 800424a:	4613      	mov	r3, r2
 800424c:	eb42 0303 	adc.w	r3, r2, r3
 8004250:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004252:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004256:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800425a:	f7fc fcad 	bl	8000bb8 <__aeabi_uldivmod>
 800425e:	4602      	mov	r2, r0
 8004260:	460b      	mov	r3, r1
 8004262:	4b0d      	ldr	r3, [pc, #52]	; (8004298 <UART_SetConfig+0x2d4>)
 8004264:	fba3 1302 	umull	r1, r3, r3, r2
 8004268:	095b      	lsrs	r3, r3, #5
 800426a:	2164      	movs	r1, #100	; 0x64
 800426c:	fb01 f303 	mul.w	r3, r1, r3
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	00db      	lsls	r3, r3, #3
 8004274:	3332      	adds	r3, #50	; 0x32
 8004276:	4a08      	ldr	r2, [pc, #32]	; (8004298 <UART_SetConfig+0x2d4>)
 8004278:	fba2 2303 	umull	r2, r3, r2, r3
 800427c:	095b      	lsrs	r3, r3, #5
 800427e:	f003 0207 	and.w	r2, r3, #7
 8004282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4422      	add	r2, r4
 800428a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800428c:	e105      	b.n	800449a <UART_SetConfig+0x4d6>
 800428e:	bf00      	nop
 8004290:	40011000 	.word	0x40011000
 8004294:	40011400 	.word	0x40011400
 8004298:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800429c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80042a0:	2200      	movs	r2, #0
 80042a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80042a6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80042aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80042ae:	4642      	mov	r2, r8
 80042b0:	464b      	mov	r3, r9
 80042b2:	1891      	adds	r1, r2, r2
 80042b4:	6239      	str	r1, [r7, #32]
 80042b6:	415b      	adcs	r3, r3
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24
 80042ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80042be:	4641      	mov	r1, r8
 80042c0:	1854      	adds	r4, r2, r1
 80042c2:	4649      	mov	r1, r9
 80042c4:	eb43 0501 	adc.w	r5, r3, r1
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	f04f 0300 	mov.w	r3, #0
 80042d0:	00eb      	lsls	r3, r5, #3
 80042d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042d6:	00e2      	lsls	r2, r4, #3
 80042d8:	4614      	mov	r4, r2
 80042da:	461d      	mov	r5, r3
 80042dc:	4643      	mov	r3, r8
 80042de:	18e3      	adds	r3, r4, r3
 80042e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80042e4:	464b      	mov	r3, r9
 80042e6:	eb45 0303 	adc.w	r3, r5, r3
 80042ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80042ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80042fa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80042fe:	f04f 0200 	mov.w	r2, #0
 8004302:	f04f 0300 	mov.w	r3, #0
 8004306:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800430a:	4629      	mov	r1, r5
 800430c:	008b      	lsls	r3, r1, #2
 800430e:	4621      	mov	r1, r4
 8004310:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004314:	4621      	mov	r1, r4
 8004316:	008a      	lsls	r2, r1, #2
 8004318:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800431c:	f7fc fc4c 	bl	8000bb8 <__aeabi_uldivmod>
 8004320:	4602      	mov	r2, r0
 8004322:	460b      	mov	r3, r1
 8004324:	4b60      	ldr	r3, [pc, #384]	; (80044a8 <UART_SetConfig+0x4e4>)
 8004326:	fba3 2302 	umull	r2, r3, r3, r2
 800432a:	095b      	lsrs	r3, r3, #5
 800432c:	011c      	lsls	r4, r3, #4
 800432e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004332:	2200      	movs	r2, #0
 8004334:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004338:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800433c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004340:	4642      	mov	r2, r8
 8004342:	464b      	mov	r3, r9
 8004344:	1891      	adds	r1, r2, r2
 8004346:	61b9      	str	r1, [r7, #24]
 8004348:	415b      	adcs	r3, r3
 800434a:	61fb      	str	r3, [r7, #28]
 800434c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004350:	4641      	mov	r1, r8
 8004352:	1851      	adds	r1, r2, r1
 8004354:	6139      	str	r1, [r7, #16]
 8004356:	4649      	mov	r1, r9
 8004358:	414b      	adcs	r3, r1
 800435a:	617b      	str	r3, [r7, #20]
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	f04f 0300 	mov.w	r3, #0
 8004364:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004368:	4659      	mov	r1, fp
 800436a:	00cb      	lsls	r3, r1, #3
 800436c:	4651      	mov	r1, sl
 800436e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004372:	4651      	mov	r1, sl
 8004374:	00ca      	lsls	r2, r1, #3
 8004376:	4610      	mov	r0, r2
 8004378:	4619      	mov	r1, r3
 800437a:	4603      	mov	r3, r0
 800437c:	4642      	mov	r2, r8
 800437e:	189b      	adds	r3, r3, r2
 8004380:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004384:	464b      	mov	r3, r9
 8004386:	460a      	mov	r2, r1
 8004388:	eb42 0303 	adc.w	r3, r2, r3
 800438c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	67bb      	str	r3, [r7, #120]	; 0x78
 800439a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800439c:	f04f 0200 	mov.w	r2, #0
 80043a0:	f04f 0300 	mov.w	r3, #0
 80043a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80043a8:	4649      	mov	r1, r9
 80043aa:	008b      	lsls	r3, r1, #2
 80043ac:	4641      	mov	r1, r8
 80043ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043b2:	4641      	mov	r1, r8
 80043b4:	008a      	lsls	r2, r1, #2
 80043b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80043ba:	f7fc fbfd 	bl	8000bb8 <__aeabi_uldivmod>
 80043be:	4602      	mov	r2, r0
 80043c0:	460b      	mov	r3, r1
 80043c2:	4b39      	ldr	r3, [pc, #228]	; (80044a8 <UART_SetConfig+0x4e4>)
 80043c4:	fba3 1302 	umull	r1, r3, r3, r2
 80043c8:	095b      	lsrs	r3, r3, #5
 80043ca:	2164      	movs	r1, #100	; 0x64
 80043cc:	fb01 f303 	mul.w	r3, r1, r3
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	3332      	adds	r3, #50	; 0x32
 80043d6:	4a34      	ldr	r2, [pc, #208]	; (80044a8 <UART_SetConfig+0x4e4>)
 80043d8:	fba2 2303 	umull	r2, r3, r2, r3
 80043dc:	095b      	lsrs	r3, r3, #5
 80043de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043e2:	441c      	add	r4, r3
 80043e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80043e8:	2200      	movs	r2, #0
 80043ea:	673b      	str	r3, [r7, #112]	; 0x70
 80043ec:	677a      	str	r2, [r7, #116]	; 0x74
 80043ee:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80043f2:	4642      	mov	r2, r8
 80043f4:	464b      	mov	r3, r9
 80043f6:	1891      	adds	r1, r2, r2
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	415b      	adcs	r3, r3
 80043fc:	60fb      	str	r3, [r7, #12]
 80043fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004402:	4641      	mov	r1, r8
 8004404:	1851      	adds	r1, r2, r1
 8004406:	6039      	str	r1, [r7, #0]
 8004408:	4649      	mov	r1, r9
 800440a:	414b      	adcs	r3, r1
 800440c:	607b      	str	r3, [r7, #4]
 800440e:	f04f 0200 	mov.w	r2, #0
 8004412:	f04f 0300 	mov.w	r3, #0
 8004416:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800441a:	4659      	mov	r1, fp
 800441c:	00cb      	lsls	r3, r1, #3
 800441e:	4651      	mov	r1, sl
 8004420:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004424:	4651      	mov	r1, sl
 8004426:	00ca      	lsls	r2, r1, #3
 8004428:	4610      	mov	r0, r2
 800442a:	4619      	mov	r1, r3
 800442c:	4603      	mov	r3, r0
 800442e:	4642      	mov	r2, r8
 8004430:	189b      	adds	r3, r3, r2
 8004432:	66bb      	str	r3, [r7, #104]	; 0x68
 8004434:	464b      	mov	r3, r9
 8004436:	460a      	mov	r2, r1
 8004438:	eb42 0303 	adc.w	r3, r2, r3
 800443c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800443e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	663b      	str	r3, [r7, #96]	; 0x60
 8004448:	667a      	str	r2, [r7, #100]	; 0x64
 800444a:	f04f 0200 	mov.w	r2, #0
 800444e:	f04f 0300 	mov.w	r3, #0
 8004452:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004456:	4649      	mov	r1, r9
 8004458:	008b      	lsls	r3, r1, #2
 800445a:	4641      	mov	r1, r8
 800445c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004460:	4641      	mov	r1, r8
 8004462:	008a      	lsls	r2, r1, #2
 8004464:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004468:	f7fc fba6 	bl	8000bb8 <__aeabi_uldivmod>
 800446c:	4602      	mov	r2, r0
 800446e:	460b      	mov	r3, r1
 8004470:	4b0d      	ldr	r3, [pc, #52]	; (80044a8 <UART_SetConfig+0x4e4>)
 8004472:	fba3 1302 	umull	r1, r3, r3, r2
 8004476:	095b      	lsrs	r3, r3, #5
 8004478:	2164      	movs	r1, #100	; 0x64
 800447a:	fb01 f303 	mul.w	r3, r1, r3
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	011b      	lsls	r3, r3, #4
 8004482:	3332      	adds	r3, #50	; 0x32
 8004484:	4a08      	ldr	r2, [pc, #32]	; (80044a8 <UART_SetConfig+0x4e4>)
 8004486:	fba2 2303 	umull	r2, r3, r2, r3
 800448a:	095b      	lsrs	r3, r3, #5
 800448c:	f003 020f 	and.w	r2, r3, #15
 8004490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4422      	add	r2, r4
 8004498:	609a      	str	r2, [r3, #8]
}
 800449a:	bf00      	nop
 800449c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80044a0:	46bd      	mov	sp, r7
 80044a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044a6:	bf00      	nop
 80044a8:	51eb851f 	.word	0x51eb851f

080044ac <__NVIC_SetPriority>:
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	4603      	mov	r3, r0
 80044b4:	6039      	str	r1, [r7, #0]
 80044b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	db0a      	blt.n	80044d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	b2da      	uxtb	r2, r3
 80044c4:	490c      	ldr	r1, [pc, #48]	; (80044f8 <__NVIC_SetPriority+0x4c>)
 80044c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ca:	0112      	lsls	r2, r2, #4
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	440b      	add	r3, r1
 80044d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80044d4:	e00a      	b.n	80044ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	4908      	ldr	r1, [pc, #32]	; (80044fc <__NVIC_SetPriority+0x50>)
 80044dc:	79fb      	ldrb	r3, [r7, #7]
 80044de:	f003 030f 	and.w	r3, r3, #15
 80044e2:	3b04      	subs	r3, #4
 80044e4:	0112      	lsls	r2, r2, #4
 80044e6:	b2d2      	uxtb	r2, r2
 80044e8:	440b      	add	r3, r1
 80044ea:	761a      	strb	r2, [r3, #24]
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr
 80044f8:	e000e100 	.word	0xe000e100
 80044fc:	e000ed00 	.word	0xe000ed00

08004500 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004504:	2100      	movs	r1, #0
 8004506:	f06f 0004 	mvn.w	r0, #4
 800450a:	f7ff ffcf 	bl	80044ac <__NVIC_SetPriority>
#endif
}
 800450e:	bf00      	nop
 8004510:	bd80      	pop	{r7, pc}
	...

08004514 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800451a:	f3ef 8305 	mrs	r3, IPSR
 800451e:	603b      	str	r3, [r7, #0]
  return(result);
 8004520:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004526:	f06f 0305 	mvn.w	r3, #5
 800452a:	607b      	str	r3, [r7, #4]
 800452c:	e00c      	b.n	8004548 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800452e:	4b0a      	ldr	r3, [pc, #40]	; (8004558 <osKernelInitialize+0x44>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d105      	bne.n	8004542 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004536:	4b08      	ldr	r3, [pc, #32]	; (8004558 <osKernelInitialize+0x44>)
 8004538:	2201      	movs	r2, #1
 800453a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800453c:	2300      	movs	r3, #0
 800453e:	607b      	str	r3, [r7, #4]
 8004540:	e002      	b.n	8004548 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004542:	f04f 33ff 	mov.w	r3, #4294967295
 8004546:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004548:	687b      	ldr	r3, [r7, #4]
}
 800454a:	4618      	mov	r0, r3
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	20000bf4 	.word	0x20000bf4

0800455c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004562:	f3ef 8305 	mrs	r3, IPSR
 8004566:	603b      	str	r3, [r7, #0]
  return(result);
 8004568:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <osKernelStart+0x1a>
    stat = osErrorISR;
 800456e:	f06f 0305 	mvn.w	r3, #5
 8004572:	607b      	str	r3, [r7, #4]
 8004574:	e010      	b.n	8004598 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004576:	4b0b      	ldr	r3, [pc, #44]	; (80045a4 <osKernelStart+0x48>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d109      	bne.n	8004592 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800457e:	f7ff ffbf 	bl	8004500 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004582:	4b08      	ldr	r3, [pc, #32]	; (80045a4 <osKernelStart+0x48>)
 8004584:	2202      	movs	r2, #2
 8004586:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004588:	f000 ff56 	bl	8005438 <vTaskStartScheduler>
      stat = osOK;
 800458c:	2300      	movs	r3, #0
 800458e:	607b      	str	r3, [r7, #4]
 8004590:	e002      	b.n	8004598 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004592:	f04f 33ff 	mov.w	r3, #4294967295
 8004596:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004598:	687b      	ldr	r3, [r7, #4]
}
 800459a:	4618      	mov	r0, r3
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	20000bf4 	.word	0x20000bf4

080045a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4a07      	ldr	r2, [pc, #28]	; (80045d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80045b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	4a06      	ldr	r2, [pc, #24]	; (80045d8 <vApplicationGetIdleTaskMemory+0x30>)
 80045be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2280      	movs	r2, #128	; 0x80
 80045c4:	601a      	str	r2, [r3, #0]
}
 80045c6:	bf00      	nop
 80045c8:	3714      	adds	r7, #20
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	20000bf8 	.word	0x20000bf8
 80045d8:	20000cb4 	.word	0x20000cb4

080045dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4a07      	ldr	r2, [pc, #28]	; (8004608 <vApplicationGetTimerTaskMemory+0x2c>)
 80045ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	4a06      	ldr	r2, [pc, #24]	; (800460c <vApplicationGetTimerTaskMemory+0x30>)
 80045f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80045fa:	601a      	str	r2, [r3, #0]
}
 80045fc:	bf00      	nop
 80045fe:	3714      	adds	r7, #20
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr
 8004608:	20000eb4 	.word	0x20000eb4
 800460c:	20000f70 	.word	0x20000f70

08004610 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f103 0208 	add.w	r2, r3, #8
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f04f 32ff 	mov.w	r2, #4294967295
 8004628:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f103 0208 	add.w	r2, r3, #8
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f103 0208 	add.w	r2, r3, #8
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800466a:	b480      	push	{r7}
 800466c:	b085      	sub	sp, #20
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
 8004672:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	689a      	ldr	r2, [r3, #8]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	1c5a      	adds	r2, r3, #1
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	601a      	str	r2, [r3, #0]
}
 80046a6:	bf00      	nop
 80046a8:	3714      	adds	r7, #20
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr

080046b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046b2:	b480      	push	{r7}
 80046b4:	b085      	sub	sp, #20
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
 80046ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c8:	d103      	bne.n	80046d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	e00c      	b.n	80046ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	3308      	adds	r3, #8
 80046d6:	60fb      	str	r3, [r7, #12]
 80046d8:	e002      	b.n	80046e0 <vListInsert+0x2e>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	60fb      	str	r3, [r7, #12]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d2f6      	bcs.n	80046da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	1c5a      	adds	r2, r3, #1
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	601a      	str	r2, [r3, #0]
}
 8004718:	bf00      	nop
 800471a:	3714      	adds	r7, #20
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6892      	ldr	r2, [r2, #8]
 800473a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6852      	ldr	r2, [r2, #4]
 8004744:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	429a      	cmp	r2, r3
 800474e:	d103      	bne.n	8004758 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689a      	ldr	r2, [r3, #8]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	1e5a      	subs	r2, r3, #1
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d10a      	bne.n	80047a2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800478c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004790:	f383 8811 	msr	BASEPRI, r3
 8004794:	f3bf 8f6f 	isb	sy
 8004798:	f3bf 8f4f 	dsb	sy
 800479c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800479e:	bf00      	nop
 80047a0:	e7fe      	b.n	80047a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80047a2:	f001 ffff 	bl	80067a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ae:	68f9      	ldr	r1, [r7, #12]
 80047b0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047b2:	fb01 f303 	mul.w	r3, r1, r3
 80047b6:	441a      	add	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d2:	3b01      	subs	r3, #1
 80047d4:	68f9      	ldr	r1, [r7, #12]
 80047d6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047d8:	fb01 f303 	mul.w	r3, r1, r3
 80047dc:	441a      	add	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	22ff      	movs	r2, #255	; 0xff
 80047e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	22ff      	movs	r2, #255	; 0xff
 80047ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d114      	bne.n	8004822 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d01a      	beq.n	8004836 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	3310      	adds	r3, #16
 8004804:	4618      	mov	r0, r3
 8004806:	f001 f8b1 	bl	800596c <xTaskRemoveFromEventList>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d012      	beq.n	8004836 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004810:	4b0c      	ldr	r3, [pc, #48]	; (8004844 <xQueueGenericReset+0xcc>)
 8004812:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004816:	601a      	str	r2, [r3, #0]
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	f3bf 8f6f 	isb	sy
 8004820:	e009      	b.n	8004836 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	3310      	adds	r3, #16
 8004826:	4618      	mov	r0, r3
 8004828:	f7ff fef2 	bl	8004610 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	3324      	adds	r3, #36	; 0x24
 8004830:	4618      	mov	r0, r3
 8004832:	f7ff feed 	bl	8004610 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004836:	f001 ffe5 	bl	8006804 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800483a:	2301      	movs	r3, #1
}
 800483c:	4618      	mov	r0, r3
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	e000ed04 	.word	0xe000ed04

08004848 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004848:	b580      	push	{r7, lr}
 800484a:	b08e      	sub	sp, #56	; 0x38
 800484c:	af02      	add	r7, sp, #8
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
 8004854:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10a      	bne.n	8004872 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800485c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004860:	f383 8811 	msr	BASEPRI, r3
 8004864:	f3bf 8f6f 	isb	sy
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800486e:	bf00      	nop
 8004870:	e7fe      	b.n	8004870 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10a      	bne.n	800488e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800487c:	f383 8811 	msr	BASEPRI, r3
 8004880:	f3bf 8f6f 	isb	sy
 8004884:	f3bf 8f4f 	dsb	sy
 8004888:	627b      	str	r3, [r7, #36]	; 0x24
}
 800488a:	bf00      	nop
 800488c:	e7fe      	b.n	800488c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d002      	beq.n	800489a <xQueueGenericCreateStatic+0x52>
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <xQueueGenericCreateStatic+0x56>
 800489a:	2301      	movs	r3, #1
 800489c:	e000      	b.n	80048a0 <xQueueGenericCreateStatic+0x58>
 800489e:	2300      	movs	r3, #0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d10a      	bne.n	80048ba <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80048a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a8:	f383 8811 	msr	BASEPRI, r3
 80048ac:	f3bf 8f6f 	isb	sy
 80048b0:	f3bf 8f4f 	dsb	sy
 80048b4:	623b      	str	r3, [r7, #32]
}
 80048b6:	bf00      	nop
 80048b8:	e7fe      	b.n	80048b8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d102      	bne.n	80048c6 <xQueueGenericCreateStatic+0x7e>
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <xQueueGenericCreateStatic+0x82>
 80048c6:	2301      	movs	r3, #1
 80048c8:	e000      	b.n	80048cc <xQueueGenericCreateStatic+0x84>
 80048ca:	2300      	movs	r3, #0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d10a      	bne.n	80048e6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80048d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048d4:	f383 8811 	msr	BASEPRI, r3
 80048d8:	f3bf 8f6f 	isb	sy
 80048dc:	f3bf 8f4f 	dsb	sy
 80048e0:	61fb      	str	r3, [r7, #28]
}
 80048e2:	bf00      	nop
 80048e4:	e7fe      	b.n	80048e4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80048e6:	2350      	movs	r3, #80	; 0x50
 80048e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2b50      	cmp	r3, #80	; 0x50
 80048ee:	d00a      	beq.n	8004906 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80048f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f4:	f383 8811 	msr	BASEPRI, r3
 80048f8:	f3bf 8f6f 	isb	sy
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	61bb      	str	r3, [r7, #24]
}
 8004902:	bf00      	nop
 8004904:	e7fe      	b.n	8004904 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004906:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800490c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00d      	beq.n	800492e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800491a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800491e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	4613      	mov	r3, r2
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	68b9      	ldr	r1, [r7, #8]
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f000 f805 	bl	8004938 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800492e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004930:	4618      	mov	r0, r3
 8004932:	3730      	adds	r7, #48	; 0x30
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
 8004944:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d103      	bne.n	8004954 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	69ba      	ldr	r2, [r7, #24]
 8004950:	601a      	str	r2, [r3, #0]
 8004952:	e002      	b.n	800495a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	68ba      	ldr	r2, [r7, #8]
 8004964:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004966:	2101      	movs	r1, #1
 8004968:	69b8      	ldr	r0, [r7, #24]
 800496a:	f7ff ff05 	bl	8004778 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	78fa      	ldrb	r2, [r7, #3]
 8004972:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004976:	bf00      	nop
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b08e      	sub	sp, #56	; 0x38
 8004984:	af00      	add	r7, sp, #0
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	60b9      	str	r1, [r7, #8]
 800498a:	607a      	str	r2, [r7, #4]
 800498c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800498e:	2300      	movs	r3, #0
 8004990:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004998:	2b00      	cmp	r3, #0
 800499a:	d10a      	bne.n	80049b2 <xQueueGenericSend+0x32>
	__asm volatile
 800499c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a0:	f383 8811 	msr	BASEPRI, r3
 80049a4:	f3bf 8f6f 	isb	sy
 80049a8:	f3bf 8f4f 	dsb	sy
 80049ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80049ae:	bf00      	nop
 80049b0:	e7fe      	b.n	80049b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d103      	bne.n	80049c0 <xQueueGenericSend+0x40>
 80049b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d101      	bne.n	80049c4 <xQueueGenericSend+0x44>
 80049c0:	2301      	movs	r3, #1
 80049c2:	e000      	b.n	80049c6 <xQueueGenericSend+0x46>
 80049c4:	2300      	movs	r3, #0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10a      	bne.n	80049e0 <xQueueGenericSend+0x60>
	__asm volatile
 80049ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ce:	f383 8811 	msr	BASEPRI, r3
 80049d2:	f3bf 8f6f 	isb	sy
 80049d6:	f3bf 8f4f 	dsb	sy
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
}
 80049dc:	bf00      	nop
 80049de:	e7fe      	b.n	80049de <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d103      	bne.n	80049ee <xQueueGenericSend+0x6e>
 80049e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d101      	bne.n	80049f2 <xQueueGenericSend+0x72>
 80049ee:	2301      	movs	r3, #1
 80049f0:	e000      	b.n	80049f4 <xQueueGenericSend+0x74>
 80049f2:	2300      	movs	r3, #0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d10a      	bne.n	8004a0e <xQueueGenericSend+0x8e>
	__asm volatile
 80049f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049fc:	f383 8811 	msr	BASEPRI, r3
 8004a00:	f3bf 8f6f 	isb	sy
 8004a04:	f3bf 8f4f 	dsb	sy
 8004a08:	623b      	str	r3, [r7, #32]
}
 8004a0a:	bf00      	nop
 8004a0c:	e7fe      	b.n	8004a0c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a0e:	f001 f96f 	bl	8005cf0 <xTaskGetSchedulerState>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d102      	bne.n	8004a1e <xQueueGenericSend+0x9e>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <xQueueGenericSend+0xa2>
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e000      	b.n	8004a24 <xQueueGenericSend+0xa4>
 8004a22:	2300      	movs	r3, #0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10a      	bne.n	8004a3e <xQueueGenericSend+0xbe>
	__asm volatile
 8004a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a2c:	f383 8811 	msr	BASEPRI, r3
 8004a30:	f3bf 8f6f 	isb	sy
 8004a34:	f3bf 8f4f 	dsb	sy
 8004a38:	61fb      	str	r3, [r7, #28]
}
 8004a3a:	bf00      	nop
 8004a3c:	e7fe      	b.n	8004a3c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a3e:	f001 feb1 	bl	80067a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d302      	bcc.n	8004a54 <xQueueGenericSend+0xd4>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d129      	bne.n	8004aa8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a54:	683a      	ldr	r2, [r7, #0]
 8004a56:	68b9      	ldr	r1, [r7, #8]
 8004a58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a5a:	f000 fa0b 	bl	8004e74 <prvCopyDataToQueue>
 8004a5e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d010      	beq.n	8004a8a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a6a:	3324      	adds	r3, #36	; 0x24
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 ff7d 	bl	800596c <xTaskRemoveFromEventList>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d013      	beq.n	8004aa0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004a78:	4b3f      	ldr	r3, [pc, #252]	; (8004b78 <xQueueGenericSend+0x1f8>)
 8004a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	f3bf 8f6f 	isb	sy
 8004a88:	e00a      	b.n	8004aa0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d007      	beq.n	8004aa0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a90:	4b39      	ldr	r3, [pc, #228]	; (8004b78 <xQueueGenericSend+0x1f8>)
 8004a92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a96:	601a      	str	r2, [r3, #0]
 8004a98:	f3bf 8f4f 	dsb	sy
 8004a9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004aa0:	f001 feb0 	bl	8006804 <vPortExitCritical>
				return pdPASS;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e063      	b.n	8004b70 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d103      	bne.n	8004ab6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004aae:	f001 fea9 	bl	8006804 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	e05c      	b.n	8004b70 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d106      	bne.n	8004aca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004abc:	f107 0314 	add.w	r3, r7, #20
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 ffb7 	bl	8005a34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004aca:	f001 fe9b 	bl	8006804 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ace:	f000 fd23 	bl	8005518 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ad2:	f001 fe67 	bl	80067a4 <vPortEnterCritical>
 8004ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004adc:	b25b      	sxtb	r3, r3
 8004ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae2:	d103      	bne.n	8004aec <xQueueGenericSend+0x16c>
 8004ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004af2:	b25b      	sxtb	r3, r3
 8004af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af8:	d103      	bne.n	8004b02 <xQueueGenericSend+0x182>
 8004afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b02:	f001 fe7f 	bl	8006804 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b06:	1d3a      	adds	r2, r7, #4
 8004b08:	f107 0314 	add.w	r3, r7, #20
 8004b0c:	4611      	mov	r1, r2
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 ffa6 	bl	8005a60 <xTaskCheckForTimeOut>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d124      	bne.n	8004b64 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004b1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b1c:	f000 faa2 	bl	8005064 <prvIsQueueFull>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d018      	beq.n	8004b58 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b28:	3310      	adds	r3, #16
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	4611      	mov	r1, r2
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f000 fecc 	bl	80058cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004b34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b36:	f000 fa2d 	bl	8004f94 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004b3a:	f000 fcfb 	bl	8005534 <xTaskResumeAll>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f47f af7c 	bne.w	8004a3e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004b46:	4b0c      	ldr	r3, [pc, #48]	; (8004b78 <xQueueGenericSend+0x1f8>)
 8004b48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b4c:	601a      	str	r2, [r3, #0]
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	f3bf 8f6f 	isb	sy
 8004b56:	e772      	b.n	8004a3e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004b58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b5a:	f000 fa1b 	bl	8004f94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b5e:	f000 fce9 	bl	8005534 <xTaskResumeAll>
 8004b62:	e76c      	b.n	8004a3e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004b64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b66:	f000 fa15 	bl	8004f94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b6a:	f000 fce3 	bl	8005534 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004b6e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3738      	adds	r7, #56	; 0x38
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	e000ed04 	.word	0xe000ed04

08004b7c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b090      	sub	sp, #64	; 0x40
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
 8004b88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d10a      	bne.n	8004baa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b98:	f383 8811 	msr	BASEPRI, r3
 8004b9c:	f3bf 8f6f 	isb	sy
 8004ba0:	f3bf 8f4f 	dsb	sy
 8004ba4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004ba6:	bf00      	nop
 8004ba8:	e7fe      	b.n	8004ba8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d103      	bne.n	8004bb8 <xQueueGenericSendFromISR+0x3c>
 8004bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d101      	bne.n	8004bbc <xQueueGenericSendFromISR+0x40>
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e000      	b.n	8004bbe <xQueueGenericSendFromISR+0x42>
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10a      	bne.n	8004bd8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004bd4:	bf00      	nop
 8004bd6:	e7fe      	b.n	8004bd6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d103      	bne.n	8004be6 <xQueueGenericSendFromISR+0x6a>
 8004bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d101      	bne.n	8004bea <xQueueGenericSendFromISR+0x6e>
 8004be6:	2301      	movs	r3, #1
 8004be8:	e000      	b.n	8004bec <xQueueGenericSendFromISR+0x70>
 8004bea:	2300      	movs	r3, #0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10a      	bne.n	8004c06 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf4:	f383 8811 	msr	BASEPRI, r3
 8004bf8:	f3bf 8f6f 	isb	sy
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	623b      	str	r3, [r7, #32]
}
 8004c02:	bf00      	nop
 8004c04:	e7fe      	b.n	8004c04 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c06:	f001 feaf 	bl	8006968 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004c0a:	f3ef 8211 	mrs	r2, BASEPRI
 8004c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c12:	f383 8811 	msr	BASEPRI, r3
 8004c16:	f3bf 8f6f 	isb	sy
 8004c1a:	f3bf 8f4f 	dsb	sy
 8004c1e:	61fa      	str	r2, [r7, #28]
 8004c20:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004c22:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c24:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d302      	bcc.n	8004c38 <xQueueGenericSendFromISR+0xbc>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d12f      	bne.n	8004c98 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c46:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c48:	683a      	ldr	r2, [r7, #0]
 8004c4a:	68b9      	ldr	r1, [r7, #8]
 8004c4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004c4e:	f000 f911 	bl	8004e74 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004c52:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c5a:	d112      	bne.n	8004c82 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d016      	beq.n	8004c92 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c66:	3324      	adds	r3, #36	; 0x24
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f000 fe7f 	bl	800596c <xTaskRemoveFromEventList>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d00e      	beq.n	8004c92 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00b      	beq.n	8004c92 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	e007      	b.n	8004c92 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c86:	3301      	adds	r3, #1
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	b25a      	sxtb	r2, r3
 8004c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004c92:	2301      	movs	r3, #1
 8004c94:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004c96:	e001      	b.n	8004c9c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c9e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004ca6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004ca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3740      	adds	r7, #64	; 0x40
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b08c      	sub	sp, #48	; 0x30
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10a      	bne.n	8004ce4 <xQueueReceive+0x30>
	__asm volatile
 8004cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd2:	f383 8811 	msr	BASEPRI, r3
 8004cd6:	f3bf 8f6f 	isb	sy
 8004cda:	f3bf 8f4f 	dsb	sy
 8004cde:	623b      	str	r3, [r7, #32]
}
 8004ce0:	bf00      	nop
 8004ce2:	e7fe      	b.n	8004ce2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d103      	bne.n	8004cf2 <xQueueReceive+0x3e>
 8004cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <xQueueReceive+0x42>
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e000      	b.n	8004cf8 <xQueueReceive+0x44>
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d10a      	bne.n	8004d12 <xQueueReceive+0x5e>
	__asm volatile
 8004cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d00:	f383 8811 	msr	BASEPRI, r3
 8004d04:	f3bf 8f6f 	isb	sy
 8004d08:	f3bf 8f4f 	dsb	sy
 8004d0c:	61fb      	str	r3, [r7, #28]
}
 8004d0e:	bf00      	nop
 8004d10:	e7fe      	b.n	8004d10 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d12:	f000 ffed 	bl	8005cf0 <xTaskGetSchedulerState>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d102      	bne.n	8004d22 <xQueueReceive+0x6e>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d101      	bne.n	8004d26 <xQueueReceive+0x72>
 8004d22:	2301      	movs	r3, #1
 8004d24:	e000      	b.n	8004d28 <xQueueReceive+0x74>
 8004d26:	2300      	movs	r3, #0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10a      	bne.n	8004d42 <xQueueReceive+0x8e>
	__asm volatile
 8004d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d30:	f383 8811 	msr	BASEPRI, r3
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	61bb      	str	r3, [r7, #24]
}
 8004d3e:	bf00      	nop
 8004d40:	e7fe      	b.n	8004d40 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d42:	f001 fd2f 	bl	80067a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d01f      	beq.n	8004d92 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004d52:	68b9      	ldr	r1, [r7, #8]
 8004d54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d56:	f000 f8f7 	bl	8004f48 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5c:	1e5a      	subs	r2, r3, #1
 8004d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d60:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00f      	beq.n	8004d8a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6c:	3310      	adds	r3, #16
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 fdfc 	bl	800596c <xTaskRemoveFromEventList>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d007      	beq.n	8004d8a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d7a:	4b3d      	ldr	r3, [pc, #244]	; (8004e70 <xQueueReceive+0x1bc>)
 8004d7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d80:	601a      	str	r2, [r3, #0]
 8004d82:	f3bf 8f4f 	dsb	sy
 8004d86:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d8a:	f001 fd3b 	bl	8006804 <vPortExitCritical>
				return pdPASS;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e069      	b.n	8004e66 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d103      	bne.n	8004da0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d98:	f001 fd34 	bl	8006804 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	e062      	b.n	8004e66 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d106      	bne.n	8004db4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004da6:	f107 0310 	add.w	r3, r7, #16
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fe42 	bl	8005a34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004db0:	2301      	movs	r3, #1
 8004db2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004db4:	f001 fd26 	bl	8006804 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004db8:	f000 fbae 	bl	8005518 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004dbc:	f001 fcf2 	bl	80067a4 <vPortEnterCritical>
 8004dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004dc6:	b25b      	sxtb	r3, r3
 8004dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dcc:	d103      	bne.n	8004dd6 <xQueueReceive+0x122>
 8004dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ddc:	b25b      	sxtb	r3, r3
 8004dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de2:	d103      	bne.n	8004dec <xQueueReceive+0x138>
 8004de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004dec:	f001 fd0a 	bl	8006804 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004df0:	1d3a      	adds	r2, r7, #4
 8004df2:	f107 0310 	add.w	r3, r7, #16
 8004df6:	4611      	mov	r1, r2
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f000 fe31 	bl	8005a60 <xTaskCheckForTimeOut>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d123      	bne.n	8004e4c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e06:	f000 f917 	bl	8005038 <prvIsQueueEmpty>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d017      	beq.n	8004e40 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e12:	3324      	adds	r3, #36	; 0x24
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	4611      	mov	r1, r2
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f000 fd57 	bl	80058cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004e1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e20:	f000 f8b8 	bl	8004f94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e24:	f000 fb86 	bl	8005534 <xTaskResumeAll>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d189      	bne.n	8004d42 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004e2e:	4b10      	ldr	r3, [pc, #64]	; (8004e70 <xQueueReceive+0x1bc>)
 8004e30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	e780      	b.n	8004d42 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004e40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e42:	f000 f8a7 	bl	8004f94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e46:	f000 fb75 	bl	8005534 <xTaskResumeAll>
 8004e4a:	e77a      	b.n	8004d42 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004e4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e4e:	f000 f8a1 	bl	8004f94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e52:	f000 fb6f 	bl	8005534 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e58:	f000 f8ee 	bl	8005038 <prvIsQueueEmpty>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	f43f af6f 	beq.w	8004d42 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e64:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3730      	adds	r7, #48	; 0x30
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	e000ed04 	.word	0xe000ed04

08004e74 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e80:	2300      	movs	r3, #0
 8004e82:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e88:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10d      	bne.n	8004eae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d14d      	bne.n	8004f36 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 ff44 	bl	8005d2c <xTaskPriorityDisinherit>
 8004ea4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	609a      	str	r2, [r3, #8]
 8004eac:	e043      	b.n	8004f36 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d119      	bne.n	8004ee8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6858      	ldr	r0, [r3, #4]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	68b9      	ldr	r1, [r7, #8]
 8004ec0:	f001 ff71 	bl	8006da6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ecc:	441a      	add	r2, r3
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	685a      	ldr	r2, [r3, #4]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d32b      	bcc.n	8004f36 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	605a      	str	r2, [r3, #4]
 8004ee6:	e026      	b.n	8004f36 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	68d8      	ldr	r0, [r3, #12]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	68b9      	ldr	r1, [r7, #8]
 8004ef4:	f001 ff57 	bl	8006da6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	68da      	ldr	r2, [r3, #12]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f00:	425b      	negs	r3, r3
 8004f02:	441a      	add	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	68da      	ldr	r2, [r3, #12]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d207      	bcs.n	8004f24 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	689a      	ldr	r2, [r3, #8]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1c:	425b      	negs	r3, r3
 8004f1e:	441a      	add	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d105      	bne.n	8004f36 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d002      	beq.n	8004f36 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	3b01      	subs	r3, #1
 8004f34:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1c5a      	adds	r2, r3, #1
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004f3e:	697b      	ldr	r3, [r7, #20]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3718      	adds	r7, #24
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d018      	beq.n	8004f8c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f62:	441a      	add	r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	68da      	ldr	r2, [r3, #12]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d303      	bcc.n	8004f7c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	68d9      	ldr	r1, [r3, #12]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f84:	461a      	mov	r2, r3
 8004f86:	6838      	ldr	r0, [r7, #0]
 8004f88:	f001 ff0d 	bl	8006da6 <memcpy>
	}
}
 8004f8c:	bf00      	nop
 8004f8e:	3708      	adds	r7, #8
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f9c:	f001 fc02 	bl	80067a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004fa6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004fa8:	e011      	b.n	8004fce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d012      	beq.n	8004fd8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	3324      	adds	r3, #36	; 0x24
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 fcd8 	bl	800596c <xTaskRemoveFromEventList>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004fc2:	f000 fdaf 	bl	8005b24 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	dce9      	bgt.n	8004faa <prvUnlockQueue+0x16>
 8004fd6:	e000      	b.n	8004fda <prvUnlockQueue+0x46>
					break;
 8004fd8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	22ff      	movs	r2, #255	; 0xff
 8004fde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004fe2:	f001 fc0f 	bl	8006804 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004fe6:	f001 fbdd 	bl	80067a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ff0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ff2:	e011      	b.n	8005018 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d012      	beq.n	8005022 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	3310      	adds	r3, #16
 8005000:	4618      	mov	r0, r3
 8005002:	f000 fcb3 	bl	800596c <xTaskRemoveFromEventList>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d001      	beq.n	8005010 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800500c:	f000 fd8a 	bl	8005b24 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005010:	7bbb      	ldrb	r3, [r7, #14]
 8005012:	3b01      	subs	r3, #1
 8005014:	b2db      	uxtb	r3, r3
 8005016:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005018:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800501c:	2b00      	cmp	r3, #0
 800501e:	dce9      	bgt.n	8004ff4 <prvUnlockQueue+0x60>
 8005020:	e000      	b.n	8005024 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005022:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	22ff      	movs	r2, #255	; 0xff
 8005028:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800502c:	f001 fbea 	bl	8006804 <vPortExitCritical>
}
 8005030:	bf00      	nop
 8005032:	3710      	adds	r7, #16
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005040:	f001 fbb0 	bl	80067a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005048:	2b00      	cmp	r3, #0
 800504a:	d102      	bne.n	8005052 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800504c:	2301      	movs	r3, #1
 800504e:	60fb      	str	r3, [r7, #12]
 8005050:	e001      	b.n	8005056 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005052:	2300      	movs	r3, #0
 8005054:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005056:	f001 fbd5 	bl	8006804 <vPortExitCritical>

	return xReturn;
 800505a:	68fb      	ldr	r3, [r7, #12]
}
 800505c:	4618      	mov	r0, r3
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800506c:	f001 fb9a 	bl	80067a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005078:	429a      	cmp	r2, r3
 800507a:	d102      	bne.n	8005082 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800507c:	2301      	movs	r3, #1
 800507e:	60fb      	str	r3, [r7, #12]
 8005080:	e001      	b.n	8005086 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005082:	2300      	movs	r3, #0
 8005084:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005086:	f001 fbbd 	bl	8006804 <vPortExitCritical>

	return xReturn;
 800508a:	68fb      	ldr	r3, [r7, #12]
}
 800508c:	4618      	mov	r0, r3
 800508e:	3710      	adds	r7, #16
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800509e:	2300      	movs	r3, #0
 80050a0:	60fb      	str	r3, [r7, #12]
 80050a2:	e014      	b.n	80050ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80050a4:	4a0f      	ldr	r2, [pc, #60]	; (80050e4 <vQueueAddToRegistry+0x50>)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10b      	bne.n	80050c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80050b0:	490c      	ldr	r1, [pc, #48]	; (80050e4 <vQueueAddToRegistry+0x50>)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80050ba:	4a0a      	ldr	r2, [pc, #40]	; (80050e4 <vQueueAddToRegistry+0x50>)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	00db      	lsls	r3, r3, #3
 80050c0:	4413      	add	r3, r2
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80050c6:	e006      	b.n	80050d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	3301      	adds	r3, #1
 80050cc:	60fb      	str	r3, [r7, #12]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2b07      	cmp	r3, #7
 80050d2:	d9e7      	bls.n	80050a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20001370 	.word	0x20001370

080050e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80050f8:	f001 fb54 	bl	80067a4 <vPortEnterCritical>
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005102:	b25b      	sxtb	r3, r3
 8005104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005108:	d103      	bne.n	8005112 <vQueueWaitForMessageRestricted+0x2a>
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005118:	b25b      	sxtb	r3, r3
 800511a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511e:	d103      	bne.n	8005128 <vQueueWaitForMessageRestricted+0x40>
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005128:	f001 fb6c 	bl	8006804 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005130:	2b00      	cmp	r3, #0
 8005132:	d106      	bne.n	8005142 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	3324      	adds	r3, #36	; 0x24
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	68b9      	ldr	r1, [r7, #8]
 800513c:	4618      	mov	r0, r3
 800513e:	f000 fbe9 	bl	8005914 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005142:	6978      	ldr	r0, [r7, #20]
 8005144:	f7ff ff26 	bl	8004f94 <prvUnlockQueue>
	}
 8005148:	bf00      	nop
 800514a:	3718      	adds	r7, #24
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005150:	b580      	push	{r7, lr}
 8005152:	b08e      	sub	sp, #56	; 0x38
 8005154:	af04      	add	r7, sp, #16
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
 800515c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800515e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10a      	bne.n	800517a <xTaskCreateStatic+0x2a>
	__asm volatile
 8005164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005168:	f383 8811 	msr	BASEPRI, r3
 800516c:	f3bf 8f6f 	isb	sy
 8005170:	f3bf 8f4f 	dsb	sy
 8005174:	623b      	str	r3, [r7, #32]
}
 8005176:	bf00      	nop
 8005178:	e7fe      	b.n	8005178 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800517a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800517c:	2b00      	cmp	r3, #0
 800517e:	d10a      	bne.n	8005196 <xTaskCreateStatic+0x46>
	__asm volatile
 8005180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005184:	f383 8811 	msr	BASEPRI, r3
 8005188:	f3bf 8f6f 	isb	sy
 800518c:	f3bf 8f4f 	dsb	sy
 8005190:	61fb      	str	r3, [r7, #28]
}
 8005192:	bf00      	nop
 8005194:	e7fe      	b.n	8005194 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005196:	23bc      	movs	r3, #188	; 0xbc
 8005198:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	2bbc      	cmp	r3, #188	; 0xbc
 800519e:	d00a      	beq.n	80051b6 <xTaskCreateStatic+0x66>
	__asm volatile
 80051a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a4:	f383 8811 	msr	BASEPRI, r3
 80051a8:	f3bf 8f6f 	isb	sy
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	61bb      	str	r3, [r7, #24]
}
 80051b2:	bf00      	nop
 80051b4:	e7fe      	b.n	80051b4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80051b6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80051b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d01e      	beq.n	80051fc <xTaskCreateStatic+0xac>
 80051be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d01b      	beq.n	80051fc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80051c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051c6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80051c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051cc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80051ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d0:	2202      	movs	r2, #2
 80051d2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80051d6:	2300      	movs	r3, #0
 80051d8:	9303      	str	r3, [sp, #12]
 80051da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051dc:	9302      	str	r3, [sp, #8]
 80051de:	f107 0314 	add.w	r3, r7, #20
 80051e2:	9301      	str	r3, [sp, #4]
 80051e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051e6:	9300      	str	r3, [sp, #0]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	68b9      	ldr	r1, [r7, #8]
 80051ee:	68f8      	ldr	r0, [r7, #12]
 80051f0:	f000 f80c 	bl	800520c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051f6:	f000 f8af 	bl	8005358 <prvAddNewTaskToReadyList>
 80051fa:	e001      	b.n	8005200 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80051fc:	2300      	movs	r3, #0
 80051fe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005200:	697b      	ldr	r3, [r7, #20]
	}
 8005202:	4618      	mov	r0, r3
 8005204:	3728      	adds	r7, #40	; 0x28
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
	...

0800520c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b088      	sub	sp, #32
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800521a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800521c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	461a      	mov	r2, r3
 8005224:	21a5      	movs	r1, #165	; 0xa5
 8005226:	f001 fdcc 	bl	8006dc2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800522a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005234:	3b01      	subs	r3, #1
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4413      	add	r3, r2
 800523a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	f023 0307 	bic.w	r3, r3, #7
 8005242:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	f003 0307 	and.w	r3, r3, #7
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00a      	beq.n	8005264 <prvInitialiseNewTask+0x58>
	__asm volatile
 800524e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005252:	f383 8811 	msr	BASEPRI, r3
 8005256:	f3bf 8f6f 	isb	sy
 800525a:	f3bf 8f4f 	dsb	sy
 800525e:	617b      	str	r3, [r7, #20]
}
 8005260:	bf00      	nop
 8005262:	e7fe      	b.n	8005262 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d01f      	beq.n	80052aa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800526a:	2300      	movs	r3, #0
 800526c:	61fb      	str	r3, [r7, #28]
 800526e:	e012      	b.n	8005296 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005270:	68ba      	ldr	r2, [r7, #8]
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	4413      	add	r3, r2
 8005276:	7819      	ldrb	r1, [r3, #0]
 8005278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	4413      	add	r3, r2
 800527e:	3334      	adds	r3, #52	; 0x34
 8005280:	460a      	mov	r2, r1
 8005282:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005284:	68ba      	ldr	r2, [r7, #8]
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	4413      	add	r3, r2
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d006      	beq.n	800529e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	3301      	adds	r3, #1
 8005294:	61fb      	str	r3, [r7, #28]
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	2b0f      	cmp	r3, #15
 800529a:	d9e9      	bls.n	8005270 <prvInitialiseNewTask+0x64>
 800529c:	e000      	b.n	80052a0 <prvInitialiseNewTask+0x94>
			{
				break;
 800529e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052a8:	e003      	b.n	80052b2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b4:	2b37      	cmp	r3, #55	; 0x37
 80052b6:	d901      	bls.n	80052bc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052b8:	2337      	movs	r3, #55	; 0x37
 80052ba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052c0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052c6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80052c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ca:	2200      	movs	r2, #0
 80052cc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d0:	3304      	adds	r3, #4
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7ff f9bc 	bl	8004650 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052da:	3318      	adds	r3, #24
 80052dc:	4618      	mov	r0, r3
 80052de:	f7ff f9b7 	bl	8004650 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80052e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ea:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80052ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80052f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052f6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80052f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fa:	2200      	movs	r2, #0
 80052fc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005302:	2200      	movs	r2, #0
 8005304:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530a:	3354      	adds	r3, #84	; 0x54
 800530c:	2260      	movs	r2, #96	; 0x60
 800530e:	2100      	movs	r1, #0
 8005310:	4618      	mov	r0, r3
 8005312:	f001 fd56 	bl	8006dc2 <memset>
 8005316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005318:	4a0c      	ldr	r2, [pc, #48]	; (800534c <prvInitialiseNewTask+0x140>)
 800531a:	659a      	str	r2, [r3, #88]	; 0x58
 800531c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531e:	4a0c      	ldr	r2, [pc, #48]	; (8005350 <prvInitialiseNewTask+0x144>)
 8005320:	65da      	str	r2, [r3, #92]	; 0x5c
 8005322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005324:	4a0b      	ldr	r2, [pc, #44]	; (8005354 <prvInitialiseNewTask+0x148>)
 8005326:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	68f9      	ldr	r1, [r7, #12]
 800532c:	69b8      	ldr	r0, [r7, #24]
 800532e:	f001 f90d 	bl	800654c <pxPortInitialiseStack>
 8005332:	4602      	mov	r2, r0
 8005334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005336:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800533a:	2b00      	cmp	r3, #0
 800533c:	d002      	beq.n	8005344 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800533e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005340:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005342:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005344:	bf00      	nop
 8005346:	3720      	adds	r7, #32
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	080098ec 	.word	0x080098ec
 8005350:	0800990c 	.word	0x0800990c
 8005354:	080098cc 	.word	0x080098cc

08005358 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005360:	f001 fa20 	bl	80067a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005364:	4b2d      	ldr	r3, [pc, #180]	; (800541c <prvAddNewTaskToReadyList+0xc4>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3301      	adds	r3, #1
 800536a:	4a2c      	ldr	r2, [pc, #176]	; (800541c <prvAddNewTaskToReadyList+0xc4>)
 800536c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800536e:	4b2c      	ldr	r3, [pc, #176]	; (8005420 <prvAddNewTaskToReadyList+0xc8>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d109      	bne.n	800538a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005376:	4a2a      	ldr	r2, [pc, #168]	; (8005420 <prvAddNewTaskToReadyList+0xc8>)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800537c:	4b27      	ldr	r3, [pc, #156]	; (800541c <prvAddNewTaskToReadyList+0xc4>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d110      	bne.n	80053a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005384:	f000 fbf2 	bl	8005b6c <prvInitialiseTaskLists>
 8005388:	e00d      	b.n	80053a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800538a:	4b26      	ldr	r3, [pc, #152]	; (8005424 <prvAddNewTaskToReadyList+0xcc>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d109      	bne.n	80053a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005392:	4b23      	ldr	r3, [pc, #140]	; (8005420 <prvAddNewTaskToReadyList+0xc8>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800539c:	429a      	cmp	r2, r3
 800539e:	d802      	bhi.n	80053a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053a0:	4a1f      	ldr	r2, [pc, #124]	; (8005420 <prvAddNewTaskToReadyList+0xc8>)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053a6:	4b20      	ldr	r3, [pc, #128]	; (8005428 <prvAddNewTaskToReadyList+0xd0>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	3301      	adds	r3, #1
 80053ac:	4a1e      	ldr	r2, [pc, #120]	; (8005428 <prvAddNewTaskToReadyList+0xd0>)
 80053ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80053b0:	4b1d      	ldr	r3, [pc, #116]	; (8005428 <prvAddNewTaskToReadyList+0xd0>)
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053bc:	4b1b      	ldr	r3, [pc, #108]	; (800542c <prvAddNewTaskToReadyList+0xd4>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d903      	bls.n	80053cc <prvAddNewTaskToReadyList+0x74>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c8:	4a18      	ldr	r2, [pc, #96]	; (800542c <prvAddNewTaskToReadyList+0xd4>)
 80053ca:	6013      	str	r3, [r2, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d0:	4613      	mov	r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4413      	add	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4a15      	ldr	r2, [pc, #84]	; (8005430 <prvAddNewTaskToReadyList+0xd8>)
 80053da:	441a      	add	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	3304      	adds	r3, #4
 80053e0:	4619      	mov	r1, r3
 80053e2:	4610      	mov	r0, r2
 80053e4:	f7ff f941 	bl	800466a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053e8:	f001 fa0c 	bl	8006804 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053ec:	4b0d      	ldr	r3, [pc, #52]	; (8005424 <prvAddNewTaskToReadyList+0xcc>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00e      	beq.n	8005412 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80053f4:	4b0a      	ldr	r3, [pc, #40]	; (8005420 <prvAddNewTaskToReadyList+0xc8>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053fe:	429a      	cmp	r2, r3
 8005400:	d207      	bcs.n	8005412 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005402:	4b0c      	ldr	r3, [pc, #48]	; (8005434 <prvAddNewTaskToReadyList+0xdc>)
 8005404:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005408:	601a      	str	r2, [r3, #0]
 800540a:	f3bf 8f4f 	dsb	sy
 800540e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005412:	bf00      	nop
 8005414:	3708      	adds	r7, #8
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	20001884 	.word	0x20001884
 8005420:	200013b0 	.word	0x200013b0
 8005424:	20001890 	.word	0x20001890
 8005428:	200018a0 	.word	0x200018a0
 800542c:	2000188c 	.word	0x2000188c
 8005430:	200013b4 	.word	0x200013b4
 8005434:	e000ed04 	.word	0xe000ed04

08005438 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b08a      	sub	sp, #40	; 0x28
 800543c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800543e:	2300      	movs	r3, #0
 8005440:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005442:	2300      	movs	r3, #0
 8005444:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005446:	463a      	mov	r2, r7
 8005448:	1d39      	adds	r1, r7, #4
 800544a:	f107 0308 	add.w	r3, r7, #8
 800544e:	4618      	mov	r0, r3
 8005450:	f7ff f8aa 	bl	80045a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005454:	6839      	ldr	r1, [r7, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	9202      	str	r2, [sp, #8]
 800545c:	9301      	str	r3, [sp, #4]
 800545e:	2300      	movs	r3, #0
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	2300      	movs	r3, #0
 8005464:	460a      	mov	r2, r1
 8005466:	4924      	ldr	r1, [pc, #144]	; (80054f8 <vTaskStartScheduler+0xc0>)
 8005468:	4824      	ldr	r0, [pc, #144]	; (80054fc <vTaskStartScheduler+0xc4>)
 800546a:	f7ff fe71 	bl	8005150 <xTaskCreateStatic>
 800546e:	4603      	mov	r3, r0
 8005470:	4a23      	ldr	r2, [pc, #140]	; (8005500 <vTaskStartScheduler+0xc8>)
 8005472:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005474:	4b22      	ldr	r3, [pc, #136]	; (8005500 <vTaskStartScheduler+0xc8>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d002      	beq.n	8005482 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800547c:	2301      	movs	r3, #1
 800547e:	617b      	str	r3, [r7, #20]
 8005480:	e001      	b.n	8005486 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005482:	2300      	movs	r3, #0
 8005484:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d102      	bne.n	8005492 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800548c:	f000 fd10 	bl	8005eb0 <xTimerCreateTimerTask>
 8005490:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d11b      	bne.n	80054d0 <vTaskStartScheduler+0x98>
	__asm volatile
 8005498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800549c:	f383 8811 	msr	BASEPRI, r3
 80054a0:	f3bf 8f6f 	isb	sy
 80054a4:	f3bf 8f4f 	dsb	sy
 80054a8:	613b      	str	r3, [r7, #16]
}
 80054aa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80054ac:	4b15      	ldr	r3, [pc, #84]	; (8005504 <vTaskStartScheduler+0xcc>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	3354      	adds	r3, #84	; 0x54
 80054b2:	4a15      	ldr	r2, [pc, #84]	; (8005508 <vTaskStartScheduler+0xd0>)
 80054b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80054b6:	4b15      	ldr	r3, [pc, #84]	; (800550c <vTaskStartScheduler+0xd4>)
 80054b8:	f04f 32ff 	mov.w	r2, #4294967295
 80054bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80054be:	4b14      	ldr	r3, [pc, #80]	; (8005510 <vTaskStartScheduler+0xd8>)
 80054c0:	2201      	movs	r2, #1
 80054c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80054c4:	4b13      	ldr	r3, [pc, #76]	; (8005514 <vTaskStartScheduler+0xdc>)
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80054ca:	f001 f8c9 	bl	8006660 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80054ce:	e00e      	b.n	80054ee <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d6:	d10a      	bne.n	80054ee <vTaskStartScheduler+0xb6>
	__asm volatile
 80054d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054dc:	f383 8811 	msr	BASEPRI, r3
 80054e0:	f3bf 8f6f 	isb	sy
 80054e4:	f3bf 8f4f 	dsb	sy
 80054e8:	60fb      	str	r3, [r7, #12]
}
 80054ea:	bf00      	nop
 80054ec:	e7fe      	b.n	80054ec <vTaskStartScheduler+0xb4>
}
 80054ee:	bf00      	nop
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	08009894 	.word	0x08009894
 80054fc:	08005b3d 	.word	0x08005b3d
 8005500:	200018a8 	.word	0x200018a8
 8005504:	200013b0 	.word	0x200013b0
 8005508:	20000010 	.word	0x20000010
 800550c:	200018a4 	.word	0x200018a4
 8005510:	20001890 	.word	0x20001890
 8005514:	20001888 	.word	0x20001888

08005518 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005518:	b480      	push	{r7}
 800551a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800551c:	4b04      	ldr	r3, [pc, #16]	; (8005530 <vTaskSuspendAll+0x18>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	3301      	adds	r3, #1
 8005522:	4a03      	ldr	r2, [pc, #12]	; (8005530 <vTaskSuspendAll+0x18>)
 8005524:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005526:	bf00      	nop
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	200018ac 	.word	0x200018ac

08005534 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800553a:	2300      	movs	r3, #0
 800553c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800553e:	2300      	movs	r3, #0
 8005540:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005542:	4b42      	ldr	r3, [pc, #264]	; (800564c <xTaskResumeAll+0x118>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10a      	bne.n	8005560 <xTaskResumeAll+0x2c>
	__asm volatile
 800554a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554e:	f383 8811 	msr	BASEPRI, r3
 8005552:	f3bf 8f6f 	isb	sy
 8005556:	f3bf 8f4f 	dsb	sy
 800555a:	603b      	str	r3, [r7, #0]
}
 800555c:	bf00      	nop
 800555e:	e7fe      	b.n	800555e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005560:	f001 f920 	bl	80067a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005564:	4b39      	ldr	r3, [pc, #228]	; (800564c <xTaskResumeAll+0x118>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3b01      	subs	r3, #1
 800556a:	4a38      	ldr	r2, [pc, #224]	; (800564c <xTaskResumeAll+0x118>)
 800556c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800556e:	4b37      	ldr	r3, [pc, #220]	; (800564c <xTaskResumeAll+0x118>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d162      	bne.n	800563c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005576:	4b36      	ldr	r3, [pc, #216]	; (8005650 <xTaskResumeAll+0x11c>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d05e      	beq.n	800563c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800557e:	e02f      	b.n	80055e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005580:	4b34      	ldr	r3, [pc, #208]	; (8005654 <xTaskResumeAll+0x120>)
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	3318      	adds	r3, #24
 800558c:	4618      	mov	r0, r3
 800558e:	f7ff f8c9 	bl	8004724 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	3304      	adds	r3, #4
 8005596:	4618      	mov	r0, r3
 8005598:	f7ff f8c4 	bl	8004724 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a0:	4b2d      	ldr	r3, [pc, #180]	; (8005658 <xTaskResumeAll+0x124>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d903      	bls.n	80055b0 <xTaskResumeAll+0x7c>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ac:	4a2a      	ldr	r2, [pc, #168]	; (8005658 <xTaskResumeAll+0x124>)
 80055ae:	6013      	str	r3, [r2, #0]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055b4:	4613      	mov	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	4413      	add	r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	4a27      	ldr	r2, [pc, #156]	; (800565c <xTaskResumeAll+0x128>)
 80055be:	441a      	add	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	3304      	adds	r3, #4
 80055c4:	4619      	mov	r1, r3
 80055c6:	4610      	mov	r0, r2
 80055c8:	f7ff f84f 	bl	800466a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055d0:	4b23      	ldr	r3, [pc, #140]	; (8005660 <xTaskResumeAll+0x12c>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d302      	bcc.n	80055e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80055da:	4b22      	ldr	r3, [pc, #136]	; (8005664 <xTaskResumeAll+0x130>)
 80055dc:	2201      	movs	r2, #1
 80055de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055e0:	4b1c      	ldr	r3, [pc, #112]	; (8005654 <xTaskResumeAll+0x120>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1cb      	bne.n	8005580 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d001      	beq.n	80055f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80055ee:	f000 fb5f 	bl	8005cb0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80055f2:	4b1d      	ldr	r3, [pc, #116]	; (8005668 <xTaskResumeAll+0x134>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d010      	beq.n	8005620 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055fe:	f000 f847 	bl	8005690 <xTaskIncrementTick>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d002      	beq.n	800560e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005608:	4b16      	ldr	r3, [pc, #88]	; (8005664 <xTaskResumeAll+0x130>)
 800560a:	2201      	movs	r2, #1
 800560c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	3b01      	subs	r3, #1
 8005612:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1f1      	bne.n	80055fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800561a:	4b13      	ldr	r3, [pc, #76]	; (8005668 <xTaskResumeAll+0x134>)
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005620:	4b10      	ldr	r3, [pc, #64]	; (8005664 <xTaskResumeAll+0x130>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d009      	beq.n	800563c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005628:	2301      	movs	r3, #1
 800562a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800562c:	4b0f      	ldr	r3, [pc, #60]	; (800566c <xTaskResumeAll+0x138>)
 800562e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005632:	601a      	str	r2, [r3, #0]
 8005634:	f3bf 8f4f 	dsb	sy
 8005638:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800563c:	f001 f8e2 	bl	8006804 <vPortExitCritical>

	return xAlreadyYielded;
 8005640:	68bb      	ldr	r3, [r7, #8]
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	200018ac 	.word	0x200018ac
 8005650:	20001884 	.word	0x20001884
 8005654:	20001844 	.word	0x20001844
 8005658:	2000188c 	.word	0x2000188c
 800565c:	200013b4 	.word	0x200013b4
 8005660:	200013b0 	.word	0x200013b0
 8005664:	20001898 	.word	0x20001898
 8005668:	20001894 	.word	0x20001894
 800566c:	e000ed04 	.word	0xe000ed04

08005670 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005676:	4b05      	ldr	r3, [pc, #20]	; (800568c <xTaskGetTickCount+0x1c>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800567c:	687b      	ldr	r3, [r7, #4]
}
 800567e:	4618      	mov	r0, r3
 8005680:	370c      	adds	r7, #12
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	20001888 	.word	0x20001888

08005690 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b086      	sub	sp, #24
 8005694:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005696:	2300      	movs	r3, #0
 8005698:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800569a:	4b4f      	ldr	r3, [pc, #316]	; (80057d8 <xTaskIncrementTick+0x148>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f040 808f 	bne.w	80057c2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80056a4:	4b4d      	ldr	r3, [pc, #308]	; (80057dc <xTaskIncrementTick+0x14c>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3301      	adds	r3, #1
 80056aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80056ac:	4a4b      	ldr	r2, [pc, #300]	; (80057dc <xTaskIncrementTick+0x14c>)
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d120      	bne.n	80056fa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80056b8:	4b49      	ldr	r3, [pc, #292]	; (80057e0 <xTaskIncrementTick+0x150>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00a      	beq.n	80056d8 <xTaskIncrementTick+0x48>
	__asm volatile
 80056c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056c6:	f383 8811 	msr	BASEPRI, r3
 80056ca:	f3bf 8f6f 	isb	sy
 80056ce:	f3bf 8f4f 	dsb	sy
 80056d2:	603b      	str	r3, [r7, #0]
}
 80056d4:	bf00      	nop
 80056d6:	e7fe      	b.n	80056d6 <xTaskIncrementTick+0x46>
 80056d8:	4b41      	ldr	r3, [pc, #260]	; (80057e0 <xTaskIncrementTick+0x150>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	60fb      	str	r3, [r7, #12]
 80056de:	4b41      	ldr	r3, [pc, #260]	; (80057e4 <xTaskIncrementTick+0x154>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a3f      	ldr	r2, [pc, #252]	; (80057e0 <xTaskIncrementTick+0x150>)
 80056e4:	6013      	str	r3, [r2, #0]
 80056e6:	4a3f      	ldr	r2, [pc, #252]	; (80057e4 <xTaskIncrementTick+0x154>)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6013      	str	r3, [r2, #0]
 80056ec:	4b3e      	ldr	r3, [pc, #248]	; (80057e8 <xTaskIncrementTick+0x158>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	3301      	adds	r3, #1
 80056f2:	4a3d      	ldr	r2, [pc, #244]	; (80057e8 <xTaskIncrementTick+0x158>)
 80056f4:	6013      	str	r3, [r2, #0]
 80056f6:	f000 fadb 	bl	8005cb0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80056fa:	4b3c      	ldr	r3, [pc, #240]	; (80057ec <xTaskIncrementTick+0x15c>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	429a      	cmp	r2, r3
 8005702:	d349      	bcc.n	8005798 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005704:	4b36      	ldr	r3, [pc, #216]	; (80057e0 <xTaskIncrementTick+0x150>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d104      	bne.n	8005718 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800570e:	4b37      	ldr	r3, [pc, #220]	; (80057ec <xTaskIncrementTick+0x15c>)
 8005710:	f04f 32ff 	mov.w	r2, #4294967295
 8005714:	601a      	str	r2, [r3, #0]
					break;
 8005716:	e03f      	b.n	8005798 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005718:	4b31      	ldr	r3, [pc, #196]	; (80057e0 <xTaskIncrementTick+0x150>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	429a      	cmp	r2, r3
 800572e:	d203      	bcs.n	8005738 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005730:	4a2e      	ldr	r2, [pc, #184]	; (80057ec <xTaskIncrementTick+0x15c>)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005736:	e02f      	b.n	8005798 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	3304      	adds	r3, #4
 800573c:	4618      	mov	r0, r3
 800573e:	f7fe fff1 	bl	8004724 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005746:	2b00      	cmp	r3, #0
 8005748:	d004      	beq.n	8005754 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	3318      	adds	r3, #24
 800574e:	4618      	mov	r0, r3
 8005750:	f7fe ffe8 	bl	8004724 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005758:	4b25      	ldr	r3, [pc, #148]	; (80057f0 <xTaskIncrementTick+0x160>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	429a      	cmp	r2, r3
 800575e:	d903      	bls.n	8005768 <xTaskIncrementTick+0xd8>
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005764:	4a22      	ldr	r2, [pc, #136]	; (80057f0 <xTaskIncrementTick+0x160>)
 8005766:	6013      	str	r3, [r2, #0]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800576c:	4613      	mov	r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	4413      	add	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	4a1f      	ldr	r2, [pc, #124]	; (80057f4 <xTaskIncrementTick+0x164>)
 8005776:	441a      	add	r2, r3
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	3304      	adds	r3, #4
 800577c:	4619      	mov	r1, r3
 800577e:	4610      	mov	r0, r2
 8005780:	f7fe ff73 	bl	800466a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005788:	4b1b      	ldr	r3, [pc, #108]	; (80057f8 <xTaskIncrementTick+0x168>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800578e:	429a      	cmp	r2, r3
 8005790:	d3b8      	bcc.n	8005704 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005792:	2301      	movs	r3, #1
 8005794:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005796:	e7b5      	b.n	8005704 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005798:	4b17      	ldr	r3, [pc, #92]	; (80057f8 <xTaskIncrementTick+0x168>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800579e:	4915      	ldr	r1, [pc, #84]	; (80057f4 <xTaskIncrementTick+0x164>)
 80057a0:	4613      	mov	r3, r2
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	4413      	add	r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	440b      	add	r3, r1
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d901      	bls.n	80057b4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80057b0:	2301      	movs	r3, #1
 80057b2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80057b4:	4b11      	ldr	r3, [pc, #68]	; (80057fc <xTaskIncrementTick+0x16c>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d007      	beq.n	80057cc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80057bc:	2301      	movs	r3, #1
 80057be:	617b      	str	r3, [r7, #20]
 80057c0:	e004      	b.n	80057cc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80057c2:	4b0f      	ldr	r3, [pc, #60]	; (8005800 <xTaskIncrementTick+0x170>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	3301      	adds	r3, #1
 80057c8:	4a0d      	ldr	r2, [pc, #52]	; (8005800 <xTaskIncrementTick+0x170>)
 80057ca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80057cc:	697b      	ldr	r3, [r7, #20]
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3718      	adds	r7, #24
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	200018ac 	.word	0x200018ac
 80057dc:	20001888 	.word	0x20001888
 80057e0:	2000183c 	.word	0x2000183c
 80057e4:	20001840 	.word	0x20001840
 80057e8:	2000189c 	.word	0x2000189c
 80057ec:	200018a4 	.word	0x200018a4
 80057f0:	2000188c 	.word	0x2000188c
 80057f4:	200013b4 	.word	0x200013b4
 80057f8:	200013b0 	.word	0x200013b0
 80057fc:	20001898 	.word	0x20001898
 8005800:	20001894 	.word	0x20001894

08005804 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800580a:	4b2a      	ldr	r3, [pc, #168]	; (80058b4 <vTaskSwitchContext+0xb0>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d003      	beq.n	800581a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005812:	4b29      	ldr	r3, [pc, #164]	; (80058b8 <vTaskSwitchContext+0xb4>)
 8005814:	2201      	movs	r2, #1
 8005816:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005818:	e046      	b.n	80058a8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800581a:	4b27      	ldr	r3, [pc, #156]	; (80058b8 <vTaskSwitchContext+0xb4>)
 800581c:	2200      	movs	r2, #0
 800581e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005820:	4b26      	ldr	r3, [pc, #152]	; (80058bc <vTaskSwitchContext+0xb8>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	60fb      	str	r3, [r7, #12]
 8005826:	e010      	b.n	800584a <vTaskSwitchContext+0x46>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d10a      	bne.n	8005844 <vTaskSwitchContext+0x40>
	__asm volatile
 800582e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005832:	f383 8811 	msr	BASEPRI, r3
 8005836:	f3bf 8f6f 	isb	sy
 800583a:	f3bf 8f4f 	dsb	sy
 800583e:	607b      	str	r3, [r7, #4]
}
 8005840:	bf00      	nop
 8005842:	e7fe      	b.n	8005842 <vTaskSwitchContext+0x3e>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3b01      	subs	r3, #1
 8005848:	60fb      	str	r3, [r7, #12]
 800584a:	491d      	ldr	r1, [pc, #116]	; (80058c0 <vTaskSwitchContext+0xbc>)
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	4613      	mov	r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	4413      	add	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	440b      	add	r3, r1
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d0e4      	beq.n	8005828 <vTaskSwitchContext+0x24>
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	4613      	mov	r3, r2
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	4413      	add	r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4a15      	ldr	r2, [pc, #84]	; (80058c0 <vTaskSwitchContext+0xbc>)
 800586a:	4413      	add	r3, r2
 800586c:	60bb      	str	r3, [r7, #8]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	685a      	ldr	r2, [r3, #4]
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	605a      	str	r2, [r3, #4]
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	685a      	ldr	r2, [r3, #4]
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	3308      	adds	r3, #8
 8005880:	429a      	cmp	r2, r3
 8005882:	d104      	bne.n	800588e <vTaskSwitchContext+0x8a>
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	685a      	ldr	r2, [r3, #4]
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	605a      	str	r2, [r3, #4]
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	4a0b      	ldr	r2, [pc, #44]	; (80058c4 <vTaskSwitchContext+0xc0>)
 8005896:	6013      	str	r3, [r2, #0]
 8005898:	4a08      	ldr	r2, [pc, #32]	; (80058bc <vTaskSwitchContext+0xb8>)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800589e:	4b09      	ldr	r3, [pc, #36]	; (80058c4 <vTaskSwitchContext+0xc0>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	3354      	adds	r3, #84	; 0x54
 80058a4:	4a08      	ldr	r2, [pc, #32]	; (80058c8 <vTaskSwitchContext+0xc4>)
 80058a6:	6013      	str	r3, [r2, #0]
}
 80058a8:	bf00      	nop
 80058aa:	3714      	adds	r7, #20
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr
 80058b4:	200018ac 	.word	0x200018ac
 80058b8:	20001898 	.word	0x20001898
 80058bc:	2000188c 	.word	0x2000188c
 80058c0:	200013b4 	.word	0x200013b4
 80058c4:	200013b0 	.word	0x200013b0
 80058c8:	20000010 	.word	0x20000010

080058cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d10a      	bne.n	80058f2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80058dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e0:	f383 8811 	msr	BASEPRI, r3
 80058e4:	f3bf 8f6f 	isb	sy
 80058e8:	f3bf 8f4f 	dsb	sy
 80058ec:	60fb      	str	r3, [r7, #12]
}
 80058ee:	bf00      	nop
 80058f0:	e7fe      	b.n	80058f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058f2:	4b07      	ldr	r3, [pc, #28]	; (8005910 <vTaskPlaceOnEventList+0x44>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	3318      	adds	r3, #24
 80058f8:	4619      	mov	r1, r3
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7fe fed9 	bl	80046b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005900:	2101      	movs	r1, #1
 8005902:	6838      	ldr	r0, [r7, #0]
 8005904:	f000 fa80 	bl	8005e08 <prvAddCurrentTaskToDelayedList>
}
 8005908:	bf00      	nop
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	200013b0 	.word	0x200013b0

08005914 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005914:	b580      	push	{r7, lr}
 8005916:	b086      	sub	sp, #24
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10a      	bne.n	800593c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592a:	f383 8811 	msr	BASEPRI, r3
 800592e:	f3bf 8f6f 	isb	sy
 8005932:	f3bf 8f4f 	dsb	sy
 8005936:	617b      	str	r3, [r7, #20]
}
 8005938:	bf00      	nop
 800593a:	e7fe      	b.n	800593a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800593c:	4b0a      	ldr	r3, [pc, #40]	; (8005968 <vTaskPlaceOnEventListRestricted+0x54>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	3318      	adds	r3, #24
 8005942:	4619      	mov	r1, r3
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f7fe fe90 	bl	800466a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d002      	beq.n	8005956 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005950:	f04f 33ff 	mov.w	r3, #4294967295
 8005954:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005956:	6879      	ldr	r1, [r7, #4]
 8005958:	68b8      	ldr	r0, [r7, #8]
 800595a:	f000 fa55 	bl	8005e08 <prvAddCurrentTaskToDelayedList>
	}
 800595e:	bf00      	nop
 8005960:	3718      	adds	r7, #24
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	200013b0 	.word	0x200013b0

0800596c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10a      	bne.n	8005998 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	60fb      	str	r3, [r7, #12]
}
 8005994:	bf00      	nop
 8005996:	e7fe      	b.n	8005996 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	3318      	adds	r3, #24
 800599c:	4618      	mov	r0, r3
 800599e:	f7fe fec1 	bl	8004724 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059a2:	4b1e      	ldr	r3, [pc, #120]	; (8005a1c <xTaskRemoveFromEventList+0xb0>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d11d      	bne.n	80059e6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	3304      	adds	r3, #4
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fe feb8 	bl	8004724 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059b8:	4b19      	ldr	r3, [pc, #100]	; (8005a20 <xTaskRemoveFromEventList+0xb4>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d903      	bls.n	80059c8 <xTaskRemoveFromEventList+0x5c>
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c4:	4a16      	ldr	r2, [pc, #88]	; (8005a20 <xTaskRemoveFromEventList+0xb4>)
 80059c6:	6013      	str	r3, [r2, #0]
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059cc:	4613      	mov	r3, r2
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	4413      	add	r3, r2
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	4a13      	ldr	r2, [pc, #76]	; (8005a24 <xTaskRemoveFromEventList+0xb8>)
 80059d6:	441a      	add	r2, r3
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	3304      	adds	r3, #4
 80059dc:	4619      	mov	r1, r3
 80059de:	4610      	mov	r0, r2
 80059e0:	f7fe fe43 	bl	800466a <vListInsertEnd>
 80059e4:	e005      	b.n	80059f2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	3318      	adds	r3, #24
 80059ea:	4619      	mov	r1, r3
 80059ec:	480e      	ldr	r0, [pc, #56]	; (8005a28 <xTaskRemoveFromEventList+0xbc>)
 80059ee:	f7fe fe3c 	bl	800466a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059f6:	4b0d      	ldr	r3, [pc, #52]	; (8005a2c <xTaskRemoveFromEventList+0xc0>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d905      	bls.n	8005a0c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a00:	2301      	movs	r3, #1
 8005a02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a04:	4b0a      	ldr	r3, [pc, #40]	; (8005a30 <xTaskRemoveFromEventList+0xc4>)
 8005a06:	2201      	movs	r2, #1
 8005a08:	601a      	str	r2, [r3, #0]
 8005a0a:	e001      	b.n	8005a10 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005a10:	697b      	ldr	r3, [r7, #20]
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3718      	adds	r7, #24
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	200018ac 	.word	0x200018ac
 8005a20:	2000188c 	.word	0x2000188c
 8005a24:	200013b4 	.word	0x200013b4
 8005a28:	20001844 	.word	0x20001844
 8005a2c:	200013b0 	.word	0x200013b0
 8005a30:	20001898 	.word	0x20001898

08005a34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a3c:	4b06      	ldr	r3, [pc, #24]	; (8005a58 <vTaskInternalSetTimeOutState+0x24>)
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a44:	4b05      	ldr	r3, [pc, #20]	; (8005a5c <vTaskInternalSetTimeOutState+0x28>)
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	605a      	str	r2, [r3, #4]
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr
 8005a58:	2000189c 	.word	0x2000189c
 8005a5c:	20001888 	.word	0x20001888

08005a60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b088      	sub	sp, #32
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d10a      	bne.n	8005a86 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a74:	f383 8811 	msr	BASEPRI, r3
 8005a78:	f3bf 8f6f 	isb	sy
 8005a7c:	f3bf 8f4f 	dsb	sy
 8005a80:	613b      	str	r3, [r7, #16]
}
 8005a82:	bf00      	nop
 8005a84:	e7fe      	b.n	8005a84 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d10a      	bne.n	8005aa2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a90:	f383 8811 	msr	BASEPRI, r3
 8005a94:	f3bf 8f6f 	isb	sy
 8005a98:	f3bf 8f4f 	dsb	sy
 8005a9c:	60fb      	str	r3, [r7, #12]
}
 8005a9e:	bf00      	nop
 8005aa0:	e7fe      	b.n	8005aa0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005aa2:	f000 fe7f 	bl	80067a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005aa6:	4b1d      	ldr	r3, [pc, #116]	; (8005b1c <xTaskCheckForTimeOut+0xbc>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	69ba      	ldr	r2, [r7, #24]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abe:	d102      	bne.n	8005ac6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	61fb      	str	r3, [r7, #28]
 8005ac4:	e023      	b.n	8005b0e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	4b15      	ldr	r3, [pc, #84]	; (8005b20 <xTaskCheckForTimeOut+0xc0>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d007      	beq.n	8005ae2 <xTaskCheckForTimeOut+0x82>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	69ba      	ldr	r2, [r7, #24]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d302      	bcc.n	8005ae2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005adc:	2301      	movs	r3, #1
 8005ade:	61fb      	str	r3, [r7, #28]
 8005ae0:	e015      	b.n	8005b0e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d20b      	bcs.n	8005b04 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	1ad2      	subs	r2, r2, r3
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7ff ff9b 	bl	8005a34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005afe:	2300      	movs	r3, #0
 8005b00:	61fb      	str	r3, [r7, #28]
 8005b02:	e004      	b.n	8005b0e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	2200      	movs	r2, #0
 8005b08:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b0e:	f000 fe79 	bl	8006804 <vPortExitCritical>

	return xReturn;
 8005b12:	69fb      	ldr	r3, [r7, #28]
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	3720      	adds	r7, #32
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	20001888 	.word	0x20001888
 8005b20:	2000189c 	.word	0x2000189c

08005b24 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b24:	b480      	push	{r7}
 8005b26:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b28:	4b03      	ldr	r3, [pc, #12]	; (8005b38 <vTaskMissedYield+0x14>)
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	601a      	str	r2, [r3, #0]
}
 8005b2e:	bf00      	nop
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	20001898 	.word	0x20001898

08005b3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b44:	f000 f852 	bl	8005bec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b48:	4b06      	ldr	r3, [pc, #24]	; (8005b64 <prvIdleTask+0x28>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d9f9      	bls.n	8005b44 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b50:	4b05      	ldr	r3, [pc, #20]	; (8005b68 <prvIdleTask+0x2c>)
 8005b52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b56:	601a      	str	r2, [r3, #0]
 8005b58:	f3bf 8f4f 	dsb	sy
 8005b5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b60:	e7f0      	b.n	8005b44 <prvIdleTask+0x8>
 8005b62:	bf00      	nop
 8005b64:	200013b4 	.word	0x200013b4
 8005b68:	e000ed04 	.word	0xe000ed04

08005b6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b72:	2300      	movs	r3, #0
 8005b74:	607b      	str	r3, [r7, #4]
 8005b76:	e00c      	b.n	8005b92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	4413      	add	r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	4a12      	ldr	r2, [pc, #72]	; (8005bcc <prvInitialiseTaskLists+0x60>)
 8005b84:	4413      	add	r3, r2
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7fe fd42 	bl	8004610 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	3301      	adds	r3, #1
 8005b90:	607b      	str	r3, [r7, #4]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2b37      	cmp	r3, #55	; 0x37
 8005b96:	d9ef      	bls.n	8005b78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b98:	480d      	ldr	r0, [pc, #52]	; (8005bd0 <prvInitialiseTaskLists+0x64>)
 8005b9a:	f7fe fd39 	bl	8004610 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b9e:	480d      	ldr	r0, [pc, #52]	; (8005bd4 <prvInitialiseTaskLists+0x68>)
 8005ba0:	f7fe fd36 	bl	8004610 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005ba4:	480c      	ldr	r0, [pc, #48]	; (8005bd8 <prvInitialiseTaskLists+0x6c>)
 8005ba6:	f7fe fd33 	bl	8004610 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005baa:	480c      	ldr	r0, [pc, #48]	; (8005bdc <prvInitialiseTaskLists+0x70>)
 8005bac:	f7fe fd30 	bl	8004610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005bb0:	480b      	ldr	r0, [pc, #44]	; (8005be0 <prvInitialiseTaskLists+0x74>)
 8005bb2:	f7fe fd2d 	bl	8004610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005bb6:	4b0b      	ldr	r3, [pc, #44]	; (8005be4 <prvInitialiseTaskLists+0x78>)
 8005bb8:	4a05      	ldr	r2, [pc, #20]	; (8005bd0 <prvInitialiseTaskLists+0x64>)
 8005bba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005bbc:	4b0a      	ldr	r3, [pc, #40]	; (8005be8 <prvInitialiseTaskLists+0x7c>)
 8005bbe:	4a05      	ldr	r2, [pc, #20]	; (8005bd4 <prvInitialiseTaskLists+0x68>)
 8005bc0:	601a      	str	r2, [r3, #0]
}
 8005bc2:	bf00      	nop
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	200013b4 	.word	0x200013b4
 8005bd0:	20001814 	.word	0x20001814
 8005bd4:	20001828 	.word	0x20001828
 8005bd8:	20001844 	.word	0x20001844
 8005bdc:	20001858 	.word	0x20001858
 8005be0:	20001870 	.word	0x20001870
 8005be4:	2000183c 	.word	0x2000183c
 8005be8:	20001840 	.word	0x20001840

08005bec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bf2:	e019      	b.n	8005c28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005bf4:	f000 fdd6 	bl	80067a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bf8:	4b10      	ldr	r3, [pc, #64]	; (8005c3c <prvCheckTasksWaitingTermination+0x50>)
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	3304      	adds	r3, #4
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7fe fd8d 	bl	8004724 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c0a:	4b0d      	ldr	r3, [pc, #52]	; (8005c40 <prvCheckTasksWaitingTermination+0x54>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	4a0b      	ldr	r2, [pc, #44]	; (8005c40 <prvCheckTasksWaitingTermination+0x54>)
 8005c12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c14:	4b0b      	ldr	r3, [pc, #44]	; (8005c44 <prvCheckTasksWaitingTermination+0x58>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	4a0a      	ldr	r2, [pc, #40]	; (8005c44 <prvCheckTasksWaitingTermination+0x58>)
 8005c1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005c1e:	f000 fdf1 	bl	8006804 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f810 	bl	8005c48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c28:	4b06      	ldr	r3, [pc, #24]	; (8005c44 <prvCheckTasksWaitingTermination+0x58>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1e1      	bne.n	8005bf4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c30:	bf00      	nop
 8005c32:	bf00      	nop
 8005c34:	3708      	adds	r7, #8
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
 8005c3a:	bf00      	nop
 8005c3c:	20001858 	.word	0x20001858
 8005c40:	20001884 	.word	0x20001884
 8005c44:	2000186c 	.word	0x2000186c

08005c48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	3354      	adds	r3, #84	; 0x54
 8005c54:	4618      	mov	r0, r3
 8005c56:	f001 fe57 	bl	8007908 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d108      	bne.n	8005c76 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f000 febd 	bl	80069e8 <vPortFree>
				vPortFree( pxTCB );
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 feba 	bl	80069e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c74:	e018      	b.n	8005ca8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d103      	bne.n	8005c88 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 feb1 	bl	80069e8 <vPortFree>
	}
 8005c86:	e00f      	b.n	8005ca8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d00a      	beq.n	8005ca8 <prvDeleteTCB+0x60>
	__asm volatile
 8005c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c96:	f383 8811 	msr	BASEPRI, r3
 8005c9a:	f3bf 8f6f 	isb	sy
 8005c9e:	f3bf 8f4f 	dsb	sy
 8005ca2:	60fb      	str	r3, [r7, #12]
}
 8005ca4:	bf00      	nop
 8005ca6:	e7fe      	b.n	8005ca6 <prvDeleteTCB+0x5e>
	}
 8005ca8:	bf00      	nop
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cb6:	4b0c      	ldr	r3, [pc, #48]	; (8005ce8 <prvResetNextTaskUnblockTime+0x38>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d104      	bne.n	8005cca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005cc0:	4b0a      	ldr	r3, [pc, #40]	; (8005cec <prvResetNextTaskUnblockTime+0x3c>)
 8005cc2:	f04f 32ff 	mov.w	r2, #4294967295
 8005cc6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005cc8:	e008      	b.n	8005cdc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cca:	4b07      	ldr	r3, [pc, #28]	; (8005ce8 <prvResetNextTaskUnblockTime+0x38>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	4a04      	ldr	r2, [pc, #16]	; (8005cec <prvResetNextTaskUnblockTime+0x3c>)
 8005cda:	6013      	str	r3, [r2, #0]
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	2000183c 	.word	0x2000183c
 8005cec:	200018a4 	.word	0x200018a4

08005cf0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005cf6:	4b0b      	ldr	r3, [pc, #44]	; (8005d24 <xTaskGetSchedulerState+0x34>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d102      	bne.n	8005d04 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	607b      	str	r3, [r7, #4]
 8005d02:	e008      	b.n	8005d16 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d04:	4b08      	ldr	r3, [pc, #32]	; (8005d28 <xTaskGetSchedulerState+0x38>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d102      	bne.n	8005d12 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	607b      	str	r3, [r7, #4]
 8005d10:	e001      	b.n	8005d16 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005d12:	2300      	movs	r3, #0
 8005d14:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d16:	687b      	ldr	r3, [r7, #4]
	}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr
 8005d24:	20001890 	.word	0x20001890
 8005d28:	200018ac 	.word	0x200018ac

08005d2c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b086      	sub	sp, #24
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d056      	beq.n	8005df0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d42:	4b2e      	ldr	r3, [pc, #184]	; (8005dfc <xTaskPriorityDisinherit+0xd0>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d00a      	beq.n	8005d62 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d50:	f383 8811 	msr	BASEPRI, r3
 8005d54:	f3bf 8f6f 	isb	sy
 8005d58:	f3bf 8f4f 	dsb	sy
 8005d5c:	60fb      	str	r3, [r7, #12]
}
 8005d5e:	bf00      	nop
 8005d60:	e7fe      	b.n	8005d60 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10a      	bne.n	8005d80 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d6e:	f383 8811 	msr	BASEPRI, r3
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	f3bf 8f4f 	dsb	sy
 8005d7a:	60bb      	str	r3, [r7, #8]
}
 8005d7c:	bf00      	nop
 8005d7e:	e7fe      	b.n	8005d7e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d84:	1e5a      	subs	r2, r3, #1
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d02c      	beq.n	8005df0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d128      	bne.n	8005df0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	3304      	adds	r3, #4
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7fe fcbe 	bl	8004724 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc0:	4b0f      	ldr	r3, [pc, #60]	; (8005e00 <xTaskPriorityDisinherit+0xd4>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d903      	bls.n	8005dd0 <xTaskPriorityDisinherit+0xa4>
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dcc:	4a0c      	ldr	r2, [pc, #48]	; (8005e00 <xTaskPriorityDisinherit+0xd4>)
 8005dce:	6013      	str	r3, [r2, #0]
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	4413      	add	r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	4a09      	ldr	r2, [pc, #36]	; (8005e04 <xTaskPriorityDisinherit+0xd8>)
 8005dde:	441a      	add	r2, r3
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	3304      	adds	r3, #4
 8005de4:	4619      	mov	r1, r3
 8005de6:	4610      	mov	r0, r2
 8005de8:	f7fe fc3f 	bl	800466a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005dec:	2301      	movs	r3, #1
 8005dee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005df0:	697b      	ldr	r3, [r7, #20]
	}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3718      	adds	r7, #24
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	200013b0 	.word	0x200013b0
 8005e00:	2000188c 	.word	0x2000188c
 8005e04:	200013b4 	.word	0x200013b4

08005e08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e12:	4b21      	ldr	r3, [pc, #132]	; (8005e98 <prvAddCurrentTaskToDelayedList+0x90>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e18:	4b20      	ldr	r3, [pc, #128]	; (8005e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	3304      	adds	r3, #4
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fe fc80 	bl	8004724 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2a:	d10a      	bne.n	8005e42 <prvAddCurrentTaskToDelayedList+0x3a>
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d007      	beq.n	8005e42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e32:	4b1a      	ldr	r3, [pc, #104]	; (8005e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	3304      	adds	r3, #4
 8005e38:	4619      	mov	r1, r3
 8005e3a:	4819      	ldr	r0, [pc, #100]	; (8005ea0 <prvAddCurrentTaskToDelayedList+0x98>)
 8005e3c:	f7fe fc15 	bl	800466a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e40:	e026      	b.n	8005e90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4413      	add	r3, r2
 8005e48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e4a:	4b14      	ldr	r3, [pc, #80]	; (8005e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e52:	68ba      	ldr	r2, [r7, #8]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d209      	bcs.n	8005e6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e5a:	4b12      	ldr	r3, [pc, #72]	; (8005ea4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	4b0f      	ldr	r3, [pc, #60]	; (8005e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	3304      	adds	r3, #4
 8005e64:	4619      	mov	r1, r3
 8005e66:	4610      	mov	r0, r2
 8005e68:	f7fe fc23 	bl	80046b2 <vListInsert>
}
 8005e6c:	e010      	b.n	8005e90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e6e:	4b0e      	ldr	r3, [pc, #56]	; (8005ea8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	4b0a      	ldr	r3, [pc, #40]	; (8005e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3304      	adds	r3, #4
 8005e78:	4619      	mov	r1, r3
 8005e7a:	4610      	mov	r0, r2
 8005e7c:	f7fe fc19 	bl	80046b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e80:	4b0a      	ldr	r3, [pc, #40]	; (8005eac <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68ba      	ldr	r2, [r7, #8]
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d202      	bcs.n	8005e90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e8a:	4a08      	ldr	r2, [pc, #32]	; (8005eac <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	6013      	str	r3, [r2, #0]
}
 8005e90:	bf00      	nop
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	20001888 	.word	0x20001888
 8005e9c:	200013b0 	.word	0x200013b0
 8005ea0:	20001870 	.word	0x20001870
 8005ea4:	20001840 	.word	0x20001840
 8005ea8:	2000183c 	.word	0x2000183c
 8005eac:	200018a4 	.word	0x200018a4

08005eb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b08a      	sub	sp, #40	; 0x28
 8005eb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005eba:	f000 fb07 	bl	80064cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005ebe:	4b1c      	ldr	r3, [pc, #112]	; (8005f30 <xTimerCreateTimerTask+0x80>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d021      	beq.n	8005f0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005ece:	1d3a      	adds	r2, r7, #4
 8005ed0:	f107 0108 	add.w	r1, r7, #8
 8005ed4:	f107 030c 	add.w	r3, r7, #12
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f7fe fb7f 	bl	80045dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005ede:	6879      	ldr	r1, [r7, #4]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	9202      	str	r2, [sp, #8]
 8005ee6:	9301      	str	r3, [sp, #4]
 8005ee8:	2302      	movs	r3, #2
 8005eea:	9300      	str	r3, [sp, #0]
 8005eec:	2300      	movs	r3, #0
 8005eee:	460a      	mov	r2, r1
 8005ef0:	4910      	ldr	r1, [pc, #64]	; (8005f34 <xTimerCreateTimerTask+0x84>)
 8005ef2:	4811      	ldr	r0, [pc, #68]	; (8005f38 <xTimerCreateTimerTask+0x88>)
 8005ef4:	f7ff f92c 	bl	8005150 <xTaskCreateStatic>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	4a10      	ldr	r2, [pc, #64]	; (8005f3c <xTimerCreateTimerTask+0x8c>)
 8005efc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005efe:	4b0f      	ldr	r3, [pc, #60]	; (8005f3c <xTimerCreateTimerTask+0x8c>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d001      	beq.n	8005f0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005f06:	2301      	movs	r3, #1
 8005f08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d10a      	bne.n	8005f26 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f14:	f383 8811 	msr	BASEPRI, r3
 8005f18:	f3bf 8f6f 	isb	sy
 8005f1c:	f3bf 8f4f 	dsb	sy
 8005f20:	613b      	str	r3, [r7, #16]
}
 8005f22:	bf00      	nop
 8005f24:	e7fe      	b.n	8005f24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005f26:	697b      	ldr	r3, [r7, #20]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3718      	adds	r7, #24
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	200018e0 	.word	0x200018e0
 8005f34:	0800989c 	.word	0x0800989c
 8005f38:	08006075 	.word	0x08006075
 8005f3c:	200018e4 	.word	0x200018e4

08005f40 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b08a      	sub	sp, #40	; 0x28
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	607a      	str	r2, [r7, #4]
 8005f4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10a      	bne.n	8005f6e <xTimerGenericCommand+0x2e>
	__asm volatile
 8005f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f5c:	f383 8811 	msr	BASEPRI, r3
 8005f60:	f3bf 8f6f 	isb	sy
 8005f64:	f3bf 8f4f 	dsb	sy
 8005f68:	623b      	str	r3, [r7, #32]
}
 8005f6a:	bf00      	nop
 8005f6c:	e7fe      	b.n	8005f6c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f6e:	4b1a      	ldr	r3, [pc, #104]	; (8005fd8 <xTimerGenericCommand+0x98>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d02a      	beq.n	8005fcc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	2b05      	cmp	r3, #5
 8005f86:	dc18      	bgt.n	8005fba <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f88:	f7ff feb2 	bl	8005cf0 <xTaskGetSchedulerState>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d109      	bne.n	8005fa6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f92:	4b11      	ldr	r3, [pc, #68]	; (8005fd8 <xTimerGenericCommand+0x98>)
 8005f94:	6818      	ldr	r0, [r3, #0]
 8005f96:	f107 0110 	add.w	r1, r7, #16
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f9e:	f7fe fcef 	bl	8004980 <xQueueGenericSend>
 8005fa2:	6278      	str	r0, [r7, #36]	; 0x24
 8005fa4:	e012      	b.n	8005fcc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005fa6:	4b0c      	ldr	r3, [pc, #48]	; (8005fd8 <xTimerGenericCommand+0x98>)
 8005fa8:	6818      	ldr	r0, [r3, #0]
 8005faa:	f107 0110 	add.w	r1, r7, #16
 8005fae:	2300      	movs	r3, #0
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f7fe fce5 	bl	8004980 <xQueueGenericSend>
 8005fb6:	6278      	str	r0, [r7, #36]	; 0x24
 8005fb8:	e008      	b.n	8005fcc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005fba:	4b07      	ldr	r3, [pc, #28]	; (8005fd8 <xTimerGenericCommand+0x98>)
 8005fbc:	6818      	ldr	r0, [r3, #0]
 8005fbe:	f107 0110 	add.w	r1, r7, #16
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	683a      	ldr	r2, [r7, #0]
 8005fc6:	f7fe fdd9 	bl	8004b7c <xQueueGenericSendFromISR>
 8005fca:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3728      	adds	r7, #40	; 0x28
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	200018e0 	.word	0x200018e0

08005fdc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b088      	sub	sp, #32
 8005fe0:	af02      	add	r7, sp, #8
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fe6:	4b22      	ldr	r3, [pc, #136]	; (8006070 <prvProcessExpiredTimer+0x94>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	3304      	adds	r3, #4
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7fe fb95 	bl	8004724 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006000:	f003 0304 	and.w	r3, r3, #4
 8006004:	2b00      	cmp	r3, #0
 8006006:	d022      	beq.n	800604e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	699a      	ldr	r2, [r3, #24]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	18d1      	adds	r1, r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	6978      	ldr	r0, [r7, #20]
 8006016:	f000 f8d1 	bl	80061bc <prvInsertTimerInActiveList>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d01f      	beq.n	8006060 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006020:	2300      	movs	r3, #0
 8006022:	9300      	str	r3, [sp, #0]
 8006024:	2300      	movs	r3, #0
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	2100      	movs	r1, #0
 800602a:	6978      	ldr	r0, [r7, #20]
 800602c:	f7ff ff88 	bl	8005f40 <xTimerGenericCommand>
 8006030:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d113      	bne.n	8006060 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800603c:	f383 8811 	msr	BASEPRI, r3
 8006040:	f3bf 8f6f 	isb	sy
 8006044:	f3bf 8f4f 	dsb	sy
 8006048:	60fb      	str	r3, [r7, #12]
}
 800604a:	bf00      	nop
 800604c:	e7fe      	b.n	800604c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006054:	f023 0301 	bic.w	r3, r3, #1
 8006058:	b2da      	uxtb	r2, r3
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	6978      	ldr	r0, [r7, #20]
 8006066:	4798      	blx	r3
}
 8006068:	bf00      	nop
 800606a:	3718      	adds	r7, #24
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	200018d8 	.word	0x200018d8

08006074 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800607c:	f107 0308 	add.w	r3, r7, #8
 8006080:	4618      	mov	r0, r3
 8006082:	f000 f857 	bl	8006134 <prvGetNextExpireTime>
 8006086:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	4619      	mov	r1, r3
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f000 f803 	bl	8006098 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006092:	f000 f8d5 	bl	8006240 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006096:	e7f1      	b.n	800607c <prvTimerTask+0x8>

08006098 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80060a2:	f7ff fa39 	bl	8005518 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060a6:	f107 0308 	add.w	r3, r7, #8
 80060aa:	4618      	mov	r0, r3
 80060ac:	f000 f866 	bl	800617c <prvSampleTimeNow>
 80060b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d130      	bne.n	800611a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10a      	bne.n	80060d4 <prvProcessTimerOrBlockTask+0x3c>
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d806      	bhi.n	80060d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80060c6:	f7ff fa35 	bl	8005534 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80060ca:	68f9      	ldr	r1, [r7, #12]
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f7ff ff85 	bl	8005fdc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80060d2:	e024      	b.n	800611e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d008      	beq.n	80060ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80060da:	4b13      	ldr	r3, [pc, #76]	; (8006128 <prvProcessTimerOrBlockTask+0x90>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d101      	bne.n	80060e8 <prvProcessTimerOrBlockTask+0x50>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e000      	b.n	80060ea <prvProcessTimerOrBlockTask+0x52>
 80060e8:	2300      	movs	r3, #0
 80060ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80060ec:	4b0f      	ldr	r3, [pc, #60]	; (800612c <prvProcessTimerOrBlockTask+0x94>)
 80060ee:	6818      	ldr	r0, [r3, #0]
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	683a      	ldr	r2, [r7, #0]
 80060f8:	4619      	mov	r1, r3
 80060fa:	f7fe fff5 	bl	80050e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060fe:	f7ff fa19 	bl	8005534 <xTaskResumeAll>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d10a      	bne.n	800611e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006108:	4b09      	ldr	r3, [pc, #36]	; (8006130 <prvProcessTimerOrBlockTask+0x98>)
 800610a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800610e:	601a      	str	r2, [r3, #0]
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	f3bf 8f6f 	isb	sy
}
 8006118:	e001      	b.n	800611e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800611a:	f7ff fa0b 	bl	8005534 <xTaskResumeAll>
}
 800611e:	bf00      	nop
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	200018dc 	.word	0x200018dc
 800612c:	200018e0 	.word	0x200018e0
 8006130:	e000ed04 	.word	0xe000ed04

08006134 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800613c:	4b0e      	ldr	r3, [pc, #56]	; (8006178 <prvGetNextExpireTime+0x44>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d101      	bne.n	800614a <prvGetNextExpireTime+0x16>
 8006146:	2201      	movs	r2, #1
 8006148:	e000      	b.n	800614c <prvGetNextExpireTime+0x18>
 800614a:	2200      	movs	r2, #0
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d105      	bne.n	8006164 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006158:	4b07      	ldr	r3, [pc, #28]	; (8006178 <prvGetNextExpireTime+0x44>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	60fb      	str	r3, [r7, #12]
 8006162:	e001      	b.n	8006168 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006168:	68fb      	ldr	r3, [r7, #12]
}
 800616a:	4618      	mov	r0, r3
 800616c:	3714      	adds	r7, #20
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	200018d8 	.word	0x200018d8

0800617c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006184:	f7ff fa74 	bl	8005670 <xTaskGetTickCount>
 8006188:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800618a:	4b0b      	ldr	r3, [pc, #44]	; (80061b8 <prvSampleTimeNow+0x3c>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	429a      	cmp	r2, r3
 8006192:	d205      	bcs.n	80061a0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006194:	f000 f936 	bl	8006404 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	601a      	str	r2, [r3, #0]
 800619e:	e002      	b.n	80061a6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80061a6:	4a04      	ldr	r2, [pc, #16]	; (80061b8 <prvSampleTimeNow+0x3c>)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80061ac:	68fb      	ldr	r3, [r7, #12]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	200018e8 	.word	0x200018e8

080061bc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
 80061c8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80061ca:	2300      	movs	r3, #0
 80061cc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	68ba      	ldr	r2, [r7, #8]
 80061d2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d812      	bhi.n	8006208 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	1ad2      	subs	r2, r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d302      	bcc.n	80061f6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80061f0:	2301      	movs	r3, #1
 80061f2:	617b      	str	r3, [r7, #20]
 80061f4:	e01b      	b.n	800622e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80061f6:	4b10      	ldr	r3, [pc, #64]	; (8006238 <prvInsertTimerInActiveList+0x7c>)
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	3304      	adds	r3, #4
 80061fe:	4619      	mov	r1, r3
 8006200:	4610      	mov	r0, r2
 8006202:	f7fe fa56 	bl	80046b2 <vListInsert>
 8006206:	e012      	b.n	800622e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	429a      	cmp	r2, r3
 800620e:	d206      	bcs.n	800621e <prvInsertTimerInActiveList+0x62>
 8006210:	68ba      	ldr	r2, [r7, #8]
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	429a      	cmp	r2, r3
 8006216:	d302      	bcc.n	800621e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006218:	2301      	movs	r3, #1
 800621a:	617b      	str	r3, [r7, #20]
 800621c:	e007      	b.n	800622e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800621e:	4b07      	ldr	r3, [pc, #28]	; (800623c <prvInsertTimerInActiveList+0x80>)
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	3304      	adds	r3, #4
 8006226:	4619      	mov	r1, r3
 8006228:	4610      	mov	r0, r2
 800622a:	f7fe fa42 	bl	80046b2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800622e:	697b      	ldr	r3, [r7, #20]
}
 8006230:	4618      	mov	r0, r3
 8006232:	3718      	adds	r7, #24
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}
 8006238:	200018dc 	.word	0x200018dc
 800623c:	200018d8 	.word	0x200018d8

08006240 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b08e      	sub	sp, #56	; 0x38
 8006244:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006246:	e0ca      	b.n	80063de <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	da18      	bge.n	8006280 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800624e:	1d3b      	adds	r3, r7, #4
 8006250:	3304      	adds	r3, #4
 8006252:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006256:	2b00      	cmp	r3, #0
 8006258:	d10a      	bne.n	8006270 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800625a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800625e:	f383 8811 	msr	BASEPRI, r3
 8006262:	f3bf 8f6f 	isb	sy
 8006266:	f3bf 8f4f 	dsb	sy
 800626a:	61fb      	str	r3, [r7, #28]
}
 800626c:	bf00      	nop
 800626e:	e7fe      	b.n	800626e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006276:	6850      	ldr	r0, [r2, #4]
 8006278:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800627a:	6892      	ldr	r2, [r2, #8]
 800627c:	4611      	mov	r1, r2
 800627e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2b00      	cmp	r3, #0
 8006284:	f2c0 80aa 	blt.w	80063dc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800628c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628e:	695b      	ldr	r3, [r3, #20]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d004      	beq.n	800629e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006296:	3304      	adds	r3, #4
 8006298:	4618      	mov	r0, r3
 800629a:	f7fe fa43 	bl	8004724 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800629e:	463b      	mov	r3, r7
 80062a0:	4618      	mov	r0, r3
 80062a2:	f7ff ff6b 	bl	800617c <prvSampleTimeNow>
 80062a6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2b09      	cmp	r3, #9
 80062ac:	f200 8097 	bhi.w	80063de <prvProcessReceivedCommands+0x19e>
 80062b0:	a201      	add	r2, pc, #4	; (adr r2, 80062b8 <prvProcessReceivedCommands+0x78>)
 80062b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b6:	bf00      	nop
 80062b8:	080062e1 	.word	0x080062e1
 80062bc:	080062e1 	.word	0x080062e1
 80062c0:	080062e1 	.word	0x080062e1
 80062c4:	08006355 	.word	0x08006355
 80062c8:	08006369 	.word	0x08006369
 80062cc:	080063b3 	.word	0x080063b3
 80062d0:	080062e1 	.word	0x080062e1
 80062d4:	080062e1 	.word	0x080062e1
 80062d8:	08006355 	.word	0x08006355
 80062dc:	08006369 	.word	0x08006369
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062e6:	f043 0301 	orr.w	r3, r3, #1
 80062ea:	b2da      	uxtb	r2, r3
 80062ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	18d1      	adds	r1, r2, r3
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006300:	f7ff ff5c 	bl	80061bc <prvInsertTimerInActiveList>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d069      	beq.n	80063de <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800630a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006310:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006314:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006318:	f003 0304 	and.w	r3, r3, #4
 800631c:	2b00      	cmp	r3, #0
 800631e:	d05e      	beq.n	80063de <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006320:	68ba      	ldr	r2, [r7, #8]
 8006322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	441a      	add	r2, r3
 8006328:	2300      	movs	r3, #0
 800632a:	9300      	str	r3, [sp, #0]
 800632c:	2300      	movs	r3, #0
 800632e:	2100      	movs	r1, #0
 8006330:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006332:	f7ff fe05 	bl	8005f40 <xTimerGenericCommand>
 8006336:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006338:	6a3b      	ldr	r3, [r7, #32]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d14f      	bne.n	80063de <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800633e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006342:	f383 8811 	msr	BASEPRI, r3
 8006346:	f3bf 8f6f 	isb	sy
 800634a:	f3bf 8f4f 	dsb	sy
 800634e:	61bb      	str	r3, [r7, #24]
}
 8006350:	bf00      	nop
 8006352:	e7fe      	b.n	8006352 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006356:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800635a:	f023 0301 	bic.w	r3, r3, #1
 800635e:	b2da      	uxtb	r2, r3
 8006360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006362:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006366:	e03a      	b.n	80063de <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800636e:	f043 0301 	orr.w	r3, r3, #1
 8006372:	b2da      	uxtb	r2, r3
 8006374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006376:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d10a      	bne.n	800639e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800638c:	f383 8811 	msr	BASEPRI, r3
 8006390:	f3bf 8f6f 	isb	sy
 8006394:	f3bf 8f4f 	dsb	sy
 8006398:	617b      	str	r3, [r7, #20]
}
 800639a:	bf00      	nop
 800639c:	e7fe      	b.n	800639c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800639e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a0:	699a      	ldr	r2, [r3, #24]
 80063a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a4:	18d1      	adds	r1, r2, r3
 80063a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063ac:	f7ff ff06 	bl	80061bc <prvInsertTimerInActiveList>
					break;
 80063b0:	e015      	b.n	80063de <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80063b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063b8:	f003 0302 	and.w	r3, r3, #2
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d103      	bne.n	80063c8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80063c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063c2:	f000 fb11 	bl	80069e8 <vPortFree>
 80063c6:	e00a      	b.n	80063de <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063ce:	f023 0301 	bic.w	r3, r3, #1
 80063d2:	b2da      	uxtb	r2, r3
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80063da:	e000      	b.n	80063de <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80063dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063de:	4b08      	ldr	r3, [pc, #32]	; (8006400 <prvProcessReceivedCommands+0x1c0>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	1d39      	adds	r1, r7, #4
 80063e4:	2200      	movs	r2, #0
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7fe fc64 	bl	8004cb4 <xQueueReceive>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f47f af2a 	bne.w	8006248 <prvProcessReceivedCommands+0x8>
	}
}
 80063f4:	bf00      	nop
 80063f6:	bf00      	nop
 80063f8:	3730      	adds	r7, #48	; 0x30
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	bf00      	nop
 8006400:	200018e0 	.word	0x200018e0

08006404 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b088      	sub	sp, #32
 8006408:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800640a:	e048      	b.n	800649e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800640c:	4b2d      	ldr	r3, [pc, #180]	; (80064c4 <prvSwitchTimerLists+0xc0>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006416:	4b2b      	ldr	r3, [pc, #172]	; (80064c4 <prvSwitchTimerLists+0xc0>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	3304      	adds	r3, #4
 8006424:	4618      	mov	r0, r3
 8006426:	f7fe f97d 	bl	8004724 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	68f8      	ldr	r0, [r7, #12]
 8006430:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006438:	f003 0304 	and.w	r3, r3, #4
 800643c:	2b00      	cmp	r3, #0
 800643e:	d02e      	beq.n	800649e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	4413      	add	r3, r2
 8006448:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800644a:	68ba      	ldr	r2, [r7, #8]
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	429a      	cmp	r2, r3
 8006450:	d90e      	bls.n	8006470 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	68ba      	ldr	r2, [r7, #8]
 8006456:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800645e:	4b19      	ldr	r3, [pc, #100]	; (80064c4 <prvSwitchTimerLists+0xc0>)
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	3304      	adds	r3, #4
 8006466:	4619      	mov	r1, r3
 8006468:	4610      	mov	r0, r2
 800646a:	f7fe f922 	bl	80046b2 <vListInsert>
 800646e:	e016      	b.n	800649e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006470:	2300      	movs	r3, #0
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	2300      	movs	r3, #0
 8006476:	693a      	ldr	r2, [r7, #16]
 8006478:	2100      	movs	r1, #0
 800647a:	68f8      	ldr	r0, [r7, #12]
 800647c:	f7ff fd60 	bl	8005f40 <xTimerGenericCommand>
 8006480:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10a      	bne.n	800649e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648c:	f383 8811 	msr	BASEPRI, r3
 8006490:	f3bf 8f6f 	isb	sy
 8006494:	f3bf 8f4f 	dsb	sy
 8006498:	603b      	str	r3, [r7, #0]
}
 800649a:	bf00      	nop
 800649c:	e7fe      	b.n	800649c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800649e:	4b09      	ldr	r3, [pc, #36]	; (80064c4 <prvSwitchTimerLists+0xc0>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1b1      	bne.n	800640c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80064a8:	4b06      	ldr	r3, [pc, #24]	; (80064c4 <prvSwitchTimerLists+0xc0>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80064ae:	4b06      	ldr	r3, [pc, #24]	; (80064c8 <prvSwitchTimerLists+0xc4>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a04      	ldr	r2, [pc, #16]	; (80064c4 <prvSwitchTimerLists+0xc0>)
 80064b4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80064b6:	4a04      	ldr	r2, [pc, #16]	; (80064c8 <prvSwitchTimerLists+0xc4>)
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	6013      	str	r3, [r2, #0]
}
 80064bc:	bf00      	nop
 80064be:	3718      	adds	r7, #24
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	200018d8 	.word	0x200018d8
 80064c8:	200018dc 	.word	0x200018dc

080064cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80064d2:	f000 f967 	bl	80067a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80064d6:	4b15      	ldr	r3, [pc, #84]	; (800652c <prvCheckForValidListAndQueue+0x60>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d120      	bne.n	8006520 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80064de:	4814      	ldr	r0, [pc, #80]	; (8006530 <prvCheckForValidListAndQueue+0x64>)
 80064e0:	f7fe f896 	bl	8004610 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80064e4:	4813      	ldr	r0, [pc, #76]	; (8006534 <prvCheckForValidListAndQueue+0x68>)
 80064e6:	f7fe f893 	bl	8004610 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80064ea:	4b13      	ldr	r3, [pc, #76]	; (8006538 <prvCheckForValidListAndQueue+0x6c>)
 80064ec:	4a10      	ldr	r2, [pc, #64]	; (8006530 <prvCheckForValidListAndQueue+0x64>)
 80064ee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80064f0:	4b12      	ldr	r3, [pc, #72]	; (800653c <prvCheckForValidListAndQueue+0x70>)
 80064f2:	4a10      	ldr	r2, [pc, #64]	; (8006534 <prvCheckForValidListAndQueue+0x68>)
 80064f4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80064f6:	2300      	movs	r3, #0
 80064f8:	9300      	str	r3, [sp, #0]
 80064fa:	4b11      	ldr	r3, [pc, #68]	; (8006540 <prvCheckForValidListAndQueue+0x74>)
 80064fc:	4a11      	ldr	r2, [pc, #68]	; (8006544 <prvCheckForValidListAndQueue+0x78>)
 80064fe:	2110      	movs	r1, #16
 8006500:	200a      	movs	r0, #10
 8006502:	f7fe f9a1 	bl	8004848 <xQueueGenericCreateStatic>
 8006506:	4603      	mov	r3, r0
 8006508:	4a08      	ldr	r2, [pc, #32]	; (800652c <prvCheckForValidListAndQueue+0x60>)
 800650a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800650c:	4b07      	ldr	r3, [pc, #28]	; (800652c <prvCheckForValidListAndQueue+0x60>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d005      	beq.n	8006520 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006514:	4b05      	ldr	r3, [pc, #20]	; (800652c <prvCheckForValidListAndQueue+0x60>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	490b      	ldr	r1, [pc, #44]	; (8006548 <prvCheckForValidListAndQueue+0x7c>)
 800651a:	4618      	mov	r0, r3
 800651c:	f7fe fdba 	bl	8005094 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006520:	f000 f970 	bl	8006804 <vPortExitCritical>
}
 8006524:	bf00      	nop
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	200018e0 	.word	0x200018e0
 8006530:	200018b0 	.word	0x200018b0
 8006534:	200018c4 	.word	0x200018c4
 8006538:	200018d8 	.word	0x200018d8
 800653c:	200018dc 	.word	0x200018dc
 8006540:	2000198c 	.word	0x2000198c
 8006544:	200018ec 	.word	0x200018ec
 8006548:	080098a4 	.word	0x080098a4

0800654c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800654c:	b480      	push	{r7}
 800654e:	b085      	sub	sp, #20
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	3b04      	subs	r3, #4
 800655c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006564:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	3b04      	subs	r3, #4
 800656a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	f023 0201 	bic.w	r2, r3, #1
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	3b04      	subs	r3, #4
 800657a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800657c:	4a0c      	ldr	r2, [pc, #48]	; (80065b0 <pxPortInitialiseStack+0x64>)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	3b14      	subs	r3, #20
 8006586:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	3b04      	subs	r3, #4
 8006592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f06f 0202 	mvn.w	r2, #2
 800659a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	3b20      	subs	r3, #32
 80065a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80065a2:	68fb      	ldr	r3, [r7, #12]
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3714      	adds	r7, #20
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr
 80065b0:	080065b5 	.word	0x080065b5

080065b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80065ba:	2300      	movs	r3, #0
 80065bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80065be:	4b12      	ldr	r3, [pc, #72]	; (8006608 <prvTaskExitError+0x54>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c6:	d00a      	beq.n	80065de <prvTaskExitError+0x2a>
	__asm volatile
 80065c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065cc:	f383 8811 	msr	BASEPRI, r3
 80065d0:	f3bf 8f6f 	isb	sy
 80065d4:	f3bf 8f4f 	dsb	sy
 80065d8:	60fb      	str	r3, [r7, #12]
}
 80065da:	bf00      	nop
 80065dc:	e7fe      	b.n	80065dc <prvTaskExitError+0x28>
	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	60bb      	str	r3, [r7, #8]
}
 80065f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80065f2:	bf00      	nop
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d0fc      	beq.n	80065f4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80065fa:	bf00      	nop
 80065fc:	bf00      	nop
 80065fe:	3714      	adds	r7, #20
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr
 8006608:	2000000c 	.word	0x2000000c
 800660c:	00000000 	.word	0x00000000

08006610 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006610:	4b07      	ldr	r3, [pc, #28]	; (8006630 <pxCurrentTCBConst2>)
 8006612:	6819      	ldr	r1, [r3, #0]
 8006614:	6808      	ldr	r0, [r1, #0]
 8006616:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800661a:	f380 8809 	msr	PSP, r0
 800661e:	f3bf 8f6f 	isb	sy
 8006622:	f04f 0000 	mov.w	r0, #0
 8006626:	f380 8811 	msr	BASEPRI, r0
 800662a:	4770      	bx	lr
 800662c:	f3af 8000 	nop.w

08006630 <pxCurrentTCBConst2>:
 8006630:	200013b0 	.word	0x200013b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006634:	bf00      	nop
 8006636:	bf00      	nop

08006638 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006638:	4808      	ldr	r0, [pc, #32]	; (800665c <prvPortStartFirstTask+0x24>)
 800663a:	6800      	ldr	r0, [r0, #0]
 800663c:	6800      	ldr	r0, [r0, #0]
 800663e:	f380 8808 	msr	MSP, r0
 8006642:	f04f 0000 	mov.w	r0, #0
 8006646:	f380 8814 	msr	CONTROL, r0
 800664a:	b662      	cpsie	i
 800664c:	b661      	cpsie	f
 800664e:	f3bf 8f4f 	dsb	sy
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	df00      	svc	0
 8006658:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800665a:	bf00      	nop
 800665c:	e000ed08 	.word	0xe000ed08

08006660 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b086      	sub	sp, #24
 8006664:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006666:	4b46      	ldr	r3, [pc, #280]	; (8006780 <xPortStartScheduler+0x120>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a46      	ldr	r2, [pc, #280]	; (8006784 <xPortStartScheduler+0x124>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d10a      	bne.n	8006686 <xPortStartScheduler+0x26>
	__asm volatile
 8006670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006674:	f383 8811 	msr	BASEPRI, r3
 8006678:	f3bf 8f6f 	isb	sy
 800667c:	f3bf 8f4f 	dsb	sy
 8006680:	613b      	str	r3, [r7, #16]
}
 8006682:	bf00      	nop
 8006684:	e7fe      	b.n	8006684 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006686:	4b3e      	ldr	r3, [pc, #248]	; (8006780 <xPortStartScheduler+0x120>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a3f      	ldr	r2, [pc, #252]	; (8006788 <xPortStartScheduler+0x128>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d10a      	bne.n	80066a6 <xPortStartScheduler+0x46>
	__asm volatile
 8006690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	60fb      	str	r3, [r7, #12]
}
 80066a2:	bf00      	nop
 80066a4:	e7fe      	b.n	80066a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80066a6:	4b39      	ldr	r3, [pc, #228]	; (800678c <xPortStartScheduler+0x12c>)
 80066a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	781b      	ldrb	r3, [r3, #0]
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	22ff      	movs	r2, #255	; 0xff
 80066b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	781b      	ldrb	r3, [r3, #0]
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80066c0:	78fb      	ldrb	r3, [r7, #3]
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80066c8:	b2da      	uxtb	r2, r3
 80066ca:	4b31      	ldr	r3, [pc, #196]	; (8006790 <xPortStartScheduler+0x130>)
 80066cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80066ce:	4b31      	ldr	r3, [pc, #196]	; (8006794 <xPortStartScheduler+0x134>)
 80066d0:	2207      	movs	r2, #7
 80066d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066d4:	e009      	b.n	80066ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80066d6:	4b2f      	ldr	r3, [pc, #188]	; (8006794 <xPortStartScheduler+0x134>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	3b01      	subs	r3, #1
 80066dc:	4a2d      	ldr	r2, [pc, #180]	; (8006794 <xPortStartScheduler+0x134>)
 80066de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80066e0:	78fb      	ldrb	r3, [r7, #3]
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	005b      	lsls	r3, r3, #1
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066ea:	78fb      	ldrb	r3, [r7, #3]
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066f2:	2b80      	cmp	r3, #128	; 0x80
 80066f4:	d0ef      	beq.n	80066d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80066f6:	4b27      	ldr	r3, [pc, #156]	; (8006794 <xPortStartScheduler+0x134>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f1c3 0307 	rsb	r3, r3, #7
 80066fe:	2b04      	cmp	r3, #4
 8006700:	d00a      	beq.n	8006718 <xPortStartScheduler+0xb8>
	__asm volatile
 8006702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	60bb      	str	r3, [r7, #8]
}
 8006714:	bf00      	nop
 8006716:	e7fe      	b.n	8006716 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006718:	4b1e      	ldr	r3, [pc, #120]	; (8006794 <xPortStartScheduler+0x134>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	021b      	lsls	r3, r3, #8
 800671e:	4a1d      	ldr	r2, [pc, #116]	; (8006794 <xPortStartScheduler+0x134>)
 8006720:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006722:	4b1c      	ldr	r3, [pc, #112]	; (8006794 <xPortStartScheduler+0x134>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800672a:	4a1a      	ldr	r2, [pc, #104]	; (8006794 <xPortStartScheduler+0x134>)
 800672c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	b2da      	uxtb	r2, r3
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006736:	4b18      	ldr	r3, [pc, #96]	; (8006798 <xPortStartScheduler+0x138>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a17      	ldr	r2, [pc, #92]	; (8006798 <xPortStartScheduler+0x138>)
 800673c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006740:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006742:	4b15      	ldr	r3, [pc, #84]	; (8006798 <xPortStartScheduler+0x138>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a14      	ldr	r2, [pc, #80]	; (8006798 <xPortStartScheduler+0x138>)
 8006748:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800674c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800674e:	f000 f8dd 	bl	800690c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006752:	4b12      	ldr	r3, [pc, #72]	; (800679c <xPortStartScheduler+0x13c>)
 8006754:	2200      	movs	r2, #0
 8006756:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006758:	f000 f8fc 	bl	8006954 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800675c:	4b10      	ldr	r3, [pc, #64]	; (80067a0 <xPortStartScheduler+0x140>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a0f      	ldr	r2, [pc, #60]	; (80067a0 <xPortStartScheduler+0x140>)
 8006762:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006766:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006768:	f7ff ff66 	bl	8006638 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800676c:	f7ff f84a 	bl	8005804 <vTaskSwitchContext>
	prvTaskExitError();
 8006770:	f7ff ff20 	bl	80065b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3718      	adds	r7, #24
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	e000ed00 	.word	0xe000ed00
 8006784:	410fc271 	.word	0x410fc271
 8006788:	410fc270 	.word	0x410fc270
 800678c:	e000e400 	.word	0xe000e400
 8006790:	200019dc 	.word	0x200019dc
 8006794:	200019e0 	.word	0x200019e0
 8006798:	e000ed20 	.word	0xe000ed20
 800679c:	2000000c 	.word	0x2000000c
 80067a0:	e000ef34 	.word	0xe000ef34

080067a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
	__asm volatile
 80067aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ae:	f383 8811 	msr	BASEPRI, r3
 80067b2:	f3bf 8f6f 	isb	sy
 80067b6:	f3bf 8f4f 	dsb	sy
 80067ba:	607b      	str	r3, [r7, #4]
}
 80067bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80067be:	4b0f      	ldr	r3, [pc, #60]	; (80067fc <vPortEnterCritical+0x58>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	3301      	adds	r3, #1
 80067c4:	4a0d      	ldr	r2, [pc, #52]	; (80067fc <vPortEnterCritical+0x58>)
 80067c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80067c8:	4b0c      	ldr	r3, [pc, #48]	; (80067fc <vPortEnterCritical+0x58>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d10f      	bne.n	80067f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80067d0:	4b0b      	ldr	r3, [pc, #44]	; (8006800 <vPortEnterCritical+0x5c>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00a      	beq.n	80067f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80067da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067de:	f383 8811 	msr	BASEPRI, r3
 80067e2:	f3bf 8f6f 	isb	sy
 80067e6:	f3bf 8f4f 	dsb	sy
 80067ea:	603b      	str	r3, [r7, #0]
}
 80067ec:	bf00      	nop
 80067ee:	e7fe      	b.n	80067ee <vPortEnterCritical+0x4a>
	}
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr
 80067fc:	2000000c 	.word	0x2000000c
 8006800:	e000ed04 	.word	0xe000ed04

08006804 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800680a:	4b12      	ldr	r3, [pc, #72]	; (8006854 <vPortExitCritical+0x50>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10a      	bne.n	8006828 <vPortExitCritical+0x24>
	__asm volatile
 8006812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006816:	f383 8811 	msr	BASEPRI, r3
 800681a:	f3bf 8f6f 	isb	sy
 800681e:	f3bf 8f4f 	dsb	sy
 8006822:	607b      	str	r3, [r7, #4]
}
 8006824:	bf00      	nop
 8006826:	e7fe      	b.n	8006826 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006828:	4b0a      	ldr	r3, [pc, #40]	; (8006854 <vPortExitCritical+0x50>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	3b01      	subs	r3, #1
 800682e:	4a09      	ldr	r2, [pc, #36]	; (8006854 <vPortExitCritical+0x50>)
 8006830:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006832:	4b08      	ldr	r3, [pc, #32]	; (8006854 <vPortExitCritical+0x50>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d105      	bne.n	8006846 <vPortExitCritical+0x42>
 800683a:	2300      	movs	r3, #0
 800683c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	f383 8811 	msr	BASEPRI, r3
}
 8006844:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006846:	bf00      	nop
 8006848:	370c      	adds	r7, #12
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	2000000c 	.word	0x2000000c
	...

08006860 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006860:	f3ef 8009 	mrs	r0, PSP
 8006864:	f3bf 8f6f 	isb	sy
 8006868:	4b15      	ldr	r3, [pc, #84]	; (80068c0 <pxCurrentTCBConst>)
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	f01e 0f10 	tst.w	lr, #16
 8006870:	bf08      	it	eq
 8006872:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006876:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800687a:	6010      	str	r0, [r2, #0]
 800687c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006880:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006884:	f380 8811 	msr	BASEPRI, r0
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f7fe ffb8 	bl	8005804 <vTaskSwitchContext>
 8006894:	f04f 0000 	mov.w	r0, #0
 8006898:	f380 8811 	msr	BASEPRI, r0
 800689c:	bc09      	pop	{r0, r3}
 800689e:	6819      	ldr	r1, [r3, #0]
 80068a0:	6808      	ldr	r0, [r1, #0]
 80068a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068a6:	f01e 0f10 	tst.w	lr, #16
 80068aa:	bf08      	it	eq
 80068ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80068b0:	f380 8809 	msr	PSP, r0
 80068b4:	f3bf 8f6f 	isb	sy
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	f3af 8000 	nop.w

080068c0 <pxCurrentTCBConst>:
 80068c0:	200013b0 	.word	0x200013b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80068c4:	bf00      	nop
 80068c6:	bf00      	nop

080068c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af00      	add	r7, sp, #0
	__asm volatile
 80068ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d2:	f383 8811 	msr	BASEPRI, r3
 80068d6:	f3bf 8f6f 	isb	sy
 80068da:	f3bf 8f4f 	dsb	sy
 80068de:	607b      	str	r3, [r7, #4]
}
 80068e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80068e2:	f7fe fed5 	bl	8005690 <xTaskIncrementTick>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d003      	beq.n	80068f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80068ec:	4b06      	ldr	r3, [pc, #24]	; (8006908 <xPortSysTickHandler+0x40>)
 80068ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068f2:	601a      	str	r2, [r3, #0]
 80068f4:	2300      	movs	r3, #0
 80068f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	f383 8811 	msr	BASEPRI, r3
}
 80068fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006900:	bf00      	nop
 8006902:	3708      	adds	r7, #8
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}
 8006908:	e000ed04 	.word	0xe000ed04

0800690c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800690c:	b480      	push	{r7}
 800690e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006910:	4b0b      	ldr	r3, [pc, #44]	; (8006940 <vPortSetupTimerInterrupt+0x34>)
 8006912:	2200      	movs	r2, #0
 8006914:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006916:	4b0b      	ldr	r3, [pc, #44]	; (8006944 <vPortSetupTimerInterrupt+0x38>)
 8006918:	2200      	movs	r2, #0
 800691a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800691c:	4b0a      	ldr	r3, [pc, #40]	; (8006948 <vPortSetupTimerInterrupt+0x3c>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a0a      	ldr	r2, [pc, #40]	; (800694c <vPortSetupTimerInterrupt+0x40>)
 8006922:	fba2 2303 	umull	r2, r3, r2, r3
 8006926:	099b      	lsrs	r3, r3, #6
 8006928:	4a09      	ldr	r2, [pc, #36]	; (8006950 <vPortSetupTimerInterrupt+0x44>)
 800692a:	3b01      	subs	r3, #1
 800692c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800692e:	4b04      	ldr	r3, [pc, #16]	; (8006940 <vPortSetupTimerInterrupt+0x34>)
 8006930:	2207      	movs	r2, #7
 8006932:	601a      	str	r2, [r3, #0]
}
 8006934:	bf00      	nop
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	e000e010 	.word	0xe000e010
 8006944:	e000e018 	.word	0xe000e018
 8006948:	20000000 	.word	0x20000000
 800694c:	10624dd3 	.word	0x10624dd3
 8006950:	e000e014 	.word	0xe000e014

08006954 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006954:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006964 <vPortEnableVFP+0x10>
 8006958:	6801      	ldr	r1, [r0, #0]
 800695a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800695e:	6001      	str	r1, [r0, #0]
 8006960:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006962:	bf00      	nop
 8006964:	e000ed88 	.word	0xe000ed88

08006968 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006968:	b480      	push	{r7}
 800696a:	b085      	sub	sp, #20
 800696c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800696e:	f3ef 8305 	mrs	r3, IPSR
 8006972:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2b0f      	cmp	r3, #15
 8006978:	d914      	bls.n	80069a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800697a:	4a17      	ldr	r2, [pc, #92]	; (80069d8 <vPortValidateInterruptPriority+0x70>)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	4413      	add	r3, r2
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006984:	4b15      	ldr	r3, [pc, #84]	; (80069dc <vPortValidateInterruptPriority+0x74>)
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	7afa      	ldrb	r2, [r7, #11]
 800698a:	429a      	cmp	r2, r3
 800698c:	d20a      	bcs.n	80069a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800698e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	607b      	str	r3, [r7, #4]
}
 80069a0:	bf00      	nop
 80069a2:	e7fe      	b.n	80069a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80069a4:	4b0e      	ldr	r3, [pc, #56]	; (80069e0 <vPortValidateInterruptPriority+0x78>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80069ac:	4b0d      	ldr	r3, [pc, #52]	; (80069e4 <vPortValidateInterruptPriority+0x7c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d90a      	bls.n	80069ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80069b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b8:	f383 8811 	msr	BASEPRI, r3
 80069bc:	f3bf 8f6f 	isb	sy
 80069c0:	f3bf 8f4f 	dsb	sy
 80069c4:	603b      	str	r3, [r7, #0]
}
 80069c6:	bf00      	nop
 80069c8:	e7fe      	b.n	80069c8 <vPortValidateInterruptPriority+0x60>
	}
 80069ca:	bf00      	nop
 80069cc:	3714      	adds	r7, #20
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	e000e3f0 	.word	0xe000e3f0
 80069dc:	200019dc 	.word	0x200019dc
 80069e0:	e000ed0c 	.word	0xe000ed0c
 80069e4:	200019e0 	.word	0x200019e0

080069e8 <vPortFree>:
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b086      	sub	sp, #24
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d04d      	beq.n	8006a96 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80069fa:	2308      	movs	r3, #8
 80069fc:	425b      	negs	r3, r3
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	4413      	add	r3, r2
 8006a02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	4b24      	ldr	r3, [pc, #144]	; (8006aa0 <vPortFree+0xb8>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4013      	ands	r3, r2
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10a      	bne.n	8006a2c <vPortFree+0x44>
	__asm volatile
 8006a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a1a:	f383 8811 	msr	BASEPRI, r3
 8006a1e:	f3bf 8f6f 	isb	sy
 8006a22:	f3bf 8f4f 	dsb	sy
 8006a26:	60fb      	str	r3, [r7, #12]
}
 8006a28:	bf00      	nop
 8006a2a:	e7fe      	b.n	8006a2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00a      	beq.n	8006a4a <vPortFree+0x62>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	60bb      	str	r3, [r7, #8]
}
 8006a46:	bf00      	nop
 8006a48:	e7fe      	b.n	8006a48 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	685a      	ldr	r2, [r3, #4]
 8006a4e:	4b14      	ldr	r3, [pc, #80]	; (8006aa0 <vPortFree+0xb8>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4013      	ands	r3, r2
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d01e      	beq.n	8006a96 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d11a      	bne.n	8006a96 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	685a      	ldr	r2, [r3, #4]
 8006a64:	4b0e      	ldr	r3, [pc, #56]	; (8006aa0 <vPortFree+0xb8>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	43db      	mvns	r3, r3
 8006a6a:	401a      	ands	r2, r3
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a70:	f7fe fd52 	bl	8005518 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	685a      	ldr	r2, [r3, #4]
 8006a78:	4b0a      	ldr	r3, [pc, #40]	; (8006aa4 <vPortFree+0xbc>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	4a09      	ldr	r2, [pc, #36]	; (8006aa4 <vPortFree+0xbc>)
 8006a80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a82:	6938      	ldr	r0, [r7, #16]
 8006a84:	f000 f812 	bl	8006aac <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006a88:	4b07      	ldr	r3, [pc, #28]	; (8006aa8 <vPortFree+0xc0>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	4a06      	ldr	r2, [pc, #24]	; (8006aa8 <vPortFree+0xc0>)
 8006a90:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006a92:	f7fe fd4f 	bl	8005534 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006a96:	bf00      	nop
 8006a98:	3718      	adds	r7, #24
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	200019f8 	.word	0x200019f8
 8006aa4:	200019f0 	.word	0x200019f0
 8006aa8:	200019f4 	.word	0x200019f4

08006aac <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006aac:	b480      	push	{r7}
 8006aae:	b085      	sub	sp, #20
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ab4:	4b28      	ldr	r3, [pc, #160]	; (8006b58 <prvInsertBlockIntoFreeList+0xac>)
 8006ab6:	60fb      	str	r3, [r7, #12]
 8006ab8:	e002      	b.n	8006ac0 <prvInsertBlockIntoFreeList+0x14>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	60fb      	str	r3, [r7, #12]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d8f7      	bhi.n	8006aba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	68ba      	ldr	r2, [r7, #8]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d108      	bne.n	8006aee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	685a      	ldr	r2, [r3, #4]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	441a      	add	r2, r3
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	68ba      	ldr	r2, [r7, #8]
 8006af8:	441a      	add	r2, r3
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d118      	bne.n	8006b34 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	4b15      	ldr	r3, [pc, #84]	; (8006b5c <prvInsertBlockIntoFreeList+0xb0>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d00d      	beq.n	8006b2a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	685a      	ldr	r2, [r3, #4]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	441a      	add	r2, r3
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	601a      	str	r2, [r3, #0]
 8006b28:	e008      	b.n	8006b3c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006b2a:	4b0c      	ldr	r3, [pc, #48]	; (8006b5c <prvInsertBlockIntoFreeList+0xb0>)
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	601a      	str	r2, [r3, #0]
 8006b32:	e003      	b.n	8006b3c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d002      	beq.n	8006b4a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b4a:	bf00      	nop
 8006b4c:	3714      	adds	r7, #20
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	200019e4 	.word	0x200019e4
 8006b5c:	200019ec 	.word	0x200019ec

08006b60 <__errno>:
 8006b60:	4b01      	ldr	r3, [pc, #4]	; (8006b68 <__errno+0x8>)
 8006b62:	6818      	ldr	r0, [r3, #0]
 8006b64:	4770      	bx	lr
 8006b66:	bf00      	nop
 8006b68:	20000010 	.word	0x20000010

08006b6c <std>:
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	b510      	push	{r4, lr}
 8006b70:	4604      	mov	r4, r0
 8006b72:	e9c0 3300 	strd	r3, r3, [r0]
 8006b76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b7a:	6083      	str	r3, [r0, #8]
 8006b7c:	8181      	strh	r1, [r0, #12]
 8006b7e:	6643      	str	r3, [r0, #100]	; 0x64
 8006b80:	81c2      	strh	r2, [r0, #14]
 8006b82:	6183      	str	r3, [r0, #24]
 8006b84:	4619      	mov	r1, r3
 8006b86:	2208      	movs	r2, #8
 8006b88:	305c      	adds	r0, #92	; 0x5c
 8006b8a:	f000 f91a 	bl	8006dc2 <memset>
 8006b8e:	4b05      	ldr	r3, [pc, #20]	; (8006ba4 <std+0x38>)
 8006b90:	6263      	str	r3, [r4, #36]	; 0x24
 8006b92:	4b05      	ldr	r3, [pc, #20]	; (8006ba8 <std+0x3c>)
 8006b94:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b96:	4b05      	ldr	r3, [pc, #20]	; (8006bac <std+0x40>)
 8006b98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b9a:	4b05      	ldr	r3, [pc, #20]	; (8006bb0 <std+0x44>)
 8006b9c:	6224      	str	r4, [r4, #32]
 8006b9e:	6323      	str	r3, [r4, #48]	; 0x30
 8006ba0:	bd10      	pop	{r4, pc}
 8006ba2:	bf00      	nop
 8006ba4:	080079e1 	.word	0x080079e1
 8006ba8:	08007a03 	.word	0x08007a03
 8006bac:	08007a3b 	.word	0x08007a3b
 8006bb0:	08007a5f 	.word	0x08007a5f

08006bb4 <_cleanup_r>:
 8006bb4:	4901      	ldr	r1, [pc, #4]	; (8006bbc <_cleanup_r+0x8>)
 8006bb6:	f000 b8af 	b.w	8006d18 <_fwalk_reent>
 8006bba:	bf00      	nop
 8006bbc:	08008a31 	.word	0x08008a31

08006bc0 <__sfmoreglue>:
 8006bc0:	b570      	push	{r4, r5, r6, lr}
 8006bc2:	2268      	movs	r2, #104	; 0x68
 8006bc4:	1e4d      	subs	r5, r1, #1
 8006bc6:	4355      	muls	r5, r2
 8006bc8:	460e      	mov	r6, r1
 8006bca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006bce:	f000 f921 	bl	8006e14 <_malloc_r>
 8006bd2:	4604      	mov	r4, r0
 8006bd4:	b140      	cbz	r0, 8006be8 <__sfmoreglue+0x28>
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	e9c0 1600 	strd	r1, r6, [r0]
 8006bdc:	300c      	adds	r0, #12
 8006bde:	60a0      	str	r0, [r4, #8]
 8006be0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006be4:	f000 f8ed 	bl	8006dc2 <memset>
 8006be8:	4620      	mov	r0, r4
 8006bea:	bd70      	pop	{r4, r5, r6, pc}

08006bec <__sfp_lock_acquire>:
 8006bec:	4801      	ldr	r0, [pc, #4]	; (8006bf4 <__sfp_lock_acquire+0x8>)
 8006bee:	f000 b8d8 	b.w	8006da2 <__retarget_lock_acquire_recursive>
 8006bf2:	bf00      	nop
 8006bf4:	200019fd 	.word	0x200019fd

08006bf8 <__sfp_lock_release>:
 8006bf8:	4801      	ldr	r0, [pc, #4]	; (8006c00 <__sfp_lock_release+0x8>)
 8006bfa:	f000 b8d3 	b.w	8006da4 <__retarget_lock_release_recursive>
 8006bfe:	bf00      	nop
 8006c00:	200019fd 	.word	0x200019fd

08006c04 <__sinit_lock_acquire>:
 8006c04:	4801      	ldr	r0, [pc, #4]	; (8006c0c <__sinit_lock_acquire+0x8>)
 8006c06:	f000 b8cc 	b.w	8006da2 <__retarget_lock_acquire_recursive>
 8006c0a:	bf00      	nop
 8006c0c:	200019fe 	.word	0x200019fe

08006c10 <__sinit_lock_release>:
 8006c10:	4801      	ldr	r0, [pc, #4]	; (8006c18 <__sinit_lock_release+0x8>)
 8006c12:	f000 b8c7 	b.w	8006da4 <__retarget_lock_release_recursive>
 8006c16:	bf00      	nop
 8006c18:	200019fe 	.word	0x200019fe

08006c1c <__sinit>:
 8006c1c:	b510      	push	{r4, lr}
 8006c1e:	4604      	mov	r4, r0
 8006c20:	f7ff fff0 	bl	8006c04 <__sinit_lock_acquire>
 8006c24:	69a3      	ldr	r3, [r4, #24]
 8006c26:	b11b      	cbz	r3, 8006c30 <__sinit+0x14>
 8006c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c2c:	f7ff bff0 	b.w	8006c10 <__sinit_lock_release>
 8006c30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c34:	6523      	str	r3, [r4, #80]	; 0x50
 8006c36:	4b13      	ldr	r3, [pc, #76]	; (8006c84 <__sinit+0x68>)
 8006c38:	4a13      	ldr	r2, [pc, #76]	; (8006c88 <__sinit+0x6c>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006c3e:	42a3      	cmp	r3, r4
 8006c40:	bf04      	itt	eq
 8006c42:	2301      	moveq	r3, #1
 8006c44:	61a3      	streq	r3, [r4, #24]
 8006c46:	4620      	mov	r0, r4
 8006c48:	f000 f820 	bl	8006c8c <__sfp>
 8006c4c:	6060      	str	r0, [r4, #4]
 8006c4e:	4620      	mov	r0, r4
 8006c50:	f000 f81c 	bl	8006c8c <__sfp>
 8006c54:	60a0      	str	r0, [r4, #8]
 8006c56:	4620      	mov	r0, r4
 8006c58:	f000 f818 	bl	8006c8c <__sfp>
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	60e0      	str	r0, [r4, #12]
 8006c60:	2104      	movs	r1, #4
 8006c62:	6860      	ldr	r0, [r4, #4]
 8006c64:	f7ff ff82 	bl	8006b6c <std>
 8006c68:	68a0      	ldr	r0, [r4, #8]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	2109      	movs	r1, #9
 8006c6e:	f7ff ff7d 	bl	8006b6c <std>
 8006c72:	68e0      	ldr	r0, [r4, #12]
 8006c74:	2202      	movs	r2, #2
 8006c76:	2112      	movs	r1, #18
 8006c78:	f7ff ff78 	bl	8006b6c <std>
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	61a3      	str	r3, [r4, #24]
 8006c80:	e7d2      	b.n	8006c28 <__sinit+0xc>
 8006c82:	bf00      	nop
 8006c84:	0800992c 	.word	0x0800992c
 8006c88:	08006bb5 	.word	0x08006bb5

08006c8c <__sfp>:
 8006c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c8e:	4607      	mov	r7, r0
 8006c90:	f7ff ffac 	bl	8006bec <__sfp_lock_acquire>
 8006c94:	4b1e      	ldr	r3, [pc, #120]	; (8006d10 <__sfp+0x84>)
 8006c96:	681e      	ldr	r6, [r3, #0]
 8006c98:	69b3      	ldr	r3, [r6, #24]
 8006c9a:	b913      	cbnz	r3, 8006ca2 <__sfp+0x16>
 8006c9c:	4630      	mov	r0, r6
 8006c9e:	f7ff ffbd 	bl	8006c1c <__sinit>
 8006ca2:	3648      	adds	r6, #72	; 0x48
 8006ca4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	d503      	bpl.n	8006cb4 <__sfp+0x28>
 8006cac:	6833      	ldr	r3, [r6, #0]
 8006cae:	b30b      	cbz	r3, 8006cf4 <__sfp+0x68>
 8006cb0:	6836      	ldr	r6, [r6, #0]
 8006cb2:	e7f7      	b.n	8006ca4 <__sfp+0x18>
 8006cb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006cb8:	b9d5      	cbnz	r5, 8006cf0 <__sfp+0x64>
 8006cba:	4b16      	ldr	r3, [pc, #88]	; (8006d14 <__sfp+0x88>)
 8006cbc:	60e3      	str	r3, [r4, #12]
 8006cbe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006cc2:	6665      	str	r5, [r4, #100]	; 0x64
 8006cc4:	f000 f86c 	bl	8006da0 <__retarget_lock_init_recursive>
 8006cc8:	f7ff ff96 	bl	8006bf8 <__sfp_lock_release>
 8006ccc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006cd0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006cd4:	6025      	str	r5, [r4, #0]
 8006cd6:	61a5      	str	r5, [r4, #24]
 8006cd8:	2208      	movs	r2, #8
 8006cda:	4629      	mov	r1, r5
 8006cdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ce0:	f000 f86f 	bl	8006dc2 <memset>
 8006ce4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ce8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006cec:	4620      	mov	r0, r4
 8006cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cf0:	3468      	adds	r4, #104	; 0x68
 8006cf2:	e7d9      	b.n	8006ca8 <__sfp+0x1c>
 8006cf4:	2104      	movs	r1, #4
 8006cf6:	4638      	mov	r0, r7
 8006cf8:	f7ff ff62 	bl	8006bc0 <__sfmoreglue>
 8006cfc:	4604      	mov	r4, r0
 8006cfe:	6030      	str	r0, [r6, #0]
 8006d00:	2800      	cmp	r0, #0
 8006d02:	d1d5      	bne.n	8006cb0 <__sfp+0x24>
 8006d04:	f7ff ff78 	bl	8006bf8 <__sfp_lock_release>
 8006d08:	230c      	movs	r3, #12
 8006d0a:	603b      	str	r3, [r7, #0]
 8006d0c:	e7ee      	b.n	8006cec <__sfp+0x60>
 8006d0e:	bf00      	nop
 8006d10:	0800992c 	.word	0x0800992c
 8006d14:	ffff0001 	.word	0xffff0001

08006d18 <_fwalk_reent>:
 8006d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d1c:	4606      	mov	r6, r0
 8006d1e:	4688      	mov	r8, r1
 8006d20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d24:	2700      	movs	r7, #0
 8006d26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d2a:	f1b9 0901 	subs.w	r9, r9, #1
 8006d2e:	d505      	bpl.n	8006d3c <_fwalk_reent+0x24>
 8006d30:	6824      	ldr	r4, [r4, #0]
 8006d32:	2c00      	cmp	r4, #0
 8006d34:	d1f7      	bne.n	8006d26 <_fwalk_reent+0xe>
 8006d36:	4638      	mov	r0, r7
 8006d38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d3c:	89ab      	ldrh	r3, [r5, #12]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d907      	bls.n	8006d52 <_fwalk_reent+0x3a>
 8006d42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d46:	3301      	adds	r3, #1
 8006d48:	d003      	beq.n	8006d52 <_fwalk_reent+0x3a>
 8006d4a:	4629      	mov	r1, r5
 8006d4c:	4630      	mov	r0, r6
 8006d4e:	47c0      	blx	r8
 8006d50:	4307      	orrs	r7, r0
 8006d52:	3568      	adds	r5, #104	; 0x68
 8006d54:	e7e9      	b.n	8006d2a <_fwalk_reent+0x12>
	...

08006d58 <__libc_init_array>:
 8006d58:	b570      	push	{r4, r5, r6, lr}
 8006d5a:	4d0d      	ldr	r5, [pc, #52]	; (8006d90 <__libc_init_array+0x38>)
 8006d5c:	4c0d      	ldr	r4, [pc, #52]	; (8006d94 <__libc_init_array+0x3c>)
 8006d5e:	1b64      	subs	r4, r4, r5
 8006d60:	10a4      	asrs	r4, r4, #2
 8006d62:	2600      	movs	r6, #0
 8006d64:	42a6      	cmp	r6, r4
 8006d66:	d109      	bne.n	8006d7c <__libc_init_array+0x24>
 8006d68:	4d0b      	ldr	r5, [pc, #44]	; (8006d98 <__libc_init_array+0x40>)
 8006d6a:	4c0c      	ldr	r4, [pc, #48]	; (8006d9c <__libc_init_array+0x44>)
 8006d6c:	f002 fd3a 	bl	80097e4 <_init>
 8006d70:	1b64      	subs	r4, r4, r5
 8006d72:	10a4      	asrs	r4, r4, #2
 8006d74:	2600      	movs	r6, #0
 8006d76:	42a6      	cmp	r6, r4
 8006d78:	d105      	bne.n	8006d86 <__libc_init_array+0x2e>
 8006d7a:	bd70      	pop	{r4, r5, r6, pc}
 8006d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d80:	4798      	blx	r3
 8006d82:	3601      	adds	r6, #1
 8006d84:	e7ee      	b.n	8006d64 <__libc_init_array+0xc>
 8006d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d8a:	4798      	blx	r3
 8006d8c:	3601      	adds	r6, #1
 8006d8e:	e7f2      	b.n	8006d76 <__libc_init_array+0x1e>
 8006d90:	08009cac 	.word	0x08009cac
 8006d94:	08009cac 	.word	0x08009cac
 8006d98:	08009cac 	.word	0x08009cac
 8006d9c:	08009cb0 	.word	0x08009cb0

08006da0 <__retarget_lock_init_recursive>:
 8006da0:	4770      	bx	lr

08006da2 <__retarget_lock_acquire_recursive>:
 8006da2:	4770      	bx	lr

08006da4 <__retarget_lock_release_recursive>:
 8006da4:	4770      	bx	lr

08006da6 <memcpy>:
 8006da6:	440a      	add	r2, r1
 8006da8:	4291      	cmp	r1, r2
 8006daa:	f100 33ff 	add.w	r3, r0, #4294967295
 8006dae:	d100      	bne.n	8006db2 <memcpy+0xc>
 8006db0:	4770      	bx	lr
 8006db2:	b510      	push	{r4, lr}
 8006db4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006db8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dbc:	4291      	cmp	r1, r2
 8006dbe:	d1f9      	bne.n	8006db4 <memcpy+0xe>
 8006dc0:	bd10      	pop	{r4, pc}

08006dc2 <memset>:
 8006dc2:	4402      	add	r2, r0
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d100      	bne.n	8006dcc <memset+0xa>
 8006dca:	4770      	bx	lr
 8006dcc:	f803 1b01 	strb.w	r1, [r3], #1
 8006dd0:	e7f9      	b.n	8006dc6 <memset+0x4>
	...

08006dd4 <sbrk_aligned>:
 8006dd4:	b570      	push	{r4, r5, r6, lr}
 8006dd6:	4e0e      	ldr	r6, [pc, #56]	; (8006e10 <sbrk_aligned+0x3c>)
 8006dd8:	460c      	mov	r4, r1
 8006dda:	6831      	ldr	r1, [r6, #0]
 8006ddc:	4605      	mov	r5, r0
 8006dde:	b911      	cbnz	r1, 8006de6 <sbrk_aligned+0x12>
 8006de0:	f000 fdee 	bl	80079c0 <_sbrk_r>
 8006de4:	6030      	str	r0, [r6, #0]
 8006de6:	4621      	mov	r1, r4
 8006de8:	4628      	mov	r0, r5
 8006dea:	f000 fde9 	bl	80079c0 <_sbrk_r>
 8006dee:	1c43      	adds	r3, r0, #1
 8006df0:	d00a      	beq.n	8006e08 <sbrk_aligned+0x34>
 8006df2:	1cc4      	adds	r4, r0, #3
 8006df4:	f024 0403 	bic.w	r4, r4, #3
 8006df8:	42a0      	cmp	r0, r4
 8006dfa:	d007      	beq.n	8006e0c <sbrk_aligned+0x38>
 8006dfc:	1a21      	subs	r1, r4, r0
 8006dfe:	4628      	mov	r0, r5
 8006e00:	f000 fdde 	bl	80079c0 <_sbrk_r>
 8006e04:	3001      	adds	r0, #1
 8006e06:	d101      	bne.n	8006e0c <sbrk_aligned+0x38>
 8006e08:	f04f 34ff 	mov.w	r4, #4294967295
 8006e0c:	4620      	mov	r0, r4
 8006e0e:	bd70      	pop	{r4, r5, r6, pc}
 8006e10:	20001a04 	.word	0x20001a04

08006e14 <_malloc_r>:
 8006e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e18:	1ccd      	adds	r5, r1, #3
 8006e1a:	f025 0503 	bic.w	r5, r5, #3
 8006e1e:	3508      	adds	r5, #8
 8006e20:	2d0c      	cmp	r5, #12
 8006e22:	bf38      	it	cc
 8006e24:	250c      	movcc	r5, #12
 8006e26:	2d00      	cmp	r5, #0
 8006e28:	4607      	mov	r7, r0
 8006e2a:	db01      	blt.n	8006e30 <_malloc_r+0x1c>
 8006e2c:	42a9      	cmp	r1, r5
 8006e2e:	d905      	bls.n	8006e3c <_malloc_r+0x28>
 8006e30:	230c      	movs	r3, #12
 8006e32:	603b      	str	r3, [r7, #0]
 8006e34:	2600      	movs	r6, #0
 8006e36:	4630      	mov	r0, r6
 8006e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e3c:	4e2e      	ldr	r6, [pc, #184]	; (8006ef8 <_malloc_r+0xe4>)
 8006e3e:	f001 feb7 	bl	8008bb0 <__malloc_lock>
 8006e42:	6833      	ldr	r3, [r6, #0]
 8006e44:	461c      	mov	r4, r3
 8006e46:	bb34      	cbnz	r4, 8006e96 <_malloc_r+0x82>
 8006e48:	4629      	mov	r1, r5
 8006e4a:	4638      	mov	r0, r7
 8006e4c:	f7ff ffc2 	bl	8006dd4 <sbrk_aligned>
 8006e50:	1c43      	adds	r3, r0, #1
 8006e52:	4604      	mov	r4, r0
 8006e54:	d14d      	bne.n	8006ef2 <_malloc_r+0xde>
 8006e56:	6834      	ldr	r4, [r6, #0]
 8006e58:	4626      	mov	r6, r4
 8006e5a:	2e00      	cmp	r6, #0
 8006e5c:	d140      	bne.n	8006ee0 <_malloc_r+0xcc>
 8006e5e:	6823      	ldr	r3, [r4, #0]
 8006e60:	4631      	mov	r1, r6
 8006e62:	4638      	mov	r0, r7
 8006e64:	eb04 0803 	add.w	r8, r4, r3
 8006e68:	f000 fdaa 	bl	80079c0 <_sbrk_r>
 8006e6c:	4580      	cmp	r8, r0
 8006e6e:	d13a      	bne.n	8006ee6 <_malloc_r+0xd2>
 8006e70:	6821      	ldr	r1, [r4, #0]
 8006e72:	3503      	adds	r5, #3
 8006e74:	1a6d      	subs	r5, r5, r1
 8006e76:	f025 0503 	bic.w	r5, r5, #3
 8006e7a:	3508      	adds	r5, #8
 8006e7c:	2d0c      	cmp	r5, #12
 8006e7e:	bf38      	it	cc
 8006e80:	250c      	movcc	r5, #12
 8006e82:	4629      	mov	r1, r5
 8006e84:	4638      	mov	r0, r7
 8006e86:	f7ff ffa5 	bl	8006dd4 <sbrk_aligned>
 8006e8a:	3001      	adds	r0, #1
 8006e8c:	d02b      	beq.n	8006ee6 <_malloc_r+0xd2>
 8006e8e:	6823      	ldr	r3, [r4, #0]
 8006e90:	442b      	add	r3, r5
 8006e92:	6023      	str	r3, [r4, #0]
 8006e94:	e00e      	b.n	8006eb4 <_malloc_r+0xa0>
 8006e96:	6822      	ldr	r2, [r4, #0]
 8006e98:	1b52      	subs	r2, r2, r5
 8006e9a:	d41e      	bmi.n	8006eda <_malloc_r+0xc6>
 8006e9c:	2a0b      	cmp	r2, #11
 8006e9e:	d916      	bls.n	8006ece <_malloc_r+0xba>
 8006ea0:	1961      	adds	r1, r4, r5
 8006ea2:	42a3      	cmp	r3, r4
 8006ea4:	6025      	str	r5, [r4, #0]
 8006ea6:	bf18      	it	ne
 8006ea8:	6059      	strne	r1, [r3, #4]
 8006eaa:	6863      	ldr	r3, [r4, #4]
 8006eac:	bf08      	it	eq
 8006eae:	6031      	streq	r1, [r6, #0]
 8006eb0:	5162      	str	r2, [r4, r5]
 8006eb2:	604b      	str	r3, [r1, #4]
 8006eb4:	4638      	mov	r0, r7
 8006eb6:	f104 060b 	add.w	r6, r4, #11
 8006eba:	f001 fe7f 	bl	8008bbc <__malloc_unlock>
 8006ebe:	f026 0607 	bic.w	r6, r6, #7
 8006ec2:	1d23      	adds	r3, r4, #4
 8006ec4:	1af2      	subs	r2, r6, r3
 8006ec6:	d0b6      	beq.n	8006e36 <_malloc_r+0x22>
 8006ec8:	1b9b      	subs	r3, r3, r6
 8006eca:	50a3      	str	r3, [r4, r2]
 8006ecc:	e7b3      	b.n	8006e36 <_malloc_r+0x22>
 8006ece:	6862      	ldr	r2, [r4, #4]
 8006ed0:	42a3      	cmp	r3, r4
 8006ed2:	bf0c      	ite	eq
 8006ed4:	6032      	streq	r2, [r6, #0]
 8006ed6:	605a      	strne	r2, [r3, #4]
 8006ed8:	e7ec      	b.n	8006eb4 <_malloc_r+0xa0>
 8006eda:	4623      	mov	r3, r4
 8006edc:	6864      	ldr	r4, [r4, #4]
 8006ede:	e7b2      	b.n	8006e46 <_malloc_r+0x32>
 8006ee0:	4634      	mov	r4, r6
 8006ee2:	6876      	ldr	r6, [r6, #4]
 8006ee4:	e7b9      	b.n	8006e5a <_malloc_r+0x46>
 8006ee6:	230c      	movs	r3, #12
 8006ee8:	603b      	str	r3, [r7, #0]
 8006eea:	4638      	mov	r0, r7
 8006eec:	f001 fe66 	bl	8008bbc <__malloc_unlock>
 8006ef0:	e7a1      	b.n	8006e36 <_malloc_r+0x22>
 8006ef2:	6025      	str	r5, [r4, #0]
 8006ef4:	e7de      	b.n	8006eb4 <_malloc_r+0xa0>
 8006ef6:	bf00      	nop
 8006ef8:	20001a00 	.word	0x20001a00

08006efc <__cvt>:
 8006efc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f00:	ec55 4b10 	vmov	r4, r5, d0
 8006f04:	2d00      	cmp	r5, #0
 8006f06:	460e      	mov	r6, r1
 8006f08:	4619      	mov	r1, r3
 8006f0a:	462b      	mov	r3, r5
 8006f0c:	bfbb      	ittet	lt
 8006f0e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006f12:	461d      	movlt	r5, r3
 8006f14:	2300      	movge	r3, #0
 8006f16:	232d      	movlt	r3, #45	; 0x2d
 8006f18:	700b      	strb	r3, [r1, #0]
 8006f1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f1c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006f20:	4691      	mov	r9, r2
 8006f22:	f023 0820 	bic.w	r8, r3, #32
 8006f26:	bfbc      	itt	lt
 8006f28:	4622      	movlt	r2, r4
 8006f2a:	4614      	movlt	r4, r2
 8006f2c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f30:	d005      	beq.n	8006f3e <__cvt+0x42>
 8006f32:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006f36:	d100      	bne.n	8006f3a <__cvt+0x3e>
 8006f38:	3601      	adds	r6, #1
 8006f3a:	2102      	movs	r1, #2
 8006f3c:	e000      	b.n	8006f40 <__cvt+0x44>
 8006f3e:	2103      	movs	r1, #3
 8006f40:	ab03      	add	r3, sp, #12
 8006f42:	9301      	str	r3, [sp, #4]
 8006f44:	ab02      	add	r3, sp, #8
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	ec45 4b10 	vmov	d0, r4, r5
 8006f4c:	4653      	mov	r3, sl
 8006f4e:	4632      	mov	r2, r6
 8006f50:	f000 fefa 	bl	8007d48 <_dtoa_r>
 8006f54:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f58:	4607      	mov	r7, r0
 8006f5a:	d102      	bne.n	8006f62 <__cvt+0x66>
 8006f5c:	f019 0f01 	tst.w	r9, #1
 8006f60:	d022      	beq.n	8006fa8 <__cvt+0xac>
 8006f62:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f66:	eb07 0906 	add.w	r9, r7, r6
 8006f6a:	d110      	bne.n	8006f8e <__cvt+0x92>
 8006f6c:	783b      	ldrb	r3, [r7, #0]
 8006f6e:	2b30      	cmp	r3, #48	; 0x30
 8006f70:	d10a      	bne.n	8006f88 <__cvt+0x8c>
 8006f72:	2200      	movs	r2, #0
 8006f74:	2300      	movs	r3, #0
 8006f76:	4620      	mov	r0, r4
 8006f78:	4629      	mov	r1, r5
 8006f7a:	f7f9 fdad 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f7e:	b918      	cbnz	r0, 8006f88 <__cvt+0x8c>
 8006f80:	f1c6 0601 	rsb	r6, r6, #1
 8006f84:	f8ca 6000 	str.w	r6, [sl]
 8006f88:	f8da 3000 	ldr.w	r3, [sl]
 8006f8c:	4499      	add	r9, r3
 8006f8e:	2200      	movs	r2, #0
 8006f90:	2300      	movs	r3, #0
 8006f92:	4620      	mov	r0, r4
 8006f94:	4629      	mov	r1, r5
 8006f96:	f7f9 fd9f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f9a:	b108      	cbz	r0, 8006fa0 <__cvt+0xa4>
 8006f9c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006fa0:	2230      	movs	r2, #48	; 0x30
 8006fa2:	9b03      	ldr	r3, [sp, #12]
 8006fa4:	454b      	cmp	r3, r9
 8006fa6:	d307      	bcc.n	8006fb8 <__cvt+0xbc>
 8006fa8:	9b03      	ldr	r3, [sp, #12]
 8006faa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fac:	1bdb      	subs	r3, r3, r7
 8006fae:	4638      	mov	r0, r7
 8006fb0:	6013      	str	r3, [r2, #0]
 8006fb2:	b004      	add	sp, #16
 8006fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fb8:	1c59      	adds	r1, r3, #1
 8006fba:	9103      	str	r1, [sp, #12]
 8006fbc:	701a      	strb	r2, [r3, #0]
 8006fbe:	e7f0      	b.n	8006fa2 <__cvt+0xa6>

08006fc0 <__exponent>:
 8006fc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	2900      	cmp	r1, #0
 8006fc6:	bfb8      	it	lt
 8006fc8:	4249      	neglt	r1, r1
 8006fca:	f803 2b02 	strb.w	r2, [r3], #2
 8006fce:	bfb4      	ite	lt
 8006fd0:	222d      	movlt	r2, #45	; 0x2d
 8006fd2:	222b      	movge	r2, #43	; 0x2b
 8006fd4:	2909      	cmp	r1, #9
 8006fd6:	7042      	strb	r2, [r0, #1]
 8006fd8:	dd2a      	ble.n	8007030 <__exponent+0x70>
 8006fda:	f10d 0407 	add.w	r4, sp, #7
 8006fde:	46a4      	mov	ip, r4
 8006fe0:	270a      	movs	r7, #10
 8006fe2:	46a6      	mov	lr, r4
 8006fe4:	460a      	mov	r2, r1
 8006fe6:	fb91 f6f7 	sdiv	r6, r1, r7
 8006fea:	fb07 1516 	mls	r5, r7, r6, r1
 8006fee:	3530      	adds	r5, #48	; 0x30
 8006ff0:	2a63      	cmp	r2, #99	; 0x63
 8006ff2:	f104 34ff 	add.w	r4, r4, #4294967295
 8006ff6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006ffa:	4631      	mov	r1, r6
 8006ffc:	dcf1      	bgt.n	8006fe2 <__exponent+0x22>
 8006ffe:	3130      	adds	r1, #48	; 0x30
 8007000:	f1ae 0502 	sub.w	r5, lr, #2
 8007004:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007008:	1c44      	adds	r4, r0, #1
 800700a:	4629      	mov	r1, r5
 800700c:	4561      	cmp	r1, ip
 800700e:	d30a      	bcc.n	8007026 <__exponent+0x66>
 8007010:	f10d 0209 	add.w	r2, sp, #9
 8007014:	eba2 020e 	sub.w	r2, r2, lr
 8007018:	4565      	cmp	r5, ip
 800701a:	bf88      	it	hi
 800701c:	2200      	movhi	r2, #0
 800701e:	4413      	add	r3, r2
 8007020:	1a18      	subs	r0, r3, r0
 8007022:	b003      	add	sp, #12
 8007024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007026:	f811 2b01 	ldrb.w	r2, [r1], #1
 800702a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800702e:	e7ed      	b.n	800700c <__exponent+0x4c>
 8007030:	2330      	movs	r3, #48	; 0x30
 8007032:	3130      	adds	r1, #48	; 0x30
 8007034:	7083      	strb	r3, [r0, #2]
 8007036:	70c1      	strb	r1, [r0, #3]
 8007038:	1d03      	adds	r3, r0, #4
 800703a:	e7f1      	b.n	8007020 <__exponent+0x60>

0800703c <_printf_float>:
 800703c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007040:	ed2d 8b02 	vpush	{d8}
 8007044:	b08d      	sub	sp, #52	; 0x34
 8007046:	460c      	mov	r4, r1
 8007048:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800704c:	4616      	mov	r6, r2
 800704e:	461f      	mov	r7, r3
 8007050:	4605      	mov	r5, r0
 8007052:	f001 fd29 	bl	8008aa8 <_localeconv_r>
 8007056:	f8d0 a000 	ldr.w	sl, [r0]
 800705a:	4650      	mov	r0, sl
 800705c:	f7f9 f8c0 	bl	80001e0 <strlen>
 8007060:	2300      	movs	r3, #0
 8007062:	930a      	str	r3, [sp, #40]	; 0x28
 8007064:	6823      	ldr	r3, [r4, #0]
 8007066:	9305      	str	r3, [sp, #20]
 8007068:	f8d8 3000 	ldr.w	r3, [r8]
 800706c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007070:	3307      	adds	r3, #7
 8007072:	f023 0307 	bic.w	r3, r3, #7
 8007076:	f103 0208 	add.w	r2, r3, #8
 800707a:	f8c8 2000 	str.w	r2, [r8]
 800707e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007082:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007086:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800708a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800708e:	9307      	str	r3, [sp, #28]
 8007090:	f8cd 8018 	str.w	r8, [sp, #24]
 8007094:	ee08 0a10 	vmov	s16, r0
 8007098:	4b9f      	ldr	r3, [pc, #636]	; (8007318 <_printf_float+0x2dc>)
 800709a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800709e:	f04f 32ff 	mov.w	r2, #4294967295
 80070a2:	f7f9 fd4b 	bl	8000b3c <__aeabi_dcmpun>
 80070a6:	bb88      	cbnz	r0, 800710c <_printf_float+0xd0>
 80070a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070ac:	4b9a      	ldr	r3, [pc, #616]	; (8007318 <_printf_float+0x2dc>)
 80070ae:	f04f 32ff 	mov.w	r2, #4294967295
 80070b2:	f7f9 fd25 	bl	8000b00 <__aeabi_dcmple>
 80070b6:	bb48      	cbnz	r0, 800710c <_printf_float+0xd0>
 80070b8:	2200      	movs	r2, #0
 80070ba:	2300      	movs	r3, #0
 80070bc:	4640      	mov	r0, r8
 80070be:	4649      	mov	r1, r9
 80070c0:	f7f9 fd14 	bl	8000aec <__aeabi_dcmplt>
 80070c4:	b110      	cbz	r0, 80070cc <_printf_float+0x90>
 80070c6:	232d      	movs	r3, #45	; 0x2d
 80070c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070cc:	4b93      	ldr	r3, [pc, #588]	; (800731c <_printf_float+0x2e0>)
 80070ce:	4894      	ldr	r0, [pc, #592]	; (8007320 <_printf_float+0x2e4>)
 80070d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80070d4:	bf94      	ite	ls
 80070d6:	4698      	movls	r8, r3
 80070d8:	4680      	movhi	r8, r0
 80070da:	2303      	movs	r3, #3
 80070dc:	6123      	str	r3, [r4, #16]
 80070de:	9b05      	ldr	r3, [sp, #20]
 80070e0:	f023 0204 	bic.w	r2, r3, #4
 80070e4:	6022      	str	r2, [r4, #0]
 80070e6:	f04f 0900 	mov.w	r9, #0
 80070ea:	9700      	str	r7, [sp, #0]
 80070ec:	4633      	mov	r3, r6
 80070ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80070f0:	4621      	mov	r1, r4
 80070f2:	4628      	mov	r0, r5
 80070f4:	f000 f9d8 	bl	80074a8 <_printf_common>
 80070f8:	3001      	adds	r0, #1
 80070fa:	f040 8090 	bne.w	800721e <_printf_float+0x1e2>
 80070fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007102:	b00d      	add	sp, #52	; 0x34
 8007104:	ecbd 8b02 	vpop	{d8}
 8007108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800710c:	4642      	mov	r2, r8
 800710e:	464b      	mov	r3, r9
 8007110:	4640      	mov	r0, r8
 8007112:	4649      	mov	r1, r9
 8007114:	f7f9 fd12 	bl	8000b3c <__aeabi_dcmpun>
 8007118:	b140      	cbz	r0, 800712c <_printf_float+0xf0>
 800711a:	464b      	mov	r3, r9
 800711c:	2b00      	cmp	r3, #0
 800711e:	bfbc      	itt	lt
 8007120:	232d      	movlt	r3, #45	; 0x2d
 8007122:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007126:	487f      	ldr	r0, [pc, #508]	; (8007324 <_printf_float+0x2e8>)
 8007128:	4b7f      	ldr	r3, [pc, #508]	; (8007328 <_printf_float+0x2ec>)
 800712a:	e7d1      	b.n	80070d0 <_printf_float+0x94>
 800712c:	6863      	ldr	r3, [r4, #4]
 800712e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007132:	9206      	str	r2, [sp, #24]
 8007134:	1c5a      	adds	r2, r3, #1
 8007136:	d13f      	bne.n	80071b8 <_printf_float+0x17c>
 8007138:	2306      	movs	r3, #6
 800713a:	6063      	str	r3, [r4, #4]
 800713c:	9b05      	ldr	r3, [sp, #20]
 800713e:	6861      	ldr	r1, [r4, #4]
 8007140:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007144:	2300      	movs	r3, #0
 8007146:	9303      	str	r3, [sp, #12]
 8007148:	ab0a      	add	r3, sp, #40	; 0x28
 800714a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800714e:	ab09      	add	r3, sp, #36	; 0x24
 8007150:	ec49 8b10 	vmov	d0, r8, r9
 8007154:	9300      	str	r3, [sp, #0]
 8007156:	6022      	str	r2, [r4, #0]
 8007158:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800715c:	4628      	mov	r0, r5
 800715e:	f7ff fecd 	bl	8006efc <__cvt>
 8007162:	9b06      	ldr	r3, [sp, #24]
 8007164:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007166:	2b47      	cmp	r3, #71	; 0x47
 8007168:	4680      	mov	r8, r0
 800716a:	d108      	bne.n	800717e <_printf_float+0x142>
 800716c:	1cc8      	adds	r0, r1, #3
 800716e:	db02      	blt.n	8007176 <_printf_float+0x13a>
 8007170:	6863      	ldr	r3, [r4, #4]
 8007172:	4299      	cmp	r1, r3
 8007174:	dd41      	ble.n	80071fa <_printf_float+0x1be>
 8007176:	f1ab 0b02 	sub.w	fp, fp, #2
 800717a:	fa5f fb8b 	uxtb.w	fp, fp
 800717e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007182:	d820      	bhi.n	80071c6 <_printf_float+0x18a>
 8007184:	3901      	subs	r1, #1
 8007186:	465a      	mov	r2, fp
 8007188:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800718c:	9109      	str	r1, [sp, #36]	; 0x24
 800718e:	f7ff ff17 	bl	8006fc0 <__exponent>
 8007192:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007194:	1813      	adds	r3, r2, r0
 8007196:	2a01      	cmp	r2, #1
 8007198:	4681      	mov	r9, r0
 800719a:	6123      	str	r3, [r4, #16]
 800719c:	dc02      	bgt.n	80071a4 <_printf_float+0x168>
 800719e:	6822      	ldr	r2, [r4, #0]
 80071a0:	07d2      	lsls	r2, r2, #31
 80071a2:	d501      	bpl.n	80071a8 <_printf_float+0x16c>
 80071a4:	3301      	adds	r3, #1
 80071a6:	6123      	str	r3, [r4, #16]
 80071a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d09c      	beq.n	80070ea <_printf_float+0xae>
 80071b0:	232d      	movs	r3, #45	; 0x2d
 80071b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071b6:	e798      	b.n	80070ea <_printf_float+0xae>
 80071b8:	9a06      	ldr	r2, [sp, #24]
 80071ba:	2a47      	cmp	r2, #71	; 0x47
 80071bc:	d1be      	bne.n	800713c <_printf_float+0x100>
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1bc      	bne.n	800713c <_printf_float+0x100>
 80071c2:	2301      	movs	r3, #1
 80071c4:	e7b9      	b.n	800713a <_printf_float+0xfe>
 80071c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80071ca:	d118      	bne.n	80071fe <_printf_float+0x1c2>
 80071cc:	2900      	cmp	r1, #0
 80071ce:	6863      	ldr	r3, [r4, #4]
 80071d0:	dd0b      	ble.n	80071ea <_printf_float+0x1ae>
 80071d2:	6121      	str	r1, [r4, #16]
 80071d4:	b913      	cbnz	r3, 80071dc <_printf_float+0x1a0>
 80071d6:	6822      	ldr	r2, [r4, #0]
 80071d8:	07d0      	lsls	r0, r2, #31
 80071da:	d502      	bpl.n	80071e2 <_printf_float+0x1a6>
 80071dc:	3301      	adds	r3, #1
 80071de:	440b      	add	r3, r1
 80071e0:	6123      	str	r3, [r4, #16]
 80071e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80071e4:	f04f 0900 	mov.w	r9, #0
 80071e8:	e7de      	b.n	80071a8 <_printf_float+0x16c>
 80071ea:	b913      	cbnz	r3, 80071f2 <_printf_float+0x1b6>
 80071ec:	6822      	ldr	r2, [r4, #0]
 80071ee:	07d2      	lsls	r2, r2, #31
 80071f0:	d501      	bpl.n	80071f6 <_printf_float+0x1ba>
 80071f2:	3302      	adds	r3, #2
 80071f4:	e7f4      	b.n	80071e0 <_printf_float+0x1a4>
 80071f6:	2301      	movs	r3, #1
 80071f8:	e7f2      	b.n	80071e0 <_printf_float+0x1a4>
 80071fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80071fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007200:	4299      	cmp	r1, r3
 8007202:	db05      	blt.n	8007210 <_printf_float+0x1d4>
 8007204:	6823      	ldr	r3, [r4, #0]
 8007206:	6121      	str	r1, [r4, #16]
 8007208:	07d8      	lsls	r0, r3, #31
 800720a:	d5ea      	bpl.n	80071e2 <_printf_float+0x1a6>
 800720c:	1c4b      	adds	r3, r1, #1
 800720e:	e7e7      	b.n	80071e0 <_printf_float+0x1a4>
 8007210:	2900      	cmp	r1, #0
 8007212:	bfd4      	ite	le
 8007214:	f1c1 0202 	rsble	r2, r1, #2
 8007218:	2201      	movgt	r2, #1
 800721a:	4413      	add	r3, r2
 800721c:	e7e0      	b.n	80071e0 <_printf_float+0x1a4>
 800721e:	6823      	ldr	r3, [r4, #0]
 8007220:	055a      	lsls	r2, r3, #21
 8007222:	d407      	bmi.n	8007234 <_printf_float+0x1f8>
 8007224:	6923      	ldr	r3, [r4, #16]
 8007226:	4642      	mov	r2, r8
 8007228:	4631      	mov	r1, r6
 800722a:	4628      	mov	r0, r5
 800722c:	47b8      	blx	r7
 800722e:	3001      	adds	r0, #1
 8007230:	d12c      	bne.n	800728c <_printf_float+0x250>
 8007232:	e764      	b.n	80070fe <_printf_float+0xc2>
 8007234:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007238:	f240 80e0 	bls.w	80073fc <_printf_float+0x3c0>
 800723c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007240:	2200      	movs	r2, #0
 8007242:	2300      	movs	r3, #0
 8007244:	f7f9 fc48 	bl	8000ad8 <__aeabi_dcmpeq>
 8007248:	2800      	cmp	r0, #0
 800724a:	d034      	beq.n	80072b6 <_printf_float+0x27a>
 800724c:	4a37      	ldr	r2, [pc, #220]	; (800732c <_printf_float+0x2f0>)
 800724e:	2301      	movs	r3, #1
 8007250:	4631      	mov	r1, r6
 8007252:	4628      	mov	r0, r5
 8007254:	47b8      	blx	r7
 8007256:	3001      	adds	r0, #1
 8007258:	f43f af51 	beq.w	80070fe <_printf_float+0xc2>
 800725c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007260:	429a      	cmp	r2, r3
 8007262:	db02      	blt.n	800726a <_printf_float+0x22e>
 8007264:	6823      	ldr	r3, [r4, #0]
 8007266:	07d8      	lsls	r0, r3, #31
 8007268:	d510      	bpl.n	800728c <_printf_float+0x250>
 800726a:	ee18 3a10 	vmov	r3, s16
 800726e:	4652      	mov	r2, sl
 8007270:	4631      	mov	r1, r6
 8007272:	4628      	mov	r0, r5
 8007274:	47b8      	blx	r7
 8007276:	3001      	adds	r0, #1
 8007278:	f43f af41 	beq.w	80070fe <_printf_float+0xc2>
 800727c:	f04f 0800 	mov.w	r8, #0
 8007280:	f104 091a 	add.w	r9, r4, #26
 8007284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007286:	3b01      	subs	r3, #1
 8007288:	4543      	cmp	r3, r8
 800728a:	dc09      	bgt.n	80072a0 <_printf_float+0x264>
 800728c:	6823      	ldr	r3, [r4, #0]
 800728e:	079b      	lsls	r3, r3, #30
 8007290:	f100 8105 	bmi.w	800749e <_printf_float+0x462>
 8007294:	68e0      	ldr	r0, [r4, #12]
 8007296:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007298:	4298      	cmp	r0, r3
 800729a:	bfb8      	it	lt
 800729c:	4618      	movlt	r0, r3
 800729e:	e730      	b.n	8007102 <_printf_float+0xc6>
 80072a0:	2301      	movs	r3, #1
 80072a2:	464a      	mov	r2, r9
 80072a4:	4631      	mov	r1, r6
 80072a6:	4628      	mov	r0, r5
 80072a8:	47b8      	blx	r7
 80072aa:	3001      	adds	r0, #1
 80072ac:	f43f af27 	beq.w	80070fe <_printf_float+0xc2>
 80072b0:	f108 0801 	add.w	r8, r8, #1
 80072b4:	e7e6      	b.n	8007284 <_printf_float+0x248>
 80072b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	dc39      	bgt.n	8007330 <_printf_float+0x2f4>
 80072bc:	4a1b      	ldr	r2, [pc, #108]	; (800732c <_printf_float+0x2f0>)
 80072be:	2301      	movs	r3, #1
 80072c0:	4631      	mov	r1, r6
 80072c2:	4628      	mov	r0, r5
 80072c4:	47b8      	blx	r7
 80072c6:	3001      	adds	r0, #1
 80072c8:	f43f af19 	beq.w	80070fe <_printf_float+0xc2>
 80072cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072d0:	4313      	orrs	r3, r2
 80072d2:	d102      	bne.n	80072da <_printf_float+0x29e>
 80072d4:	6823      	ldr	r3, [r4, #0]
 80072d6:	07d9      	lsls	r1, r3, #31
 80072d8:	d5d8      	bpl.n	800728c <_printf_float+0x250>
 80072da:	ee18 3a10 	vmov	r3, s16
 80072de:	4652      	mov	r2, sl
 80072e0:	4631      	mov	r1, r6
 80072e2:	4628      	mov	r0, r5
 80072e4:	47b8      	blx	r7
 80072e6:	3001      	adds	r0, #1
 80072e8:	f43f af09 	beq.w	80070fe <_printf_float+0xc2>
 80072ec:	f04f 0900 	mov.w	r9, #0
 80072f0:	f104 0a1a 	add.w	sl, r4, #26
 80072f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072f6:	425b      	negs	r3, r3
 80072f8:	454b      	cmp	r3, r9
 80072fa:	dc01      	bgt.n	8007300 <_printf_float+0x2c4>
 80072fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072fe:	e792      	b.n	8007226 <_printf_float+0x1ea>
 8007300:	2301      	movs	r3, #1
 8007302:	4652      	mov	r2, sl
 8007304:	4631      	mov	r1, r6
 8007306:	4628      	mov	r0, r5
 8007308:	47b8      	blx	r7
 800730a:	3001      	adds	r0, #1
 800730c:	f43f aef7 	beq.w	80070fe <_printf_float+0xc2>
 8007310:	f109 0901 	add.w	r9, r9, #1
 8007314:	e7ee      	b.n	80072f4 <_printf_float+0x2b8>
 8007316:	bf00      	nop
 8007318:	7fefffff 	.word	0x7fefffff
 800731c:	08009930 	.word	0x08009930
 8007320:	08009934 	.word	0x08009934
 8007324:	0800993c 	.word	0x0800993c
 8007328:	08009938 	.word	0x08009938
 800732c:	08009940 	.word	0x08009940
 8007330:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007332:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007334:	429a      	cmp	r2, r3
 8007336:	bfa8      	it	ge
 8007338:	461a      	movge	r2, r3
 800733a:	2a00      	cmp	r2, #0
 800733c:	4691      	mov	r9, r2
 800733e:	dc37      	bgt.n	80073b0 <_printf_float+0x374>
 8007340:	f04f 0b00 	mov.w	fp, #0
 8007344:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007348:	f104 021a 	add.w	r2, r4, #26
 800734c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800734e:	9305      	str	r3, [sp, #20]
 8007350:	eba3 0309 	sub.w	r3, r3, r9
 8007354:	455b      	cmp	r3, fp
 8007356:	dc33      	bgt.n	80073c0 <_printf_float+0x384>
 8007358:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800735c:	429a      	cmp	r2, r3
 800735e:	db3b      	blt.n	80073d8 <_printf_float+0x39c>
 8007360:	6823      	ldr	r3, [r4, #0]
 8007362:	07da      	lsls	r2, r3, #31
 8007364:	d438      	bmi.n	80073d8 <_printf_float+0x39c>
 8007366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007368:	9a05      	ldr	r2, [sp, #20]
 800736a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800736c:	1a9a      	subs	r2, r3, r2
 800736e:	eba3 0901 	sub.w	r9, r3, r1
 8007372:	4591      	cmp	r9, r2
 8007374:	bfa8      	it	ge
 8007376:	4691      	movge	r9, r2
 8007378:	f1b9 0f00 	cmp.w	r9, #0
 800737c:	dc35      	bgt.n	80073ea <_printf_float+0x3ae>
 800737e:	f04f 0800 	mov.w	r8, #0
 8007382:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007386:	f104 0a1a 	add.w	sl, r4, #26
 800738a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800738e:	1a9b      	subs	r3, r3, r2
 8007390:	eba3 0309 	sub.w	r3, r3, r9
 8007394:	4543      	cmp	r3, r8
 8007396:	f77f af79 	ble.w	800728c <_printf_float+0x250>
 800739a:	2301      	movs	r3, #1
 800739c:	4652      	mov	r2, sl
 800739e:	4631      	mov	r1, r6
 80073a0:	4628      	mov	r0, r5
 80073a2:	47b8      	blx	r7
 80073a4:	3001      	adds	r0, #1
 80073a6:	f43f aeaa 	beq.w	80070fe <_printf_float+0xc2>
 80073aa:	f108 0801 	add.w	r8, r8, #1
 80073ae:	e7ec      	b.n	800738a <_printf_float+0x34e>
 80073b0:	4613      	mov	r3, r2
 80073b2:	4631      	mov	r1, r6
 80073b4:	4642      	mov	r2, r8
 80073b6:	4628      	mov	r0, r5
 80073b8:	47b8      	blx	r7
 80073ba:	3001      	adds	r0, #1
 80073bc:	d1c0      	bne.n	8007340 <_printf_float+0x304>
 80073be:	e69e      	b.n	80070fe <_printf_float+0xc2>
 80073c0:	2301      	movs	r3, #1
 80073c2:	4631      	mov	r1, r6
 80073c4:	4628      	mov	r0, r5
 80073c6:	9205      	str	r2, [sp, #20]
 80073c8:	47b8      	blx	r7
 80073ca:	3001      	adds	r0, #1
 80073cc:	f43f ae97 	beq.w	80070fe <_printf_float+0xc2>
 80073d0:	9a05      	ldr	r2, [sp, #20]
 80073d2:	f10b 0b01 	add.w	fp, fp, #1
 80073d6:	e7b9      	b.n	800734c <_printf_float+0x310>
 80073d8:	ee18 3a10 	vmov	r3, s16
 80073dc:	4652      	mov	r2, sl
 80073de:	4631      	mov	r1, r6
 80073e0:	4628      	mov	r0, r5
 80073e2:	47b8      	blx	r7
 80073e4:	3001      	adds	r0, #1
 80073e6:	d1be      	bne.n	8007366 <_printf_float+0x32a>
 80073e8:	e689      	b.n	80070fe <_printf_float+0xc2>
 80073ea:	9a05      	ldr	r2, [sp, #20]
 80073ec:	464b      	mov	r3, r9
 80073ee:	4442      	add	r2, r8
 80073f0:	4631      	mov	r1, r6
 80073f2:	4628      	mov	r0, r5
 80073f4:	47b8      	blx	r7
 80073f6:	3001      	adds	r0, #1
 80073f8:	d1c1      	bne.n	800737e <_printf_float+0x342>
 80073fa:	e680      	b.n	80070fe <_printf_float+0xc2>
 80073fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073fe:	2a01      	cmp	r2, #1
 8007400:	dc01      	bgt.n	8007406 <_printf_float+0x3ca>
 8007402:	07db      	lsls	r3, r3, #31
 8007404:	d538      	bpl.n	8007478 <_printf_float+0x43c>
 8007406:	2301      	movs	r3, #1
 8007408:	4642      	mov	r2, r8
 800740a:	4631      	mov	r1, r6
 800740c:	4628      	mov	r0, r5
 800740e:	47b8      	blx	r7
 8007410:	3001      	adds	r0, #1
 8007412:	f43f ae74 	beq.w	80070fe <_printf_float+0xc2>
 8007416:	ee18 3a10 	vmov	r3, s16
 800741a:	4652      	mov	r2, sl
 800741c:	4631      	mov	r1, r6
 800741e:	4628      	mov	r0, r5
 8007420:	47b8      	blx	r7
 8007422:	3001      	adds	r0, #1
 8007424:	f43f ae6b 	beq.w	80070fe <_printf_float+0xc2>
 8007428:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800742c:	2200      	movs	r2, #0
 800742e:	2300      	movs	r3, #0
 8007430:	f7f9 fb52 	bl	8000ad8 <__aeabi_dcmpeq>
 8007434:	b9d8      	cbnz	r0, 800746e <_printf_float+0x432>
 8007436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007438:	f108 0201 	add.w	r2, r8, #1
 800743c:	3b01      	subs	r3, #1
 800743e:	4631      	mov	r1, r6
 8007440:	4628      	mov	r0, r5
 8007442:	47b8      	blx	r7
 8007444:	3001      	adds	r0, #1
 8007446:	d10e      	bne.n	8007466 <_printf_float+0x42a>
 8007448:	e659      	b.n	80070fe <_printf_float+0xc2>
 800744a:	2301      	movs	r3, #1
 800744c:	4652      	mov	r2, sl
 800744e:	4631      	mov	r1, r6
 8007450:	4628      	mov	r0, r5
 8007452:	47b8      	blx	r7
 8007454:	3001      	adds	r0, #1
 8007456:	f43f ae52 	beq.w	80070fe <_printf_float+0xc2>
 800745a:	f108 0801 	add.w	r8, r8, #1
 800745e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007460:	3b01      	subs	r3, #1
 8007462:	4543      	cmp	r3, r8
 8007464:	dcf1      	bgt.n	800744a <_printf_float+0x40e>
 8007466:	464b      	mov	r3, r9
 8007468:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800746c:	e6dc      	b.n	8007228 <_printf_float+0x1ec>
 800746e:	f04f 0800 	mov.w	r8, #0
 8007472:	f104 0a1a 	add.w	sl, r4, #26
 8007476:	e7f2      	b.n	800745e <_printf_float+0x422>
 8007478:	2301      	movs	r3, #1
 800747a:	4642      	mov	r2, r8
 800747c:	e7df      	b.n	800743e <_printf_float+0x402>
 800747e:	2301      	movs	r3, #1
 8007480:	464a      	mov	r2, r9
 8007482:	4631      	mov	r1, r6
 8007484:	4628      	mov	r0, r5
 8007486:	47b8      	blx	r7
 8007488:	3001      	adds	r0, #1
 800748a:	f43f ae38 	beq.w	80070fe <_printf_float+0xc2>
 800748e:	f108 0801 	add.w	r8, r8, #1
 8007492:	68e3      	ldr	r3, [r4, #12]
 8007494:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007496:	1a5b      	subs	r3, r3, r1
 8007498:	4543      	cmp	r3, r8
 800749a:	dcf0      	bgt.n	800747e <_printf_float+0x442>
 800749c:	e6fa      	b.n	8007294 <_printf_float+0x258>
 800749e:	f04f 0800 	mov.w	r8, #0
 80074a2:	f104 0919 	add.w	r9, r4, #25
 80074a6:	e7f4      	b.n	8007492 <_printf_float+0x456>

080074a8 <_printf_common>:
 80074a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074ac:	4616      	mov	r6, r2
 80074ae:	4699      	mov	r9, r3
 80074b0:	688a      	ldr	r2, [r1, #8]
 80074b2:	690b      	ldr	r3, [r1, #16]
 80074b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074b8:	4293      	cmp	r3, r2
 80074ba:	bfb8      	it	lt
 80074bc:	4613      	movlt	r3, r2
 80074be:	6033      	str	r3, [r6, #0]
 80074c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074c4:	4607      	mov	r7, r0
 80074c6:	460c      	mov	r4, r1
 80074c8:	b10a      	cbz	r2, 80074ce <_printf_common+0x26>
 80074ca:	3301      	adds	r3, #1
 80074cc:	6033      	str	r3, [r6, #0]
 80074ce:	6823      	ldr	r3, [r4, #0]
 80074d0:	0699      	lsls	r1, r3, #26
 80074d2:	bf42      	ittt	mi
 80074d4:	6833      	ldrmi	r3, [r6, #0]
 80074d6:	3302      	addmi	r3, #2
 80074d8:	6033      	strmi	r3, [r6, #0]
 80074da:	6825      	ldr	r5, [r4, #0]
 80074dc:	f015 0506 	ands.w	r5, r5, #6
 80074e0:	d106      	bne.n	80074f0 <_printf_common+0x48>
 80074e2:	f104 0a19 	add.w	sl, r4, #25
 80074e6:	68e3      	ldr	r3, [r4, #12]
 80074e8:	6832      	ldr	r2, [r6, #0]
 80074ea:	1a9b      	subs	r3, r3, r2
 80074ec:	42ab      	cmp	r3, r5
 80074ee:	dc26      	bgt.n	800753e <_printf_common+0x96>
 80074f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80074f4:	1e13      	subs	r3, r2, #0
 80074f6:	6822      	ldr	r2, [r4, #0]
 80074f8:	bf18      	it	ne
 80074fa:	2301      	movne	r3, #1
 80074fc:	0692      	lsls	r2, r2, #26
 80074fe:	d42b      	bmi.n	8007558 <_printf_common+0xb0>
 8007500:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007504:	4649      	mov	r1, r9
 8007506:	4638      	mov	r0, r7
 8007508:	47c0      	blx	r8
 800750a:	3001      	adds	r0, #1
 800750c:	d01e      	beq.n	800754c <_printf_common+0xa4>
 800750e:	6823      	ldr	r3, [r4, #0]
 8007510:	68e5      	ldr	r5, [r4, #12]
 8007512:	6832      	ldr	r2, [r6, #0]
 8007514:	f003 0306 	and.w	r3, r3, #6
 8007518:	2b04      	cmp	r3, #4
 800751a:	bf08      	it	eq
 800751c:	1aad      	subeq	r5, r5, r2
 800751e:	68a3      	ldr	r3, [r4, #8]
 8007520:	6922      	ldr	r2, [r4, #16]
 8007522:	bf0c      	ite	eq
 8007524:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007528:	2500      	movne	r5, #0
 800752a:	4293      	cmp	r3, r2
 800752c:	bfc4      	itt	gt
 800752e:	1a9b      	subgt	r3, r3, r2
 8007530:	18ed      	addgt	r5, r5, r3
 8007532:	2600      	movs	r6, #0
 8007534:	341a      	adds	r4, #26
 8007536:	42b5      	cmp	r5, r6
 8007538:	d11a      	bne.n	8007570 <_printf_common+0xc8>
 800753a:	2000      	movs	r0, #0
 800753c:	e008      	b.n	8007550 <_printf_common+0xa8>
 800753e:	2301      	movs	r3, #1
 8007540:	4652      	mov	r2, sl
 8007542:	4649      	mov	r1, r9
 8007544:	4638      	mov	r0, r7
 8007546:	47c0      	blx	r8
 8007548:	3001      	adds	r0, #1
 800754a:	d103      	bne.n	8007554 <_printf_common+0xac>
 800754c:	f04f 30ff 	mov.w	r0, #4294967295
 8007550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007554:	3501      	adds	r5, #1
 8007556:	e7c6      	b.n	80074e6 <_printf_common+0x3e>
 8007558:	18e1      	adds	r1, r4, r3
 800755a:	1c5a      	adds	r2, r3, #1
 800755c:	2030      	movs	r0, #48	; 0x30
 800755e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007562:	4422      	add	r2, r4
 8007564:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007568:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800756c:	3302      	adds	r3, #2
 800756e:	e7c7      	b.n	8007500 <_printf_common+0x58>
 8007570:	2301      	movs	r3, #1
 8007572:	4622      	mov	r2, r4
 8007574:	4649      	mov	r1, r9
 8007576:	4638      	mov	r0, r7
 8007578:	47c0      	blx	r8
 800757a:	3001      	adds	r0, #1
 800757c:	d0e6      	beq.n	800754c <_printf_common+0xa4>
 800757e:	3601      	adds	r6, #1
 8007580:	e7d9      	b.n	8007536 <_printf_common+0x8e>
	...

08007584 <_printf_i>:
 8007584:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007588:	7e0f      	ldrb	r7, [r1, #24]
 800758a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800758c:	2f78      	cmp	r7, #120	; 0x78
 800758e:	4691      	mov	r9, r2
 8007590:	4680      	mov	r8, r0
 8007592:	460c      	mov	r4, r1
 8007594:	469a      	mov	sl, r3
 8007596:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800759a:	d807      	bhi.n	80075ac <_printf_i+0x28>
 800759c:	2f62      	cmp	r7, #98	; 0x62
 800759e:	d80a      	bhi.n	80075b6 <_printf_i+0x32>
 80075a0:	2f00      	cmp	r7, #0
 80075a2:	f000 80d8 	beq.w	8007756 <_printf_i+0x1d2>
 80075a6:	2f58      	cmp	r7, #88	; 0x58
 80075a8:	f000 80a3 	beq.w	80076f2 <_printf_i+0x16e>
 80075ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80075b4:	e03a      	b.n	800762c <_printf_i+0xa8>
 80075b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075ba:	2b15      	cmp	r3, #21
 80075bc:	d8f6      	bhi.n	80075ac <_printf_i+0x28>
 80075be:	a101      	add	r1, pc, #4	; (adr r1, 80075c4 <_printf_i+0x40>)
 80075c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075c4:	0800761d 	.word	0x0800761d
 80075c8:	08007631 	.word	0x08007631
 80075cc:	080075ad 	.word	0x080075ad
 80075d0:	080075ad 	.word	0x080075ad
 80075d4:	080075ad 	.word	0x080075ad
 80075d8:	080075ad 	.word	0x080075ad
 80075dc:	08007631 	.word	0x08007631
 80075e0:	080075ad 	.word	0x080075ad
 80075e4:	080075ad 	.word	0x080075ad
 80075e8:	080075ad 	.word	0x080075ad
 80075ec:	080075ad 	.word	0x080075ad
 80075f0:	0800773d 	.word	0x0800773d
 80075f4:	08007661 	.word	0x08007661
 80075f8:	0800771f 	.word	0x0800771f
 80075fc:	080075ad 	.word	0x080075ad
 8007600:	080075ad 	.word	0x080075ad
 8007604:	0800775f 	.word	0x0800775f
 8007608:	080075ad 	.word	0x080075ad
 800760c:	08007661 	.word	0x08007661
 8007610:	080075ad 	.word	0x080075ad
 8007614:	080075ad 	.word	0x080075ad
 8007618:	08007727 	.word	0x08007727
 800761c:	682b      	ldr	r3, [r5, #0]
 800761e:	1d1a      	adds	r2, r3, #4
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	602a      	str	r2, [r5, #0]
 8007624:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007628:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800762c:	2301      	movs	r3, #1
 800762e:	e0a3      	b.n	8007778 <_printf_i+0x1f4>
 8007630:	6820      	ldr	r0, [r4, #0]
 8007632:	6829      	ldr	r1, [r5, #0]
 8007634:	0606      	lsls	r6, r0, #24
 8007636:	f101 0304 	add.w	r3, r1, #4
 800763a:	d50a      	bpl.n	8007652 <_printf_i+0xce>
 800763c:	680e      	ldr	r6, [r1, #0]
 800763e:	602b      	str	r3, [r5, #0]
 8007640:	2e00      	cmp	r6, #0
 8007642:	da03      	bge.n	800764c <_printf_i+0xc8>
 8007644:	232d      	movs	r3, #45	; 0x2d
 8007646:	4276      	negs	r6, r6
 8007648:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800764c:	485e      	ldr	r0, [pc, #376]	; (80077c8 <_printf_i+0x244>)
 800764e:	230a      	movs	r3, #10
 8007650:	e019      	b.n	8007686 <_printf_i+0x102>
 8007652:	680e      	ldr	r6, [r1, #0]
 8007654:	602b      	str	r3, [r5, #0]
 8007656:	f010 0f40 	tst.w	r0, #64	; 0x40
 800765a:	bf18      	it	ne
 800765c:	b236      	sxthne	r6, r6
 800765e:	e7ef      	b.n	8007640 <_printf_i+0xbc>
 8007660:	682b      	ldr	r3, [r5, #0]
 8007662:	6820      	ldr	r0, [r4, #0]
 8007664:	1d19      	adds	r1, r3, #4
 8007666:	6029      	str	r1, [r5, #0]
 8007668:	0601      	lsls	r1, r0, #24
 800766a:	d501      	bpl.n	8007670 <_printf_i+0xec>
 800766c:	681e      	ldr	r6, [r3, #0]
 800766e:	e002      	b.n	8007676 <_printf_i+0xf2>
 8007670:	0646      	lsls	r6, r0, #25
 8007672:	d5fb      	bpl.n	800766c <_printf_i+0xe8>
 8007674:	881e      	ldrh	r6, [r3, #0]
 8007676:	4854      	ldr	r0, [pc, #336]	; (80077c8 <_printf_i+0x244>)
 8007678:	2f6f      	cmp	r7, #111	; 0x6f
 800767a:	bf0c      	ite	eq
 800767c:	2308      	moveq	r3, #8
 800767e:	230a      	movne	r3, #10
 8007680:	2100      	movs	r1, #0
 8007682:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007686:	6865      	ldr	r5, [r4, #4]
 8007688:	60a5      	str	r5, [r4, #8]
 800768a:	2d00      	cmp	r5, #0
 800768c:	bfa2      	ittt	ge
 800768e:	6821      	ldrge	r1, [r4, #0]
 8007690:	f021 0104 	bicge.w	r1, r1, #4
 8007694:	6021      	strge	r1, [r4, #0]
 8007696:	b90e      	cbnz	r6, 800769c <_printf_i+0x118>
 8007698:	2d00      	cmp	r5, #0
 800769a:	d04d      	beq.n	8007738 <_printf_i+0x1b4>
 800769c:	4615      	mov	r5, r2
 800769e:	fbb6 f1f3 	udiv	r1, r6, r3
 80076a2:	fb03 6711 	mls	r7, r3, r1, r6
 80076a6:	5dc7      	ldrb	r7, [r0, r7]
 80076a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80076ac:	4637      	mov	r7, r6
 80076ae:	42bb      	cmp	r3, r7
 80076b0:	460e      	mov	r6, r1
 80076b2:	d9f4      	bls.n	800769e <_printf_i+0x11a>
 80076b4:	2b08      	cmp	r3, #8
 80076b6:	d10b      	bne.n	80076d0 <_printf_i+0x14c>
 80076b8:	6823      	ldr	r3, [r4, #0]
 80076ba:	07de      	lsls	r6, r3, #31
 80076bc:	d508      	bpl.n	80076d0 <_printf_i+0x14c>
 80076be:	6923      	ldr	r3, [r4, #16]
 80076c0:	6861      	ldr	r1, [r4, #4]
 80076c2:	4299      	cmp	r1, r3
 80076c4:	bfde      	ittt	le
 80076c6:	2330      	movle	r3, #48	; 0x30
 80076c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076d0:	1b52      	subs	r2, r2, r5
 80076d2:	6122      	str	r2, [r4, #16]
 80076d4:	f8cd a000 	str.w	sl, [sp]
 80076d8:	464b      	mov	r3, r9
 80076da:	aa03      	add	r2, sp, #12
 80076dc:	4621      	mov	r1, r4
 80076de:	4640      	mov	r0, r8
 80076e0:	f7ff fee2 	bl	80074a8 <_printf_common>
 80076e4:	3001      	adds	r0, #1
 80076e6:	d14c      	bne.n	8007782 <_printf_i+0x1fe>
 80076e8:	f04f 30ff 	mov.w	r0, #4294967295
 80076ec:	b004      	add	sp, #16
 80076ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076f2:	4835      	ldr	r0, [pc, #212]	; (80077c8 <_printf_i+0x244>)
 80076f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80076f8:	6829      	ldr	r1, [r5, #0]
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8007700:	6029      	str	r1, [r5, #0]
 8007702:	061d      	lsls	r5, r3, #24
 8007704:	d514      	bpl.n	8007730 <_printf_i+0x1ac>
 8007706:	07df      	lsls	r7, r3, #31
 8007708:	bf44      	itt	mi
 800770a:	f043 0320 	orrmi.w	r3, r3, #32
 800770e:	6023      	strmi	r3, [r4, #0]
 8007710:	b91e      	cbnz	r6, 800771a <_printf_i+0x196>
 8007712:	6823      	ldr	r3, [r4, #0]
 8007714:	f023 0320 	bic.w	r3, r3, #32
 8007718:	6023      	str	r3, [r4, #0]
 800771a:	2310      	movs	r3, #16
 800771c:	e7b0      	b.n	8007680 <_printf_i+0xfc>
 800771e:	6823      	ldr	r3, [r4, #0]
 8007720:	f043 0320 	orr.w	r3, r3, #32
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	2378      	movs	r3, #120	; 0x78
 8007728:	4828      	ldr	r0, [pc, #160]	; (80077cc <_printf_i+0x248>)
 800772a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800772e:	e7e3      	b.n	80076f8 <_printf_i+0x174>
 8007730:	0659      	lsls	r1, r3, #25
 8007732:	bf48      	it	mi
 8007734:	b2b6      	uxthmi	r6, r6
 8007736:	e7e6      	b.n	8007706 <_printf_i+0x182>
 8007738:	4615      	mov	r5, r2
 800773a:	e7bb      	b.n	80076b4 <_printf_i+0x130>
 800773c:	682b      	ldr	r3, [r5, #0]
 800773e:	6826      	ldr	r6, [r4, #0]
 8007740:	6961      	ldr	r1, [r4, #20]
 8007742:	1d18      	adds	r0, r3, #4
 8007744:	6028      	str	r0, [r5, #0]
 8007746:	0635      	lsls	r5, r6, #24
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	d501      	bpl.n	8007750 <_printf_i+0x1cc>
 800774c:	6019      	str	r1, [r3, #0]
 800774e:	e002      	b.n	8007756 <_printf_i+0x1d2>
 8007750:	0670      	lsls	r0, r6, #25
 8007752:	d5fb      	bpl.n	800774c <_printf_i+0x1c8>
 8007754:	8019      	strh	r1, [r3, #0]
 8007756:	2300      	movs	r3, #0
 8007758:	6123      	str	r3, [r4, #16]
 800775a:	4615      	mov	r5, r2
 800775c:	e7ba      	b.n	80076d4 <_printf_i+0x150>
 800775e:	682b      	ldr	r3, [r5, #0]
 8007760:	1d1a      	adds	r2, r3, #4
 8007762:	602a      	str	r2, [r5, #0]
 8007764:	681d      	ldr	r5, [r3, #0]
 8007766:	6862      	ldr	r2, [r4, #4]
 8007768:	2100      	movs	r1, #0
 800776a:	4628      	mov	r0, r5
 800776c:	f7f8 fd40 	bl	80001f0 <memchr>
 8007770:	b108      	cbz	r0, 8007776 <_printf_i+0x1f2>
 8007772:	1b40      	subs	r0, r0, r5
 8007774:	6060      	str	r0, [r4, #4]
 8007776:	6863      	ldr	r3, [r4, #4]
 8007778:	6123      	str	r3, [r4, #16]
 800777a:	2300      	movs	r3, #0
 800777c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007780:	e7a8      	b.n	80076d4 <_printf_i+0x150>
 8007782:	6923      	ldr	r3, [r4, #16]
 8007784:	462a      	mov	r2, r5
 8007786:	4649      	mov	r1, r9
 8007788:	4640      	mov	r0, r8
 800778a:	47d0      	blx	sl
 800778c:	3001      	adds	r0, #1
 800778e:	d0ab      	beq.n	80076e8 <_printf_i+0x164>
 8007790:	6823      	ldr	r3, [r4, #0]
 8007792:	079b      	lsls	r3, r3, #30
 8007794:	d413      	bmi.n	80077be <_printf_i+0x23a>
 8007796:	68e0      	ldr	r0, [r4, #12]
 8007798:	9b03      	ldr	r3, [sp, #12]
 800779a:	4298      	cmp	r0, r3
 800779c:	bfb8      	it	lt
 800779e:	4618      	movlt	r0, r3
 80077a0:	e7a4      	b.n	80076ec <_printf_i+0x168>
 80077a2:	2301      	movs	r3, #1
 80077a4:	4632      	mov	r2, r6
 80077a6:	4649      	mov	r1, r9
 80077a8:	4640      	mov	r0, r8
 80077aa:	47d0      	blx	sl
 80077ac:	3001      	adds	r0, #1
 80077ae:	d09b      	beq.n	80076e8 <_printf_i+0x164>
 80077b0:	3501      	adds	r5, #1
 80077b2:	68e3      	ldr	r3, [r4, #12]
 80077b4:	9903      	ldr	r1, [sp, #12]
 80077b6:	1a5b      	subs	r3, r3, r1
 80077b8:	42ab      	cmp	r3, r5
 80077ba:	dcf2      	bgt.n	80077a2 <_printf_i+0x21e>
 80077bc:	e7eb      	b.n	8007796 <_printf_i+0x212>
 80077be:	2500      	movs	r5, #0
 80077c0:	f104 0619 	add.w	r6, r4, #25
 80077c4:	e7f5      	b.n	80077b2 <_printf_i+0x22e>
 80077c6:	bf00      	nop
 80077c8:	08009942 	.word	0x08009942
 80077cc:	08009953 	.word	0x08009953

080077d0 <iprintf>:
 80077d0:	b40f      	push	{r0, r1, r2, r3}
 80077d2:	4b0a      	ldr	r3, [pc, #40]	; (80077fc <iprintf+0x2c>)
 80077d4:	b513      	push	{r0, r1, r4, lr}
 80077d6:	681c      	ldr	r4, [r3, #0]
 80077d8:	b124      	cbz	r4, 80077e4 <iprintf+0x14>
 80077da:	69a3      	ldr	r3, [r4, #24]
 80077dc:	b913      	cbnz	r3, 80077e4 <iprintf+0x14>
 80077de:	4620      	mov	r0, r4
 80077e0:	f7ff fa1c 	bl	8006c1c <__sinit>
 80077e4:	ab05      	add	r3, sp, #20
 80077e6:	9a04      	ldr	r2, [sp, #16]
 80077e8:	68a1      	ldr	r1, [r4, #8]
 80077ea:	9301      	str	r3, [sp, #4]
 80077ec:	4620      	mov	r0, r4
 80077ee:	f001 fdfb 	bl	80093e8 <_vfiprintf_r>
 80077f2:	b002      	add	sp, #8
 80077f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077f8:	b004      	add	sp, #16
 80077fa:	4770      	bx	lr
 80077fc:	20000010 	.word	0x20000010

08007800 <_puts_r>:
 8007800:	b570      	push	{r4, r5, r6, lr}
 8007802:	460e      	mov	r6, r1
 8007804:	4605      	mov	r5, r0
 8007806:	b118      	cbz	r0, 8007810 <_puts_r+0x10>
 8007808:	6983      	ldr	r3, [r0, #24]
 800780a:	b90b      	cbnz	r3, 8007810 <_puts_r+0x10>
 800780c:	f7ff fa06 	bl	8006c1c <__sinit>
 8007810:	69ab      	ldr	r3, [r5, #24]
 8007812:	68ac      	ldr	r4, [r5, #8]
 8007814:	b913      	cbnz	r3, 800781c <_puts_r+0x1c>
 8007816:	4628      	mov	r0, r5
 8007818:	f7ff fa00 	bl	8006c1c <__sinit>
 800781c:	4b2c      	ldr	r3, [pc, #176]	; (80078d0 <_puts_r+0xd0>)
 800781e:	429c      	cmp	r4, r3
 8007820:	d120      	bne.n	8007864 <_puts_r+0x64>
 8007822:	686c      	ldr	r4, [r5, #4]
 8007824:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007826:	07db      	lsls	r3, r3, #31
 8007828:	d405      	bmi.n	8007836 <_puts_r+0x36>
 800782a:	89a3      	ldrh	r3, [r4, #12]
 800782c:	0598      	lsls	r0, r3, #22
 800782e:	d402      	bmi.n	8007836 <_puts_r+0x36>
 8007830:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007832:	f7ff fab6 	bl	8006da2 <__retarget_lock_acquire_recursive>
 8007836:	89a3      	ldrh	r3, [r4, #12]
 8007838:	0719      	lsls	r1, r3, #28
 800783a:	d51d      	bpl.n	8007878 <_puts_r+0x78>
 800783c:	6923      	ldr	r3, [r4, #16]
 800783e:	b1db      	cbz	r3, 8007878 <_puts_r+0x78>
 8007840:	3e01      	subs	r6, #1
 8007842:	68a3      	ldr	r3, [r4, #8]
 8007844:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007848:	3b01      	subs	r3, #1
 800784a:	60a3      	str	r3, [r4, #8]
 800784c:	bb39      	cbnz	r1, 800789e <_puts_r+0x9e>
 800784e:	2b00      	cmp	r3, #0
 8007850:	da38      	bge.n	80078c4 <_puts_r+0xc4>
 8007852:	4622      	mov	r2, r4
 8007854:	210a      	movs	r1, #10
 8007856:	4628      	mov	r0, r5
 8007858:	f000 f906 	bl	8007a68 <__swbuf_r>
 800785c:	3001      	adds	r0, #1
 800785e:	d011      	beq.n	8007884 <_puts_r+0x84>
 8007860:	250a      	movs	r5, #10
 8007862:	e011      	b.n	8007888 <_puts_r+0x88>
 8007864:	4b1b      	ldr	r3, [pc, #108]	; (80078d4 <_puts_r+0xd4>)
 8007866:	429c      	cmp	r4, r3
 8007868:	d101      	bne.n	800786e <_puts_r+0x6e>
 800786a:	68ac      	ldr	r4, [r5, #8]
 800786c:	e7da      	b.n	8007824 <_puts_r+0x24>
 800786e:	4b1a      	ldr	r3, [pc, #104]	; (80078d8 <_puts_r+0xd8>)
 8007870:	429c      	cmp	r4, r3
 8007872:	bf08      	it	eq
 8007874:	68ec      	ldreq	r4, [r5, #12]
 8007876:	e7d5      	b.n	8007824 <_puts_r+0x24>
 8007878:	4621      	mov	r1, r4
 800787a:	4628      	mov	r0, r5
 800787c:	f000 f958 	bl	8007b30 <__swsetup_r>
 8007880:	2800      	cmp	r0, #0
 8007882:	d0dd      	beq.n	8007840 <_puts_r+0x40>
 8007884:	f04f 35ff 	mov.w	r5, #4294967295
 8007888:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800788a:	07da      	lsls	r2, r3, #31
 800788c:	d405      	bmi.n	800789a <_puts_r+0x9a>
 800788e:	89a3      	ldrh	r3, [r4, #12]
 8007890:	059b      	lsls	r3, r3, #22
 8007892:	d402      	bmi.n	800789a <_puts_r+0x9a>
 8007894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007896:	f7ff fa85 	bl	8006da4 <__retarget_lock_release_recursive>
 800789a:	4628      	mov	r0, r5
 800789c:	bd70      	pop	{r4, r5, r6, pc}
 800789e:	2b00      	cmp	r3, #0
 80078a0:	da04      	bge.n	80078ac <_puts_r+0xac>
 80078a2:	69a2      	ldr	r2, [r4, #24]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	dc06      	bgt.n	80078b6 <_puts_r+0xb6>
 80078a8:	290a      	cmp	r1, #10
 80078aa:	d004      	beq.n	80078b6 <_puts_r+0xb6>
 80078ac:	6823      	ldr	r3, [r4, #0]
 80078ae:	1c5a      	adds	r2, r3, #1
 80078b0:	6022      	str	r2, [r4, #0]
 80078b2:	7019      	strb	r1, [r3, #0]
 80078b4:	e7c5      	b.n	8007842 <_puts_r+0x42>
 80078b6:	4622      	mov	r2, r4
 80078b8:	4628      	mov	r0, r5
 80078ba:	f000 f8d5 	bl	8007a68 <__swbuf_r>
 80078be:	3001      	adds	r0, #1
 80078c0:	d1bf      	bne.n	8007842 <_puts_r+0x42>
 80078c2:	e7df      	b.n	8007884 <_puts_r+0x84>
 80078c4:	6823      	ldr	r3, [r4, #0]
 80078c6:	250a      	movs	r5, #10
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	6022      	str	r2, [r4, #0]
 80078cc:	701d      	strb	r5, [r3, #0]
 80078ce:	e7db      	b.n	8007888 <_puts_r+0x88>
 80078d0:	080098ec 	.word	0x080098ec
 80078d4:	0800990c 	.word	0x0800990c
 80078d8:	080098cc 	.word	0x080098cc

080078dc <puts>:
 80078dc:	4b02      	ldr	r3, [pc, #8]	; (80078e8 <puts+0xc>)
 80078de:	4601      	mov	r1, r0
 80078e0:	6818      	ldr	r0, [r3, #0]
 80078e2:	f7ff bf8d 	b.w	8007800 <_puts_r>
 80078e6:	bf00      	nop
 80078e8:	20000010 	.word	0x20000010

080078ec <cleanup_glue>:
 80078ec:	b538      	push	{r3, r4, r5, lr}
 80078ee:	460c      	mov	r4, r1
 80078f0:	6809      	ldr	r1, [r1, #0]
 80078f2:	4605      	mov	r5, r0
 80078f4:	b109      	cbz	r1, 80078fa <cleanup_glue+0xe>
 80078f6:	f7ff fff9 	bl	80078ec <cleanup_glue>
 80078fa:	4621      	mov	r1, r4
 80078fc:	4628      	mov	r0, r5
 80078fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007902:	f001 bcfb 	b.w	80092fc <_free_r>
	...

08007908 <_reclaim_reent>:
 8007908:	4b2c      	ldr	r3, [pc, #176]	; (80079bc <_reclaim_reent+0xb4>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4283      	cmp	r3, r0
 800790e:	b570      	push	{r4, r5, r6, lr}
 8007910:	4604      	mov	r4, r0
 8007912:	d051      	beq.n	80079b8 <_reclaim_reent+0xb0>
 8007914:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007916:	b143      	cbz	r3, 800792a <_reclaim_reent+0x22>
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d14a      	bne.n	80079b4 <_reclaim_reent+0xac>
 800791e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007920:	6819      	ldr	r1, [r3, #0]
 8007922:	b111      	cbz	r1, 800792a <_reclaim_reent+0x22>
 8007924:	4620      	mov	r0, r4
 8007926:	f001 fce9 	bl	80092fc <_free_r>
 800792a:	6961      	ldr	r1, [r4, #20]
 800792c:	b111      	cbz	r1, 8007934 <_reclaim_reent+0x2c>
 800792e:	4620      	mov	r0, r4
 8007930:	f001 fce4 	bl	80092fc <_free_r>
 8007934:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007936:	b111      	cbz	r1, 800793e <_reclaim_reent+0x36>
 8007938:	4620      	mov	r0, r4
 800793a:	f001 fcdf 	bl	80092fc <_free_r>
 800793e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007940:	b111      	cbz	r1, 8007948 <_reclaim_reent+0x40>
 8007942:	4620      	mov	r0, r4
 8007944:	f001 fcda 	bl	80092fc <_free_r>
 8007948:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800794a:	b111      	cbz	r1, 8007952 <_reclaim_reent+0x4a>
 800794c:	4620      	mov	r0, r4
 800794e:	f001 fcd5 	bl	80092fc <_free_r>
 8007952:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007954:	b111      	cbz	r1, 800795c <_reclaim_reent+0x54>
 8007956:	4620      	mov	r0, r4
 8007958:	f001 fcd0 	bl	80092fc <_free_r>
 800795c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800795e:	b111      	cbz	r1, 8007966 <_reclaim_reent+0x5e>
 8007960:	4620      	mov	r0, r4
 8007962:	f001 fccb 	bl	80092fc <_free_r>
 8007966:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007968:	b111      	cbz	r1, 8007970 <_reclaim_reent+0x68>
 800796a:	4620      	mov	r0, r4
 800796c:	f001 fcc6 	bl	80092fc <_free_r>
 8007970:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007972:	b111      	cbz	r1, 800797a <_reclaim_reent+0x72>
 8007974:	4620      	mov	r0, r4
 8007976:	f001 fcc1 	bl	80092fc <_free_r>
 800797a:	69a3      	ldr	r3, [r4, #24]
 800797c:	b1e3      	cbz	r3, 80079b8 <_reclaim_reent+0xb0>
 800797e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007980:	4620      	mov	r0, r4
 8007982:	4798      	blx	r3
 8007984:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007986:	b1b9      	cbz	r1, 80079b8 <_reclaim_reent+0xb0>
 8007988:	4620      	mov	r0, r4
 800798a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800798e:	f7ff bfad 	b.w	80078ec <cleanup_glue>
 8007992:	5949      	ldr	r1, [r1, r5]
 8007994:	b941      	cbnz	r1, 80079a8 <_reclaim_reent+0xa0>
 8007996:	3504      	adds	r5, #4
 8007998:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800799a:	2d80      	cmp	r5, #128	; 0x80
 800799c:	68d9      	ldr	r1, [r3, #12]
 800799e:	d1f8      	bne.n	8007992 <_reclaim_reent+0x8a>
 80079a0:	4620      	mov	r0, r4
 80079a2:	f001 fcab 	bl	80092fc <_free_r>
 80079a6:	e7ba      	b.n	800791e <_reclaim_reent+0x16>
 80079a8:	680e      	ldr	r6, [r1, #0]
 80079aa:	4620      	mov	r0, r4
 80079ac:	f001 fca6 	bl	80092fc <_free_r>
 80079b0:	4631      	mov	r1, r6
 80079b2:	e7ef      	b.n	8007994 <_reclaim_reent+0x8c>
 80079b4:	2500      	movs	r5, #0
 80079b6:	e7ef      	b.n	8007998 <_reclaim_reent+0x90>
 80079b8:	bd70      	pop	{r4, r5, r6, pc}
 80079ba:	bf00      	nop
 80079bc:	20000010 	.word	0x20000010

080079c0 <_sbrk_r>:
 80079c0:	b538      	push	{r3, r4, r5, lr}
 80079c2:	4d06      	ldr	r5, [pc, #24]	; (80079dc <_sbrk_r+0x1c>)
 80079c4:	2300      	movs	r3, #0
 80079c6:	4604      	mov	r4, r0
 80079c8:	4608      	mov	r0, r1
 80079ca:	602b      	str	r3, [r5, #0]
 80079cc:	f7fa f834 	bl	8001a38 <_sbrk>
 80079d0:	1c43      	adds	r3, r0, #1
 80079d2:	d102      	bne.n	80079da <_sbrk_r+0x1a>
 80079d4:	682b      	ldr	r3, [r5, #0]
 80079d6:	b103      	cbz	r3, 80079da <_sbrk_r+0x1a>
 80079d8:	6023      	str	r3, [r4, #0]
 80079da:	bd38      	pop	{r3, r4, r5, pc}
 80079dc:	20001a08 	.word	0x20001a08

080079e0 <__sread>:
 80079e0:	b510      	push	{r4, lr}
 80079e2:	460c      	mov	r4, r1
 80079e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079e8:	f001 fe2e 	bl	8009648 <_read_r>
 80079ec:	2800      	cmp	r0, #0
 80079ee:	bfab      	itete	ge
 80079f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80079f2:	89a3      	ldrhlt	r3, [r4, #12]
 80079f4:	181b      	addge	r3, r3, r0
 80079f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80079fa:	bfac      	ite	ge
 80079fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80079fe:	81a3      	strhlt	r3, [r4, #12]
 8007a00:	bd10      	pop	{r4, pc}

08007a02 <__swrite>:
 8007a02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a06:	461f      	mov	r7, r3
 8007a08:	898b      	ldrh	r3, [r1, #12]
 8007a0a:	05db      	lsls	r3, r3, #23
 8007a0c:	4605      	mov	r5, r0
 8007a0e:	460c      	mov	r4, r1
 8007a10:	4616      	mov	r6, r2
 8007a12:	d505      	bpl.n	8007a20 <__swrite+0x1e>
 8007a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a18:	2302      	movs	r3, #2
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f001 f848 	bl	8008ab0 <_lseek_r>
 8007a20:	89a3      	ldrh	r3, [r4, #12]
 8007a22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a2a:	81a3      	strh	r3, [r4, #12]
 8007a2c:	4632      	mov	r2, r6
 8007a2e:	463b      	mov	r3, r7
 8007a30:	4628      	mov	r0, r5
 8007a32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a36:	f000 b869 	b.w	8007b0c <_write_r>

08007a3a <__sseek>:
 8007a3a:	b510      	push	{r4, lr}
 8007a3c:	460c      	mov	r4, r1
 8007a3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a42:	f001 f835 	bl	8008ab0 <_lseek_r>
 8007a46:	1c43      	adds	r3, r0, #1
 8007a48:	89a3      	ldrh	r3, [r4, #12]
 8007a4a:	bf15      	itete	ne
 8007a4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007a4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007a52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007a56:	81a3      	strheq	r3, [r4, #12]
 8007a58:	bf18      	it	ne
 8007a5a:	81a3      	strhne	r3, [r4, #12]
 8007a5c:	bd10      	pop	{r4, pc}

08007a5e <__sclose>:
 8007a5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a62:	f000 b8d3 	b.w	8007c0c <_close_r>
	...

08007a68 <__swbuf_r>:
 8007a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a6a:	460e      	mov	r6, r1
 8007a6c:	4614      	mov	r4, r2
 8007a6e:	4605      	mov	r5, r0
 8007a70:	b118      	cbz	r0, 8007a7a <__swbuf_r+0x12>
 8007a72:	6983      	ldr	r3, [r0, #24]
 8007a74:	b90b      	cbnz	r3, 8007a7a <__swbuf_r+0x12>
 8007a76:	f7ff f8d1 	bl	8006c1c <__sinit>
 8007a7a:	4b21      	ldr	r3, [pc, #132]	; (8007b00 <__swbuf_r+0x98>)
 8007a7c:	429c      	cmp	r4, r3
 8007a7e:	d12b      	bne.n	8007ad8 <__swbuf_r+0x70>
 8007a80:	686c      	ldr	r4, [r5, #4]
 8007a82:	69a3      	ldr	r3, [r4, #24]
 8007a84:	60a3      	str	r3, [r4, #8]
 8007a86:	89a3      	ldrh	r3, [r4, #12]
 8007a88:	071a      	lsls	r2, r3, #28
 8007a8a:	d52f      	bpl.n	8007aec <__swbuf_r+0x84>
 8007a8c:	6923      	ldr	r3, [r4, #16]
 8007a8e:	b36b      	cbz	r3, 8007aec <__swbuf_r+0x84>
 8007a90:	6923      	ldr	r3, [r4, #16]
 8007a92:	6820      	ldr	r0, [r4, #0]
 8007a94:	1ac0      	subs	r0, r0, r3
 8007a96:	6963      	ldr	r3, [r4, #20]
 8007a98:	b2f6      	uxtb	r6, r6
 8007a9a:	4283      	cmp	r3, r0
 8007a9c:	4637      	mov	r7, r6
 8007a9e:	dc04      	bgt.n	8007aaa <__swbuf_r+0x42>
 8007aa0:	4621      	mov	r1, r4
 8007aa2:	4628      	mov	r0, r5
 8007aa4:	f000 ffc4 	bl	8008a30 <_fflush_r>
 8007aa8:	bb30      	cbnz	r0, 8007af8 <__swbuf_r+0x90>
 8007aaa:	68a3      	ldr	r3, [r4, #8]
 8007aac:	3b01      	subs	r3, #1
 8007aae:	60a3      	str	r3, [r4, #8]
 8007ab0:	6823      	ldr	r3, [r4, #0]
 8007ab2:	1c5a      	adds	r2, r3, #1
 8007ab4:	6022      	str	r2, [r4, #0]
 8007ab6:	701e      	strb	r6, [r3, #0]
 8007ab8:	6963      	ldr	r3, [r4, #20]
 8007aba:	3001      	adds	r0, #1
 8007abc:	4283      	cmp	r3, r0
 8007abe:	d004      	beq.n	8007aca <__swbuf_r+0x62>
 8007ac0:	89a3      	ldrh	r3, [r4, #12]
 8007ac2:	07db      	lsls	r3, r3, #31
 8007ac4:	d506      	bpl.n	8007ad4 <__swbuf_r+0x6c>
 8007ac6:	2e0a      	cmp	r6, #10
 8007ac8:	d104      	bne.n	8007ad4 <__swbuf_r+0x6c>
 8007aca:	4621      	mov	r1, r4
 8007acc:	4628      	mov	r0, r5
 8007ace:	f000 ffaf 	bl	8008a30 <_fflush_r>
 8007ad2:	b988      	cbnz	r0, 8007af8 <__swbuf_r+0x90>
 8007ad4:	4638      	mov	r0, r7
 8007ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ad8:	4b0a      	ldr	r3, [pc, #40]	; (8007b04 <__swbuf_r+0x9c>)
 8007ada:	429c      	cmp	r4, r3
 8007adc:	d101      	bne.n	8007ae2 <__swbuf_r+0x7a>
 8007ade:	68ac      	ldr	r4, [r5, #8]
 8007ae0:	e7cf      	b.n	8007a82 <__swbuf_r+0x1a>
 8007ae2:	4b09      	ldr	r3, [pc, #36]	; (8007b08 <__swbuf_r+0xa0>)
 8007ae4:	429c      	cmp	r4, r3
 8007ae6:	bf08      	it	eq
 8007ae8:	68ec      	ldreq	r4, [r5, #12]
 8007aea:	e7ca      	b.n	8007a82 <__swbuf_r+0x1a>
 8007aec:	4621      	mov	r1, r4
 8007aee:	4628      	mov	r0, r5
 8007af0:	f000 f81e 	bl	8007b30 <__swsetup_r>
 8007af4:	2800      	cmp	r0, #0
 8007af6:	d0cb      	beq.n	8007a90 <__swbuf_r+0x28>
 8007af8:	f04f 37ff 	mov.w	r7, #4294967295
 8007afc:	e7ea      	b.n	8007ad4 <__swbuf_r+0x6c>
 8007afe:	bf00      	nop
 8007b00:	080098ec 	.word	0x080098ec
 8007b04:	0800990c 	.word	0x0800990c
 8007b08:	080098cc 	.word	0x080098cc

08007b0c <_write_r>:
 8007b0c:	b538      	push	{r3, r4, r5, lr}
 8007b0e:	4d07      	ldr	r5, [pc, #28]	; (8007b2c <_write_r+0x20>)
 8007b10:	4604      	mov	r4, r0
 8007b12:	4608      	mov	r0, r1
 8007b14:	4611      	mov	r1, r2
 8007b16:	2200      	movs	r2, #0
 8007b18:	602a      	str	r2, [r5, #0]
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	f7f9 f9ce 	bl	8000ebc <_write>
 8007b20:	1c43      	adds	r3, r0, #1
 8007b22:	d102      	bne.n	8007b2a <_write_r+0x1e>
 8007b24:	682b      	ldr	r3, [r5, #0]
 8007b26:	b103      	cbz	r3, 8007b2a <_write_r+0x1e>
 8007b28:	6023      	str	r3, [r4, #0]
 8007b2a:	bd38      	pop	{r3, r4, r5, pc}
 8007b2c:	20001a08 	.word	0x20001a08

08007b30 <__swsetup_r>:
 8007b30:	4b32      	ldr	r3, [pc, #200]	; (8007bfc <__swsetup_r+0xcc>)
 8007b32:	b570      	push	{r4, r5, r6, lr}
 8007b34:	681d      	ldr	r5, [r3, #0]
 8007b36:	4606      	mov	r6, r0
 8007b38:	460c      	mov	r4, r1
 8007b3a:	b125      	cbz	r5, 8007b46 <__swsetup_r+0x16>
 8007b3c:	69ab      	ldr	r3, [r5, #24]
 8007b3e:	b913      	cbnz	r3, 8007b46 <__swsetup_r+0x16>
 8007b40:	4628      	mov	r0, r5
 8007b42:	f7ff f86b 	bl	8006c1c <__sinit>
 8007b46:	4b2e      	ldr	r3, [pc, #184]	; (8007c00 <__swsetup_r+0xd0>)
 8007b48:	429c      	cmp	r4, r3
 8007b4a:	d10f      	bne.n	8007b6c <__swsetup_r+0x3c>
 8007b4c:	686c      	ldr	r4, [r5, #4]
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b54:	0719      	lsls	r1, r3, #28
 8007b56:	d42c      	bmi.n	8007bb2 <__swsetup_r+0x82>
 8007b58:	06dd      	lsls	r5, r3, #27
 8007b5a:	d411      	bmi.n	8007b80 <__swsetup_r+0x50>
 8007b5c:	2309      	movs	r3, #9
 8007b5e:	6033      	str	r3, [r6, #0]
 8007b60:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b64:	81a3      	strh	r3, [r4, #12]
 8007b66:	f04f 30ff 	mov.w	r0, #4294967295
 8007b6a:	e03e      	b.n	8007bea <__swsetup_r+0xba>
 8007b6c:	4b25      	ldr	r3, [pc, #148]	; (8007c04 <__swsetup_r+0xd4>)
 8007b6e:	429c      	cmp	r4, r3
 8007b70:	d101      	bne.n	8007b76 <__swsetup_r+0x46>
 8007b72:	68ac      	ldr	r4, [r5, #8]
 8007b74:	e7eb      	b.n	8007b4e <__swsetup_r+0x1e>
 8007b76:	4b24      	ldr	r3, [pc, #144]	; (8007c08 <__swsetup_r+0xd8>)
 8007b78:	429c      	cmp	r4, r3
 8007b7a:	bf08      	it	eq
 8007b7c:	68ec      	ldreq	r4, [r5, #12]
 8007b7e:	e7e6      	b.n	8007b4e <__swsetup_r+0x1e>
 8007b80:	0758      	lsls	r0, r3, #29
 8007b82:	d512      	bpl.n	8007baa <__swsetup_r+0x7a>
 8007b84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b86:	b141      	cbz	r1, 8007b9a <__swsetup_r+0x6a>
 8007b88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b8c:	4299      	cmp	r1, r3
 8007b8e:	d002      	beq.n	8007b96 <__swsetup_r+0x66>
 8007b90:	4630      	mov	r0, r6
 8007b92:	f001 fbb3 	bl	80092fc <_free_r>
 8007b96:	2300      	movs	r3, #0
 8007b98:	6363      	str	r3, [r4, #52]	; 0x34
 8007b9a:	89a3      	ldrh	r3, [r4, #12]
 8007b9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007ba0:	81a3      	strh	r3, [r4, #12]
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	6063      	str	r3, [r4, #4]
 8007ba6:	6923      	ldr	r3, [r4, #16]
 8007ba8:	6023      	str	r3, [r4, #0]
 8007baa:	89a3      	ldrh	r3, [r4, #12]
 8007bac:	f043 0308 	orr.w	r3, r3, #8
 8007bb0:	81a3      	strh	r3, [r4, #12]
 8007bb2:	6923      	ldr	r3, [r4, #16]
 8007bb4:	b94b      	cbnz	r3, 8007bca <__swsetup_r+0x9a>
 8007bb6:	89a3      	ldrh	r3, [r4, #12]
 8007bb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007bbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bc0:	d003      	beq.n	8007bca <__swsetup_r+0x9a>
 8007bc2:	4621      	mov	r1, r4
 8007bc4:	4630      	mov	r0, r6
 8007bc6:	f000 ffab 	bl	8008b20 <__smakebuf_r>
 8007bca:	89a0      	ldrh	r0, [r4, #12]
 8007bcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bd0:	f010 0301 	ands.w	r3, r0, #1
 8007bd4:	d00a      	beq.n	8007bec <__swsetup_r+0xbc>
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	60a3      	str	r3, [r4, #8]
 8007bda:	6963      	ldr	r3, [r4, #20]
 8007bdc:	425b      	negs	r3, r3
 8007bde:	61a3      	str	r3, [r4, #24]
 8007be0:	6923      	ldr	r3, [r4, #16]
 8007be2:	b943      	cbnz	r3, 8007bf6 <__swsetup_r+0xc6>
 8007be4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007be8:	d1ba      	bne.n	8007b60 <__swsetup_r+0x30>
 8007bea:	bd70      	pop	{r4, r5, r6, pc}
 8007bec:	0781      	lsls	r1, r0, #30
 8007bee:	bf58      	it	pl
 8007bf0:	6963      	ldrpl	r3, [r4, #20]
 8007bf2:	60a3      	str	r3, [r4, #8]
 8007bf4:	e7f4      	b.n	8007be0 <__swsetup_r+0xb0>
 8007bf6:	2000      	movs	r0, #0
 8007bf8:	e7f7      	b.n	8007bea <__swsetup_r+0xba>
 8007bfa:	bf00      	nop
 8007bfc:	20000010 	.word	0x20000010
 8007c00:	080098ec 	.word	0x080098ec
 8007c04:	0800990c 	.word	0x0800990c
 8007c08:	080098cc 	.word	0x080098cc

08007c0c <_close_r>:
 8007c0c:	b538      	push	{r3, r4, r5, lr}
 8007c0e:	4d06      	ldr	r5, [pc, #24]	; (8007c28 <_close_r+0x1c>)
 8007c10:	2300      	movs	r3, #0
 8007c12:	4604      	mov	r4, r0
 8007c14:	4608      	mov	r0, r1
 8007c16:	602b      	str	r3, [r5, #0]
 8007c18:	f7f9 fed9 	bl	80019ce <_close>
 8007c1c:	1c43      	adds	r3, r0, #1
 8007c1e:	d102      	bne.n	8007c26 <_close_r+0x1a>
 8007c20:	682b      	ldr	r3, [r5, #0]
 8007c22:	b103      	cbz	r3, 8007c26 <_close_r+0x1a>
 8007c24:	6023      	str	r3, [r4, #0]
 8007c26:	bd38      	pop	{r3, r4, r5, pc}
 8007c28:	20001a08 	.word	0x20001a08

08007c2c <quorem>:
 8007c2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c30:	6903      	ldr	r3, [r0, #16]
 8007c32:	690c      	ldr	r4, [r1, #16]
 8007c34:	42a3      	cmp	r3, r4
 8007c36:	4607      	mov	r7, r0
 8007c38:	f2c0 8081 	blt.w	8007d3e <quorem+0x112>
 8007c3c:	3c01      	subs	r4, #1
 8007c3e:	f101 0814 	add.w	r8, r1, #20
 8007c42:	f100 0514 	add.w	r5, r0, #20
 8007c46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c4a:	9301      	str	r3, [sp, #4]
 8007c4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c54:	3301      	adds	r3, #1
 8007c56:	429a      	cmp	r2, r3
 8007c58:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007c5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c60:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c64:	d331      	bcc.n	8007cca <quorem+0x9e>
 8007c66:	f04f 0e00 	mov.w	lr, #0
 8007c6a:	4640      	mov	r0, r8
 8007c6c:	46ac      	mov	ip, r5
 8007c6e:	46f2      	mov	sl, lr
 8007c70:	f850 2b04 	ldr.w	r2, [r0], #4
 8007c74:	b293      	uxth	r3, r2
 8007c76:	fb06 e303 	mla	r3, r6, r3, lr
 8007c7a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	ebaa 0303 	sub.w	r3, sl, r3
 8007c84:	f8dc a000 	ldr.w	sl, [ip]
 8007c88:	0c12      	lsrs	r2, r2, #16
 8007c8a:	fa13 f38a 	uxtah	r3, r3, sl
 8007c8e:	fb06 e202 	mla	r2, r6, r2, lr
 8007c92:	9300      	str	r3, [sp, #0]
 8007c94:	9b00      	ldr	r3, [sp, #0]
 8007c96:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007c9a:	b292      	uxth	r2, r2
 8007c9c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ca0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ca4:	f8bd 3000 	ldrh.w	r3, [sp]
 8007ca8:	4581      	cmp	r9, r0
 8007caa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cae:	f84c 3b04 	str.w	r3, [ip], #4
 8007cb2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007cb6:	d2db      	bcs.n	8007c70 <quorem+0x44>
 8007cb8:	f855 300b 	ldr.w	r3, [r5, fp]
 8007cbc:	b92b      	cbnz	r3, 8007cca <quorem+0x9e>
 8007cbe:	9b01      	ldr	r3, [sp, #4]
 8007cc0:	3b04      	subs	r3, #4
 8007cc2:	429d      	cmp	r5, r3
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	d32e      	bcc.n	8007d26 <quorem+0xfa>
 8007cc8:	613c      	str	r4, [r7, #16]
 8007cca:	4638      	mov	r0, r7
 8007ccc:	f001 f9fe 	bl	80090cc <__mcmp>
 8007cd0:	2800      	cmp	r0, #0
 8007cd2:	db24      	blt.n	8007d1e <quorem+0xf2>
 8007cd4:	3601      	adds	r6, #1
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	f04f 0c00 	mov.w	ip, #0
 8007cdc:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ce0:	f8d0 e000 	ldr.w	lr, [r0]
 8007ce4:	b293      	uxth	r3, r2
 8007ce6:	ebac 0303 	sub.w	r3, ip, r3
 8007cea:	0c12      	lsrs	r2, r2, #16
 8007cec:	fa13 f38e 	uxtah	r3, r3, lr
 8007cf0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007cf4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cfe:	45c1      	cmp	r9, r8
 8007d00:	f840 3b04 	str.w	r3, [r0], #4
 8007d04:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d08:	d2e8      	bcs.n	8007cdc <quorem+0xb0>
 8007d0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d12:	b922      	cbnz	r2, 8007d1e <quorem+0xf2>
 8007d14:	3b04      	subs	r3, #4
 8007d16:	429d      	cmp	r5, r3
 8007d18:	461a      	mov	r2, r3
 8007d1a:	d30a      	bcc.n	8007d32 <quorem+0x106>
 8007d1c:	613c      	str	r4, [r7, #16]
 8007d1e:	4630      	mov	r0, r6
 8007d20:	b003      	add	sp, #12
 8007d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d26:	6812      	ldr	r2, [r2, #0]
 8007d28:	3b04      	subs	r3, #4
 8007d2a:	2a00      	cmp	r2, #0
 8007d2c:	d1cc      	bne.n	8007cc8 <quorem+0x9c>
 8007d2e:	3c01      	subs	r4, #1
 8007d30:	e7c7      	b.n	8007cc2 <quorem+0x96>
 8007d32:	6812      	ldr	r2, [r2, #0]
 8007d34:	3b04      	subs	r3, #4
 8007d36:	2a00      	cmp	r2, #0
 8007d38:	d1f0      	bne.n	8007d1c <quorem+0xf0>
 8007d3a:	3c01      	subs	r4, #1
 8007d3c:	e7eb      	b.n	8007d16 <quorem+0xea>
 8007d3e:	2000      	movs	r0, #0
 8007d40:	e7ee      	b.n	8007d20 <quorem+0xf4>
 8007d42:	0000      	movs	r0, r0
 8007d44:	0000      	movs	r0, r0
	...

08007d48 <_dtoa_r>:
 8007d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d4c:	ed2d 8b04 	vpush	{d8-d9}
 8007d50:	ec57 6b10 	vmov	r6, r7, d0
 8007d54:	b093      	sub	sp, #76	; 0x4c
 8007d56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007d58:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007d5c:	9106      	str	r1, [sp, #24]
 8007d5e:	ee10 aa10 	vmov	sl, s0
 8007d62:	4604      	mov	r4, r0
 8007d64:	9209      	str	r2, [sp, #36]	; 0x24
 8007d66:	930c      	str	r3, [sp, #48]	; 0x30
 8007d68:	46bb      	mov	fp, r7
 8007d6a:	b975      	cbnz	r5, 8007d8a <_dtoa_r+0x42>
 8007d6c:	2010      	movs	r0, #16
 8007d6e:	f000 ff17 	bl	8008ba0 <malloc>
 8007d72:	4602      	mov	r2, r0
 8007d74:	6260      	str	r0, [r4, #36]	; 0x24
 8007d76:	b920      	cbnz	r0, 8007d82 <_dtoa_r+0x3a>
 8007d78:	4ba7      	ldr	r3, [pc, #668]	; (8008018 <_dtoa_r+0x2d0>)
 8007d7a:	21ea      	movs	r1, #234	; 0xea
 8007d7c:	48a7      	ldr	r0, [pc, #668]	; (800801c <_dtoa_r+0x2d4>)
 8007d7e:	f001 fc75 	bl	800966c <__assert_func>
 8007d82:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007d86:	6005      	str	r5, [r0, #0]
 8007d88:	60c5      	str	r5, [r0, #12]
 8007d8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d8c:	6819      	ldr	r1, [r3, #0]
 8007d8e:	b151      	cbz	r1, 8007da6 <_dtoa_r+0x5e>
 8007d90:	685a      	ldr	r2, [r3, #4]
 8007d92:	604a      	str	r2, [r1, #4]
 8007d94:	2301      	movs	r3, #1
 8007d96:	4093      	lsls	r3, r2
 8007d98:	608b      	str	r3, [r1, #8]
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	f000 ff54 	bl	8008c48 <_Bfree>
 8007da0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007da2:	2200      	movs	r2, #0
 8007da4:	601a      	str	r2, [r3, #0]
 8007da6:	1e3b      	subs	r3, r7, #0
 8007da8:	bfaa      	itet	ge
 8007daa:	2300      	movge	r3, #0
 8007dac:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007db0:	f8c8 3000 	strge.w	r3, [r8]
 8007db4:	4b9a      	ldr	r3, [pc, #616]	; (8008020 <_dtoa_r+0x2d8>)
 8007db6:	bfbc      	itt	lt
 8007db8:	2201      	movlt	r2, #1
 8007dba:	f8c8 2000 	strlt.w	r2, [r8]
 8007dbe:	ea33 030b 	bics.w	r3, r3, fp
 8007dc2:	d11b      	bne.n	8007dfc <_dtoa_r+0xb4>
 8007dc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dc6:	f242 730f 	movw	r3, #9999	; 0x270f
 8007dca:	6013      	str	r3, [r2, #0]
 8007dcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007dd0:	4333      	orrs	r3, r6
 8007dd2:	f000 8592 	beq.w	80088fa <_dtoa_r+0xbb2>
 8007dd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007dd8:	b963      	cbnz	r3, 8007df4 <_dtoa_r+0xac>
 8007dda:	4b92      	ldr	r3, [pc, #584]	; (8008024 <_dtoa_r+0x2dc>)
 8007ddc:	e022      	b.n	8007e24 <_dtoa_r+0xdc>
 8007dde:	4b92      	ldr	r3, [pc, #584]	; (8008028 <_dtoa_r+0x2e0>)
 8007de0:	9301      	str	r3, [sp, #4]
 8007de2:	3308      	adds	r3, #8
 8007de4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007de6:	6013      	str	r3, [r2, #0]
 8007de8:	9801      	ldr	r0, [sp, #4]
 8007dea:	b013      	add	sp, #76	; 0x4c
 8007dec:	ecbd 8b04 	vpop	{d8-d9}
 8007df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df4:	4b8b      	ldr	r3, [pc, #556]	; (8008024 <_dtoa_r+0x2dc>)
 8007df6:	9301      	str	r3, [sp, #4]
 8007df8:	3303      	adds	r3, #3
 8007dfa:	e7f3      	b.n	8007de4 <_dtoa_r+0x9c>
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	2300      	movs	r3, #0
 8007e00:	4650      	mov	r0, sl
 8007e02:	4659      	mov	r1, fp
 8007e04:	f7f8 fe68 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e08:	ec4b ab19 	vmov	d9, sl, fp
 8007e0c:	4680      	mov	r8, r0
 8007e0e:	b158      	cbz	r0, 8007e28 <_dtoa_r+0xe0>
 8007e10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e12:	2301      	movs	r3, #1
 8007e14:	6013      	str	r3, [r2, #0]
 8007e16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 856b 	beq.w	80088f4 <_dtoa_r+0xbac>
 8007e1e:	4883      	ldr	r0, [pc, #524]	; (800802c <_dtoa_r+0x2e4>)
 8007e20:	6018      	str	r0, [r3, #0]
 8007e22:	1e43      	subs	r3, r0, #1
 8007e24:	9301      	str	r3, [sp, #4]
 8007e26:	e7df      	b.n	8007de8 <_dtoa_r+0xa0>
 8007e28:	ec4b ab10 	vmov	d0, sl, fp
 8007e2c:	aa10      	add	r2, sp, #64	; 0x40
 8007e2e:	a911      	add	r1, sp, #68	; 0x44
 8007e30:	4620      	mov	r0, r4
 8007e32:	f001 f9f1 	bl	8009218 <__d2b>
 8007e36:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007e3a:	ee08 0a10 	vmov	s16, r0
 8007e3e:	2d00      	cmp	r5, #0
 8007e40:	f000 8084 	beq.w	8007f4c <_dtoa_r+0x204>
 8007e44:	ee19 3a90 	vmov	r3, s19
 8007e48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e4c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007e50:	4656      	mov	r6, sl
 8007e52:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007e56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007e5a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007e5e:	4b74      	ldr	r3, [pc, #464]	; (8008030 <_dtoa_r+0x2e8>)
 8007e60:	2200      	movs	r2, #0
 8007e62:	4630      	mov	r0, r6
 8007e64:	4639      	mov	r1, r7
 8007e66:	f7f8 fa17 	bl	8000298 <__aeabi_dsub>
 8007e6a:	a365      	add	r3, pc, #404	; (adr r3, 8008000 <_dtoa_r+0x2b8>)
 8007e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e70:	f7f8 fbca 	bl	8000608 <__aeabi_dmul>
 8007e74:	a364      	add	r3, pc, #400	; (adr r3, 8008008 <_dtoa_r+0x2c0>)
 8007e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7a:	f7f8 fa0f 	bl	800029c <__adddf3>
 8007e7e:	4606      	mov	r6, r0
 8007e80:	4628      	mov	r0, r5
 8007e82:	460f      	mov	r7, r1
 8007e84:	f7f8 fb56 	bl	8000534 <__aeabi_i2d>
 8007e88:	a361      	add	r3, pc, #388	; (adr r3, 8008010 <_dtoa_r+0x2c8>)
 8007e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8e:	f7f8 fbbb 	bl	8000608 <__aeabi_dmul>
 8007e92:	4602      	mov	r2, r0
 8007e94:	460b      	mov	r3, r1
 8007e96:	4630      	mov	r0, r6
 8007e98:	4639      	mov	r1, r7
 8007e9a:	f7f8 f9ff 	bl	800029c <__adddf3>
 8007e9e:	4606      	mov	r6, r0
 8007ea0:	460f      	mov	r7, r1
 8007ea2:	f7f8 fe61 	bl	8000b68 <__aeabi_d2iz>
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	9000      	str	r0, [sp, #0]
 8007eaa:	2300      	movs	r3, #0
 8007eac:	4630      	mov	r0, r6
 8007eae:	4639      	mov	r1, r7
 8007eb0:	f7f8 fe1c 	bl	8000aec <__aeabi_dcmplt>
 8007eb4:	b150      	cbz	r0, 8007ecc <_dtoa_r+0x184>
 8007eb6:	9800      	ldr	r0, [sp, #0]
 8007eb8:	f7f8 fb3c 	bl	8000534 <__aeabi_i2d>
 8007ebc:	4632      	mov	r2, r6
 8007ebe:	463b      	mov	r3, r7
 8007ec0:	f7f8 fe0a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ec4:	b910      	cbnz	r0, 8007ecc <_dtoa_r+0x184>
 8007ec6:	9b00      	ldr	r3, [sp, #0]
 8007ec8:	3b01      	subs	r3, #1
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	9b00      	ldr	r3, [sp, #0]
 8007ece:	2b16      	cmp	r3, #22
 8007ed0:	d85a      	bhi.n	8007f88 <_dtoa_r+0x240>
 8007ed2:	9a00      	ldr	r2, [sp, #0]
 8007ed4:	4b57      	ldr	r3, [pc, #348]	; (8008034 <_dtoa_r+0x2ec>)
 8007ed6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ede:	ec51 0b19 	vmov	r0, r1, d9
 8007ee2:	f7f8 fe03 	bl	8000aec <__aeabi_dcmplt>
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	d050      	beq.n	8007f8c <_dtoa_r+0x244>
 8007eea:	9b00      	ldr	r3, [sp, #0]
 8007eec:	3b01      	subs	r3, #1
 8007eee:	9300      	str	r3, [sp, #0]
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ef4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ef6:	1b5d      	subs	r5, r3, r5
 8007ef8:	1e6b      	subs	r3, r5, #1
 8007efa:	9305      	str	r3, [sp, #20]
 8007efc:	bf45      	ittet	mi
 8007efe:	f1c5 0301 	rsbmi	r3, r5, #1
 8007f02:	9304      	strmi	r3, [sp, #16]
 8007f04:	2300      	movpl	r3, #0
 8007f06:	2300      	movmi	r3, #0
 8007f08:	bf4c      	ite	mi
 8007f0a:	9305      	strmi	r3, [sp, #20]
 8007f0c:	9304      	strpl	r3, [sp, #16]
 8007f0e:	9b00      	ldr	r3, [sp, #0]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	db3d      	blt.n	8007f90 <_dtoa_r+0x248>
 8007f14:	9b05      	ldr	r3, [sp, #20]
 8007f16:	9a00      	ldr	r2, [sp, #0]
 8007f18:	920a      	str	r2, [sp, #40]	; 0x28
 8007f1a:	4413      	add	r3, r2
 8007f1c:	9305      	str	r3, [sp, #20]
 8007f1e:	2300      	movs	r3, #0
 8007f20:	9307      	str	r3, [sp, #28]
 8007f22:	9b06      	ldr	r3, [sp, #24]
 8007f24:	2b09      	cmp	r3, #9
 8007f26:	f200 8089 	bhi.w	800803c <_dtoa_r+0x2f4>
 8007f2a:	2b05      	cmp	r3, #5
 8007f2c:	bfc4      	itt	gt
 8007f2e:	3b04      	subgt	r3, #4
 8007f30:	9306      	strgt	r3, [sp, #24]
 8007f32:	9b06      	ldr	r3, [sp, #24]
 8007f34:	f1a3 0302 	sub.w	r3, r3, #2
 8007f38:	bfcc      	ite	gt
 8007f3a:	2500      	movgt	r5, #0
 8007f3c:	2501      	movle	r5, #1
 8007f3e:	2b03      	cmp	r3, #3
 8007f40:	f200 8087 	bhi.w	8008052 <_dtoa_r+0x30a>
 8007f44:	e8df f003 	tbb	[pc, r3]
 8007f48:	59383a2d 	.word	0x59383a2d
 8007f4c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007f50:	441d      	add	r5, r3
 8007f52:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007f56:	2b20      	cmp	r3, #32
 8007f58:	bfc1      	itttt	gt
 8007f5a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007f5e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007f62:	fa0b f303 	lslgt.w	r3, fp, r3
 8007f66:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007f6a:	bfda      	itte	le
 8007f6c:	f1c3 0320 	rsble	r3, r3, #32
 8007f70:	fa06 f003 	lslle.w	r0, r6, r3
 8007f74:	4318      	orrgt	r0, r3
 8007f76:	f7f8 facd 	bl	8000514 <__aeabi_ui2d>
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	4606      	mov	r6, r0
 8007f7e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007f82:	3d01      	subs	r5, #1
 8007f84:	930e      	str	r3, [sp, #56]	; 0x38
 8007f86:	e76a      	b.n	8007e5e <_dtoa_r+0x116>
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e7b2      	b.n	8007ef2 <_dtoa_r+0x1aa>
 8007f8c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007f8e:	e7b1      	b.n	8007ef4 <_dtoa_r+0x1ac>
 8007f90:	9b04      	ldr	r3, [sp, #16]
 8007f92:	9a00      	ldr	r2, [sp, #0]
 8007f94:	1a9b      	subs	r3, r3, r2
 8007f96:	9304      	str	r3, [sp, #16]
 8007f98:	4253      	negs	r3, r2
 8007f9a:	9307      	str	r3, [sp, #28]
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	930a      	str	r3, [sp, #40]	; 0x28
 8007fa0:	e7bf      	b.n	8007f22 <_dtoa_r+0x1da>
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	9308      	str	r3, [sp, #32]
 8007fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	dc55      	bgt.n	8008058 <_dtoa_r+0x310>
 8007fac:	2301      	movs	r3, #1
 8007fae:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	9209      	str	r2, [sp, #36]	; 0x24
 8007fb6:	e00c      	b.n	8007fd2 <_dtoa_r+0x28a>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e7f3      	b.n	8007fa4 <_dtoa_r+0x25c>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fc0:	9308      	str	r3, [sp, #32]
 8007fc2:	9b00      	ldr	r3, [sp, #0]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	9302      	str	r3, [sp, #8]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	9303      	str	r3, [sp, #12]
 8007fce:	bfb8      	it	lt
 8007fd0:	2301      	movlt	r3, #1
 8007fd2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	6042      	str	r2, [r0, #4]
 8007fd8:	2204      	movs	r2, #4
 8007fda:	f102 0614 	add.w	r6, r2, #20
 8007fde:	429e      	cmp	r6, r3
 8007fe0:	6841      	ldr	r1, [r0, #4]
 8007fe2:	d93d      	bls.n	8008060 <_dtoa_r+0x318>
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	f000 fdef 	bl	8008bc8 <_Balloc>
 8007fea:	9001      	str	r0, [sp, #4]
 8007fec:	2800      	cmp	r0, #0
 8007fee:	d13b      	bne.n	8008068 <_dtoa_r+0x320>
 8007ff0:	4b11      	ldr	r3, [pc, #68]	; (8008038 <_dtoa_r+0x2f0>)
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007ff8:	e6c0      	b.n	8007d7c <_dtoa_r+0x34>
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	e7df      	b.n	8007fbe <_dtoa_r+0x276>
 8007ffe:	bf00      	nop
 8008000:	636f4361 	.word	0x636f4361
 8008004:	3fd287a7 	.word	0x3fd287a7
 8008008:	8b60c8b3 	.word	0x8b60c8b3
 800800c:	3fc68a28 	.word	0x3fc68a28
 8008010:	509f79fb 	.word	0x509f79fb
 8008014:	3fd34413 	.word	0x3fd34413
 8008018:	08009971 	.word	0x08009971
 800801c:	08009988 	.word	0x08009988
 8008020:	7ff00000 	.word	0x7ff00000
 8008024:	0800996d 	.word	0x0800996d
 8008028:	08009964 	.word	0x08009964
 800802c:	08009941 	.word	0x08009941
 8008030:	3ff80000 	.word	0x3ff80000
 8008034:	08009a78 	.word	0x08009a78
 8008038:	080099e3 	.word	0x080099e3
 800803c:	2501      	movs	r5, #1
 800803e:	2300      	movs	r3, #0
 8008040:	9306      	str	r3, [sp, #24]
 8008042:	9508      	str	r5, [sp, #32]
 8008044:	f04f 33ff 	mov.w	r3, #4294967295
 8008048:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800804c:	2200      	movs	r2, #0
 800804e:	2312      	movs	r3, #18
 8008050:	e7b0      	b.n	8007fb4 <_dtoa_r+0x26c>
 8008052:	2301      	movs	r3, #1
 8008054:	9308      	str	r3, [sp, #32]
 8008056:	e7f5      	b.n	8008044 <_dtoa_r+0x2fc>
 8008058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800805a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800805e:	e7b8      	b.n	8007fd2 <_dtoa_r+0x28a>
 8008060:	3101      	adds	r1, #1
 8008062:	6041      	str	r1, [r0, #4]
 8008064:	0052      	lsls	r2, r2, #1
 8008066:	e7b8      	b.n	8007fda <_dtoa_r+0x292>
 8008068:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800806a:	9a01      	ldr	r2, [sp, #4]
 800806c:	601a      	str	r2, [r3, #0]
 800806e:	9b03      	ldr	r3, [sp, #12]
 8008070:	2b0e      	cmp	r3, #14
 8008072:	f200 809d 	bhi.w	80081b0 <_dtoa_r+0x468>
 8008076:	2d00      	cmp	r5, #0
 8008078:	f000 809a 	beq.w	80081b0 <_dtoa_r+0x468>
 800807c:	9b00      	ldr	r3, [sp, #0]
 800807e:	2b00      	cmp	r3, #0
 8008080:	dd32      	ble.n	80080e8 <_dtoa_r+0x3a0>
 8008082:	4ab7      	ldr	r2, [pc, #732]	; (8008360 <_dtoa_r+0x618>)
 8008084:	f003 030f 	and.w	r3, r3, #15
 8008088:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800808c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008090:	9b00      	ldr	r3, [sp, #0]
 8008092:	05d8      	lsls	r0, r3, #23
 8008094:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008098:	d516      	bpl.n	80080c8 <_dtoa_r+0x380>
 800809a:	4bb2      	ldr	r3, [pc, #712]	; (8008364 <_dtoa_r+0x61c>)
 800809c:	ec51 0b19 	vmov	r0, r1, d9
 80080a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80080a4:	f7f8 fbda 	bl	800085c <__aeabi_ddiv>
 80080a8:	f007 070f 	and.w	r7, r7, #15
 80080ac:	4682      	mov	sl, r0
 80080ae:	468b      	mov	fp, r1
 80080b0:	2503      	movs	r5, #3
 80080b2:	4eac      	ldr	r6, [pc, #688]	; (8008364 <_dtoa_r+0x61c>)
 80080b4:	b957      	cbnz	r7, 80080cc <_dtoa_r+0x384>
 80080b6:	4642      	mov	r2, r8
 80080b8:	464b      	mov	r3, r9
 80080ba:	4650      	mov	r0, sl
 80080bc:	4659      	mov	r1, fp
 80080be:	f7f8 fbcd 	bl	800085c <__aeabi_ddiv>
 80080c2:	4682      	mov	sl, r0
 80080c4:	468b      	mov	fp, r1
 80080c6:	e028      	b.n	800811a <_dtoa_r+0x3d2>
 80080c8:	2502      	movs	r5, #2
 80080ca:	e7f2      	b.n	80080b2 <_dtoa_r+0x36a>
 80080cc:	07f9      	lsls	r1, r7, #31
 80080ce:	d508      	bpl.n	80080e2 <_dtoa_r+0x39a>
 80080d0:	4640      	mov	r0, r8
 80080d2:	4649      	mov	r1, r9
 80080d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80080d8:	f7f8 fa96 	bl	8000608 <__aeabi_dmul>
 80080dc:	3501      	adds	r5, #1
 80080de:	4680      	mov	r8, r0
 80080e0:	4689      	mov	r9, r1
 80080e2:	107f      	asrs	r7, r7, #1
 80080e4:	3608      	adds	r6, #8
 80080e6:	e7e5      	b.n	80080b4 <_dtoa_r+0x36c>
 80080e8:	f000 809b 	beq.w	8008222 <_dtoa_r+0x4da>
 80080ec:	9b00      	ldr	r3, [sp, #0]
 80080ee:	4f9d      	ldr	r7, [pc, #628]	; (8008364 <_dtoa_r+0x61c>)
 80080f0:	425e      	negs	r6, r3
 80080f2:	4b9b      	ldr	r3, [pc, #620]	; (8008360 <_dtoa_r+0x618>)
 80080f4:	f006 020f 	and.w	r2, r6, #15
 80080f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008100:	ec51 0b19 	vmov	r0, r1, d9
 8008104:	f7f8 fa80 	bl	8000608 <__aeabi_dmul>
 8008108:	1136      	asrs	r6, r6, #4
 800810a:	4682      	mov	sl, r0
 800810c:	468b      	mov	fp, r1
 800810e:	2300      	movs	r3, #0
 8008110:	2502      	movs	r5, #2
 8008112:	2e00      	cmp	r6, #0
 8008114:	d17a      	bne.n	800820c <_dtoa_r+0x4c4>
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1d3      	bne.n	80080c2 <_dtoa_r+0x37a>
 800811a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800811c:	2b00      	cmp	r3, #0
 800811e:	f000 8082 	beq.w	8008226 <_dtoa_r+0x4de>
 8008122:	4b91      	ldr	r3, [pc, #580]	; (8008368 <_dtoa_r+0x620>)
 8008124:	2200      	movs	r2, #0
 8008126:	4650      	mov	r0, sl
 8008128:	4659      	mov	r1, fp
 800812a:	f7f8 fcdf 	bl	8000aec <__aeabi_dcmplt>
 800812e:	2800      	cmp	r0, #0
 8008130:	d079      	beq.n	8008226 <_dtoa_r+0x4de>
 8008132:	9b03      	ldr	r3, [sp, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d076      	beq.n	8008226 <_dtoa_r+0x4de>
 8008138:	9b02      	ldr	r3, [sp, #8]
 800813a:	2b00      	cmp	r3, #0
 800813c:	dd36      	ble.n	80081ac <_dtoa_r+0x464>
 800813e:	9b00      	ldr	r3, [sp, #0]
 8008140:	4650      	mov	r0, sl
 8008142:	4659      	mov	r1, fp
 8008144:	1e5f      	subs	r7, r3, #1
 8008146:	2200      	movs	r2, #0
 8008148:	4b88      	ldr	r3, [pc, #544]	; (800836c <_dtoa_r+0x624>)
 800814a:	f7f8 fa5d 	bl	8000608 <__aeabi_dmul>
 800814e:	9e02      	ldr	r6, [sp, #8]
 8008150:	4682      	mov	sl, r0
 8008152:	468b      	mov	fp, r1
 8008154:	3501      	adds	r5, #1
 8008156:	4628      	mov	r0, r5
 8008158:	f7f8 f9ec 	bl	8000534 <__aeabi_i2d>
 800815c:	4652      	mov	r2, sl
 800815e:	465b      	mov	r3, fp
 8008160:	f7f8 fa52 	bl	8000608 <__aeabi_dmul>
 8008164:	4b82      	ldr	r3, [pc, #520]	; (8008370 <_dtoa_r+0x628>)
 8008166:	2200      	movs	r2, #0
 8008168:	f7f8 f898 	bl	800029c <__adddf3>
 800816c:	46d0      	mov	r8, sl
 800816e:	46d9      	mov	r9, fp
 8008170:	4682      	mov	sl, r0
 8008172:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008176:	2e00      	cmp	r6, #0
 8008178:	d158      	bne.n	800822c <_dtoa_r+0x4e4>
 800817a:	4b7e      	ldr	r3, [pc, #504]	; (8008374 <_dtoa_r+0x62c>)
 800817c:	2200      	movs	r2, #0
 800817e:	4640      	mov	r0, r8
 8008180:	4649      	mov	r1, r9
 8008182:	f7f8 f889 	bl	8000298 <__aeabi_dsub>
 8008186:	4652      	mov	r2, sl
 8008188:	465b      	mov	r3, fp
 800818a:	4680      	mov	r8, r0
 800818c:	4689      	mov	r9, r1
 800818e:	f7f8 fccb 	bl	8000b28 <__aeabi_dcmpgt>
 8008192:	2800      	cmp	r0, #0
 8008194:	f040 8295 	bne.w	80086c2 <_dtoa_r+0x97a>
 8008198:	4652      	mov	r2, sl
 800819a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800819e:	4640      	mov	r0, r8
 80081a0:	4649      	mov	r1, r9
 80081a2:	f7f8 fca3 	bl	8000aec <__aeabi_dcmplt>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f040 8289 	bne.w	80086be <_dtoa_r+0x976>
 80081ac:	ec5b ab19 	vmov	sl, fp, d9
 80081b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f2c0 8148 	blt.w	8008448 <_dtoa_r+0x700>
 80081b8:	9a00      	ldr	r2, [sp, #0]
 80081ba:	2a0e      	cmp	r2, #14
 80081bc:	f300 8144 	bgt.w	8008448 <_dtoa_r+0x700>
 80081c0:	4b67      	ldr	r3, [pc, #412]	; (8008360 <_dtoa_r+0x618>)
 80081c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80081ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	f280 80d5 	bge.w	800837c <_dtoa_r+0x634>
 80081d2:	9b03      	ldr	r3, [sp, #12]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f300 80d1 	bgt.w	800837c <_dtoa_r+0x634>
 80081da:	f040 826f 	bne.w	80086bc <_dtoa_r+0x974>
 80081de:	4b65      	ldr	r3, [pc, #404]	; (8008374 <_dtoa_r+0x62c>)
 80081e0:	2200      	movs	r2, #0
 80081e2:	4640      	mov	r0, r8
 80081e4:	4649      	mov	r1, r9
 80081e6:	f7f8 fa0f 	bl	8000608 <__aeabi_dmul>
 80081ea:	4652      	mov	r2, sl
 80081ec:	465b      	mov	r3, fp
 80081ee:	f7f8 fc91 	bl	8000b14 <__aeabi_dcmpge>
 80081f2:	9e03      	ldr	r6, [sp, #12]
 80081f4:	4637      	mov	r7, r6
 80081f6:	2800      	cmp	r0, #0
 80081f8:	f040 8245 	bne.w	8008686 <_dtoa_r+0x93e>
 80081fc:	9d01      	ldr	r5, [sp, #4]
 80081fe:	2331      	movs	r3, #49	; 0x31
 8008200:	f805 3b01 	strb.w	r3, [r5], #1
 8008204:	9b00      	ldr	r3, [sp, #0]
 8008206:	3301      	adds	r3, #1
 8008208:	9300      	str	r3, [sp, #0]
 800820a:	e240      	b.n	800868e <_dtoa_r+0x946>
 800820c:	07f2      	lsls	r2, r6, #31
 800820e:	d505      	bpl.n	800821c <_dtoa_r+0x4d4>
 8008210:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008214:	f7f8 f9f8 	bl	8000608 <__aeabi_dmul>
 8008218:	3501      	adds	r5, #1
 800821a:	2301      	movs	r3, #1
 800821c:	1076      	asrs	r6, r6, #1
 800821e:	3708      	adds	r7, #8
 8008220:	e777      	b.n	8008112 <_dtoa_r+0x3ca>
 8008222:	2502      	movs	r5, #2
 8008224:	e779      	b.n	800811a <_dtoa_r+0x3d2>
 8008226:	9f00      	ldr	r7, [sp, #0]
 8008228:	9e03      	ldr	r6, [sp, #12]
 800822a:	e794      	b.n	8008156 <_dtoa_r+0x40e>
 800822c:	9901      	ldr	r1, [sp, #4]
 800822e:	4b4c      	ldr	r3, [pc, #304]	; (8008360 <_dtoa_r+0x618>)
 8008230:	4431      	add	r1, r6
 8008232:	910d      	str	r1, [sp, #52]	; 0x34
 8008234:	9908      	ldr	r1, [sp, #32]
 8008236:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800823a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800823e:	2900      	cmp	r1, #0
 8008240:	d043      	beq.n	80082ca <_dtoa_r+0x582>
 8008242:	494d      	ldr	r1, [pc, #308]	; (8008378 <_dtoa_r+0x630>)
 8008244:	2000      	movs	r0, #0
 8008246:	f7f8 fb09 	bl	800085c <__aeabi_ddiv>
 800824a:	4652      	mov	r2, sl
 800824c:	465b      	mov	r3, fp
 800824e:	f7f8 f823 	bl	8000298 <__aeabi_dsub>
 8008252:	9d01      	ldr	r5, [sp, #4]
 8008254:	4682      	mov	sl, r0
 8008256:	468b      	mov	fp, r1
 8008258:	4649      	mov	r1, r9
 800825a:	4640      	mov	r0, r8
 800825c:	f7f8 fc84 	bl	8000b68 <__aeabi_d2iz>
 8008260:	4606      	mov	r6, r0
 8008262:	f7f8 f967 	bl	8000534 <__aeabi_i2d>
 8008266:	4602      	mov	r2, r0
 8008268:	460b      	mov	r3, r1
 800826a:	4640      	mov	r0, r8
 800826c:	4649      	mov	r1, r9
 800826e:	f7f8 f813 	bl	8000298 <__aeabi_dsub>
 8008272:	3630      	adds	r6, #48	; 0x30
 8008274:	f805 6b01 	strb.w	r6, [r5], #1
 8008278:	4652      	mov	r2, sl
 800827a:	465b      	mov	r3, fp
 800827c:	4680      	mov	r8, r0
 800827e:	4689      	mov	r9, r1
 8008280:	f7f8 fc34 	bl	8000aec <__aeabi_dcmplt>
 8008284:	2800      	cmp	r0, #0
 8008286:	d163      	bne.n	8008350 <_dtoa_r+0x608>
 8008288:	4642      	mov	r2, r8
 800828a:	464b      	mov	r3, r9
 800828c:	4936      	ldr	r1, [pc, #216]	; (8008368 <_dtoa_r+0x620>)
 800828e:	2000      	movs	r0, #0
 8008290:	f7f8 f802 	bl	8000298 <__aeabi_dsub>
 8008294:	4652      	mov	r2, sl
 8008296:	465b      	mov	r3, fp
 8008298:	f7f8 fc28 	bl	8000aec <__aeabi_dcmplt>
 800829c:	2800      	cmp	r0, #0
 800829e:	f040 80b5 	bne.w	800840c <_dtoa_r+0x6c4>
 80082a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082a4:	429d      	cmp	r5, r3
 80082a6:	d081      	beq.n	80081ac <_dtoa_r+0x464>
 80082a8:	4b30      	ldr	r3, [pc, #192]	; (800836c <_dtoa_r+0x624>)
 80082aa:	2200      	movs	r2, #0
 80082ac:	4650      	mov	r0, sl
 80082ae:	4659      	mov	r1, fp
 80082b0:	f7f8 f9aa 	bl	8000608 <__aeabi_dmul>
 80082b4:	4b2d      	ldr	r3, [pc, #180]	; (800836c <_dtoa_r+0x624>)
 80082b6:	4682      	mov	sl, r0
 80082b8:	468b      	mov	fp, r1
 80082ba:	4640      	mov	r0, r8
 80082bc:	4649      	mov	r1, r9
 80082be:	2200      	movs	r2, #0
 80082c0:	f7f8 f9a2 	bl	8000608 <__aeabi_dmul>
 80082c4:	4680      	mov	r8, r0
 80082c6:	4689      	mov	r9, r1
 80082c8:	e7c6      	b.n	8008258 <_dtoa_r+0x510>
 80082ca:	4650      	mov	r0, sl
 80082cc:	4659      	mov	r1, fp
 80082ce:	f7f8 f99b 	bl	8000608 <__aeabi_dmul>
 80082d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082d4:	9d01      	ldr	r5, [sp, #4]
 80082d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80082d8:	4682      	mov	sl, r0
 80082da:	468b      	mov	fp, r1
 80082dc:	4649      	mov	r1, r9
 80082de:	4640      	mov	r0, r8
 80082e0:	f7f8 fc42 	bl	8000b68 <__aeabi_d2iz>
 80082e4:	4606      	mov	r6, r0
 80082e6:	f7f8 f925 	bl	8000534 <__aeabi_i2d>
 80082ea:	3630      	adds	r6, #48	; 0x30
 80082ec:	4602      	mov	r2, r0
 80082ee:	460b      	mov	r3, r1
 80082f0:	4640      	mov	r0, r8
 80082f2:	4649      	mov	r1, r9
 80082f4:	f7f7 ffd0 	bl	8000298 <__aeabi_dsub>
 80082f8:	f805 6b01 	strb.w	r6, [r5], #1
 80082fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082fe:	429d      	cmp	r5, r3
 8008300:	4680      	mov	r8, r0
 8008302:	4689      	mov	r9, r1
 8008304:	f04f 0200 	mov.w	r2, #0
 8008308:	d124      	bne.n	8008354 <_dtoa_r+0x60c>
 800830a:	4b1b      	ldr	r3, [pc, #108]	; (8008378 <_dtoa_r+0x630>)
 800830c:	4650      	mov	r0, sl
 800830e:	4659      	mov	r1, fp
 8008310:	f7f7 ffc4 	bl	800029c <__adddf3>
 8008314:	4602      	mov	r2, r0
 8008316:	460b      	mov	r3, r1
 8008318:	4640      	mov	r0, r8
 800831a:	4649      	mov	r1, r9
 800831c:	f7f8 fc04 	bl	8000b28 <__aeabi_dcmpgt>
 8008320:	2800      	cmp	r0, #0
 8008322:	d173      	bne.n	800840c <_dtoa_r+0x6c4>
 8008324:	4652      	mov	r2, sl
 8008326:	465b      	mov	r3, fp
 8008328:	4913      	ldr	r1, [pc, #76]	; (8008378 <_dtoa_r+0x630>)
 800832a:	2000      	movs	r0, #0
 800832c:	f7f7 ffb4 	bl	8000298 <__aeabi_dsub>
 8008330:	4602      	mov	r2, r0
 8008332:	460b      	mov	r3, r1
 8008334:	4640      	mov	r0, r8
 8008336:	4649      	mov	r1, r9
 8008338:	f7f8 fbd8 	bl	8000aec <__aeabi_dcmplt>
 800833c:	2800      	cmp	r0, #0
 800833e:	f43f af35 	beq.w	80081ac <_dtoa_r+0x464>
 8008342:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008344:	1e6b      	subs	r3, r5, #1
 8008346:	930f      	str	r3, [sp, #60]	; 0x3c
 8008348:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800834c:	2b30      	cmp	r3, #48	; 0x30
 800834e:	d0f8      	beq.n	8008342 <_dtoa_r+0x5fa>
 8008350:	9700      	str	r7, [sp, #0]
 8008352:	e049      	b.n	80083e8 <_dtoa_r+0x6a0>
 8008354:	4b05      	ldr	r3, [pc, #20]	; (800836c <_dtoa_r+0x624>)
 8008356:	f7f8 f957 	bl	8000608 <__aeabi_dmul>
 800835a:	4680      	mov	r8, r0
 800835c:	4689      	mov	r9, r1
 800835e:	e7bd      	b.n	80082dc <_dtoa_r+0x594>
 8008360:	08009a78 	.word	0x08009a78
 8008364:	08009a50 	.word	0x08009a50
 8008368:	3ff00000 	.word	0x3ff00000
 800836c:	40240000 	.word	0x40240000
 8008370:	401c0000 	.word	0x401c0000
 8008374:	40140000 	.word	0x40140000
 8008378:	3fe00000 	.word	0x3fe00000
 800837c:	9d01      	ldr	r5, [sp, #4]
 800837e:	4656      	mov	r6, sl
 8008380:	465f      	mov	r7, fp
 8008382:	4642      	mov	r2, r8
 8008384:	464b      	mov	r3, r9
 8008386:	4630      	mov	r0, r6
 8008388:	4639      	mov	r1, r7
 800838a:	f7f8 fa67 	bl	800085c <__aeabi_ddiv>
 800838e:	f7f8 fbeb 	bl	8000b68 <__aeabi_d2iz>
 8008392:	4682      	mov	sl, r0
 8008394:	f7f8 f8ce 	bl	8000534 <__aeabi_i2d>
 8008398:	4642      	mov	r2, r8
 800839a:	464b      	mov	r3, r9
 800839c:	f7f8 f934 	bl	8000608 <__aeabi_dmul>
 80083a0:	4602      	mov	r2, r0
 80083a2:	460b      	mov	r3, r1
 80083a4:	4630      	mov	r0, r6
 80083a6:	4639      	mov	r1, r7
 80083a8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80083ac:	f7f7 ff74 	bl	8000298 <__aeabi_dsub>
 80083b0:	f805 6b01 	strb.w	r6, [r5], #1
 80083b4:	9e01      	ldr	r6, [sp, #4]
 80083b6:	9f03      	ldr	r7, [sp, #12]
 80083b8:	1bae      	subs	r6, r5, r6
 80083ba:	42b7      	cmp	r7, r6
 80083bc:	4602      	mov	r2, r0
 80083be:	460b      	mov	r3, r1
 80083c0:	d135      	bne.n	800842e <_dtoa_r+0x6e6>
 80083c2:	f7f7 ff6b 	bl	800029c <__adddf3>
 80083c6:	4642      	mov	r2, r8
 80083c8:	464b      	mov	r3, r9
 80083ca:	4606      	mov	r6, r0
 80083cc:	460f      	mov	r7, r1
 80083ce:	f7f8 fbab 	bl	8000b28 <__aeabi_dcmpgt>
 80083d2:	b9d0      	cbnz	r0, 800840a <_dtoa_r+0x6c2>
 80083d4:	4642      	mov	r2, r8
 80083d6:	464b      	mov	r3, r9
 80083d8:	4630      	mov	r0, r6
 80083da:	4639      	mov	r1, r7
 80083dc:	f7f8 fb7c 	bl	8000ad8 <__aeabi_dcmpeq>
 80083e0:	b110      	cbz	r0, 80083e8 <_dtoa_r+0x6a0>
 80083e2:	f01a 0f01 	tst.w	sl, #1
 80083e6:	d110      	bne.n	800840a <_dtoa_r+0x6c2>
 80083e8:	4620      	mov	r0, r4
 80083ea:	ee18 1a10 	vmov	r1, s16
 80083ee:	f000 fc2b 	bl	8008c48 <_Bfree>
 80083f2:	2300      	movs	r3, #0
 80083f4:	9800      	ldr	r0, [sp, #0]
 80083f6:	702b      	strb	r3, [r5, #0]
 80083f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083fa:	3001      	adds	r0, #1
 80083fc:	6018      	str	r0, [r3, #0]
 80083fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008400:	2b00      	cmp	r3, #0
 8008402:	f43f acf1 	beq.w	8007de8 <_dtoa_r+0xa0>
 8008406:	601d      	str	r5, [r3, #0]
 8008408:	e4ee      	b.n	8007de8 <_dtoa_r+0xa0>
 800840a:	9f00      	ldr	r7, [sp, #0]
 800840c:	462b      	mov	r3, r5
 800840e:	461d      	mov	r5, r3
 8008410:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008414:	2a39      	cmp	r2, #57	; 0x39
 8008416:	d106      	bne.n	8008426 <_dtoa_r+0x6de>
 8008418:	9a01      	ldr	r2, [sp, #4]
 800841a:	429a      	cmp	r2, r3
 800841c:	d1f7      	bne.n	800840e <_dtoa_r+0x6c6>
 800841e:	9901      	ldr	r1, [sp, #4]
 8008420:	2230      	movs	r2, #48	; 0x30
 8008422:	3701      	adds	r7, #1
 8008424:	700a      	strb	r2, [r1, #0]
 8008426:	781a      	ldrb	r2, [r3, #0]
 8008428:	3201      	adds	r2, #1
 800842a:	701a      	strb	r2, [r3, #0]
 800842c:	e790      	b.n	8008350 <_dtoa_r+0x608>
 800842e:	4ba6      	ldr	r3, [pc, #664]	; (80086c8 <_dtoa_r+0x980>)
 8008430:	2200      	movs	r2, #0
 8008432:	f7f8 f8e9 	bl	8000608 <__aeabi_dmul>
 8008436:	2200      	movs	r2, #0
 8008438:	2300      	movs	r3, #0
 800843a:	4606      	mov	r6, r0
 800843c:	460f      	mov	r7, r1
 800843e:	f7f8 fb4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008442:	2800      	cmp	r0, #0
 8008444:	d09d      	beq.n	8008382 <_dtoa_r+0x63a>
 8008446:	e7cf      	b.n	80083e8 <_dtoa_r+0x6a0>
 8008448:	9a08      	ldr	r2, [sp, #32]
 800844a:	2a00      	cmp	r2, #0
 800844c:	f000 80d7 	beq.w	80085fe <_dtoa_r+0x8b6>
 8008450:	9a06      	ldr	r2, [sp, #24]
 8008452:	2a01      	cmp	r2, #1
 8008454:	f300 80ba 	bgt.w	80085cc <_dtoa_r+0x884>
 8008458:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800845a:	2a00      	cmp	r2, #0
 800845c:	f000 80b2 	beq.w	80085c4 <_dtoa_r+0x87c>
 8008460:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008464:	9e07      	ldr	r6, [sp, #28]
 8008466:	9d04      	ldr	r5, [sp, #16]
 8008468:	9a04      	ldr	r2, [sp, #16]
 800846a:	441a      	add	r2, r3
 800846c:	9204      	str	r2, [sp, #16]
 800846e:	9a05      	ldr	r2, [sp, #20]
 8008470:	2101      	movs	r1, #1
 8008472:	441a      	add	r2, r3
 8008474:	4620      	mov	r0, r4
 8008476:	9205      	str	r2, [sp, #20]
 8008478:	f000 fc9e 	bl	8008db8 <__i2b>
 800847c:	4607      	mov	r7, r0
 800847e:	2d00      	cmp	r5, #0
 8008480:	dd0c      	ble.n	800849c <_dtoa_r+0x754>
 8008482:	9b05      	ldr	r3, [sp, #20]
 8008484:	2b00      	cmp	r3, #0
 8008486:	dd09      	ble.n	800849c <_dtoa_r+0x754>
 8008488:	42ab      	cmp	r3, r5
 800848a:	9a04      	ldr	r2, [sp, #16]
 800848c:	bfa8      	it	ge
 800848e:	462b      	movge	r3, r5
 8008490:	1ad2      	subs	r2, r2, r3
 8008492:	9204      	str	r2, [sp, #16]
 8008494:	9a05      	ldr	r2, [sp, #20]
 8008496:	1aed      	subs	r5, r5, r3
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	9305      	str	r3, [sp, #20]
 800849c:	9b07      	ldr	r3, [sp, #28]
 800849e:	b31b      	cbz	r3, 80084e8 <_dtoa_r+0x7a0>
 80084a0:	9b08      	ldr	r3, [sp, #32]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f000 80af 	beq.w	8008606 <_dtoa_r+0x8be>
 80084a8:	2e00      	cmp	r6, #0
 80084aa:	dd13      	ble.n	80084d4 <_dtoa_r+0x78c>
 80084ac:	4639      	mov	r1, r7
 80084ae:	4632      	mov	r2, r6
 80084b0:	4620      	mov	r0, r4
 80084b2:	f000 fd41 	bl	8008f38 <__pow5mult>
 80084b6:	ee18 2a10 	vmov	r2, s16
 80084ba:	4601      	mov	r1, r0
 80084bc:	4607      	mov	r7, r0
 80084be:	4620      	mov	r0, r4
 80084c0:	f000 fc90 	bl	8008de4 <__multiply>
 80084c4:	ee18 1a10 	vmov	r1, s16
 80084c8:	4680      	mov	r8, r0
 80084ca:	4620      	mov	r0, r4
 80084cc:	f000 fbbc 	bl	8008c48 <_Bfree>
 80084d0:	ee08 8a10 	vmov	s16, r8
 80084d4:	9b07      	ldr	r3, [sp, #28]
 80084d6:	1b9a      	subs	r2, r3, r6
 80084d8:	d006      	beq.n	80084e8 <_dtoa_r+0x7a0>
 80084da:	ee18 1a10 	vmov	r1, s16
 80084de:	4620      	mov	r0, r4
 80084e0:	f000 fd2a 	bl	8008f38 <__pow5mult>
 80084e4:	ee08 0a10 	vmov	s16, r0
 80084e8:	2101      	movs	r1, #1
 80084ea:	4620      	mov	r0, r4
 80084ec:	f000 fc64 	bl	8008db8 <__i2b>
 80084f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	4606      	mov	r6, r0
 80084f6:	f340 8088 	ble.w	800860a <_dtoa_r+0x8c2>
 80084fa:	461a      	mov	r2, r3
 80084fc:	4601      	mov	r1, r0
 80084fe:	4620      	mov	r0, r4
 8008500:	f000 fd1a 	bl	8008f38 <__pow5mult>
 8008504:	9b06      	ldr	r3, [sp, #24]
 8008506:	2b01      	cmp	r3, #1
 8008508:	4606      	mov	r6, r0
 800850a:	f340 8081 	ble.w	8008610 <_dtoa_r+0x8c8>
 800850e:	f04f 0800 	mov.w	r8, #0
 8008512:	6933      	ldr	r3, [r6, #16]
 8008514:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008518:	6918      	ldr	r0, [r3, #16]
 800851a:	f000 fbfd 	bl	8008d18 <__hi0bits>
 800851e:	f1c0 0020 	rsb	r0, r0, #32
 8008522:	9b05      	ldr	r3, [sp, #20]
 8008524:	4418      	add	r0, r3
 8008526:	f010 001f 	ands.w	r0, r0, #31
 800852a:	f000 8092 	beq.w	8008652 <_dtoa_r+0x90a>
 800852e:	f1c0 0320 	rsb	r3, r0, #32
 8008532:	2b04      	cmp	r3, #4
 8008534:	f340 808a 	ble.w	800864c <_dtoa_r+0x904>
 8008538:	f1c0 001c 	rsb	r0, r0, #28
 800853c:	9b04      	ldr	r3, [sp, #16]
 800853e:	4403      	add	r3, r0
 8008540:	9304      	str	r3, [sp, #16]
 8008542:	9b05      	ldr	r3, [sp, #20]
 8008544:	4403      	add	r3, r0
 8008546:	4405      	add	r5, r0
 8008548:	9305      	str	r3, [sp, #20]
 800854a:	9b04      	ldr	r3, [sp, #16]
 800854c:	2b00      	cmp	r3, #0
 800854e:	dd07      	ble.n	8008560 <_dtoa_r+0x818>
 8008550:	ee18 1a10 	vmov	r1, s16
 8008554:	461a      	mov	r2, r3
 8008556:	4620      	mov	r0, r4
 8008558:	f000 fd48 	bl	8008fec <__lshift>
 800855c:	ee08 0a10 	vmov	s16, r0
 8008560:	9b05      	ldr	r3, [sp, #20]
 8008562:	2b00      	cmp	r3, #0
 8008564:	dd05      	ble.n	8008572 <_dtoa_r+0x82a>
 8008566:	4631      	mov	r1, r6
 8008568:	461a      	mov	r2, r3
 800856a:	4620      	mov	r0, r4
 800856c:	f000 fd3e 	bl	8008fec <__lshift>
 8008570:	4606      	mov	r6, r0
 8008572:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008574:	2b00      	cmp	r3, #0
 8008576:	d06e      	beq.n	8008656 <_dtoa_r+0x90e>
 8008578:	ee18 0a10 	vmov	r0, s16
 800857c:	4631      	mov	r1, r6
 800857e:	f000 fda5 	bl	80090cc <__mcmp>
 8008582:	2800      	cmp	r0, #0
 8008584:	da67      	bge.n	8008656 <_dtoa_r+0x90e>
 8008586:	9b00      	ldr	r3, [sp, #0]
 8008588:	3b01      	subs	r3, #1
 800858a:	ee18 1a10 	vmov	r1, s16
 800858e:	9300      	str	r3, [sp, #0]
 8008590:	220a      	movs	r2, #10
 8008592:	2300      	movs	r3, #0
 8008594:	4620      	mov	r0, r4
 8008596:	f000 fb79 	bl	8008c8c <__multadd>
 800859a:	9b08      	ldr	r3, [sp, #32]
 800859c:	ee08 0a10 	vmov	s16, r0
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 81b1 	beq.w	8008908 <_dtoa_r+0xbc0>
 80085a6:	2300      	movs	r3, #0
 80085a8:	4639      	mov	r1, r7
 80085aa:	220a      	movs	r2, #10
 80085ac:	4620      	mov	r0, r4
 80085ae:	f000 fb6d 	bl	8008c8c <__multadd>
 80085b2:	9b02      	ldr	r3, [sp, #8]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	4607      	mov	r7, r0
 80085b8:	f300 808e 	bgt.w	80086d8 <_dtoa_r+0x990>
 80085bc:	9b06      	ldr	r3, [sp, #24]
 80085be:	2b02      	cmp	r3, #2
 80085c0:	dc51      	bgt.n	8008666 <_dtoa_r+0x91e>
 80085c2:	e089      	b.n	80086d8 <_dtoa_r+0x990>
 80085c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80085ca:	e74b      	b.n	8008464 <_dtoa_r+0x71c>
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	1e5e      	subs	r6, r3, #1
 80085d0:	9b07      	ldr	r3, [sp, #28]
 80085d2:	42b3      	cmp	r3, r6
 80085d4:	bfbf      	itttt	lt
 80085d6:	9b07      	ldrlt	r3, [sp, #28]
 80085d8:	9607      	strlt	r6, [sp, #28]
 80085da:	1af2      	sublt	r2, r6, r3
 80085dc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80085de:	bfb6      	itet	lt
 80085e0:	189b      	addlt	r3, r3, r2
 80085e2:	1b9e      	subge	r6, r3, r6
 80085e4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80085e6:	9b03      	ldr	r3, [sp, #12]
 80085e8:	bfb8      	it	lt
 80085ea:	2600      	movlt	r6, #0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	bfb7      	itett	lt
 80085f0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80085f4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80085f8:	1a9d      	sublt	r5, r3, r2
 80085fa:	2300      	movlt	r3, #0
 80085fc:	e734      	b.n	8008468 <_dtoa_r+0x720>
 80085fe:	9e07      	ldr	r6, [sp, #28]
 8008600:	9d04      	ldr	r5, [sp, #16]
 8008602:	9f08      	ldr	r7, [sp, #32]
 8008604:	e73b      	b.n	800847e <_dtoa_r+0x736>
 8008606:	9a07      	ldr	r2, [sp, #28]
 8008608:	e767      	b.n	80084da <_dtoa_r+0x792>
 800860a:	9b06      	ldr	r3, [sp, #24]
 800860c:	2b01      	cmp	r3, #1
 800860e:	dc18      	bgt.n	8008642 <_dtoa_r+0x8fa>
 8008610:	f1ba 0f00 	cmp.w	sl, #0
 8008614:	d115      	bne.n	8008642 <_dtoa_r+0x8fa>
 8008616:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800861a:	b993      	cbnz	r3, 8008642 <_dtoa_r+0x8fa>
 800861c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008620:	0d1b      	lsrs	r3, r3, #20
 8008622:	051b      	lsls	r3, r3, #20
 8008624:	b183      	cbz	r3, 8008648 <_dtoa_r+0x900>
 8008626:	9b04      	ldr	r3, [sp, #16]
 8008628:	3301      	adds	r3, #1
 800862a:	9304      	str	r3, [sp, #16]
 800862c:	9b05      	ldr	r3, [sp, #20]
 800862e:	3301      	adds	r3, #1
 8008630:	9305      	str	r3, [sp, #20]
 8008632:	f04f 0801 	mov.w	r8, #1
 8008636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008638:	2b00      	cmp	r3, #0
 800863a:	f47f af6a 	bne.w	8008512 <_dtoa_r+0x7ca>
 800863e:	2001      	movs	r0, #1
 8008640:	e76f      	b.n	8008522 <_dtoa_r+0x7da>
 8008642:	f04f 0800 	mov.w	r8, #0
 8008646:	e7f6      	b.n	8008636 <_dtoa_r+0x8ee>
 8008648:	4698      	mov	r8, r3
 800864a:	e7f4      	b.n	8008636 <_dtoa_r+0x8ee>
 800864c:	f43f af7d 	beq.w	800854a <_dtoa_r+0x802>
 8008650:	4618      	mov	r0, r3
 8008652:	301c      	adds	r0, #28
 8008654:	e772      	b.n	800853c <_dtoa_r+0x7f4>
 8008656:	9b03      	ldr	r3, [sp, #12]
 8008658:	2b00      	cmp	r3, #0
 800865a:	dc37      	bgt.n	80086cc <_dtoa_r+0x984>
 800865c:	9b06      	ldr	r3, [sp, #24]
 800865e:	2b02      	cmp	r3, #2
 8008660:	dd34      	ble.n	80086cc <_dtoa_r+0x984>
 8008662:	9b03      	ldr	r3, [sp, #12]
 8008664:	9302      	str	r3, [sp, #8]
 8008666:	9b02      	ldr	r3, [sp, #8]
 8008668:	b96b      	cbnz	r3, 8008686 <_dtoa_r+0x93e>
 800866a:	4631      	mov	r1, r6
 800866c:	2205      	movs	r2, #5
 800866e:	4620      	mov	r0, r4
 8008670:	f000 fb0c 	bl	8008c8c <__multadd>
 8008674:	4601      	mov	r1, r0
 8008676:	4606      	mov	r6, r0
 8008678:	ee18 0a10 	vmov	r0, s16
 800867c:	f000 fd26 	bl	80090cc <__mcmp>
 8008680:	2800      	cmp	r0, #0
 8008682:	f73f adbb 	bgt.w	80081fc <_dtoa_r+0x4b4>
 8008686:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008688:	9d01      	ldr	r5, [sp, #4]
 800868a:	43db      	mvns	r3, r3
 800868c:	9300      	str	r3, [sp, #0]
 800868e:	f04f 0800 	mov.w	r8, #0
 8008692:	4631      	mov	r1, r6
 8008694:	4620      	mov	r0, r4
 8008696:	f000 fad7 	bl	8008c48 <_Bfree>
 800869a:	2f00      	cmp	r7, #0
 800869c:	f43f aea4 	beq.w	80083e8 <_dtoa_r+0x6a0>
 80086a0:	f1b8 0f00 	cmp.w	r8, #0
 80086a4:	d005      	beq.n	80086b2 <_dtoa_r+0x96a>
 80086a6:	45b8      	cmp	r8, r7
 80086a8:	d003      	beq.n	80086b2 <_dtoa_r+0x96a>
 80086aa:	4641      	mov	r1, r8
 80086ac:	4620      	mov	r0, r4
 80086ae:	f000 facb 	bl	8008c48 <_Bfree>
 80086b2:	4639      	mov	r1, r7
 80086b4:	4620      	mov	r0, r4
 80086b6:	f000 fac7 	bl	8008c48 <_Bfree>
 80086ba:	e695      	b.n	80083e8 <_dtoa_r+0x6a0>
 80086bc:	2600      	movs	r6, #0
 80086be:	4637      	mov	r7, r6
 80086c0:	e7e1      	b.n	8008686 <_dtoa_r+0x93e>
 80086c2:	9700      	str	r7, [sp, #0]
 80086c4:	4637      	mov	r7, r6
 80086c6:	e599      	b.n	80081fc <_dtoa_r+0x4b4>
 80086c8:	40240000 	.word	0x40240000
 80086cc:	9b08      	ldr	r3, [sp, #32]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 80ca 	beq.w	8008868 <_dtoa_r+0xb20>
 80086d4:	9b03      	ldr	r3, [sp, #12]
 80086d6:	9302      	str	r3, [sp, #8]
 80086d8:	2d00      	cmp	r5, #0
 80086da:	dd05      	ble.n	80086e8 <_dtoa_r+0x9a0>
 80086dc:	4639      	mov	r1, r7
 80086de:	462a      	mov	r2, r5
 80086e0:	4620      	mov	r0, r4
 80086e2:	f000 fc83 	bl	8008fec <__lshift>
 80086e6:	4607      	mov	r7, r0
 80086e8:	f1b8 0f00 	cmp.w	r8, #0
 80086ec:	d05b      	beq.n	80087a6 <_dtoa_r+0xa5e>
 80086ee:	6879      	ldr	r1, [r7, #4]
 80086f0:	4620      	mov	r0, r4
 80086f2:	f000 fa69 	bl	8008bc8 <_Balloc>
 80086f6:	4605      	mov	r5, r0
 80086f8:	b928      	cbnz	r0, 8008706 <_dtoa_r+0x9be>
 80086fa:	4b87      	ldr	r3, [pc, #540]	; (8008918 <_dtoa_r+0xbd0>)
 80086fc:	4602      	mov	r2, r0
 80086fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008702:	f7ff bb3b 	b.w	8007d7c <_dtoa_r+0x34>
 8008706:	693a      	ldr	r2, [r7, #16]
 8008708:	3202      	adds	r2, #2
 800870a:	0092      	lsls	r2, r2, #2
 800870c:	f107 010c 	add.w	r1, r7, #12
 8008710:	300c      	adds	r0, #12
 8008712:	f7fe fb48 	bl	8006da6 <memcpy>
 8008716:	2201      	movs	r2, #1
 8008718:	4629      	mov	r1, r5
 800871a:	4620      	mov	r0, r4
 800871c:	f000 fc66 	bl	8008fec <__lshift>
 8008720:	9b01      	ldr	r3, [sp, #4]
 8008722:	f103 0901 	add.w	r9, r3, #1
 8008726:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800872a:	4413      	add	r3, r2
 800872c:	9305      	str	r3, [sp, #20]
 800872e:	f00a 0301 	and.w	r3, sl, #1
 8008732:	46b8      	mov	r8, r7
 8008734:	9304      	str	r3, [sp, #16]
 8008736:	4607      	mov	r7, r0
 8008738:	4631      	mov	r1, r6
 800873a:	ee18 0a10 	vmov	r0, s16
 800873e:	f7ff fa75 	bl	8007c2c <quorem>
 8008742:	4641      	mov	r1, r8
 8008744:	9002      	str	r0, [sp, #8]
 8008746:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800874a:	ee18 0a10 	vmov	r0, s16
 800874e:	f000 fcbd 	bl	80090cc <__mcmp>
 8008752:	463a      	mov	r2, r7
 8008754:	9003      	str	r0, [sp, #12]
 8008756:	4631      	mov	r1, r6
 8008758:	4620      	mov	r0, r4
 800875a:	f000 fcd3 	bl	8009104 <__mdiff>
 800875e:	68c2      	ldr	r2, [r0, #12]
 8008760:	f109 3bff 	add.w	fp, r9, #4294967295
 8008764:	4605      	mov	r5, r0
 8008766:	bb02      	cbnz	r2, 80087aa <_dtoa_r+0xa62>
 8008768:	4601      	mov	r1, r0
 800876a:	ee18 0a10 	vmov	r0, s16
 800876e:	f000 fcad 	bl	80090cc <__mcmp>
 8008772:	4602      	mov	r2, r0
 8008774:	4629      	mov	r1, r5
 8008776:	4620      	mov	r0, r4
 8008778:	9207      	str	r2, [sp, #28]
 800877a:	f000 fa65 	bl	8008c48 <_Bfree>
 800877e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008782:	ea43 0102 	orr.w	r1, r3, r2
 8008786:	9b04      	ldr	r3, [sp, #16]
 8008788:	430b      	orrs	r3, r1
 800878a:	464d      	mov	r5, r9
 800878c:	d10f      	bne.n	80087ae <_dtoa_r+0xa66>
 800878e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008792:	d02a      	beq.n	80087ea <_dtoa_r+0xaa2>
 8008794:	9b03      	ldr	r3, [sp, #12]
 8008796:	2b00      	cmp	r3, #0
 8008798:	dd02      	ble.n	80087a0 <_dtoa_r+0xa58>
 800879a:	9b02      	ldr	r3, [sp, #8]
 800879c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80087a0:	f88b a000 	strb.w	sl, [fp]
 80087a4:	e775      	b.n	8008692 <_dtoa_r+0x94a>
 80087a6:	4638      	mov	r0, r7
 80087a8:	e7ba      	b.n	8008720 <_dtoa_r+0x9d8>
 80087aa:	2201      	movs	r2, #1
 80087ac:	e7e2      	b.n	8008774 <_dtoa_r+0xa2c>
 80087ae:	9b03      	ldr	r3, [sp, #12]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	db04      	blt.n	80087be <_dtoa_r+0xa76>
 80087b4:	9906      	ldr	r1, [sp, #24]
 80087b6:	430b      	orrs	r3, r1
 80087b8:	9904      	ldr	r1, [sp, #16]
 80087ba:	430b      	orrs	r3, r1
 80087bc:	d122      	bne.n	8008804 <_dtoa_r+0xabc>
 80087be:	2a00      	cmp	r2, #0
 80087c0:	ddee      	ble.n	80087a0 <_dtoa_r+0xa58>
 80087c2:	ee18 1a10 	vmov	r1, s16
 80087c6:	2201      	movs	r2, #1
 80087c8:	4620      	mov	r0, r4
 80087ca:	f000 fc0f 	bl	8008fec <__lshift>
 80087ce:	4631      	mov	r1, r6
 80087d0:	ee08 0a10 	vmov	s16, r0
 80087d4:	f000 fc7a 	bl	80090cc <__mcmp>
 80087d8:	2800      	cmp	r0, #0
 80087da:	dc03      	bgt.n	80087e4 <_dtoa_r+0xa9c>
 80087dc:	d1e0      	bne.n	80087a0 <_dtoa_r+0xa58>
 80087de:	f01a 0f01 	tst.w	sl, #1
 80087e2:	d0dd      	beq.n	80087a0 <_dtoa_r+0xa58>
 80087e4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087e8:	d1d7      	bne.n	800879a <_dtoa_r+0xa52>
 80087ea:	2339      	movs	r3, #57	; 0x39
 80087ec:	f88b 3000 	strb.w	r3, [fp]
 80087f0:	462b      	mov	r3, r5
 80087f2:	461d      	mov	r5, r3
 80087f4:	3b01      	subs	r3, #1
 80087f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80087fa:	2a39      	cmp	r2, #57	; 0x39
 80087fc:	d071      	beq.n	80088e2 <_dtoa_r+0xb9a>
 80087fe:	3201      	adds	r2, #1
 8008800:	701a      	strb	r2, [r3, #0]
 8008802:	e746      	b.n	8008692 <_dtoa_r+0x94a>
 8008804:	2a00      	cmp	r2, #0
 8008806:	dd07      	ble.n	8008818 <_dtoa_r+0xad0>
 8008808:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800880c:	d0ed      	beq.n	80087ea <_dtoa_r+0xaa2>
 800880e:	f10a 0301 	add.w	r3, sl, #1
 8008812:	f88b 3000 	strb.w	r3, [fp]
 8008816:	e73c      	b.n	8008692 <_dtoa_r+0x94a>
 8008818:	9b05      	ldr	r3, [sp, #20]
 800881a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800881e:	4599      	cmp	r9, r3
 8008820:	d047      	beq.n	80088b2 <_dtoa_r+0xb6a>
 8008822:	ee18 1a10 	vmov	r1, s16
 8008826:	2300      	movs	r3, #0
 8008828:	220a      	movs	r2, #10
 800882a:	4620      	mov	r0, r4
 800882c:	f000 fa2e 	bl	8008c8c <__multadd>
 8008830:	45b8      	cmp	r8, r7
 8008832:	ee08 0a10 	vmov	s16, r0
 8008836:	f04f 0300 	mov.w	r3, #0
 800883a:	f04f 020a 	mov.w	r2, #10
 800883e:	4641      	mov	r1, r8
 8008840:	4620      	mov	r0, r4
 8008842:	d106      	bne.n	8008852 <_dtoa_r+0xb0a>
 8008844:	f000 fa22 	bl	8008c8c <__multadd>
 8008848:	4680      	mov	r8, r0
 800884a:	4607      	mov	r7, r0
 800884c:	f109 0901 	add.w	r9, r9, #1
 8008850:	e772      	b.n	8008738 <_dtoa_r+0x9f0>
 8008852:	f000 fa1b 	bl	8008c8c <__multadd>
 8008856:	4639      	mov	r1, r7
 8008858:	4680      	mov	r8, r0
 800885a:	2300      	movs	r3, #0
 800885c:	220a      	movs	r2, #10
 800885e:	4620      	mov	r0, r4
 8008860:	f000 fa14 	bl	8008c8c <__multadd>
 8008864:	4607      	mov	r7, r0
 8008866:	e7f1      	b.n	800884c <_dtoa_r+0xb04>
 8008868:	9b03      	ldr	r3, [sp, #12]
 800886a:	9302      	str	r3, [sp, #8]
 800886c:	9d01      	ldr	r5, [sp, #4]
 800886e:	ee18 0a10 	vmov	r0, s16
 8008872:	4631      	mov	r1, r6
 8008874:	f7ff f9da 	bl	8007c2c <quorem>
 8008878:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800887c:	9b01      	ldr	r3, [sp, #4]
 800887e:	f805 ab01 	strb.w	sl, [r5], #1
 8008882:	1aea      	subs	r2, r5, r3
 8008884:	9b02      	ldr	r3, [sp, #8]
 8008886:	4293      	cmp	r3, r2
 8008888:	dd09      	ble.n	800889e <_dtoa_r+0xb56>
 800888a:	ee18 1a10 	vmov	r1, s16
 800888e:	2300      	movs	r3, #0
 8008890:	220a      	movs	r2, #10
 8008892:	4620      	mov	r0, r4
 8008894:	f000 f9fa 	bl	8008c8c <__multadd>
 8008898:	ee08 0a10 	vmov	s16, r0
 800889c:	e7e7      	b.n	800886e <_dtoa_r+0xb26>
 800889e:	9b02      	ldr	r3, [sp, #8]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	bfc8      	it	gt
 80088a4:	461d      	movgt	r5, r3
 80088a6:	9b01      	ldr	r3, [sp, #4]
 80088a8:	bfd8      	it	le
 80088aa:	2501      	movle	r5, #1
 80088ac:	441d      	add	r5, r3
 80088ae:	f04f 0800 	mov.w	r8, #0
 80088b2:	ee18 1a10 	vmov	r1, s16
 80088b6:	2201      	movs	r2, #1
 80088b8:	4620      	mov	r0, r4
 80088ba:	f000 fb97 	bl	8008fec <__lshift>
 80088be:	4631      	mov	r1, r6
 80088c0:	ee08 0a10 	vmov	s16, r0
 80088c4:	f000 fc02 	bl	80090cc <__mcmp>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	dc91      	bgt.n	80087f0 <_dtoa_r+0xaa8>
 80088cc:	d102      	bne.n	80088d4 <_dtoa_r+0xb8c>
 80088ce:	f01a 0f01 	tst.w	sl, #1
 80088d2:	d18d      	bne.n	80087f0 <_dtoa_r+0xaa8>
 80088d4:	462b      	mov	r3, r5
 80088d6:	461d      	mov	r5, r3
 80088d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088dc:	2a30      	cmp	r2, #48	; 0x30
 80088de:	d0fa      	beq.n	80088d6 <_dtoa_r+0xb8e>
 80088e0:	e6d7      	b.n	8008692 <_dtoa_r+0x94a>
 80088e2:	9a01      	ldr	r2, [sp, #4]
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d184      	bne.n	80087f2 <_dtoa_r+0xaaa>
 80088e8:	9b00      	ldr	r3, [sp, #0]
 80088ea:	3301      	adds	r3, #1
 80088ec:	9300      	str	r3, [sp, #0]
 80088ee:	2331      	movs	r3, #49	; 0x31
 80088f0:	7013      	strb	r3, [r2, #0]
 80088f2:	e6ce      	b.n	8008692 <_dtoa_r+0x94a>
 80088f4:	4b09      	ldr	r3, [pc, #36]	; (800891c <_dtoa_r+0xbd4>)
 80088f6:	f7ff ba95 	b.w	8007e24 <_dtoa_r+0xdc>
 80088fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f47f aa6e 	bne.w	8007dde <_dtoa_r+0x96>
 8008902:	4b07      	ldr	r3, [pc, #28]	; (8008920 <_dtoa_r+0xbd8>)
 8008904:	f7ff ba8e 	b.w	8007e24 <_dtoa_r+0xdc>
 8008908:	9b02      	ldr	r3, [sp, #8]
 800890a:	2b00      	cmp	r3, #0
 800890c:	dcae      	bgt.n	800886c <_dtoa_r+0xb24>
 800890e:	9b06      	ldr	r3, [sp, #24]
 8008910:	2b02      	cmp	r3, #2
 8008912:	f73f aea8 	bgt.w	8008666 <_dtoa_r+0x91e>
 8008916:	e7a9      	b.n	800886c <_dtoa_r+0xb24>
 8008918:	080099e3 	.word	0x080099e3
 800891c:	08009940 	.word	0x08009940
 8008920:	08009964 	.word	0x08009964

08008924 <__sflush_r>:
 8008924:	898a      	ldrh	r2, [r1, #12]
 8008926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800892a:	4605      	mov	r5, r0
 800892c:	0710      	lsls	r0, r2, #28
 800892e:	460c      	mov	r4, r1
 8008930:	d458      	bmi.n	80089e4 <__sflush_r+0xc0>
 8008932:	684b      	ldr	r3, [r1, #4]
 8008934:	2b00      	cmp	r3, #0
 8008936:	dc05      	bgt.n	8008944 <__sflush_r+0x20>
 8008938:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800893a:	2b00      	cmp	r3, #0
 800893c:	dc02      	bgt.n	8008944 <__sflush_r+0x20>
 800893e:	2000      	movs	r0, #0
 8008940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008944:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008946:	2e00      	cmp	r6, #0
 8008948:	d0f9      	beq.n	800893e <__sflush_r+0x1a>
 800894a:	2300      	movs	r3, #0
 800894c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008950:	682f      	ldr	r7, [r5, #0]
 8008952:	602b      	str	r3, [r5, #0]
 8008954:	d032      	beq.n	80089bc <__sflush_r+0x98>
 8008956:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008958:	89a3      	ldrh	r3, [r4, #12]
 800895a:	075a      	lsls	r2, r3, #29
 800895c:	d505      	bpl.n	800896a <__sflush_r+0x46>
 800895e:	6863      	ldr	r3, [r4, #4]
 8008960:	1ac0      	subs	r0, r0, r3
 8008962:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008964:	b10b      	cbz	r3, 800896a <__sflush_r+0x46>
 8008966:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008968:	1ac0      	subs	r0, r0, r3
 800896a:	2300      	movs	r3, #0
 800896c:	4602      	mov	r2, r0
 800896e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008970:	6a21      	ldr	r1, [r4, #32]
 8008972:	4628      	mov	r0, r5
 8008974:	47b0      	blx	r6
 8008976:	1c43      	adds	r3, r0, #1
 8008978:	89a3      	ldrh	r3, [r4, #12]
 800897a:	d106      	bne.n	800898a <__sflush_r+0x66>
 800897c:	6829      	ldr	r1, [r5, #0]
 800897e:	291d      	cmp	r1, #29
 8008980:	d82c      	bhi.n	80089dc <__sflush_r+0xb8>
 8008982:	4a2a      	ldr	r2, [pc, #168]	; (8008a2c <__sflush_r+0x108>)
 8008984:	40ca      	lsrs	r2, r1
 8008986:	07d6      	lsls	r6, r2, #31
 8008988:	d528      	bpl.n	80089dc <__sflush_r+0xb8>
 800898a:	2200      	movs	r2, #0
 800898c:	6062      	str	r2, [r4, #4]
 800898e:	04d9      	lsls	r1, r3, #19
 8008990:	6922      	ldr	r2, [r4, #16]
 8008992:	6022      	str	r2, [r4, #0]
 8008994:	d504      	bpl.n	80089a0 <__sflush_r+0x7c>
 8008996:	1c42      	adds	r2, r0, #1
 8008998:	d101      	bne.n	800899e <__sflush_r+0x7a>
 800899a:	682b      	ldr	r3, [r5, #0]
 800899c:	b903      	cbnz	r3, 80089a0 <__sflush_r+0x7c>
 800899e:	6560      	str	r0, [r4, #84]	; 0x54
 80089a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089a2:	602f      	str	r7, [r5, #0]
 80089a4:	2900      	cmp	r1, #0
 80089a6:	d0ca      	beq.n	800893e <__sflush_r+0x1a>
 80089a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089ac:	4299      	cmp	r1, r3
 80089ae:	d002      	beq.n	80089b6 <__sflush_r+0x92>
 80089b0:	4628      	mov	r0, r5
 80089b2:	f000 fca3 	bl	80092fc <_free_r>
 80089b6:	2000      	movs	r0, #0
 80089b8:	6360      	str	r0, [r4, #52]	; 0x34
 80089ba:	e7c1      	b.n	8008940 <__sflush_r+0x1c>
 80089bc:	6a21      	ldr	r1, [r4, #32]
 80089be:	2301      	movs	r3, #1
 80089c0:	4628      	mov	r0, r5
 80089c2:	47b0      	blx	r6
 80089c4:	1c41      	adds	r1, r0, #1
 80089c6:	d1c7      	bne.n	8008958 <__sflush_r+0x34>
 80089c8:	682b      	ldr	r3, [r5, #0]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d0c4      	beq.n	8008958 <__sflush_r+0x34>
 80089ce:	2b1d      	cmp	r3, #29
 80089d0:	d001      	beq.n	80089d6 <__sflush_r+0xb2>
 80089d2:	2b16      	cmp	r3, #22
 80089d4:	d101      	bne.n	80089da <__sflush_r+0xb6>
 80089d6:	602f      	str	r7, [r5, #0]
 80089d8:	e7b1      	b.n	800893e <__sflush_r+0x1a>
 80089da:	89a3      	ldrh	r3, [r4, #12]
 80089dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089e0:	81a3      	strh	r3, [r4, #12]
 80089e2:	e7ad      	b.n	8008940 <__sflush_r+0x1c>
 80089e4:	690f      	ldr	r7, [r1, #16]
 80089e6:	2f00      	cmp	r7, #0
 80089e8:	d0a9      	beq.n	800893e <__sflush_r+0x1a>
 80089ea:	0793      	lsls	r3, r2, #30
 80089ec:	680e      	ldr	r6, [r1, #0]
 80089ee:	bf08      	it	eq
 80089f0:	694b      	ldreq	r3, [r1, #20]
 80089f2:	600f      	str	r7, [r1, #0]
 80089f4:	bf18      	it	ne
 80089f6:	2300      	movne	r3, #0
 80089f8:	eba6 0807 	sub.w	r8, r6, r7
 80089fc:	608b      	str	r3, [r1, #8]
 80089fe:	f1b8 0f00 	cmp.w	r8, #0
 8008a02:	dd9c      	ble.n	800893e <__sflush_r+0x1a>
 8008a04:	6a21      	ldr	r1, [r4, #32]
 8008a06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a08:	4643      	mov	r3, r8
 8008a0a:	463a      	mov	r2, r7
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	47b0      	blx	r6
 8008a10:	2800      	cmp	r0, #0
 8008a12:	dc06      	bgt.n	8008a22 <__sflush_r+0xfe>
 8008a14:	89a3      	ldrh	r3, [r4, #12]
 8008a16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a1a:	81a3      	strh	r3, [r4, #12]
 8008a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a20:	e78e      	b.n	8008940 <__sflush_r+0x1c>
 8008a22:	4407      	add	r7, r0
 8008a24:	eba8 0800 	sub.w	r8, r8, r0
 8008a28:	e7e9      	b.n	80089fe <__sflush_r+0xda>
 8008a2a:	bf00      	nop
 8008a2c:	20400001 	.word	0x20400001

08008a30 <_fflush_r>:
 8008a30:	b538      	push	{r3, r4, r5, lr}
 8008a32:	690b      	ldr	r3, [r1, #16]
 8008a34:	4605      	mov	r5, r0
 8008a36:	460c      	mov	r4, r1
 8008a38:	b913      	cbnz	r3, 8008a40 <_fflush_r+0x10>
 8008a3a:	2500      	movs	r5, #0
 8008a3c:	4628      	mov	r0, r5
 8008a3e:	bd38      	pop	{r3, r4, r5, pc}
 8008a40:	b118      	cbz	r0, 8008a4a <_fflush_r+0x1a>
 8008a42:	6983      	ldr	r3, [r0, #24]
 8008a44:	b90b      	cbnz	r3, 8008a4a <_fflush_r+0x1a>
 8008a46:	f7fe f8e9 	bl	8006c1c <__sinit>
 8008a4a:	4b14      	ldr	r3, [pc, #80]	; (8008a9c <_fflush_r+0x6c>)
 8008a4c:	429c      	cmp	r4, r3
 8008a4e:	d11b      	bne.n	8008a88 <_fflush_r+0x58>
 8008a50:	686c      	ldr	r4, [r5, #4]
 8008a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d0ef      	beq.n	8008a3a <_fflush_r+0xa>
 8008a5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a5c:	07d0      	lsls	r0, r2, #31
 8008a5e:	d404      	bmi.n	8008a6a <_fflush_r+0x3a>
 8008a60:	0599      	lsls	r1, r3, #22
 8008a62:	d402      	bmi.n	8008a6a <_fflush_r+0x3a>
 8008a64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a66:	f7fe f99c 	bl	8006da2 <__retarget_lock_acquire_recursive>
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	4621      	mov	r1, r4
 8008a6e:	f7ff ff59 	bl	8008924 <__sflush_r>
 8008a72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a74:	07da      	lsls	r2, r3, #31
 8008a76:	4605      	mov	r5, r0
 8008a78:	d4e0      	bmi.n	8008a3c <_fflush_r+0xc>
 8008a7a:	89a3      	ldrh	r3, [r4, #12]
 8008a7c:	059b      	lsls	r3, r3, #22
 8008a7e:	d4dd      	bmi.n	8008a3c <_fflush_r+0xc>
 8008a80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a82:	f7fe f98f 	bl	8006da4 <__retarget_lock_release_recursive>
 8008a86:	e7d9      	b.n	8008a3c <_fflush_r+0xc>
 8008a88:	4b05      	ldr	r3, [pc, #20]	; (8008aa0 <_fflush_r+0x70>)
 8008a8a:	429c      	cmp	r4, r3
 8008a8c:	d101      	bne.n	8008a92 <_fflush_r+0x62>
 8008a8e:	68ac      	ldr	r4, [r5, #8]
 8008a90:	e7df      	b.n	8008a52 <_fflush_r+0x22>
 8008a92:	4b04      	ldr	r3, [pc, #16]	; (8008aa4 <_fflush_r+0x74>)
 8008a94:	429c      	cmp	r4, r3
 8008a96:	bf08      	it	eq
 8008a98:	68ec      	ldreq	r4, [r5, #12]
 8008a9a:	e7da      	b.n	8008a52 <_fflush_r+0x22>
 8008a9c:	080098ec 	.word	0x080098ec
 8008aa0:	0800990c 	.word	0x0800990c
 8008aa4:	080098cc 	.word	0x080098cc

08008aa8 <_localeconv_r>:
 8008aa8:	4800      	ldr	r0, [pc, #0]	; (8008aac <_localeconv_r+0x4>)
 8008aaa:	4770      	bx	lr
 8008aac:	20000164 	.word	0x20000164

08008ab0 <_lseek_r>:
 8008ab0:	b538      	push	{r3, r4, r5, lr}
 8008ab2:	4d07      	ldr	r5, [pc, #28]	; (8008ad0 <_lseek_r+0x20>)
 8008ab4:	4604      	mov	r4, r0
 8008ab6:	4608      	mov	r0, r1
 8008ab8:	4611      	mov	r1, r2
 8008aba:	2200      	movs	r2, #0
 8008abc:	602a      	str	r2, [r5, #0]
 8008abe:	461a      	mov	r2, r3
 8008ac0:	f7f8 ffac 	bl	8001a1c <_lseek>
 8008ac4:	1c43      	adds	r3, r0, #1
 8008ac6:	d102      	bne.n	8008ace <_lseek_r+0x1e>
 8008ac8:	682b      	ldr	r3, [r5, #0]
 8008aca:	b103      	cbz	r3, 8008ace <_lseek_r+0x1e>
 8008acc:	6023      	str	r3, [r4, #0]
 8008ace:	bd38      	pop	{r3, r4, r5, pc}
 8008ad0:	20001a08 	.word	0x20001a08

08008ad4 <__swhatbuf_r>:
 8008ad4:	b570      	push	{r4, r5, r6, lr}
 8008ad6:	460e      	mov	r6, r1
 8008ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008adc:	2900      	cmp	r1, #0
 8008ade:	b096      	sub	sp, #88	; 0x58
 8008ae0:	4614      	mov	r4, r2
 8008ae2:	461d      	mov	r5, r3
 8008ae4:	da08      	bge.n	8008af8 <__swhatbuf_r+0x24>
 8008ae6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008aea:	2200      	movs	r2, #0
 8008aec:	602a      	str	r2, [r5, #0]
 8008aee:	061a      	lsls	r2, r3, #24
 8008af0:	d410      	bmi.n	8008b14 <__swhatbuf_r+0x40>
 8008af2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008af6:	e00e      	b.n	8008b16 <__swhatbuf_r+0x42>
 8008af8:	466a      	mov	r2, sp
 8008afa:	f000 fde7 	bl	80096cc <_fstat_r>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	dbf1      	blt.n	8008ae6 <__swhatbuf_r+0x12>
 8008b02:	9a01      	ldr	r2, [sp, #4]
 8008b04:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b08:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b0c:	425a      	negs	r2, r3
 8008b0e:	415a      	adcs	r2, r3
 8008b10:	602a      	str	r2, [r5, #0]
 8008b12:	e7ee      	b.n	8008af2 <__swhatbuf_r+0x1e>
 8008b14:	2340      	movs	r3, #64	; 0x40
 8008b16:	2000      	movs	r0, #0
 8008b18:	6023      	str	r3, [r4, #0]
 8008b1a:	b016      	add	sp, #88	; 0x58
 8008b1c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008b20 <__smakebuf_r>:
 8008b20:	898b      	ldrh	r3, [r1, #12]
 8008b22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b24:	079d      	lsls	r5, r3, #30
 8008b26:	4606      	mov	r6, r0
 8008b28:	460c      	mov	r4, r1
 8008b2a:	d507      	bpl.n	8008b3c <__smakebuf_r+0x1c>
 8008b2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	6123      	str	r3, [r4, #16]
 8008b34:	2301      	movs	r3, #1
 8008b36:	6163      	str	r3, [r4, #20]
 8008b38:	b002      	add	sp, #8
 8008b3a:	bd70      	pop	{r4, r5, r6, pc}
 8008b3c:	ab01      	add	r3, sp, #4
 8008b3e:	466a      	mov	r2, sp
 8008b40:	f7ff ffc8 	bl	8008ad4 <__swhatbuf_r>
 8008b44:	9900      	ldr	r1, [sp, #0]
 8008b46:	4605      	mov	r5, r0
 8008b48:	4630      	mov	r0, r6
 8008b4a:	f7fe f963 	bl	8006e14 <_malloc_r>
 8008b4e:	b948      	cbnz	r0, 8008b64 <__smakebuf_r+0x44>
 8008b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b54:	059a      	lsls	r2, r3, #22
 8008b56:	d4ef      	bmi.n	8008b38 <__smakebuf_r+0x18>
 8008b58:	f023 0303 	bic.w	r3, r3, #3
 8008b5c:	f043 0302 	orr.w	r3, r3, #2
 8008b60:	81a3      	strh	r3, [r4, #12]
 8008b62:	e7e3      	b.n	8008b2c <__smakebuf_r+0xc>
 8008b64:	4b0d      	ldr	r3, [pc, #52]	; (8008b9c <__smakebuf_r+0x7c>)
 8008b66:	62b3      	str	r3, [r6, #40]	; 0x28
 8008b68:	89a3      	ldrh	r3, [r4, #12]
 8008b6a:	6020      	str	r0, [r4, #0]
 8008b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b70:	81a3      	strh	r3, [r4, #12]
 8008b72:	9b00      	ldr	r3, [sp, #0]
 8008b74:	6163      	str	r3, [r4, #20]
 8008b76:	9b01      	ldr	r3, [sp, #4]
 8008b78:	6120      	str	r0, [r4, #16]
 8008b7a:	b15b      	cbz	r3, 8008b94 <__smakebuf_r+0x74>
 8008b7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b80:	4630      	mov	r0, r6
 8008b82:	f000 fdb5 	bl	80096f0 <_isatty_r>
 8008b86:	b128      	cbz	r0, 8008b94 <__smakebuf_r+0x74>
 8008b88:	89a3      	ldrh	r3, [r4, #12]
 8008b8a:	f023 0303 	bic.w	r3, r3, #3
 8008b8e:	f043 0301 	orr.w	r3, r3, #1
 8008b92:	81a3      	strh	r3, [r4, #12]
 8008b94:	89a0      	ldrh	r0, [r4, #12]
 8008b96:	4305      	orrs	r5, r0
 8008b98:	81a5      	strh	r5, [r4, #12]
 8008b9a:	e7cd      	b.n	8008b38 <__smakebuf_r+0x18>
 8008b9c:	08006bb5 	.word	0x08006bb5

08008ba0 <malloc>:
 8008ba0:	4b02      	ldr	r3, [pc, #8]	; (8008bac <malloc+0xc>)
 8008ba2:	4601      	mov	r1, r0
 8008ba4:	6818      	ldr	r0, [r3, #0]
 8008ba6:	f7fe b935 	b.w	8006e14 <_malloc_r>
 8008baa:	bf00      	nop
 8008bac:	20000010 	.word	0x20000010

08008bb0 <__malloc_lock>:
 8008bb0:	4801      	ldr	r0, [pc, #4]	; (8008bb8 <__malloc_lock+0x8>)
 8008bb2:	f7fe b8f6 	b.w	8006da2 <__retarget_lock_acquire_recursive>
 8008bb6:	bf00      	nop
 8008bb8:	200019fc 	.word	0x200019fc

08008bbc <__malloc_unlock>:
 8008bbc:	4801      	ldr	r0, [pc, #4]	; (8008bc4 <__malloc_unlock+0x8>)
 8008bbe:	f7fe b8f1 	b.w	8006da4 <__retarget_lock_release_recursive>
 8008bc2:	bf00      	nop
 8008bc4:	200019fc 	.word	0x200019fc

08008bc8 <_Balloc>:
 8008bc8:	b570      	push	{r4, r5, r6, lr}
 8008bca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008bcc:	4604      	mov	r4, r0
 8008bce:	460d      	mov	r5, r1
 8008bd0:	b976      	cbnz	r6, 8008bf0 <_Balloc+0x28>
 8008bd2:	2010      	movs	r0, #16
 8008bd4:	f7ff ffe4 	bl	8008ba0 <malloc>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	6260      	str	r0, [r4, #36]	; 0x24
 8008bdc:	b920      	cbnz	r0, 8008be8 <_Balloc+0x20>
 8008bde:	4b18      	ldr	r3, [pc, #96]	; (8008c40 <_Balloc+0x78>)
 8008be0:	4818      	ldr	r0, [pc, #96]	; (8008c44 <_Balloc+0x7c>)
 8008be2:	2166      	movs	r1, #102	; 0x66
 8008be4:	f000 fd42 	bl	800966c <__assert_func>
 8008be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bec:	6006      	str	r6, [r0, #0]
 8008bee:	60c6      	str	r6, [r0, #12]
 8008bf0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008bf2:	68f3      	ldr	r3, [r6, #12]
 8008bf4:	b183      	cbz	r3, 8008c18 <_Balloc+0x50>
 8008bf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bfe:	b9b8      	cbnz	r0, 8008c30 <_Balloc+0x68>
 8008c00:	2101      	movs	r1, #1
 8008c02:	fa01 f605 	lsl.w	r6, r1, r5
 8008c06:	1d72      	adds	r2, r6, #5
 8008c08:	0092      	lsls	r2, r2, #2
 8008c0a:	4620      	mov	r0, r4
 8008c0c:	f000 fb60 	bl	80092d0 <_calloc_r>
 8008c10:	b160      	cbz	r0, 8008c2c <_Balloc+0x64>
 8008c12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c16:	e00e      	b.n	8008c36 <_Balloc+0x6e>
 8008c18:	2221      	movs	r2, #33	; 0x21
 8008c1a:	2104      	movs	r1, #4
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	f000 fb57 	bl	80092d0 <_calloc_r>
 8008c22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c24:	60f0      	str	r0, [r6, #12]
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d1e4      	bne.n	8008bf6 <_Balloc+0x2e>
 8008c2c:	2000      	movs	r0, #0
 8008c2e:	bd70      	pop	{r4, r5, r6, pc}
 8008c30:	6802      	ldr	r2, [r0, #0]
 8008c32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c36:	2300      	movs	r3, #0
 8008c38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c3c:	e7f7      	b.n	8008c2e <_Balloc+0x66>
 8008c3e:	bf00      	nop
 8008c40:	08009971 	.word	0x08009971
 8008c44:	080099f4 	.word	0x080099f4

08008c48 <_Bfree>:
 8008c48:	b570      	push	{r4, r5, r6, lr}
 8008c4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c4c:	4605      	mov	r5, r0
 8008c4e:	460c      	mov	r4, r1
 8008c50:	b976      	cbnz	r6, 8008c70 <_Bfree+0x28>
 8008c52:	2010      	movs	r0, #16
 8008c54:	f7ff ffa4 	bl	8008ba0 <malloc>
 8008c58:	4602      	mov	r2, r0
 8008c5a:	6268      	str	r0, [r5, #36]	; 0x24
 8008c5c:	b920      	cbnz	r0, 8008c68 <_Bfree+0x20>
 8008c5e:	4b09      	ldr	r3, [pc, #36]	; (8008c84 <_Bfree+0x3c>)
 8008c60:	4809      	ldr	r0, [pc, #36]	; (8008c88 <_Bfree+0x40>)
 8008c62:	218a      	movs	r1, #138	; 0x8a
 8008c64:	f000 fd02 	bl	800966c <__assert_func>
 8008c68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c6c:	6006      	str	r6, [r0, #0]
 8008c6e:	60c6      	str	r6, [r0, #12]
 8008c70:	b13c      	cbz	r4, 8008c82 <_Bfree+0x3a>
 8008c72:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c74:	6862      	ldr	r2, [r4, #4]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c7c:	6021      	str	r1, [r4, #0]
 8008c7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c82:	bd70      	pop	{r4, r5, r6, pc}
 8008c84:	08009971 	.word	0x08009971
 8008c88:	080099f4 	.word	0x080099f4

08008c8c <__multadd>:
 8008c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c90:	690d      	ldr	r5, [r1, #16]
 8008c92:	4607      	mov	r7, r0
 8008c94:	460c      	mov	r4, r1
 8008c96:	461e      	mov	r6, r3
 8008c98:	f101 0c14 	add.w	ip, r1, #20
 8008c9c:	2000      	movs	r0, #0
 8008c9e:	f8dc 3000 	ldr.w	r3, [ip]
 8008ca2:	b299      	uxth	r1, r3
 8008ca4:	fb02 6101 	mla	r1, r2, r1, r6
 8008ca8:	0c1e      	lsrs	r6, r3, #16
 8008caa:	0c0b      	lsrs	r3, r1, #16
 8008cac:	fb02 3306 	mla	r3, r2, r6, r3
 8008cb0:	b289      	uxth	r1, r1
 8008cb2:	3001      	adds	r0, #1
 8008cb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008cb8:	4285      	cmp	r5, r0
 8008cba:	f84c 1b04 	str.w	r1, [ip], #4
 8008cbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008cc2:	dcec      	bgt.n	8008c9e <__multadd+0x12>
 8008cc4:	b30e      	cbz	r6, 8008d0a <__multadd+0x7e>
 8008cc6:	68a3      	ldr	r3, [r4, #8]
 8008cc8:	42ab      	cmp	r3, r5
 8008cca:	dc19      	bgt.n	8008d00 <__multadd+0x74>
 8008ccc:	6861      	ldr	r1, [r4, #4]
 8008cce:	4638      	mov	r0, r7
 8008cd0:	3101      	adds	r1, #1
 8008cd2:	f7ff ff79 	bl	8008bc8 <_Balloc>
 8008cd6:	4680      	mov	r8, r0
 8008cd8:	b928      	cbnz	r0, 8008ce6 <__multadd+0x5a>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	4b0c      	ldr	r3, [pc, #48]	; (8008d10 <__multadd+0x84>)
 8008cde:	480d      	ldr	r0, [pc, #52]	; (8008d14 <__multadd+0x88>)
 8008ce0:	21b5      	movs	r1, #181	; 0xb5
 8008ce2:	f000 fcc3 	bl	800966c <__assert_func>
 8008ce6:	6922      	ldr	r2, [r4, #16]
 8008ce8:	3202      	adds	r2, #2
 8008cea:	f104 010c 	add.w	r1, r4, #12
 8008cee:	0092      	lsls	r2, r2, #2
 8008cf0:	300c      	adds	r0, #12
 8008cf2:	f7fe f858 	bl	8006da6 <memcpy>
 8008cf6:	4621      	mov	r1, r4
 8008cf8:	4638      	mov	r0, r7
 8008cfa:	f7ff ffa5 	bl	8008c48 <_Bfree>
 8008cfe:	4644      	mov	r4, r8
 8008d00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d04:	3501      	adds	r5, #1
 8008d06:	615e      	str	r6, [r3, #20]
 8008d08:	6125      	str	r5, [r4, #16]
 8008d0a:	4620      	mov	r0, r4
 8008d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d10:	080099e3 	.word	0x080099e3
 8008d14:	080099f4 	.word	0x080099f4

08008d18 <__hi0bits>:
 8008d18:	0c03      	lsrs	r3, r0, #16
 8008d1a:	041b      	lsls	r3, r3, #16
 8008d1c:	b9d3      	cbnz	r3, 8008d54 <__hi0bits+0x3c>
 8008d1e:	0400      	lsls	r0, r0, #16
 8008d20:	2310      	movs	r3, #16
 8008d22:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d26:	bf04      	itt	eq
 8008d28:	0200      	lsleq	r0, r0, #8
 8008d2a:	3308      	addeq	r3, #8
 8008d2c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008d30:	bf04      	itt	eq
 8008d32:	0100      	lsleq	r0, r0, #4
 8008d34:	3304      	addeq	r3, #4
 8008d36:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008d3a:	bf04      	itt	eq
 8008d3c:	0080      	lsleq	r0, r0, #2
 8008d3e:	3302      	addeq	r3, #2
 8008d40:	2800      	cmp	r0, #0
 8008d42:	db05      	blt.n	8008d50 <__hi0bits+0x38>
 8008d44:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d48:	f103 0301 	add.w	r3, r3, #1
 8008d4c:	bf08      	it	eq
 8008d4e:	2320      	moveq	r3, #32
 8008d50:	4618      	mov	r0, r3
 8008d52:	4770      	bx	lr
 8008d54:	2300      	movs	r3, #0
 8008d56:	e7e4      	b.n	8008d22 <__hi0bits+0xa>

08008d58 <__lo0bits>:
 8008d58:	6803      	ldr	r3, [r0, #0]
 8008d5a:	f013 0207 	ands.w	r2, r3, #7
 8008d5e:	4601      	mov	r1, r0
 8008d60:	d00b      	beq.n	8008d7a <__lo0bits+0x22>
 8008d62:	07da      	lsls	r2, r3, #31
 8008d64:	d423      	bmi.n	8008dae <__lo0bits+0x56>
 8008d66:	0798      	lsls	r0, r3, #30
 8008d68:	bf49      	itett	mi
 8008d6a:	085b      	lsrmi	r3, r3, #1
 8008d6c:	089b      	lsrpl	r3, r3, #2
 8008d6e:	2001      	movmi	r0, #1
 8008d70:	600b      	strmi	r3, [r1, #0]
 8008d72:	bf5c      	itt	pl
 8008d74:	600b      	strpl	r3, [r1, #0]
 8008d76:	2002      	movpl	r0, #2
 8008d78:	4770      	bx	lr
 8008d7a:	b298      	uxth	r0, r3
 8008d7c:	b9a8      	cbnz	r0, 8008daa <__lo0bits+0x52>
 8008d7e:	0c1b      	lsrs	r3, r3, #16
 8008d80:	2010      	movs	r0, #16
 8008d82:	b2da      	uxtb	r2, r3
 8008d84:	b90a      	cbnz	r2, 8008d8a <__lo0bits+0x32>
 8008d86:	3008      	adds	r0, #8
 8008d88:	0a1b      	lsrs	r3, r3, #8
 8008d8a:	071a      	lsls	r2, r3, #28
 8008d8c:	bf04      	itt	eq
 8008d8e:	091b      	lsreq	r3, r3, #4
 8008d90:	3004      	addeq	r0, #4
 8008d92:	079a      	lsls	r2, r3, #30
 8008d94:	bf04      	itt	eq
 8008d96:	089b      	lsreq	r3, r3, #2
 8008d98:	3002      	addeq	r0, #2
 8008d9a:	07da      	lsls	r2, r3, #31
 8008d9c:	d403      	bmi.n	8008da6 <__lo0bits+0x4e>
 8008d9e:	085b      	lsrs	r3, r3, #1
 8008da0:	f100 0001 	add.w	r0, r0, #1
 8008da4:	d005      	beq.n	8008db2 <__lo0bits+0x5a>
 8008da6:	600b      	str	r3, [r1, #0]
 8008da8:	4770      	bx	lr
 8008daa:	4610      	mov	r0, r2
 8008dac:	e7e9      	b.n	8008d82 <__lo0bits+0x2a>
 8008dae:	2000      	movs	r0, #0
 8008db0:	4770      	bx	lr
 8008db2:	2020      	movs	r0, #32
 8008db4:	4770      	bx	lr
	...

08008db8 <__i2b>:
 8008db8:	b510      	push	{r4, lr}
 8008dba:	460c      	mov	r4, r1
 8008dbc:	2101      	movs	r1, #1
 8008dbe:	f7ff ff03 	bl	8008bc8 <_Balloc>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	b928      	cbnz	r0, 8008dd2 <__i2b+0x1a>
 8008dc6:	4b05      	ldr	r3, [pc, #20]	; (8008ddc <__i2b+0x24>)
 8008dc8:	4805      	ldr	r0, [pc, #20]	; (8008de0 <__i2b+0x28>)
 8008dca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008dce:	f000 fc4d 	bl	800966c <__assert_func>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	6144      	str	r4, [r0, #20]
 8008dd6:	6103      	str	r3, [r0, #16]
 8008dd8:	bd10      	pop	{r4, pc}
 8008dda:	bf00      	nop
 8008ddc:	080099e3 	.word	0x080099e3
 8008de0:	080099f4 	.word	0x080099f4

08008de4 <__multiply>:
 8008de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de8:	4691      	mov	r9, r2
 8008dea:	690a      	ldr	r2, [r1, #16]
 8008dec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008df0:	429a      	cmp	r2, r3
 8008df2:	bfb8      	it	lt
 8008df4:	460b      	movlt	r3, r1
 8008df6:	460c      	mov	r4, r1
 8008df8:	bfbc      	itt	lt
 8008dfa:	464c      	movlt	r4, r9
 8008dfc:	4699      	movlt	r9, r3
 8008dfe:	6927      	ldr	r7, [r4, #16]
 8008e00:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e04:	68a3      	ldr	r3, [r4, #8]
 8008e06:	6861      	ldr	r1, [r4, #4]
 8008e08:	eb07 060a 	add.w	r6, r7, sl
 8008e0c:	42b3      	cmp	r3, r6
 8008e0e:	b085      	sub	sp, #20
 8008e10:	bfb8      	it	lt
 8008e12:	3101      	addlt	r1, #1
 8008e14:	f7ff fed8 	bl	8008bc8 <_Balloc>
 8008e18:	b930      	cbnz	r0, 8008e28 <__multiply+0x44>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	4b44      	ldr	r3, [pc, #272]	; (8008f30 <__multiply+0x14c>)
 8008e1e:	4845      	ldr	r0, [pc, #276]	; (8008f34 <__multiply+0x150>)
 8008e20:	f240 115d 	movw	r1, #349	; 0x15d
 8008e24:	f000 fc22 	bl	800966c <__assert_func>
 8008e28:	f100 0514 	add.w	r5, r0, #20
 8008e2c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e30:	462b      	mov	r3, r5
 8008e32:	2200      	movs	r2, #0
 8008e34:	4543      	cmp	r3, r8
 8008e36:	d321      	bcc.n	8008e7c <__multiply+0x98>
 8008e38:	f104 0314 	add.w	r3, r4, #20
 8008e3c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008e40:	f109 0314 	add.w	r3, r9, #20
 8008e44:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008e48:	9202      	str	r2, [sp, #8]
 8008e4a:	1b3a      	subs	r2, r7, r4
 8008e4c:	3a15      	subs	r2, #21
 8008e4e:	f022 0203 	bic.w	r2, r2, #3
 8008e52:	3204      	adds	r2, #4
 8008e54:	f104 0115 	add.w	r1, r4, #21
 8008e58:	428f      	cmp	r7, r1
 8008e5a:	bf38      	it	cc
 8008e5c:	2204      	movcc	r2, #4
 8008e5e:	9201      	str	r2, [sp, #4]
 8008e60:	9a02      	ldr	r2, [sp, #8]
 8008e62:	9303      	str	r3, [sp, #12]
 8008e64:	429a      	cmp	r2, r3
 8008e66:	d80c      	bhi.n	8008e82 <__multiply+0x9e>
 8008e68:	2e00      	cmp	r6, #0
 8008e6a:	dd03      	ble.n	8008e74 <__multiply+0x90>
 8008e6c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d05a      	beq.n	8008f2a <__multiply+0x146>
 8008e74:	6106      	str	r6, [r0, #16]
 8008e76:	b005      	add	sp, #20
 8008e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e7c:	f843 2b04 	str.w	r2, [r3], #4
 8008e80:	e7d8      	b.n	8008e34 <__multiply+0x50>
 8008e82:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e86:	f1ba 0f00 	cmp.w	sl, #0
 8008e8a:	d024      	beq.n	8008ed6 <__multiply+0xf2>
 8008e8c:	f104 0e14 	add.w	lr, r4, #20
 8008e90:	46a9      	mov	r9, r5
 8008e92:	f04f 0c00 	mov.w	ip, #0
 8008e96:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008e9a:	f8d9 1000 	ldr.w	r1, [r9]
 8008e9e:	fa1f fb82 	uxth.w	fp, r2
 8008ea2:	b289      	uxth	r1, r1
 8008ea4:	fb0a 110b 	mla	r1, sl, fp, r1
 8008ea8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008eac:	f8d9 2000 	ldr.w	r2, [r9]
 8008eb0:	4461      	add	r1, ip
 8008eb2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008eb6:	fb0a c20b 	mla	r2, sl, fp, ip
 8008eba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008ebe:	b289      	uxth	r1, r1
 8008ec0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008ec4:	4577      	cmp	r7, lr
 8008ec6:	f849 1b04 	str.w	r1, [r9], #4
 8008eca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008ece:	d8e2      	bhi.n	8008e96 <__multiply+0xb2>
 8008ed0:	9a01      	ldr	r2, [sp, #4]
 8008ed2:	f845 c002 	str.w	ip, [r5, r2]
 8008ed6:	9a03      	ldr	r2, [sp, #12]
 8008ed8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008edc:	3304      	adds	r3, #4
 8008ede:	f1b9 0f00 	cmp.w	r9, #0
 8008ee2:	d020      	beq.n	8008f26 <__multiply+0x142>
 8008ee4:	6829      	ldr	r1, [r5, #0]
 8008ee6:	f104 0c14 	add.w	ip, r4, #20
 8008eea:	46ae      	mov	lr, r5
 8008eec:	f04f 0a00 	mov.w	sl, #0
 8008ef0:	f8bc b000 	ldrh.w	fp, [ip]
 8008ef4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008ef8:	fb09 220b 	mla	r2, r9, fp, r2
 8008efc:	4492      	add	sl, r2
 8008efe:	b289      	uxth	r1, r1
 8008f00:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008f04:	f84e 1b04 	str.w	r1, [lr], #4
 8008f08:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008f0c:	f8be 1000 	ldrh.w	r1, [lr]
 8008f10:	0c12      	lsrs	r2, r2, #16
 8008f12:	fb09 1102 	mla	r1, r9, r2, r1
 8008f16:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008f1a:	4567      	cmp	r7, ip
 8008f1c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008f20:	d8e6      	bhi.n	8008ef0 <__multiply+0x10c>
 8008f22:	9a01      	ldr	r2, [sp, #4]
 8008f24:	50a9      	str	r1, [r5, r2]
 8008f26:	3504      	adds	r5, #4
 8008f28:	e79a      	b.n	8008e60 <__multiply+0x7c>
 8008f2a:	3e01      	subs	r6, #1
 8008f2c:	e79c      	b.n	8008e68 <__multiply+0x84>
 8008f2e:	bf00      	nop
 8008f30:	080099e3 	.word	0x080099e3
 8008f34:	080099f4 	.word	0x080099f4

08008f38 <__pow5mult>:
 8008f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f3c:	4615      	mov	r5, r2
 8008f3e:	f012 0203 	ands.w	r2, r2, #3
 8008f42:	4606      	mov	r6, r0
 8008f44:	460f      	mov	r7, r1
 8008f46:	d007      	beq.n	8008f58 <__pow5mult+0x20>
 8008f48:	4c25      	ldr	r4, [pc, #148]	; (8008fe0 <__pow5mult+0xa8>)
 8008f4a:	3a01      	subs	r2, #1
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f52:	f7ff fe9b 	bl	8008c8c <__multadd>
 8008f56:	4607      	mov	r7, r0
 8008f58:	10ad      	asrs	r5, r5, #2
 8008f5a:	d03d      	beq.n	8008fd8 <__pow5mult+0xa0>
 8008f5c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f5e:	b97c      	cbnz	r4, 8008f80 <__pow5mult+0x48>
 8008f60:	2010      	movs	r0, #16
 8008f62:	f7ff fe1d 	bl	8008ba0 <malloc>
 8008f66:	4602      	mov	r2, r0
 8008f68:	6270      	str	r0, [r6, #36]	; 0x24
 8008f6a:	b928      	cbnz	r0, 8008f78 <__pow5mult+0x40>
 8008f6c:	4b1d      	ldr	r3, [pc, #116]	; (8008fe4 <__pow5mult+0xac>)
 8008f6e:	481e      	ldr	r0, [pc, #120]	; (8008fe8 <__pow5mult+0xb0>)
 8008f70:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008f74:	f000 fb7a 	bl	800966c <__assert_func>
 8008f78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f7c:	6004      	str	r4, [r0, #0]
 8008f7e:	60c4      	str	r4, [r0, #12]
 8008f80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f88:	b94c      	cbnz	r4, 8008f9e <__pow5mult+0x66>
 8008f8a:	f240 2171 	movw	r1, #625	; 0x271
 8008f8e:	4630      	mov	r0, r6
 8008f90:	f7ff ff12 	bl	8008db8 <__i2b>
 8008f94:	2300      	movs	r3, #0
 8008f96:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f9a:	4604      	mov	r4, r0
 8008f9c:	6003      	str	r3, [r0, #0]
 8008f9e:	f04f 0900 	mov.w	r9, #0
 8008fa2:	07eb      	lsls	r3, r5, #31
 8008fa4:	d50a      	bpl.n	8008fbc <__pow5mult+0x84>
 8008fa6:	4639      	mov	r1, r7
 8008fa8:	4622      	mov	r2, r4
 8008faa:	4630      	mov	r0, r6
 8008fac:	f7ff ff1a 	bl	8008de4 <__multiply>
 8008fb0:	4639      	mov	r1, r7
 8008fb2:	4680      	mov	r8, r0
 8008fb4:	4630      	mov	r0, r6
 8008fb6:	f7ff fe47 	bl	8008c48 <_Bfree>
 8008fba:	4647      	mov	r7, r8
 8008fbc:	106d      	asrs	r5, r5, #1
 8008fbe:	d00b      	beq.n	8008fd8 <__pow5mult+0xa0>
 8008fc0:	6820      	ldr	r0, [r4, #0]
 8008fc2:	b938      	cbnz	r0, 8008fd4 <__pow5mult+0x9c>
 8008fc4:	4622      	mov	r2, r4
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	4630      	mov	r0, r6
 8008fca:	f7ff ff0b 	bl	8008de4 <__multiply>
 8008fce:	6020      	str	r0, [r4, #0]
 8008fd0:	f8c0 9000 	str.w	r9, [r0]
 8008fd4:	4604      	mov	r4, r0
 8008fd6:	e7e4      	b.n	8008fa2 <__pow5mult+0x6a>
 8008fd8:	4638      	mov	r0, r7
 8008fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fde:	bf00      	nop
 8008fe0:	08009b40 	.word	0x08009b40
 8008fe4:	08009971 	.word	0x08009971
 8008fe8:	080099f4 	.word	0x080099f4

08008fec <__lshift>:
 8008fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ff0:	460c      	mov	r4, r1
 8008ff2:	6849      	ldr	r1, [r1, #4]
 8008ff4:	6923      	ldr	r3, [r4, #16]
 8008ff6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ffa:	68a3      	ldr	r3, [r4, #8]
 8008ffc:	4607      	mov	r7, r0
 8008ffe:	4691      	mov	r9, r2
 8009000:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009004:	f108 0601 	add.w	r6, r8, #1
 8009008:	42b3      	cmp	r3, r6
 800900a:	db0b      	blt.n	8009024 <__lshift+0x38>
 800900c:	4638      	mov	r0, r7
 800900e:	f7ff fddb 	bl	8008bc8 <_Balloc>
 8009012:	4605      	mov	r5, r0
 8009014:	b948      	cbnz	r0, 800902a <__lshift+0x3e>
 8009016:	4602      	mov	r2, r0
 8009018:	4b2a      	ldr	r3, [pc, #168]	; (80090c4 <__lshift+0xd8>)
 800901a:	482b      	ldr	r0, [pc, #172]	; (80090c8 <__lshift+0xdc>)
 800901c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009020:	f000 fb24 	bl	800966c <__assert_func>
 8009024:	3101      	adds	r1, #1
 8009026:	005b      	lsls	r3, r3, #1
 8009028:	e7ee      	b.n	8009008 <__lshift+0x1c>
 800902a:	2300      	movs	r3, #0
 800902c:	f100 0114 	add.w	r1, r0, #20
 8009030:	f100 0210 	add.w	r2, r0, #16
 8009034:	4618      	mov	r0, r3
 8009036:	4553      	cmp	r3, sl
 8009038:	db37      	blt.n	80090aa <__lshift+0xbe>
 800903a:	6920      	ldr	r0, [r4, #16]
 800903c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009040:	f104 0314 	add.w	r3, r4, #20
 8009044:	f019 091f 	ands.w	r9, r9, #31
 8009048:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800904c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009050:	d02f      	beq.n	80090b2 <__lshift+0xc6>
 8009052:	f1c9 0e20 	rsb	lr, r9, #32
 8009056:	468a      	mov	sl, r1
 8009058:	f04f 0c00 	mov.w	ip, #0
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	fa02 f209 	lsl.w	r2, r2, r9
 8009062:	ea42 020c 	orr.w	r2, r2, ip
 8009066:	f84a 2b04 	str.w	r2, [sl], #4
 800906a:	f853 2b04 	ldr.w	r2, [r3], #4
 800906e:	4298      	cmp	r0, r3
 8009070:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009074:	d8f2      	bhi.n	800905c <__lshift+0x70>
 8009076:	1b03      	subs	r3, r0, r4
 8009078:	3b15      	subs	r3, #21
 800907a:	f023 0303 	bic.w	r3, r3, #3
 800907e:	3304      	adds	r3, #4
 8009080:	f104 0215 	add.w	r2, r4, #21
 8009084:	4290      	cmp	r0, r2
 8009086:	bf38      	it	cc
 8009088:	2304      	movcc	r3, #4
 800908a:	f841 c003 	str.w	ip, [r1, r3]
 800908e:	f1bc 0f00 	cmp.w	ip, #0
 8009092:	d001      	beq.n	8009098 <__lshift+0xac>
 8009094:	f108 0602 	add.w	r6, r8, #2
 8009098:	3e01      	subs	r6, #1
 800909a:	4638      	mov	r0, r7
 800909c:	612e      	str	r6, [r5, #16]
 800909e:	4621      	mov	r1, r4
 80090a0:	f7ff fdd2 	bl	8008c48 <_Bfree>
 80090a4:	4628      	mov	r0, r5
 80090a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80090ae:	3301      	adds	r3, #1
 80090b0:	e7c1      	b.n	8009036 <__lshift+0x4a>
 80090b2:	3904      	subs	r1, #4
 80090b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80090b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80090bc:	4298      	cmp	r0, r3
 80090be:	d8f9      	bhi.n	80090b4 <__lshift+0xc8>
 80090c0:	e7ea      	b.n	8009098 <__lshift+0xac>
 80090c2:	bf00      	nop
 80090c4:	080099e3 	.word	0x080099e3
 80090c8:	080099f4 	.word	0x080099f4

080090cc <__mcmp>:
 80090cc:	b530      	push	{r4, r5, lr}
 80090ce:	6902      	ldr	r2, [r0, #16]
 80090d0:	690c      	ldr	r4, [r1, #16]
 80090d2:	1b12      	subs	r2, r2, r4
 80090d4:	d10e      	bne.n	80090f4 <__mcmp+0x28>
 80090d6:	f100 0314 	add.w	r3, r0, #20
 80090da:	3114      	adds	r1, #20
 80090dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80090e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80090e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80090e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80090ec:	42a5      	cmp	r5, r4
 80090ee:	d003      	beq.n	80090f8 <__mcmp+0x2c>
 80090f0:	d305      	bcc.n	80090fe <__mcmp+0x32>
 80090f2:	2201      	movs	r2, #1
 80090f4:	4610      	mov	r0, r2
 80090f6:	bd30      	pop	{r4, r5, pc}
 80090f8:	4283      	cmp	r3, r0
 80090fa:	d3f3      	bcc.n	80090e4 <__mcmp+0x18>
 80090fc:	e7fa      	b.n	80090f4 <__mcmp+0x28>
 80090fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009102:	e7f7      	b.n	80090f4 <__mcmp+0x28>

08009104 <__mdiff>:
 8009104:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009108:	460c      	mov	r4, r1
 800910a:	4606      	mov	r6, r0
 800910c:	4611      	mov	r1, r2
 800910e:	4620      	mov	r0, r4
 8009110:	4690      	mov	r8, r2
 8009112:	f7ff ffdb 	bl	80090cc <__mcmp>
 8009116:	1e05      	subs	r5, r0, #0
 8009118:	d110      	bne.n	800913c <__mdiff+0x38>
 800911a:	4629      	mov	r1, r5
 800911c:	4630      	mov	r0, r6
 800911e:	f7ff fd53 	bl	8008bc8 <_Balloc>
 8009122:	b930      	cbnz	r0, 8009132 <__mdiff+0x2e>
 8009124:	4b3a      	ldr	r3, [pc, #232]	; (8009210 <__mdiff+0x10c>)
 8009126:	4602      	mov	r2, r0
 8009128:	f240 2132 	movw	r1, #562	; 0x232
 800912c:	4839      	ldr	r0, [pc, #228]	; (8009214 <__mdiff+0x110>)
 800912e:	f000 fa9d 	bl	800966c <__assert_func>
 8009132:	2301      	movs	r3, #1
 8009134:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009138:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800913c:	bfa4      	itt	ge
 800913e:	4643      	movge	r3, r8
 8009140:	46a0      	movge	r8, r4
 8009142:	4630      	mov	r0, r6
 8009144:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009148:	bfa6      	itte	ge
 800914a:	461c      	movge	r4, r3
 800914c:	2500      	movge	r5, #0
 800914e:	2501      	movlt	r5, #1
 8009150:	f7ff fd3a 	bl	8008bc8 <_Balloc>
 8009154:	b920      	cbnz	r0, 8009160 <__mdiff+0x5c>
 8009156:	4b2e      	ldr	r3, [pc, #184]	; (8009210 <__mdiff+0x10c>)
 8009158:	4602      	mov	r2, r0
 800915a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800915e:	e7e5      	b.n	800912c <__mdiff+0x28>
 8009160:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009164:	6926      	ldr	r6, [r4, #16]
 8009166:	60c5      	str	r5, [r0, #12]
 8009168:	f104 0914 	add.w	r9, r4, #20
 800916c:	f108 0514 	add.w	r5, r8, #20
 8009170:	f100 0e14 	add.w	lr, r0, #20
 8009174:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009178:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800917c:	f108 0210 	add.w	r2, r8, #16
 8009180:	46f2      	mov	sl, lr
 8009182:	2100      	movs	r1, #0
 8009184:	f859 3b04 	ldr.w	r3, [r9], #4
 8009188:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800918c:	fa1f f883 	uxth.w	r8, r3
 8009190:	fa11 f18b 	uxtah	r1, r1, fp
 8009194:	0c1b      	lsrs	r3, r3, #16
 8009196:	eba1 0808 	sub.w	r8, r1, r8
 800919a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800919e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80091a2:	fa1f f888 	uxth.w	r8, r8
 80091a6:	1419      	asrs	r1, r3, #16
 80091a8:	454e      	cmp	r6, r9
 80091aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80091ae:	f84a 3b04 	str.w	r3, [sl], #4
 80091b2:	d8e7      	bhi.n	8009184 <__mdiff+0x80>
 80091b4:	1b33      	subs	r3, r6, r4
 80091b6:	3b15      	subs	r3, #21
 80091b8:	f023 0303 	bic.w	r3, r3, #3
 80091bc:	3304      	adds	r3, #4
 80091be:	3415      	adds	r4, #21
 80091c0:	42a6      	cmp	r6, r4
 80091c2:	bf38      	it	cc
 80091c4:	2304      	movcc	r3, #4
 80091c6:	441d      	add	r5, r3
 80091c8:	4473      	add	r3, lr
 80091ca:	469e      	mov	lr, r3
 80091cc:	462e      	mov	r6, r5
 80091ce:	4566      	cmp	r6, ip
 80091d0:	d30e      	bcc.n	80091f0 <__mdiff+0xec>
 80091d2:	f10c 0203 	add.w	r2, ip, #3
 80091d6:	1b52      	subs	r2, r2, r5
 80091d8:	f022 0203 	bic.w	r2, r2, #3
 80091dc:	3d03      	subs	r5, #3
 80091de:	45ac      	cmp	ip, r5
 80091e0:	bf38      	it	cc
 80091e2:	2200      	movcc	r2, #0
 80091e4:	441a      	add	r2, r3
 80091e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80091ea:	b17b      	cbz	r3, 800920c <__mdiff+0x108>
 80091ec:	6107      	str	r7, [r0, #16]
 80091ee:	e7a3      	b.n	8009138 <__mdiff+0x34>
 80091f0:	f856 8b04 	ldr.w	r8, [r6], #4
 80091f4:	fa11 f288 	uxtah	r2, r1, r8
 80091f8:	1414      	asrs	r4, r2, #16
 80091fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80091fe:	b292      	uxth	r2, r2
 8009200:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009204:	f84e 2b04 	str.w	r2, [lr], #4
 8009208:	1421      	asrs	r1, r4, #16
 800920a:	e7e0      	b.n	80091ce <__mdiff+0xca>
 800920c:	3f01      	subs	r7, #1
 800920e:	e7ea      	b.n	80091e6 <__mdiff+0xe2>
 8009210:	080099e3 	.word	0x080099e3
 8009214:	080099f4 	.word	0x080099f4

08009218 <__d2b>:
 8009218:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800921c:	4689      	mov	r9, r1
 800921e:	2101      	movs	r1, #1
 8009220:	ec57 6b10 	vmov	r6, r7, d0
 8009224:	4690      	mov	r8, r2
 8009226:	f7ff fccf 	bl	8008bc8 <_Balloc>
 800922a:	4604      	mov	r4, r0
 800922c:	b930      	cbnz	r0, 800923c <__d2b+0x24>
 800922e:	4602      	mov	r2, r0
 8009230:	4b25      	ldr	r3, [pc, #148]	; (80092c8 <__d2b+0xb0>)
 8009232:	4826      	ldr	r0, [pc, #152]	; (80092cc <__d2b+0xb4>)
 8009234:	f240 310a 	movw	r1, #778	; 0x30a
 8009238:	f000 fa18 	bl	800966c <__assert_func>
 800923c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009240:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009244:	bb35      	cbnz	r5, 8009294 <__d2b+0x7c>
 8009246:	2e00      	cmp	r6, #0
 8009248:	9301      	str	r3, [sp, #4]
 800924a:	d028      	beq.n	800929e <__d2b+0x86>
 800924c:	4668      	mov	r0, sp
 800924e:	9600      	str	r6, [sp, #0]
 8009250:	f7ff fd82 	bl	8008d58 <__lo0bits>
 8009254:	9900      	ldr	r1, [sp, #0]
 8009256:	b300      	cbz	r0, 800929a <__d2b+0x82>
 8009258:	9a01      	ldr	r2, [sp, #4]
 800925a:	f1c0 0320 	rsb	r3, r0, #32
 800925e:	fa02 f303 	lsl.w	r3, r2, r3
 8009262:	430b      	orrs	r3, r1
 8009264:	40c2      	lsrs	r2, r0
 8009266:	6163      	str	r3, [r4, #20]
 8009268:	9201      	str	r2, [sp, #4]
 800926a:	9b01      	ldr	r3, [sp, #4]
 800926c:	61a3      	str	r3, [r4, #24]
 800926e:	2b00      	cmp	r3, #0
 8009270:	bf14      	ite	ne
 8009272:	2202      	movne	r2, #2
 8009274:	2201      	moveq	r2, #1
 8009276:	6122      	str	r2, [r4, #16]
 8009278:	b1d5      	cbz	r5, 80092b0 <__d2b+0x98>
 800927a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800927e:	4405      	add	r5, r0
 8009280:	f8c9 5000 	str.w	r5, [r9]
 8009284:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009288:	f8c8 0000 	str.w	r0, [r8]
 800928c:	4620      	mov	r0, r4
 800928e:	b003      	add	sp, #12
 8009290:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009294:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009298:	e7d5      	b.n	8009246 <__d2b+0x2e>
 800929a:	6161      	str	r1, [r4, #20]
 800929c:	e7e5      	b.n	800926a <__d2b+0x52>
 800929e:	a801      	add	r0, sp, #4
 80092a0:	f7ff fd5a 	bl	8008d58 <__lo0bits>
 80092a4:	9b01      	ldr	r3, [sp, #4]
 80092a6:	6163      	str	r3, [r4, #20]
 80092a8:	2201      	movs	r2, #1
 80092aa:	6122      	str	r2, [r4, #16]
 80092ac:	3020      	adds	r0, #32
 80092ae:	e7e3      	b.n	8009278 <__d2b+0x60>
 80092b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80092b8:	f8c9 0000 	str.w	r0, [r9]
 80092bc:	6918      	ldr	r0, [r3, #16]
 80092be:	f7ff fd2b 	bl	8008d18 <__hi0bits>
 80092c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092c6:	e7df      	b.n	8009288 <__d2b+0x70>
 80092c8:	080099e3 	.word	0x080099e3
 80092cc:	080099f4 	.word	0x080099f4

080092d0 <_calloc_r>:
 80092d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092d2:	fba1 2402 	umull	r2, r4, r1, r2
 80092d6:	b94c      	cbnz	r4, 80092ec <_calloc_r+0x1c>
 80092d8:	4611      	mov	r1, r2
 80092da:	9201      	str	r2, [sp, #4]
 80092dc:	f7fd fd9a 	bl	8006e14 <_malloc_r>
 80092e0:	9a01      	ldr	r2, [sp, #4]
 80092e2:	4605      	mov	r5, r0
 80092e4:	b930      	cbnz	r0, 80092f4 <_calloc_r+0x24>
 80092e6:	4628      	mov	r0, r5
 80092e8:	b003      	add	sp, #12
 80092ea:	bd30      	pop	{r4, r5, pc}
 80092ec:	220c      	movs	r2, #12
 80092ee:	6002      	str	r2, [r0, #0]
 80092f0:	2500      	movs	r5, #0
 80092f2:	e7f8      	b.n	80092e6 <_calloc_r+0x16>
 80092f4:	4621      	mov	r1, r4
 80092f6:	f7fd fd64 	bl	8006dc2 <memset>
 80092fa:	e7f4      	b.n	80092e6 <_calloc_r+0x16>

080092fc <_free_r>:
 80092fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092fe:	2900      	cmp	r1, #0
 8009300:	d044      	beq.n	800938c <_free_r+0x90>
 8009302:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009306:	9001      	str	r0, [sp, #4]
 8009308:	2b00      	cmp	r3, #0
 800930a:	f1a1 0404 	sub.w	r4, r1, #4
 800930e:	bfb8      	it	lt
 8009310:	18e4      	addlt	r4, r4, r3
 8009312:	f7ff fc4d 	bl	8008bb0 <__malloc_lock>
 8009316:	4a1e      	ldr	r2, [pc, #120]	; (8009390 <_free_r+0x94>)
 8009318:	9801      	ldr	r0, [sp, #4]
 800931a:	6813      	ldr	r3, [r2, #0]
 800931c:	b933      	cbnz	r3, 800932c <_free_r+0x30>
 800931e:	6063      	str	r3, [r4, #4]
 8009320:	6014      	str	r4, [r2, #0]
 8009322:	b003      	add	sp, #12
 8009324:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009328:	f7ff bc48 	b.w	8008bbc <__malloc_unlock>
 800932c:	42a3      	cmp	r3, r4
 800932e:	d908      	bls.n	8009342 <_free_r+0x46>
 8009330:	6825      	ldr	r5, [r4, #0]
 8009332:	1961      	adds	r1, r4, r5
 8009334:	428b      	cmp	r3, r1
 8009336:	bf01      	itttt	eq
 8009338:	6819      	ldreq	r1, [r3, #0]
 800933a:	685b      	ldreq	r3, [r3, #4]
 800933c:	1949      	addeq	r1, r1, r5
 800933e:	6021      	streq	r1, [r4, #0]
 8009340:	e7ed      	b.n	800931e <_free_r+0x22>
 8009342:	461a      	mov	r2, r3
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	b10b      	cbz	r3, 800934c <_free_r+0x50>
 8009348:	42a3      	cmp	r3, r4
 800934a:	d9fa      	bls.n	8009342 <_free_r+0x46>
 800934c:	6811      	ldr	r1, [r2, #0]
 800934e:	1855      	adds	r5, r2, r1
 8009350:	42a5      	cmp	r5, r4
 8009352:	d10b      	bne.n	800936c <_free_r+0x70>
 8009354:	6824      	ldr	r4, [r4, #0]
 8009356:	4421      	add	r1, r4
 8009358:	1854      	adds	r4, r2, r1
 800935a:	42a3      	cmp	r3, r4
 800935c:	6011      	str	r1, [r2, #0]
 800935e:	d1e0      	bne.n	8009322 <_free_r+0x26>
 8009360:	681c      	ldr	r4, [r3, #0]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	6053      	str	r3, [r2, #4]
 8009366:	4421      	add	r1, r4
 8009368:	6011      	str	r1, [r2, #0]
 800936a:	e7da      	b.n	8009322 <_free_r+0x26>
 800936c:	d902      	bls.n	8009374 <_free_r+0x78>
 800936e:	230c      	movs	r3, #12
 8009370:	6003      	str	r3, [r0, #0]
 8009372:	e7d6      	b.n	8009322 <_free_r+0x26>
 8009374:	6825      	ldr	r5, [r4, #0]
 8009376:	1961      	adds	r1, r4, r5
 8009378:	428b      	cmp	r3, r1
 800937a:	bf04      	itt	eq
 800937c:	6819      	ldreq	r1, [r3, #0]
 800937e:	685b      	ldreq	r3, [r3, #4]
 8009380:	6063      	str	r3, [r4, #4]
 8009382:	bf04      	itt	eq
 8009384:	1949      	addeq	r1, r1, r5
 8009386:	6021      	streq	r1, [r4, #0]
 8009388:	6054      	str	r4, [r2, #4]
 800938a:	e7ca      	b.n	8009322 <_free_r+0x26>
 800938c:	b003      	add	sp, #12
 800938e:	bd30      	pop	{r4, r5, pc}
 8009390:	20001a00 	.word	0x20001a00

08009394 <__sfputc_r>:
 8009394:	6893      	ldr	r3, [r2, #8]
 8009396:	3b01      	subs	r3, #1
 8009398:	2b00      	cmp	r3, #0
 800939a:	b410      	push	{r4}
 800939c:	6093      	str	r3, [r2, #8]
 800939e:	da08      	bge.n	80093b2 <__sfputc_r+0x1e>
 80093a0:	6994      	ldr	r4, [r2, #24]
 80093a2:	42a3      	cmp	r3, r4
 80093a4:	db01      	blt.n	80093aa <__sfputc_r+0x16>
 80093a6:	290a      	cmp	r1, #10
 80093a8:	d103      	bne.n	80093b2 <__sfputc_r+0x1e>
 80093aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093ae:	f7fe bb5b 	b.w	8007a68 <__swbuf_r>
 80093b2:	6813      	ldr	r3, [r2, #0]
 80093b4:	1c58      	adds	r0, r3, #1
 80093b6:	6010      	str	r0, [r2, #0]
 80093b8:	7019      	strb	r1, [r3, #0]
 80093ba:	4608      	mov	r0, r1
 80093bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093c0:	4770      	bx	lr

080093c2 <__sfputs_r>:
 80093c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c4:	4606      	mov	r6, r0
 80093c6:	460f      	mov	r7, r1
 80093c8:	4614      	mov	r4, r2
 80093ca:	18d5      	adds	r5, r2, r3
 80093cc:	42ac      	cmp	r4, r5
 80093ce:	d101      	bne.n	80093d4 <__sfputs_r+0x12>
 80093d0:	2000      	movs	r0, #0
 80093d2:	e007      	b.n	80093e4 <__sfputs_r+0x22>
 80093d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093d8:	463a      	mov	r2, r7
 80093da:	4630      	mov	r0, r6
 80093dc:	f7ff ffda 	bl	8009394 <__sfputc_r>
 80093e0:	1c43      	adds	r3, r0, #1
 80093e2:	d1f3      	bne.n	80093cc <__sfputs_r+0xa>
 80093e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093e8 <_vfiprintf_r>:
 80093e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ec:	460d      	mov	r5, r1
 80093ee:	b09d      	sub	sp, #116	; 0x74
 80093f0:	4614      	mov	r4, r2
 80093f2:	4698      	mov	r8, r3
 80093f4:	4606      	mov	r6, r0
 80093f6:	b118      	cbz	r0, 8009400 <_vfiprintf_r+0x18>
 80093f8:	6983      	ldr	r3, [r0, #24]
 80093fa:	b90b      	cbnz	r3, 8009400 <_vfiprintf_r+0x18>
 80093fc:	f7fd fc0e 	bl	8006c1c <__sinit>
 8009400:	4b89      	ldr	r3, [pc, #548]	; (8009628 <_vfiprintf_r+0x240>)
 8009402:	429d      	cmp	r5, r3
 8009404:	d11b      	bne.n	800943e <_vfiprintf_r+0x56>
 8009406:	6875      	ldr	r5, [r6, #4]
 8009408:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800940a:	07d9      	lsls	r1, r3, #31
 800940c:	d405      	bmi.n	800941a <_vfiprintf_r+0x32>
 800940e:	89ab      	ldrh	r3, [r5, #12]
 8009410:	059a      	lsls	r2, r3, #22
 8009412:	d402      	bmi.n	800941a <_vfiprintf_r+0x32>
 8009414:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009416:	f7fd fcc4 	bl	8006da2 <__retarget_lock_acquire_recursive>
 800941a:	89ab      	ldrh	r3, [r5, #12]
 800941c:	071b      	lsls	r3, r3, #28
 800941e:	d501      	bpl.n	8009424 <_vfiprintf_r+0x3c>
 8009420:	692b      	ldr	r3, [r5, #16]
 8009422:	b9eb      	cbnz	r3, 8009460 <_vfiprintf_r+0x78>
 8009424:	4629      	mov	r1, r5
 8009426:	4630      	mov	r0, r6
 8009428:	f7fe fb82 	bl	8007b30 <__swsetup_r>
 800942c:	b1c0      	cbz	r0, 8009460 <_vfiprintf_r+0x78>
 800942e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009430:	07dc      	lsls	r4, r3, #31
 8009432:	d50e      	bpl.n	8009452 <_vfiprintf_r+0x6a>
 8009434:	f04f 30ff 	mov.w	r0, #4294967295
 8009438:	b01d      	add	sp, #116	; 0x74
 800943a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800943e:	4b7b      	ldr	r3, [pc, #492]	; (800962c <_vfiprintf_r+0x244>)
 8009440:	429d      	cmp	r5, r3
 8009442:	d101      	bne.n	8009448 <_vfiprintf_r+0x60>
 8009444:	68b5      	ldr	r5, [r6, #8]
 8009446:	e7df      	b.n	8009408 <_vfiprintf_r+0x20>
 8009448:	4b79      	ldr	r3, [pc, #484]	; (8009630 <_vfiprintf_r+0x248>)
 800944a:	429d      	cmp	r5, r3
 800944c:	bf08      	it	eq
 800944e:	68f5      	ldreq	r5, [r6, #12]
 8009450:	e7da      	b.n	8009408 <_vfiprintf_r+0x20>
 8009452:	89ab      	ldrh	r3, [r5, #12]
 8009454:	0598      	lsls	r0, r3, #22
 8009456:	d4ed      	bmi.n	8009434 <_vfiprintf_r+0x4c>
 8009458:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800945a:	f7fd fca3 	bl	8006da4 <__retarget_lock_release_recursive>
 800945e:	e7e9      	b.n	8009434 <_vfiprintf_r+0x4c>
 8009460:	2300      	movs	r3, #0
 8009462:	9309      	str	r3, [sp, #36]	; 0x24
 8009464:	2320      	movs	r3, #32
 8009466:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800946a:	f8cd 800c 	str.w	r8, [sp, #12]
 800946e:	2330      	movs	r3, #48	; 0x30
 8009470:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009634 <_vfiprintf_r+0x24c>
 8009474:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009478:	f04f 0901 	mov.w	r9, #1
 800947c:	4623      	mov	r3, r4
 800947e:	469a      	mov	sl, r3
 8009480:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009484:	b10a      	cbz	r2, 800948a <_vfiprintf_r+0xa2>
 8009486:	2a25      	cmp	r2, #37	; 0x25
 8009488:	d1f9      	bne.n	800947e <_vfiprintf_r+0x96>
 800948a:	ebba 0b04 	subs.w	fp, sl, r4
 800948e:	d00b      	beq.n	80094a8 <_vfiprintf_r+0xc0>
 8009490:	465b      	mov	r3, fp
 8009492:	4622      	mov	r2, r4
 8009494:	4629      	mov	r1, r5
 8009496:	4630      	mov	r0, r6
 8009498:	f7ff ff93 	bl	80093c2 <__sfputs_r>
 800949c:	3001      	adds	r0, #1
 800949e:	f000 80aa 	beq.w	80095f6 <_vfiprintf_r+0x20e>
 80094a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094a4:	445a      	add	r2, fp
 80094a6:	9209      	str	r2, [sp, #36]	; 0x24
 80094a8:	f89a 3000 	ldrb.w	r3, [sl]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	f000 80a2 	beq.w	80095f6 <_vfiprintf_r+0x20e>
 80094b2:	2300      	movs	r3, #0
 80094b4:	f04f 32ff 	mov.w	r2, #4294967295
 80094b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094bc:	f10a 0a01 	add.w	sl, sl, #1
 80094c0:	9304      	str	r3, [sp, #16]
 80094c2:	9307      	str	r3, [sp, #28]
 80094c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094c8:	931a      	str	r3, [sp, #104]	; 0x68
 80094ca:	4654      	mov	r4, sl
 80094cc:	2205      	movs	r2, #5
 80094ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094d2:	4858      	ldr	r0, [pc, #352]	; (8009634 <_vfiprintf_r+0x24c>)
 80094d4:	f7f6 fe8c 	bl	80001f0 <memchr>
 80094d8:	9a04      	ldr	r2, [sp, #16]
 80094da:	b9d8      	cbnz	r0, 8009514 <_vfiprintf_r+0x12c>
 80094dc:	06d1      	lsls	r1, r2, #27
 80094de:	bf44      	itt	mi
 80094e0:	2320      	movmi	r3, #32
 80094e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094e6:	0713      	lsls	r3, r2, #28
 80094e8:	bf44      	itt	mi
 80094ea:	232b      	movmi	r3, #43	; 0x2b
 80094ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094f0:	f89a 3000 	ldrb.w	r3, [sl]
 80094f4:	2b2a      	cmp	r3, #42	; 0x2a
 80094f6:	d015      	beq.n	8009524 <_vfiprintf_r+0x13c>
 80094f8:	9a07      	ldr	r2, [sp, #28]
 80094fa:	4654      	mov	r4, sl
 80094fc:	2000      	movs	r0, #0
 80094fe:	f04f 0c0a 	mov.w	ip, #10
 8009502:	4621      	mov	r1, r4
 8009504:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009508:	3b30      	subs	r3, #48	; 0x30
 800950a:	2b09      	cmp	r3, #9
 800950c:	d94e      	bls.n	80095ac <_vfiprintf_r+0x1c4>
 800950e:	b1b0      	cbz	r0, 800953e <_vfiprintf_r+0x156>
 8009510:	9207      	str	r2, [sp, #28]
 8009512:	e014      	b.n	800953e <_vfiprintf_r+0x156>
 8009514:	eba0 0308 	sub.w	r3, r0, r8
 8009518:	fa09 f303 	lsl.w	r3, r9, r3
 800951c:	4313      	orrs	r3, r2
 800951e:	9304      	str	r3, [sp, #16]
 8009520:	46a2      	mov	sl, r4
 8009522:	e7d2      	b.n	80094ca <_vfiprintf_r+0xe2>
 8009524:	9b03      	ldr	r3, [sp, #12]
 8009526:	1d19      	adds	r1, r3, #4
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	9103      	str	r1, [sp, #12]
 800952c:	2b00      	cmp	r3, #0
 800952e:	bfbb      	ittet	lt
 8009530:	425b      	neglt	r3, r3
 8009532:	f042 0202 	orrlt.w	r2, r2, #2
 8009536:	9307      	strge	r3, [sp, #28]
 8009538:	9307      	strlt	r3, [sp, #28]
 800953a:	bfb8      	it	lt
 800953c:	9204      	strlt	r2, [sp, #16]
 800953e:	7823      	ldrb	r3, [r4, #0]
 8009540:	2b2e      	cmp	r3, #46	; 0x2e
 8009542:	d10c      	bne.n	800955e <_vfiprintf_r+0x176>
 8009544:	7863      	ldrb	r3, [r4, #1]
 8009546:	2b2a      	cmp	r3, #42	; 0x2a
 8009548:	d135      	bne.n	80095b6 <_vfiprintf_r+0x1ce>
 800954a:	9b03      	ldr	r3, [sp, #12]
 800954c:	1d1a      	adds	r2, r3, #4
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	9203      	str	r2, [sp, #12]
 8009552:	2b00      	cmp	r3, #0
 8009554:	bfb8      	it	lt
 8009556:	f04f 33ff 	movlt.w	r3, #4294967295
 800955a:	3402      	adds	r4, #2
 800955c:	9305      	str	r3, [sp, #20]
 800955e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009644 <_vfiprintf_r+0x25c>
 8009562:	7821      	ldrb	r1, [r4, #0]
 8009564:	2203      	movs	r2, #3
 8009566:	4650      	mov	r0, sl
 8009568:	f7f6 fe42 	bl	80001f0 <memchr>
 800956c:	b140      	cbz	r0, 8009580 <_vfiprintf_r+0x198>
 800956e:	2340      	movs	r3, #64	; 0x40
 8009570:	eba0 000a 	sub.w	r0, r0, sl
 8009574:	fa03 f000 	lsl.w	r0, r3, r0
 8009578:	9b04      	ldr	r3, [sp, #16]
 800957a:	4303      	orrs	r3, r0
 800957c:	3401      	adds	r4, #1
 800957e:	9304      	str	r3, [sp, #16]
 8009580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009584:	482c      	ldr	r0, [pc, #176]	; (8009638 <_vfiprintf_r+0x250>)
 8009586:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800958a:	2206      	movs	r2, #6
 800958c:	f7f6 fe30 	bl	80001f0 <memchr>
 8009590:	2800      	cmp	r0, #0
 8009592:	d03f      	beq.n	8009614 <_vfiprintf_r+0x22c>
 8009594:	4b29      	ldr	r3, [pc, #164]	; (800963c <_vfiprintf_r+0x254>)
 8009596:	bb1b      	cbnz	r3, 80095e0 <_vfiprintf_r+0x1f8>
 8009598:	9b03      	ldr	r3, [sp, #12]
 800959a:	3307      	adds	r3, #7
 800959c:	f023 0307 	bic.w	r3, r3, #7
 80095a0:	3308      	adds	r3, #8
 80095a2:	9303      	str	r3, [sp, #12]
 80095a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095a6:	443b      	add	r3, r7
 80095a8:	9309      	str	r3, [sp, #36]	; 0x24
 80095aa:	e767      	b.n	800947c <_vfiprintf_r+0x94>
 80095ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80095b0:	460c      	mov	r4, r1
 80095b2:	2001      	movs	r0, #1
 80095b4:	e7a5      	b.n	8009502 <_vfiprintf_r+0x11a>
 80095b6:	2300      	movs	r3, #0
 80095b8:	3401      	adds	r4, #1
 80095ba:	9305      	str	r3, [sp, #20]
 80095bc:	4619      	mov	r1, r3
 80095be:	f04f 0c0a 	mov.w	ip, #10
 80095c2:	4620      	mov	r0, r4
 80095c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095c8:	3a30      	subs	r2, #48	; 0x30
 80095ca:	2a09      	cmp	r2, #9
 80095cc:	d903      	bls.n	80095d6 <_vfiprintf_r+0x1ee>
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d0c5      	beq.n	800955e <_vfiprintf_r+0x176>
 80095d2:	9105      	str	r1, [sp, #20]
 80095d4:	e7c3      	b.n	800955e <_vfiprintf_r+0x176>
 80095d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80095da:	4604      	mov	r4, r0
 80095dc:	2301      	movs	r3, #1
 80095de:	e7f0      	b.n	80095c2 <_vfiprintf_r+0x1da>
 80095e0:	ab03      	add	r3, sp, #12
 80095e2:	9300      	str	r3, [sp, #0]
 80095e4:	462a      	mov	r2, r5
 80095e6:	4b16      	ldr	r3, [pc, #88]	; (8009640 <_vfiprintf_r+0x258>)
 80095e8:	a904      	add	r1, sp, #16
 80095ea:	4630      	mov	r0, r6
 80095ec:	f7fd fd26 	bl	800703c <_printf_float>
 80095f0:	4607      	mov	r7, r0
 80095f2:	1c78      	adds	r0, r7, #1
 80095f4:	d1d6      	bne.n	80095a4 <_vfiprintf_r+0x1bc>
 80095f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095f8:	07d9      	lsls	r1, r3, #31
 80095fa:	d405      	bmi.n	8009608 <_vfiprintf_r+0x220>
 80095fc:	89ab      	ldrh	r3, [r5, #12]
 80095fe:	059a      	lsls	r2, r3, #22
 8009600:	d402      	bmi.n	8009608 <_vfiprintf_r+0x220>
 8009602:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009604:	f7fd fbce 	bl	8006da4 <__retarget_lock_release_recursive>
 8009608:	89ab      	ldrh	r3, [r5, #12]
 800960a:	065b      	lsls	r3, r3, #25
 800960c:	f53f af12 	bmi.w	8009434 <_vfiprintf_r+0x4c>
 8009610:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009612:	e711      	b.n	8009438 <_vfiprintf_r+0x50>
 8009614:	ab03      	add	r3, sp, #12
 8009616:	9300      	str	r3, [sp, #0]
 8009618:	462a      	mov	r2, r5
 800961a:	4b09      	ldr	r3, [pc, #36]	; (8009640 <_vfiprintf_r+0x258>)
 800961c:	a904      	add	r1, sp, #16
 800961e:	4630      	mov	r0, r6
 8009620:	f7fd ffb0 	bl	8007584 <_printf_i>
 8009624:	e7e4      	b.n	80095f0 <_vfiprintf_r+0x208>
 8009626:	bf00      	nop
 8009628:	080098ec 	.word	0x080098ec
 800962c:	0800990c 	.word	0x0800990c
 8009630:	080098cc 	.word	0x080098cc
 8009634:	08009b4c 	.word	0x08009b4c
 8009638:	08009b56 	.word	0x08009b56
 800963c:	0800703d 	.word	0x0800703d
 8009640:	080093c3 	.word	0x080093c3
 8009644:	08009b52 	.word	0x08009b52

08009648 <_read_r>:
 8009648:	b538      	push	{r3, r4, r5, lr}
 800964a:	4d07      	ldr	r5, [pc, #28]	; (8009668 <_read_r+0x20>)
 800964c:	4604      	mov	r4, r0
 800964e:	4608      	mov	r0, r1
 8009650:	4611      	mov	r1, r2
 8009652:	2200      	movs	r2, #0
 8009654:	602a      	str	r2, [r5, #0]
 8009656:	461a      	mov	r2, r3
 8009658:	f7f8 f99c 	bl	8001994 <_read>
 800965c:	1c43      	adds	r3, r0, #1
 800965e:	d102      	bne.n	8009666 <_read_r+0x1e>
 8009660:	682b      	ldr	r3, [r5, #0]
 8009662:	b103      	cbz	r3, 8009666 <_read_r+0x1e>
 8009664:	6023      	str	r3, [r4, #0]
 8009666:	bd38      	pop	{r3, r4, r5, pc}
 8009668:	20001a08 	.word	0x20001a08

0800966c <__assert_func>:
 800966c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800966e:	4614      	mov	r4, r2
 8009670:	461a      	mov	r2, r3
 8009672:	4b09      	ldr	r3, [pc, #36]	; (8009698 <__assert_func+0x2c>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4605      	mov	r5, r0
 8009678:	68d8      	ldr	r0, [r3, #12]
 800967a:	b14c      	cbz	r4, 8009690 <__assert_func+0x24>
 800967c:	4b07      	ldr	r3, [pc, #28]	; (800969c <__assert_func+0x30>)
 800967e:	9100      	str	r1, [sp, #0]
 8009680:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009684:	4906      	ldr	r1, [pc, #24]	; (80096a0 <__assert_func+0x34>)
 8009686:	462b      	mov	r3, r5
 8009688:	f000 f80e 	bl	80096a8 <fiprintf>
 800968c:	f000 f85f 	bl	800974e <abort>
 8009690:	4b04      	ldr	r3, [pc, #16]	; (80096a4 <__assert_func+0x38>)
 8009692:	461c      	mov	r4, r3
 8009694:	e7f3      	b.n	800967e <__assert_func+0x12>
 8009696:	bf00      	nop
 8009698:	20000010 	.word	0x20000010
 800969c:	08009b5d 	.word	0x08009b5d
 80096a0:	08009b6a 	.word	0x08009b6a
 80096a4:	08009b98 	.word	0x08009b98

080096a8 <fiprintf>:
 80096a8:	b40e      	push	{r1, r2, r3}
 80096aa:	b503      	push	{r0, r1, lr}
 80096ac:	4601      	mov	r1, r0
 80096ae:	ab03      	add	r3, sp, #12
 80096b0:	4805      	ldr	r0, [pc, #20]	; (80096c8 <fiprintf+0x20>)
 80096b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80096b6:	6800      	ldr	r0, [r0, #0]
 80096b8:	9301      	str	r3, [sp, #4]
 80096ba:	f7ff fe95 	bl	80093e8 <_vfiprintf_r>
 80096be:	b002      	add	sp, #8
 80096c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80096c4:	b003      	add	sp, #12
 80096c6:	4770      	bx	lr
 80096c8:	20000010 	.word	0x20000010

080096cc <_fstat_r>:
 80096cc:	b538      	push	{r3, r4, r5, lr}
 80096ce:	4d07      	ldr	r5, [pc, #28]	; (80096ec <_fstat_r+0x20>)
 80096d0:	2300      	movs	r3, #0
 80096d2:	4604      	mov	r4, r0
 80096d4:	4608      	mov	r0, r1
 80096d6:	4611      	mov	r1, r2
 80096d8:	602b      	str	r3, [r5, #0]
 80096da:	f7f8 f984 	bl	80019e6 <_fstat>
 80096de:	1c43      	adds	r3, r0, #1
 80096e0:	d102      	bne.n	80096e8 <_fstat_r+0x1c>
 80096e2:	682b      	ldr	r3, [r5, #0]
 80096e4:	b103      	cbz	r3, 80096e8 <_fstat_r+0x1c>
 80096e6:	6023      	str	r3, [r4, #0]
 80096e8:	bd38      	pop	{r3, r4, r5, pc}
 80096ea:	bf00      	nop
 80096ec:	20001a08 	.word	0x20001a08

080096f0 <_isatty_r>:
 80096f0:	b538      	push	{r3, r4, r5, lr}
 80096f2:	4d06      	ldr	r5, [pc, #24]	; (800970c <_isatty_r+0x1c>)
 80096f4:	2300      	movs	r3, #0
 80096f6:	4604      	mov	r4, r0
 80096f8:	4608      	mov	r0, r1
 80096fa:	602b      	str	r3, [r5, #0]
 80096fc:	f7f8 f983 	bl	8001a06 <_isatty>
 8009700:	1c43      	adds	r3, r0, #1
 8009702:	d102      	bne.n	800970a <_isatty_r+0x1a>
 8009704:	682b      	ldr	r3, [r5, #0]
 8009706:	b103      	cbz	r3, 800970a <_isatty_r+0x1a>
 8009708:	6023      	str	r3, [r4, #0]
 800970a:	bd38      	pop	{r3, r4, r5, pc}
 800970c:	20001a08 	.word	0x20001a08

08009710 <__ascii_mbtowc>:
 8009710:	b082      	sub	sp, #8
 8009712:	b901      	cbnz	r1, 8009716 <__ascii_mbtowc+0x6>
 8009714:	a901      	add	r1, sp, #4
 8009716:	b142      	cbz	r2, 800972a <__ascii_mbtowc+0x1a>
 8009718:	b14b      	cbz	r3, 800972e <__ascii_mbtowc+0x1e>
 800971a:	7813      	ldrb	r3, [r2, #0]
 800971c:	600b      	str	r3, [r1, #0]
 800971e:	7812      	ldrb	r2, [r2, #0]
 8009720:	1e10      	subs	r0, r2, #0
 8009722:	bf18      	it	ne
 8009724:	2001      	movne	r0, #1
 8009726:	b002      	add	sp, #8
 8009728:	4770      	bx	lr
 800972a:	4610      	mov	r0, r2
 800972c:	e7fb      	b.n	8009726 <__ascii_mbtowc+0x16>
 800972e:	f06f 0001 	mvn.w	r0, #1
 8009732:	e7f8      	b.n	8009726 <__ascii_mbtowc+0x16>

08009734 <__ascii_wctomb>:
 8009734:	b149      	cbz	r1, 800974a <__ascii_wctomb+0x16>
 8009736:	2aff      	cmp	r2, #255	; 0xff
 8009738:	bf85      	ittet	hi
 800973a:	238a      	movhi	r3, #138	; 0x8a
 800973c:	6003      	strhi	r3, [r0, #0]
 800973e:	700a      	strbls	r2, [r1, #0]
 8009740:	f04f 30ff 	movhi.w	r0, #4294967295
 8009744:	bf98      	it	ls
 8009746:	2001      	movls	r0, #1
 8009748:	4770      	bx	lr
 800974a:	4608      	mov	r0, r1
 800974c:	4770      	bx	lr

0800974e <abort>:
 800974e:	b508      	push	{r3, lr}
 8009750:	2006      	movs	r0, #6
 8009752:	f000 f82b 	bl	80097ac <raise>
 8009756:	2001      	movs	r0, #1
 8009758:	f7f8 f912 	bl	8001980 <_exit>

0800975c <_raise_r>:
 800975c:	291f      	cmp	r1, #31
 800975e:	b538      	push	{r3, r4, r5, lr}
 8009760:	4604      	mov	r4, r0
 8009762:	460d      	mov	r5, r1
 8009764:	d904      	bls.n	8009770 <_raise_r+0x14>
 8009766:	2316      	movs	r3, #22
 8009768:	6003      	str	r3, [r0, #0]
 800976a:	f04f 30ff 	mov.w	r0, #4294967295
 800976e:	bd38      	pop	{r3, r4, r5, pc}
 8009770:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009772:	b112      	cbz	r2, 800977a <_raise_r+0x1e>
 8009774:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009778:	b94b      	cbnz	r3, 800978e <_raise_r+0x32>
 800977a:	4620      	mov	r0, r4
 800977c:	f000 f830 	bl	80097e0 <_getpid_r>
 8009780:	462a      	mov	r2, r5
 8009782:	4601      	mov	r1, r0
 8009784:	4620      	mov	r0, r4
 8009786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800978a:	f000 b817 	b.w	80097bc <_kill_r>
 800978e:	2b01      	cmp	r3, #1
 8009790:	d00a      	beq.n	80097a8 <_raise_r+0x4c>
 8009792:	1c59      	adds	r1, r3, #1
 8009794:	d103      	bne.n	800979e <_raise_r+0x42>
 8009796:	2316      	movs	r3, #22
 8009798:	6003      	str	r3, [r0, #0]
 800979a:	2001      	movs	r0, #1
 800979c:	e7e7      	b.n	800976e <_raise_r+0x12>
 800979e:	2400      	movs	r4, #0
 80097a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80097a4:	4628      	mov	r0, r5
 80097a6:	4798      	blx	r3
 80097a8:	2000      	movs	r0, #0
 80097aa:	e7e0      	b.n	800976e <_raise_r+0x12>

080097ac <raise>:
 80097ac:	4b02      	ldr	r3, [pc, #8]	; (80097b8 <raise+0xc>)
 80097ae:	4601      	mov	r1, r0
 80097b0:	6818      	ldr	r0, [r3, #0]
 80097b2:	f7ff bfd3 	b.w	800975c <_raise_r>
 80097b6:	bf00      	nop
 80097b8:	20000010 	.word	0x20000010

080097bc <_kill_r>:
 80097bc:	b538      	push	{r3, r4, r5, lr}
 80097be:	4d07      	ldr	r5, [pc, #28]	; (80097dc <_kill_r+0x20>)
 80097c0:	2300      	movs	r3, #0
 80097c2:	4604      	mov	r4, r0
 80097c4:	4608      	mov	r0, r1
 80097c6:	4611      	mov	r1, r2
 80097c8:	602b      	str	r3, [r5, #0]
 80097ca:	f7f8 f8c9 	bl	8001960 <_kill>
 80097ce:	1c43      	adds	r3, r0, #1
 80097d0:	d102      	bne.n	80097d8 <_kill_r+0x1c>
 80097d2:	682b      	ldr	r3, [r5, #0]
 80097d4:	b103      	cbz	r3, 80097d8 <_kill_r+0x1c>
 80097d6:	6023      	str	r3, [r4, #0]
 80097d8:	bd38      	pop	{r3, r4, r5, pc}
 80097da:	bf00      	nop
 80097dc:	20001a08 	.word	0x20001a08

080097e0 <_getpid_r>:
 80097e0:	f7f8 b8b6 	b.w	8001950 <_getpid>

080097e4 <_init>:
 80097e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097e6:	bf00      	nop
 80097e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ea:	bc08      	pop	{r3}
 80097ec:	469e      	mov	lr, r3
 80097ee:	4770      	bx	lr

080097f0 <_fini>:
 80097f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097f2:	bf00      	nop
 80097f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097f6:	bc08      	pop	{r3}
 80097f8:	469e      	mov	lr, r3
 80097fa:	4770      	bx	lr
