Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov  7 19:57:16 2019
| Host         : DESKTOP-7U4ICPA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.401        0.000                      0                 5899        0.023        0.000                      0                 5899        4.020        0.000                       0                  2151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.401        0.000                      0                 5899        0.023        0.000                      0                 5899        4.020        0.000                       0                  2151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.581ns (38.039%)  route 5.833ns (61.961%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.869     8.347    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.328     8.675 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.675     9.350    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.850 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.850    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.173 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/O[1]
                         net (fo=1, routed)           0.777    10.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_10
    SLICE_X40Y76         LUT6 (Prop_lut6_I3_O)        0.306    11.257 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[5]_i_20/O
                         net (fo=1, routed)           0.000    11.257    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[5]_i_20_n_0
    SLICE_X40Y76         MUXF7 (Prop_muxf7_I0_O)      0.238    11.495 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    11.495    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_10_n_0
    SLICE_X40Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    11.599 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_5/O
                         net (fo=1, routed)           0.433    12.032    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_5_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.316    12.348 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    12.348    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[5]
    SLICE_X43Y76         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.464    12.643    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y76         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.031    12.749    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 3.466ns (37.091%)  route 5.879ns (62.909%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.869     8.347    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.328     8.675 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.675     9.350    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.850 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.850    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.069 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/O[0]
                         net (fo=1, routed)           0.790    10.859    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_11
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.295    11.154 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[4]_i_20/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[4]_i_20_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I0_O)      0.238    11.392 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_10/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_10_n_0
    SLICE_X43Y77         MUXF8 (Prop_muxf8_I0_O)      0.104    11.496 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5/O
                         net (fo=1, routed)           0.466    11.963    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.316    12.279 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    12.279    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[4]
    SLICE_X43Y76         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.464    12.643    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y76         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.031    12.749    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 3.609ns (38.274%)  route 5.820ns (61.726%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.869     8.347    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.328     8.675 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.675     9.350    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.850 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.850    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.967 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.967    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.206 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.698    10.905    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_13
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.301    11.206 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[10]_i_20/O
                         net (fo=1, routed)           0.000    11.206    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[10]_i_20_n_0
    SLICE_X30Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    11.447 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_10/O
                         net (fo=1, routed)           0.000    11.447    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_10_n_0
    SLICE_X30Y77         MUXF8 (Prop_muxf8_I0_O)      0.098    11.545 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_5/O
                         net (fo=1, routed)           0.500    12.044    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_5_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.319    12.363 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    12.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[10]
    SLICE_X30Y75         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.508    12.687    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y75         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X30Y75         FDRE (Setup_fdre_C_D)        0.077    12.839    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 3.698ns (39.987%)  route 5.550ns (60.013%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.869     8.347    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.328     8.675 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.675     9.350    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.850 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.850    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.967 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.967    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.290 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[11]_i_24/O[1]
                         net (fo=1, routed)           0.521    10.811    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_14
    SLICE_X31Y80         LUT6 (Prop_lut6_I3_O)        0.306    11.117 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[9]_i_20/O
                         net (fo=1, routed)           0.000    11.117    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[9]_i_20_n_0
    SLICE_X31Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    11.355 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_10/O
                         net (fo=1, routed)           0.000    11.355    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_10_n_0
    SLICE_X31Y80         MUXF8 (Prop_muxf8_I0_O)      0.104    11.459 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_5/O
                         net (fo=1, routed)           0.407    11.866    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.316    12.182 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    12.182    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[9]
    SLICE_X31Y79         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.514    12.693    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)        0.032    12.800    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 3.492ns (38.413%)  route 5.599ns (61.587%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.869     8.347    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.328     8.675 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.675     9.350    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.850 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.850    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.089 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/O[2]
                         net (fo=1, routed)           0.619    10.708    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_9
    SLICE_X39Y78         LUT6 (Prop_lut6_I3_O)        0.301    11.009 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[6]_i_20/O
                         net (fo=1, routed)           0.000    11.009    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[6]_i_20_n_0
    SLICE_X39Y78         MUXF7 (Prop_muxf7_I0_O)      0.238    11.247 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_10/O
                         net (fo=1, routed)           0.000    11.247    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_10_n_0
    SLICE_X39Y78         MUXF8 (Prop_muxf8_I0_O)      0.104    11.351 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_5/O
                         net (fo=1, routed)           0.358    11.709    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_5_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.316    12.025 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    12.025    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[6]
    SLICE_X38Y78         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.467    12.646    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y78         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X38Y78         FDRE (Setup_fdre_C_D)        0.077    12.832    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 3.583ns (39.587%)  route 5.468ns (60.413%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.869     8.347    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.328     8.675 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.675     9.350    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.850 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.850    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.967 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.967    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.186 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[11]_i_24/O[0]
                         net (fo=1, routed)           0.550    10.737    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_15
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.295    11.032 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[8]_i_20/O
                         net (fo=1, routed)           0.000    11.032    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[8]_i_20_n_0
    SLICE_X30Y79         MUXF7 (Prop_muxf7_I0_O)      0.241    11.273 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_10/O
                         net (fo=1, routed)           0.000    11.273    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_10_n_0
    SLICE_X30Y79         MUXF8 (Prop_muxf8_I0_O)      0.098    11.371 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_5/O
                         net (fo=1, routed)           0.295    11.666    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.319    11.985 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[8]
    SLICE_X31Y79         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.514    12.693    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)        0.031    12.799    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 3.574ns (39.659%)  route 5.438ns (60.341%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.869     8.347    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.328     8.675 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.675     9.350    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.850 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.850    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.165 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/O[3]
                         net (fo=1, routed)           0.514    10.679    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_8
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.307    10.986 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_20/O
                         net (fo=1, routed)           0.000    10.986    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_20_n_0
    SLICE_X41Y78         MUXF7 (Prop_muxf7_I0_O)      0.238    11.224 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_10/O
                         net (fo=1, routed)           0.000    11.224    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_10_n_0
    SLICE_X41Y78         MUXF8 (Prop_muxf8_I0_O)      0.104    11.328 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_5/O
                         net (fo=1, routed)           0.302    11.630    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_5_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I5_O)        0.316    11.946 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.946    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[7]
    SLICE_X42Y78         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.467    12.646    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y78         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)        0.077    12.798    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 3.138ns (35.019%)  route 5.823ns (64.981%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.869     8.347    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.328     8.675 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.675     9.350    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.729 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/O[3]
                         net (fo=1, routed)           0.759    10.488    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_4
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.307    10.795 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_20/O
                         net (fo=1, routed)           0.000    10.795    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_20_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.241    11.036 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_10/O
                         net (fo=1, routed)           0.000    11.036    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_10_n_0
    SLICE_X42Y75         MUXF8 (Prop_muxf8_I0_O)      0.098    11.134 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_5/O
                         net (fo=1, routed)           0.441    11.576    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_5_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.319    11.895 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.895    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[3]
    SLICE_X43Y76         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.464    12.643    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y76         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.029    12.747    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 3.310ns (37.361%)  route 5.549ns (62.639%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.869     8.347    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.328     8.675 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.675     9.350    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.850 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.850    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.967 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.967    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.617    10.701    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_12
    SLICE_X32Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.825 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[11]_i_20/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[11]_i_20_n_0
    SLICE_X32Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    11.066 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_10/O
                         net (fo=1, routed)           0.000    11.066    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_10_n_0
    SLICE_X32Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    11.164 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_5/O
                         net (fo=1, routed)           0.310    11.474    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_5_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.319    11.793 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    11.793    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[11]
    SLICE_X32Y82         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.471    12.650    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y82         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.077    12.802    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 3.331ns (39.784%)  route 5.042ns (60.216%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.640     2.934    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y80         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=13, routed)          0.836     4.288    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[21]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.150     4.438 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.043     5.481    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.356     5.837 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           0.629     6.466    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.326     6.792 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55/O
                         net (fo=3, routed)           0.570     7.363    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_55_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.116     7.479 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_33/O
                         net (fo=5, routed)           0.639     8.117    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_2
    SLICE_X32Y78         LUT5 (Prop_lut5_I2_O)        0.328     8.445 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_31/O
                         net (fo=1, routed)           0.000     8.445    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_31_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.023 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.776     9.800    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_5
    SLICE_X42Y76         LUT6 (Prop_lut6_I3_O)        0.301    10.101 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[2]_i_20/O
                         net (fo=1, routed)           0.000    10.101    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[2]_i_20_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    10.342 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_10/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_10_n_0
    SLICE_X42Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    10.440 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_5/O
                         net (fo=1, routed)           0.548    10.988    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_5_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.319    11.307 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    11.307    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[2]
    SLICE_X43Y74         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        1.462    12.641    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.029    12.745    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  1.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.143%)  route 0.148ns (43.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.148     1.281    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.329 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.222%)  route 0.149ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.149     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[27]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.025     1.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.185ns (31.316%)  route 0.406ns (68.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.406     1.456    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I1_O)        0.044     1.500 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.500    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2_n_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.132     1.272    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.163    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.184    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X34Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.229 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.229    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X34Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.912     1.278    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y102        FDRE (Hold_fdre_C_D)         0.121     1.111    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.432%)  route 0.406ns (68.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.406     1.456    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.501 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.120     1.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.174    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.912     1.278    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.977    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.075     1.052    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.902%)  route 0.178ns (52.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.178     1.254    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.043%)  route 0.299ns (67.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.299     1.350    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.043%)  route 0.299ns (67.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.299     1.350    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2151, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y85    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y85    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y77    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y78    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y77    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y77    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y77    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y79    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y78    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y107   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y107   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



