

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Mon Dec 12 20:33:04 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 04/07/2022 GMT
    15                           ; 
    16                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _PORTB	set	3969
    49   000000                     _LATC	set	3979
    50   000000                     _TRISC	set	3988
    51   000000                     _CCP1CONbits	set	4029
    52   000000                     _T2CONbits	set	4042
    53   000000                     _PR2	set	4043
    54   000000                     _OSCCONbits	set	4051
    55   000000                     _CCPR1L	set	4030
    56   000000                     _TRISB	set	3987
    57                           
    58                           ; #config settings
    59                           
    60                           	psect	cinit
    61   007F52                     __pcinit:
    62                           	callstack 0
    63   007F52                     start_initialization:
    64                           	callstack 0
    65   007F52                     __initialization:
    66                           	callstack 0
    67   007F52                     end_of_initialization:
    68                           	callstack 0
    69   007F52                     __end_of__initialization:
    70                           	callstack 0
    71   007F52  0100               	movlb	0
    72   007F54  EFAC  F03F         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75   000001                     __pcstackCOMRAM:
    76                           	callstack 0
    77   000001                     ??_main:
    78                           
    79                           ; 1 bytes @ 0x0
    80   000001                     	ds	1
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 13 in file "basic.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;		None
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, status,2, status,0
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   101 ;;      Params:         0       0       0       0       0       0       0
   102 ;;      Locals:         0       0       0       0       0       0       0
   103 ;;      Temps:          1       0       0       0       0       0       0
   104 ;;      Totals:         1       0       0       0       0       0       0
   105 ;;Total ram usage:        1 bytes
   106 ;; This function calls:
   107 ;;		Nothing
   108 ;; This function is called by:
   109 ;;		Startup code after reset
   110 ;; This function uses a non-reentrant model
   111 ;;
   112                           
   113                           	psect	text0
   114   007F58                     __ptext0:
   115                           	callstack 0
   116   007F58                     _main:
   117                           	callstack 31
   118   007F58                     
   119                           ;basic.c: 16:     PORTB = 0;
   120   007F58  84CA               	bsf	202,2,c	;volatile
   121   007F5A  50CA               	movf	202,w,c	;volatile
   122   007F5C  0BFC               	andlw	-4
   123   007F5E  0901               	iorlw	1
   124   007F60  6ECA               	movwf	202,c	;volatile
   125   007F62  50D3               	movf	211,w,c	;volatile
   126   007F64  0B8F               	andlw	-113
   127   007F66  0910               	iorlw	16
   128   007F68  6ED3               	movwf	211,c	;volatile
   129   007F6A  50BD               	movf	189,w,c	;volatile
   130   007F6C  0BF0               	andlw	-16
   131   007F6E  090C               	iorlw	12
   132   007F70  6EBD               	movwf	189,c	;volatile
   133   007F72  0E00               	movlw	0
   134   007F74  6E94               	movwf	148,c	;volatile
   135   007F76  0E00               	movlw	0
   136   007F78  6E8B               	movwf	139,c	;volatile
   137   007F7A  0E01               	movlw	1
   138   007F7C  6E93               	movwf	147,c	;volatile
   139   007F7E  0E00               	movlw	0
   140   007F80  6E81               	movwf	129,c	;volatile
   141                           
   142                           ;basic.c: 38:     PR2 = 0x9b;
   143   007F82  0E9B               	movlw	155
   144   007F84  6ECB               	movwf	203,c	;volatile
   145                           
   146                           ;basic.c: 47:     CCPR1L = 0x00;
   147   007F86  0E00               	movlw	0
   148   007F88  6EBE               	movwf	190,c	;volatile
   149                           
   150                           ;basic.c: 48:     CCP1CONbits.DC1B = 0b11;
   151   007F8A  0E30               	movlw	48
   152   007F8C  12BD               	iorwf	189,f,c	;volatile
   153   007F8E                     l721:
   154                           
   155                           ;basic.c: 51:             if (PORTB == 1) {
   156   007F8E  0481               	decf	129,w,c	;volatile
   157   007F90  A4D8               	btfss	status,2,c
   158   007F92  EFCD  F03F         	goto	u11
   159   007F96  EFCF  F03F         	goto	u10
   160   007F9A                     u11:
   161   007F9A  EFD9  F03F         	goto	l727
   162   007F9E                     u10:
   163   007F9E                     
   164                           ;basic.c: 52:                 CCPR1L += 2;
   165   007F9E  0E02               	movlw	2
   166   007FA0  26BE               	addwf	190,f,c	;volatile
   167   007FA2                     
   168                           ;basic.c: 53:                 _delay((unsigned long)((1)*(20000000/4000.0)));
   169   007FA2  0E07               	movlw	7
   170   007FA4  6E01               	movwf	??_main^0,c
   171   007FA6  0E7D               	movlw	125
   172   007FA8                     u57:
   173   007FA8  2EE8               	decfsz	wreg,f,c
   174   007FAA  D7FE               	bra	u57
   175   007FAC  2E01               	decfsz	??_main^0,f,c
   176   007FAE  D7FC               	bra	u57
   177   007FB0  F000               	nop	
   178   007FB2                     l727:
   179                           
   180                           ;basic.c: 55:             if (CCPR1L == 0x04) {
   181   007FB2  0E04               	movlw	4
   182   007FB4  18BE               	xorwf	190,w,c	;volatile
   183   007FB6  A4D8               	btfss	status,2,c
   184   007FB8  EFE0  F03F         	goto	u21
   185   007FBC  EFE2  F03F         	goto	u20
   186   007FC0                     u21:
   187   007FC0  EFC7  F03F         	goto	l721
   188   007FC4                     u20:
   189   007FC4                     l731:
   190                           
   191                           ;basic.c: 60:             if (PORTB == 1) {
   192   007FC4  0481               	decf	129,w,c	;volatile
   193   007FC6  A4D8               	btfss	status,2,c
   194   007FC8  EFE8  F03F         	goto	u31
   195   007FCC  EFEA  F03F         	goto	u30
   196   007FD0                     u31:
   197   007FD0  EFF4  F03F         	goto	l737
   198   007FD4                     u30:
   199   007FD4                     
   200                           ;basic.c: 61:                 CCPR1L -= 2;
   201   007FD4  0E02               	movlw	2
   202   007FD6  5EBE               	subwf	190,f,c	;volatile
   203   007FD8                     
   204                           ;basic.c: 62:                 _delay((unsigned long)((1)*(20000000/4000.0)));
   205   007FD8  0E07               	movlw	7
   206   007FDA  6E01               	movwf	??_main^0,c
   207   007FDC  0E7D               	movlw	125
   208   007FDE                     u67:
   209   007FDE  2EE8               	decfsz	wreg,f,c
   210   007FE0  D7FE               	bra	u67
   211   007FE2  2E01               	decfsz	??_main^0,f,c
   212   007FE4  D7FC               	bra	u67
   213   007FE6  F000               	nop	
   214   007FE8                     l737:
   215                           
   216                           ;basic.c: 64:             if (CCPR1L == 0x00) {
   217   007FE8  50BE               	movf	190,w,c	;volatile
   218   007FEA  A4D8               	btfss	status,2,c
   219   007FEC  EFFA  F03F         	goto	u41
   220   007FF0  EFFC  F03F         	goto	u40
   221   007FF4                     u41:
   222   007FF4  EFE2  F03F         	goto	l731
   223   007FF8                     u40:
   224   007FF8  EFC7  F03F         	goto	l721
   225   007FFC  EF00  F000         	goto	start
   226   008000                     __end_of_main:
   227                           	callstack 0
   228   000000                     
   229                           	psect	rparam
   230   000000                     
   231                           	psect	idloc
   232                           
   233                           ;Config register IDLOC0 @ 0x200000
   234                           ;	unspecified, using default values
   235   200000                     	org	2097152
   236   200000  FF                 	db	255
   237                           
   238                           ;Config register IDLOC1 @ 0x200001
   239                           ;	unspecified, using default values
   240   200001                     	org	2097153
   241   200001  FF                 	db	255
   242                           
   243                           ;Config register IDLOC2 @ 0x200002
   244                           ;	unspecified, using default values
   245   200002                     	org	2097154
   246   200002  FF                 	db	255
   247                           
   248                           ;Config register IDLOC3 @ 0x200003
   249                           ;	unspecified, using default values
   250   200003                     	org	2097155
   251   200003  FF                 	db	255
   252                           
   253                           ;Config register IDLOC4 @ 0x200004
   254                           ;	unspecified, using default values
   255   200004                     	org	2097156
   256   200004  FF                 	db	255
   257                           
   258                           ;Config register IDLOC5 @ 0x200005
   259                           ;	unspecified, using default values
   260   200005                     	org	2097157
   261   200005  FF                 	db	255
   262                           
   263                           ;Config register IDLOC6 @ 0x200006
   264                           ;	unspecified, using default values
   265   200006                     	org	2097158
   266   200006  FF                 	db	255
   267                           
   268                           ;Config register IDLOC7 @ 0x200007
   269                           ;	unspecified, using default values
   270   200007                     	org	2097159
   271   200007  FF                 	db	255
   272                           
   273                           	psect	config
   274                           
   275                           ; Padding undefined space
   276   300000                     	org	3145728
   277   300000  FF                 	db	255
   278                           
   279                           ;Config register CONFIG1H @ 0x300001
   280                           ;	Oscillator Selection bits
   281                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   282                           ;	Fail-Safe Clock Monitor Enable bit
   283                           ;	FCMEN = 0x0, unprogrammed default
   284                           ;	Internal/External Oscillator Switchover bit
   285                           ;	IESO = 0x0, unprogrammed default
   286   300001                     	org	3145729
   287   300001  08                 	db	8
   288                           
   289                           ;Config register CONFIG2L @ 0x300002
   290                           ;	Power-up Timer Enable bit
   291                           ;	PWRT = OFF, PWRT disabled
   292                           ;	Brown-out Reset Enable bits
   293                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   294                           ;	Brown Out Reset Voltage bits
   295                           ;	BORV = 0x3, unprogrammed default
   296   300002                     	org	3145730
   297   300002  1B                 	db	27
   298                           
   299                           ;Config register CONFIG2H @ 0x300003
   300                           ;	Watchdog Timer Enable bit
   301                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   302                           ;	Watchdog Timer Postscale Select bits
   303                           ;	WDTPS = 0xF, unprogrammed default
   304   300003                     	org	3145731
   305   300003  1E                 	db	30
   306                           
   307                           ; Padding undefined space
   308   300004                     	org	3145732
   309   300004  FF                 	db	255
   310                           
   311                           ;Config register CONFIG3H @ 0x300005
   312                           ;	CCP2 MUX bit
   313                           ;	CCP2MX = 0x1, unprogrammed default
   314                           ;	PORTB A/D Enable bit
   315                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   316                           ;	Low-Power Timer1 Oscillator Enable bit
   317                           ;	LPT1OSC = 0x0, unprogrammed default
   318                           ;	MCLR Pin Enable bit
   319                           ;	MCLRE = 0x1, unprogrammed default
   320   300005                     	org	3145733
   321   300005  81                 	db	129
   322                           
   323                           ;Config register CONFIG4L @ 0x300006
   324                           ;	Stack Full/Underflow Reset Enable bit
   325                           ;	STVREN = 0x1, unprogrammed default
   326                           ;	Single-Supply ICSP Enable bit
   327                           ;	LVP = OFF, Single-Supply ICSP disabled
   328                           ;	Extended Instruction Set Enable bit
   329                           ;	XINST = 0x0, unprogrammed default
   330                           ;	Background Debugger Enable bit
   331                           ;	DEBUG = 0x1, unprogrammed default
   332   300006                     	org	3145734
   333   300006  81                 	db	129
   334                           
   335                           ; Padding undefined space
   336   300007                     	org	3145735
   337   300007  FF                 	db	255
   338                           
   339                           ;Config register CONFIG5L @ 0x300008
   340                           ;	unspecified, using default values
   341                           ;	Code Protection bit
   342                           ;	CP0 = 0x1, unprogrammed default
   343                           ;	Code Protection bit
   344                           ;	CP1 = 0x1, unprogrammed default
   345                           ;	Code Protection bit
   346                           ;	CP2 = 0x1, unprogrammed default
   347                           ;	Code Protection bit
   348                           ;	CP3 = 0x1, unprogrammed default
   349   300008                     	org	3145736
   350   300008  0F                 	db	15
   351                           
   352                           ;Config register CONFIG5H @ 0x300009
   353                           ;	Boot Block Code Protection bit
   354                           ;	CPB = 0x1, unprogrammed default
   355                           ;	Data EEPROM Code Protection bit
   356                           ;	CPD = OFF, Data EEPROM not code-protected
   357   300009                     	org	3145737
   358   300009  C0                 	db	192
   359                           
   360                           ;Config register CONFIG6L @ 0x30000A
   361                           ;	unspecified, using default values
   362                           ;	Write Protection bit
   363                           ;	WRT0 = 0x1, unprogrammed default
   364                           ;	Write Protection bit
   365                           ;	WRT1 = 0x1, unprogrammed default
   366                           ;	Write Protection bit
   367                           ;	WRT2 = 0x1, unprogrammed default
   368                           ;	Write Protection bit
   369                           ;	WRT3 = 0x1, unprogrammed default
   370   30000A                     	org	3145738
   371   30000A  0F                 	db	15
   372                           
   373                           ;Config register CONFIG6H @ 0x30000B
   374                           ;	unspecified, using default values
   375                           ;	Configuration Register Write Protection bit
   376                           ;	WRTC = 0x1, unprogrammed default
   377                           ;	Boot Block Write Protection bit
   378                           ;	WRTB = 0x1, unprogrammed default
   379                           ;	Data EEPROM Write Protection bit
   380                           ;	WRTD = 0x1, unprogrammed default
   381   30000B                     	org	3145739
   382   30000B  E0                 	db	224
   383                           
   384                           ;Config register CONFIG7L @ 0x30000C
   385                           ;	unspecified, using default values
   386                           ;	Table Read Protection bit
   387                           ;	EBTR0 = 0x1, unprogrammed default
   388                           ;	Table Read Protection bit
   389                           ;	EBTR1 = 0x1, unprogrammed default
   390                           ;	Table Read Protection bit
   391                           ;	EBTR2 = 0x1, unprogrammed default
   392                           ;	Table Read Protection bit
   393                           ;	EBTR3 = 0x1, unprogrammed default
   394   30000C                     	org	3145740
   395   30000C  0F                 	db	15
   396                           
   397                           ;Config register CONFIG7H @ 0x30000D
   398                           ;	unspecified, using default values
   399                           ;	Boot Block Table Read Protection bit
   400                           ;	EBTRB = 0x1, unprogrammed default
   401   30000D                     	org	3145741
   402   30000D  40                 	db	64
   403                           tosu	equ	0xFFF
   404                           tosh	equ	0xFFE
   405                           tosl	equ	0xFFD
   406                           stkptr	equ	0xFFC
   407                           pclatu	equ	0xFFB
   408                           pclath	equ	0xFFA
   409                           pcl	equ	0xFF9
   410                           tblptru	equ	0xFF8
   411                           tblptrh	equ	0xFF7
   412                           tblptrl	equ	0xFF6
   413                           tablat	equ	0xFF5
   414                           prodh	equ	0xFF4
   415                           prodl	equ	0xFF3
   416                           indf0	equ	0xFEF
   417                           postinc0	equ	0xFEE
   418                           postdec0	equ	0xFED
   419                           preinc0	equ	0xFEC
   420                           plusw0	equ	0xFEB
   421                           fsr0h	equ	0xFEA
   422                           fsr0l	equ	0xFE9
   423                           wreg	equ	0xFE8
   424                           indf1	equ	0xFE7
   425                           postinc1	equ	0xFE6
   426                           postdec1	equ	0xFE5
   427                           preinc1	equ	0xFE4
   428                           plusw1	equ	0xFE3
   429                           fsr1h	equ	0xFE2
   430                           fsr1l	equ	0xFE1
   431                           bsr	equ	0xFE0
   432                           indf2	equ	0xFDF
   433                           postinc2	equ	0xFDE
   434                           postdec2	equ	0xFDD
   435                           preinc2	equ	0xFDC
   436                           plusw2	equ	0xFDB
   437                           fsr2h	equ	0xFDA
   438                           fsr2l	equ	0xFD9
   439                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      1       1
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      1       1       1        0.8%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRhh         2C      0       0      16        0.0%
BITBIGSFRhl          7      0       0      17        0.0%
BITBIGSFRlh          B      0       0      18        0.0%
BITBIGSFRllh        28      0       0      19        0.0%
BITBIGSFRlllh        7      0       0      20        0.0%
BITBIGSFRllllh       9      0       0      21        0.0%
BITBIGSFRlllll       1      0       0      22        0.0%
ABS                  0      0       0      23        0.0%
BIGRAM             5FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Mon Dec 12 20:33:04 2022

                     u10 7F9E                       u11 7F9A                       u20 7FC4  
                     u21 7FC0                       u30 7FD4                       u31 7FD0  
                     u40 7FF8                       u41 7FF4                       u57 7FA8  
                     u67 7FDE                      l721 7F8E                      l731 7FC4  
                    l723 7F9E                      l733 7FD4                      l725 7FA2  
                    l717 7F58                      l735 7FD8                      l727 7FB2  
                    l719 7F5A                      l737 7FE8                      _PR2 000FCB  
                    wreg 000FE8                     _LATC 000F8B                     _main 7F58  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTB 000F81                    _TRISB 000F93                    _TRISC 000F94  
                  status 000FD8          __initialization 7F52             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _CCPR1L 000FBE  
                 isa$std 000001               __accesstop 0080  __end_of__initialization 7F52  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F52                  __ramtop 0600  
                __ptext0 7F58                _T2CONbits 000FCA     end_of_initialization 7F52  
            _CCP1CONbits 000FBD      start_initialization 7F52                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000               _OSCCONbits 000FD3  
