Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Fri Dec  8 16:53:54 2017
| Host         : chert.soic.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab9_timing_summary_routed.rpt -rpx lab9_timing_summary_routed.rpx
| Design       : lab9
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: q_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.429        0.000                      0                   26        0.254        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.429        0.000                      0                   26        0.254        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    q_reg[16]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    q_reg[20]_i_1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.709 r  q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.709    q_reg[24]_i_1_n_6
    SLICE_X14Y41         FDRE                                         r  q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X14Y41         FDRE                                         r  q_reg[25]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.109    15.138    q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    q_reg[16]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    q_reg[20]_i_1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.605 r  q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.605    q_reg[24]_i_1_n_7
    SLICE_X14Y41         FDRE                                         r  q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X14Y41         FDRE                                         r  q_reg[24]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.109    15.138    q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    q_reg[16]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.592 r  q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.592    q_reg[20]_i_1_n_6
    SLICE_X14Y40         FDRE                                         r  q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  q_reg[21]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.109    15.137    q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    q_reg[16]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 r  q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.584    q_reg[20]_i_1_n_4
    SLICE_X14Y40         FDRE                                         r  q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  q_reg[23]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.109    15.137    q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    q_reg[16]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.508 r  q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.508    q_reg[20]_i_1_n_5
    SLICE_X14Y40         FDRE                                         r  q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  q_reg[22]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.109    15.137    q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    q_reg[16]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.488 r  q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.488    q_reg[20]_i_1_n_7
    SLICE_X14Y40         FDRE                                         r  q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  q_reg[20]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.109    15.137    q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.475 r  q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.475    q_reg[16]_i_1_n_6
    SLICE_X14Y39         FDRE                                         r  q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  q_reg[17]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)        0.109    15.137    q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.467 r  q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.467    q_reg[16]_i_1_n_4
    SLICE_X14Y39         FDRE                                         r  q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  q_reg[19]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)        0.109    15.137    q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.391 r  q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.391    q_reg[16]_i_1_n_5
    SLICE_X14Y39         FDRE                                         r  q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  q_reg[18]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)        0.109    15.137    q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  7.746    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    q_reg_n_0_[1]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    q_reg[0]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    q_reg[4]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    q_reg[8]_i_1_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    q_reg[12]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.371 r  q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.371    q_reg[16]_i_1_n_7
    SLICE_X14Y39         FDRE                                         r  q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  q_reg[16]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)        0.109    15.137    q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  7.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.725    q_reg_n_0_[10]
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    q_reg[8]_i_1_n_5
    SLICE_X14Y37         FDRE                                         r  q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  q_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.134     1.580    q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.726    q_reg_n_0_[14]
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    q_reg[12]_i_1_n_5
    SLICE_X14Y38         FDRE                                         r  q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  q_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.134     1.581    q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.726    q_reg_n_0_[18]
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    q_reg[16]_i_1_n_5
    SLICE_X14Y39         FDRE                                         r  q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  q_reg[18]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.134     1.581    q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.724    q_reg_n_0_[2]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    q_reg[0]_i_1_n_5
    SLICE_X14Y35         FDRE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.134     1.579    q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    q_reg_n_0_[6]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    q_reg[4]_i_1_n_5
    SLICE_X14Y36         FDRE                                         r  q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  q_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.134     1.579    q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.727    q_reg_n_0_[22]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    q_reg[20]_i_1_n_5
    SLICE_X14Y40         FDRE                                         r  q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  q_reg[22]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.134     1.582    q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.725    q_reg_n_0_[10]
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.871 r  q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    q_reg[8]_i_1_n_4
    SLICE_X14Y37         FDRE                                         r  q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  q_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.134     1.580    q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.726    q_reg_n_0_[14]
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.872 r  q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    q_reg[12]_i_1_n_4
    SLICE_X14Y38         FDRE                                         r  q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  q_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.134     1.581    q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.726    q_reg_n_0_[18]
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.872 r  q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    q_reg[16]_i_1_n_4
    SLICE_X14Y39         FDRE                                         r  q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  q_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.134     1.581    q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.724    q_reg_n_0_[2]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.870 r  q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    q_reg[0]_i_1_n_4
    SLICE_X14Y35         FDRE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  q_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.134     1.579    q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35   q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y37   q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y37   q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y38   q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y38   q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y38   q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y38   q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y39   q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y39   q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y41   q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y41   q_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   q_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   q_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y39   q_reg[16]/C



