INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab8/Lab8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab8/Lab8.srcs/sim_1/new/controller_test.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADDIU' redefined [C:/Users/samum/Comp541/Lab8/Lab8.srcs/sim_1/new/controller_test.sv:18]
INFO: [VRFC 10-311] analyzing module controller_test
INFO: [VRFC 10-311] analyzing module selfcheck
