{
    "nl": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/51-openroad-fillinsertion/i2c_master_controller.nl.v",
    "pnl": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/51-openroad-fillinsertion/i2c_master_controller.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/52-odb-cellfrequencytables/i2c_master_controller.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/52-odb-cellfrequencytables/i2c_master_controller.odb",
    "sdc": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/51-openroad-fillinsertion/i2c_master_controller.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/nom_tt_025C_1v80/i2c_master_controller__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/nom_ss_100C_1v60/i2c_master_controller__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/nom_ff_n40C_1v95/i2c_master_controller__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/min_tt_025C_1v80/i2c_master_controller__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/min_ss_100C_1v60/i2c_master_controller__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/min_ff_n40C_1v95/i2c_master_controller__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/max_tt_025C_1v80/i2c_master_controller__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/max_ss_100C_1v60/i2c_master_controller__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/max_ff_n40C_1v95/i2c_master_controller__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/53-openroad-rcx/nom/i2c_master_controller.nom.spef",
        "min_*": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/53-openroad-rcx/min/i2c_master_controller.min.spef",
        "max_*": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/53-openroad-rcx/max/i2c_master_controller.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/nom_tt_025C_1v80/i2c_master_controller__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/nom_ss_100C_1v60/i2c_master_controller__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/nom_ff_n40C_1v95/i2c_master_controller__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/min_tt_025C_1v80/i2c_master_controller__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/min_ss_100C_1v60/i2c_master_controller__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/min_ff_n40C_1v95/i2c_master_controller__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/max_tt_025C_1v80/i2c_master_controller__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/max_ss_100C_1v60/i2c_master_controller__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/54-openroad-stapostpnr/max_ff_n40C_1v95/i2c_master_controller__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/05-yosys-jsonheader/i2c_master_controller.h.json",
    "vh": "/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/28-odb-writeverilogheader/i2c_master_controller.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 8,
        "design__inferred_latch__count": 0,
        "design__instance__count": 298,
        "design__instance__area": 2419.82,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 7.257385732373223e-05,
        "power__switching__total": 5.616923590423539e-05,
        "power__leakage__total": 2.748434591026694e-09,
        "power__total": 0.00012874584353994578,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25463254447914385,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2546080918163349,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3587663045970229,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 11.062241213944535,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.358766,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 17.638662,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2579915520907221,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2579679043396288,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9757994688470856,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 10.475959951589834,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.975799,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 15.436142,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25342678672914853,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2534017511992352,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13840812221424217,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.294419941204808,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.138408,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 18.388035,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25329042358229237,
        "clock__skew__worst_setup": 0.2532737424808756,
        "timing__hold__ws": 0.13403081801567834,
        "timing__setup__ws": 10.457460970941133,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.134031,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 15.419879,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 80.675 91.395",
        "design__core__bbox": "5.52 10.88 74.98 78.88",
        "design__io": 32,
        "design__die__area": 7373.29,
        "design__core__area": 4723.28,
        "design__instance__count__stdcell": 298,
        "design__instance__area__stdcell": 2419.82,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.512318,
        "design__instance__utilization__stdcell": 0.512318,
        "design__instance__count__class:inverter": 30,
        "design__instance__count__class:sequential_cell": 45,
        "design__instance__count__class:multi_input_combinational_cell": 108,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 366,
        "design__instance__count__class:tap_cell": 67,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 30,
        "design__io__hpwl": 716778,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 3769.45,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 44,
        "design__instance__count__class:clock_buffer": 4,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 4,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 249,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 54,
        "route__wirelength__iter:1": 4185,
        "route__drc_errors__iter:2": 26,
        "route__wirelength__iter:2": 4188,
        "route__drc_errors__iter:3": 12,
        "route__wirelength__iter:3": 4209,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 4200,
        "route__drc_errors": 0,
        "route__wirelength": 4200,
        "route__vias": 1523,
        "route__vias__singlecut": 1523,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 113.6,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25445432592307554,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25443811666645755,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.35255099837363424,
        "timing__setup__ws__corner:min_tt_025C_1v80": 11.07526368630248,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.352551,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 17.647917,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2576289532406245,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25761341011784017,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.9648784266895847,
        "timing__setup__ws__corner:min_ss_100C_1v60": 10.499228450487216,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.964878,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 15.448792,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25329042358229237,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2532737424808756,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.13403081801567834,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 11.303018396729104,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.134031,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 18.394279,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2549393546206762,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2548977212560753,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.36553161532236605,
        "timing__setup__ws__corner:max_tt_025C_1v80": 11.051703864875195,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.365532,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 17.628984,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25855276984554243,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25851202465938633,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.9883497633393022,
        "timing__setup__ws__corner:max_ss_100C_1v60": 10.457460970941133,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.98835,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 15.419879,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.253675199137934,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2536328996394995,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1425707925405001,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 11.287457510375868,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.142571,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 18.381561,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 1,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79994,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79998,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 6.09857e-05,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 5.37406e-05,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.81228e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 5.37406e-05,
        "design_powergrid__voltage__worst": 5.37406e-05,
        "design_powergrid__voltage__worst__net:VPWR": 1.79994,
        "design_powergrid__drop__worst": 6.09857e-05,
        "design_powergrid__drop__worst__net:VPWR": 6.09857e-05,
        "design_powergrid__voltage__worst__net:VGND": 5.37406e-05,
        "design_powergrid__drop__worst__net:VGND": 5.37406e-05,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 2.16e-05,
        "ir__drop__worst": 6.1e-05
    }
}