// Seed: 5813864
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input id_1,
    input logic id_2,
    input reg id_3
);
  reg id_4 = id_0;
  initial begin
    if (1)
      if (id_1) begin
        #1 SystemTFIdentifier;
        id_4 <= id_3;
      end
    if (1 ^ 1) begin
      SystemTFIdentifier(id_0);
    end
  end
endmodule
