Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov  4 22:40:45 2025
| Host         : BHARATHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Basys3_XOR_PUF_Top_16bit_timing_summary_routed.rpt -pb Basys3_XOR_PUF_Top_16bit_timing_summary_routed.pb -rpx Basys3_XOR_PUF_Top_16bit_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3_XOR_PUF_Top_16bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: challenge_reg_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: trigger_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.417        0.000                      0                  146        0.177        0.000                      0                  146        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.417        0.000                      0                  146        0.177        0.000                      0                  146        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.916ns (24.128%)  route 2.880ns (75.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.655     8.944    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y99          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[10]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.726    14.362    uart_transmitter_inst/r_clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.916ns (24.128%)  route 2.880ns (75.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.655     8.944    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y99          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[11]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.726    14.362    uart_transmitter_inst/r_clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.916ns (24.128%)  route 2.880ns (75.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.655     8.944    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y99          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[12]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.726    14.362    uart_transmitter_inst/r_clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.916ns (24.128%)  route 2.880ns (75.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.655     8.944    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y99          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[13]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.726    14.362    uart_transmitter_inst/r_clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.916ns (24.175%)  route 2.873ns (75.825%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.648     8.937    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[0]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.726    14.387    uart_transmitter_inst/r_clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.916ns (24.175%)  route 2.873ns (75.825%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.648     8.937    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[1]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.726    14.387    uart_transmitter_inst/r_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.916ns (24.175%)  route 2.873ns (75.825%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.648     8.937    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.726    14.387    uart_transmitter_inst/r_clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.916ns (24.175%)  route 2.873ns (75.825%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.648     8.937    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[3]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.726    14.387    uart_transmitter_inst/r_clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.916ns (25.041%)  route 2.742ns (74.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.517     8.806    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y98          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[4]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.726    14.362    uart_transmitter_inst/r_clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/r_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.916ns (25.041%)  route 2.742ns (74.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X2Y97          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  uart_transmitter_inst/r_clk_counter_reg[2]/Q
                         net (fo=2, routed)           1.234     6.900    uart_transmitter_inst/r_clk_counter_reg_n_0_[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.024 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_4/O
                         net (fo=2, routed)           0.547     7.571    uart_transmitter_inst/FSM_sequential_r_state[1]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  uart_transmitter_inst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.139    uart_transmitter_inst/FSM_sequential_r_state[1]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.150     8.289 r  uart_transmitter_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.517     8.806    uart_transmitter_inst/r_clk_counter[13]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    uart_transmitter_inst/i_clk
    SLICE_X2Y98          FDRE                                         r  uart_transmitter_inst/r_clk_counter_reg[5]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.726    14.362    uart_transmitter_inst/r_clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  5.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_receiver_inst/r_rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            challenge_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    uart_receiver_inst/i_clk
    SLICE_X5Y91          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_receiver_inst/r_rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.122     1.736    rx_byte[1]
    SLICE_X5Y92          FDRE                                         r  challenge_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     1.988    clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  challenge_reg_reg[9]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.070     1.559    challenge_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_receiver_inst/r_rx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            challenge_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.475    uart_receiver_inst/i_clk
    SLICE_X3Y92          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_receiver_inst/r_rx_byte_reg[3]/Q
                         net (fo=2, routed)           0.124     1.740    rx_byte[3]
    SLICE_X3Y93          FDRE                                         r  challenge_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.991    clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  challenge_reg_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.070     1.562    challenge_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_receiver_inst/r_rx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            challenge_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.340%)  route 0.134ns (48.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    uart_receiver_inst/i_clk
    SLICE_X4Y92          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_receiver_inst/r_rx_byte_reg[0]/Q
                         net (fo=2, routed)           0.134     1.748    rx_byte[0]
    SLICE_X4Y93          FDRE                                         r  challenge_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  challenge_reg_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.070     1.560    challenge_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tx_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_tx_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  tx_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  tx_start_reg_reg/Q
                         net (fo=5, routed)           0.070     1.675    uart_transmitter_inst/i_tx_start
    SLICE_X1Y97          LUT4 (Prop_lut4_I0_O)        0.099     1.774 r  uart_transmitter_inst/r_tx_busy_i_1/O
                         net (fo=1, routed)           0.000     1.774    uart_transmitter_inst/r_tx_busy_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  uart_transmitter_inst/r_tx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     1.992    uart_transmitter_inst/i_clk
    SLICE_X1Y97          FDRE                                         r  uart_transmitter_inst/r_tx_busy_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091     1.568    uart_transmitter_inst/r_tx_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_receiver_inst/FSM_sequential_r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_inst/r_clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.475    uart_receiver_inst/i_clk
    SLICE_X0Y90          FDRE                                         r  uart_receiver_inst/FSM_sequential_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_receiver_inst/FSM_sequential_r_state_reg[1]/Q
                         net (fo=31, routed)          0.132     1.748    uart_receiver_inst/r_state__0[1]
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  uart_receiver_inst/r_clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.793    uart_receiver_inst/r_clk_counter[5]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.990    uart_receiver_inst/i_clk
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091     1.579    uart_receiver_inst/r_clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_receiver_inst/FSM_sequential_r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_inst/r_clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.475    uart_receiver_inst/i_clk
    SLICE_X0Y90          FDRE                                         r  uart_receiver_inst/FSM_sequential_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_receiver_inst/FSM_sequential_r_state_reg[1]/Q
                         net (fo=31, routed)          0.133     1.749    uart_receiver_inst/r_state__0[1]
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  uart_receiver_inst/r_clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.794    uart_receiver_inst/r_clk_counter[6]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.990    uart_receiver_inst/i_clk
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.092     1.580    uart_receiver_inst/r_clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.475%)  route 0.144ns (50.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=5, routed)           0.144     1.759    tx_start_reg
    SLICE_X4Y94          FDRE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.070     1.544    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart_receiver_inst/r_rx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            challenge_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.771%)  route 0.167ns (54.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.475    uart_receiver_inst/i_clk
    SLICE_X3Y92          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_receiver_inst/r_rx_byte_reg[3]/Q
                         net (fo=2, routed)           0.167     1.783    rx_byte[3]
    SLICE_X4Y91          FDRE                                         r  challenge_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     1.988    clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  challenge_reg_reg[11]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.055     1.565    challenge_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uart_transmitter_inst/FSM_sequential_r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_tx_byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.227ns (39.827%)  route 0.343ns (60.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    uart_transmitter_inst/i_clk
    SLICE_X0Y98          FDRE                                         r  uart_transmitter_inst/FSM_sequential_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.128     1.605 f  uart_transmitter_inst/FSM_sequential_r_state_reg[1]/Q
                         net (fo=25, routed)          0.105     1.710    uart_transmitter_inst/r_state__0[1]
    SLICE_X0Y98          LUT3 (Prop_lut3_I2_O)        0.099     1.809 r  uart_transmitter_inst/r_tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.238     2.047    uart_transmitter_inst/r_tx_byte
    SLICE_X2Y100         FDRE                                         r  uart_transmitter_inst/r_tx_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.951     2.079    uart_transmitter_inst/i_clk
    SLICE_X2Y100         FDRE                                         r  uart_transmitter_inst/r_tx_byte_reg[6]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_CE)       -0.016     1.814    uart_transmitter_inst/r_tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uart_transmitter_inst/FSM_sequential_r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/r_tx_byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.227ns (39.827%)  route 0.343ns (60.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    uart_transmitter_inst/i_clk
    SLICE_X0Y98          FDRE                                         r  uart_transmitter_inst/FSM_sequential_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.128     1.605 f  uart_transmitter_inst/FSM_sequential_r_state_reg[1]/Q
                         net (fo=25, routed)          0.105     1.710    uart_transmitter_inst/r_state__0[1]
    SLICE_X0Y98          LUT3 (Prop_lut3_I2_O)        0.099     1.809 r  uart_transmitter_inst/r_tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.238     2.047    uart_transmitter_inst/r_tx_byte
    SLICE_X2Y100         FDRE                                         r  uart_transmitter_inst/r_tx_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.951     2.079    uart_transmitter_inst/i_clk
    SLICE_X2Y100         FDRE                                         r  uart_transmitter_inst/r_tx_byte_reg[7]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_CE)       -0.016     1.814    uart_transmitter_inst/r_tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93    challenge_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    challenge_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    challenge_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    challenge_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    challenge_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93    challenge_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93    challenge_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93    challenge_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93    challenge_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puf_inst/puf2/arbiter/response_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.229ns  (logic 4.271ns (38.034%)  route 6.958ns (61.966%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  puf_inst/puf2/arbiter/response_bit_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  puf_inst/puf2/arbiter/response_bit_reg/Q
                         net (fo=1, routed)           0.960     1.478    puf_inst/puf_bits[1]
    SLICE_X8Y90          LUT4 (Prop_lut4_I3_O)        0.124     1.602 r  puf_inst/FinalResponse_INST_0_i_1/O
                         net (fo=1, routed)           0.939     2.541    puf_inst/FinalResponse_INST_0_i_1_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     2.665 r  puf_inst/FinalResponse_INST_0/O
                         net (fo=2, routed)           5.059     7.724    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.229 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.229    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puf_inst/puf8/arbiter/response_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.392ns (40.579%)  route 2.038ns (59.421%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE                         0.000     0.000 r  puf_inst/puf8/arbiter/response_bit_reg/C
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puf_inst/puf8/arbiter/response_bit_reg/Q
                         net (fo=1, routed)           0.091     0.232    puf_inst/puf_bits[7]
    SLICE_X8Y88          LUT5 (Prop_lut5_I2_O)        0.045     0.277 r  puf_inst/FinalResponse_INST_0/O
                         net (fo=2, routed)           1.947     2.224    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.430 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.430    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf2/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.046ns  (logic 5.342ns (28.047%)  route 13.704ns (71.953%))
  Logic Levels:           17  (LUT1=1 LUT3=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  challenge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  challenge_reg_reg[0]/Q
                         net (fo=9, routed)           0.675     6.275    puf_inst/Challenge[0]
    SLICE_X4Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.399 r  puf_inst/puf2_i_16/O
                         net (fo=8, routed)           0.877     7.276    puf_inst/puf2/s1/mux_bottom/Select
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.154     7.430 r  puf_inst/puf2/s1/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.824     8.254    puf_inst/puf2/s2/mux_bottom/InputA
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.327     8.581 r  puf_inst/puf2/s2/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.847     9.428    puf_inst/puf2/s3/mux_top/InputB
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.150     9.578 r  puf_inst/puf2/s3/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.662    10.240    puf_inst/puf2/s4/mux_top/InputA
    SLICE_X5Y97          LUT3 (Prop_lut3_I0_O)        0.360    10.600 r  puf_inst/puf2/s4/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.848    11.447    puf_inst/puf2/s5/mux_bottom/InputB
    SLICE_X5Y97          LUT3 (Prop_lut3_I1_O)        0.326    11.773 r  puf_inst/puf2/s5/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.845    12.618    puf_inst/puf2/s6/mux_top/InputB
    SLICE_X5Y97          LUT3 (Prop_lut3_I1_O)        0.154    12.772 r  puf_inst/puf2/s6/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.674    13.447    puf_inst/puf2/s7/mux_top/InputA
    SLICE_X5Y97          LUT3 (Prop_lut3_I0_O)        0.352    13.799 r  puf_inst/puf2/s7/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.804    14.602    puf_inst/puf2/s8/mux_top/InputA
    SLICE_X5Y95          LUT3 (Prop_lut3_I0_O)        0.360    14.962 r  puf_inst/puf2/s8/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.848    15.810    puf_inst/puf2/s9/mux_bottom/InputB
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.326    16.136 r  puf_inst/puf2/s9/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.845    16.981    puf_inst/puf2/s10/mux_top/InputB
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.154    17.135 r  puf_inst/puf2/s10/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.814    17.949    puf_inst/puf2/s11/mux_top/InputA
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.351    18.300 r  puf_inst/puf2/s11/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           1.130    19.430    puf_inst/puf2/s12/mux_top/InputA
    SLICE_X7Y92          LUT3 (Prop_lut3_I0_O)        0.356    19.786 r  puf_inst/puf2/s12/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.888    20.674    puf_inst/puf2/s13/mux_top/InputA
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.350    21.024 r  puf_inst/puf2/s13/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.834    21.858    puf_inst/puf2/s14/mux_top/InputA
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.354    22.212 r  puf_inst/puf2/s14/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.452    22.664    puf_inst/puf2/s15/mux_top/InputA
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.357    23.021 r  puf_inst/puf2/s15/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.838    23.859    puf_inst/puf2/s16/mux_top/InputA
    SLICE_X10Y90         LUT3 (Prop_lut3_I0_O)        0.331    24.190 r  puf_inst/puf2/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000    24.190    puf_inst/puf2/arbiter/path_a_sig
    SLICE_X10Y90         FDRE                                         r  puf_inst/puf2/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf8/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.939ns  (logic 5.218ns (27.551%)  route 13.721ns (72.449%))
  Logic Levels:           17  (LUT1=1 LUT3=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  challenge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  challenge_reg_reg[0]/Q
                         net (fo=9, routed)           0.675     6.275    puf_inst/Challenge[0]
    SLICE_X4Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.399 r  puf_inst/puf2_i_16/O
                         net (fo=8, routed)           0.841     7.241    puf_inst/puf8/s1/mux_bottom/Select
    SLICE_X4Y96          LUT3 (Prop_lut3_I2_O)        0.152     7.393 r  puf_inst/puf8/s1/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.861     8.253    puf_inst/puf8/s2/mux_top/InputB
    SLICE_X4Y96          LUT3 (Prop_lut3_I1_O)        0.362     8.615 r  puf_inst/puf8/s2/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.590     9.205    puf_inst/puf8/s3/mux_top/InputA
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.353     9.558 r  puf_inst/puf8/s3/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.845    10.403    puf_inst/puf8/s4/mux_bottom/InputB
    SLICE_X6Y96          LUT3 (Prop_lut3_I1_O)        0.328    10.731 r  puf_inst/puf8/s4/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.844    11.576    puf_inst/puf8/s5/mux_top/InputB
    SLICE_X6Y96          LUT3 (Prop_lut3_I1_O)        0.153    11.729 r  puf_inst/puf8/s5/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.692    12.421    puf_inst/puf8/s6/mux_top/InputA
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.363    12.784 r  puf_inst/puf8/s6/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.597    13.381    puf_inst/puf8/s7/mux_top/InputA
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.381    13.762 r  puf_inst/puf8/s7/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.845    14.607    puf_inst/puf8/s8/mux_bottom/InputB
    SLICE_X6Y95          LUT3 (Prop_lut3_I1_O)        0.328    14.935 r  puf_inst/puf8/s8/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.844    15.779    puf_inst/puf8/s9/mux_top/InputB
    SLICE_X6Y95          LUT3 (Prop_lut3_I1_O)        0.153    15.932 r  puf_inst/puf8/s9/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.692    16.625    puf_inst/puf8/s10/mux_top/InputA
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.363    16.988 r  puf_inst/puf8/s10/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.950    17.937    puf_inst/puf8/s11/mux_top/InputA
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.384    18.321 r  puf_inst/puf8/s11/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.804    19.125    puf_inst/puf8/s12/mux_top/InputA
    SLICE_X7Y92          LUT3 (Prop_lut3_I0_O)        0.357    19.482 r  puf_inst/puf8/s12/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.892    20.374    puf_inst/puf8/s13/mux_top/InputA
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.358    20.732 r  puf_inst/puf8/s13/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.945    21.677    puf_inst/puf8/s14/mux_bottom/InputB
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.355    22.032 r  puf_inst/puf8/s14/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.847    22.879    puf_inst/puf8/s15/mux_bottom/InputA
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124    23.003 r  puf_inst/puf8/s15/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.956    23.959    puf_inst/puf8/s16/mux_top/InputB
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124    24.083 r  puf_inst/puf8/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000    24.083    puf_inst/puf8/arbiter/path_a_sig
    SLICE_X9Y88          FDRE                                         r  puf_inst/puf8/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf6/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.836ns  (logic 4.885ns (25.934%)  route 13.951ns (74.066%))
  Logic Levels:           17  (LUT1=1 LUT3=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  challenge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  challenge_reg_reg[0]/Q
                         net (fo=9, routed)           0.675     6.275    puf_inst/Challenge[0]
    SLICE_X4Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.399 r  puf_inst/puf2_i_16/O
                         net (fo=8, routed)           0.839     7.238    puf_inst/puf6/s1/mux_bottom/Select
    SLICE_X4Y96          LUT3 (Prop_lut3_I2_O)        0.152     7.390 r  puf_inst/puf6/s1/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.858     8.248    puf_inst/puf6/s2/mux_top/InputB
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     8.602 r  puf_inst/puf6/s2/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.848     9.449    puf_inst/puf6/s3/mux_bottom/InputB
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.326     9.775 r  puf_inst/puf6/s3/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.845    10.620    puf_inst/puf6/s4/mux_top/InputB
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.154    10.774 r  puf_inst/puf6/s4/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.674    11.449    puf_inst/puf6/s5/mux_top/InputA
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.352    11.801 r  puf_inst/puf6/s5/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.801    12.601    puf_inst/puf6/s6/mux_top/InputA
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.360    12.961 r  puf_inst/puf6/s6/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.848    13.809    puf_inst/puf6/s7/mux_bottom/InputB
    SLICE_X7Y96          LUT3 (Prop_lut3_I1_O)        0.326    14.135 r  puf_inst/puf6/s7/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.845    14.980    puf_inst/puf6/s8/mux_top/InputB
    SLICE_X7Y96          LUT3 (Prop_lut3_I1_O)        0.154    15.134 r  puf_inst/puf6/s8/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.674    15.808    puf_inst/puf6/s9/mux_bottom/InputB
    SLICE_X7Y96          LUT3 (Prop_lut3_I1_O)        0.327    16.135 r  puf_inst/puf6/s9/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           1.254    17.389    puf_inst/puf6/s10/mux_top/InputB
    SLICE_X7Y95          LUT3 (Prop_lut3_I1_O)        0.152    17.541 r  puf_inst/puf6/s10/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.810    18.351    puf_inst/puf6/s11/mux_bottom/InputB
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.326    18.677 r  puf_inst/puf6/s11/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.951    19.628    puf_inst/puf6/s12/mux_top/InputB
    SLICE_X7Y92          LUT3 (Prop_lut3_I1_O)        0.154    19.782 r  puf_inst/puf6/s12/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.885    20.667    puf_inst/puf6/s13/mux_top/InputA
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.356    21.023 r  puf_inst/puf6/s13/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.802    21.825    puf_inst/puf6/s14/mux_bottom/InputB
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.331    22.156 r  puf_inst/puf6/s14/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.665    22.821    puf_inst/puf6/s15/mux_top/InputB
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.154    22.975 r  puf_inst/puf6/s15/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.678    23.653    puf_inst/puf6/s16/mux_top/InputA
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.327    23.980 r  puf_inst/puf6/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000    23.980    puf_inst/puf6/arbiter/path_a_sig
    SLICE_X8Y89          FDRE                                         r  puf_inst/puf6/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf1/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.750ns  (logic 5.012ns (26.731%)  route 13.738ns (73.269%))
  Logic Levels:           16  (LUT3=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  trigger_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  trigger_reg_reg/Q
                         net (fo=32, routed)          0.881     6.484    puf_inst/puf1/s1/mux_bottom/InputB
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.152     6.636 r  puf_inst/puf1/s1/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.603     7.239    puf_inst/puf1/s2/mux_bottom/InputA
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.358     7.597 r  puf_inst/puf1/s2/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           1.160     8.757    puf_inst/puf1/s3/mux_bottom/InputA
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.354     9.111 r  puf_inst/puf1/s3/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.661     9.772    puf_inst/puf1/s4/mux_bottom/InputA
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.374    10.146 r  puf_inst/puf1/s4/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.731    10.877    puf_inst/puf1/s5/mux_bottom/InputA
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.354    11.231 r  puf_inst/puf1/s5/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.683    11.914    puf_inst/puf1/s6/mux_bottom/InputA
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.360    12.274 r  puf_inst/puf1/s6/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.797    13.071    puf_inst/puf1/s7/mux_bottom/InputA
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.326    13.397 r  puf_inst/puf1/s7/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.819    14.216    puf_inst/puf1/s8/mux_top/InputB
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.124    14.340 r  puf_inst/puf1/s8/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.868    15.208    puf_inst/puf1/s9/mux_bottom/InputB
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.152    15.360 r  puf_inst/puf1/s9/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.953    16.313    puf_inst/puf1/s10/mux_bottom/InputA
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.360    16.673 r  puf_inst/puf1/s10/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           1.110    17.783    puf_inst/puf1/s11/mux_top/InputB
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.326    18.109 r  puf_inst/puf1/s11/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           1.122    19.231    puf_inst/puf1/s12/mux_top/InputA
    SLICE_X6Y92          LUT3 (Prop_lut3_I0_O)        0.124    19.355 r  puf_inst/puf1/s12/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           1.004    20.359    puf_inst/puf1/s13/mux_bottom/InputB
    SLICE_X7Y91          LUT3 (Prop_lut3_I1_O)        0.152    20.511 r  puf_inst/puf1/s13/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           1.002    21.513    puf_inst/puf1/s14/mux_bottom/InputA
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.354    21.867 r  puf_inst/puf1/s14/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           1.051    22.918    puf_inst/puf1/s15/mux_bottom/InputA
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.355    23.273 r  puf_inst/puf1/s15/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.293    23.566    puf_inst/puf1/s16/mux_top/InputB
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.331    23.896 r  puf_inst/puf1/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000    23.896    puf_inst/puf1/arbiter/path_a_sig
    SLICE_X8Y90          FDRE                                         r  puf_inst/puf1/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf5/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.629ns  (logic 4.774ns (25.627%)  route 13.855ns (74.373%))
  Logic Levels:           16  (LUT3=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  challenge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  challenge_reg_reg[0]/Q
                         net (fo=9, routed)           0.991     6.591    puf_inst/puf5/s1/mux_top/Select
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.124     6.715 r  puf_inst/puf5/s1/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.649     7.364    puf_inst/puf5/s2/mux_bottom/InputB
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.153     7.517 r  puf_inst/puf5/s2/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.659     8.175    puf_inst/puf5/s3/mux_bottom/InputA
    SLICE_X2Y95          LUT3 (Prop_lut3_I0_O)        0.353     8.528 r  puf_inst/puf5/s3/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           1.205     9.733    puf_inst/puf5/s4/mux_top/InputB
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.328    10.061 r  puf_inst/puf5/s4/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.866    10.927    puf_inst/puf5/s5/mux_bottom/InputB
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.152    11.079 r  puf_inst/puf5/s5/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.885    11.963    puf_inst/puf5/s6/mux_bottom/InputA
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.322    12.285 r  puf_inst/puf5/s6/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.758    13.044    puf_inst/puf5/s7/mux_bottom/InputA
    SLICE_X4Y93          LUT3 (Prop_lut3_I0_O)        0.353    13.397 r  puf_inst/puf5/s7/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.839    14.236    puf_inst/puf5/s8/mux_top/InputB
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.332    14.568 r  puf_inst/puf5/s8/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.830    15.398    puf_inst/puf5/s9/mux_bottom/InputB
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.152    15.550 r  puf_inst/puf5/s9/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.963    16.513    puf_inst/puf5/s10/mux_bottom/InputA
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.354    16.867 r  puf_inst/puf5/s10/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.838    17.705    puf_inst/puf5/s11/mux_top/InputB
    SLICE_X4Y91          LUT3 (Prop_lut3_I1_O)        0.332    18.037 r  puf_inst/puf5/s11/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.824    18.862    puf_inst/puf5/s12/mux_bottom/InputB
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.150    19.012 r  puf_inst/puf5/s12/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.871    19.883    puf_inst/puf5/s13/mux_bottom/InputA
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.381    20.264 r  puf_inst/puf5/s13/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.863    21.127    puf_inst/puf5/s14/mux_top/InputB
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.348    21.475 r  puf_inst/puf5/s14/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.996    22.471    puf_inst/puf5/s15/mux_bottom/InputB
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.153    22.624 r  puf_inst/puf5/s15/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.818    23.442    puf_inst/puf5/s16/mux_top/InputB
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.331    23.773 r  puf_inst/puf5/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000    23.773    puf_inst/puf5/arbiter/path_a_sig
    SLICE_X6Y88          FDRE                                         r  puf_inst/puf5/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf4/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.478ns  (logic 5.486ns (29.689%)  route 12.992ns (70.311%))
  Logic Levels:           17  (LUT1=1 LUT3=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  challenge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  challenge_reg_reg[0]/Q
                         net (fo=9, routed)           0.675     6.275    puf_inst/Challenge[0]
    SLICE_X4Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.399 r  puf_inst/puf2_i_16/O
                         net (fo=8, routed)           0.609     7.008    puf_inst/puf4/s1/mux_bottom/Select
    SLICE_X4Y97          LUT3 (Prop_lut3_I2_O)        0.150     7.158 r  puf_inst/puf4/s1/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.441     7.599    puf_inst/puf4/s2/mux_top/InputB
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.355     7.954 r  puf_inst/puf4/s2/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.590     8.544    puf_inst/puf4/s3/mux_top/InputA
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.353     8.897 r  puf_inst/puf4/s3/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.845     9.742    puf_inst/puf4/s4/mux_bottom/InputB
    SLICE_X6Y97          LUT3 (Prop_lut3_I1_O)        0.328    10.070 r  puf_inst/puf4/s4/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.844    10.914    puf_inst/puf4/s5/mux_top/InputB
    SLICE_X6Y97          LUT3 (Prop_lut3_I1_O)        0.153    11.067 r  puf_inst/puf4/s5/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.692    11.760    puf_inst/puf4/s6/mux_top/InputA
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.363    12.123 r  puf_inst/puf4/s6/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.741    12.863    puf_inst/puf4/s7/mux_top/InputA
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.381    13.244 r  puf_inst/puf4/s7/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.845    14.090    puf_inst/puf4/s8/mux_bottom/InputB
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.328    14.418 r  puf_inst/puf4/s8/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.844    15.262    puf_inst/puf4/s9/mux_top/InputB
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.153    15.415 r  puf_inst/puf4/s9/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.692    16.107    puf_inst/puf4/s10/mux_top/InputA
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.363    16.470 r  puf_inst/puf4/s10/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.798    17.268    puf_inst/puf4/s11/mux_top/InputA
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.383    17.651 r  puf_inst/puf4/s11/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.812    18.463    puf_inst/puf4/s12/mux_top/InputA
    SLICE_X7Y92          LUT3 (Prop_lut3_I0_O)        0.376    18.839 r  puf_inst/puf4/s12/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           1.019    19.858    puf_inst/puf4/s13/mux_top/InputA
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.360    20.218 r  puf_inst/puf4/s13/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.956    21.175    puf_inst/puf4/s14/mux_bottom/InputB
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.348    21.523 r  puf_inst/puf4/s14/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.858    22.381    puf_inst/puf4/s15/mux_top/InputB
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.157    22.538 r  puf_inst/puf4/s15/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.729    23.267    puf_inst/puf4/s16/mux_top/InputA
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.355    23.622 r  puf_inst/puf4/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000    23.622    puf_inst/puf4/arbiter/path_a_sig
    SLICE_X8Y88          FDRE                                         r  puf_inst/puf4/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf7/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.403ns  (logic 4.814ns (26.159%)  route 13.589ns (73.841%))
  Logic Levels:           16  (LUT3=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  challenge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  challenge_reg_reg[0]/Q
                         net (fo=9, routed)           0.847     6.447    puf_inst/puf7/s1/mux_top/Select
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124     6.571 r  puf_inst/puf7/s1/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           1.019     7.590    puf_inst/puf7/s2/mux_bottom/InputB
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.149     7.739 r  puf_inst/puf7/s2/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           1.063     8.802    puf_inst/puf7/s3/mux_bottom/InputA
    SLICE_X2Y95          LUT3 (Prop_lut3_I0_O)        0.360     9.162 r  puf_inst/puf7/s3/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.672     9.834    puf_inst/puf7/s4/mux_bottom/InputA
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.377    10.211 r  puf_inst/puf7/s4/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.707    10.917    puf_inst/puf7/s5/mux_top/InputB
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.331    11.248 r  puf_inst/puf7/s5/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.506    11.755    puf_inst/puf7/s6/mux_top/InputA
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    11.879 r  puf_inst/puf7/s6/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.815    12.694    puf_inst/puf7/s7/mux_bottom/InputB
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.152    12.846 r  puf_inst/puf7/s7/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.859    13.705    puf_inst/puf7/s8/mux_bottom/InputA
    SLICE_X3Y93          LUT3 (Prop_lut3_I0_O)        0.354    14.059 r  puf_inst/puf7/s8/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.990    15.049    puf_inst/puf7/s9/mux_bottom/InputA
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.360    15.409 r  puf_inst/puf7/s9/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.792    16.200    puf_inst/puf7/s10/mux_top/InputB
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.326    16.526 r  puf_inst/puf7/s10/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           1.023    17.549    puf_inst/puf7/s11/mux_bottom/InputB
    SLICE_X4Y91          LUT3 (Prop_lut3_I1_O)        0.152    17.701 r  puf_inst/puf7/s11/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.661    18.363    puf_inst/puf7/s12/mux_bottom/InputA
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.352    18.715 r  puf_inst/puf7/s12/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.988    19.703    puf_inst/puf7/s13/mux_bottom/InputA
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.355    20.058 r  puf_inst/puf7/s13/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.599    20.657    puf_inst/puf7/s14/mux_top/InputB
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.331    20.988 r  puf_inst/puf7/s14/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           1.234    22.222    puf_inst/puf7/s15/mux_bottom/InputB
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.156    22.378 r  puf_inst/puf7/s15/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.813    23.192    puf_inst/puf7/s16/mux_top/InputB
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.355    23.547 r  puf_inst/puf7/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000    23.547    puf_inst/puf7/arbiter/path_a_sig
    SLICE_X7Y88          FDRE                                         r  puf_inst/puf7/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf3/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.677ns  (logic 4.535ns (25.654%)  route 13.142ns (74.346%))
  Logic Levels:           16  (LUT3=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  challenge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  challenge_reg_reg[0]/Q
                         net (fo=9, routed)           0.769     6.369    puf_inst/puf3/s1/mux_top/Select
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.124     6.493 r  puf_inst/puf3/s1/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.791     7.284    puf_inst/puf3/s2/mux_bottom/InputB
    SLICE_X4Y95          LUT3 (Prop_lut3_I1_O)        0.149     7.433 r  puf_inst/puf3/s2/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.984     8.417    puf_inst/puf3/s3/mux_bottom/InputA
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.361     8.778 r  puf_inst/puf3/s3/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.676     9.454    puf_inst/puf3/s4/mux_bottom/InputA
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.355     9.809 r  puf_inst/puf3/s4/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.701    10.510    puf_inst/puf3/s5/mux_top/InputB
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.328    10.838 r  puf_inst/puf3/s5/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.954    11.792    puf_inst/puf3/s6/mux_bottom/InputB
    SLICE_X5Y94          LUT3 (Prop_lut3_I1_O)        0.150    11.942 r  puf_inst/puf3/s6/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.812    12.755    puf_inst/puf3/s7/mux_top/InputB
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.332    13.087 r  puf_inst/puf3/s7/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.864    13.951    puf_inst/puf3/s8/mux_bottom/InputB
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.154    14.105 r  puf_inst/puf3/s8/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.666    14.771    puf_inst/puf3/s9/mux_top/InputB
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.327    15.098 r  puf_inst/puf3/s9/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           1.694    16.791    puf_inst/puf3/s10/mux_top/InputA
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  puf_inst/puf3/s10/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.631    17.546    puf_inst/puf3/s11/mux_bottom/InputB
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.153    17.699 r  puf_inst/puf3/s11/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.803    18.503    puf_inst/puf3/s12/mux_bottom/InputA
    SLICE_X6Y92          LUT3 (Prop_lut3_I0_O)        0.356    18.859 r  puf_inst/puf3/s12/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.607    19.465    puf_inst/puf3/s13/mux_bottom/InputA
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.357    19.822 r  puf_inst/puf3/s13/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.826    20.648    puf_inst/puf3/s14/mux_top/InputB
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.328    20.976 r  puf_inst/puf3/s14/mux_top/OutputMux_INST_0/O
                         net (fo=2, routed)           0.857    21.833    puf_inst/puf3/s15/mux_bottom/InputB
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.154    21.987 r  puf_inst/puf3/s15/mux_bottom/OutputMux_INST_0/O
                         net (fo=2, routed)           0.508    22.494    puf_inst/puf3/s16/mux_top/InputB
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.327    22.821 r  puf_inst/puf3/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000    22.821    puf_inst/puf3/arbiter/path_a_sig
    SLICE_X9Y90          FDRE                                         r  puf_inst/puf3/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmitter_inst/r_tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.038ns  (logic 3.974ns (65.815%)  route 2.064ns (34.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.627     5.148    uart_transmitter_inst/i_clk
    SLICE_X1Y99          FDRE                                         r  uart_transmitter_inst/r_tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  uart_transmitter_inst/r_tx_serial_reg/Q
                         net (fo=1, routed)           2.064     7.668    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.186 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.186    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf7/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.901%)  route 0.187ns (50.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  challenge_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  challenge_reg_reg[15]/Q
                         net (fo=9, routed)           0.187     1.801    puf_inst/puf7/s16/mux_top/Select
    SLICE_X7Y88          LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  puf_inst/puf7/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000     1.846    puf_inst/puf7/arbiter/path_a_sig
    SLICE_X7Y88          FDRE                                         r  puf_inst/puf7/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf5/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.186ns (41.361%)  route 0.264ns (58.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  challenge_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  challenge_reg_reg[15]/Q
                         net (fo=9, routed)           0.264     1.878    puf_inst/puf5/s16/mux_top/Select
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.045     1.923 r  puf_inst/puf5/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000     1.923    puf_inst/puf5/arbiter/path_a_sig
    SLICE_X6Y88          FDRE                                         r  puf_inst/puf5/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf3/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.186ns (29.689%)  route 0.440ns (70.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  challenge_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  challenge_reg_reg[15]/Q
                         net (fo=9, routed)           0.440     2.055    puf_inst/puf3/s16/mux_top/Select
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.045     2.100 r  puf_inst/puf3/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000     2.100    puf_inst/puf3/arbiter/path_a_sig
    SLICE_X9Y90          FDRE                                         r  puf_inst/puf3/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf1/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.186ns (26.554%)  route 0.514ns (73.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  challenge_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  challenge_reg_reg[15]/Q
                         net (fo=9, routed)           0.514     2.129    puf_inst/puf1/s16/mux_top/Select
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.045     2.174 r  puf_inst/puf1/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000     2.174    puf_inst/puf1/arbiter/path_a_sig
    SLICE_X8Y90          FDRE                                         r  puf_inst/puf1/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf6/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.231ns (23.855%)  route 0.737ns (76.145%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  challenge_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  challenge_reg_reg[15]/Q
                         net (fo=9, routed)           0.512     2.127    puf_inst/Challenge[15]
    SLICE_X8Y90          LUT1 (Prop_lut1_I0_O)        0.045     2.172 r  puf_inst/puf2_i_1/O
                         net (fo=8, routed)           0.225     2.397    puf_inst/puf6/s16/mux_top/Select
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.045     2.442 r  puf_inst/puf6/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000     2.442    puf_inst/puf6/arbiter/path_a_sig
    SLICE_X8Y89          FDRE                                         r  puf_inst/puf6/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf2/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.231ns (23.452%)  route 0.754ns (76.548%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  challenge_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  challenge_reg_reg[15]/Q
                         net (fo=9, routed)           0.512     2.127    puf_inst/Challenge[15]
    SLICE_X8Y90          LUT1 (Prop_lut1_I0_O)        0.045     2.172 r  puf_inst/puf2_i_1/O
                         net (fo=8, routed)           0.242     2.413    puf_inst/puf2/s16/mux_top/Select
    SLICE_X10Y90         LUT3 (Prop_lut3_I2_O)        0.045     2.458 r  puf_inst/puf2/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000     2.458    puf_inst/puf2/arbiter/path_a_sig
    SLICE_X10Y90         FDRE                                         r  puf_inst/puf2/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf8/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.043ns  (logic 0.231ns (22.137%)  route 0.812ns (77.863%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  challenge_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  challenge_reg_reg[15]/Q
                         net (fo=9, routed)           0.512     2.127    puf_inst/Challenge[15]
    SLICE_X8Y90          LUT1 (Prop_lut1_I0_O)        0.045     2.172 r  puf_inst/puf2_i_1/O
                         net (fo=8, routed)           0.300     2.472    puf_inst/puf8/s16/mux_top/Select
    SLICE_X9Y88          LUT3 (Prop_lut3_I2_O)        0.045     2.517 r  puf_inst/puf8/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000     2.517    puf_inst/puf8/arbiter/path_a_sig
    SLICE_X9Y88          FDRE                                         r  puf_inst/puf8/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 challenge_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf_inst/puf4/arbiter/response_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.231ns (22.032%)  route 0.817ns (77.968%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  challenge_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  challenge_reg_reg[15]/Q
                         net (fo=9, routed)           0.512     2.127    puf_inst/Challenge[15]
    SLICE_X8Y90          LUT1 (Prop_lut1_I0_O)        0.045     2.172 r  puf_inst/puf2_i_1/O
                         net (fo=8, routed)           0.305     2.477    puf_inst/puf4/s16/mux_top/Select
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.045     2.522 r  puf_inst/puf4/s16/mux_top/OutputMux_INST_0/O
                         net (fo=1, routed)           0.000     2.522    puf_inst/puf4/arbiter/path_a_sig
    SLICE_X8Y88          FDRE                                         r  puf_inst/puf4/arbiter/response_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmitter_inst/r_tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.360ns (73.154%)  route 0.499ns (26.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    uart_transmitter_inst/i_clk
    SLICE_X1Y99          FDRE                                         r  uart_transmitter_inst/r_tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uart_transmitter_inst/r_tx_serial_reg/Q
                         net (fo=1, routed)           0.499     2.117    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.336 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.336    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.704ns (34.305%)  route 3.264ns (65.695%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=29, routed)          2.820     4.276    uart_receiver_inst/i_rx_serial
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.124     4.400 r  uart_receiver_inst/r_bit_index[1]_i_2/O
                         net (fo=1, routed)           0.444     4.844    uart_receiver_inst/r_bit_index[1]_i_2_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     4.968 r  uart_receiver_inst/r_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     4.968    uart_receiver_inst/r_bit_index[1]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  uart_receiver_inst/r_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505     4.846    uart_receiver_inst/i_clk
    SLICE_X4Y89          FDRE                                         r  uart_receiver_inst/r_bit_index_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.687ns  (logic 1.580ns (33.714%)  route 3.107ns (66.286%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=29, routed)          2.428     3.885    uart_receiver_inst/i_rx_serial
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     4.009 r  uart_receiver_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.678     4.687    uart_receiver_inst/r_clk_counter
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507     4.848    uart_receiver_inst/i_clk
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.687ns  (logic 1.580ns (33.714%)  route 3.107ns (66.286%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=29, routed)          2.428     3.885    uart_receiver_inst/i_rx_serial
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     4.009 r  uart_receiver_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.678     4.687    uart_receiver_inst/r_clk_counter
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507     4.848    uart_receiver_inst/i_clk
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 1.580ns (33.942%)  route 3.075ns (66.058%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=29, routed)          3.075     4.532    uart_receiver_inst/i_rx_serial
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     4.656 r  uart_receiver_inst/r_clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.656    uart_receiver_inst/r_clk_counter[0]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    uart_receiver_inst/i_clk
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 1.580ns (33.978%)  route 3.070ns (66.022%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=29, routed)          3.070     4.527    uart_receiver_inst/i_rx_serial
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     4.651 r  uart_receiver_inst/r_clk_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     4.651    uart_receiver_inst/r_clk_counter[8]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    uart_receiver_inst/i_clk
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[8]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.580ns (34.552%)  route 2.993ns (65.448%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=29, routed)          2.428     3.885    uart_receiver_inst/i_rx_serial
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     4.009 r  uart_receiver_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.565     4.573    uart_receiver_inst/r_clk_counter
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    uart_receiver_inst/i_clk
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.580ns (34.552%)  route 2.993ns (65.448%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=29, routed)          2.428     3.885    uart_receiver_inst/i_rx_serial
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     4.009 r  uart_receiver_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.565     4.573    uart_receiver_inst/r_clk_counter
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    uart_receiver_inst/i_clk
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[12]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.580ns (34.552%)  route 2.993ns (65.448%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=29, routed)          2.428     3.885    uart_receiver_inst/i_rx_serial
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     4.009 r  uart_receiver_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.565     4.573    uart_receiver_inst/r_clk_counter
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    uart_receiver_inst/i_clk
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.580ns (34.552%)  route 2.993ns (65.448%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=29, routed)          2.428     3.885    uart_receiver_inst/i_rx_serial
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     4.009 r  uart_receiver_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.565     4.573    uart_receiver_inst/r_clk_counter
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    uart_receiver_inst/i_clk
    SLICE_X3Y88          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[8]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 1.580ns (34.977%)  route 2.938ns (65.023%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=29, routed)          2.428     3.885    uart_receiver_inst/i_rx_serial
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     4.009 r  uart_receiver_inst/r_clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.509     4.518    uart_receiver_inst/r_clk_counter
    SLICE_X1Y91          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508     4.849    uart_receiver_inst/i_clk
    SLICE_X1Y91          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puf_inst/puf8/arbiter/response_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            response_to_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.231ns (31.323%)  route 0.506ns (68.677%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE                         0.000     0.000 r  puf_inst/puf8/arbiter/response_bit_reg/C
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puf_inst/puf8/arbiter/response_bit_reg/Q
                         net (fo=1, routed)           0.091     0.232    puf_inst/puf_bits[7]
    SLICE_X8Y88          LUT5 (Prop_lut5_I2_O)        0.045     0.277 r  puf_inst/FinalResponse_INST_0/O
                         net (fo=2, routed)           0.415     0.692    led_OBUF[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.045     0.737 r  response_to_send[0]_i_1/O
                         net (fo=1, routed)           0.000     0.737    response_to_send[0]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  response_to_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  response_to_send_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_rx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.224ns (23.234%)  route 0.741ns (76.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=29, routed)          0.741     0.965    uart_receiver_inst/i_rx_serial
    SLICE_X2Y92          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.990    uart_receiver_inst/i_clk
    SLICE_X2Y92          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_rx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.224ns (23.079%)  route 0.748ns (76.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=29, routed)          0.748     0.972    uart_receiver_inst/i_rx_serial
    SLICE_X4Y92          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     1.988    uart_receiver_inst/i_clk
    SLICE_X4Y92          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_rx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.224ns (22.595%)  route 0.768ns (77.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=29, routed)          0.768     0.993    uart_receiver_inst/i_rx_serial
    SLICE_X3Y92          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.990    uart_receiver_inst/i_clk
    SLICE_X3Y92          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_rx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.224ns (21.830%)  route 0.803ns (78.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=29, routed)          0.803     1.027    uart_receiver_inst/i_rx_serial
    SLICE_X2Y91          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.990    uart_receiver_inst/i_clk
    SLICE_X2Y91          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_rx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.224ns (21.573%)  route 0.815ns (78.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=29, routed)          0.815     1.040    uart_receiver_inst/i_rx_serial
    SLICE_X5Y91          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     1.988    uart_receiver_inst/i_clk
    SLICE_X5Y91          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_rx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.224ns (20.587%)  route 0.865ns (79.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=29, routed)          0.865     1.089    uart_receiver_inst/i_rx_serial
    SLICE_X4Y90          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.860     1.988    uart_receiver_inst/i_clk
    SLICE_X4Y90          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_rx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.224ns (20.033%)  route 0.895ns (79.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=29, routed)          0.895     1.120    uart_receiver_inst/i_rx_serial
    SLICE_X3Y90          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.990    uart_receiver_inst/i_clk
    SLICE_X3Y90          FDRE                                         r  uart_receiver_inst/r_rx_byte_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.269ns (23.460%)  route 0.879ns (76.540%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=29, routed)          0.879     1.103    uart_receiver_inst/i_rx_serial
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.148 r  uart_receiver_inst/r_clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.148    uart_receiver_inst/r_clk_counter[5]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.990    uart_receiver_inst/i_clk
    SLICE_X1Y90          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver_inst/r_clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.269ns (23.399%)  route 0.882ns (76.601%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=29, routed)          0.882     1.106    uart_receiver_inst/i_rx_serial
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.151 r  uart_receiver_inst/r_clk_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.151    uart_receiver_inst/r_clk_counter[10]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.990    uart_receiver_inst/i_clk
    SLICE_X1Y91          FDRE                                         r  uart_receiver_inst/r_clk_counter_reg[10]/C





