

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_pilot_scan'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      178|      178|  0.593 us|  0.593 us|  173|  173|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pilot_scan  |      176|      176|         6|          1|          1|   172|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [chan_est.cpp:246]   --->   Operation 9 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln246 = store i8 0, i8 %m" [chan_est.cpp:246]   --->   Operation 10 'store' 'store_ln246' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_251_2"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m_1 = load i8 %m" [chan_est.cpp:248]   --->   Operation 12 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.76ns)   --->   "%icmp_ln246 = icmp_eq  i8 %m_1, i8 172" [chan_est.cpp:246]   --->   Operation 13 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%add_ln246 = add i8 %m_1, i8 1" [chan_est.cpp:246]   --->   Operation 14 'add' 'add_ln246' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246, void %VITIS_LOOP_251_2.split, void %VITIS_LOOP_269_3.preheader.exitStub" [chan_est.cpp:246]   --->   Operation 15 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln246 = store i8 %add_ln246, i8 %m" [chan_est.cpp:246]   --->   Operation 16 'store' 'store_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i8 %m_1" [chan_est.cpp:246]   --->   Operation 17 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %m_1" [chan_est.cpp:248]   --->   Operation 18 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln248, i3 0" [chan_est.cpp:248]   --->   Operation 19 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m_1, i1 0" [chan_est.cpp:248]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i9 %tmp" [chan_est.cpp:248]   --->   Operation 21 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%sub_ln248 = sub i10 %p_shl, i10 %zext_ln248" [chan_est.cpp:248]   --->   Operation 22 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln248, i32 1, i32 9" [chan_est.cpp:248]   --->   Operation 23 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_4, i1 1" [chan_est.cpp:248]   --->   Operation 24 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i10 %or_ln" [chan_est.cpp:249]   --->   Operation 25 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%DMRS_RE_addr = getelementptr i15 %DMRS_RE, i64 0, i64 %zext_ln246" [chan_est.cpp:249]   --->   Operation 26 'getelementptr' 'DMRS_RE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%x_re = load i8 %DMRS_RE_addr" [chan_est.cpp:249]   --->   Operation 27 'load' 'x_re' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 172> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%DMRS_IM_addr = getelementptr i15 %DMRS_IM, i64 0, i64 %zext_ln246" [chan_est.cpp:250]   --->   Operation 28 'getelementptr' 'DMRS_IM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%x_im = load i8 %DMRS_IM_addr" [chan_est.cpp:250]   --->   Operation 29 'load' 'x_im' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 172> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%fft_re_addr = getelementptr i16 %fft_re, i64 0, i64 %zext_ln249" [chan_est.cpp:254]   --->   Operation 30 'getelementptr' 'fft_re_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.23ns)   --->   "%y_re = load i10 %fft_re_addr" [chan_est.cpp:254]   --->   Operation 31 'load' 'y_re' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%fft_im_addr = getelementptr i16 %fft_im, i64 0, i64 %zext_ln249" [chan_est.cpp:254]   --->   Operation 32 'getelementptr' 'fft_im_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%y_im = load i10 %fft_im_addr" [chan_est.cpp:254]   --->   Operation 33 'load' 'y_im' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%fft_re_1_addr = getelementptr i16 %fft_re_1, i64 0, i64 %zext_ln249" [chan_est.cpp:254]   --->   Operation 34 'getelementptr' 'fft_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.23ns)   --->   "%y_re_1 = load i10 %fft_re_1_addr" [chan_est.cpp:254]   --->   Operation 35 'load' 'y_re_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fft_im_1_addr = getelementptr i16 %fft_im_1, i64 0, i64 %zext_ln249" [chan_est.cpp:254]   --->   Operation 36 'getelementptr' 'fft_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.23ns)   --->   "%y_im_1 = load i10 %fft_im_1_addr" [chan_est.cpp:254]   --->   Operation 37 'load' 'y_im_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 38 [1/2] (1.23ns)   --->   "%x_re = load i8 %DMRS_RE_addr" [chan_est.cpp:249]   --->   Operation 38 'load' 'x_re' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 172> <ROM>
ST_3 : Operation 39 [1/2] (1.23ns)   --->   "%x_im = load i8 %DMRS_IM_addr" [chan_est.cpp:250]   --->   Operation 39 'load' 'x_im' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 172> <ROM>
ST_3 : Operation 40 [1/2] (1.23ns)   --->   "%y_re = load i10 %fft_re_addr" [chan_est.cpp:254]   --->   Operation 40 'load' 'y_re' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%y_im = load i10 %fft_im_addr" [chan_est.cpp:254]   --->   Operation 41 'load' 'y_im' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i16 %y_re" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 42 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i15 %x_re" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 43 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln46_3 = sext i15 %x_im" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 44 'sext' 'sext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [3/3] (0.99ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i30 %sext_ln46, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 45 'mul' 'mul_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [3/3] (0.99ns) (grouped into DSP with root node sub_ln47)   --->   "%mul_ln47_1 = mul i30 %sext_ln46, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 46 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/2] (1.23ns)   --->   "%y_re_1 = load i10 %fft_re_1_addr" [chan_est.cpp:254]   --->   Operation 47 'load' 'y_re_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 48 [1/2] (1.23ns)   --->   "%y_im_1 = load i10 %fft_im_1_addr" [chan_est.cpp:254]   --->   Operation 48 'load' 'y_im_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln46_4 = sext i16 %y_re_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 49 'sext' 'sext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_2 = mul i30 %sext_ln46_4, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 50 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node sub_ln47_1)   --->   "%mul_ln47_3 = mul i30 %sext_ln46_4, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 51 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.38>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i16 %y_im" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 52 'sext' 'sext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/3] (0.99ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i30 %sext_ln46, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 53 'mul' 'mul_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (2.38ns)   --->   "%mul_ln46_1 = mul i30 %sext_ln46_2, i30 %sext_ln46_3" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 54 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (2.38ns)   --->   "%mul_ln47 = mul i30 %sext_ln46_2, i30 %sext_ln46_1" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 55 'mul' 'mul_ln47' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/3] (0.99ns) (grouped into DSP with root node sub_ln47)   --->   "%mul_ln47_1 = mul i30 %sext_ln46, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 56 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln46_5 = sext i16 %y_im_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 57 'sext' 'sext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/3] (0.99ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_2 = mul i30 %sext_ln46_4, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 58 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (2.38ns)   --->   "%mul_ln46_3 = mul i30 %sext_ln46_5, i30 %sext_ln46_3" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 59 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (2.38ns)   --->   "%mul_ln47_2 = mul i30 %sext_ln46_5, i30 %sext_ln46_1" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 60 'mul' 'mul_ln47_2' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node sub_ln47_1)   --->   "%mul_ln47_3 = mul i30 %sext_ln46_4, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 61 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i30 %sext_ln46, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 62 'mul' 'mul_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln46 = add i30 %mul_ln46_1, i30 %mul_ln46" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 63 'add' 'add_ln46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node sub_ln47)   --->   "%mul_ln47_1 = mul i30 %sext_ln46, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 64 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln47 = sub i30 %mul_ln47, i30 %mul_ln47_1" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 65 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_2 = mul i30 %sext_ln46_4, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 66 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln46_1 = add i30 %mul_ln46_3, i30 %mul_ln46_2" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 67 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node sub_ln47_1)   --->   "%mul_ln47_3 = mul i30 %sext_ln46_4, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 68 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln47_1 = sub i30 %mul_ln47_2, i30 %mul_ln47_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 69 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln246)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.88>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln247 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [chan_est.cpp:247]   --->   Operation 70 'specpipeline' 'specpipeline_ln247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln246 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 172, i64 172, i64 172" [chan_est.cpp:246]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [chan_est.cpp:246]   --->   Operation 72 'specloopname' 'specloopname_ln246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln46 = add i30 %mul_ln46_1, i30 %mul_ln46" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 73 'add' 'add_ln46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln46, i32 14, i32 29" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln47 = sub i30 %mul_ln47, i30 %mul_ln47_1" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 75 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %sub_ln47, i32 14, i32 29" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 76 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%pilot_h_re_addr = getelementptr i16 %pilot_h_re, i64 0, i64 %zext_ln246" [chan_est.cpp:255]   --->   Operation 77 'getelementptr' 'pilot_h_re_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%pilot_h_im_addr = getelementptr i16 %pilot_h_im, i64 0, i64 %zext_ln246" [chan_est.cpp:256]   --->   Operation 78 'getelementptr' 'pilot_h_im_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln46_1 = add i30 %mul_ln46_3, i30 %mul_ln46_2" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 79 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln46_1, i32 14, i32 29" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 80 'partselect' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln47_1 = sub i30 %mul_ln47_2, i30 %mul_ln47_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 81 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %sub_ln47_1, i32 14, i32 29" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 82 'partselect' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%pilot_h_re_1_addr = getelementptr i16 %pilot_h_re_1, i64 0, i64 %zext_ln246" [chan_est.cpp:255]   --->   Operation 83 'getelementptr' 'pilot_h_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln255 = store i16 %trunc_ln, i8 %pilot_h_re_addr" [chan_est.cpp:255]   --->   Operation 84 'store' 'store_ln255' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_6 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln255 = store i16 %trunc_ln46_1, i8 %pilot_h_re_1_addr" [chan_est.cpp:255]   --->   Operation 85 'store' 'store_ln255' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%pilot_h_im_1_addr = getelementptr i16 %pilot_h_im_1, i64 0, i64 %zext_ln246" [chan_est.cpp:256]   --->   Operation 86 'getelementptr' 'pilot_h_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln256 = store i16 %trunc_ln1, i8 %pilot_h_im_addr" [chan_est.cpp:256]   --->   Operation 87 'store' 'store_ln256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_6 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln256 = store i16 %trunc_ln47_1, i8 %pilot_h_im_1_addr" [chan_est.cpp:256]   --->   Operation 88 'store' 'store_ln256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln246 = br void %VITIS_LOOP_251_2" [chan_est.cpp:246]   --->   Operation 89 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 1.619ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln246', chan_est.cpp:246) of constant 0 on local variable 'm', chan_est.cpp:246 [12]  (0.427 ns)
	'load' operation 8 bit ('m', chan_est.cpp:248) on local variable 'm', chan_est.cpp:246 [15]  (0.000 ns)
	'add' operation 8 bit ('add_ln246', chan_est.cpp:246) [17]  (0.765 ns)
	'store' operation 0 bit ('store_ln246', chan_est.cpp:246) of variable 'add_ln246', chan_est.cpp:246 on local variable 'm', chan_est.cpp:246 [74]  (0.427 ns)

 <State 2>: 2.024ns
The critical path consists of the following:
	'sub' operation 10 bit ('sub_ln248', chan_est.cpp:248) [28]  (0.787 ns)
	'getelementptr' operation 10 bit ('fft_re_addr', chan_est.cpp:254) [36]  (0.000 ns)
	'load' operation 16 bit ('y_re', chan_est.cpp:254) on array 'fft_re' [37]  (1.237 ns)

 <State 3>: 2.233ns
The critical path consists of the following:
	'load' operation 15 bit ('x_re', chan_est.cpp:249) on array 'DMRS_RE' [33]  (1.237 ns)
	'mul' operation 30 bit of DSP[46] ('mul_ln46', chan_est.cpp:46->chan_est.cpp:254) [44]  (0.996 ns)

 <State 4>: 2.380ns
The critical path consists of the following:
	'mul' operation 30 bit ('mul_ln46_1', chan_est.cpp:46->chan_est.cpp:254) [45]  (2.380 ns)

 <State 5>: 0.645ns
The critical path consists of the following:
	'mul' operation 30 bit of DSP[46] ('mul_ln46', chan_est.cpp:46->chan_est.cpp:254) [44]  (0.000 ns)
	'add' operation 30 bit of DSP[46] ('add_ln46', chan_est.cpp:46->chan_est.cpp:254) [46]  (0.645 ns)

 <State 6>: 1.882ns
The critical path consists of the following:
	'add' operation 30 bit of DSP[46] ('add_ln46', chan_est.cpp:46->chan_est.cpp:254) [46]  (0.645 ns)
	'store' operation 0 bit ('store_ln255', chan_est.cpp:255) of variable 'trunc_ln', chan_est.cpp:46->chan_est.cpp:254 on array 'pilot_h_re' [69]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
