[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain dvfs_handler far_mem_ctrl generators00 generators01 generators02 generators03 generators04 generators05 generators06 generators07 generators08 generators09 generators10 generators11 generators12 generators13 generators14 generators15 loc_mem_ctrlrs000 loc_mem_ctrlrs001 loc_mem_ctrlrs002 loc_mem_ctrlrs003 loc_mem_ctrlrs004 loc_mem_ctrlrs005 loc_mem_ctrlrs006 loc_mem_ctrlrs007 loc_mem_ctrlrs008 loc_mem_ctrlrs009 loc_mem_ctrlrs010 loc_mem_ctrlrs011 loc_mem_ctrlrs012 loc_mem_ctrlrs013 loc_mem_ctrlrs014 loc_mem_ctrlrs015 loc_mem_ctrlrs016 loc_mem_ctrlrs017 loc_mem_ctrlrs018 loc_mem_ctrlrs019 loc_mem_ctrlrs020 loc_mem_ctrlrs021 loc_mem_ctrlrs022 loc_mem_ctrlrs023 loc_mem_ctrlrs024 loc_mem_ctrlrs025 loc_mem_ctrlrs026 loc_mem_ctrlrs027 loc_mem_ctrlrs028 loc_mem_ctrlrs029 loc_mem_ctrlrs030 loc_mem_ctrlrs031 loc_mem_ctrlrs032 loc_mem_ctrlrs033 loc_mem_ctrlrs034 loc_mem_ctrlrs035 loc_mem_ctrlrs036 loc_mem_ctrlrs037 loc_mem_ctrlrs038 loc_mem_ctrlrs039 loc_mem_ctrlrs040 loc_mem_ctrlrs041 loc_mem_ctrlrs042 loc_mem_ctrlrs043 loc_mem_ctrlrs044 loc_mem_ctrlrs045 loc_mem_ctrlrs046 loc_mem_ctrlrs047 loc_mem_ctrlrs048 loc_mem_ctrlrs049 loc_mem_ctrlrs050 loc_mem_ctrlrs051 loc_mem_ctrlrs052 loc_mem_ctrlrs053 loc_mem_ctrlrs054 loc_mem_ctrlrs055 loc_mem_ctrlrs056 loc_mem_ctrlrs057 loc_mem_ctrlrs058 loc_mem_ctrlrs059 loc_mem_ctrlrs060 loc_mem_ctrlrs061 loc_mem_ctrlrs062 loc_mem_ctrlrs063 loc_mem_ctrlrs064 loc_mem_ctrlrs065 loc_mem_ctrlrs066 loc_mem_ctrlrs067 loc_mem_ctrlrs068 loc_mem_ctrlrs069 loc_mem_ctrlrs070 loc_mem_ctrlrs071 loc_mem_ctrlrs072 loc_mem_ctrlrs073 loc_mem_ctrlrs074 loc_mem_ctrlrs075 loc_mem_ctrlrs076 loc_mem_ctrlrs077 loc_mem_ctrlrs078 loc_mem_ctrlrs079 loc_mem_ctrlrs080 loc_mem_ctrlrs081 loc_mem_ctrlrs082 loc_mem_ctrlrs083 loc_mem_ctrlrs084 loc_mem_ctrlrs085 loc_mem_ctrlrs086 loc_mem_ctrlrs087 loc_mem_ctrlrs088 loc_mem_ctrlrs089 loc_mem_ctrlrs090 loc_mem_ctrlrs091 loc_mem_ctrlrs092 loc_mem_ctrlrs093 loc_mem_ctrlrs094 loc_mem_ctrlrs095 loc_mem_ctrlrs096 loc_mem_ctrlrs097 loc_mem_ctrlrs098 loc_mem_ctrlrs099 loc_mem_ctrlrs100 loc_mem_ctrlrs101 loc_mem_ctrlrs102 loc_mem_ctrlrs103 loc_mem_ctrlrs104 loc_mem_ctrlrs105 loc_mem_ctrlrs106 loc_mem_ctrlrs107 loc_mem_ctrlrs108 loc_mem_ctrlrs109 loc_mem_ctrlrs110 loc_mem_ctrlrs111 loc_mem_ctrlrs112 loc_mem_ctrlrs113 loc_mem_ctrlrs114 loc_mem_ctrlrs115 loc_mem_ctrlrs116 loc_mem_ctrlrs117 loc_mem_ctrlrs118 loc_mem_ctrlrs119 loc_mem_ctrlrs120 loc_mem_ctrlrs121 loc_mem_ctrlrs122 loc_mem_ctrlrs123 loc_mem_ctrlrs124 loc_mem_ctrlrs125 loc_mem_ctrlrs126 loc_mem_ctrlrs127 loc_mem_ctrlrs128 loc_mem_ctrlrs129 loc_mem_ctrlrs130 loc_mem_ctrlrs131 loc_mem_ctrlrs132 loc_mem_ctrlrs133 loc_mem_ctrlrs134 loc_mem_ctrlrs135 loc_mem_ctrlrs136 loc_mem_ctrlrs137 loc_mem_ctrlrs138 loc_mem_ctrlrs139 loc_mem_ctrlrs140 loc_mem_ctrlrs141 loc_mem_ctrlrs142 loc_mem_ctrlrs143 loc_mem_ctrlrs144 loc_mem_ctrlrs145 loc_mem_ctrlrs146 loc_mem_ctrlrs147 loc_mem_ctrlrs148 loc_mem_ctrlrs149 loc_mem_ctrlrs150 loc_mem_ctrlrs151 loc_mem_ctrlrs152 loc_mem_ctrlrs153 loc_mem_ctrlrs154 loc_mem_ctrlrs155 loc_mem_ctrlrs156 loc_mem_ctrlrs157 loc_mem_ctrlrs158 loc_mem_ctrlrs159 loc_mem_ctrlrs160 loc_mem_ctrlrs161 loc_mem_ctrlrs162 loc_mem_ctrlrs163 loc_mem_ctrlrs164 loc_mem_ctrlrs165 loc_mem_ctrlrs166 loc_mem_ctrlrs167 loc_mem_ctrlrs168 loc_mem_ctrlrs169 loc_mem_ctrlrs170 loc_mem_ctrlrs171 loc_mem_ctrlrs172 loc_mem_ctrlrs173 loc_mem_ctrlrs174 loc_mem_ctrlrs175 loc_mem_ctrlrs176 loc_mem_ctrlrs177 loc_mem_ctrlrs178 loc_mem_ctrlrs179 loc_mem_ctrlrs180 loc_mem_ctrlrs181 loc_mem_ctrlrs182 loc_mem_ctrlrs183 loc_mem_ctrlrs184 loc_mem_ctrlrs185 loc_mem_ctrlrs186 loc_mem_ctrlrs187 loc_mem_ctrlrs188 loc_mem_ctrlrs189 loc_mem_ctrlrs190 loc_mem_ctrlrs191 loc_mem_ctrlrs192 loc_mem_ctrlrs193 loc_mem_ctrlrs194 loc_mem_ctrlrs195 loc_mem_ctrlrs196 loc_mem_ctrlrs197 loc_mem_ctrlrs198 loc_mem_ctrlrs199 loc_mem_ctrlrs200 loc_mem_ctrlrs201 loc_mem_ctrlrs202 loc_mem_ctrlrs203 loc_mem_ctrlrs204 loc_mem_ctrlrs205 loc_mem_ctrlrs206 loc_mem_ctrlrs207 loc_mem_ctrlrs208 loc_mem_ctrlrs209 loc_mem_ctrlrs210 loc_mem_ctrlrs211 loc_mem_ctrlrs212 loc_mem_ctrlrs213 loc_mem_ctrlrs214 loc_mem_ctrlrs215 loc_mem_ctrlrs216 loc_mem_ctrlrs217 loc_mem_ctrlrs218 loc_mem_ctrlrs219 loc_mem_ctrlrs220 loc_mem_ctrlrs221 loc_mem_ctrlrs222 loc_mem_ctrlrs223 loc_mem_ctrlrs224 loc_mem_ctrlrs225 loc_mem_ctrlrs226 loc_mem_ctrlrs227 loc_mem_ctrlrs228 loc_mem_ctrlrs229 loc_mem_ctrlrs230 loc_mem_ctrlrs231 loc_mem_ctrlrs232 loc_mem_ctrlrs233 loc_mem_ctrlrs234 loc_mem_ctrlrs235 loc_mem_ctrlrs236 loc_mem_ctrlrs237 loc_mem_ctrlrs238 loc_mem_ctrlrs239 loc_mem_ctrlrs240 loc_mem_ctrlrs241 loc_mem_ctrlrs242 loc_mem_ctrlrs243 loc_mem_ctrlrs244 loc_mem_ctrlrs245 loc_mem_ctrlrs246 loc_mem_ctrlrs247 loc_mem_ctrlrs248 loc_mem_ctrlrs249 loc_mem_ctrlrs250 loc_mem_ctrlrs251 loc_mem_ctrlrs252 loc_mem_ctrlrs253 loc_mem_ctrlrs254 loc_mem_ctrlrs255 mem_ctrl membus membusPolManFarMem membusPolManLocMem scheds000 scheds001 scheds002 scheds003 scheds004 scheds005 scheds006 scheds007 scheds008 scheds009 scheds010 scheds011 scheds012 scheds013 scheds014 scheds015 scheds016 scheds017 scheds018 scheds019 scheds020 scheds021 scheds022 scheds023 scheds024 scheds025 scheds026 scheds027 scheds028 scheds029 scheds030 scheds031 scheds032 scheds033 scheds034 scheds035 scheds036 scheds037 scheds038 scheds039 scheds040 scheds041 scheds042 scheds043 scheds044 scheds045 scheds046 scheds047 scheds048 scheds049 scheds050 scheds051 scheds052 scheds053 scheds054 scheds055 scheds056 scheds057 scheds058 scheds059 scheds060 scheds061 scheds062 scheds063 scheds064 scheds065 scheds066 scheds067 scheds068 scheds069 scheds070 scheds071 scheds072 scheds073 scheds074 scheds075 scheds076 scheds077 scheds078 scheds079 scheds080 scheds081 scheds082 scheds083 scheds084 scheds085 scheds086 scheds087 scheds088 scheds089 scheds090 scheds091 scheds092 scheds093 scheds094 scheds095 scheds096 scheds097 scheds098 scheds099 scheds100 scheds101 scheds102 scheds103 scheds104 scheds105 scheds106 scheds107 scheds108 scheds109 scheds110 scheds111 scheds112 scheds113 scheds114 scheds115 scheds116 scheds117 scheds118 scheds119 scheds120 scheds121 scheds122 scheds123 scheds124 scheds125 scheds126 scheds127 scheds128 scheds129 scheds130 scheds131 scheds132 scheds133 scheds134 scheds135 scheds136 scheds137 scheds138 scheds139 scheds140 scheds141 scheds142 scheds143 scheds144 scheds145 scheds146 scheds147 scheds148 scheds149 scheds150 scheds151 scheds152 scheds153 scheds154 scheds155 scheds156 scheds157 scheds158 scheds159 scheds160 scheds161 scheds162 scheds163 scheds164 scheds165 scheds166 scheds167 scheds168 scheds169 scheds170 scheds171 scheds172 scheds173 scheds174 scheds175 scheds176 scheds177 scheds178 scheds179 scheds180 scheds181 scheds182 scheds183 scheds184 scheds185 scheds186 scheds187 scheds188 scheds189 scheds190 scheds191 scheds192 scheds193 scheds194 scheds195 scheds196 scheds197 scheds198 scheds199 scheds200 scheds201 scheds202 scheds203 scheds204 scheds205 scheds206 scheds207 scheds208 scheds209 scheds210 scheds211 scheds212 scheds213 scheds214 scheds215 scheds216 scheds217 scheds218 scheds219 scheds220 scheds221 scheds222 scheds223 scheds224 scheds225 scheds226 scheds227 scheds228 scheds229 scheds230 scheds231 scheds232 scheds233 scheds234 scheds235 scheds236 scheds237 scheds238 scheds239 scheds240 scheds241 scheds242 scheds243 scheds244 scheds245 scheds246 scheds247 scheds248 scheds249 scheds250 scheds251 scheds252 scheds253 scheds254 scheds255 workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=
memories=system.far_mem_ctrl.dram system.loc_mem_ctrlrs000.dram system.loc_mem_ctrlrs001.dram system.loc_mem_ctrlrs002.dram system.loc_mem_ctrlrs003.dram system.loc_mem_ctrlrs004.dram system.loc_mem_ctrlrs005.dram system.loc_mem_ctrlrs006.dram system.loc_mem_ctrlrs007.dram system.loc_mem_ctrlrs008.dram system.loc_mem_ctrlrs009.dram system.loc_mem_ctrlrs010.dram system.loc_mem_ctrlrs011.dram system.loc_mem_ctrlrs012.dram system.loc_mem_ctrlrs013.dram system.loc_mem_ctrlrs014.dram system.loc_mem_ctrlrs015.dram system.loc_mem_ctrlrs016.dram system.loc_mem_ctrlrs017.dram system.loc_mem_ctrlrs018.dram system.loc_mem_ctrlrs019.dram system.loc_mem_ctrlrs020.dram system.loc_mem_ctrlrs021.dram system.loc_mem_ctrlrs022.dram system.loc_mem_ctrlrs023.dram system.loc_mem_ctrlrs024.dram system.loc_mem_ctrlrs025.dram system.loc_mem_ctrlrs026.dram system.loc_mem_ctrlrs027.dram system.loc_mem_ctrlrs028.dram system.loc_mem_ctrlrs029.dram system.loc_mem_ctrlrs030.dram system.loc_mem_ctrlrs031.dram system.loc_mem_ctrlrs032.dram system.loc_mem_ctrlrs033.dram system.loc_mem_ctrlrs034.dram system.loc_mem_ctrlrs035.dram system.loc_mem_ctrlrs036.dram system.loc_mem_ctrlrs037.dram system.loc_mem_ctrlrs038.dram system.loc_mem_ctrlrs039.dram system.loc_mem_ctrlrs040.dram system.loc_mem_ctrlrs041.dram system.loc_mem_ctrlrs042.dram system.loc_mem_ctrlrs043.dram system.loc_mem_ctrlrs044.dram system.loc_mem_ctrlrs045.dram system.loc_mem_ctrlrs046.dram system.loc_mem_ctrlrs047.dram system.loc_mem_ctrlrs048.dram system.loc_mem_ctrlrs049.dram system.loc_mem_ctrlrs050.dram system.loc_mem_ctrlrs051.dram system.loc_mem_ctrlrs052.dram system.loc_mem_ctrlrs053.dram system.loc_mem_ctrlrs054.dram system.loc_mem_ctrlrs055.dram system.loc_mem_ctrlrs056.dram system.loc_mem_ctrlrs057.dram system.loc_mem_ctrlrs058.dram system.loc_mem_ctrlrs059.dram system.loc_mem_ctrlrs060.dram system.loc_mem_ctrlrs061.dram system.loc_mem_ctrlrs062.dram system.loc_mem_ctrlrs063.dram system.loc_mem_ctrlrs064.dram system.loc_mem_ctrlrs065.dram system.loc_mem_ctrlrs066.dram system.loc_mem_ctrlrs067.dram system.loc_mem_ctrlrs068.dram system.loc_mem_ctrlrs069.dram system.loc_mem_ctrlrs070.dram system.loc_mem_ctrlrs071.dram system.loc_mem_ctrlrs072.dram system.loc_mem_ctrlrs073.dram system.loc_mem_ctrlrs074.dram system.loc_mem_ctrlrs075.dram system.loc_mem_ctrlrs076.dram system.loc_mem_ctrlrs077.dram system.loc_mem_ctrlrs078.dram system.loc_mem_ctrlrs079.dram system.loc_mem_ctrlrs080.dram system.loc_mem_ctrlrs081.dram system.loc_mem_ctrlrs082.dram system.loc_mem_ctrlrs083.dram system.loc_mem_ctrlrs084.dram system.loc_mem_ctrlrs085.dram system.loc_mem_ctrlrs086.dram system.loc_mem_ctrlrs087.dram system.loc_mem_ctrlrs088.dram system.loc_mem_ctrlrs089.dram system.loc_mem_ctrlrs090.dram system.loc_mem_ctrlrs091.dram system.loc_mem_ctrlrs092.dram system.loc_mem_ctrlrs093.dram system.loc_mem_ctrlrs094.dram system.loc_mem_ctrlrs095.dram system.loc_mem_ctrlrs096.dram system.loc_mem_ctrlrs097.dram system.loc_mem_ctrlrs098.dram system.loc_mem_ctrlrs099.dram system.loc_mem_ctrlrs100.dram system.loc_mem_ctrlrs101.dram system.loc_mem_ctrlrs102.dram system.loc_mem_ctrlrs103.dram system.loc_mem_ctrlrs104.dram system.loc_mem_ctrlrs105.dram system.loc_mem_ctrlrs106.dram system.loc_mem_ctrlrs107.dram system.loc_mem_ctrlrs108.dram system.loc_mem_ctrlrs109.dram system.loc_mem_ctrlrs110.dram system.loc_mem_ctrlrs111.dram system.loc_mem_ctrlrs112.dram system.loc_mem_ctrlrs113.dram system.loc_mem_ctrlrs114.dram system.loc_mem_ctrlrs115.dram system.loc_mem_ctrlrs116.dram system.loc_mem_ctrlrs117.dram system.loc_mem_ctrlrs118.dram system.loc_mem_ctrlrs119.dram system.loc_mem_ctrlrs120.dram system.loc_mem_ctrlrs121.dram system.loc_mem_ctrlrs122.dram system.loc_mem_ctrlrs123.dram system.loc_mem_ctrlrs124.dram system.loc_mem_ctrlrs125.dram system.loc_mem_ctrlrs126.dram system.loc_mem_ctrlrs127.dram system.loc_mem_ctrlrs128.dram system.loc_mem_ctrlrs129.dram system.loc_mem_ctrlrs130.dram system.loc_mem_ctrlrs131.dram system.loc_mem_ctrlrs132.dram system.loc_mem_ctrlrs133.dram system.loc_mem_ctrlrs134.dram system.loc_mem_ctrlrs135.dram system.loc_mem_ctrlrs136.dram system.loc_mem_ctrlrs137.dram system.loc_mem_ctrlrs138.dram system.loc_mem_ctrlrs139.dram system.loc_mem_ctrlrs140.dram system.loc_mem_ctrlrs141.dram system.loc_mem_ctrlrs142.dram system.loc_mem_ctrlrs143.dram system.loc_mem_ctrlrs144.dram system.loc_mem_ctrlrs145.dram system.loc_mem_ctrlrs146.dram system.loc_mem_ctrlrs147.dram system.loc_mem_ctrlrs148.dram system.loc_mem_ctrlrs149.dram system.loc_mem_ctrlrs150.dram system.loc_mem_ctrlrs151.dram system.loc_mem_ctrlrs152.dram system.loc_mem_ctrlrs153.dram system.loc_mem_ctrlrs154.dram system.loc_mem_ctrlrs155.dram system.loc_mem_ctrlrs156.dram system.loc_mem_ctrlrs157.dram system.loc_mem_ctrlrs158.dram system.loc_mem_ctrlrs159.dram system.loc_mem_ctrlrs160.dram system.loc_mem_ctrlrs161.dram system.loc_mem_ctrlrs162.dram system.loc_mem_ctrlrs163.dram system.loc_mem_ctrlrs164.dram system.loc_mem_ctrlrs165.dram system.loc_mem_ctrlrs166.dram system.loc_mem_ctrlrs167.dram system.loc_mem_ctrlrs168.dram system.loc_mem_ctrlrs169.dram system.loc_mem_ctrlrs170.dram system.loc_mem_ctrlrs171.dram system.loc_mem_ctrlrs172.dram system.loc_mem_ctrlrs173.dram system.loc_mem_ctrlrs174.dram system.loc_mem_ctrlrs175.dram system.loc_mem_ctrlrs176.dram system.loc_mem_ctrlrs177.dram system.loc_mem_ctrlrs178.dram system.loc_mem_ctrlrs179.dram system.loc_mem_ctrlrs180.dram system.loc_mem_ctrlrs181.dram system.loc_mem_ctrlrs182.dram system.loc_mem_ctrlrs183.dram system.loc_mem_ctrlrs184.dram system.loc_mem_ctrlrs185.dram system.loc_mem_ctrlrs186.dram system.loc_mem_ctrlrs187.dram system.loc_mem_ctrlrs188.dram system.loc_mem_ctrlrs189.dram system.loc_mem_ctrlrs190.dram system.loc_mem_ctrlrs191.dram system.loc_mem_ctrlrs192.dram system.loc_mem_ctrlrs193.dram system.loc_mem_ctrlrs194.dram system.loc_mem_ctrlrs195.dram system.loc_mem_ctrlrs196.dram system.loc_mem_ctrlrs197.dram system.loc_mem_ctrlrs198.dram system.loc_mem_ctrlrs199.dram system.loc_mem_ctrlrs200.dram system.loc_mem_ctrlrs201.dram system.loc_mem_ctrlrs202.dram system.loc_mem_ctrlrs203.dram system.loc_mem_ctrlrs204.dram system.loc_mem_ctrlrs205.dram system.loc_mem_ctrlrs206.dram system.loc_mem_ctrlrs207.dram system.loc_mem_ctrlrs208.dram system.loc_mem_ctrlrs209.dram system.loc_mem_ctrlrs210.dram system.loc_mem_ctrlrs211.dram system.loc_mem_ctrlrs212.dram system.loc_mem_ctrlrs213.dram system.loc_mem_ctrlrs214.dram system.loc_mem_ctrlrs215.dram system.loc_mem_ctrlrs216.dram system.loc_mem_ctrlrs217.dram system.loc_mem_ctrlrs218.dram system.loc_mem_ctrlrs219.dram system.loc_mem_ctrlrs220.dram system.loc_mem_ctrlrs221.dram system.loc_mem_ctrlrs222.dram system.loc_mem_ctrlrs223.dram system.loc_mem_ctrlrs224.dram system.loc_mem_ctrlrs225.dram system.loc_mem_ctrlrs226.dram system.loc_mem_ctrlrs227.dram system.loc_mem_ctrlrs228.dram system.loc_mem_ctrlrs229.dram system.loc_mem_ctrlrs230.dram system.loc_mem_ctrlrs231.dram system.loc_mem_ctrlrs232.dram system.loc_mem_ctrlrs233.dram system.loc_mem_ctrlrs234.dram system.loc_mem_ctrlrs235.dram system.loc_mem_ctrlrs236.dram system.loc_mem_ctrlrs237.dram system.loc_mem_ctrlrs238.dram system.loc_mem_ctrlrs239.dram system.loc_mem_ctrlrs240.dram system.loc_mem_ctrlrs241.dram system.loc_mem_ctrlrs242.dram system.loc_mem_ctrlrs243.dram system.loc_mem_ctrlrs244.dram system.loc_mem_ctrlrs245.dram system.loc_mem_ctrlrs246.dram system.loc_mem_ctrlrs247.dram system.loc_mem_ctrlrs248.dram system.loc_mem_ctrlrs249.dram system.loc_mem_ctrlrs250.dram system.loc_mem_ctrlrs251.dram system.loc_mem_ctrlrs252.dram system.loc_mem_ctrlrs253.dram system.loc_mem_ctrlrs254.dram system.loc_mem_ctrlrs255.dram system.mem_ctrl
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload

[system.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=200
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain

[system.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.far_mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.far_mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.far_mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membusPolManFarMem.mem_side_ports[0]

[system.far_mem_ctrl.dram]
type=NVMInterface
children=power_state
addr_mapping=RoRaBaCoCh
banks_per_rank=16
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
device_bus_width=64
device_rowbuffer_size=256
device_size=549755813888
devices_per_rank=1
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_pending_reads=64
max_pending_writes=128
null=true
power_model=
power_state=system.far_mem_ctrl.dram.power_state
range=0:3221225472
ranks_per_channel=1
read_buffer_size=128
tBURST=3332
tCK=833
tCS=1666
tREAD=150000
tRTW=1666
tSEND=14160
tWRITE=500000
tWTR=1666
two_cycle_rdwr=true
write_buffer_size=128

[system.far_mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators00]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators00.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[0]

[system.generators00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators01]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators01.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[1]

[system.generators01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators02]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators02.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[2]

[system.generators02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators03]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators03.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[3]

[system.generators03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators04]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators04.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[4]

[system.generators04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators05]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators05.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[5]

[system.generators05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators06]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators06.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[6]

[system.generators06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators07]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators07.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[7]

[system.generators07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators08]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators08.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[8]

[system.generators08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators09]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators09.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[9]

[system.generators09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators10]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators10.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[10]

[system.generators10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators11]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators11.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[11]

[system.generators11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators12]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators12.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[12]

[system.generators12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators13]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators13.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[13]

[system.generators13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators14]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators14.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[14]

[system.generators14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators15]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators15.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[15]

[system.generators15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs000]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs000.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs000.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds000.mem_side[0]

[system.loc_mem_ctrlrs000.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs000.dram.power_state
range=0:3221225472:0:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs000.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs000.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs001]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs001.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs001.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds001.mem_side[0]

[system.loc_mem_ctrlrs001.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs001.dram.power_state
range=0:3221225472:1:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs001.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs001.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs002]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs002.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs002.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds002.mem_side[0]

[system.loc_mem_ctrlrs002.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs002.dram.power_state
range=0:3221225472:2:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs002.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs002.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs003]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs003.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs003.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds003.mem_side[0]

[system.loc_mem_ctrlrs003.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs003.dram.power_state
range=0:3221225472:3:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs003.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs003.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs004]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs004.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs004.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds004.mem_side[0]

[system.loc_mem_ctrlrs004.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs004.dram.power_state
range=0:3221225472:4:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs004.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs004.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs005]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs005.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs005.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds005.mem_side[0]

[system.loc_mem_ctrlrs005.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs005.dram.power_state
range=0:3221225472:5:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs005.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs005.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs006]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs006.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs006.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds006.mem_side[0]

[system.loc_mem_ctrlrs006.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs006.dram.power_state
range=0:3221225472:6:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs006.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs006.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs007]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs007.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs007.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds007.mem_side[0]

[system.loc_mem_ctrlrs007.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs007.dram.power_state
range=0:3221225472:7:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs007.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs007.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs008]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs008.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs008.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds008.mem_side[0]

[system.loc_mem_ctrlrs008.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs008.dram.power_state
range=0:3221225472:8:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs008.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs008.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs009]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs009.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs009.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds009.mem_side[0]

[system.loc_mem_ctrlrs009.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs009.dram.power_state
range=0:3221225472:9:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs009.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs009.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs010]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs010.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs010.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds010.mem_side[0]

[system.loc_mem_ctrlrs010.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs010.dram.power_state
range=0:3221225472:10:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs010.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs010.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs011]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs011.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs011.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds011.mem_side[0]

[system.loc_mem_ctrlrs011.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs011.dram.power_state
range=0:3221225472:11:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs011.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs011.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs012]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs012.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs012.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds012.mem_side[0]

[system.loc_mem_ctrlrs012.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs012.dram.power_state
range=0:3221225472:12:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs012.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs012.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs013]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs013.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs013.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds013.mem_side[0]

[system.loc_mem_ctrlrs013.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs013.dram.power_state
range=0:3221225472:13:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs013.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs013.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs014]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs014.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs014.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds014.mem_side[0]

[system.loc_mem_ctrlrs014.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs014.dram.power_state
range=0:3221225472:14:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs014.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs014.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs015]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs015.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs015.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds015.mem_side[0]

[system.loc_mem_ctrlrs015.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs015.dram.power_state
range=0:3221225472:15:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs015.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs015.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs016]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs016.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs016.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds016.mem_side[0]

[system.loc_mem_ctrlrs016.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs016.dram.power_state
range=0:3221225472:16:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs016.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs016.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs017]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs017.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs017.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds017.mem_side[0]

[system.loc_mem_ctrlrs017.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs017.dram.power_state
range=0:3221225472:17:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs017.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs017.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs018]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs018.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs018.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds018.mem_side[0]

[system.loc_mem_ctrlrs018.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs018.dram.power_state
range=0:3221225472:18:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs018.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs018.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs019]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs019.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs019.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds019.mem_side[0]

[system.loc_mem_ctrlrs019.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs019.dram.power_state
range=0:3221225472:19:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs019.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs019.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs020]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs020.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs020.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds020.mem_side[0]

[system.loc_mem_ctrlrs020.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs020.dram.power_state
range=0:3221225472:20:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs020.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs020.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs021]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs021.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs021.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds021.mem_side[0]

[system.loc_mem_ctrlrs021.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs021.dram.power_state
range=0:3221225472:21:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs021.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs021.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs022]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs022.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs022.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds022.mem_side[0]

[system.loc_mem_ctrlrs022.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs022.dram.power_state
range=0:3221225472:22:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs022.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs022.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs023]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs023.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs023.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds023.mem_side[0]

[system.loc_mem_ctrlrs023.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs023.dram.power_state
range=0:3221225472:23:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs023.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs023.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs024]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs024.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs024.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds024.mem_side[0]

[system.loc_mem_ctrlrs024.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs024.dram.power_state
range=0:3221225472:24:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs024.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs024.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs025]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs025.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs025.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds025.mem_side[0]

[system.loc_mem_ctrlrs025.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs025.dram.power_state
range=0:3221225472:25:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs025.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs025.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs026]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs026.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs026.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds026.mem_side[0]

[system.loc_mem_ctrlrs026.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs026.dram.power_state
range=0:3221225472:26:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs026.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs026.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs027]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs027.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs027.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds027.mem_side[0]

[system.loc_mem_ctrlrs027.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs027.dram.power_state
range=0:3221225472:27:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs027.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs027.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs028]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs028.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs028.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds028.mem_side[0]

[system.loc_mem_ctrlrs028.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs028.dram.power_state
range=0:3221225472:28:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs028.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs028.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs029]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs029.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs029.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds029.mem_side[0]

[system.loc_mem_ctrlrs029.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs029.dram.power_state
range=0:3221225472:29:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs029.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs029.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs030]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs030.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs030.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds030.mem_side[0]

[system.loc_mem_ctrlrs030.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs030.dram.power_state
range=0:3221225472:30:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs030.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs030.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs031]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs031.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs031.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds031.mem_side[0]

[system.loc_mem_ctrlrs031.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs031.dram.power_state
range=0:3221225472:31:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs031.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs031.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs032]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs032.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs032.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds032.mem_side[0]

[system.loc_mem_ctrlrs032.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs032.dram.power_state
range=0:3221225472:32:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs032.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs032.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs033]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs033.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs033.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds033.mem_side[0]

[system.loc_mem_ctrlrs033.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs033.dram.power_state
range=0:3221225472:33:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs033.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs033.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs034]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs034.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs034.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds034.mem_side[0]

[system.loc_mem_ctrlrs034.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs034.dram.power_state
range=0:3221225472:34:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs034.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs034.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs035]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs035.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs035.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds035.mem_side[0]

[system.loc_mem_ctrlrs035.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs035.dram.power_state
range=0:3221225472:35:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs035.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs035.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs036]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs036.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs036.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds036.mem_side[0]

[system.loc_mem_ctrlrs036.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs036.dram.power_state
range=0:3221225472:36:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs036.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs036.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs037]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs037.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs037.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds037.mem_side[0]

[system.loc_mem_ctrlrs037.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs037.dram.power_state
range=0:3221225472:37:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs037.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs037.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs038]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs038.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs038.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds038.mem_side[0]

[system.loc_mem_ctrlrs038.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs038.dram.power_state
range=0:3221225472:38:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs038.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs038.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs039]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs039.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs039.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds039.mem_side[0]

[system.loc_mem_ctrlrs039.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs039.dram.power_state
range=0:3221225472:39:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs039.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs039.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs040]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs040.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs040.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds040.mem_side[0]

[system.loc_mem_ctrlrs040.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs040.dram.power_state
range=0:3221225472:40:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs040.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs040.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs041]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs041.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs041.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds041.mem_side[0]

[system.loc_mem_ctrlrs041.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs041.dram.power_state
range=0:3221225472:41:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs041.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs041.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs042]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs042.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs042.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds042.mem_side[0]

[system.loc_mem_ctrlrs042.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs042.dram.power_state
range=0:3221225472:42:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs042.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs042.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs043]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs043.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs043.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds043.mem_side[0]

[system.loc_mem_ctrlrs043.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs043.dram.power_state
range=0:3221225472:43:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs043.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs043.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs044]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs044.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs044.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds044.mem_side[0]

[system.loc_mem_ctrlrs044.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs044.dram.power_state
range=0:3221225472:44:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs044.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs044.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs045]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs045.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs045.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds045.mem_side[0]

[system.loc_mem_ctrlrs045.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs045.dram.power_state
range=0:3221225472:45:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs045.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs045.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs046]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs046.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs046.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds046.mem_side[0]

[system.loc_mem_ctrlrs046.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs046.dram.power_state
range=0:3221225472:46:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs046.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs046.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs047]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs047.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs047.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds047.mem_side[0]

[system.loc_mem_ctrlrs047.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs047.dram.power_state
range=0:3221225472:47:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs047.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs047.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs048]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs048.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs048.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds048.mem_side[0]

[system.loc_mem_ctrlrs048.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs048.dram.power_state
range=0:3221225472:48:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs048.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs048.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs049]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs049.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs049.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds049.mem_side[0]

[system.loc_mem_ctrlrs049.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs049.dram.power_state
range=0:3221225472:49:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs049.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs049.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs050]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs050.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs050.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds050.mem_side[0]

[system.loc_mem_ctrlrs050.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs050.dram.power_state
range=0:3221225472:50:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs050.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs050.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs051]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs051.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs051.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds051.mem_side[0]

[system.loc_mem_ctrlrs051.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs051.dram.power_state
range=0:3221225472:51:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs051.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs051.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs052]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs052.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs052.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds052.mem_side[0]

[system.loc_mem_ctrlrs052.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs052.dram.power_state
range=0:3221225472:52:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs052.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs052.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs053]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs053.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs053.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds053.mem_side[0]

[system.loc_mem_ctrlrs053.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs053.dram.power_state
range=0:3221225472:53:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs053.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs053.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs054]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs054.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs054.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds054.mem_side[0]

[system.loc_mem_ctrlrs054.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs054.dram.power_state
range=0:3221225472:54:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs054.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs054.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs055]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs055.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs055.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds055.mem_side[0]

[system.loc_mem_ctrlrs055.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs055.dram.power_state
range=0:3221225472:55:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs055.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs055.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs056]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs056.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs056.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds056.mem_side[0]

[system.loc_mem_ctrlrs056.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs056.dram.power_state
range=0:3221225472:56:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs056.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs056.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs057]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs057.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs057.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds057.mem_side[0]

[system.loc_mem_ctrlrs057.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs057.dram.power_state
range=0:3221225472:57:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs057.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs057.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs058]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs058.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs058.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds058.mem_side[0]

[system.loc_mem_ctrlrs058.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs058.dram.power_state
range=0:3221225472:58:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs058.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs058.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs059]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs059.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs059.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds059.mem_side[0]

[system.loc_mem_ctrlrs059.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs059.dram.power_state
range=0:3221225472:59:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs059.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs059.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs060]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs060.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs060.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds060.mem_side[0]

[system.loc_mem_ctrlrs060.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs060.dram.power_state
range=0:3221225472:60:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs060.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs060.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs061]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs061.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs061.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds061.mem_side[0]

[system.loc_mem_ctrlrs061.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs061.dram.power_state
range=0:3221225472:61:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs061.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs061.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs062]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs062.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs062.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds062.mem_side[0]

[system.loc_mem_ctrlrs062.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs062.dram.power_state
range=0:3221225472:62:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs062.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs062.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs063]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs063.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs063.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds063.mem_side[0]

[system.loc_mem_ctrlrs063.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs063.dram.power_state
range=0:3221225472:63:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs063.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs063.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs064]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs064.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs064.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds064.mem_side[0]

[system.loc_mem_ctrlrs064.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs064.dram.power_state
range=0:3221225472:64:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs064.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs064.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs065]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs065.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs065.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds065.mem_side[0]

[system.loc_mem_ctrlrs065.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs065.dram.power_state
range=0:3221225472:65:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs065.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs065.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs066]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs066.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs066.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds066.mem_side[0]

[system.loc_mem_ctrlrs066.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs066.dram.power_state
range=0:3221225472:66:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs066.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs066.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs067]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs067.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs067.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds067.mem_side[0]

[system.loc_mem_ctrlrs067.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs067.dram.power_state
range=0:3221225472:67:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs067.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs067.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs068]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs068.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs068.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds068.mem_side[0]

[system.loc_mem_ctrlrs068.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs068.dram.power_state
range=0:3221225472:68:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs068.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs068.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs069]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs069.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs069.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds069.mem_side[0]

[system.loc_mem_ctrlrs069.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs069.dram.power_state
range=0:3221225472:69:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs069.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs069.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs070]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs070.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs070.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds070.mem_side[0]

[system.loc_mem_ctrlrs070.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs070.dram.power_state
range=0:3221225472:70:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs070.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs070.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs071]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs071.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs071.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds071.mem_side[0]

[system.loc_mem_ctrlrs071.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs071.dram.power_state
range=0:3221225472:71:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs071.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs071.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs072]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs072.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs072.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds072.mem_side[0]

[system.loc_mem_ctrlrs072.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs072.dram.power_state
range=0:3221225472:72:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs072.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs072.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs073]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs073.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs073.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds073.mem_side[0]

[system.loc_mem_ctrlrs073.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs073.dram.power_state
range=0:3221225472:73:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs073.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs073.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs074]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs074.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs074.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds074.mem_side[0]

[system.loc_mem_ctrlrs074.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs074.dram.power_state
range=0:3221225472:74:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs074.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs074.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs075]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs075.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs075.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds075.mem_side[0]

[system.loc_mem_ctrlrs075.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs075.dram.power_state
range=0:3221225472:75:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs075.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs075.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs076]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs076.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs076.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds076.mem_side[0]

[system.loc_mem_ctrlrs076.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs076.dram.power_state
range=0:3221225472:76:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs076.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs076.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs077]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs077.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs077.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds077.mem_side[0]

[system.loc_mem_ctrlrs077.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs077.dram.power_state
range=0:3221225472:77:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs077.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs077.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs078]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs078.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs078.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds078.mem_side[0]

[system.loc_mem_ctrlrs078.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs078.dram.power_state
range=0:3221225472:78:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs078.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs078.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs079]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs079.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs079.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds079.mem_side[0]

[system.loc_mem_ctrlrs079.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs079.dram.power_state
range=0:3221225472:79:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs079.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs079.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs080]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs080.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs080.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds080.mem_side[0]

[system.loc_mem_ctrlrs080.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs080.dram.power_state
range=0:3221225472:80:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs080.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs080.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs081]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs081.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs081.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds081.mem_side[0]

[system.loc_mem_ctrlrs081.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs081.dram.power_state
range=0:3221225472:81:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs081.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs081.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs082]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs082.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs082.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds082.mem_side[0]

[system.loc_mem_ctrlrs082.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs082.dram.power_state
range=0:3221225472:82:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs082.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs082.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs083]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs083.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs083.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds083.mem_side[0]

[system.loc_mem_ctrlrs083.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs083.dram.power_state
range=0:3221225472:83:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs083.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs083.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs084]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs084.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs084.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds084.mem_side[0]

[system.loc_mem_ctrlrs084.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs084.dram.power_state
range=0:3221225472:84:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs084.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs084.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs085]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs085.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs085.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds085.mem_side[0]

[system.loc_mem_ctrlrs085.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs085.dram.power_state
range=0:3221225472:85:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs085.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs085.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs086]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs086.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs086.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds086.mem_side[0]

[system.loc_mem_ctrlrs086.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs086.dram.power_state
range=0:3221225472:86:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs086.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs086.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs087]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs087.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs087.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds087.mem_side[0]

[system.loc_mem_ctrlrs087.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs087.dram.power_state
range=0:3221225472:87:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs087.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs087.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs088]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs088.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs088.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds088.mem_side[0]

[system.loc_mem_ctrlrs088.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs088.dram.power_state
range=0:3221225472:88:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs088.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs088.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs089]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs089.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs089.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds089.mem_side[0]

[system.loc_mem_ctrlrs089.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs089.dram.power_state
range=0:3221225472:89:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs089.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs089.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs090]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs090.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs090.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds090.mem_side[0]

[system.loc_mem_ctrlrs090.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs090.dram.power_state
range=0:3221225472:90:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs090.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs090.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs091]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs091.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs091.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds091.mem_side[0]

[system.loc_mem_ctrlrs091.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs091.dram.power_state
range=0:3221225472:91:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs091.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs091.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs092]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs092.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs092.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds092.mem_side[0]

[system.loc_mem_ctrlrs092.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs092.dram.power_state
range=0:3221225472:92:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs092.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs092.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs093]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs093.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs093.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds093.mem_side[0]

[system.loc_mem_ctrlrs093.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs093.dram.power_state
range=0:3221225472:93:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs093.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs093.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs094]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs094.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs094.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds094.mem_side[0]

[system.loc_mem_ctrlrs094.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs094.dram.power_state
range=0:3221225472:94:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs094.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs094.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs095]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs095.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs095.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds095.mem_side[0]

[system.loc_mem_ctrlrs095.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs095.dram.power_state
range=0:3221225472:95:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs095.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs095.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs096]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs096.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs096.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds096.mem_side[0]

[system.loc_mem_ctrlrs096.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs096.dram.power_state
range=0:3221225472:96:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs096.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs096.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs097]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs097.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs097.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds097.mem_side[0]

[system.loc_mem_ctrlrs097.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs097.dram.power_state
range=0:3221225472:97:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs097.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs097.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs098]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs098.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs098.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds098.mem_side[0]

[system.loc_mem_ctrlrs098.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs098.dram.power_state
range=0:3221225472:98:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs098.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs098.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs099]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs099.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs099.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds099.mem_side[0]

[system.loc_mem_ctrlrs099.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs099.dram.power_state
range=0:3221225472:99:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs099.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs099.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs100]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs100.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs100.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds100.mem_side[0]

[system.loc_mem_ctrlrs100.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs100.dram.power_state
range=0:3221225472:100:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs100.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs100.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs101]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs101.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs101.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds101.mem_side[0]

[system.loc_mem_ctrlrs101.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs101.dram.power_state
range=0:3221225472:101:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs101.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs101.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs102]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs102.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs102.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds102.mem_side[0]

[system.loc_mem_ctrlrs102.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs102.dram.power_state
range=0:3221225472:102:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs102.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs102.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs103]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs103.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs103.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds103.mem_side[0]

[system.loc_mem_ctrlrs103.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs103.dram.power_state
range=0:3221225472:103:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs103.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs103.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs104]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs104.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs104.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds104.mem_side[0]

[system.loc_mem_ctrlrs104.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs104.dram.power_state
range=0:3221225472:104:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs104.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs104.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs105]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs105.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs105.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds105.mem_side[0]

[system.loc_mem_ctrlrs105.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs105.dram.power_state
range=0:3221225472:105:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs105.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs105.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs106]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs106.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs106.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds106.mem_side[0]

[system.loc_mem_ctrlrs106.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs106.dram.power_state
range=0:3221225472:106:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs106.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs106.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs107]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs107.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs107.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds107.mem_side[0]

[system.loc_mem_ctrlrs107.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs107.dram.power_state
range=0:3221225472:107:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs107.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs107.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs108]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs108.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs108.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds108.mem_side[0]

[system.loc_mem_ctrlrs108.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs108.dram.power_state
range=0:3221225472:108:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs108.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs108.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs109]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs109.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs109.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds109.mem_side[0]

[system.loc_mem_ctrlrs109.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs109.dram.power_state
range=0:3221225472:109:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs109.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs109.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs110]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs110.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs110.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds110.mem_side[0]

[system.loc_mem_ctrlrs110.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs110.dram.power_state
range=0:3221225472:110:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs110.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs110.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs111]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs111.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs111.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds111.mem_side[0]

[system.loc_mem_ctrlrs111.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs111.dram.power_state
range=0:3221225472:111:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs111.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs111.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs112]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs112.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs112.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds112.mem_side[0]

[system.loc_mem_ctrlrs112.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs112.dram.power_state
range=0:3221225472:112:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs112.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs112.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs113]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs113.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs113.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds113.mem_side[0]

[system.loc_mem_ctrlrs113.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs113.dram.power_state
range=0:3221225472:113:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs113.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs113.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs114]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs114.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs114.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds114.mem_side[0]

[system.loc_mem_ctrlrs114.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs114.dram.power_state
range=0:3221225472:114:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs114.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs114.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs115]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs115.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs115.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds115.mem_side[0]

[system.loc_mem_ctrlrs115.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs115.dram.power_state
range=0:3221225472:115:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs115.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs115.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs116]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs116.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs116.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds116.mem_side[0]

[system.loc_mem_ctrlrs116.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs116.dram.power_state
range=0:3221225472:116:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs116.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs116.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs117]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs117.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs117.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds117.mem_side[0]

[system.loc_mem_ctrlrs117.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs117.dram.power_state
range=0:3221225472:117:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs117.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs117.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs118]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs118.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs118.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds118.mem_side[0]

[system.loc_mem_ctrlrs118.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs118.dram.power_state
range=0:3221225472:118:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs118.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs118.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs119]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs119.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs119.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds119.mem_side[0]

[system.loc_mem_ctrlrs119.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs119.dram.power_state
range=0:3221225472:119:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs119.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs119.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs120]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs120.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs120.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds120.mem_side[0]

[system.loc_mem_ctrlrs120.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs120.dram.power_state
range=0:3221225472:120:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs120.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs120.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs121]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs121.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs121.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds121.mem_side[0]

[system.loc_mem_ctrlrs121.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs121.dram.power_state
range=0:3221225472:121:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs121.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs121.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs122]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs122.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs122.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds122.mem_side[0]

[system.loc_mem_ctrlrs122.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs122.dram.power_state
range=0:3221225472:122:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs122.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs122.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs123]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs123.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs123.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds123.mem_side[0]

[system.loc_mem_ctrlrs123.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs123.dram.power_state
range=0:3221225472:123:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs123.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs123.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs124]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs124.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs124.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds124.mem_side[0]

[system.loc_mem_ctrlrs124.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs124.dram.power_state
range=0:3221225472:124:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs124.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs124.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs125]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs125.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs125.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds125.mem_side[0]

[system.loc_mem_ctrlrs125.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs125.dram.power_state
range=0:3221225472:125:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs125.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs125.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs126]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs126.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs126.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds126.mem_side[0]

[system.loc_mem_ctrlrs126.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs126.dram.power_state
range=0:3221225472:126:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs126.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs126.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs127]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs127.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs127.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds127.mem_side[0]

[system.loc_mem_ctrlrs127.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs127.dram.power_state
range=0:3221225472:127:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs127.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs127.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs128]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs128.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs128.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds128.mem_side[0]

[system.loc_mem_ctrlrs128.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs128.dram.power_state
range=0:3221225472:128:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs128.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs128.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs129]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs129.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs129.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds129.mem_side[0]

[system.loc_mem_ctrlrs129.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs129.dram.power_state
range=0:3221225472:129:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs129.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs129.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs130]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs130.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs130.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds130.mem_side[0]

[system.loc_mem_ctrlrs130.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs130.dram.power_state
range=0:3221225472:130:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs130.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs130.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs131]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs131.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs131.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds131.mem_side[0]

[system.loc_mem_ctrlrs131.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs131.dram.power_state
range=0:3221225472:131:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs131.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs131.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs132]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs132.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs132.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds132.mem_side[0]

[system.loc_mem_ctrlrs132.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs132.dram.power_state
range=0:3221225472:132:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs132.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs132.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs133]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs133.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs133.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds133.mem_side[0]

[system.loc_mem_ctrlrs133.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs133.dram.power_state
range=0:3221225472:133:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs133.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs133.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs134]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs134.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs134.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds134.mem_side[0]

[system.loc_mem_ctrlrs134.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs134.dram.power_state
range=0:3221225472:134:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs134.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs134.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs135]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs135.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs135.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds135.mem_side[0]

[system.loc_mem_ctrlrs135.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs135.dram.power_state
range=0:3221225472:135:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs135.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs135.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs136]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs136.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs136.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds136.mem_side[0]

[system.loc_mem_ctrlrs136.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs136.dram.power_state
range=0:3221225472:136:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs136.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs136.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs137]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs137.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs137.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds137.mem_side[0]

[system.loc_mem_ctrlrs137.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs137.dram.power_state
range=0:3221225472:137:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs137.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs137.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs138]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs138.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs138.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds138.mem_side[0]

[system.loc_mem_ctrlrs138.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs138.dram.power_state
range=0:3221225472:138:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs138.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs138.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs139]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs139.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs139.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds139.mem_side[0]

[system.loc_mem_ctrlrs139.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs139.dram.power_state
range=0:3221225472:139:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs139.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs139.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs140]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs140.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs140.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds140.mem_side[0]

[system.loc_mem_ctrlrs140.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs140.dram.power_state
range=0:3221225472:140:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs140.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs140.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs141]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs141.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs141.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds141.mem_side[0]

[system.loc_mem_ctrlrs141.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs141.dram.power_state
range=0:3221225472:141:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs141.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs141.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs142]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs142.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs142.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds142.mem_side[0]

[system.loc_mem_ctrlrs142.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs142.dram.power_state
range=0:3221225472:142:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs142.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs142.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs143]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs143.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs143.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds143.mem_side[0]

[system.loc_mem_ctrlrs143.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs143.dram.power_state
range=0:3221225472:143:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs143.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs143.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs144]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs144.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs144.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds144.mem_side[0]

[system.loc_mem_ctrlrs144.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs144.dram.power_state
range=0:3221225472:144:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs144.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs144.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs145]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs145.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs145.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds145.mem_side[0]

[system.loc_mem_ctrlrs145.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs145.dram.power_state
range=0:3221225472:145:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs145.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs145.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs146]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs146.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs146.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds146.mem_side[0]

[system.loc_mem_ctrlrs146.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs146.dram.power_state
range=0:3221225472:146:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs146.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs146.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs147]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs147.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs147.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds147.mem_side[0]

[system.loc_mem_ctrlrs147.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs147.dram.power_state
range=0:3221225472:147:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs147.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs147.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs148]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs148.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs148.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds148.mem_side[0]

[system.loc_mem_ctrlrs148.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs148.dram.power_state
range=0:3221225472:148:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs148.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs148.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs149]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs149.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs149.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds149.mem_side[0]

[system.loc_mem_ctrlrs149.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs149.dram.power_state
range=0:3221225472:149:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs149.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs149.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs150]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs150.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs150.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds150.mem_side[0]

[system.loc_mem_ctrlrs150.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs150.dram.power_state
range=0:3221225472:150:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs150.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs150.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs151]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs151.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs151.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds151.mem_side[0]

[system.loc_mem_ctrlrs151.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs151.dram.power_state
range=0:3221225472:151:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs151.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs151.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs152]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs152.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs152.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds152.mem_side[0]

[system.loc_mem_ctrlrs152.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs152.dram.power_state
range=0:3221225472:152:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs152.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs152.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs153]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs153.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs153.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds153.mem_side[0]

[system.loc_mem_ctrlrs153.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs153.dram.power_state
range=0:3221225472:153:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs153.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs153.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs154]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs154.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs154.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds154.mem_side[0]

[system.loc_mem_ctrlrs154.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs154.dram.power_state
range=0:3221225472:154:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs154.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs154.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs155]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs155.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs155.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds155.mem_side[0]

[system.loc_mem_ctrlrs155.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs155.dram.power_state
range=0:3221225472:155:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs155.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs155.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs156]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs156.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs156.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds156.mem_side[0]

[system.loc_mem_ctrlrs156.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs156.dram.power_state
range=0:3221225472:156:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs156.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs156.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs157]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs157.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs157.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds157.mem_side[0]

[system.loc_mem_ctrlrs157.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs157.dram.power_state
range=0:3221225472:157:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs157.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs157.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs158]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs158.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs158.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds158.mem_side[0]

[system.loc_mem_ctrlrs158.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs158.dram.power_state
range=0:3221225472:158:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs158.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs158.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs159]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs159.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs159.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds159.mem_side[0]

[system.loc_mem_ctrlrs159.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs159.dram.power_state
range=0:3221225472:159:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs159.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs159.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs160]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs160.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs160.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds160.mem_side[0]

[system.loc_mem_ctrlrs160.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs160.dram.power_state
range=0:3221225472:160:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs160.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs160.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs161]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs161.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs161.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds161.mem_side[0]

[system.loc_mem_ctrlrs161.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs161.dram.power_state
range=0:3221225472:161:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs161.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs161.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs162]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs162.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs162.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds162.mem_side[0]

[system.loc_mem_ctrlrs162.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs162.dram.power_state
range=0:3221225472:162:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs162.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs162.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs163]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs163.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs163.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds163.mem_side[0]

[system.loc_mem_ctrlrs163.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs163.dram.power_state
range=0:3221225472:163:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs163.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs163.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs164]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs164.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs164.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds164.mem_side[0]

[system.loc_mem_ctrlrs164.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs164.dram.power_state
range=0:3221225472:164:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs164.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs164.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs165]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs165.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs165.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds165.mem_side[0]

[system.loc_mem_ctrlrs165.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs165.dram.power_state
range=0:3221225472:165:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs165.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs165.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs166]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs166.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs166.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds166.mem_side[0]

[system.loc_mem_ctrlrs166.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs166.dram.power_state
range=0:3221225472:166:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs166.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs166.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs167]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs167.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs167.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds167.mem_side[0]

[system.loc_mem_ctrlrs167.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs167.dram.power_state
range=0:3221225472:167:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs167.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs167.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs168]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs168.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs168.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds168.mem_side[0]

[system.loc_mem_ctrlrs168.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs168.dram.power_state
range=0:3221225472:168:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs168.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs168.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs169]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs169.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs169.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds169.mem_side[0]

[system.loc_mem_ctrlrs169.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs169.dram.power_state
range=0:3221225472:169:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs169.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs169.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs170]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs170.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs170.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds170.mem_side[0]

[system.loc_mem_ctrlrs170.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs170.dram.power_state
range=0:3221225472:170:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs170.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs170.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs171]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs171.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs171.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds171.mem_side[0]

[system.loc_mem_ctrlrs171.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs171.dram.power_state
range=0:3221225472:171:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs171.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs171.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs172]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs172.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs172.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds172.mem_side[0]

[system.loc_mem_ctrlrs172.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs172.dram.power_state
range=0:3221225472:172:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs172.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs172.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs173]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs173.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs173.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds173.mem_side[0]

[system.loc_mem_ctrlrs173.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs173.dram.power_state
range=0:3221225472:173:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs173.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs173.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs174]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs174.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs174.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds174.mem_side[0]

[system.loc_mem_ctrlrs174.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs174.dram.power_state
range=0:3221225472:174:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs174.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs174.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs175]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs175.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs175.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds175.mem_side[0]

[system.loc_mem_ctrlrs175.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs175.dram.power_state
range=0:3221225472:175:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs175.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs175.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs176]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs176.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs176.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds176.mem_side[0]

[system.loc_mem_ctrlrs176.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs176.dram.power_state
range=0:3221225472:176:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs176.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs176.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs177]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs177.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs177.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds177.mem_side[0]

[system.loc_mem_ctrlrs177.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs177.dram.power_state
range=0:3221225472:177:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs177.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs177.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs178]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs178.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs178.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds178.mem_side[0]

[system.loc_mem_ctrlrs178.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs178.dram.power_state
range=0:3221225472:178:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs178.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs178.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs179]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs179.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs179.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds179.mem_side[0]

[system.loc_mem_ctrlrs179.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs179.dram.power_state
range=0:3221225472:179:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs179.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs179.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs180]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs180.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs180.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds180.mem_side[0]

[system.loc_mem_ctrlrs180.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs180.dram.power_state
range=0:3221225472:180:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs180.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs180.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs181]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs181.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs181.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds181.mem_side[0]

[system.loc_mem_ctrlrs181.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs181.dram.power_state
range=0:3221225472:181:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs181.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs181.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs182]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs182.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs182.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds182.mem_side[0]

[system.loc_mem_ctrlrs182.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs182.dram.power_state
range=0:3221225472:182:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs182.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs182.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs183]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs183.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs183.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds183.mem_side[0]

[system.loc_mem_ctrlrs183.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs183.dram.power_state
range=0:3221225472:183:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs183.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs183.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs184]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs184.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs184.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds184.mem_side[0]

[system.loc_mem_ctrlrs184.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs184.dram.power_state
range=0:3221225472:184:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs184.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs184.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs185]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs185.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs185.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds185.mem_side[0]

[system.loc_mem_ctrlrs185.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs185.dram.power_state
range=0:3221225472:185:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs185.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs185.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs186]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs186.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs186.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds186.mem_side[0]

[system.loc_mem_ctrlrs186.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs186.dram.power_state
range=0:3221225472:186:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs186.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs186.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs187]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs187.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs187.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds187.mem_side[0]

[system.loc_mem_ctrlrs187.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs187.dram.power_state
range=0:3221225472:187:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs187.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs187.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs188]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs188.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs188.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds188.mem_side[0]

[system.loc_mem_ctrlrs188.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs188.dram.power_state
range=0:3221225472:188:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs188.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs188.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs189]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs189.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs189.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds189.mem_side[0]

[system.loc_mem_ctrlrs189.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs189.dram.power_state
range=0:3221225472:189:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs189.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs189.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs190]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs190.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs190.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds190.mem_side[0]

[system.loc_mem_ctrlrs190.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs190.dram.power_state
range=0:3221225472:190:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs190.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs190.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs191]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs191.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs191.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds191.mem_side[0]

[system.loc_mem_ctrlrs191.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs191.dram.power_state
range=0:3221225472:191:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs191.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs191.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs192]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs192.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs192.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds192.mem_side[0]

[system.loc_mem_ctrlrs192.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs192.dram.power_state
range=0:3221225472:192:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs192.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs192.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs193]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs193.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs193.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds193.mem_side[0]

[system.loc_mem_ctrlrs193.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs193.dram.power_state
range=0:3221225472:193:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs193.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs193.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs194]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs194.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs194.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds194.mem_side[0]

[system.loc_mem_ctrlrs194.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs194.dram.power_state
range=0:3221225472:194:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs194.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs194.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs195]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs195.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs195.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds195.mem_side[0]

[system.loc_mem_ctrlrs195.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs195.dram.power_state
range=0:3221225472:195:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs195.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs195.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs196]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs196.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs196.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds196.mem_side[0]

[system.loc_mem_ctrlrs196.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs196.dram.power_state
range=0:3221225472:196:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs196.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs196.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs197]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs197.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs197.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds197.mem_side[0]

[system.loc_mem_ctrlrs197.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs197.dram.power_state
range=0:3221225472:197:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs197.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs197.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs198]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs198.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs198.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds198.mem_side[0]

[system.loc_mem_ctrlrs198.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs198.dram.power_state
range=0:3221225472:198:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs198.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs198.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs199]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs199.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs199.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds199.mem_side[0]

[system.loc_mem_ctrlrs199.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs199.dram.power_state
range=0:3221225472:199:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs199.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs199.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs200]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs200.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs200.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds200.mem_side[0]

[system.loc_mem_ctrlrs200.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs200.dram.power_state
range=0:3221225472:200:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs200.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs200.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs201]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs201.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs201.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds201.mem_side[0]

[system.loc_mem_ctrlrs201.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs201.dram.power_state
range=0:3221225472:201:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs201.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs201.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs202]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs202.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs202.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds202.mem_side[0]

[system.loc_mem_ctrlrs202.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs202.dram.power_state
range=0:3221225472:202:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs202.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs202.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs203]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs203.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs203.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds203.mem_side[0]

[system.loc_mem_ctrlrs203.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs203.dram.power_state
range=0:3221225472:203:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs203.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs203.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs204]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs204.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs204.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds204.mem_side[0]

[system.loc_mem_ctrlrs204.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs204.dram.power_state
range=0:3221225472:204:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs204.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs204.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs205]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs205.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs205.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds205.mem_side[0]

[system.loc_mem_ctrlrs205.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs205.dram.power_state
range=0:3221225472:205:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs205.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs205.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs206]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs206.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs206.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds206.mem_side[0]

[system.loc_mem_ctrlrs206.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs206.dram.power_state
range=0:3221225472:206:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs206.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs206.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs207]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs207.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs207.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds207.mem_side[0]

[system.loc_mem_ctrlrs207.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs207.dram.power_state
range=0:3221225472:207:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs207.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs207.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs208]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs208.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs208.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds208.mem_side[0]

[system.loc_mem_ctrlrs208.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs208.dram.power_state
range=0:3221225472:208:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs208.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs208.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs209]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs209.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs209.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds209.mem_side[0]

[system.loc_mem_ctrlrs209.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs209.dram.power_state
range=0:3221225472:209:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs209.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs209.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs210]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs210.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs210.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds210.mem_side[0]

[system.loc_mem_ctrlrs210.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs210.dram.power_state
range=0:3221225472:210:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs210.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs210.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs211]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs211.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs211.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds211.mem_side[0]

[system.loc_mem_ctrlrs211.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs211.dram.power_state
range=0:3221225472:211:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs211.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs211.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs212]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs212.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs212.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds212.mem_side[0]

[system.loc_mem_ctrlrs212.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs212.dram.power_state
range=0:3221225472:212:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs212.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs212.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs213]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs213.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs213.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds213.mem_side[0]

[system.loc_mem_ctrlrs213.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs213.dram.power_state
range=0:3221225472:213:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs213.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs213.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs214]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs214.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs214.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds214.mem_side[0]

[system.loc_mem_ctrlrs214.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs214.dram.power_state
range=0:3221225472:214:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs214.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs214.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs215]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs215.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs215.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds215.mem_side[0]

[system.loc_mem_ctrlrs215.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs215.dram.power_state
range=0:3221225472:215:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs215.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs215.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs216]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs216.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs216.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds216.mem_side[0]

[system.loc_mem_ctrlrs216.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs216.dram.power_state
range=0:3221225472:216:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs216.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs216.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs217]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs217.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs217.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds217.mem_side[0]

[system.loc_mem_ctrlrs217.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs217.dram.power_state
range=0:3221225472:217:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs217.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs217.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs218]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs218.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs218.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds218.mem_side[0]

[system.loc_mem_ctrlrs218.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs218.dram.power_state
range=0:3221225472:218:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs218.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs218.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs219]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs219.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs219.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds219.mem_side[0]

[system.loc_mem_ctrlrs219.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs219.dram.power_state
range=0:3221225472:219:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs219.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs219.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs220]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs220.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs220.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds220.mem_side[0]

[system.loc_mem_ctrlrs220.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs220.dram.power_state
range=0:3221225472:220:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs220.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs220.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs221]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs221.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs221.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds221.mem_side[0]

[system.loc_mem_ctrlrs221.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs221.dram.power_state
range=0:3221225472:221:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs221.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs221.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs222]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs222.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs222.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds222.mem_side[0]

[system.loc_mem_ctrlrs222.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs222.dram.power_state
range=0:3221225472:222:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs222.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs222.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs223]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs223.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs223.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds223.mem_side[0]

[system.loc_mem_ctrlrs223.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs223.dram.power_state
range=0:3221225472:223:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs223.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs223.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs224]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs224.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs224.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds224.mem_side[0]

[system.loc_mem_ctrlrs224.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs224.dram.power_state
range=0:3221225472:224:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs224.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs224.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs225]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs225.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs225.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds225.mem_side[0]

[system.loc_mem_ctrlrs225.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs225.dram.power_state
range=0:3221225472:225:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs225.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs225.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs226]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs226.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs226.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds226.mem_side[0]

[system.loc_mem_ctrlrs226.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs226.dram.power_state
range=0:3221225472:226:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs226.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs226.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs227]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs227.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs227.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds227.mem_side[0]

[system.loc_mem_ctrlrs227.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs227.dram.power_state
range=0:3221225472:227:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs227.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs227.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs228]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs228.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs228.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds228.mem_side[0]

[system.loc_mem_ctrlrs228.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs228.dram.power_state
range=0:3221225472:228:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs228.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs228.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs229]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs229.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs229.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds229.mem_side[0]

[system.loc_mem_ctrlrs229.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs229.dram.power_state
range=0:3221225472:229:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs229.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs229.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs230]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs230.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs230.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds230.mem_side[0]

[system.loc_mem_ctrlrs230.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs230.dram.power_state
range=0:3221225472:230:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs230.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs230.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs231]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs231.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs231.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds231.mem_side[0]

[system.loc_mem_ctrlrs231.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs231.dram.power_state
range=0:3221225472:231:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs231.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs231.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs232]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs232.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs232.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds232.mem_side[0]

[system.loc_mem_ctrlrs232.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs232.dram.power_state
range=0:3221225472:232:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs232.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs232.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs233]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs233.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs233.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds233.mem_side[0]

[system.loc_mem_ctrlrs233.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs233.dram.power_state
range=0:3221225472:233:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs233.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs233.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs234]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs234.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs234.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds234.mem_side[0]

[system.loc_mem_ctrlrs234.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs234.dram.power_state
range=0:3221225472:234:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs234.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs234.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs235]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs235.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs235.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds235.mem_side[0]

[system.loc_mem_ctrlrs235.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs235.dram.power_state
range=0:3221225472:235:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs235.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs235.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs236]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs236.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs236.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds236.mem_side[0]

[system.loc_mem_ctrlrs236.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs236.dram.power_state
range=0:3221225472:236:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs236.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs236.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs237]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs237.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs237.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds237.mem_side[0]

[system.loc_mem_ctrlrs237.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs237.dram.power_state
range=0:3221225472:237:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs237.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs237.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs238]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs238.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs238.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds238.mem_side[0]

[system.loc_mem_ctrlrs238.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs238.dram.power_state
range=0:3221225472:238:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs238.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs238.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs239]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs239.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs239.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds239.mem_side[0]

[system.loc_mem_ctrlrs239.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs239.dram.power_state
range=0:3221225472:239:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs239.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs239.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs240]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs240.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs240.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds240.mem_side[0]

[system.loc_mem_ctrlrs240.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs240.dram.power_state
range=0:3221225472:240:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs240.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs240.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs241]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs241.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs241.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds241.mem_side[0]

[system.loc_mem_ctrlrs241.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs241.dram.power_state
range=0:3221225472:241:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs241.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs241.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs242]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs242.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs242.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds242.mem_side[0]

[system.loc_mem_ctrlrs242.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs242.dram.power_state
range=0:3221225472:242:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs242.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs242.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs243]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs243.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs243.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds243.mem_side[0]

[system.loc_mem_ctrlrs243.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs243.dram.power_state
range=0:3221225472:243:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs243.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs243.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs244]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs244.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs244.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds244.mem_side[0]

[system.loc_mem_ctrlrs244.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs244.dram.power_state
range=0:3221225472:244:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs244.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs244.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs245]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs245.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs245.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds245.mem_side[0]

[system.loc_mem_ctrlrs245.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs245.dram.power_state
range=0:3221225472:245:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs245.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs245.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs246]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs246.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs246.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds246.mem_side[0]

[system.loc_mem_ctrlrs246.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs246.dram.power_state
range=0:3221225472:246:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs246.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs246.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs247]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs247.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs247.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds247.mem_side[0]

[system.loc_mem_ctrlrs247.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs247.dram.power_state
range=0:3221225472:247:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs247.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs247.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs248]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs248.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs248.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds248.mem_side[0]

[system.loc_mem_ctrlrs248.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs248.dram.power_state
range=0:3221225472:248:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs248.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs248.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs249]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs249.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs249.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds249.mem_side[0]

[system.loc_mem_ctrlrs249.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs249.dram.power_state
range=0:3221225472:249:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs249.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs249.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs250]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs250.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs250.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds250.mem_side[0]

[system.loc_mem_ctrlrs250.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs250.dram.power_state
range=0:3221225472:250:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs250.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs250.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs251]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs251.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs251.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds251.mem_side[0]

[system.loc_mem_ctrlrs251.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs251.dram.power_state
range=0:3221225472:251:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs251.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs251.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs252]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs252.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs252.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds252.mem_side[0]

[system.loc_mem_ctrlrs252.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs252.dram.power_state
range=0:3221225472:252:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs252.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs252.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs253]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs253.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs253.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds253.mem_side[0]

[system.loc_mem_ctrlrs253.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs253.dram.power_state
range=0:3221225472:253:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs253.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs253.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs254]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs254.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs254.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds254.mem_side[0]

[system.loc_mem_ctrlrs254.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs254.dram.power_state
range=0:3221225472:254:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs254.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs254.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs255]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs255.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs255.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds255.mem_side[0]

[system.loc_mem_ctrlrs255.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs255.dram.power_state
range=0:3221225472:255:64:128:256:512:1024:2048:4096:8192
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs255.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs255.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl]
type=PolicyManager
children=power_state
addr_size=64
always_dirty=false
always_hit=false
block_size=64
cache_warmup_ratio=0.7
clk_domain=system.clk_domain
conf_table_reported=true
crb_max_size=32
dram_cache_size=536870912
eventq_index=0
far_burst_size=64
image_file=
in_addr_map=true
kvm_map=true
loc_burst_size=64
loc_mem_policy=CascadeLakeNoPartWrs
null=false
orb_max_size=256
power_model=
power_state=system.mem_ctrl.power_state
range=0:3221225472
static_backend_latency=10000
static_frontend_latency=10000
tRCD_RD=14160
tRL=14160
tRP=14160
far_req_port=system.membusPolManFarMem.cpu_side_ports[0]
loc_req_port=system.membusPolManLocMem.cpu_side_ports[0]
port=system.membus.mem_side_ports[0]

[system.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=1
snoop_filter=system.membus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.generators00.port system.generators01.port system.generators02.port system.generators03.port system.generators04.port system.generators05.port system.generators06.port system.generators07.port system.generators08.port system.generators09.port system.generators10.port system.generators11.port system.generators12.port system.generators13.port system.generators14.port system.generators15.port
mem_side_ports=system.mem_ctrl.port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.membusPolManFarMem]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.membusPolManFarMem.power_state
response_latency=1
snoop_filter=system.membusPolManFarMem.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.mem_ctrl.far_req_port
mem_side_ports=system.far_mem_ctrl.port

[system.membusPolManFarMem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membusPolManFarMem.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.membusPolManLocMem]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.membusPolManLocMem.power_state
response_latency=1
snoop_filter=system.membusPolManLocMem.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.mem_ctrl.loc_req_port
mem_side_ports=system.scheds000.cpu_side[0] system.scheds001.cpu_side[0] system.scheds002.cpu_side[0] system.scheds003.cpu_side[0] system.scheds004.cpu_side[0] system.scheds005.cpu_side[0] system.scheds006.cpu_side[0] system.scheds007.cpu_side[0] system.scheds008.cpu_side[0] system.scheds009.cpu_side[0] system.scheds010.cpu_side[0] system.scheds011.cpu_side[0] system.scheds012.cpu_side[0] system.scheds013.cpu_side[0] system.scheds014.cpu_side[0] system.scheds015.cpu_side[0] system.scheds016.cpu_side[0] system.scheds017.cpu_side[0] system.scheds018.cpu_side[0] system.scheds019.cpu_side[0] system.scheds020.cpu_side[0] system.scheds021.cpu_side[0] system.scheds022.cpu_side[0] system.scheds023.cpu_side[0] system.scheds024.cpu_side[0] system.scheds025.cpu_side[0] system.scheds026.cpu_side[0] system.scheds027.cpu_side[0] system.scheds028.cpu_side[0] system.scheds029.cpu_side[0] system.scheds030.cpu_side[0] system.scheds031.cpu_side[0] system.scheds032.cpu_side[0] system.scheds033.cpu_side[0] system.scheds034.cpu_side[0] system.scheds035.cpu_side[0] system.scheds036.cpu_side[0] system.scheds037.cpu_side[0] system.scheds038.cpu_side[0] system.scheds039.cpu_side[0] system.scheds040.cpu_side[0] system.scheds041.cpu_side[0] system.scheds042.cpu_side[0] system.scheds043.cpu_side[0] system.scheds044.cpu_side[0] system.scheds045.cpu_side[0] system.scheds046.cpu_side[0] system.scheds047.cpu_side[0] system.scheds048.cpu_side[0] system.scheds049.cpu_side[0] system.scheds050.cpu_side[0] system.scheds051.cpu_side[0] system.scheds052.cpu_side[0] system.scheds053.cpu_side[0] system.scheds054.cpu_side[0] system.scheds055.cpu_side[0] system.scheds056.cpu_side[0] system.scheds057.cpu_side[0] system.scheds058.cpu_side[0] system.scheds059.cpu_side[0] system.scheds060.cpu_side[0] system.scheds061.cpu_side[0] system.scheds062.cpu_side[0] system.scheds063.cpu_side[0] system.scheds064.cpu_side[0] system.scheds065.cpu_side[0] system.scheds066.cpu_side[0] system.scheds067.cpu_side[0] system.scheds068.cpu_side[0] system.scheds069.cpu_side[0] system.scheds070.cpu_side[0] system.scheds071.cpu_side[0] system.scheds072.cpu_side[0] system.scheds073.cpu_side[0] system.scheds074.cpu_side[0] system.scheds075.cpu_side[0] system.scheds076.cpu_side[0] system.scheds077.cpu_side[0] system.scheds078.cpu_side[0] system.scheds079.cpu_side[0] system.scheds080.cpu_side[0] system.scheds081.cpu_side[0] system.scheds082.cpu_side[0] system.scheds083.cpu_side[0] system.scheds084.cpu_side[0] system.scheds085.cpu_side[0] system.scheds086.cpu_side[0] system.scheds087.cpu_side[0] system.scheds088.cpu_side[0] system.scheds089.cpu_side[0] system.scheds090.cpu_side[0] system.scheds091.cpu_side[0] system.scheds092.cpu_side[0] system.scheds093.cpu_side[0] system.scheds094.cpu_side[0] system.scheds095.cpu_side[0] system.scheds096.cpu_side[0] system.scheds097.cpu_side[0] system.scheds098.cpu_side[0] system.scheds099.cpu_side[0] system.scheds100.cpu_side[0] system.scheds101.cpu_side[0] system.scheds102.cpu_side[0] system.scheds103.cpu_side[0] system.scheds104.cpu_side[0] system.scheds105.cpu_side[0] system.scheds106.cpu_side[0] system.scheds107.cpu_side[0] system.scheds108.cpu_side[0] system.scheds109.cpu_side[0] system.scheds110.cpu_side[0] system.scheds111.cpu_side[0] system.scheds112.cpu_side[0] system.scheds113.cpu_side[0] system.scheds114.cpu_side[0] system.scheds115.cpu_side[0] system.scheds116.cpu_side[0] system.scheds117.cpu_side[0] system.scheds118.cpu_side[0] system.scheds119.cpu_side[0] system.scheds120.cpu_side[0] system.scheds121.cpu_side[0] system.scheds122.cpu_side[0] system.scheds123.cpu_side[0] system.scheds124.cpu_side[0] system.scheds125.cpu_side[0] system.scheds126.cpu_side[0] system.scheds127.cpu_side[0] system.scheds128.cpu_side[0] system.scheds129.cpu_side[0] system.scheds130.cpu_side[0] system.scheds131.cpu_side[0] system.scheds132.cpu_side[0] system.scheds133.cpu_side[0] system.scheds134.cpu_side[0] system.scheds135.cpu_side[0] system.scheds136.cpu_side[0] system.scheds137.cpu_side[0] system.scheds138.cpu_side[0] system.scheds139.cpu_side[0] system.scheds140.cpu_side[0] system.scheds141.cpu_side[0] system.scheds142.cpu_side[0] system.scheds143.cpu_side[0] system.scheds144.cpu_side[0] system.scheds145.cpu_side[0] system.scheds146.cpu_side[0] system.scheds147.cpu_side[0] system.scheds148.cpu_side[0] system.scheds149.cpu_side[0] system.scheds150.cpu_side[0] system.scheds151.cpu_side[0] system.scheds152.cpu_side[0] system.scheds153.cpu_side[0] system.scheds154.cpu_side[0] system.scheds155.cpu_side[0] system.scheds156.cpu_side[0] system.scheds157.cpu_side[0] system.scheds158.cpu_side[0] system.scheds159.cpu_side[0] system.scheds160.cpu_side[0] system.scheds161.cpu_side[0] system.scheds162.cpu_side[0] system.scheds163.cpu_side[0] system.scheds164.cpu_side[0] system.scheds165.cpu_side[0] system.scheds166.cpu_side[0] system.scheds167.cpu_side[0] system.scheds168.cpu_side[0] system.scheds169.cpu_side[0] system.scheds170.cpu_side[0] system.scheds171.cpu_side[0] system.scheds172.cpu_side[0] system.scheds173.cpu_side[0] system.scheds174.cpu_side[0] system.scheds175.cpu_side[0] system.scheds176.cpu_side[0] system.scheds177.cpu_side[0] system.scheds178.cpu_side[0] system.scheds179.cpu_side[0] system.scheds180.cpu_side[0] system.scheds181.cpu_side[0] system.scheds182.cpu_side[0] system.scheds183.cpu_side[0] system.scheds184.cpu_side[0] system.scheds185.cpu_side[0] system.scheds186.cpu_side[0] system.scheds187.cpu_side[0] system.scheds188.cpu_side[0] system.scheds189.cpu_side[0] system.scheds190.cpu_side[0] system.scheds191.cpu_side[0] system.scheds192.cpu_side[0] system.scheds193.cpu_side[0] system.scheds194.cpu_side[0] system.scheds195.cpu_side[0] system.scheds196.cpu_side[0] system.scheds197.cpu_side[0] system.scheds198.cpu_side[0] system.scheds199.cpu_side[0] system.scheds200.cpu_side[0] system.scheds201.cpu_side[0] system.scheds202.cpu_side[0] system.scheds203.cpu_side[0] system.scheds204.cpu_side[0] system.scheds205.cpu_side[0] system.scheds206.cpu_side[0] system.scheds207.cpu_side[0] system.scheds208.cpu_side[0] system.scheds209.cpu_side[0] system.scheds210.cpu_side[0] system.scheds211.cpu_side[0] system.scheds212.cpu_side[0] system.scheds213.cpu_side[0] system.scheds214.cpu_side[0] system.scheds215.cpu_side[0] system.scheds216.cpu_side[0] system.scheds217.cpu_side[0] system.scheds218.cpu_side[0] system.scheds219.cpu_side[0] system.scheds220.cpu_side[0] system.scheds221.cpu_side[0] system.scheds222.cpu_side[0] system.scheds223.cpu_side[0] system.scheds224.cpu_side[0] system.scheds225.cpu_side[0] system.scheds226.cpu_side[0] system.scheds227.cpu_side[0] system.scheds228.cpu_side[0] system.scheds229.cpu_side[0] system.scheds230.cpu_side[0] system.scheds231.cpu_side[0] system.scheds232.cpu_side[0] system.scheds233.cpu_side[0] system.scheds234.cpu_side[0] system.scheds235.cpu_side[0] system.scheds236.cpu_side[0] system.scheds237.cpu_side[0] system.scheds238.cpu_side[0] system.scheds239.cpu_side[0] system.scheds240.cpu_side[0] system.scheds241.cpu_side[0] system.scheds242.cpu_side[0] system.scheds243.cpu_side[0] system.scheds244.cpu_side[0] system.scheds245.cpu_side[0] system.scheds246.cpu_side[0] system.scheds247.cpu_side[0] system.scheds248.cpu_side[0] system.scheds249.cpu_side[0] system.scheds250.cpu_side[0] system.scheds251.cpu_side[0] system.scheds252.cpu_side[0] system.scheds253.cpu_side[0] system.scheds254.cpu_side[0] system.scheds255.cpu_side[0]

[system.membusPolManLocMem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membusPolManLocMem.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.scheds000]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds000.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[0]
mem_side=system.loc_mem_ctrlrs000.port

[system.scheds000.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds001]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds001.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[1]
mem_side=system.loc_mem_ctrlrs001.port

[system.scheds001.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds002]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds002.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[2]
mem_side=system.loc_mem_ctrlrs002.port

[system.scheds002.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds003]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds003.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[3]
mem_side=system.loc_mem_ctrlrs003.port

[system.scheds003.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds004]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds004.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[4]
mem_side=system.loc_mem_ctrlrs004.port

[system.scheds004.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds005]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds005.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[5]
mem_side=system.loc_mem_ctrlrs005.port

[system.scheds005.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds006]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds006.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[6]
mem_side=system.loc_mem_ctrlrs006.port

[system.scheds006.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds007]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds007.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[7]
mem_side=system.loc_mem_ctrlrs007.port

[system.scheds007.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds008]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds008.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[8]
mem_side=system.loc_mem_ctrlrs008.port

[system.scheds008.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds009]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds009.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[9]
mem_side=system.loc_mem_ctrlrs009.port

[system.scheds009.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds010]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds010.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[10]
mem_side=system.loc_mem_ctrlrs010.port

[system.scheds010.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds011]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds011.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[11]
mem_side=system.loc_mem_ctrlrs011.port

[system.scheds011.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds012]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds012.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[12]
mem_side=system.loc_mem_ctrlrs012.port

[system.scheds012.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds013]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds013.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[13]
mem_side=system.loc_mem_ctrlrs013.port

[system.scheds013.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds014]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds014.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[14]
mem_side=system.loc_mem_ctrlrs014.port

[system.scheds014.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds015]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds015.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[15]
mem_side=system.loc_mem_ctrlrs015.port

[system.scheds015.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds016]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds016.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[16]
mem_side=system.loc_mem_ctrlrs016.port

[system.scheds016.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds017]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds017.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[17]
mem_side=system.loc_mem_ctrlrs017.port

[system.scheds017.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds018]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds018.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[18]
mem_side=system.loc_mem_ctrlrs018.port

[system.scheds018.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds019]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds019.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[19]
mem_side=system.loc_mem_ctrlrs019.port

[system.scheds019.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds020]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds020.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[20]
mem_side=system.loc_mem_ctrlrs020.port

[system.scheds020.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds021]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds021.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[21]
mem_side=system.loc_mem_ctrlrs021.port

[system.scheds021.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds022]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds022.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[22]
mem_side=system.loc_mem_ctrlrs022.port

[system.scheds022.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds023]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds023.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[23]
mem_side=system.loc_mem_ctrlrs023.port

[system.scheds023.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds024]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds024.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[24]
mem_side=system.loc_mem_ctrlrs024.port

[system.scheds024.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds025]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds025.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[25]
mem_side=system.loc_mem_ctrlrs025.port

[system.scheds025.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds026]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds026.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[26]
mem_side=system.loc_mem_ctrlrs026.port

[system.scheds026.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds027]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds027.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[27]
mem_side=system.loc_mem_ctrlrs027.port

[system.scheds027.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds028]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds028.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[28]
mem_side=system.loc_mem_ctrlrs028.port

[system.scheds028.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds029]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds029.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[29]
mem_side=system.loc_mem_ctrlrs029.port

[system.scheds029.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds030]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds030.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[30]
mem_side=system.loc_mem_ctrlrs030.port

[system.scheds030.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds031]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds031.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[31]
mem_side=system.loc_mem_ctrlrs031.port

[system.scheds031.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds032]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds032.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[32]
mem_side=system.loc_mem_ctrlrs032.port

[system.scheds032.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds033]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds033.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[33]
mem_side=system.loc_mem_ctrlrs033.port

[system.scheds033.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds034]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds034.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[34]
mem_side=system.loc_mem_ctrlrs034.port

[system.scheds034.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds035]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds035.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[35]
mem_side=system.loc_mem_ctrlrs035.port

[system.scheds035.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds036]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds036.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[36]
mem_side=system.loc_mem_ctrlrs036.port

[system.scheds036.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds037]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds037.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[37]
mem_side=system.loc_mem_ctrlrs037.port

[system.scheds037.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds038]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds038.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[38]
mem_side=system.loc_mem_ctrlrs038.port

[system.scheds038.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds039]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds039.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[39]
mem_side=system.loc_mem_ctrlrs039.port

[system.scheds039.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds040]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds040.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[40]
mem_side=system.loc_mem_ctrlrs040.port

[system.scheds040.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds041]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds041.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[41]
mem_side=system.loc_mem_ctrlrs041.port

[system.scheds041.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds042]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds042.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[42]
mem_side=system.loc_mem_ctrlrs042.port

[system.scheds042.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds043]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds043.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[43]
mem_side=system.loc_mem_ctrlrs043.port

[system.scheds043.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds044]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds044.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[44]
mem_side=system.loc_mem_ctrlrs044.port

[system.scheds044.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds045]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds045.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[45]
mem_side=system.loc_mem_ctrlrs045.port

[system.scheds045.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds046]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds046.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[46]
mem_side=system.loc_mem_ctrlrs046.port

[system.scheds046.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds047]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds047.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[47]
mem_side=system.loc_mem_ctrlrs047.port

[system.scheds047.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds048]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds048.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[48]
mem_side=system.loc_mem_ctrlrs048.port

[system.scheds048.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds049]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds049.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[49]
mem_side=system.loc_mem_ctrlrs049.port

[system.scheds049.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds050]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds050.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[50]
mem_side=system.loc_mem_ctrlrs050.port

[system.scheds050.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds051]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds051.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[51]
mem_side=system.loc_mem_ctrlrs051.port

[system.scheds051.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds052]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds052.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[52]
mem_side=system.loc_mem_ctrlrs052.port

[system.scheds052.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds053]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds053.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[53]
mem_side=system.loc_mem_ctrlrs053.port

[system.scheds053.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds054]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds054.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[54]
mem_side=system.loc_mem_ctrlrs054.port

[system.scheds054.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds055]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds055.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[55]
mem_side=system.loc_mem_ctrlrs055.port

[system.scheds055.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds056]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds056.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[56]
mem_side=system.loc_mem_ctrlrs056.port

[system.scheds056.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds057]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds057.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[57]
mem_side=system.loc_mem_ctrlrs057.port

[system.scheds057.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds058]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds058.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[58]
mem_side=system.loc_mem_ctrlrs058.port

[system.scheds058.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds059]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds059.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[59]
mem_side=system.loc_mem_ctrlrs059.port

[system.scheds059.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds060]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds060.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[60]
mem_side=system.loc_mem_ctrlrs060.port

[system.scheds060.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds061]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds061.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[61]
mem_side=system.loc_mem_ctrlrs061.port

[system.scheds061.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds062]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds062.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[62]
mem_side=system.loc_mem_ctrlrs062.port

[system.scheds062.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds063]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds063.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[63]
mem_side=system.loc_mem_ctrlrs063.port

[system.scheds063.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds064]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds064.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[64]
mem_side=system.loc_mem_ctrlrs064.port

[system.scheds064.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds065]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds065.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[65]
mem_side=system.loc_mem_ctrlrs065.port

[system.scheds065.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds066]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds066.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[66]
mem_side=system.loc_mem_ctrlrs066.port

[system.scheds066.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds067]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds067.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[67]
mem_side=system.loc_mem_ctrlrs067.port

[system.scheds067.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds068]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds068.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[68]
mem_side=system.loc_mem_ctrlrs068.port

[system.scheds068.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds069]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds069.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[69]
mem_side=system.loc_mem_ctrlrs069.port

[system.scheds069.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds070]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds070.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[70]
mem_side=system.loc_mem_ctrlrs070.port

[system.scheds070.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds071]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds071.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[71]
mem_side=system.loc_mem_ctrlrs071.port

[system.scheds071.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds072]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds072.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[72]
mem_side=system.loc_mem_ctrlrs072.port

[system.scheds072.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds073]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds073.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[73]
mem_side=system.loc_mem_ctrlrs073.port

[system.scheds073.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds074]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds074.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[74]
mem_side=system.loc_mem_ctrlrs074.port

[system.scheds074.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds075]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds075.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[75]
mem_side=system.loc_mem_ctrlrs075.port

[system.scheds075.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds076]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds076.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[76]
mem_side=system.loc_mem_ctrlrs076.port

[system.scheds076.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds077]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds077.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[77]
mem_side=system.loc_mem_ctrlrs077.port

[system.scheds077.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds078]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds078.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[78]
mem_side=system.loc_mem_ctrlrs078.port

[system.scheds078.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds079]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds079.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[79]
mem_side=system.loc_mem_ctrlrs079.port

[system.scheds079.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds080]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds080.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[80]
mem_side=system.loc_mem_ctrlrs080.port

[system.scheds080.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds081]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds081.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[81]
mem_side=system.loc_mem_ctrlrs081.port

[system.scheds081.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds082]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds082.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[82]
mem_side=system.loc_mem_ctrlrs082.port

[system.scheds082.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds083]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds083.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[83]
mem_side=system.loc_mem_ctrlrs083.port

[system.scheds083.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds084]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds084.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[84]
mem_side=system.loc_mem_ctrlrs084.port

[system.scheds084.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds085]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds085.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[85]
mem_side=system.loc_mem_ctrlrs085.port

[system.scheds085.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds086]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds086.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[86]
mem_side=system.loc_mem_ctrlrs086.port

[system.scheds086.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds087]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds087.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[87]
mem_side=system.loc_mem_ctrlrs087.port

[system.scheds087.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds088]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds088.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[88]
mem_side=system.loc_mem_ctrlrs088.port

[system.scheds088.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds089]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds089.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[89]
mem_side=system.loc_mem_ctrlrs089.port

[system.scheds089.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds090]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds090.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[90]
mem_side=system.loc_mem_ctrlrs090.port

[system.scheds090.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds091]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds091.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[91]
mem_side=system.loc_mem_ctrlrs091.port

[system.scheds091.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds092]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds092.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[92]
mem_side=system.loc_mem_ctrlrs092.port

[system.scheds092.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds093]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds093.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[93]
mem_side=system.loc_mem_ctrlrs093.port

[system.scheds093.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds094]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds094.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[94]
mem_side=system.loc_mem_ctrlrs094.port

[system.scheds094.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds095]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds095.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[95]
mem_side=system.loc_mem_ctrlrs095.port

[system.scheds095.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds096]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds096.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[96]
mem_side=system.loc_mem_ctrlrs096.port

[system.scheds096.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds097]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds097.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[97]
mem_side=system.loc_mem_ctrlrs097.port

[system.scheds097.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds098]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds098.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[98]
mem_side=system.loc_mem_ctrlrs098.port

[system.scheds098.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds099]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds099.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[99]
mem_side=system.loc_mem_ctrlrs099.port

[system.scheds099.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds100]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds100.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[100]
mem_side=system.loc_mem_ctrlrs100.port

[system.scheds100.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds101]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds101.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[101]
mem_side=system.loc_mem_ctrlrs101.port

[system.scheds101.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds102]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds102.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[102]
mem_side=system.loc_mem_ctrlrs102.port

[system.scheds102.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds103]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds103.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[103]
mem_side=system.loc_mem_ctrlrs103.port

[system.scheds103.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds104]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds104.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[104]
mem_side=system.loc_mem_ctrlrs104.port

[system.scheds104.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds105]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds105.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[105]
mem_side=system.loc_mem_ctrlrs105.port

[system.scheds105.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds106]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds106.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[106]
mem_side=system.loc_mem_ctrlrs106.port

[system.scheds106.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds107]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds107.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[107]
mem_side=system.loc_mem_ctrlrs107.port

[system.scheds107.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds108]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds108.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[108]
mem_side=system.loc_mem_ctrlrs108.port

[system.scheds108.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds109]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds109.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[109]
mem_side=system.loc_mem_ctrlrs109.port

[system.scheds109.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds110]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds110.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[110]
mem_side=system.loc_mem_ctrlrs110.port

[system.scheds110.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds111]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds111.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[111]
mem_side=system.loc_mem_ctrlrs111.port

[system.scheds111.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds112]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds112.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[112]
mem_side=system.loc_mem_ctrlrs112.port

[system.scheds112.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds113]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds113.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[113]
mem_side=system.loc_mem_ctrlrs113.port

[system.scheds113.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds114]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds114.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[114]
mem_side=system.loc_mem_ctrlrs114.port

[system.scheds114.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds115]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds115.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[115]
mem_side=system.loc_mem_ctrlrs115.port

[system.scheds115.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds116]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds116.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[116]
mem_side=system.loc_mem_ctrlrs116.port

[system.scheds116.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds117]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds117.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[117]
mem_side=system.loc_mem_ctrlrs117.port

[system.scheds117.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds118]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds118.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[118]
mem_side=system.loc_mem_ctrlrs118.port

[system.scheds118.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds119]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds119.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[119]
mem_side=system.loc_mem_ctrlrs119.port

[system.scheds119.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds120]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds120.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[120]
mem_side=system.loc_mem_ctrlrs120.port

[system.scheds120.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds121]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds121.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[121]
mem_side=system.loc_mem_ctrlrs121.port

[system.scheds121.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds122]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds122.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[122]
mem_side=system.loc_mem_ctrlrs122.port

[system.scheds122.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds123]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds123.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[123]
mem_side=system.loc_mem_ctrlrs123.port

[system.scheds123.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds124]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds124.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[124]
mem_side=system.loc_mem_ctrlrs124.port

[system.scheds124.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds125]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds125.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[125]
mem_side=system.loc_mem_ctrlrs125.port

[system.scheds125.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds126]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds126.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[126]
mem_side=system.loc_mem_ctrlrs126.port

[system.scheds126.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds127]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds127.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[127]
mem_side=system.loc_mem_ctrlrs127.port

[system.scheds127.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds128]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds128.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[128]
mem_side=system.loc_mem_ctrlrs128.port

[system.scheds128.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds129]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds129.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[129]
mem_side=system.loc_mem_ctrlrs129.port

[system.scheds129.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds130]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds130.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[130]
mem_side=system.loc_mem_ctrlrs130.port

[system.scheds130.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds131]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds131.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[131]
mem_side=system.loc_mem_ctrlrs131.port

[system.scheds131.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds132]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds132.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[132]
mem_side=system.loc_mem_ctrlrs132.port

[system.scheds132.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds133]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds133.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[133]
mem_side=system.loc_mem_ctrlrs133.port

[system.scheds133.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds134]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds134.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[134]
mem_side=system.loc_mem_ctrlrs134.port

[system.scheds134.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds135]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds135.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[135]
mem_side=system.loc_mem_ctrlrs135.port

[system.scheds135.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds136]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds136.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[136]
mem_side=system.loc_mem_ctrlrs136.port

[system.scheds136.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds137]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds137.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[137]
mem_side=system.loc_mem_ctrlrs137.port

[system.scheds137.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds138]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds138.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[138]
mem_side=system.loc_mem_ctrlrs138.port

[system.scheds138.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds139]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds139.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[139]
mem_side=system.loc_mem_ctrlrs139.port

[system.scheds139.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds140]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds140.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[140]
mem_side=system.loc_mem_ctrlrs140.port

[system.scheds140.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds141]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds141.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[141]
mem_side=system.loc_mem_ctrlrs141.port

[system.scheds141.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds142]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds142.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[142]
mem_side=system.loc_mem_ctrlrs142.port

[system.scheds142.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds143]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds143.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[143]
mem_side=system.loc_mem_ctrlrs143.port

[system.scheds143.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds144]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds144.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[144]
mem_side=system.loc_mem_ctrlrs144.port

[system.scheds144.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds145]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds145.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[145]
mem_side=system.loc_mem_ctrlrs145.port

[system.scheds145.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds146]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds146.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[146]
mem_side=system.loc_mem_ctrlrs146.port

[system.scheds146.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds147]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds147.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[147]
mem_side=system.loc_mem_ctrlrs147.port

[system.scheds147.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds148]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds148.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[148]
mem_side=system.loc_mem_ctrlrs148.port

[system.scheds148.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds149]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds149.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[149]
mem_side=system.loc_mem_ctrlrs149.port

[system.scheds149.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds150]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds150.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[150]
mem_side=system.loc_mem_ctrlrs150.port

[system.scheds150.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds151]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds151.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[151]
mem_side=system.loc_mem_ctrlrs151.port

[system.scheds151.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds152]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds152.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[152]
mem_side=system.loc_mem_ctrlrs152.port

[system.scheds152.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds153]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds153.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[153]
mem_side=system.loc_mem_ctrlrs153.port

[system.scheds153.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds154]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds154.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[154]
mem_side=system.loc_mem_ctrlrs154.port

[system.scheds154.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds155]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds155.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[155]
mem_side=system.loc_mem_ctrlrs155.port

[system.scheds155.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds156]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds156.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[156]
mem_side=system.loc_mem_ctrlrs156.port

[system.scheds156.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds157]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds157.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[157]
mem_side=system.loc_mem_ctrlrs157.port

[system.scheds157.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds158]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds158.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[158]
mem_side=system.loc_mem_ctrlrs158.port

[system.scheds158.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds159]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds159.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[159]
mem_side=system.loc_mem_ctrlrs159.port

[system.scheds159.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds160]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds160.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[160]
mem_side=system.loc_mem_ctrlrs160.port

[system.scheds160.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds161]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds161.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[161]
mem_side=system.loc_mem_ctrlrs161.port

[system.scheds161.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds162]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds162.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[162]
mem_side=system.loc_mem_ctrlrs162.port

[system.scheds162.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds163]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds163.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[163]
mem_side=system.loc_mem_ctrlrs163.port

[system.scheds163.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds164]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds164.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[164]
mem_side=system.loc_mem_ctrlrs164.port

[system.scheds164.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds165]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds165.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[165]
mem_side=system.loc_mem_ctrlrs165.port

[system.scheds165.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds166]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds166.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[166]
mem_side=system.loc_mem_ctrlrs166.port

[system.scheds166.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds167]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds167.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[167]
mem_side=system.loc_mem_ctrlrs167.port

[system.scheds167.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds168]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds168.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[168]
mem_side=system.loc_mem_ctrlrs168.port

[system.scheds168.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds169]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds169.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[169]
mem_side=system.loc_mem_ctrlrs169.port

[system.scheds169.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds170]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds170.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[170]
mem_side=system.loc_mem_ctrlrs170.port

[system.scheds170.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds171]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds171.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[171]
mem_side=system.loc_mem_ctrlrs171.port

[system.scheds171.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds172]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds172.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[172]
mem_side=system.loc_mem_ctrlrs172.port

[system.scheds172.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds173]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds173.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[173]
mem_side=system.loc_mem_ctrlrs173.port

[system.scheds173.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds174]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds174.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[174]
mem_side=system.loc_mem_ctrlrs174.port

[system.scheds174.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds175]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds175.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[175]
mem_side=system.loc_mem_ctrlrs175.port

[system.scheds175.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds176]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds176.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[176]
mem_side=system.loc_mem_ctrlrs176.port

[system.scheds176.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds177]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds177.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[177]
mem_side=system.loc_mem_ctrlrs177.port

[system.scheds177.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds178]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds178.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[178]
mem_side=system.loc_mem_ctrlrs178.port

[system.scheds178.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds179]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds179.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[179]
mem_side=system.loc_mem_ctrlrs179.port

[system.scheds179.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds180]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds180.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[180]
mem_side=system.loc_mem_ctrlrs180.port

[system.scheds180.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds181]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds181.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[181]
mem_side=system.loc_mem_ctrlrs181.port

[system.scheds181.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds182]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds182.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[182]
mem_side=system.loc_mem_ctrlrs182.port

[system.scheds182.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds183]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds183.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[183]
mem_side=system.loc_mem_ctrlrs183.port

[system.scheds183.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds184]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds184.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[184]
mem_side=system.loc_mem_ctrlrs184.port

[system.scheds184.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds185]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds185.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[185]
mem_side=system.loc_mem_ctrlrs185.port

[system.scheds185.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds186]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds186.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[186]
mem_side=system.loc_mem_ctrlrs186.port

[system.scheds186.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds187]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds187.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[187]
mem_side=system.loc_mem_ctrlrs187.port

[system.scheds187.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds188]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds188.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[188]
mem_side=system.loc_mem_ctrlrs188.port

[system.scheds188.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds189]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds189.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[189]
mem_side=system.loc_mem_ctrlrs189.port

[system.scheds189.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds190]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds190.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[190]
mem_side=system.loc_mem_ctrlrs190.port

[system.scheds190.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds191]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds191.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[191]
mem_side=system.loc_mem_ctrlrs191.port

[system.scheds191.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds192]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds192.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[192]
mem_side=system.loc_mem_ctrlrs192.port

[system.scheds192.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds193]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds193.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[193]
mem_side=system.loc_mem_ctrlrs193.port

[system.scheds193.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds194]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds194.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[194]
mem_side=system.loc_mem_ctrlrs194.port

[system.scheds194.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds195]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds195.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[195]
mem_side=system.loc_mem_ctrlrs195.port

[system.scheds195.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds196]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds196.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[196]
mem_side=system.loc_mem_ctrlrs196.port

[system.scheds196.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds197]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds197.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[197]
mem_side=system.loc_mem_ctrlrs197.port

[system.scheds197.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds198]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds198.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[198]
mem_side=system.loc_mem_ctrlrs198.port

[system.scheds198.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds199]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds199.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[199]
mem_side=system.loc_mem_ctrlrs199.port

[system.scheds199.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds200]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds200.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[200]
mem_side=system.loc_mem_ctrlrs200.port

[system.scheds200.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds201]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds201.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[201]
mem_side=system.loc_mem_ctrlrs201.port

[system.scheds201.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds202]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds202.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[202]
mem_side=system.loc_mem_ctrlrs202.port

[system.scheds202.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds203]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds203.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[203]
mem_side=system.loc_mem_ctrlrs203.port

[system.scheds203.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds204]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds204.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[204]
mem_side=system.loc_mem_ctrlrs204.port

[system.scheds204.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds205]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds205.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[205]
mem_side=system.loc_mem_ctrlrs205.port

[system.scheds205.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds206]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds206.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[206]
mem_side=system.loc_mem_ctrlrs206.port

[system.scheds206.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds207]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds207.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[207]
mem_side=system.loc_mem_ctrlrs207.port

[system.scheds207.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds208]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds208.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[208]
mem_side=system.loc_mem_ctrlrs208.port

[system.scheds208.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds209]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds209.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[209]
mem_side=system.loc_mem_ctrlrs209.port

[system.scheds209.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds210]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds210.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[210]
mem_side=system.loc_mem_ctrlrs210.port

[system.scheds210.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds211]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds211.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[211]
mem_side=system.loc_mem_ctrlrs211.port

[system.scheds211.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds212]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds212.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[212]
mem_side=system.loc_mem_ctrlrs212.port

[system.scheds212.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds213]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds213.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[213]
mem_side=system.loc_mem_ctrlrs213.port

[system.scheds213.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds214]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds214.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[214]
mem_side=system.loc_mem_ctrlrs214.port

[system.scheds214.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds215]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds215.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[215]
mem_side=system.loc_mem_ctrlrs215.port

[system.scheds215.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds216]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds216.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[216]
mem_side=system.loc_mem_ctrlrs216.port

[system.scheds216.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds217]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds217.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[217]
mem_side=system.loc_mem_ctrlrs217.port

[system.scheds217.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds218]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds218.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[218]
mem_side=system.loc_mem_ctrlrs218.port

[system.scheds218.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds219]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds219.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[219]
mem_side=system.loc_mem_ctrlrs219.port

[system.scheds219.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds220]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds220.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[220]
mem_side=system.loc_mem_ctrlrs220.port

[system.scheds220.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds221]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds221.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[221]
mem_side=system.loc_mem_ctrlrs221.port

[system.scheds221.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds222]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds222.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[222]
mem_side=system.loc_mem_ctrlrs222.port

[system.scheds222.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds223]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds223.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[223]
mem_side=system.loc_mem_ctrlrs223.port

[system.scheds223.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds224]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds224.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[224]
mem_side=system.loc_mem_ctrlrs224.port

[system.scheds224.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds225]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds225.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[225]
mem_side=system.loc_mem_ctrlrs225.port

[system.scheds225.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds226]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds226.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[226]
mem_side=system.loc_mem_ctrlrs226.port

[system.scheds226.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds227]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds227.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[227]
mem_side=system.loc_mem_ctrlrs227.port

[system.scheds227.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds228]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds228.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[228]
mem_side=system.loc_mem_ctrlrs228.port

[system.scheds228.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds229]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds229.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[229]
mem_side=system.loc_mem_ctrlrs229.port

[system.scheds229.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds230]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds230.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[230]
mem_side=system.loc_mem_ctrlrs230.port

[system.scheds230.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds231]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds231.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[231]
mem_side=system.loc_mem_ctrlrs231.port

[system.scheds231.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds232]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds232.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[232]
mem_side=system.loc_mem_ctrlrs232.port

[system.scheds232.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds233]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds233.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[233]
mem_side=system.loc_mem_ctrlrs233.port

[system.scheds233.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds234]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds234.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[234]
mem_side=system.loc_mem_ctrlrs234.port

[system.scheds234.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds235]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds235.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[235]
mem_side=system.loc_mem_ctrlrs235.port

[system.scheds235.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds236]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds236.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[236]
mem_side=system.loc_mem_ctrlrs236.port

[system.scheds236.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds237]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds237.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[237]
mem_side=system.loc_mem_ctrlrs237.port

[system.scheds237.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds238]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds238.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[238]
mem_side=system.loc_mem_ctrlrs238.port

[system.scheds238.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds239]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds239.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[239]
mem_side=system.loc_mem_ctrlrs239.port

[system.scheds239.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds240]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds240.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[240]
mem_side=system.loc_mem_ctrlrs240.port

[system.scheds240.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds241]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds241.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[241]
mem_side=system.loc_mem_ctrlrs241.port

[system.scheds241.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds242]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds242.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[242]
mem_side=system.loc_mem_ctrlrs242.port

[system.scheds242.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds243]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds243.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[243]
mem_side=system.loc_mem_ctrlrs243.port

[system.scheds243.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds244]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds244.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[244]
mem_side=system.loc_mem_ctrlrs244.port

[system.scheds244.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds245]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds245.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[245]
mem_side=system.loc_mem_ctrlrs245.port

[system.scheds245.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds246]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds246.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[246]
mem_side=system.loc_mem_ctrlrs246.port

[system.scheds246.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds247]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds247.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[247]
mem_side=system.loc_mem_ctrlrs247.port

[system.scheds247.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds248]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds248.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[248]
mem_side=system.loc_mem_ctrlrs248.port

[system.scheds248.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds249]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds249.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[249]
mem_side=system.loc_mem_ctrlrs249.port

[system.scheds249.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds250]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds250.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[250]
mem_side=system.loc_mem_ctrlrs250.port

[system.scheds250.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds251]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds251.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[251]
mem_side=system.loc_mem_ctrlrs251.port

[system.scheds251.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds252]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds252.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[252]
mem_side=system.loc_mem_ctrlrs252.port

[system.scheds252.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds253]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds253.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[253]
mem_side=system.loc_mem_ctrlrs253.port

[system.scheds253.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds254]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds254.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[254]
mem_side=system.loc_mem_ctrlrs254.port

[system.scheds254.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds255]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds255.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.membusPolManLocMem.mem_side_ports[255]
mem_side=system.loc_mem_ctrlrs255.port

[system.scheds255.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.workload]
type=StubWorkload
byte_order=little
entry=0
eventq_index=0
remote_gdb_port=7000
wait_for_remote_gdb=false

