
SpeechRecognitionAndTraduction.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b10  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08005c98  08005c98  00015c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d0c  08005d0c  00020474  2**0
                  CONTENTS
  4 .ARM          00000008  08005d0c  08005d0c  00015d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d14  08005d14  00020474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d14  08005d14  00015d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d18  08005d18  00015d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000474  20000000  08005d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  20000474  08006190  00020474  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000090c  08006190  0002090c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009640  00000000  00000000  000204a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e82  00000000  00000000  00029ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000760  00000000  00000000  0002b968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000668  00000000  00000000  0002c0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020e44  00000000  00000000  0002c730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a77c  00000000  00000000  0004d574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c2ab3  00000000  00000000  00057cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000d2  00000000  00000000  0011a7a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d44  00000000  00000000  0011a878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000474 	.word	0x20000474
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005c80 	.word	0x08005c80

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000478 	.word	0x20000478
 80001c4:	08005c80 	.word	0x08005c80

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004c6:	f000 fb91 	bl	8000bec <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004ca:	f000 f847 	bl	800055c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004ce:	f000 f933 	bl	8000738 <MX_GPIO_Init>
	MX_DMA_Init();
 80004d2:	f000 f911 	bl	80006f8 <MX_DMA_Init>
	MX_I2S2_Init();
 80004d6:	f000 f8e1 	bl	800069c <MX_I2S2_Init>
	MX_CRC_Init();
 80004da:	f000 f8c3 	bl	8000664 <MX_CRC_Init>
	MX_PDM2PCM_Init();
 80004de:	f002 ffe3 	bl	80034a8 <MX_PDM2PCM_Init>
	/* USER CODE BEGIN 2 */
	mic_init(&hi2s2);
 80004e2:	481b      	ldr	r0, [pc, #108]	; (8000550 <main+0x90>)
 80004e4:	f000 f980 	bl	80007e8 <mic_init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if (mic_start_recording() == 0) {
 80004e8:	f000 f98e 	bl	8000808 <mic_start_recording>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d127      	bne.n	8000542 <main+0x82>
			int result = mic_monitor();
 80004f2:	f000 f9b7 	bl	8000864 <mic_monitor>
 80004f6:	6038      	str	r0, [r7, #0]
			for (int i = 0; i < 1000000; i++) {
 80004f8:	2300      	movs	r3, #0
 80004fa:	607b      	str	r3, [r7, #4]
 80004fc:	e002      	b.n	8000504 <main+0x44>
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	3301      	adds	r3, #1
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4a13      	ldr	r2, [pc, #76]	; (8000554 <main+0x94>)
 8000508:	4293      	cmp	r3, r2
 800050a:	ddf8      	ble.n	80004fe <main+0x3e>
				;
			}
			if (result == 0) {
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d105      	bne.n	800051e <main+0x5e>
				// no input: BLUE LED
				HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 8000512:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000516:	4810      	ldr	r0, [pc, #64]	; (8000558 <main+0x98>)
 8000518:	f001 fa9d 	bl	8001a56 <HAL_GPIO_TogglePin>
 800051c:	e00e      	b.n	800053c <main+0x7c>
			} else if (result == -1) {
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000524:	d105      	bne.n	8000532 <main+0x72>
				// Error in PDM->PCM conversion: RED LED
				HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
 8000526:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800052a:	480b      	ldr	r0, [pc, #44]	; (8000558 <main+0x98>)
 800052c:	f001 fa93 	bl	8001a56 <HAL_GPIO_TogglePin>
 8000530:	e004      	b.n	800053c <main+0x7c>
			} else {
				// PDM->PCM conversion done: GREEN LED
				HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8000532:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000536:	4808      	ldr	r0, [pc, #32]	; (8000558 <main+0x98>)
 8000538:	f001 fa8d 	bl	8001a56 <HAL_GPIO_TogglePin>
			}
			mic_stop_recording();
 800053c:	f000 f986 	bl	800084c <mic_stop_recording>
 8000540:	e7d2      	b.n	80004e8 <main+0x28>

		} else {
			// Failed to start I2S transmission: ORANGE LED
			HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 8000542:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000546:	4804      	ldr	r0, [pc, #16]	; (8000558 <main+0x98>)
 8000548:	f001 fa85 	bl	8001a56 <HAL_GPIO_TogglePin>
		if (mic_start_recording() == 0) {
 800054c:	e7cc      	b.n	80004e8 <main+0x28>
 800054e:	bf00      	nop
 8000550:	2000086c 	.word	0x2000086c
 8000554:	000f423f 	.word	0x000f423f
 8000558:	40020c00 	.word	0x40020c00

0800055c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800055c:	b580      	push	{r7, lr}
 800055e:	b098      	sub	sp, #96	; 0x60
 8000560:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000562:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000566:	2230      	movs	r2, #48	; 0x30
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f004 ff16 	bl	800539c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000570:	f107 031c 	add.w	r3, r7, #28
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	609a      	str	r2, [r3, #8]
 800057c:	60da      	str	r2, [r3, #12]
 800057e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8000580:	f107 030c 	add.w	r3, r7, #12
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	609a      	str	r2, [r3, #8]
 800058c:	60da      	str	r2, [r3, #12]

	/** Macro to configure the PLL multiplication factor
	 */
	__HAL_RCC_PLL_PLLM_CONFIG(10);
 800058e:	4b33      	ldr	r3, [pc, #204]	; (800065c <SystemClock_Config+0x100>)
 8000590:	685b      	ldr	r3, [r3, #4]
 8000592:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000596:	4a31      	ldr	r2, [pc, #196]	; (800065c <SystemClock_Config+0x100>)
 8000598:	f043 030a 	orr.w	r3, r3, #10
 800059c:	6053      	str	r3, [r2, #4]
	/** Macro to configure the PLL clock source
	 */
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 800059e:	4b2f      	ldr	r3, [pc, #188]	; (800065c <SystemClock_Config+0x100>)
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	4a2e      	ldr	r2, [pc, #184]	; (800065c <SystemClock_Config+0x100>)
 80005a4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80005a8:	6053      	str	r3, [r2, #4]
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80005aa:	2300      	movs	r3, #0
 80005ac:	60bb      	str	r3, [r7, #8]
 80005ae:	4b2b      	ldr	r3, [pc, #172]	; (800065c <SystemClock_Config+0x100>)
 80005b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005b2:	4a2a      	ldr	r2, [pc, #168]	; (800065c <SystemClock_Config+0x100>)
 80005b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005b8:	6413      	str	r3, [r2, #64]	; 0x40
 80005ba:	4b28      	ldr	r3, [pc, #160]	; (800065c <SystemClock_Config+0x100>)
 80005bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005c2:	60bb      	str	r3, [r7, #8]
 80005c4:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005c6:	2300      	movs	r3, #0
 80005c8:	607b      	str	r3, [r7, #4]
 80005ca:	4b25      	ldr	r3, [pc, #148]	; (8000660 <SystemClock_Config+0x104>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	4a24      	ldr	r2, [pc, #144]	; (8000660 <SystemClock_Config+0x104>)
 80005d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005d4:	6013      	str	r3, [r2, #0]
 80005d6:	4b22      	ldr	r3, [pc, #136]	; (8000660 <SystemClock_Config+0x104>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005e2:	2302      	movs	r3, #2
 80005e4:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e6:	2301      	movs	r3, #1
 80005e8:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005ea:	2310      	movs	r3, #16
 80005ec:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005ee:	2300      	movs	r3, #0
 80005f0:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005f2:	2300      	movs	r3, #0
 80005f4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80005f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005fa:	4618      	mov	r0, r3
 80005fc:	f002 fa00 	bl	8002a00 <HAL_RCC_OscConfig>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <SystemClock_Config+0xae>
		Error_Handler();
 8000606:	f000 f8e9 	bl	80007dc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800060a:	230f      	movs	r3, #15
 800060c:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800060e:	2300      	movs	r3, #0
 8000610:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800061a:	2300      	movs	r3, #0
 800061c:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800061e:	f107 031c 	add.w	r3, r7, #28
 8000622:	2100      	movs	r1, #0
 8000624:	4618      	mov	r0, r3
 8000626:	f002 fc63 	bl	8002ef0 <HAL_RCC_ClockConfig>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <SystemClock_Config+0xd8>
		Error_Handler();
 8000630:	f000 f8d4 	bl	80007dc <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000634:	2301      	movs	r3, #1
 8000636:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000638:	23c0      	movs	r3, #192	; 0xc0
 800063a:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 5;
 800063c:	2305      	movs	r3, #5
 800063e:	617b      	str	r3, [r7, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000640:	f107 030c 	add.w	r3, r7, #12
 8000644:	4618      	mov	r0, r3
 8000646:	f002 fdef 	bl	8003228 <HAL_RCCEx_PeriphCLKConfig>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0xf8>
		Error_Handler();
 8000650:	f000 f8c4 	bl	80007dc <Error_Handler>
	}
}
 8000654:	bf00      	nop
 8000656:	3760      	adds	r7, #96	; 0x60
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40023800 	.word	0x40023800
 8000660:	40007000 	.word	0x40007000

08000664 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8000668:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <MX_CRC_Init+0x30>)
 800066a:	4a0b      	ldr	r2, [pc, #44]	; (8000698 <MX_CRC_Init+0x34>)
 800066c:	601a      	str	r2, [r3, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 800066e:	4809      	ldr	r0, [pc, #36]	; (8000694 <MX_CRC_Init+0x30>)
 8000670:	f000 fc3f 	bl	8000ef2 <HAL_CRC_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_CRC_Init+0x1a>
		Error_Handler();
 800067a:	f000 f8af 	bl	80007dc <Error_Handler>
	}
	__HAL_CRC_DR_RESET(&hcrc);
 800067e:	4b05      	ldr	r3, [pc, #20]	; (8000694 <MX_CRC_Init+0x30>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	689a      	ldr	r2, [r3, #8]
 8000684:	4b03      	ldr	r3, [pc, #12]	; (8000694 <MX_CRC_Init+0x30>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f042 0201 	orr.w	r2, r2, #1
 800068c:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000804 	.word	0x20000804
 8000698:	40023000 	.word	0x40023000

0800069c <MX_I2S2_Init>:
/**
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void) {
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 80006a0:	4b13      	ldr	r3, [pc, #76]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006a2:	4a14      	ldr	r2, [pc, #80]	; (80006f4 <MX_I2S2_Init+0x58>)
 80006a4:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 80006a6:	4b12      	ldr	r3, [pc, #72]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006a8:	f44f 7240 	mov.w	r2, #768	; 0x300
 80006ac:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_MSB;
 80006ae:	4b10      	ldr	r3, [pc, #64]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006b0:	2210      	movs	r2, #16
 80006b2:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 80006b4:	4b0e      	ldr	r3, [pc, #56]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006b6:	2201      	movs	r2, #1
 80006b8:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80006ba:	4b0d      	ldr	r3, [pc, #52]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006bc:	2200      	movs	r2, #0
 80006be:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80006c0:	4b0b      	ldr	r3, [pc, #44]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006c2:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80006c6:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80006c8:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80006ce:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 80006da:	4805      	ldr	r0, [pc, #20]	; (80006f0 <MX_I2S2_Init+0x54>)
 80006dc:	f001 f9d6 	bl	8001a8c <HAL_I2S_Init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_I2S2_Init+0x4e>
		Error_Handler();
 80006e6:	f000 f879 	bl	80007dc <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	2000086c 	.word	0x2000086c
 80006f4:	40003800 	.word	0x40003800

080006f8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80006fe:	2300      	movs	r3, #0
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <MX_DMA_Init+0x3c>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000706:	4a0b      	ldr	r2, [pc, #44]	; (8000734 <MX_DMA_Init+0x3c>)
 8000708:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800070c:	6313      	str	r3, [r2, #48]	; 0x30
 800070e:	4b09      	ldr	r3, [pc, #36]	; (8000734 <MX_DMA_Init+0x3c>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000712:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800071a:	2200      	movs	r2, #0
 800071c:	2100      	movs	r1, #0
 800071e:	200e      	movs	r0, #14
 8000720:	f000 fbb1 	bl	8000e86 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000724:	200e      	movs	r0, #14
 8000726:	f000 fbca 	bl	8000ebe <HAL_NVIC_EnableIRQ>

}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800

08000738 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b088      	sub	sp, #32
 800073c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800073e:	f107 030c 	add.w	r3, r7, #12
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	60bb      	str	r3, [r7, #8]
 8000752:	4b20      	ldr	r3, [pc, #128]	; (80007d4 <MX_GPIO_Init+0x9c>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a1f      	ldr	r2, [pc, #124]	; (80007d4 <MX_GPIO_Init+0x9c>)
 8000758:	f043 0304 	orr.w	r3, r3, #4
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b1d      	ldr	r3, [pc, #116]	; (80007d4 <MX_GPIO_Init+0x9c>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0304 	and.w	r3, r3, #4
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	4b19      	ldr	r3, [pc, #100]	; (80007d4 <MX_GPIO_Init+0x9c>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	4a18      	ldr	r2, [pc, #96]	; (80007d4 <MX_GPIO_Init+0x9c>)
 8000774:	f043 0302 	orr.w	r3, r3, #2
 8000778:	6313      	str	r3, [r2, #48]	; 0x30
 800077a:	4b16      	ldr	r3, [pc, #88]	; (80007d4 <MX_GPIO_Init+0x9c>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	f003 0302 	and.w	r3, r3, #2
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	603b      	str	r3, [r7, #0]
 800078a:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <MX_GPIO_Init+0x9c>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a11      	ldr	r2, [pc, #68]	; (80007d4 <MX_GPIO_Init+0x9c>)
 8000790:	f043 0308 	orr.w	r3, r3, #8
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <MX_GPIO_Init+0x9c>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0308 	and.w	r3, r3, #8
 800079e:	603b      	str	r3, [r7, #0]
 80007a0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin,
 80007a2:	2200      	movs	r2, #0
 80007a4:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80007a8:	480b      	ldr	r0, [pc, #44]	; (80007d8 <MX_GPIO_Init+0xa0>)
 80007aa:	f001 f93b 	bl	8001a24 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin;
 80007ae:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80007b2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b4:	2301      	movs	r3, #1
 80007b6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007bc:	2300      	movs	r3, #0
 80007be:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007c0:	f107 030c 	add.w	r3, r7, #12
 80007c4:	4619      	mov	r1, r3
 80007c6:	4804      	ldr	r0, [pc, #16]	; (80007d8 <MX_GPIO_Init+0xa0>)
 80007c8:	f000 ff90 	bl	80016ec <HAL_GPIO_Init>

}
 80007cc:	bf00      	nop
 80007ce:	3720      	adds	r7, #32
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40020c00 	.word	0x40020c00

080007dc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007e0:	b672      	cpsid	i
}
 80007e2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80007e4:	e7fe      	b.n	80007e4 <Error_Handler+0x8>
	...

080007e8 <mic_init>:
/*extern uint8_t is_filesystem_mounted(void);
extern serial_t *console;
*/
static int convert_audio_to_pcm(void);

void mic_init(void *instance) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  i2s = instance;
 80007f0:	4a04      	ldr	r2, [pc, #16]	; (8000804 <mic_init+0x1c>)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	6013      	str	r3, [r2, #0]
  MX_PDM2PCM_Init();
 80007f6:	f002 fe57 	bl	80034a8 <MX_PDM2PCM_Init>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20000494 	.word	0x20000494

08000808 <mic_start_recording>:

int mic_start_recording(void) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
    return 1;
  }

  LOGLN("File opened successfully ...");*/

  unsigned transfer_len = PDM_BUF_SIZE;
 800080e:	23c0      	movs	r3, #192	; 0xc0
 8000810:	607b      	str	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_I2S_Receive_DMA(i2s, rxbufs[0], transfer_len);
 8000812:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <mic_start_recording+0x38>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	687a      	ldr	r2, [r7, #4]
 8000818:	b292      	uxth	r2, r2
 800081a:	490a      	ldr	r1, [pc, #40]	; (8000844 <mic_start_recording+0x3c>)
 800081c:	4618      	mov	r0, r3
 800081e:	f001 fa75 	bl	8001d0c <HAL_I2S_Receive_DMA>
 8000822:	4603      	mov	r3, r0
 8000824:	70fb      	strb	r3, [r7, #3]
  if (status != HAL_OK) {
 8000826:	78fb      	ldrb	r3, [r7, #3]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <mic_start_recording+0x28>
    //LOGLN("Failed to start I2S transmission.");
    return 1;
 800082c:	2301      	movs	r3, #1
 800082e:	e003      	b.n	8000838 <mic_start_recording+0x30>
  }
  sample_count = 0;
 8000830:	4b05      	ldr	r3, [pc, #20]	; (8000848 <mic_start_recording+0x40>)
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]

  return 0;
 8000836:	2300      	movs	r3, #0
}
 8000838:	4618      	mov	r0, r3
 800083a:	3708      	adds	r7, #8
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20000494 	.word	0x20000494
 8000844:	200004f8 	.word	0x200004f8
 8000848:	200007fc 	.word	0x200007fc

0800084c <mic_stop_recording>:

void mic_stop_recording(void) {
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  HAL_I2S_DMAStop(i2s);
 8000850:	4b03      	ldr	r3, [pc, #12]	; (8000860 <mic_stop_recording+0x14>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4618      	mov	r0, r3
 8000856:	f001 fb15 	bl	8001e84 <HAL_I2S_DMAStop>
  /*f_close(&fp);
  sprintf(msg, "%u samples recorded ...", sample_count);
  LOGLN(msg);*/
}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000494 	.word	0x20000494

08000864 <mic_monitor>:

int mic_monitor(void) {
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  if (new_data) {
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <mic_monitor+0x24>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	b2db      	uxtb	r3, r3
 800086e:	2b00      	cmp	r3, #0
 8000870:	d006      	beq.n	8000880 <mic_monitor+0x1c>
    new_data = 0;
 8000872:	4b05      	ldr	r3, [pc, #20]	; (8000888 <mic_monitor+0x24>)
 8000874:	2200      	movs	r2, #0
 8000876:	701a      	strb	r2, [r3, #0]
    return convert_audio_to_pcm();
 8000878:	f000 f808 	bl	800088c <convert_audio_to_pcm>
 800087c:	4603      	mov	r3, r0
 800087e:	e000      	b.n	8000882 <mic_monitor+0x1e>
  }
  return 0;
 8000880:	2300      	movs	r3, #0
}
 8000882:	4618      	mov	r0, r3
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	20000800 	.word	0x20000800

0800088c <convert_audio_to_pcm>:

static int convert_audio_to_pcm(void) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
  uint32_t rc = PDM_Filter(rxbuf, pcm, &PDM1_filter_handler);
 8000892:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <convert_audio_to_pcm+0x2c>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a09      	ldr	r2, [pc, #36]	; (80008bc <convert_audio_to_pcm+0x30>)
 8000898:	4909      	ldr	r1, [pc, #36]	; (80008c0 <convert_audio_to_pcm+0x34>)
 800089a:	4618      	mov	r0, r3
 800089c:	f004 fcfa 	bl	8005294 <PDM_Filter>
 80008a0:	6078      	str	r0, [r7, #4]
  if (rc != 0) {
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d002      	beq.n	80008ae <convert_audio_to_pcm+0x22>
    //LOGLN("Error in PDM->PCM conversion.");
    return -1;
 80008a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008ac:	e000      	b.n	80008b0 <convert_audio_to_pcm+0x24>
  }
  return 1;
 80008ae:	2301      	movs	r3, #1
  FRESULT fr = f_write(&fp, pcm, len, &write_count);
  if (fr != FR_OK) {
    LOGLN("Failed to write PCM audio to file.");
  }
  sample_count += PCM_BUF_SIZE;*/
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3708      	adds	r7, #8
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	200007f8 	.word	0x200007f8
 80008bc:	200008c0 	.word	0x200008c0
 80008c0:	20000498 	.word	0x20000498

080008c4 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  if (hi2s != i2s) {
 80008cc:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <HAL_I2S_RxHalfCpltCallback+0x2c>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	687a      	ldr	r2, [r7, #4]
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d106      	bne.n	80008e4 <HAL_I2S_RxHalfCpltCallback+0x20>
    return;
  }
  rxbuf = rxbufs[0];
 80008d6:	4b07      	ldr	r3, [pc, #28]	; (80008f4 <HAL_I2S_RxHalfCpltCallback+0x30>)
 80008d8:	4a07      	ldr	r2, [pc, #28]	; (80008f8 <HAL_I2S_RxHalfCpltCallback+0x34>)
 80008da:	601a      	str	r2, [r3, #0]
  new_data = 1;
 80008dc:	4b07      	ldr	r3, [pc, #28]	; (80008fc <HAL_I2S_RxHalfCpltCallback+0x38>)
 80008de:	2201      	movs	r2, #1
 80008e0:	701a      	strb	r2, [r3, #0]
 80008e2:	e000      	b.n	80008e6 <HAL_I2S_RxHalfCpltCallback+0x22>
    return;
 80008e4:	bf00      	nop
}
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr
 80008f0:	20000494 	.word	0x20000494
 80008f4:	200007f8 	.word	0x200007f8
 80008f8:	200004f8 	.word	0x200004f8
 80008fc:	20000800 	.word	0x20000800

08000900 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  if (hi2s != i2s) {
 8000908:	4b08      	ldr	r3, [pc, #32]	; (800092c <HAL_I2S_RxCpltCallback+0x2c>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	687a      	ldr	r2, [r7, #4]
 800090e:	429a      	cmp	r2, r3
 8000910:	d106      	bne.n	8000920 <HAL_I2S_RxCpltCallback+0x20>
    return;
  }
  rxbuf = rxbufs[1];
 8000912:	4b07      	ldr	r3, [pc, #28]	; (8000930 <HAL_I2S_RxCpltCallback+0x30>)
 8000914:	4a07      	ldr	r2, [pc, #28]	; (8000934 <HAL_I2S_RxCpltCallback+0x34>)
 8000916:	601a      	str	r2, [r3, #0]
  new_data = 1;
 8000918:	4b07      	ldr	r3, [pc, #28]	; (8000938 <HAL_I2S_RxCpltCallback+0x38>)
 800091a:	2201      	movs	r2, #1
 800091c:	701a      	strb	r2, [r3, #0]
 800091e:	e000      	b.n	8000922 <HAL_I2S_RxCpltCallback+0x22>
    return;
 8000920:	bf00      	nop
}
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	20000494 	.word	0x20000494
 8000930:	200007f8 	.word	0x200007f8
 8000934:	20000678 	.word	0x20000678
 8000938:	20000800 	.word	0x20000800

0800093c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	4b10      	ldr	r3, [pc, #64]	; (8000988 <HAL_MspInit+0x4c>)
 8000948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094a:	4a0f      	ldr	r2, [pc, #60]	; (8000988 <HAL_MspInit+0x4c>)
 800094c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000950:	6453      	str	r3, [r2, #68]	; 0x44
 8000952:	4b0d      	ldr	r3, [pc, #52]	; (8000988 <HAL_MspInit+0x4c>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	603b      	str	r3, [r7, #0]
 8000962:	4b09      	ldr	r3, [pc, #36]	; (8000988 <HAL_MspInit+0x4c>)
 8000964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000966:	4a08      	ldr	r2, [pc, #32]	; (8000988 <HAL_MspInit+0x4c>)
 8000968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800096c:	6413      	str	r3, [r2, #64]	; 0x40
 800096e:	4b06      	ldr	r3, [pc, #24]	; (8000988 <HAL_MspInit+0x4c>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	40023800 	.word	0x40023800

0800098c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800098c:	b480      	push	{r7}
 800098e:	b085      	sub	sp, #20
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a0b      	ldr	r2, [pc, #44]	; (80009c8 <HAL_CRC_MspInit+0x3c>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d10d      	bne.n	80009ba <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	4b0a      	ldr	r3, [pc, #40]	; (80009cc <HAL_CRC_MspInit+0x40>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	4a09      	ldr	r2, [pc, #36]	; (80009cc <HAL_CRC_MspInit+0x40>)
 80009a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80009ac:	6313      	str	r3, [r2, #48]	; 0x30
 80009ae:	4b07      	ldr	r3, [pc, #28]	; (80009cc <HAL_CRC_MspInit+0x40>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80009ba:	bf00      	nop
 80009bc:	3714      	adds	r7, #20
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	40023000 	.word	0x40023000
 80009cc:	40023800 	.word	0x40023800

080009d0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b08a      	sub	sp, #40	; 0x28
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d8:	f107 0314 	add.w	r3, r7, #20
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]
 80009e2:	609a      	str	r2, [r3, #8]
 80009e4:	60da      	str	r2, [r3, #12]
 80009e6:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a41      	ldr	r2, [pc, #260]	; (8000af4 <HAL_I2S_MspInit+0x124>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d17b      	bne.n	8000aea <HAL_I2S_MspInit+0x11a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80009f2:	2300      	movs	r3, #0
 80009f4:	613b      	str	r3, [r7, #16]
 80009f6:	4b40      	ldr	r3, [pc, #256]	; (8000af8 <HAL_I2S_MspInit+0x128>)
 80009f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009fa:	4a3f      	ldr	r2, [pc, #252]	; (8000af8 <HAL_I2S_MspInit+0x128>)
 80009fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a00:	6413      	str	r3, [r2, #64]	; 0x40
 8000a02:	4b3d      	ldr	r3, [pc, #244]	; (8000af8 <HAL_I2S_MspInit+0x128>)
 8000a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a0a:	613b      	str	r3, [r7, #16]
 8000a0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	4b39      	ldr	r3, [pc, #228]	; (8000af8 <HAL_I2S_MspInit+0x128>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	4a38      	ldr	r2, [pc, #224]	; (8000af8 <HAL_I2S_MspInit+0x128>)
 8000a18:	f043 0304 	orr.w	r3, r3, #4
 8000a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1e:	4b36      	ldr	r3, [pc, #216]	; (8000af8 <HAL_I2S_MspInit+0x128>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	f003 0304 	and.w	r3, r3, #4
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60bb      	str	r3, [r7, #8]
 8000a2e:	4b32      	ldr	r3, [pc, #200]	; (8000af8 <HAL_I2S_MspInit+0x128>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	4a31      	ldr	r2, [pc, #196]	; (8000af8 <HAL_I2S_MspInit+0x128>)
 8000a34:	f043 0302 	orr.w	r3, r3, #2
 8000a38:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3a:	4b2f      	ldr	r3, [pc, #188]	; (8000af8 <HAL_I2S_MspInit+0x128>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	f003 0302 	and.w	r3, r3, #2
 8000a42:	60bb      	str	r3, [r7, #8]
 8000a44:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a46:	2308      	movs	r3, #8
 8000a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a52:	2300      	movs	r3, #0
 8000a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a56:	2305      	movs	r3, #5
 8000a58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a5a:	f107 0314 	add.w	r3, r7, #20
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4826      	ldr	r0, [pc, #152]	; (8000afc <HAL_I2S_MspInit+0x12c>)
 8000a62:	f000 fe43 	bl	80016ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000a66:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2300      	movs	r3, #0
 8000a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a78:	2305      	movs	r3, #5
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	481f      	ldr	r0, [pc, #124]	; (8000b00 <HAL_I2S_MspInit+0x130>)
 8000a84:	f000 fe32 	bl	80016ec <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8000a88:	4b1e      	ldr	r3, [pc, #120]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000a8a:	4a1f      	ldr	r2, [pc, #124]	; (8000b08 <HAL_I2S_MspInit+0x138>)
 8000a8c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8000a8e:	4b1d      	ldr	r3, [pc, #116]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a94:	4b1b      	ldr	r3, [pc, #108]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000aa0:	4b18      	ldr	r3, [pc, #96]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000aa2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000aa6:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000aa8:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000aaa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000aae:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ab0:	4b14      	ldr	r3, [pc, #80]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000ab2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ab6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8000ab8:	4b12      	ldr	r3, [pc, #72]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000aba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000abe:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000ac0:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000ac2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ac6:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ac8:	4b0e      	ldr	r3, [pc, #56]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000ace:	480d      	ldr	r0, [pc, #52]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000ad0:	f000 fa2c 	bl	8000f2c <HAL_DMA_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <HAL_I2S_MspInit+0x10e>
    {
      Error_Handler();
 8000ada:	f7ff fe7f 	bl	80007dc <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4a08      	ldr	r2, [pc, #32]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000ae2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ae4:	4a07      	ldr	r2, [pc, #28]	; (8000b04 <HAL_I2S_MspInit+0x134>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000aea:	bf00      	nop
 8000aec:	3728      	adds	r7, #40	; 0x28
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40003800 	.word	0x40003800
 8000af8:	40023800 	.word	0x40023800
 8000afc:	40020800 	.word	0x40020800
 8000b00:	40020400 	.word	0x40020400
 8000b04:	2000080c 	.word	0x2000080c
 8000b08:	40026058 	.word	0x40026058

08000b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b10:	e7fe      	b.n	8000b10 <NMI_Handler+0x4>

08000b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b16:	e7fe      	b.n	8000b16 <HardFault_Handler+0x4>

08000b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b1c:	e7fe      	b.n	8000b1c <MemManage_Handler+0x4>

08000b1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <BusFault_Handler+0x4>

08000b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <UsageFault_Handler+0x4>

08000b2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr

08000b46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b58:	f000 f89a 	bl	8000c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000b64:	4802      	ldr	r0, [pc, #8]	; (8000b70 <DMA1_Stream3_IRQHandler+0x10>)
 8000b66:	f000 fb57 	bl	8001218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	2000080c 	.word	0x2000080c

08000b74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <SystemInit+0x20>)
 8000b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b7e:	4a05      	ldr	r2, [pc, #20]	; (8000b94 <SystemInit+0x20>)
 8000b80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bd0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b9c:	480d      	ldr	r0, [pc, #52]	; (8000bd4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b9e:	490e      	ldr	r1, [pc, #56]	; (8000bd8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ba0:	4a0e      	ldr	r2, [pc, #56]	; (8000bdc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ba2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba4:	e002      	b.n	8000bac <LoopCopyDataInit>

08000ba6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000baa:	3304      	adds	r3, #4

08000bac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb0:	d3f9      	bcc.n	8000ba6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bb2:	4a0b      	ldr	r2, [pc, #44]	; (8000be0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bb4:	4c0b      	ldr	r4, [pc, #44]	; (8000be4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb8:	e001      	b.n	8000bbe <LoopFillZerobss>

08000bba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bbc:	3204      	adds	r2, #4

08000bbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc0:	d3fb      	bcc.n	8000bba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000bc2:	f7ff ffd7 	bl	8000b74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bc6:	f004 fbc5 	bl	8005354 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bca:	f7ff fc79 	bl	80004c0 <main>
  bx  lr    
 8000bce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000bd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd8:	20000474 	.word	0x20000474
  ldr r2, =_sidata
 8000bdc:	08005d1c 	.word	0x08005d1c
  ldr r2, =_sbss
 8000be0:	20000474 	.word	0x20000474
  ldr r4, =_ebss
 8000be4:	2000090c 	.word	0x2000090c

08000be8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000be8:	e7fe      	b.n	8000be8 <ADC_IRQHandler>
	...

08000bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bf0:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <HAL_Init+0x40>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a0d      	ldr	r2, [pc, #52]	; (8000c2c <HAL_Init+0x40>)
 8000bf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bfc:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <HAL_Init+0x40>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a0a      	ldr	r2, [pc, #40]	; (8000c2c <HAL_Init+0x40>)
 8000c02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <HAL_Init+0x40>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <HAL_Init+0x40>)
 8000c0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c14:	2003      	movs	r0, #3
 8000c16:	f000 f92b 	bl	8000e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	f000 f808 	bl	8000c30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c20:	f7ff fe8c 	bl	800093c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40023c00 	.word	0x40023c00

08000c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c38:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <HAL_InitTick+0x54>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <HAL_InitTick+0x58>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 f943 	bl	8000eda <HAL_SYSTICK_Config>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e00e      	b.n	8000c7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2b0f      	cmp	r3, #15
 8000c62:	d80a      	bhi.n	8000c7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c64:	2200      	movs	r2, #0
 8000c66:	6879      	ldr	r1, [r7, #4]
 8000c68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 f90b 	bl	8000e86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c70:	4a06      	ldr	r2, [pc, #24]	; (8000c8c <HAL_InitTick+0x5c>)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c76:	2300      	movs	r3, #0
 8000c78:	e000      	b.n	8000c7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000400 	.word	0x20000400
 8000c88:	20000408 	.word	0x20000408
 8000c8c:	20000404 	.word	0x20000404

08000c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c94:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <HAL_IncTick+0x20>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <HAL_IncTick+0x24>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	4a04      	ldr	r2, [pc, #16]	; (8000cb4 <HAL_IncTick+0x24>)
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	20000408 	.word	0x20000408
 8000cb4:	200008b4 	.word	0x200008b4

08000cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return uwTick;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	; (8000ccc <HAL_GetTick+0x14>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	200008b4 	.word	0x200008b4

08000cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cec:	4013      	ands	r3, r2
 8000cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d02:	4a04      	ldr	r2, [pc, #16]	; (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60d3      	str	r3, [r2, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d1c:	4b04      	ldr	r3, [pc, #16]	; (8000d30 <__NVIC_GetPriorityGrouping+0x18>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	0a1b      	lsrs	r3, r3, #8
 8000d22:	f003 0307 	and.w	r3, r3, #7
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db0b      	blt.n	8000d5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	f003 021f 	and.w	r2, r3, #31
 8000d4c:	4907      	ldr	r1, [pc, #28]	; (8000d6c <__NVIC_EnableIRQ+0x38>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	2001      	movs	r0, #1
 8000d56:	fa00 f202 	lsl.w	r2, r0, r2
 8000d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000e100 	.word	0xe000e100

08000d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	db0a      	blt.n	8000d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	490c      	ldr	r1, [pc, #48]	; (8000dbc <__NVIC_SetPriority+0x4c>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	0112      	lsls	r2, r2, #4
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	440b      	add	r3, r1
 8000d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d98:	e00a      	b.n	8000db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4908      	ldr	r1, [pc, #32]	; (8000dc0 <__NVIC_SetPriority+0x50>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	3b04      	subs	r3, #4
 8000da8:	0112      	lsls	r2, r2, #4
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	440b      	add	r3, r1
 8000dae:	761a      	strb	r2, [r3, #24]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000e100 	.word	0xe000e100
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	; 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43da      	mvns	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	43d9      	mvns	r1, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	4313      	orrs	r3, r2
         );
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3724      	adds	r7, #36	; 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
	...

08000e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3b01      	subs	r3, #1
 8000e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e3c:	d301      	bcc.n	8000e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00f      	b.n	8000e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e42:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <SysTick_Config+0x40>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e50:	f7ff ff8e 	bl	8000d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e54:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <SysTick_Config+0x40>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5a:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <SysTick_Config+0x40>)
 8000e5c:	2207      	movs	r2, #7
 8000e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	e000e010 	.word	0xe000e010

08000e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff ff29 	bl	8000cd0 <__NVIC_SetPriorityGrouping>
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e98:	f7ff ff3e 	bl	8000d18 <__NVIC_GetPriorityGrouping>
 8000e9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	68b9      	ldr	r1, [r7, #8]
 8000ea2:	6978      	ldr	r0, [r7, #20]
 8000ea4:	f7ff ff8e 	bl	8000dc4 <NVIC_EncodePriority>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eae:	4611      	mov	r1, r2
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff5d 	bl	8000d70 <__NVIC_SetPriority>
}
 8000eb6:	bf00      	nop
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b082      	sub	sp, #8
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff ff31 	bl	8000d34 <__NVIC_EnableIRQ>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b082      	sub	sp, #8
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff ffa2 	bl	8000e2c <SysTick_Config>
 8000ee8:	4603      	mov	r3, r0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d101      	bne.n	8000f04 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e00e      	b.n	8000f22 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	795b      	ldrb	r3, [r3, #5]
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d105      	bne.n	8000f1a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2200      	movs	r2, #0
 8000f12:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f7ff fd39 	bl	800098c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
	...

08000f2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000f38:	f7ff febe 	bl	8000cb8 <HAL_GetTick>
 8000f3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d101      	bne.n	8000f48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000f44:	2301      	movs	r3, #1
 8000f46:	e099      	b.n	800107c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2200      	movs	r2, #0
 8000f54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f022 0201 	bic.w	r2, r2, #1
 8000f66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f68:	e00f      	b.n	8000f8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f6a:	f7ff fea5 	bl	8000cb8 <HAL_GetTick>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	2b05      	cmp	r3, #5
 8000f76:	d908      	bls.n	8000f8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2220      	movs	r2, #32
 8000f7c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2203      	movs	r2, #3
 8000f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e078      	b.n	800107c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f003 0301 	and.w	r3, r3, #1
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d1e8      	bne.n	8000f6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	4b38      	ldr	r3, [pc, #224]	; (8001084 <HAL_DMA_Init+0x158>)
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685a      	ldr	r2, [r3, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000fb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	691b      	ldr	r3, [r3, #16]
 8000fbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6a1b      	ldr	r3, [r3, #32]
 8000fd4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000fd6:	697a      	ldr	r2, [r7, #20]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe0:	2b04      	cmp	r3, #4
 8000fe2:	d107      	bne.n	8000ff4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fec:	4313      	orrs	r3, r2
 8000fee:	697a      	ldr	r2, [r7, #20]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	697a      	ldr	r2, [r7, #20]
 8000ffa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	f023 0307 	bic.w	r3, r3, #7
 800100a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	4313      	orrs	r3, r2
 8001014:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800101a:	2b04      	cmp	r3, #4
 800101c:	d117      	bne.n	800104e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001022:	697a      	ldr	r2, [r7, #20]
 8001024:	4313      	orrs	r3, r2
 8001026:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800102c:	2b00      	cmp	r3, #0
 800102e:	d00e      	beq.n	800104e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f000 fadf 	bl	80015f4 <DMA_CheckFifoParam>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d008      	beq.n	800104e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2240      	movs	r2, #64	; 0x40
 8001040:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2201      	movs	r2, #1
 8001046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800104a:	2301      	movs	r3, #1
 800104c:	e016      	b.n	800107c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f000 fa96 	bl	8001588 <DMA_CalcBaseAndBitshift>
 800105c:	4603      	mov	r3, r0
 800105e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001064:	223f      	movs	r2, #63	; 0x3f
 8001066:	409a      	lsls	r2, r3
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2200      	movs	r2, #0
 8001070:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2201      	movs	r2, #1
 8001076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800107a:	2300      	movs	r3, #0
}
 800107c:	4618      	mov	r0, r3
 800107e:	3718      	adds	r7, #24
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	f010803f 	.word	0xf010803f

08001088 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
 8001094:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001096:	2300      	movs	r3, #0
 8001098:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800109e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d101      	bne.n	80010ae <HAL_DMA_Start_IT+0x26>
 80010aa:	2302      	movs	r3, #2
 80010ac:	e040      	b.n	8001130 <HAL_DMA_Start_IT+0xa8>
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2201      	movs	r2, #1
 80010b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d12f      	bne.n	8001122 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	2202      	movs	r2, #2
 80010c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2200      	movs	r2, #0
 80010ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	68b9      	ldr	r1, [r7, #8]
 80010d6:	68f8      	ldr	r0, [r7, #12]
 80010d8:	f000 fa28 	bl	800152c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010e0:	223f      	movs	r2, #63	; 0x3f
 80010e2:	409a      	lsls	r2, r3
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f042 0216 	orr.w	r2, r2, #22
 80010f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d007      	beq.n	8001110 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f042 0208 	orr.w	r2, r2, #8
 800110e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f042 0201 	orr.w	r2, r2, #1
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	e005      	b.n	800112e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2200      	movs	r2, #0
 8001126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800112a:	2302      	movs	r3, #2
 800112c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800112e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001144:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001146:	f7ff fdb7 	bl	8000cb8 <HAL_GetTick>
 800114a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b02      	cmp	r3, #2
 8001156:	d008      	beq.n	800116a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2280      	movs	r2, #128	; 0x80
 800115c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e052      	b.n	8001210 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f022 0216 	bic.w	r2, r2, #22
 8001178:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	695a      	ldr	r2, [r3, #20]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001188:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118e:	2b00      	cmp	r3, #0
 8001190:	d103      	bne.n	800119a <HAL_DMA_Abort+0x62>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001196:	2b00      	cmp	r3, #0
 8001198:	d007      	beq.n	80011aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f022 0208 	bic.w	r2, r2, #8
 80011a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f022 0201 	bic.w	r2, r2, #1
 80011b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011ba:	e013      	b.n	80011e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011bc:	f7ff fd7c 	bl	8000cb8 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b05      	cmp	r3, #5
 80011c8:	d90c      	bls.n	80011e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2220      	movs	r2, #32
 80011ce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2203      	movs	r2, #3
 80011d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2200      	movs	r2, #0
 80011dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	e015      	b.n	8001210 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1e4      	bne.n	80011bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011f6:	223f      	movs	r2, #63	; 0x3f
 80011f8:	409a      	lsls	r2, r3
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2201      	movs	r2, #1
 8001202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001220:	2300      	movs	r3, #0
 8001222:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001224:	4b92      	ldr	r3, [pc, #584]	; (8001470 <HAL_DMA_IRQHandler+0x258>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a92      	ldr	r2, [pc, #584]	; (8001474 <HAL_DMA_IRQHandler+0x25c>)
 800122a:	fba2 2303 	umull	r2, r3, r2, r3
 800122e:	0a9b      	lsrs	r3, r3, #10
 8001230:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001236:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001242:	2208      	movs	r2, #8
 8001244:	409a      	lsls	r2, r3
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	4013      	ands	r3, r2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d01a      	beq.n	8001284 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0304 	and.w	r3, r3, #4
 8001258:	2b00      	cmp	r3, #0
 800125a:	d013      	beq.n	8001284 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f022 0204 	bic.w	r2, r2, #4
 800126a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001270:	2208      	movs	r2, #8
 8001272:	409a      	lsls	r2, r3
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800127c:	f043 0201 	orr.w	r2, r3, #1
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001288:	2201      	movs	r2, #1
 800128a:	409a      	lsls	r2, r3
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4013      	ands	r3, r2
 8001290:	2b00      	cmp	r3, #0
 8001292:	d012      	beq.n	80012ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d00b      	beq.n	80012ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012a6:	2201      	movs	r2, #1
 80012a8:	409a      	lsls	r2, r3
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012b2:	f043 0202 	orr.w	r2, r3, #2
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012be:	2204      	movs	r2, #4
 80012c0:	409a      	lsls	r2, r3
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	4013      	ands	r3, r2
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d012      	beq.n	80012f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d00b      	beq.n	80012f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012dc:	2204      	movs	r2, #4
 80012de:	409a      	lsls	r2, r3
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012e8:	f043 0204 	orr.w	r2, r3, #4
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012f4:	2210      	movs	r2, #16
 80012f6:	409a      	lsls	r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	4013      	ands	r3, r2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d043      	beq.n	8001388 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0308 	and.w	r3, r3, #8
 800130a:	2b00      	cmp	r3, #0
 800130c:	d03c      	beq.n	8001388 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001312:	2210      	movs	r2, #16
 8001314:	409a      	lsls	r2, r3
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d018      	beq.n	800135a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d108      	bne.n	8001348 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133a:	2b00      	cmp	r3, #0
 800133c:	d024      	beq.n	8001388 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	4798      	blx	r3
 8001346:	e01f      	b.n	8001388 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800134c:	2b00      	cmp	r3, #0
 800134e:	d01b      	beq.n	8001388 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	4798      	blx	r3
 8001358:	e016      	b.n	8001388 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001364:	2b00      	cmp	r3, #0
 8001366:	d107      	bne.n	8001378 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f022 0208 	bic.w	r2, r2, #8
 8001376:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800138c:	2220      	movs	r2, #32
 800138e:	409a      	lsls	r2, r3
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4013      	ands	r3, r2
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 808e 	beq.w	80014b6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 0310 	and.w	r3, r3, #16
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f000 8086 	beq.w	80014b6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013ae:	2220      	movs	r2, #32
 80013b0:	409a      	lsls	r2, r3
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b05      	cmp	r3, #5
 80013c0:	d136      	bne.n	8001430 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f022 0216 	bic.w	r2, r2, #22
 80013d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	695a      	ldr	r2, [r3, #20]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d103      	bne.n	80013f2 <HAL_DMA_IRQHandler+0x1da>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d007      	beq.n	8001402 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f022 0208 	bic.w	r2, r2, #8
 8001400:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001406:	223f      	movs	r2, #63	; 0x3f
 8001408:	409a      	lsls	r2, r3
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2201      	movs	r2, #1
 8001412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001422:	2b00      	cmp	r3, #0
 8001424:	d07d      	beq.n	8001522 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	4798      	blx	r3
        }
        return;
 800142e:	e078      	b.n	8001522 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d01c      	beq.n	8001478 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d108      	bne.n	800145e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001450:	2b00      	cmp	r3, #0
 8001452:	d030      	beq.n	80014b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	4798      	blx	r3
 800145c:	e02b      	b.n	80014b6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001462:	2b00      	cmp	r3, #0
 8001464:	d027      	beq.n	80014b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	4798      	blx	r3
 800146e:	e022      	b.n	80014b6 <HAL_DMA_IRQHandler+0x29e>
 8001470:	20000400 	.word	0x20000400
 8001474:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001482:	2b00      	cmp	r3, #0
 8001484:	d10f      	bne.n	80014a6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f022 0210 	bic.w	r2, r2, #16
 8001494:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2201      	movs	r2, #1
 800149a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2200      	movs	r2, #0
 80014a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d032      	beq.n	8001524 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d022      	beq.n	8001510 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2205      	movs	r2, #5
 80014ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f022 0201 	bic.w	r2, r2, #1
 80014e0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	3301      	adds	r3, #1
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	697a      	ldr	r2, [r7, #20]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d307      	bcc.n	80014fe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1f2      	bne.n	80014e2 <HAL_DMA_IRQHandler+0x2ca>
 80014fc:	e000      	b.n	8001500 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80014fe:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2201      	movs	r2, #1
 8001504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2200      	movs	r2, #0
 800150c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001514:	2b00      	cmp	r3, #0
 8001516:	d005      	beq.n	8001524 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	4798      	blx	r3
 8001520:	e000      	b.n	8001524 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001522:	bf00      	nop
    }
  }
}
 8001524:	3718      	adds	r7, #24
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop

0800152c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
 8001538:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001548:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	683a      	ldr	r2, [r7, #0]
 8001550:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	2b40      	cmp	r3, #64	; 0x40
 8001558:	d108      	bne.n	800156c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800156a:	e007      	b.n	800157c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	68ba      	ldr	r2, [r7, #8]
 8001572:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	687a      	ldr	r2, [r7, #4]
 800157a:	60da      	str	r2, [r3, #12]
}
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001588:	b480      	push	{r7}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	b2db      	uxtb	r3, r3
 8001596:	3b10      	subs	r3, #16
 8001598:	4a14      	ldr	r2, [pc, #80]	; (80015ec <DMA_CalcBaseAndBitshift+0x64>)
 800159a:	fba2 2303 	umull	r2, r3, r2, r3
 800159e:	091b      	lsrs	r3, r3, #4
 80015a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80015a2:	4a13      	ldr	r2, [pc, #76]	; (80015f0 <DMA_CalcBaseAndBitshift+0x68>)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4413      	add	r3, r2
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	461a      	mov	r2, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2b03      	cmp	r3, #3
 80015b4:	d909      	bls.n	80015ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80015be:	f023 0303 	bic.w	r3, r3, #3
 80015c2:	1d1a      	adds	r2, r3, #4
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	659a      	str	r2, [r3, #88]	; 0x58
 80015c8:	e007      	b.n	80015da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80015d2:	f023 0303 	bic.w	r3, r3, #3
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3714      	adds	r7, #20
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	aaaaaaab 	.word	0xaaaaaaab
 80015f0:	08005ce0 	.word	0x08005ce0

080015f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015fc:	2300      	movs	r3, #0
 80015fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001604:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d11f      	bne.n	800164e <DMA_CheckFifoParam+0x5a>
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	2b03      	cmp	r3, #3
 8001612:	d856      	bhi.n	80016c2 <DMA_CheckFifoParam+0xce>
 8001614:	a201      	add	r2, pc, #4	; (adr r2, 800161c <DMA_CheckFifoParam+0x28>)
 8001616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161a:	bf00      	nop
 800161c:	0800162d 	.word	0x0800162d
 8001620:	0800163f 	.word	0x0800163f
 8001624:	0800162d 	.word	0x0800162d
 8001628:	080016c3 	.word	0x080016c3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001630:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d046      	beq.n	80016c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800163c:	e043      	b.n	80016c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001642:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001646:	d140      	bne.n	80016ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800164c:	e03d      	b.n	80016ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001656:	d121      	bne.n	800169c <DMA_CheckFifoParam+0xa8>
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2b03      	cmp	r3, #3
 800165c:	d837      	bhi.n	80016ce <DMA_CheckFifoParam+0xda>
 800165e:	a201      	add	r2, pc, #4	; (adr r2, 8001664 <DMA_CheckFifoParam+0x70>)
 8001660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001664:	08001675 	.word	0x08001675
 8001668:	0800167b 	.word	0x0800167b
 800166c:	08001675 	.word	0x08001675
 8001670:	0800168d 	.word	0x0800168d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	73fb      	strb	r3, [r7, #15]
      break;
 8001678:	e030      	b.n	80016dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800167e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d025      	beq.n	80016d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800168a:	e022      	b.n	80016d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001690:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001694:	d11f      	bne.n	80016d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800169a:	e01c      	b.n	80016d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d903      	bls.n	80016aa <DMA_CheckFifoParam+0xb6>
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	2b03      	cmp	r3, #3
 80016a6:	d003      	beq.n	80016b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80016a8:	e018      	b.n	80016dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	73fb      	strb	r3, [r7, #15]
      break;
 80016ae:	e015      	b.n	80016dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d00e      	beq.n	80016da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	73fb      	strb	r3, [r7, #15]
      break;
 80016c0:	e00b      	b.n	80016da <DMA_CheckFifoParam+0xe6>
      break;
 80016c2:	bf00      	nop
 80016c4:	e00a      	b.n	80016dc <DMA_CheckFifoParam+0xe8>
      break;
 80016c6:	bf00      	nop
 80016c8:	e008      	b.n	80016dc <DMA_CheckFifoParam+0xe8>
      break;
 80016ca:	bf00      	nop
 80016cc:	e006      	b.n	80016dc <DMA_CheckFifoParam+0xe8>
      break;
 80016ce:	bf00      	nop
 80016d0:	e004      	b.n	80016dc <DMA_CheckFifoParam+0xe8>
      break;
 80016d2:	bf00      	nop
 80016d4:	e002      	b.n	80016dc <DMA_CheckFifoParam+0xe8>
      break;   
 80016d6:	bf00      	nop
 80016d8:	e000      	b.n	80016dc <DMA_CheckFifoParam+0xe8>
      break;
 80016da:	bf00      	nop
    }
  } 
  
  return status; 
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop

080016ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b089      	sub	sp, #36	; 0x24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016fa:	2300      	movs	r3, #0
 80016fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016fe:	2300      	movs	r3, #0
 8001700:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
 8001706:	e16b      	b.n	80019e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001708:	2201      	movs	r2, #1
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	697a      	ldr	r2, [r7, #20]
 8001718:	4013      	ands	r3, r2
 800171a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	429a      	cmp	r2, r3
 8001722:	f040 815a 	bne.w	80019da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f003 0303 	and.w	r3, r3, #3
 800172e:	2b01      	cmp	r3, #1
 8001730:	d005      	beq.n	800173e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800173a:	2b02      	cmp	r3, #2
 800173c:	d130      	bne.n	80017a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	2203      	movs	r2, #3
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	43db      	mvns	r3, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4013      	ands	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	68da      	ldr	r2, [r3, #12]
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	4313      	orrs	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001774:	2201      	movs	r2, #1
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4013      	ands	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	091b      	lsrs	r3, r3, #4
 800178a:	f003 0201 	and.w	r2, r3, #1
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4313      	orrs	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f003 0303 	and.w	r3, r3, #3
 80017a8:	2b03      	cmp	r3, #3
 80017aa:	d017      	beq.n	80017dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	2203      	movs	r2, #3
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	43db      	mvns	r3, r3
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	4013      	ands	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	689a      	ldr	r2, [r3, #8]
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 0303 	and.w	r3, r3, #3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d123      	bne.n	8001830 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	08da      	lsrs	r2, r3, #3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	3208      	adds	r2, #8
 80017f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	220f      	movs	r2, #15
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	43db      	mvns	r3, r3
 8001806:	69ba      	ldr	r2, [r7, #24]
 8001808:	4013      	ands	r3, r2
 800180a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	691a      	ldr	r2, [r3, #16]
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	4313      	orrs	r3, r2
 8001820:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	08da      	lsrs	r2, r3, #3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3208      	adds	r2, #8
 800182a:	69b9      	ldr	r1, [r7, #24]
 800182c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	2203      	movs	r2, #3
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	43db      	mvns	r3, r3
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4013      	ands	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f003 0203 	and.w	r2, r3, #3
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4313      	orrs	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800186c:	2b00      	cmp	r3, #0
 800186e:	f000 80b4 	beq.w	80019da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	4b60      	ldr	r3, [pc, #384]	; (80019f8 <HAL_GPIO_Init+0x30c>)
 8001878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800187a:	4a5f      	ldr	r2, [pc, #380]	; (80019f8 <HAL_GPIO_Init+0x30c>)
 800187c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001880:	6453      	str	r3, [r2, #68]	; 0x44
 8001882:	4b5d      	ldr	r3, [pc, #372]	; (80019f8 <HAL_GPIO_Init+0x30c>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001886:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800188e:	4a5b      	ldr	r2, [pc, #364]	; (80019fc <HAL_GPIO_Init+0x310>)
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	089b      	lsrs	r3, r3, #2
 8001894:	3302      	adds	r3, #2
 8001896:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800189a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	f003 0303 	and.w	r3, r3, #3
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	220f      	movs	r2, #15
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	43db      	mvns	r3, r3
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	4013      	ands	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a52      	ldr	r2, [pc, #328]	; (8001a00 <HAL_GPIO_Init+0x314>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d02b      	beq.n	8001912 <HAL_GPIO_Init+0x226>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a51      	ldr	r2, [pc, #324]	; (8001a04 <HAL_GPIO_Init+0x318>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d025      	beq.n	800190e <HAL_GPIO_Init+0x222>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a50      	ldr	r2, [pc, #320]	; (8001a08 <HAL_GPIO_Init+0x31c>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d01f      	beq.n	800190a <HAL_GPIO_Init+0x21e>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a4f      	ldr	r2, [pc, #316]	; (8001a0c <HAL_GPIO_Init+0x320>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d019      	beq.n	8001906 <HAL_GPIO_Init+0x21a>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a4e      	ldr	r2, [pc, #312]	; (8001a10 <HAL_GPIO_Init+0x324>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d013      	beq.n	8001902 <HAL_GPIO_Init+0x216>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a4d      	ldr	r2, [pc, #308]	; (8001a14 <HAL_GPIO_Init+0x328>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d00d      	beq.n	80018fe <HAL_GPIO_Init+0x212>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a4c      	ldr	r2, [pc, #304]	; (8001a18 <HAL_GPIO_Init+0x32c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d007      	beq.n	80018fa <HAL_GPIO_Init+0x20e>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a4b      	ldr	r2, [pc, #300]	; (8001a1c <HAL_GPIO_Init+0x330>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d101      	bne.n	80018f6 <HAL_GPIO_Init+0x20a>
 80018f2:	2307      	movs	r3, #7
 80018f4:	e00e      	b.n	8001914 <HAL_GPIO_Init+0x228>
 80018f6:	2308      	movs	r3, #8
 80018f8:	e00c      	b.n	8001914 <HAL_GPIO_Init+0x228>
 80018fa:	2306      	movs	r3, #6
 80018fc:	e00a      	b.n	8001914 <HAL_GPIO_Init+0x228>
 80018fe:	2305      	movs	r3, #5
 8001900:	e008      	b.n	8001914 <HAL_GPIO_Init+0x228>
 8001902:	2304      	movs	r3, #4
 8001904:	e006      	b.n	8001914 <HAL_GPIO_Init+0x228>
 8001906:	2303      	movs	r3, #3
 8001908:	e004      	b.n	8001914 <HAL_GPIO_Init+0x228>
 800190a:	2302      	movs	r3, #2
 800190c:	e002      	b.n	8001914 <HAL_GPIO_Init+0x228>
 800190e:	2301      	movs	r3, #1
 8001910:	e000      	b.n	8001914 <HAL_GPIO_Init+0x228>
 8001912:	2300      	movs	r3, #0
 8001914:	69fa      	ldr	r2, [r7, #28]
 8001916:	f002 0203 	and.w	r2, r2, #3
 800191a:	0092      	lsls	r2, r2, #2
 800191c:	4093      	lsls	r3, r2
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4313      	orrs	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001924:	4935      	ldr	r1, [pc, #212]	; (80019fc <HAL_GPIO_Init+0x310>)
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	089b      	lsrs	r3, r3, #2
 800192a:	3302      	adds	r3, #2
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001932:	4b3b      	ldr	r3, [pc, #236]	; (8001a20 <HAL_GPIO_Init+0x334>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	43db      	mvns	r3, r3
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	4013      	ands	r3, r2
 8001940:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	4313      	orrs	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001956:	4a32      	ldr	r2, [pc, #200]	; (8001a20 <HAL_GPIO_Init+0x334>)
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800195c:	4b30      	ldr	r3, [pc, #192]	; (8001a20 <HAL_GPIO_Init+0x334>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d003      	beq.n	8001980 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	4313      	orrs	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001980:	4a27      	ldr	r2, [pc, #156]	; (8001a20 <HAL_GPIO_Init+0x334>)
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001986:	4b26      	ldr	r3, [pc, #152]	; (8001a20 <HAL_GPIO_Init+0x334>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	43db      	mvns	r3, r3
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	4013      	ands	r3, r2
 8001994:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d003      	beq.n	80019aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019aa:	4a1d      	ldr	r2, [pc, #116]	; (8001a20 <HAL_GPIO_Init+0x334>)
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019b0:	4b1b      	ldr	r3, [pc, #108]	; (8001a20 <HAL_GPIO_Init+0x334>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	43db      	mvns	r3, r3
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	4013      	ands	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d003      	beq.n	80019d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019d4:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <HAL_GPIO_Init+0x334>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3301      	adds	r3, #1
 80019de:	61fb      	str	r3, [r7, #28]
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	2b0f      	cmp	r3, #15
 80019e4:	f67f ae90 	bls.w	8001708 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019e8:	bf00      	nop
 80019ea:	bf00      	nop
 80019ec:	3724      	adds	r7, #36	; 0x24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40013800 	.word	0x40013800
 8001a00:	40020000 	.word	0x40020000
 8001a04:	40020400 	.word	0x40020400
 8001a08:	40020800 	.word	0x40020800
 8001a0c:	40020c00 	.word	0x40020c00
 8001a10:	40021000 	.word	0x40021000
 8001a14:	40021400 	.word	0x40021400
 8001a18:	40021800 	.word	0x40021800
 8001a1c:	40021c00 	.word	0x40021c00
 8001a20:	40013c00 	.word	0x40013c00

08001a24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	807b      	strh	r3, [r7, #2]
 8001a30:	4613      	mov	r3, r2
 8001a32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a34:	787b      	ldrb	r3, [r7, #1]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d003      	beq.n	8001a42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a3a:	887a      	ldrh	r2, [r7, #2]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a40:	e003      	b.n	8001a4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a42:	887b      	ldrh	r3, [r7, #2]
 8001a44:	041a      	lsls	r2, r3, #16
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	619a      	str	r2, [r3, #24]
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr

08001a56 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a56:	b480      	push	{r7}
 8001a58:	b085      	sub	sp, #20
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
 8001a5e:	460b      	mov	r3, r1
 8001a60:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a68:	887a      	ldrh	r2, [r7, #2]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	041a      	lsls	r2, r3, #16
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	43d9      	mvns	r1, r3
 8001a74:	887b      	ldrh	r3, [r7, #2]
 8001a76:	400b      	ands	r3, r1
 8001a78:	431a      	orrs	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	619a      	str	r2, [r3, #24]
}
 8001a7e:	bf00      	nop
 8001a80:	3714      	adds	r7, #20
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
	...

08001a8c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b088      	sub	sp, #32
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d101      	bne.n	8001a9e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e128      	b.n	8001cf0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d109      	bne.n	8001abe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a90      	ldr	r2, [pc, #576]	; (8001cf8 <HAL_I2S_Init+0x26c>)
 8001ab6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7fe ff89 	bl	80009d0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	69db      	ldr	r3, [r3, #28]
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	6812      	ldr	r2, [r2, #0]
 8001ad0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001ad4:	f023 030f 	bic.w	r3, r3, #15
 8001ad8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2202      	movs	r2, #2
 8001ae0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d060      	beq.n	8001bac <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d102      	bne.n	8001af8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001af2:	2310      	movs	r3, #16
 8001af4:	617b      	str	r3, [r7, #20]
 8001af6:	e001      	b.n	8001afc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001af8:	2320      	movs	r3, #32
 8001afa:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	2b20      	cmp	r3, #32
 8001b02:	d802      	bhi.n	8001b0a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f001 fc6e 	bl	80033ec <HAL_RCCEx_GetPeriphCLKFreq>
 8001b10:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	691b      	ldr	r3, [r3, #16]
 8001b16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b1a:	d125      	bne.n	8001b68 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d010      	beq.n	8001b46 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	461a      	mov	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	695b      	ldr	r3, [r3, #20]
 8001b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b40:	3305      	adds	r3, #5
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	e01f      	b.n	8001b86 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b50:	4613      	mov	r3, r2
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	4413      	add	r3, r2
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	461a      	mov	r2, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b62:	3305      	adds	r3, #5
 8001b64:	613b      	str	r3, [r7, #16]
 8001b66:	e00e      	b.n	8001b86 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001b68:	68fa      	ldr	r2, [r7, #12]
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b70:	4613      	mov	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	461a      	mov	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b82:	3305      	adds	r3, #5
 8001b84:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	4a5c      	ldr	r2, [pc, #368]	; (8001cfc <HAL_I2S_Init+0x270>)
 8001b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8e:	08db      	lsrs	r3, r3, #3
 8001b90:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	085b      	lsrs	r3, r3, #1
 8001ba2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	021b      	lsls	r3, r3, #8
 8001ba8:	61bb      	str	r3, [r7, #24]
 8001baa:	e003      	b.n	8001bb4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001bac:	2302      	movs	r3, #2
 8001bae:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d902      	bls.n	8001bc0 <HAL_I2S_Init+0x134>
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	2bff      	cmp	r3, #255	; 0xff
 8001bbe:	d907      	bls.n	8001bd0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc4:	f043 0210 	orr.w	r2, r3, #16
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e08f      	b.n	8001cf0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	691a      	ldr	r2, [r3, #16]
 8001bd4:	69bb      	ldr	r3, [r7, #24]
 8001bd6:	ea42 0103 	orr.w	r1, r2, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	69fa      	ldr	r2, [r7, #28]
 8001be0:	430a      	orrs	r2, r1
 8001be2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	69db      	ldr	r3, [r3, #28]
 8001bea:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001bee:	f023 030f 	bic.w	r3, r3, #15
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	6851      	ldr	r1, [r2, #4]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	6892      	ldr	r2, [r2, #8]
 8001bfa:	4311      	orrs	r1, r2
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	68d2      	ldr	r2, [r2, #12]
 8001c00:	4311      	orrs	r1, r2
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	6992      	ldr	r2, [r2, #24]
 8001c06:	430a      	orrs	r2, r1
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c12:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d161      	bne.n	8001ce0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a38      	ldr	r2, [pc, #224]	; (8001d00 <HAL_I2S_Init+0x274>)
 8001c20:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a37      	ldr	r2, [pc, #220]	; (8001d04 <HAL_I2S_Init+0x278>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d101      	bne.n	8001c30 <HAL_I2S_Init+0x1a4>
 8001c2c:	4b36      	ldr	r3, [pc, #216]	; (8001d08 <HAL_I2S_Init+0x27c>)
 8001c2e:	e001      	b.n	8001c34 <HAL_I2S_Init+0x1a8>
 8001c30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001c34:	69db      	ldr	r3, [r3, #28]
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	6812      	ldr	r2, [r2, #0]
 8001c3a:	4932      	ldr	r1, [pc, #200]	; (8001d04 <HAL_I2S_Init+0x278>)
 8001c3c:	428a      	cmp	r2, r1
 8001c3e:	d101      	bne.n	8001c44 <HAL_I2S_Init+0x1b8>
 8001c40:	4a31      	ldr	r2, [pc, #196]	; (8001d08 <HAL_I2S_Init+0x27c>)
 8001c42:	e001      	b.n	8001c48 <HAL_I2S_Init+0x1bc>
 8001c44:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001c48:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001c4c:	f023 030f 	bic.w	r3, r3, #15
 8001c50:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a2b      	ldr	r2, [pc, #172]	; (8001d04 <HAL_I2S_Init+0x278>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d101      	bne.n	8001c60 <HAL_I2S_Init+0x1d4>
 8001c5c:	4b2a      	ldr	r3, [pc, #168]	; (8001d08 <HAL_I2S_Init+0x27c>)
 8001c5e:	e001      	b.n	8001c64 <HAL_I2S_Init+0x1d8>
 8001c60:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001c64:	2202      	movs	r2, #2
 8001c66:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a25      	ldr	r2, [pc, #148]	; (8001d04 <HAL_I2S_Init+0x278>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d101      	bne.n	8001c76 <HAL_I2S_Init+0x1ea>
 8001c72:	4b25      	ldr	r3, [pc, #148]	; (8001d08 <HAL_I2S_Init+0x27c>)
 8001c74:	e001      	b.n	8001c7a <HAL_I2S_Init+0x1ee>
 8001c76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c86:	d003      	beq.n	8001c90 <HAL_I2S_Init+0x204>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d103      	bne.n	8001c98 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001c90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c94:	613b      	str	r3, [r7, #16]
 8001c96:	e001      	b.n	8001c9c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	897b      	ldrh	r3, [r7, #10]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001cc8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a0d      	ldr	r2, [pc, #52]	; (8001d04 <HAL_I2S_Init+0x278>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d101      	bne.n	8001cd8 <HAL_I2S_Init+0x24c>
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <HAL_I2S_Init+0x27c>)
 8001cd6:	e001      	b.n	8001cdc <HAL_I2S_Init+0x250>
 8001cd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001cdc:	897a      	ldrh	r2, [r7, #10]
 8001cde:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3720      	adds	r7, #32
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	080023c5 	.word	0x080023c5
 8001cfc:	cccccccd 	.word	0xcccccccd
 8001d00:	0800254d 	.word	0x0800254d
 8001d04:	40003800 	.word	0x40003800
 8001d08:	40003400 	.word	0x40003400

08001d0c <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	4613      	mov	r3, r2
 8001d18:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d002      	beq.n	8001d26 <HAL_I2S_Receive_DMA+0x1a>
 8001d20:	88fb      	ldrh	r3, [r7, #6]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e0a1      	b.n	8001e6e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d101      	bne.n	8001d3a <HAL_I2S_Receive_DMA+0x2e>
 8001d36:	2302      	movs	r3, #2
 8001d38:	e099      	b.n	8001e6e <HAL_I2S_Receive_DMA+0x162>
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d005      	beq.n	8001d5a <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8001d56:	2302      	movs	r3, #2
 8001d58:	e089      	b.n	8001e6e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2204      	movs	r2, #4
 8001d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2200      	movs	r2, #0
 8001d66:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	69db      	ldr	r3, [r3, #28]
 8001d74:	f003 0307 	and.w	r3, r3, #7
 8001d78:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	2b03      	cmp	r3, #3
 8001d7e:	d002      	beq.n	8001d86 <HAL_I2S_Receive_DMA+0x7a>
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	2b05      	cmp	r3, #5
 8001d84:	d10a      	bne.n	8001d9c <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8001d86:	88fb      	ldrh	r3, [r7, #6]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	865a      	strh	r2, [r3, #50]	; 0x32
 8001d9a:	e005      	b.n	8001da8 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	88fa      	ldrh	r2, [r7, #6]
 8001da0:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	88fa      	ldrh	r2, [r7, #6]
 8001da6:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dac:	4a32      	ldr	r2, [pc, #200]	; (8001e78 <HAL_I2S_Receive_DMA+0x16c>)
 8001dae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001db4:	4a31      	ldr	r2, [pc, #196]	; (8001e7c <HAL_I2S_Receive_DMA+0x170>)
 8001db6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dbc:	4a30      	ldr	r2, [pc, #192]	; (8001e80 <HAL_I2S_Receive_DMA+0x174>)
 8001dbe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001dce:	d10a      	bne.n	8001de6 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	330c      	adds	r3, #12
 8001df0:	4619      	mov	r1, r3
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df6:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001dfc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8001dfe:	f7ff f943 	bl	8001088 <HAL_DMA_Start_IT>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d00f      	beq.n	8001e28 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0c:	f043 0208 	orr.w	r2, r3, #8
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e022      	b.n	8001e6e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d107      	bne.n	8001e46 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	69da      	ldr	r2, [r3, #28]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e44:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d107      	bne.n	8001e64 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f042 0201 	orr.w	r2, r2, #1
 8001e62:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	080022a3 	.word	0x080022a3
 8001e7c:	08002261 	.word	0x08002261
 8001e80:	080022bf 	.word	0x080022bf

08001e84 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b088      	sub	sp, #32
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e98:	d004      	beq.n	8001ea4 <HAL_I2S_DMAStop+0x20>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f040 80d1 	bne.w	8002046 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d00f      	beq.n	8001ecc <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff f941 	bl	8001138 <HAL_DMA_Abort>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d007      	beq.n	8001ecc <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec0:	f043 0208 	orr.w	r2, r3, #8
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8001ecc:	2364      	movs	r3, #100	; 0x64
 8001ece:	2201      	movs	r2, #1
 8001ed0:	2102      	movs	r1, #2
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 fb00 	bl	80024d8 <I2S_WaitFlagStateUntilTimeout>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d00b      	beq.n	8001ef6 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee2:	f043 0201 	orr.w	r2, r3, #1
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2201      	movs	r2, #1
 8001eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8001ef6:	2364      	movs	r3, #100	; 0x64
 8001ef8:	2200      	movs	r2, #0
 8001efa:	2180      	movs	r1, #128	; 0x80
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f000 faeb 	bl	80024d8 <I2S_WaitFlagStateUntilTimeout>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00b      	beq.n	8001f20 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0c:	f043 0201 	orr.w	r2, r3, #1
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	69da      	ldr	r2, [r3, #28]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f2e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	617b      	str	r3, [r7, #20]
 8001f3c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 0202 	bic.w	r2, r2, #2
 8001f4c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b05      	cmp	r3, #5
 8001f58:	f040 8165 	bne.w	8002226 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00f      	beq.n	8001f84 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff f8e5 	bl	8001138 <HAL_DMA_Abort>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d007      	beq.n	8001f84 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f78:	f043 0208 	orr.w	r2, r3, #8
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a8a      	ldr	r2, [pc, #552]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d101      	bne.n	8001f92 <HAL_I2S_DMAStop+0x10e>
 8001f8e:	4b8a      	ldr	r3, [pc, #552]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8001f90:	e001      	b.n	8001f96 <HAL_I2S_DMAStop+0x112>
 8001f92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001f96:	69da      	ldr	r2, [r3, #28]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4985      	ldr	r1, [pc, #532]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8001f9e:	428b      	cmp	r3, r1
 8001fa0:	d101      	bne.n	8001fa6 <HAL_I2S_DMAStop+0x122>
 8001fa2:	4b85      	ldr	r3, [pc, #532]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8001fa4:	e001      	b.n	8001faa <HAL_I2S_DMAStop+0x126>
 8001fa6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001fae:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a7e      	ldr	r2, [pc, #504]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d101      	bne.n	8001fc2 <HAL_I2S_DMAStop+0x13e>
 8001fbe:	4b7e      	ldr	r3, [pc, #504]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8001fc0:	e001      	b.n	8001fc6 <HAL_I2S_DMAStop+0x142>
 8001fc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a79      	ldr	r2, [pc, #484]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d101      	bne.n	8001fd8 <HAL_I2S_DMAStop+0x154>
 8001fd4:	4b78      	ldr	r3, [pc, #480]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8001fd6:	e001      	b.n	8001fdc <HAL_I2S_DMAStop+0x158>
 8001fd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a73      	ldr	r2, [pc, #460]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d101      	bne.n	8001ff0 <HAL_I2S_DMAStop+0x16c>
 8001fec:	4b72      	ldr	r3, [pc, #456]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8001fee:	e001      	b.n	8001ff4 <HAL_I2S_DMAStop+0x170>
 8001ff0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001ff4:	685a      	ldr	r2, [r3, #4]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	496e      	ldr	r1, [pc, #440]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8001ffc:	428b      	cmp	r3, r1
 8001ffe:	d101      	bne.n	8002004 <HAL_I2S_DMAStop+0x180>
 8002000:	4b6d      	ldr	r3, [pc, #436]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8002002:	e001      	b.n	8002008 <HAL_I2S_DMAStop+0x184>
 8002004:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002008:	f022 0201 	bic.w	r2, r2, #1
 800200c:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10c      	bne.n	8002030 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800202e:	e0fa      	b.n	8002226 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a5f      	ldr	r2, [pc, #380]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d101      	bne.n	800203e <HAL_I2S_DMAStop+0x1ba>
 800203a:	4b5f      	ldr	r3, [pc, #380]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 800203c:	e001      	b.n	8002042 <HAL_I2S_DMAStop+0x1be>
 800203e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002042:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002044:	e0ef      	b.n	8002226 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800204e:	d005      	beq.n	800205c <HAL_I2S_DMAStop+0x1d8>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002058:	f040 80e5 	bne.w	8002226 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002060:	2b00      	cmp	r3, #0
 8002062:	d00f      	beq.n	8002084 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff f865 	bl	8001138 <HAL_DMA_Abort>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d007      	beq.n	8002084 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002078:	f043 0208 	orr.w	r2, r3, #8
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b05      	cmp	r3, #5
 800208e:	f040 809a 	bne.w	80021c6 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00f      	beq.n	80020ba <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff f84a 	bl	8001138 <HAL_DMA_Abort>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d007      	beq.n	80020ba <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ae:	f043 0208 	orr.w	r2, r3, #8
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 80020ba:	f7fe fdfd 	bl	8000cb8 <HAL_GetTick>
 80020be:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80020c0:	e012      	b.n	80020e8 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80020c2:	f7fe fdf9 	bl	8000cb8 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b64      	cmp	r3, #100	; 0x64
 80020ce:	d90b      	bls.n	80020e8 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d4:	f043 0201 	orr.w	r2, r3, #1
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a31      	ldr	r2, [pc, #196]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d101      	bne.n	80020f6 <HAL_I2S_DMAStop+0x272>
 80020f2:	4b31      	ldr	r3, [pc, #196]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 80020f4:	e001      	b.n	80020fa <HAL_I2S_DMAStop+0x276>
 80020f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	2b02      	cmp	r3, #2
 8002102:	d1de      	bne.n	80020c2 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8002104:	e012      	b.n	800212c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002106:	f7fe fdd7 	bl	8000cb8 <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	2b64      	cmp	r3, #100	; 0x64
 8002112:	d90b      	bls.n	800212c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002118:	f043 0201 	orr.w	r2, r3, #1
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a20      	ldr	r2, [pc, #128]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d101      	bne.n	800213a <HAL_I2S_DMAStop+0x2b6>
 8002136:	4b20      	ldr	r3, [pc, #128]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8002138:	e001      	b.n	800213e <HAL_I2S_DMAStop+0x2ba>
 800213a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002144:	2b80      	cmp	r3, #128	; 0x80
 8002146:	d0de      	beq.n	8002106 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a19      	ldr	r2, [pc, #100]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d101      	bne.n	8002156 <HAL_I2S_DMAStop+0x2d2>
 8002152:	4b19      	ldr	r3, [pc, #100]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8002154:	e001      	b.n	800215a <HAL_I2S_DMAStop+0x2d6>
 8002156:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800215a:	69da      	ldr	r2, [r3, #28]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4914      	ldr	r1, [pc, #80]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8002162:	428b      	cmp	r3, r1
 8002164:	d101      	bne.n	800216a <HAL_I2S_DMAStop+0x2e6>
 8002166:	4b14      	ldr	r3, [pc, #80]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8002168:	e001      	b.n	800216e <HAL_I2S_DMAStop+0x2ea>
 800216a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800216e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002172:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8002174:	2300      	movs	r3, #0
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a0d      	ldr	r2, [pc, #52]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d101      	bne.n	8002186 <HAL_I2S_DMAStop+0x302>
 8002182:	4b0d      	ldr	r3, [pc, #52]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 8002184:	e001      	b.n	800218a <HAL_I2S_DMAStop+0x306>
 8002186:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a07      	ldr	r2, [pc, #28]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d101      	bne.n	800219e <HAL_I2S_DMAStop+0x31a>
 800219a:	4b07      	ldr	r3, [pc, #28]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 800219c:	e001      	b.n	80021a2 <HAL_I2S_DMAStop+0x31e>
 800219e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4902      	ldr	r1, [pc, #8]	; (80021b4 <HAL_I2S_DMAStop+0x330>)
 80021aa:	428b      	cmp	r3, r1
 80021ac:	d106      	bne.n	80021bc <HAL_I2S_DMAStop+0x338>
 80021ae:	4b02      	ldr	r3, [pc, #8]	; (80021b8 <HAL_I2S_DMAStop+0x334>)
 80021b0:	e006      	b.n	80021c0 <HAL_I2S_DMAStop+0x33c>
 80021b2:	bf00      	nop
 80021b4:	40003800 	.word	0x40003800
 80021b8:	40003400 	.word	0x40003400
 80021bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80021c0:	f022 0202 	bic.w	r2, r2, #2
 80021c4:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	69da      	ldr	r2, [r3, #28]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021d4:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80021d6:	2300      	movs	r3, #0
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	60bb      	str	r3, [r7, #8]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f022 0201 	bic.w	r2, r2, #1
 80021fa:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002204:	d10c      	bne.n	8002220 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2201      	movs	r2, #1
 8002216:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	77fb      	strb	r3, [r7, #31]
 800221e:	e002      	b.n	8002226 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 800222e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3720      	adds	r7, #32
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800226c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10e      	bne.n	8002294 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	685a      	ldr	r2, [r3, #4]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0201 	bic.w	r2, r2, #1
 8002284:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2200      	movs	r2, #0
 800228a:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002294:	68f8      	ldr	r0, [r7, #12]
 8002296:	f7fe fb33 	bl	8000900 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800229a:	bf00      	nop
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b084      	sub	sp, #16
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ae:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f7fe fb07 	bl	80008c4 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80022b6:	bf00      	nop
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b084      	sub	sp, #16
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ca:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	685a      	ldr	r2, [r3, #4]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0203 	bic.w	r2, r2, #3
 80022da:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f4:	f043 0208 	orr.w	r2, r3, #8
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f7ff ffa5 	bl	800224c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002302:	bf00      	nop
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b082      	sub	sp, #8
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002316:	881a      	ldrh	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002322:	1c9a      	adds	r2, r3, #2
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800232c:	b29b      	uxth	r3, r3
 800232e:	3b01      	subs	r3, #1
 8002330:	b29a      	uxth	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800233a:	b29b      	uxth	r3, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	d10e      	bne.n	800235e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800234e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7ff ff6d 	bl	8002238 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b082      	sub	sp, #8
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68da      	ldr	r2, [r3, #12]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002378:	b292      	uxth	r2, r2
 800237a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002380:	1c9a      	adds	r2, r3, #2
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800238a:	b29b      	uxth	r3, r3
 800238c:	3b01      	subs	r3, #1
 800238e:	b29a      	uxth	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002398:	b29b      	uxth	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10e      	bne.n	80023bc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685a      	ldr	r2, [r3, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80023ac:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7fe faa2 	bl	8000900 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d13a      	bne.n	8002456 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d109      	bne.n	80023fe <I2S_IRQHandler+0x3a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f4:	2b40      	cmp	r3, #64	; 0x40
 80023f6:	d102      	bne.n	80023fe <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f7ff ffb4 	bl	8002366 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002404:	2b40      	cmp	r3, #64	; 0x40
 8002406:	d126      	bne.n	8002456 <I2S_IRQHandler+0x92>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f003 0320 	and.w	r3, r3, #32
 8002412:	2b20      	cmp	r3, #32
 8002414:	d11f      	bne.n	8002456 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002424:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002426:	2300      	movs	r3, #0
 8002428:	613b      	str	r3, [r7, #16]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	613b      	str	r3, [r7, #16]
 800243a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002448:	f043 0202 	orr.w	r2, r3, #2
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f7ff fefb 	bl	800224c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b03      	cmp	r3, #3
 8002460:	d136      	bne.n	80024d0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b02      	cmp	r3, #2
 800246a:	d109      	bne.n	8002480 <I2S_IRQHandler+0xbc>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002476:	2b80      	cmp	r3, #128	; 0x80
 8002478:	d102      	bne.n	8002480 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7ff ff45 	bl	800230a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	f003 0308 	and.w	r3, r3, #8
 8002486:	2b08      	cmp	r3, #8
 8002488:	d122      	bne.n	80024d0 <I2S_IRQHandler+0x10c>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f003 0320 	and.w	r3, r3, #32
 8002494:	2b20      	cmp	r3, #32
 8002496:	d11b      	bne.n	80024d0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	685a      	ldr	r2, [r3, #4]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80024a6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80024a8:	2300      	movs	r3, #0
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	60fb      	str	r3, [r7, #12]
 80024b4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2201      	movs	r2, #1
 80024ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c2:	f043 0204 	orr.w	r2, r3, #4
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff febe 	bl	800224c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80024d0:	bf00      	nop
 80024d2:	3718      	adds	r7, #24
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	603b      	str	r3, [r7, #0]
 80024e4:	4613      	mov	r3, r2
 80024e6:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80024e8:	f7fe fbe6 	bl	8000cb8 <HAL_GetTick>
 80024ec:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80024ee:	e018      	b.n	8002522 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024f6:	d014      	beq.n	8002522 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80024f8:	f7fe fbde 	bl	8000cb8 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d902      	bls.n	800250e <I2S_WaitFlagStateUntilTimeout+0x36>
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d109      	bne.n	8002522 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e00f      	b.n	8002542 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	4013      	ands	r3, r2
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	429a      	cmp	r2, r3
 8002530:	bf0c      	ite	eq
 8002532:	2301      	moveq	r3, #1
 8002534:	2300      	movne	r3, #0
 8002536:	b2db      	uxtb	r3, r3
 8002538:	461a      	mov	r2, r3
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	429a      	cmp	r2, r3
 800253e:	d1d7      	bne.n	80024f0 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3718      	adds	r7, #24
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b088      	sub	sp, #32
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4aa2      	ldr	r2, [pc, #648]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d101      	bne.n	800256a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002566:	4ba2      	ldr	r3, [pc, #648]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002568:	e001      	b.n	800256e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800256a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a9b      	ldr	r2, [pc, #620]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d101      	bne.n	8002588 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002584:	4b9a      	ldr	r3, [pc, #616]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002586:	e001      	b.n	800258c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002588:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002598:	d004      	beq.n	80025a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f040 8099 	bne.w	80026d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d107      	bne.n	80025be <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d002      	beq.n	80025be <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 f925 	bl	8002808 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d107      	bne.n	80025d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d002      	beq.n	80025d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f9c8 	bl	8002968 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025de:	2b40      	cmp	r3, #64	; 0x40
 80025e0:	d13a      	bne.n	8002658 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	f003 0320 	and.w	r3, r3, #32
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d035      	beq.n	8002658 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a7e      	ldr	r2, [pc, #504]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d101      	bne.n	80025fa <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80025f6:	4b7e      	ldr	r3, [pc, #504]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80025f8:	e001      	b.n	80025fe <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80025fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4979      	ldr	r1, [pc, #484]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002606:	428b      	cmp	r3, r1
 8002608:	d101      	bne.n	800260e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800260a:	4b79      	ldr	r3, [pc, #484]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800260c:	e001      	b.n	8002612 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800260e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002612:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002616:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002626:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264a:	f043 0202 	orr.w	r2, r3, #2
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7ff fdfa 	bl	800224c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	f003 0308 	and.w	r3, r3, #8
 800265e:	2b08      	cmp	r3, #8
 8002660:	f040 80be 	bne.w	80027e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	f003 0320 	and.w	r3, r3, #32
 800266a:	2b00      	cmp	r3, #0
 800266c:	f000 80b8 	beq.w	80027e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800267e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a59      	ldr	r2, [pc, #356]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d101      	bne.n	800268e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800268a:	4b59      	ldr	r3, [pc, #356]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800268c:	e001      	b.n	8002692 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800268e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4954      	ldr	r1, [pc, #336]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800269a:	428b      	cmp	r3, r1
 800269c:	d101      	bne.n	80026a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800269e:	4b54      	ldr	r3, [pc, #336]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80026a0:	e001      	b.n	80026a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80026a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80026a6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80026aa:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80026ac:	2300      	movs	r3, #0
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c6:	f043 0204 	orr.w	r2, r3, #4
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7ff fdbc 	bl	800224c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80026d4:	e084      	b.n	80027e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d107      	bne.n	80026f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d002      	beq.n	80026f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f000 f8be 	bl	800286c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d107      	bne.n	800270a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002700:	2b00      	cmp	r3, #0
 8002702:	d002      	beq.n	800270a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f8fd 	bl	8002904 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002710:	2b40      	cmp	r3, #64	; 0x40
 8002712:	d12f      	bne.n	8002774 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	f003 0320 	and.w	r3, r3, #32
 800271a:	2b00      	cmp	r3, #0
 800271c:	d02a      	beq.n	8002774 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800272c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a2e      	ldr	r2, [pc, #184]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d101      	bne.n	800273c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002738:	4b2d      	ldr	r3, [pc, #180]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800273a:	e001      	b.n	8002740 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800273c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4929      	ldr	r1, [pc, #164]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002748:	428b      	cmp	r3, r1
 800274a:	d101      	bne.n	8002750 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800274c:	4b28      	ldr	r3, [pc, #160]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800274e:	e001      	b.n	8002754 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002750:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002754:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002758:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002766:	f043 0202 	orr.w	r2, r3, #2
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7ff fd6c 	bl	800224c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	f003 0308 	and.w	r3, r3, #8
 800277a:	2b08      	cmp	r3, #8
 800277c:	d131      	bne.n	80027e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	f003 0320 	and.w	r3, r3, #32
 8002784:	2b00      	cmp	r3, #0
 8002786:	d02c      	beq.n	80027e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a17      	ldr	r2, [pc, #92]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d101      	bne.n	8002796 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002792:	4b17      	ldr	r3, [pc, #92]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002794:	e001      	b.n	800279a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002796:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4912      	ldr	r1, [pc, #72]	; (80027ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80027a2:	428b      	cmp	r3, r1
 80027a4:	d101      	bne.n	80027aa <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80027a6:	4b12      	ldr	r3, [pc, #72]	; (80027f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80027a8:	e001      	b.n	80027ae <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80027aa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80027ae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80027b2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80027c2:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d0:	f043 0204 	orr.w	r2, r3, #4
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff fd37 	bl	800224c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80027de:	e000      	b.n	80027e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80027e0:	bf00      	nop
}
 80027e2:	bf00      	nop
 80027e4:	3720      	adds	r7, #32
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	40003800 	.word	0x40003800
 80027f0:	40003400 	.word	0x40003400

080027f4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002814:	1c99      	adds	r1, r3, #2
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	6251      	str	r1, [r2, #36]	; 0x24
 800281a:	881a      	ldrh	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002826:	b29b      	uxth	r3, r3
 8002828:	3b01      	subs	r3, #1
 800282a:	b29a      	uxth	r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002834:	b29b      	uxth	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d113      	bne.n	8002862 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002848:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800284e:	b29b      	uxth	r3, r3
 8002850:	2b00      	cmp	r3, #0
 8002852:	d106      	bne.n	8002862 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f7ff ffc9 	bl	80027f4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002878:	1c99      	adds	r1, r3, #2
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6251      	str	r1, [r2, #36]	; 0x24
 800287e:	8819      	ldrh	r1, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a1d      	ldr	r2, [pc, #116]	; (80028fc <I2SEx_TxISR_I2SExt+0x90>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d101      	bne.n	800288e <I2SEx_TxISR_I2SExt+0x22>
 800288a:	4b1d      	ldr	r3, [pc, #116]	; (8002900 <I2SEx_TxISR_I2SExt+0x94>)
 800288c:	e001      	b.n	8002892 <I2SEx_TxISR_I2SExt+0x26>
 800288e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002892:	460a      	mov	r2, r1
 8002894:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800289a:	b29b      	uxth	r3, r3
 800289c:	3b01      	subs	r3, #1
 800289e:	b29a      	uxth	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d121      	bne.n	80028f2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a12      	ldr	r2, [pc, #72]	; (80028fc <I2SEx_TxISR_I2SExt+0x90>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d101      	bne.n	80028bc <I2SEx_TxISR_I2SExt+0x50>
 80028b8:	4b11      	ldr	r3, [pc, #68]	; (8002900 <I2SEx_TxISR_I2SExt+0x94>)
 80028ba:	e001      	b.n	80028c0 <I2SEx_TxISR_I2SExt+0x54>
 80028bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	490d      	ldr	r1, [pc, #52]	; (80028fc <I2SEx_TxISR_I2SExt+0x90>)
 80028c8:	428b      	cmp	r3, r1
 80028ca:	d101      	bne.n	80028d0 <I2SEx_TxISR_I2SExt+0x64>
 80028cc:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <I2SEx_TxISR_I2SExt+0x94>)
 80028ce:	e001      	b.n	80028d4 <I2SEx_TxISR_I2SExt+0x68>
 80028d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80028d4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80028d8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80028de:	b29b      	uxth	r3, r3
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d106      	bne.n	80028f2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f7ff ff81 	bl	80027f4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80028f2:	bf00      	nop
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40003800 	.word	0x40003800
 8002900:	40003400 	.word	0x40003400

08002904 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68d8      	ldr	r0, [r3, #12]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002916:	1c99      	adds	r1, r3, #2
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800291c:	b282      	uxth	r2, r0
 800291e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002924:	b29b      	uxth	r3, r3
 8002926:	3b01      	subs	r3, #1
 8002928:	b29a      	uxth	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002932:	b29b      	uxth	r3, r3
 8002934:	2b00      	cmp	r3, #0
 8002936:	d113      	bne.n	8002960 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002946:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800294c:	b29b      	uxth	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d106      	bne.n	8002960 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7ff ff4a 	bl	80027f4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002960:	bf00      	nop
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a20      	ldr	r2, [pc, #128]	; (80029f8 <I2SEx_RxISR_I2SExt+0x90>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d101      	bne.n	800297e <I2SEx_RxISR_I2SExt+0x16>
 800297a:	4b20      	ldr	r3, [pc, #128]	; (80029fc <I2SEx_RxISR_I2SExt+0x94>)
 800297c:	e001      	b.n	8002982 <I2SEx_RxISR_I2SExt+0x1a>
 800297e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002982:	68d8      	ldr	r0, [r3, #12]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002988:	1c99      	adds	r1, r3, #2
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800298e:	b282      	uxth	r2, r0
 8002990:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002996:	b29b      	uxth	r3, r3
 8002998:	3b01      	subs	r3, #1
 800299a:	b29a      	uxth	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d121      	bne.n	80029ee <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a12      	ldr	r2, [pc, #72]	; (80029f8 <I2SEx_RxISR_I2SExt+0x90>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d101      	bne.n	80029b8 <I2SEx_RxISR_I2SExt+0x50>
 80029b4:	4b11      	ldr	r3, [pc, #68]	; (80029fc <I2SEx_RxISR_I2SExt+0x94>)
 80029b6:	e001      	b.n	80029bc <I2SEx_RxISR_I2SExt+0x54>
 80029b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	490d      	ldr	r1, [pc, #52]	; (80029f8 <I2SEx_RxISR_I2SExt+0x90>)
 80029c4:	428b      	cmp	r3, r1
 80029c6:	d101      	bne.n	80029cc <I2SEx_RxISR_I2SExt+0x64>
 80029c8:	4b0c      	ldr	r3, [pc, #48]	; (80029fc <I2SEx_RxISR_I2SExt+0x94>)
 80029ca:	e001      	b.n	80029d0 <I2SEx_RxISR_I2SExt+0x68>
 80029cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80029d0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80029d4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d106      	bne.n	80029ee <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7ff ff03 	bl	80027f4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40003800 	.word	0x40003800
 80029fc:	40003400 	.word	0x40003400

08002a00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e264      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d075      	beq.n	8002b0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a1e:	4ba3      	ldr	r3, [pc, #652]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 030c 	and.w	r3, r3, #12
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d00c      	beq.n	8002a44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a2a:	4ba0      	ldr	r3, [pc, #640]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a32:	2b08      	cmp	r3, #8
 8002a34:	d112      	bne.n	8002a5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a36:	4b9d      	ldr	r3, [pc, #628]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a42:	d10b      	bne.n	8002a5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a44:	4b99      	ldr	r3, [pc, #612]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d05b      	beq.n	8002b08 <HAL_RCC_OscConfig+0x108>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d157      	bne.n	8002b08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e23f      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a64:	d106      	bne.n	8002a74 <HAL_RCC_OscConfig+0x74>
 8002a66:	4b91      	ldr	r3, [pc, #580]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a90      	ldr	r2, [pc, #576]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	e01d      	b.n	8002ab0 <HAL_RCC_OscConfig+0xb0>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a7c:	d10c      	bne.n	8002a98 <HAL_RCC_OscConfig+0x98>
 8002a7e:	4b8b      	ldr	r3, [pc, #556]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a8a      	ldr	r2, [pc, #552]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	4b88      	ldr	r3, [pc, #544]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a87      	ldr	r2, [pc, #540]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	e00b      	b.n	8002ab0 <HAL_RCC_OscConfig+0xb0>
 8002a98:	4b84      	ldr	r3, [pc, #528]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a83      	ldr	r2, [pc, #524]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002a9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	4b81      	ldr	r3, [pc, #516]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a80      	ldr	r2, [pc, #512]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002aaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d013      	beq.n	8002ae0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab8:	f7fe f8fe 	bl	8000cb8 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ac0:	f7fe f8fa 	bl	8000cb8 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b64      	cmp	r3, #100	; 0x64
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e204      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad2:	4b76      	ldr	r3, [pc, #472]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0f0      	beq.n	8002ac0 <HAL_RCC_OscConfig+0xc0>
 8002ade:	e014      	b.n	8002b0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae0:	f7fe f8ea 	bl	8000cb8 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ae8:	f7fe f8e6 	bl	8000cb8 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b64      	cmp	r3, #100	; 0x64
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e1f0      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002afa:	4b6c      	ldr	r3, [pc, #432]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0xe8>
 8002b06:	e000      	b.n	8002b0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d063      	beq.n	8002bde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b16:	4b65      	ldr	r3, [pc, #404]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 030c 	and.w	r3, r3, #12
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00b      	beq.n	8002b3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b22:	4b62      	ldr	r3, [pc, #392]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b2a:	2b08      	cmp	r3, #8
 8002b2c:	d11c      	bne.n	8002b68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b2e:	4b5f      	ldr	r3, [pc, #380]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d116      	bne.n	8002b68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b3a:	4b5c      	ldr	r3, [pc, #368]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d005      	beq.n	8002b52 <HAL_RCC_OscConfig+0x152>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d001      	beq.n	8002b52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e1c4      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b52:	4b56      	ldr	r3, [pc, #344]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	4952      	ldr	r1, [pc, #328]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b66:	e03a      	b.n	8002bde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d020      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b70:	4b4f      	ldr	r3, [pc, #316]	; (8002cb0 <HAL_RCC_OscConfig+0x2b0>)
 8002b72:	2201      	movs	r2, #1
 8002b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b76:	f7fe f89f 	bl	8000cb8 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b7c:	e008      	b.n	8002b90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b7e:	f7fe f89b 	bl	8000cb8 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e1a5      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b90:	4b46      	ldr	r3, [pc, #280]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d0f0      	beq.n	8002b7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9c:	4b43      	ldr	r3, [pc, #268]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	4940      	ldr	r1, [pc, #256]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	600b      	str	r3, [r1, #0]
 8002bb0:	e015      	b.n	8002bde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bb2:	4b3f      	ldr	r3, [pc, #252]	; (8002cb0 <HAL_RCC_OscConfig+0x2b0>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7fe f87e 	bl	8000cb8 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bc0:	f7fe f87a 	bl	8000cb8 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e184      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bd2:	4b36      	ldr	r3, [pc, #216]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1f0      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d030      	beq.n	8002c4c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d016      	beq.n	8002c20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bf2:	4b30      	ldr	r3, [pc, #192]	; (8002cb4 <HAL_RCC_OscConfig+0x2b4>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf8:	f7fe f85e 	bl	8000cb8 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c00:	f7fe f85a 	bl	8000cb8 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e164      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c12:	4b26      	ldr	r3, [pc, #152]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002c14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d0f0      	beq.n	8002c00 <HAL_RCC_OscConfig+0x200>
 8002c1e:	e015      	b.n	8002c4c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c20:	4b24      	ldr	r3, [pc, #144]	; (8002cb4 <HAL_RCC_OscConfig+0x2b4>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c26:	f7fe f847 	bl	8000cb8 <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2c:	e008      	b.n	8002c40 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c2e:	f7fe f843 	bl	8000cb8 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d901      	bls.n	8002c40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e14d      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c40:	4b1a      	ldr	r3, [pc, #104]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002c42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c44:	f003 0302 	and.w	r3, r3, #2
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1f0      	bne.n	8002c2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0304 	and.w	r3, r3, #4
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 80a0 	beq.w	8002d9a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c5e:	4b13      	ldr	r3, [pc, #76]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10f      	bne.n	8002c8a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	60bb      	str	r3, [r7, #8]
 8002c6e:	4b0f      	ldr	r3, [pc, #60]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c72:	4a0e      	ldr	r2, [pc, #56]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c78:	6413      	str	r3, [r2, #64]	; 0x40
 8002c7a:	4b0c      	ldr	r3, [pc, #48]	; (8002cac <HAL_RCC_OscConfig+0x2ac>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c82:	60bb      	str	r3, [r7, #8]
 8002c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c86:	2301      	movs	r3, #1
 8002c88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c8a:	4b0b      	ldr	r3, [pc, #44]	; (8002cb8 <HAL_RCC_OscConfig+0x2b8>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d121      	bne.n	8002cda <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c96:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <HAL_RCC_OscConfig+0x2b8>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a07      	ldr	r2, [pc, #28]	; (8002cb8 <HAL_RCC_OscConfig+0x2b8>)
 8002c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ca0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ca2:	f7fe f809 	bl	8000cb8 <HAL_GetTick>
 8002ca6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca8:	e011      	b.n	8002cce <HAL_RCC_OscConfig+0x2ce>
 8002caa:	bf00      	nop
 8002cac:	40023800 	.word	0x40023800
 8002cb0:	42470000 	.word	0x42470000
 8002cb4:	42470e80 	.word	0x42470e80
 8002cb8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cbc:	f7fd fffc 	bl	8000cb8 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e106      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cce:	4b85      	ldr	r3, [pc, #532]	; (8002ee4 <HAL_RCC_OscConfig+0x4e4>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f0      	beq.n	8002cbc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d106      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x2f0>
 8002ce2:	4b81      	ldr	r3, [pc, #516]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce6:	4a80      	ldr	r2, [pc, #512]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002ce8:	f043 0301 	orr.w	r3, r3, #1
 8002cec:	6713      	str	r3, [r2, #112]	; 0x70
 8002cee:	e01c      	b.n	8002d2a <HAL_RCC_OscConfig+0x32a>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	2b05      	cmp	r3, #5
 8002cf6:	d10c      	bne.n	8002d12 <HAL_RCC_OscConfig+0x312>
 8002cf8:	4b7b      	ldr	r3, [pc, #492]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cfc:	4a7a      	ldr	r2, [pc, #488]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002cfe:	f043 0304 	orr.w	r3, r3, #4
 8002d02:	6713      	str	r3, [r2, #112]	; 0x70
 8002d04:	4b78      	ldr	r3, [pc, #480]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d08:	4a77      	ldr	r2, [pc, #476]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d0a:	f043 0301 	orr.w	r3, r3, #1
 8002d0e:	6713      	str	r3, [r2, #112]	; 0x70
 8002d10:	e00b      	b.n	8002d2a <HAL_RCC_OscConfig+0x32a>
 8002d12:	4b75      	ldr	r3, [pc, #468]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d16:	4a74      	ldr	r2, [pc, #464]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d18:	f023 0301 	bic.w	r3, r3, #1
 8002d1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d1e:	4b72      	ldr	r3, [pc, #456]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d22:	4a71      	ldr	r2, [pc, #452]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d24:	f023 0304 	bic.w	r3, r3, #4
 8002d28:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d015      	beq.n	8002d5e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d32:	f7fd ffc1 	bl	8000cb8 <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d38:	e00a      	b.n	8002d50 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d3a:	f7fd ffbd 	bl	8000cb8 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e0c5      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d50:	4b65      	ldr	r3, [pc, #404]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d0ee      	beq.n	8002d3a <HAL_RCC_OscConfig+0x33a>
 8002d5c:	e014      	b.n	8002d88 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d5e:	f7fd ffab 	bl	8000cb8 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d64:	e00a      	b.n	8002d7c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d66:	f7fd ffa7 	bl	8000cb8 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e0af      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d7c:	4b5a      	ldr	r3, [pc, #360]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1ee      	bne.n	8002d66 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d88:	7dfb      	ldrb	r3, [r7, #23]
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d105      	bne.n	8002d9a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d8e:	4b56      	ldr	r3, [pc, #344]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	4a55      	ldr	r2, [pc, #340]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002d94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d98:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 809b 	beq.w	8002eda <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002da4:	4b50      	ldr	r3, [pc, #320]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 030c 	and.w	r3, r3, #12
 8002dac:	2b08      	cmp	r3, #8
 8002dae:	d05c      	beq.n	8002e6a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d141      	bne.n	8002e3c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db8:	4b4c      	ldr	r3, [pc, #304]	; (8002eec <HAL_RCC_OscConfig+0x4ec>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dbe:	f7fd ff7b 	bl	8000cb8 <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc6:	f7fd ff77 	bl	8000cb8 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e081      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd8:	4b43      	ldr	r3, [pc, #268]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1f0      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	69da      	ldr	r2, [r3, #28]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	431a      	orrs	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df2:	019b      	lsls	r3, r3, #6
 8002df4:	431a      	orrs	r2, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfa:	085b      	lsrs	r3, r3, #1
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	041b      	lsls	r3, r3, #16
 8002e00:	431a      	orrs	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e06:	061b      	lsls	r3, r3, #24
 8002e08:	4937      	ldr	r1, [pc, #220]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e0e:	4b37      	ldr	r3, [pc, #220]	; (8002eec <HAL_RCC_OscConfig+0x4ec>)
 8002e10:	2201      	movs	r2, #1
 8002e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e14:	f7fd ff50 	bl	8000cb8 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e1c:	f7fd ff4c 	bl	8000cb8 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e056      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e2e:	4b2e      	ldr	r3, [pc, #184]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0x41c>
 8002e3a:	e04e      	b.n	8002eda <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3c:	4b2b      	ldr	r3, [pc, #172]	; (8002eec <HAL_RCC_OscConfig+0x4ec>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e42:	f7fd ff39 	bl	8000cb8 <HAL_GetTick>
 8002e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e48:	e008      	b.n	8002e5c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e4a:	f7fd ff35 	bl	8000cb8 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d901      	bls.n	8002e5c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e03f      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5c:	4b22      	ldr	r3, [pc, #136]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1f0      	bne.n	8002e4a <HAL_RCC_OscConfig+0x44a>
 8002e68:	e037      	b.n	8002eda <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d101      	bne.n	8002e76 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e032      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e76:	4b1c      	ldr	r3, [pc, #112]	; (8002ee8 <HAL_RCC_OscConfig+0x4e8>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d028      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d121      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d11a      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002eac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d111      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebc:	085b      	lsrs	r3, r3, #1
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d107      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d001      	beq.n	8002eda <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e000      	b.n	8002edc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3718      	adds	r7, #24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	40007000 	.word	0x40007000
 8002ee8:	40023800 	.word	0x40023800
 8002eec:	42470060 	.word	0x42470060

08002ef0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d101      	bne.n	8002f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e0cc      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f04:	4b68      	ldr	r3, [pc, #416]	; (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0307 	and.w	r3, r3, #7
 8002f0c:	683a      	ldr	r2, [r7, #0]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d90c      	bls.n	8002f2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f12:	4b65      	ldr	r3, [pc, #404]	; (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	b2d2      	uxtb	r2, r2
 8002f18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1a:	4b63      	ldr	r3, [pc, #396]	; (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	683a      	ldr	r2, [r7, #0]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d001      	beq.n	8002f2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e0b8      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d020      	beq.n	8002f7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d005      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f44:	4b59      	ldr	r3, [pc, #356]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	4a58      	ldr	r2, [pc, #352]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0308 	and.w	r3, r3, #8
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f5c:	4b53      	ldr	r3, [pc, #332]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	4a52      	ldr	r2, [pc, #328]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f68:	4b50      	ldr	r3, [pc, #320]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	494d      	ldr	r1, [pc, #308]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d044      	beq.n	8003010 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d107      	bne.n	8002f9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f8e:	4b47      	ldr	r3, [pc, #284]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d119      	bne.n	8002fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e07f      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d003      	beq.n	8002fae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002faa:	2b03      	cmp	r3, #3
 8002fac:	d107      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fae:	4b3f      	ldr	r3, [pc, #252]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d109      	bne.n	8002fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e06f      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fbe:	4b3b      	ldr	r3, [pc, #236]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e067      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fce:	4b37      	ldr	r3, [pc, #220]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f023 0203 	bic.w	r2, r3, #3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	4934      	ldr	r1, [pc, #208]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fe0:	f7fd fe6a 	bl	8000cb8 <HAL_GetTick>
 8002fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe6:	e00a      	b.n	8002ffe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fe8:	f7fd fe66 	bl	8000cb8 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e04f      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ffe:	4b2b      	ldr	r3, [pc, #172]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f003 020c 	and.w	r2, r3, #12
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	429a      	cmp	r2, r3
 800300e:	d1eb      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003010:	4b25      	ldr	r3, [pc, #148]	; (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	429a      	cmp	r2, r3
 800301c:	d20c      	bcs.n	8003038 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301e:	4b22      	ldr	r3, [pc, #136]	; (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003026:	4b20      	ldr	r3, [pc, #128]	; (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0307 	and.w	r3, r3, #7
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d001      	beq.n	8003038 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e032      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d008      	beq.n	8003056 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003044:	4b19      	ldr	r3, [pc, #100]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	4916      	ldr	r1, [pc, #88]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	4313      	orrs	r3, r2
 8003054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0308 	and.w	r3, r3, #8
 800305e:	2b00      	cmp	r3, #0
 8003060:	d009      	beq.n	8003076 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003062:	4b12      	ldr	r3, [pc, #72]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	490e      	ldr	r1, [pc, #56]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003072:	4313      	orrs	r3, r2
 8003074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003076:	f000 f821 	bl	80030bc <HAL_RCC_GetSysClockFreq>
 800307a:	4602      	mov	r2, r0
 800307c:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	091b      	lsrs	r3, r3, #4
 8003082:	f003 030f 	and.w	r3, r3, #15
 8003086:	490a      	ldr	r1, [pc, #40]	; (80030b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003088:	5ccb      	ldrb	r3, [r1, r3]
 800308a:	fa22 f303 	lsr.w	r3, r2, r3
 800308e:	4a09      	ldr	r2, [pc, #36]	; (80030b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003092:	4b09      	ldr	r3, [pc, #36]	; (80030b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7fd fdca 	bl	8000c30 <HAL_InitTick>

  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40023c00 	.word	0x40023c00
 80030ac:	40023800 	.word	0x40023800
 80030b0:	08005cd0 	.word	0x08005cd0
 80030b4:	20000400 	.word	0x20000400
 80030b8:	20000404 	.word	0x20000404

080030bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030bc:	b5b0      	push	{r4, r5, r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80030c2:	2100      	movs	r1, #0
 80030c4:	6079      	str	r1, [r7, #4]
 80030c6:	2100      	movs	r1, #0
 80030c8:	60f9      	str	r1, [r7, #12]
 80030ca:	2100      	movs	r1, #0
 80030cc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80030ce:	2100      	movs	r1, #0
 80030d0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030d2:	4952      	ldr	r1, [pc, #328]	; (800321c <HAL_RCC_GetSysClockFreq+0x160>)
 80030d4:	6889      	ldr	r1, [r1, #8]
 80030d6:	f001 010c 	and.w	r1, r1, #12
 80030da:	2908      	cmp	r1, #8
 80030dc:	d00d      	beq.n	80030fa <HAL_RCC_GetSysClockFreq+0x3e>
 80030de:	2908      	cmp	r1, #8
 80030e0:	f200 8094 	bhi.w	800320c <HAL_RCC_GetSysClockFreq+0x150>
 80030e4:	2900      	cmp	r1, #0
 80030e6:	d002      	beq.n	80030ee <HAL_RCC_GetSysClockFreq+0x32>
 80030e8:	2904      	cmp	r1, #4
 80030ea:	d003      	beq.n	80030f4 <HAL_RCC_GetSysClockFreq+0x38>
 80030ec:	e08e      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030ee:	4b4c      	ldr	r3, [pc, #304]	; (8003220 <HAL_RCC_GetSysClockFreq+0x164>)
 80030f0:	60bb      	str	r3, [r7, #8]
       break;
 80030f2:	e08e      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030f4:	4b4b      	ldr	r3, [pc, #300]	; (8003224 <HAL_RCC_GetSysClockFreq+0x168>)
 80030f6:	60bb      	str	r3, [r7, #8]
      break;
 80030f8:	e08b      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030fa:	4948      	ldr	r1, [pc, #288]	; (800321c <HAL_RCC_GetSysClockFreq+0x160>)
 80030fc:	6849      	ldr	r1, [r1, #4]
 80030fe:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003102:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003104:	4945      	ldr	r1, [pc, #276]	; (800321c <HAL_RCC_GetSysClockFreq+0x160>)
 8003106:	6849      	ldr	r1, [r1, #4]
 8003108:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800310c:	2900      	cmp	r1, #0
 800310e:	d024      	beq.n	800315a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003110:	4942      	ldr	r1, [pc, #264]	; (800321c <HAL_RCC_GetSysClockFreq+0x160>)
 8003112:	6849      	ldr	r1, [r1, #4]
 8003114:	0989      	lsrs	r1, r1, #6
 8003116:	4608      	mov	r0, r1
 8003118:	f04f 0100 	mov.w	r1, #0
 800311c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003120:	f04f 0500 	mov.w	r5, #0
 8003124:	ea00 0204 	and.w	r2, r0, r4
 8003128:	ea01 0305 	and.w	r3, r1, r5
 800312c:	493d      	ldr	r1, [pc, #244]	; (8003224 <HAL_RCC_GetSysClockFreq+0x168>)
 800312e:	fb01 f003 	mul.w	r0, r1, r3
 8003132:	2100      	movs	r1, #0
 8003134:	fb01 f102 	mul.w	r1, r1, r2
 8003138:	1844      	adds	r4, r0, r1
 800313a:	493a      	ldr	r1, [pc, #232]	; (8003224 <HAL_RCC_GetSysClockFreq+0x168>)
 800313c:	fba2 0101 	umull	r0, r1, r2, r1
 8003140:	1863      	adds	r3, r4, r1
 8003142:	4619      	mov	r1, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	461a      	mov	r2, r3
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	f7fd f83c 	bl	80001c8 <__aeabi_uldivmod>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	4613      	mov	r3, r2
 8003156:	60fb      	str	r3, [r7, #12]
 8003158:	e04a      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800315a:	4b30      	ldr	r3, [pc, #192]	; (800321c <HAL_RCC_GetSysClockFreq+0x160>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	099b      	lsrs	r3, r3, #6
 8003160:	461a      	mov	r2, r3
 8003162:	f04f 0300 	mov.w	r3, #0
 8003166:	f240 10ff 	movw	r0, #511	; 0x1ff
 800316a:	f04f 0100 	mov.w	r1, #0
 800316e:	ea02 0400 	and.w	r4, r2, r0
 8003172:	ea03 0501 	and.w	r5, r3, r1
 8003176:	4620      	mov	r0, r4
 8003178:	4629      	mov	r1, r5
 800317a:	f04f 0200 	mov.w	r2, #0
 800317e:	f04f 0300 	mov.w	r3, #0
 8003182:	014b      	lsls	r3, r1, #5
 8003184:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003188:	0142      	lsls	r2, r0, #5
 800318a:	4610      	mov	r0, r2
 800318c:	4619      	mov	r1, r3
 800318e:	1b00      	subs	r0, r0, r4
 8003190:	eb61 0105 	sbc.w	r1, r1, r5
 8003194:	f04f 0200 	mov.w	r2, #0
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	018b      	lsls	r3, r1, #6
 800319e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80031a2:	0182      	lsls	r2, r0, #6
 80031a4:	1a12      	subs	r2, r2, r0
 80031a6:	eb63 0301 	sbc.w	r3, r3, r1
 80031aa:	f04f 0000 	mov.w	r0, #0
 80031ae:	f04f 0100 	mov.w	r1, #0
 80031b2:	00d9      	lsls	r1, r3, #3
 80031b4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80031b8:	00d0      	lsls	r0, r2, #3
 80031ba:	4602      	mov	r2, r0
 80031bc:	460b      	mov	r3, r1
 80031be:	1912      	adds	r2, r2, r4
 80031c0:	eb45 0303 	adc.w	r3, r5, r3
 80031c4:	f04f 0000 	mov.w	r0, #0
 80031c8:	f04f 0100 	mov.w	r1, #0
 80031cc:	0299      	lsls	r1, r3, #10
 80031ce:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80031d2:	0290      	lsls	r0, r2, #10
 80031d4:	4602      	mov	r2, r0
 80031d6:	460b      	mov	r3, r1
 80031d8:	4610      	mov	r0, r2
 80031da:	4619      	mov	r1, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	461a      	mov	r2, r3
 80031e0:	f04f 0300 	mov.w	r3, #0
 80031e4:	f7fc fff0 	bl	80001c8 <__aeabi_uldivmod>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4613      	mov	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031f0:	4b0a      	ldr	r3, [pc, #40]	; (800321c <HAL_RCC_GetSysClockFreq+0x160>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	0c1b      	lsrs	r3, r3, #16
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	3301      	adds	r3, #1
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003200:	68fa      	ldr	r2, [r7, #12]
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	fbb2 f3f3 	udiv	r3, r2, r3
 8003208:	60bb      	str	r3, [r7, #8]
      break;
 800320a:	e002      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800320c:	4b04      	ldr	r3, [pc, #16]	; (8003220 <HAL_RCC_GetSysClockFreq+0x164>)
 800320e:	60bb      	str	r3, [r7, #8]
      break;
 8003210:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003212:	68bb      	ldr	r3, [r7, #8]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bdb0      	pop	{r4, r5, r7, pc}
 800321c:	40023800 	.word	0x40023800
 8003220:	00f42400 	.word	0x00f42400
 8003224:	017d7840 	.word	0x017d7840

08003228 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003230:	2300      	movs	r3, #0
 8003232:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b00      	cmp	r3, #0
 8003242:	d105      	bne.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800324c:	2b00      	cmp	r3, #0
 800324e:	d035      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003250:	4b62      	ldr	r3, [pc, #392]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003256:	f7fd fd2f 	bl	8000cb8 <HAL_GetTick>
 800325a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800325c:	e008      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800325e:	f7fd fd2b 	bl	8000cb8 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e0b0      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003270:	4b5b      	ldr	r3, [pc, #364]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1f0      	bne.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	019a      	lsls	r2, r3, #6
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	071b      	lsls	r3, r3, #28
 8003288:	4955      	ldr	r1, [pc, #340]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800328a:	4313      	orrs	r3, r2
 800328c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003290:	4b52      	ldr	r3, [pc, #328]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003292:	2201      	movs	r2, #1
 8003294:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003296:	f7fd fd0f 	bl	8000cb8 <HAL_GetTick>
 800329a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800329c:	e008      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800329e:	f7fd fd0b 	bl	8000cb8 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e090      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80032b0:	4b4b      	ldr	r3, [pc, #300]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0f0      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 8083 	beq.w	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	60fb      	str	r3, [r7, #12]
 80032ce:	4b44      	ldr	r3, [pc, #272]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d2:	4a43      	ldr	r2, [pc, #268]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032d8:	6413      	str	r3, [r2, #64]	; 0x40
 80032da:	4b41      	ldr	r3, [pc, #260]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032e2:	60fb      	str	r3, [r7, #12]
 80032e4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80032e6:	4b3f      	ldr	r3, [pc, #252]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a3e      	ldr	r2, [pc, #248]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80032ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032f0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80032f2:	f7fd fce1 	bl	8000cb8 <HAL_GetTick>
 80032f6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80032f8:	e008      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80032fa:	f7fd fcdd 	bl	8000cb8 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b02      	cmp	r3, #2
 8003306:	d901      	bls.n	800330c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e062      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800330c:	4b35      	ldr	r3, [pc, #212]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003314:	2b00      	cmp	r3, #0
 8003316:	d0f0      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003318:	4b31      	ldr	r3, [pc, #196]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800331a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800331c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003320:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d02f      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	429a      	cmp	r2, r3
 8003334:	d028      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003336:	4b2a      	ldr	r3, [pc, #168]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800333a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800333e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003340:	4b29      	ldr	r3, [pc, #164]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003342:	2201      	movs	r2, #1
 8003344:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003346:	4b28      	ldr	r3, [pc, #160]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800334c:	4a24      	ldr	r2, [pc, #144]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003352:	4b23      	ldr	r3, [pc, #140]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b01      	cmp	r3, #1
 800335c:	d114      	bne.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800335e:	f7fd fcab 	bl	8000cb8 <HAL_GetTick>
 8003362:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003364:	e00a      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003366:	f7fd fca7 	bl	8000cb8 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	f241 3288 	movw	r2, #5000	; 0x1388
 8003374:	4293      	cmp	r3, r2
 8003376:	d901      	bls.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e02a      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337c:	4b18      	ldr	r3, [pc, #96]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800337e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0ee      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003390:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003394:	d10d      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003396:	4b12      	ldr	r3, [pc, #72]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80033a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033aa:	490d      	ldr	r1, [pc, #52]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	608b      	str	r3, [r1, #8]
 80033b0:	e005      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x196>
 80033b2:	4b0b      	ldr	r3, [pc, #44]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	4a0a      	ldr	r2, [pc, #40]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033b8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80033bc:	6093      	str	r3, [r2, #8]
 80033be:	4b08      	ldr	r3, [pc, #32]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ca:	4905      	ldr	r1, [pc, #20]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033cc:	4313      	orrs	r3, r2
 80033ce:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3718      	adds	r7, #24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	42470068 	.word	0x42470068
 80033e0:	40023800 	.word	0x40023800
 80033e4:	40007000 	.word	0x40007000
 80033e8:	42470e40 	.word	0x42470e40

080033ec <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b087      	sub	sp, #28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003400:	2300      	movs	r3, #0
 8003402:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d13e      	bne.n	8003488 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800340a:	4b23      	ldr	r3, [pc, #140]	; (8003498 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d005      	beq.n	8003426 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d12f      	bne.n	8003480 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003420:	4b1e      	ldr	r3, [pc, #120]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003422:	617b      	str	r3, [r7, #20]
          break;
 8003424:	e02f      	b.n	8003486 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003426:	4b1c      	ldr	r3, [pc, #112]	; (8003498 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800342e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003432:	d108      	bne.n	8003446 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003434:	4b18      	ldr	r3, [pc, #96]	; (8003498 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800343c:	4a18      	ldr	r2, [pc, #96]	; (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800343e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003442:	613b      	str	r3, [r7, #16]
 8003444:	e007      	b.n	8003456 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003446:	4b14      	ldr	r3, [pc, #80]	; (8003498 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800344e:	4a15      	ldr	r2, [pc, #84]	; (80034a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003450:	fbb2 f3f3 	udiv	r3, r2, r3
 8003454:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003456:	4b10      	ldr	r3, [pc, #64]	; (8003498 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003458:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800345c:	099b      	lsrs	r3, r3, #6
 800345e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	fb02 f303 	mul.w	r3, r2, r3
 8003468:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800346a:	4b0b      	ldr	r3, [pc, #44]	; (8003498 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800346c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003470:	0f1b      	lsrs	r3, r3, #28
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	fbb2 f3f3 	udiv	r3, r2, r3
 800347c:	617b      	str	r3, [r7, #20]
          break;
 800347e:	e002      	b.n	8003486 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003480:	2300      	movs	r3, #0
 8003482:	617b      	str	r3, [r7, #20]
          break;
 8003484:	bf00      	nop
        }
      }
      break;
 8003486:	bf00      	nop
    }
  }
  return frequency;
 8003488:	697b      	ldr	r3, [r7, #20]
}
 800348a:	4618      	mov	r0, r3
 800348c:	371c      	adds	r7, #28
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800
 800349c:	00bb8000 	.word	0x00bb8000
 80034a0:	017d7840 	.word	0x017d7840
 80034a4:	00f42400 	.word	0x00f42400

080034a8 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 80034ac:	4b10      	ldr	r3, [pc, #64]	; (80034f0 <MX_PDM2PCM_Init+0x48>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 80034b2:	4b0f      	ldr	r3, [pc, #60]	; (80034f0 <MX_PDM2PCM_Init+0x48>)
 80034b4:	2201      	movs	r2, #1
 80034b6:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 80034b8:	4b0d      	ldr	r3, [pc, #52]	; (80034f0 <MX_PDM2PCM_Init+0x48>)
 80034ba:	4a0e      	ldr	r2, [pc, #56]	; (80034f4 <MX_PDM2PCM_Init+0x4c>)
 80034bc:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 80034be:	4b0c      	ldr	r3, [pc, #48]	; (80034f0 <MX_PDM2PCM_Init+0x48>)
 80034c0:	2201      	movs	r2, #1
 80034c2:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 80034c4:	4b0a      	ldr	r3, [pc, #40]	; (80034f0 <MX_PDM2PCM_Init+0x48>)
 80034c6:	2201      	movs	r2, #1
 80034c8:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 80034ca:	4809      	ldr	r0, [pc, #36]	; (80034f0 <MX_PDM2PCM_Init+0x48>)
 80034cc:	f001 fd66 	bl	8004f9c <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 80034d0:	4b09      	ldr	r3, [pc, #36]	; (80034f8 <MX_PDM2PCM_Init+0x50>)
 80034d2:	2202      	movs	r2, #2
 80034d4:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 80034d6:	4b08      	ldr	r3, [pc, #32]	; (80034f8 <MX_PDM2PCM_Init+0x50>)
 80034d8:	2210      	movs	r2, #16
 80034da:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 24;
 80034dc:	4b06      	ldr	r3, [pc, #24]	; (80034f8 <MX_PDM2PCM_Init+0x50>)
 80034de:	2218      	movs	r2, #24
 80034e0:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 80034e2:	4905      	ldr	r1, [pc, #20]	; (80034f8 <MX_PDM2PCM_Init+0x50>)
 80034e4:	4802      	ldr	r0, [pc, #8]	; (80034f0 <MX_PDM2PCM_Init+0x48>)
 80034e6:	f001 fde3 	bl	80050b0 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 80034ea:	bf00      	nop
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	200008c0 	.word	0x200008c0
 80034f4:	7d70a3d6 	.word	0x7d70a3d6
 80034f8:	200008b8 	.word	0x200008b8

080034fc <D16_GENERIC>:
 80034fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003500:	b089      	sub	sp, #36	; 0x24
 8003502:	68d4      	ldr	r4, [r2, #12]
 8003504:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8003506:	6993      	ldr	r3, [r2, #24]
 8003508:	9407      	str	r4, [sp, #28]
 800350a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800350c:	9306      	str	r3, [sp, #24]
 800350e:	9402      	str	r4, [sp, #8]
 8003510:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8003514:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8003518:	69d3      	ldr	r3, [r2, #28]
 800351a:	6896      	ldr	r6, [r2, #8]
 800351c:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800351e:	9103      	str	r1, [sp, #12]
 8003520:	2d00      	cmp	r5, #0
 8003522:	d066      	beq.n	80035f2 <D16_GENERIC+0xf6>
 8003524:	f004 0510 	and.w	r5, r4, #16
 8003528:	f004 0420 	and.w	r4, r4, #32
 800352c:	9504      	str	r5, [sp, #16]
 800352e:	4938      	ldr	r1, [pc, #224]	; (8003610 <D16_GENERIC+0x114>)
 8003530:	9405      	str	r4, [sp, #20]
 8003532:	f04f 0e00 	mov.w	lr, #0
 8003536:	4635      	mov	r5, r6
 8003538:	e04f      	b.n	80035da <D16_GENERIC+0xde>
 800353a:	5d87      	ldrb	r7, [r0, r6]
 800353c:	7804      	ldrb	r4, [r0, #0]
 800353e:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8003542:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8003546:	b2e6      	uxtb	r6, r4
 8003548:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800354c:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8003550:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8003554:	4433      	add	r3, r6
 8003556:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800355a:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800355e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003562:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8003566:	0aa3      	lsrs	r3, r4, #10
 8003568:	4c2a      	ldr	r4, [pc, #168]	; (8003614 <D16_GENERIC+0x118>)
 800356a:	fb26 5404 	smlad	r4, r6, r4, r5
 800356e:	4d2a      	ldr	r5, [pc, #168]	; (8003618 <D16_GENERIC+0x11c>)
 8003570:	fb26 f505 	smuad	r5, r6, r5
 8003574:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8003578:	eb04 080a 	add.w	r8, r4, sl
 800357c:	eba8 080b 	sub.w	r8, r8, fp
 8003580:	4646      	mov	r6, r8
 8003582:	17f7      	asrs	r7, r6, #31
 8003584:	e9cd 6700 	strd	r6, r7, [sp]
 8003588:	9e04      	ldr	r6, [sp, #16]
 800358a:	f10e 0c01 	add.w	ip, lr, #1
 800358e:	b16e      	cbz	r6, 80035ac <D16_GENERIC+0xb0>
 8003590:	6a16      	ldr	r6, [r2, #32]
 8003592:	9f01      	ldr	r7, [sp, #4]
 8003594:	fba8 8906 	umull	r8, r9, r8, r6
 8003598:	fb06 9907 	mla	r9, r6, r7, r9
 800359c:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80035a0:	f149 0900 	adc.w	r9, r9, #0
 80035a4:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80035a8:	46a3      	mov	fp, r4
 80035aa:	4654      	mov	r4, sl
 80035ac:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 80035ae:	9f02      	ldr	r7, [sp, #8]
 80035b0:	0424      	lsls	r4, r4, #16
 80035b2:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80035b6:	f04f 0900 	mov.w	r9, #0
 80035ba:	fb0e fe06 	mul.w	lr, lr, r6
 80035be:	fbc7 8904 	smlal	r8, r9, r7, r4
 80035c2:	9e03      	ldr	r6, [sp, #12]
 80035c4:	464f      	mov	r7, r9
 80035c6:	10bc      	asrs	r4, r7, #2
 80035c8:	f304 040f 	ssat	r4, #16, r4
 80035cc:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 80035d0:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 80035d2:	fa1f fe8c 	uxth.w	lr, ip
 80035d6:	4574      	cmp	r4, lr
 80035d8:	d90a      	bls.n	80035f0 <D16_GENERIC+0xf4>
 80035da:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 80035dc:	2c01      	cmp	r4, #1
 80035de:	b2e6      	uxtb	r6, r4
 80035e0:	d1ab      	bne.n	800353a <D16_GENERIC+0x3e>
 80035e2:	9e05      	ldr	r6, [sp, #20]
 80035e4:	f850 4b02 	ldr.w	r4, [r0], #2
 80035e8:	2e00      	cmp	r6, #0
 80035ea:	d0ac      	beq.n	8003546 <D16_GENERIC+0x4a>
 80035ec:	ba64      	rev16	r4, r4
 80035ee:	e7aa      	b.n	8003546 <D16_GENERIC+0x4a>
 80035f0:	462e      	mov	r6, r5
 80035f2:	9907      	ldr	r1, [sp, #28]
 80035f4:	61d3      	str	r3, [r2, #28]
 80035f6:	9b06      	ldr	r3, [sp, #24]
 80035f8:	6096      	str	r6, [r2, #8]
 80035fa:	2000      	movs	r0, #0
 80035fc:	60d1      	str	r1, [r2, #12]
 80035fe:	f8c2 a010 	str.w	sl, [r2, #16]
 8003602:	f8c2 b014 	str.w	fp, [r2, #20]
 8003606:	6193      	str	r3, [r2, #24]
 8003608:	b009      	add	sp, #36	; 0x24
 800360a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800360e:	bf00      	nop
 8003610:	20000000 	.word	0x20000000
 8003614:	00030001 	.word	0x00030001
 8003618:	00010003 	.word	0x00010003

0800361c <D24_GENERIC>:
 800361c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003620:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8003622:	6993      	ldr	r3, [r2, #24]
 8003624:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8003626:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800362a:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800362e:	6894      	ldr	r4, [r2, #8]
 8003630:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8003634:	b089      	sub	sp, #36	; 0x24
 8003636:	9307      	str	r3, [sp, #28]
 8003638:	9503      	str	r5, [sp, #12]
 800363a:	69d3      	ldr	r3, [r2, #28]
 800363c:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800363e:	9104      	str	r1, [sp, #16]
 8003640:	2e00      	cmp	r6, #0
 8003642:	f000 8096 	beq.w	8003772 <D24_GENERIC+0x156>
 8003646:	f005 0610 	and.w	r6, r5, #16
 800364a:	f005 0520 	and.w	r5, r5, #32
 800364e:	4954      	ldr	r1, [pc, #336]	; (80037a0 <D24_GENERIC+0x184>)
 8003650:	9605      	str	r6, [sp, #20]
 8003652:	9506      	str	r5, [sp, #24]
 8003654:	f04f 0e00 	mov.w	lr, #0
 8003658:	f8cd 9008 	str.w	r9, [sp, #8]
 800365c:	e06a      	b.n	8003734 <D24_GENERIC+0x118>
 800365e:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8003662:	f810 8007 	ldrb.w	r8, [r0, r7]
 8003666:	f890 c000 	ldrb.w	ip, [r0]
 800366a:	042d      	lsls	r5, r5, #16
 800366c:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8003670:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8003674:	44ac      	add	ip, r5
 8003676:	4438      	add	r0, r7
 8003678:	fa5f f68c 	uxtb.w	r6, ip
 800367c:	f3cc 2507 	ubfx	r5, ip, #8, #8
 8003680:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8003684:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8003688:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800368c:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8003690:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8003694:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 8003698:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800369c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80036a0:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80036a4:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80036a8:	4d3e      	ldr	r5, [pc, #248]	; (80037a4 <D24_GENERIC+0x188>)
 80036aa:	fb26 b705 	smlad	r7, r6, r5, fp
 80036ae:	4d3e      	ldr	r5, [pc, #248]	; (80037a8 <D24_GENERIC+0x18c>)
 80036b0:	fb26 4b05 	smlad	fp, r6, r5, r4
 80036b4:	f3c3 0409 	ubfx	r4, r3, #0, #10
 80036b8:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 80036bc:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 80036c0:	2401      	movs	r4, #1
 80036c2:	fb26 f604 	smuad	r6, r6, r4
 80036c6:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 80036ca:	9f02      	ldr	r7, [sp, #8]
 80036cc:	eb0e 0c04 	add.w	ip, lr, r4
 80036d0:	eb08 0406 	add.w	r4, r8, r6
 80036d4:	eb05 060a 	add.w	r6, r5, sl
 80036d8:	1bf6      	subs	r6, r6, r7
 80036da:	4637      	mov	r7, r6
 80036dc:	ea4f 78e6 	mov.w	r8, r6, asr #31
 80036e0:	e9cd 7800 	strd	r7, r8, [sp]
 80036e4:	9f05      	ldr	r7, [sp, #20]
 80036e6:	b177      	cbz	r7, 8003706 <D24_GENERIC+0xea>
 80036e8:	f8d2 8020 	ldr.w	r8, [r2, #32]
 80036ec:	9502      	str	r5, [sp, #8]
 80036ee:	fba6 9a08 	umull	r9, sl, r6, r8
 80036f2:	9e01      	ldr	r6, [sp, #4]
 80036f4:	fb08 aa06 	mla	sl, r8, r6, sl
 80036f8:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 80036fc:	f14a 0700 	adc.w	r7, sl, #0
 8003700:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8003704:	4655      	mov	r5, sl
 8003706:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8003708:	9f03      	ldr	r7, [sp, #12]
 800370a:	03ad      	lsls	r5, r5, #14
 800370c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8003710:	f04f 0900 	mov.w	r9, #0
 8003714:	fb0e fe06 	mul.w	lr, lr, r6
 8003718:	fbc7 8905 	smlal	r8, r9, r7, r5
 800371c:	9e04      	ldr	r6, [sp, #16]
 800371e:	464f      	mov	r7, r9
 8003720:	10bd      	asrs	r5, r7, #2
 8003722:	f305 050f 	ssat	r5, #16, r5
 8003726:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800372a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800372c:	fa1f fe8c 	uxth.w	lr, ip
 8003730:	4575      	cmp	r5, lr
 8003732:	d91c      	bls.n	800376e <D24_GENERIC+0x152>
 8003734:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8003736:	b2ef      	uxtb	r7, r5
 8003738:	2d01      	cmp	r5, #1
 800373a:	b23e      	sxth	r6, r7
 800373c:	d18f      	bne.n	800365e <D24_GENERIC+0x42>
 800373e:	9d06      	ldr	r5, [sp, #24]
 8003740:	b15d      	cbz	r5, 800375a <D24_GENERIC+0x13e>
 8003742:	f01e 0f01 	tst.w	lr, #1
 8003746:	d122      	bne.n	800378e <D24_GENERIC+0x172>
 8003748:	7805      	ldrb	r5, [r0, #0]
 800374a:	78c7      	ldrb	r7, [r0, #3]
 800374c:	7846      	ldrb	r6, [r0, #1]
 800374e:	022d      	lsls	r5, r5, #8
 8003750:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8003754:	44b4      	add	ip, r6
 8003756:	3002      	adds	r0, #2
 8003758:	e78e      	b.n	8003678 <D24_GENERIC+0x5c>
 800375a:	7846      	ldrb	r6, [r0, #1]
 800375c:	f890 c002 	ldrb.w	ip, [r0, #2]
 8003760:	f810 5b03 	ldrb.w	r5, [r0], #3
 8003764:	0236      	lsls	r6, r6, #8
 8003766:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 800376a:	44ac      	add	ip, r5
 800376c:	e784      	b.n	8003678 <D24_GENERIC+0x5c>
 800376e:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8003772:	61d3      	str	r3, [r2, #28]
 8003774:	9b07      	ldr	r3, [sp, #28]
 8003776:	6094      	str	r4, [r2, #8]
 8003778:	2000      	movs	r0, #0
 800377a:	f8c2 b00c 	str.w	fp, [r2, #12]
 800377e:	f8c2 a010 	str.w	sl, [r2, #16]
 8003782:	f8c2 9014 	str.w	r9, [r2, #20]
 8003786:	6193      	str	r3, [r2, #24]
 8003788:	b009      	add	sp, #36	; 0x24
 800378a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800378e:	78c5      	ldrb	r5, [r0, #3]
 8003790:	7887      	ldrb	r7, [r0, #2]
 8003792:	f810 6b04 	ldrb.w	r6, [r0], #4
 8003796:	022d      	lsls	r5, r5, #8
 8003798:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800379c:	44b4      	add	ip, r6
 800379e:	e76b      	b.n	8003678 <D24_GENERIC+0x5c>
 80037a0:	20000000 	.word	0x20000000
 80037a4:	00030001 	.word	0x00030001
 80037a8:	00060007 	.word	0x00060007

080037ac <D32_GENERIC>:
 80037ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037b0:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80037b2:	6993      	ldr	r3, [r2, #24]
 80037b4:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80037b6:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80037ba:	f8d2 9014 	ldr.w	r9, [r2, #20]
 80037be:	69d6      	ldr	r6, [r2, #28]
 80037c0:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 80037c4:	b089      	sub	sp, #36	; 0x24
 80037c6:	9307      	str	r3, [sp, #28]
 80037c8:	9403      	str	r4, [sp, #12]
 80037ca:	6893      	ldr	r3, [r2, #8]
 80037cc:	6b54      	ldr	r4, [r2, #52]	; 0x34
 80037ce:	9104      	str	r1, [sp, #16]
 80037d0:	2d00      	cmp	r5, #0
 80037d2:	f000 809f 	beq.w	8003914 <D32_GENERIC+0x168>
 80037d6:	f004 0510 	and.w	r5, r4, #16
 80037da:	f004 0420 	and.w	r4, r4, #32
 80037de:	9505      	str	r5, [sp, #20]
 80037e0:	4953      	ldr	r1, [pc, #332]	; (8003930 <D32_GENERIC+0x184>)
 80037e2:	9406      	str	r4, [sp, #24]
 80037e4:	f04f 0c00 	mov.w	ip, #0
 80037e8:	f8cd 9008 	str.w	r9, [sp, #8]
 80037ec:	461d      	mov	r5, r3
 80037ee:	4617      	mov	r7, r2
 80037f0:	e077      	b.n	80038e2 <D32_GENERIC+0x136>
 80037f2:	f818 3003 	ldrb.w	r3, [r8, r3]
 80037f6:	f810 800e 	ldrb.w	r8, [r0, lr]
 80037fa:	f810 e002 	ldrb.w	lr, [r0, r2]
 80037fe:	7800      	ldrb	r0, [r0, #0]
 8003800:	041b      	lsls	r3, r3, #16
 8003802:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8003806:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800380a:	4403      	add	r3, r0
 800380c:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8003810:	b2dc      	uxtb	r4, r3
 8003812:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003816:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800381a:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800381e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003822:	0e1b      	lsrs	r3, r3, #24
 8003824:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8003828:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 800382c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003830:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8003834:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 8003838:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 800383c:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8003840:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003844:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003848:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800384c:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 8003850:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8003854:	4b37      	ldr	r3, [pc, #220]	; (8003934 <D32_GENERIC+0x188>)
 8003856:	fb22 b403 	smlad	r4, r2, r3, fp
 800385a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800385e:	fb2e 4803 	smlad	r8, lr, r3, r4
 8003862:	4b35      	ldr	r3, [pc, #212]	; (8003938 <D32_GENERIC+0x18c>)
 8003864:	fb22 5503 	smlad	r5, r2, r3, r5
 8003868:	4b34      	ldr	r3, [pc, #208]	; (800393c <D32_GENERIC+0x190>)
 800386a:	fb2e 5b03 	smlad	fp, lr, r3, r5
 800386e:	2301      	movs	r3, #1
 8003870:	fb22 f203 	smuad	r2, r2, r3
 8003874:	4b32      	ldr	r3, [pc, #200]	; (8003940 <D32_GENERIC+0x194>)
 8003876:	fb2e 2503 	smlad	r5, lr, r3, r2
 800387a:	9b02      	ldr	r3, [sp, #8]
 800387c:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 8003880:	eb04 080a 	add.w	r8, r4, sl
 8003884:	eba8 0803 	sub.w	r8, r8, r3
 8003888:	4642      	mov	r2, r8
 800388a:	17d3      	asrs	r3, r2, #31
 800388c:	e9cd 2300 	strd	r2, r3, [sp]
 8003890:	9b05      	ldr	r3, [sp, #20]
 8003892:	f10c 0e01 	add.w	lr, ip, #1
 8003896:	b16b      	cbz	r3, 80038b4 <D32_GENERIC+0x108>
 8003898:	6a3a      	ldr	r2, [r7, #32]
 800389a:	9b01      	ldr	r3, [sp, #4]
 800389c:	9402      	str	r4, [sp, #8]
 800389e:	fba8 8902 	umull	r8, r9, r8, r2
 80038a2:	fb02 9903 	mla	r9, r2, r3, r9
 80038a6:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80038aa:	f149 0900 	adc.w	r9, r9, #0
 80038ae:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80038b2:	4654      	mov	r4, sl
 80038b4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80038b6:	9a04      	ldr	r2, [sp, #16]
 80038b8:	fb0c fc03 	mul.w	ip, ip, r3
 80038bc:	9b03      	ldr	r3, [sp, #12]
 80038be:	0364      	lsls	r4, r4, #13
 80038c0:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80038c4:	f04f 0900 	mov.w	r9, #0
 80038c8:	fbc3 8904 	smlal	r8, r9, r3, r4
 80038cc:	464b      	mov	r3, r9
 80038ce:	109b      	asrs	r3, r3, #2
 80038d0:	f303 030f 	ssat	r3, #16, r3
 80038d4:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 80038d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80038da:	fa1f fc8e 	uxth.w	ip, lr
 80038de:	4563      	cmp	r3, ip
 80038e0:	d914      	bls.n	800390c <D32_GENERIC+0x160>
 80038e2:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 80038e4:	b2e2      	uxtb	r2, r4
 80038e6:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 80038ea:	eb00 080e 	add.w	r8, r0, lr
 80038ee:	4253      	negs	r3, r2
 80038f0:	2c01      	cmp	r4, #1
 80038f2:	eb08 0403 	add.w	r4, r8, r3
 80038f6:	f47f af7c 	bne.w	80037f2 <D32_GENERIC+0x46>
 80038fa:	1d02      	adds	r2, r0, #4
 80038fc:	6803      	ldr	r3, [r0, #0]
 80038fe:	9806      	ldr	r0, [sp, #24]
 8003900:	b110      	cbz	r0, 8003908 <D32_GENERIC+0x15c>
 8003902:	ba5b      	rev16	r3, r3
 8003904:	4610      	mov	r0, r2
 8003906:	e783      	b.n	8003810 <D32_GENERIC+0x64>
 8003908:	4610      	mov	r0, r2
 800390a:	e781      	b.n	8003810 <D32_GENERIC+0x64>
 800390c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8003910:	462b      	mov	r3, r5
 8003912:	463a      	mov	r2, r7
 8003914:	6093      	str	r3, [r2, #8]
 8003916:	9b07      	ldr	r3, [sp, #28]
 8003918:	f8c2 b00c 	str.w	fp, [r2, #12]
 800391c:	2000      	movs	r0, #0
 800391e:	61d6      	str	r6, [r2, #28]
 8003920:	f8c2 a010 	str.w	sl, [r2, #16]
 8003924:	f8c2 9014 	str.w	r9, [r2, #20]
 8003928:	6193      	str	r3, [r2, #24]
 800392a:	b009      	add	sp, #36	; 0x24
 800392c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003930:	20000000 	.word	0x20000000
 8003934:	00060003 	.word	0x00060003
 8003938:	000a000c 	.word	0x000a000c
 800393c:	000c000a 	.word	0x000c000a
 8003940:	00030006 	.word	0x00030006

08003944 <D48_GENERIC>:
 8003944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003948:	b089      	sub	sp, #36	; 0x24
 800394a:	6953      	ldr	r3, [r2, #20]
 800394c:	68d4      	ldr	r4, [r2, #12]
 800394e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8003950:	9302      	str	r3, [sp, #8]
 8003952:	9400      	str	r4, [sp, #0]
 8003954:	6993      	ldr	r3, [r2, #24]
 8003956:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8003958:	9307      	str	r3, [sp, #28]
 800395a:	9403      	str	r4, [sp, #12]
 800395c:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8003960:	69d6      	ldr	r6, [r2, #28]
 8003962:	6893      	ldr	r3, [r2, #8]
 8003964:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8003966:	9104      	str	r1, [sp, #16]
 8003968:	2d00      	cmp	r5, #0
 800396a:	f000 80c5 	beq.w	8003af8 <D48_GENERIC+0x1b4>
 800396e:	f004 0510 	and.w	r5, r4, #16
 8003972:	f004 0420 	and.w	r4, r4, #32
 8003976:	4967      	ldr	r1, [pc, #412]	; (8003b14 <D48_GENERIC+0x1d0>)
 8003978:	9505      	str	r5, [sp, #20]
 800397a:	9406      	str	r4, [sp, #24]
 800397c:	f04f 0c00 	mov.w	ip, #0
 8003980:	4657      	mov	r7, sl
 8003982:	9301      	str	r3, [sp, #4]
 8003984:	e09c      	b.n	8003ac0 <D48_GENERIC+0x17c>
 8003986:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800398a:	f810 b009 	ldrb.w	fp, [r0, r9]
 800398e:	f81a 9009 	ldrb.w	r9, [sl, r9]
 8003992:	f810 a00e 	ldrb.w	sl, [r0, lr]
 8003996:	7800      	ldrb	r0, [r0, #0]
 8003998:	0424      	lsls	r4, r4, #16
 800399a:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800399e:	f818 4005 	ldrb.w	r4, [r8, r5]
 80039a2:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 80039a6:	44a8      	add	r8, r5
 80039a8:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 80039ac:	eb0b 0500 	add.w	r5, fp, r0
 80039b0:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 80039b4:	fa5f f885 	uxtb.w	r8, r5
 80039b8:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 80039bc:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 80039c0:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 80039c4:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 80039c8:	0e2d      	lsrs	r5, r5, #24
 80039ca:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 80039ce:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 80039d2:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 80039d6:	b2e6      	uxtb	r6, r4
 80039d8:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 80039dc:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80039e0:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 80039e4:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80039e8:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 80039ec:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 80039f0:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 80039f4:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 80039f8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80039fc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003a00:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8003a04:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8003a08:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8003a0c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8003a10:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 8003a14:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 8003a18:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 8003a1c:	4c3e      	ldr	r4, [pc, #248]	; (8003b18 <D48_GENERIC+0x1d4>)
 8003a1e:	9d00      	ldr	r5, [sp, #0]
 8003a20:	fb2a 5404 	smlad	r4, sl, r4, r5
 8003a24:	4d3d      	ldr	r5, [pc, #244]	; (8003b1c <D48_GENERIC+0x1d8>)
 8003a26:	fb28 4405 	smlad	r4, r8, r5, r4
 8003a2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a2e:	fb2e 4b03 	smlad	fp, lr, r3, r4
 8003a32:	4c3b      	ldr	r4, [pc, #236]	; (8003b20 <D48_GENERIC+0x1dc>)
 8003a34:	9b01      	ldr	r3, [sp, #4]
 8003a36:	fb2a 3304 	smlad	r3, sl, r4, r3
 8003a3a:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 8003a3e:	fb28 3304 	smlad	r3, r8, r4, r3
 8003a42:	4c38      	ldr	r4, [pc, #224]	; (8003b24 <D48_GENERIC+0x1e0>)
 8003a44:	fb2e 3304 	smlad	r3, lr, r4, r3
 8003a48:	2501      	movs	r5, #1
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	fb2a fa05 	smuad	sl, sl, r5
 8003a50:	4b35      	ldr	r3, [pc, #212]	; (8003b28 <D48_GENERIC+0x1e4>)
 8003a52:	fb28 a803 	smlad	r8, r8, r3, sl
 8003a56:	4b35      	ldr	r3, [pc, #212]	; (8003b2c <D48_GENERIC+0x1e8>)
 8003a58:	fb2e 8303 	smlad	r3, lr, r3, r8
 8003a5c:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 8003a60:	9301      	str	r3, [sp, #4]
 8003a62:	9b02      	ldr	r3, [sp, #8]
 8003a64:	eb04 0807 	add.w	r8, r4, r7
 8003a68:	eba8 0803 	sub.w	r8, r8, r3
 8003a6c:	9b05      	ldr	r3, [sp, #20]
 8003a6e:	4465      	add	r5, ip
 8003a70:	ea4f 7be8 	mov.w	fp, r8, asr #31
 8003a74:	b163      	cbz	r3, 8003a90 <D48_GENERIC+0x14c>
 8003a76:	6a17      	ldr	r7, [r2, #32]
 8003a78:	9402      	str	r4, [sp, #8]
 8003a7a:	fba8 8907 	umull	r8, r9, r8, r7
 8003a7e:	fb07 990b 	mla	r9, r7, fp, r9
 8003a82:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8003a86:	f149 0900 	adc.w	r9, r9, #0
 8003a8a:	ea4f 0749 	mov.w	r7, r9, lsl #1
 8003a8e:	463c      	mov	r4, r7
 8003a90:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 8003a94:	9b03      	ldr	r3, [sp, #12]
 8003a96:	02e4      	lsls	r4, r4, #11
 8003a98:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8003a9c:	f04f 0900 	mov.w	r9, #0
 8003aa0:	fb0c fc0e 	mul.w	ip, ip, lr
 8003aa4:	fbc3 8904 	smlal	r8, r9, r3, r4
 8003aa8:	9b04      	ldr	r3, [sp, #16]
 8003aaa:	ea4f 04a9 	mov.w	r4, r9, asr #2
 8003aae:	f304 040f 	ssat	r4, #16, r4
 8003ab2:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 8003ab6:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8003ab8:	fa1f fc85 	uxth.w	ip, r5
 8003abc:	4564      	cmp	r4, ip
 8003abe:	d919      	bls.n	8003af4 <D48_GENERIC+0x1b0>
 8003ac0:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8003ac2:	fa5f fe84 	uxtb.w	lr, r4
 8003ac6:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 8003aca:	f1ce 0500 	rsb	r5, lr, #0
 8003ace:	eb00 0b09 	add.w	fp, r0, r9
 8003ad2:	eb0b 0a05 	add.w	sl, fp, r5
 8003ad6:	2c01      	cmp	r4, #1
 8003ad8:	eb0a 0809 	add.w	r8, sl, r9
 8003adc:	f47f af53 	bne.w	8003986 <D48_GENERIC+0x42>
 8003ae0:	9b06      	ldr	r3, [sp, #24]
 8003ae2:	6805      	ldr	r5, [r0, #0]
 8003ae4:	6844      	ldr	r4, [r0, #4]
 8003ae6:	3006      	adds	r0, #6
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f43f af63 	beq.w	80039b4 <D48_GENERIC+0x70>
 8003aee:	ba6d      	rev16	r5, r5
 8003af0:	ba64      	rev16	r4, r4
 8003af2:	e75f      	b.n	80039b4 <D48_GENERIC+0x70>
 8003af4:	9b01      	ldr	r3, [sp, #4]
 8003af6:	46ba      	mov	sl, r7
 8003af8:	6093      	str	r3, [r2, #8]
 8003afa:	9b00      	ldr	r3, [sp, #0]
 8003afc:	60d3      	str	r3, [r2, #12]
 8003afe:	9b02      	ldr	r3, [sp, #8]
 8003b00:	6153      	str	r3, [r2, #20]
 8003b02:	9b07      	ldr	r3, [sp, #28]
 8003b04:	61d6      	str	r6, [r2, #28]
 8003b06:	2000      	movs	r0, #0
 8003b08:	f8c2 a010 	str.w	sl, [r2, #16]
 8003b0c:	6193      	str	r3, [r2, #24]
 8003b0e:	b009      	add	sp, #36	; 0x24
 8003b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b14:	20000000 	.word	0x20000000
 8003b18:	000f000a 	.word	0x000f000a
 8003b1c:	00060003 	.word	0x00060003
 8003b20:	00150019 	.word	0x00150019
 8003b24:	00190015 	.word	0x00190015
 8003b28:	00030006 	.word	0x00030006
 8003b2c:	000a000f 	.word	0x000a000f

08003b30 <D64_GENERIC>:
 8003b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b34:	b089      	sub	sp, #36	; 0x24
 8003b36:	6913      	ldr	r3, [r2, #16]
 8003b38:	6895      	ldr	r5, [r2, #8]
 8003b3a:	9303      	str	r3, [sp, #12]
 8003b3c:	9501      	str	r5, [sp, #4]
 8003b3e:	6953      	ldr	r3, [r2, #20]
 8003b40:	68d5      	ldr	r5, [r2, #12]
 8003b42:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8003b44:	9304      	str	r3, [sp, #16]
 8003b46:	9500      	str	r5, [sp, #0]
 8003b48:	6993      	ldr	r3, [r2, #24]
 8003b4a:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8003b4c:	9307      	str	r3, [sp, #28]
 8003b4e:	9505      	str	r5, [sp, #20]
 8003b50:	69d3      	ldr	r3, [r2, #28]
 8003b52:	9106      	str	r1, [sp, #24]
 8003b54:	2c00      	cmp	r4, #0
 8003b56:	f000 80d9 	beq.w	8003d0c <D64_GENERIC+0x1dc>
 8003b5a:	6a11      	ldr	r1, [r2, #32]
 8003b5c:	9102      	str	r1, [sp, #8]
 8003b5e:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 8003d4c <D64_GENERIC+0x21c>
 8003b62:	f04f 0c00 	mov.w	ip, #0
 8003b66:	4681      	mov	r9, r0
 8003b68:	e0c1      	b.n	8003cee <D64_GENERIC+0x1be>
 8003b6a:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8003b6e:	4274      	negs	r4, r6
 8003b70:	eb09 0708 	add.w	r7, r9, r8
 8003b74:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 8003b78:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 8003b7c:	5d38      	ldrb	r0, [r7, r4]
 8003b7e:	5d29      	ldrb	r1, [r5, r4]
 8003b80:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8003b84:	f819 a008 	ldrb.w	sl, [r9, r8]
 8003b88:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8003b8c:	f899 7000 	ldrb.w	r7, [r9]
 8003b90:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 8003b94:	4425      	add	r5, r4
 8003b96:	0409      	lsls	r1, r1, #16
 8003b98:	0400      	lsls	r0, r0, #16
 8003b9a:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8003b9e:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8003ba2:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 8003ba6:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8003baa:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 8003bae:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8003bb2:	4459      	add	r1, fp
 8003bb4:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 8003bb8:	4438      	add	r0, r7
 8003bba:	b2c5      	uxtb	r5, r0
 8003bbc:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8003bc0:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 8003bc4:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 8003bc8:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8003bcc:	0e00      	lsrs	r0, r0, #24
 8003bce:	eb03 0806 	add.w	r8, r3, r6
 8003bd2:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 8003bd6:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 8003bda:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8003bde:	b2c8      	uxtb	r0, r1
 8003be0:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8003be4:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8003be8:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8003bec:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8003bf0:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8003bf4:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8003bf8:	0e09      	lsrs	r1, r1, #24
 8003bfa:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8003bfe:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 8003c02:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 8003c06:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8003c0a:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8003c0e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8003c12:	f3ca 0309 	ubfx	r3, sl, #0, #10
 8003c16:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8003c1a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003c1e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8003c22:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 8003c26:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8003c2a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8003c2e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8003c32:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8003c36:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 8003c3a:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8003c3e:	0a8b      	lsrs	r3, r1, #10
 8003c40:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8003c44:	4939      	ldr	r1, [pc, #228]	; (8003d2c <D64_GENERIC+0x1fc>)
 8003c46:	9c00      	ldr	r4, [sp, #0]
 8003c48:	fb28 4101 	smlad	r1, r8, r1, r4
 8003c4c:	4c38      	ldr	r4, [pc, #224]	; (8003d30 <D64_GENERIC+0x200>)
 8003c4e:	fb27 1104 	smlad	r1, r7, r4, r1
 8003c52:	4c38      	ldr	r4, [pc, #224]	; (8003d34 <D64_GENERIC+0x204>)
 8003c54:	fb20 1104 	smlad	r1, r0, r4, r1
 8003c58:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 8003c5c:	fb2a 1106 	smlad	r1, sl, r6, r1
 8003c60:	4c35      	ldr	r4, [pc, #212]	; (8003d38 <D64_GENERIC+0x208>)
 8003c62:	9d01      	ldr	r5, [sp, #4]
 8003c64:	fb28 5404 	smlad	r4, r8, r4, r5
 8003c68:	4d33      	ldr	r5, [pc, #204]	; (8003d38 <D64_GENERIC+0x208>)
 8003c6a:	fb2a 4415 	smladx	r4, sl, r5, r4
 8003c6e:	4d33      	ldr	r5, [pc, #204]	; (8003d3c <D64_GENERIC+0x20c>)
 8003c70:	fb27 4405 	smlad	r4, r7, r5, r4
 8003c74:	fb20 4415 	smladx	r4, r0, r5, r4
 8003c78:	2501      	movs	r5, #1
 8003c7a:	9400      	str	r4, [sp, #0]
 8003c7c:	fb28 f805 	smuad	r8, r8, r5
 8003c80:	4c2f      	ldr	r4, [pc, #188]	; (8003d40 <D64_GENERIC+0x210>)
 8003c82:	fb27 8704 	smlad	r7, r7, r4, r8
 8003c86:	4c2f      	ldr	r4, [pc, #188]	; (8003d44 <D64_GENERIC+0x214>)
 8003c88:	fb20 7004 	smlad	r0, r0, r4, r7
 8003c8c:	4c2e      	ldr	r4, [pc, #184]	; (8003d48 <D64_GENERIC+0x218>)
 8003c8e:	fb2a 0004 	smlad	r0, sl, r4, r0
 8003c92:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 8003c96:	9902      	ldr	r1, [sp, #8]
 8003c98:	9001      	str	r0, [sp, #4]
 8003c9a:	b189      	cbz	r1, 8003cc0 <D64_GENERIC+0x190>
 8003c9c:	9803      	ldr	r0, [sp, #12]
 8003c9e:	9c04      	ldr	r4, [sp, #16]
 8003ca0:	9604      	str	r6, [sp, #16]
 8003ca2:	4430      	add	r0, r6
 8003ca4:	1b00      	subs	r0, r0, r4
 8003ca6:	17c5      	asrs	r5, r0, #31
 8003ca8:	460f      	mov	r7, r1
 8003caa:	fba0 0101 	umull	r0, r1, r0, r1
 8003cae:	fb07 1105 	mla	r1, r7, r5, r1
 8003cb2:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8003cb6:	f141 0100 	adc.w	r1, r1, #0
 8003cba:	0049      	lsls	r1, r1, #1
 8003cbc:	9103      	str	r1, [sp, #12]
 8003cbe:	460e      	mov	r6, r1
 8003cc0:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 8003cc2:	9905      	ldr	r1, [sp, #20]
 8003cc4:	9806      	ldr	r0, [sp, #24]
 8003cc6:	02b6      	lsls	r6, r6, #10
 8003cc8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8003ccc:	f04f 0800 	mov.w	r8, #0
 8003cd0:	fb0c f404 	mul.w	r4, ip, r4
 8003cd4:	fbc1 7806 	smlal	r7, r8, r1, r6
 8003cd8:	4641      	mov	r1, r8
 8003cda:	1089      	asrs	r1, r1, #2
 8003cdc:	f301 010f 	ssat	r1, #16, r1
 8003ce0:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8003ce4:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 8003ce6:	f10c 0c01 	add.w	ip, ip, #1
 8003cea:	4561      	cmp	r1, ip
 8003cec:	dd0e      	ble.n	8003d0c <D64_GENERIC+0x1dc>
 8003cee:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8003cf0:	2e01      	cmp	r6, #1
 8003cf2:	f47f af3a 	bne.w	8003b6a <D64_GENERIC+0x3a>
 8003cf6:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8003cf8:	06b4      	lsls	r4, r6, #26
 8003cfa:	e899 0003 	ldmia.w	r9, {r0, r1}
 8003cfe:	f109 0908 	add.w	r9, r9, #8
 8003d02:	f57f af5a 	bpl.w	8003bba <D64_GENERIC+0x8a>
 8003d06:	ba40      	rev16	r0, r0
 8003d08:	ba49      	rev16	r1, r1
 8003d0a:	e756      	b.n	8003bba <D64_GENERIC+0x8a>
 8003d0c:	61d3      	str	r3, [r2, #28]
 8003d0e:	9b03      	ldr	r3, [sp, #12]
 8003d10:	9901      	ldr	r1, [sp, #4]
 8003d12:	6113      	str	r3, [r2, #16]
 8003d14:	9b04      	ldr	r3, [sp, #16]
 8003d16:	6091      	str	r1, [r2, #8]
 8003d18:	6153      	str	r3, [r2, #20]
 8003d1a:	9900      	ldr	r1, [sp, #0]
 8003d1c:	9b07      	ldr	r3, [sp, #28]
 8003d1e:	60d1      	str	r1, [r2, #12]
 8003d20:	2000      	movs	r0, #0
 8003d22:	6193      	str	r3, [r2, #24]
 8003d24:	b009      	add	sp, #36	; 0x24
 8003d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d2a:	bf00      	nop
 8003d2c:	001c0015 	.word	0x001c0015
 8003d30:	000f000a 	.word	0x000f000a
 8003d34:	00060003 	.word	0x00060003
 8003d38:	0024002a 	.word	0x0024002a
 8003d3c:	002e0030 	.word	0x002e0030
 8003d40:	00030006 	.word	0x00030006
 8003d44:	000a000f 	.word	0x000a000f
 8003d48:	0015001c 	.word	0x0015001c
 8003d4c:	20000000 	.word	0x20000000

08003d50 <D80_GENERIC>:
 8003d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d54:	b08b      	sub	sp, #44	; 0x2c
 8003d56:	6914      	ldr	r4, [r2, #16]
 8003d58:	9404      	str	r4, [sp, #16]
 8003d5a:	6954      	ldr	r4, [r2, #20]
 8003d5c:	9405      	str	r4, [sp, #20]
 8003d5e:	6994      	ldr	r4, [r2, #24]
 8003d60:	9409      	str	r4, [sp, #36]	; 0x24
 8003d62:	6894      	ldr	r4, [r2, #8]
 8003d64:	9402      	str	r4, [sp, #8]
 8003d66:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8003d68:	68d4      	ldr	r4, [r2, #12]
 8003d6a:	9401      	str	r4, [sp, #4]
 8003d6c:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8003d6e:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 8003d72:	9406      	str	r4, [sp, #24]
 8003d74:	9107      	str	r1, [sp, #28]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f000 810f 	beq.w	8003f9a <D80_GENERIC+0x24a>
 8003d7c:	6a13      	ldr	r3, [r2, #32]
 8003d7e:	9308      	str	r3, [sp, #32]
 8003d80:	2300      	movs	r3, #0
 8003d82:	9200      	str	r2, [sp, #0]
 8003d84:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8003fec <D80_GENERIC+0x29c>
 8003d88:	f8cd b00c 	str.w	fp, [sp, #12]
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	e0ed      	b.n	8003f6c <D80_GENERIC+0x21c>
 8003d90:	fa5f fc8c 	uxtb.w	ip, ip
 8003d94:	fa0f f48c 	sxth.w	r4, ip
 8003d98:	0066      	lsls	r6, r4, #1
 8003d9a:	eb06 0804 	add.w	r8, r6, r4
 8003d9e:	f1cc 0500 	rsb	r5, ip, #0
 8003da2:	eb00 0108 	add.w	r1, r0, r8
 8003da6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003daa:	194b      	adds	r3, r1, r5
 8003dac:	5d49      	ldrb	r1, [r1, r5]
 8003dae:	f810 a008 	ldrb.w	sl, [r0, r8]
 8003db2:	f813 b004 	ldrb.w	fp, [r3, r4]
 8003db6:	f810 c00c 	ldrb.w	ip, [r0, ip]
 8003dba:	f890 8000 	ldrb.w	r8, [r0]
 8003dbe:	eb03 0e04 	add.w	lr, r3, r4
 8003dc2:	eb0e 0705 	add.w	r7, lr, r5
 8003dc6:	0409      	lsls	r1, r1, #16
 8003dc8:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8003dcc:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8003dd0:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8003dd4:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8003dd8:	eb0a 0004 	add.w	r0, sl, r4
 8003ddc:	041b      	lsls	r3, r3, #16
 8003dde:	f81a a004 	ldrb.w	sl, [sl, r4]
 8003de2:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 8003de6:	5d44      	ldrb	r4, [r0, r5]
 8003de8:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8003dec:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8003df0:	4428      	add	r0, r5
 8003df2:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8003df6:	4441      	add	r1, r8
 8003df8:	4430      	add	r0, r6
 8003dfa:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8003dfe:	441f      	add	r7, r3
 8003e00:	b2cd      	uxtb	r5, r1
 8003e02:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8003e06:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 8003e0a:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 8003e0e:	9b03      	ldr	r3, [sp, #12]
 8003e10:	f3c1 4507 	ubfx	r5, r1, #16, #8
 8003e14:	0e09      	lsrs	r1, r1, #24
 8003e16:	4433      	add	r3, r6
 8003e18:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 8003e1c:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8003e20:	b2fd      	uxtb	r5, r7
 8003e22:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 8003e26:	469b      	mov	fp, r3
 8003e28:	f3c7 2307 	ubfx	r3, r7, #8, #8
 8003e2c:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8003e30:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 8003e34:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 8003e38:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 8003e3c:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8003e40:	0e3b      	lsrs	r3, r7, #24
 8003e42:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 8003e46:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 8003e4a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8003e4e:	fa5f fe84 	uxtb.w	lr, r4
 8003e52:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 8003e56:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8003e5a:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8003e5e:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 8003e62:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 8003e66:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8003e6a:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 8003e6e:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8003e72:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003e76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e7a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8003e7e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8003e82:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8003e86:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8003e8a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 8003e8e:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8003e92:	f3c4 0109 	ubfx	r1, r4, #0, #10
 8003e96:	0aa3      	lsrs	r3, r4, #10
 8003e98:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8003e9c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8003ea0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8003ea4:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 8003ea8:	9303      	str	r3, [sp, #12]
 8003eaa:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 8003eae:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 8003eb2:	4b42      	ldr	r3, [pc, #264]	; (8003fbc <D80_GENERIC+0x26c>)
 8003eb4:	9901      	ldr	r1, [sp, #4]
 8003eb6:	fb2b 1303 	smlad	r3, fp, r3, r1
 8003eba:	4941      	ldr	r1, [pc, #260]	; (8003fc0 <D80_GENERIC+0x270>)
 8003ebc:	fb28 3301 	smlad	r3, r8, r1, r3
 8003ec0:	4940      	ldr	r1, [pc, #256]	; (8003fc4 <D80_GENERIC+0x274>)
 8003ec2:	fb2c 3301 	smlad	r3, ip, r1, r3
 8003ec6:	4940      	ldr	r1, [pc, #256]	; (8003fc8 <D80_GENERIC+0x278>)
 8003ec8:	fb27 3301 	smlad	r3, r7, r1, r3
 8003ecc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8003ed0:	fb2e 3301 	smlad	r3, lr, r1, r3
 8003ed4:	493d      	ldr	r1, [pc, #244]	; (8003fcc <D80_GENERIC+0x27c>)
 8003ed6:	9c02      	ldr	r4, [sp, #8]
 8003ed8:	fb2b 4401 	smlad	r4, fp, r1, r4
 8003edc:	493c      	ldr	r1, [pc, #240]	; (8003fd0 <D80_GENERIC+0x280>)
 8003ede:	fb28 4401 	smlad	r4, r8, r1, r4
 8003ee2:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 8003ee6:	fb2c 4101 	smlad	r1, ip, r1, r4
 8003eea:	4c3a      	ldr	r4, [pc, #232]	; (8003fd4 <D80_GENERIC+0x284>)
 8003eec:	fb27 1104 	smlad	r1, r7, r4, r1
 8003ef0:	4c39      	ldr	r4, [pc, #228]	; (8003fd8 <D80_GENERIC+0x288>)
 8003ef2:	fb2e 1104 	smlad	r1, lr, r4, r1
 8003ef6:	9101      	str	r1, [sp, #4]
 8003ef8:	2101      	movs	r1, #1
 8003efa:	fb2b fb01 	smuad	fp, fp, r1
 8003efe:	4937      	ldr	r1, [pc, #220]	; (8003fdc <D80_GENERIC+0x28c>)
 8003f00:	fb28 b801 	smlad	r8, r8, r1, fp
 8003f04:	4d36      	ldr	r5, [pc, #216]	; (8003fe0 <D80_GENERIC+0x290>)
 8003f06:	fb2c 8c05 	smlad	ip, ip, r5, r8
 8003f0a:	4d36      	ldr	r5, [pc, #216]	; (8003fe4 <D80_GENERIC+0x294>)
 8003f0c:	fb27 c705 	smlad	r7, r7, r5, ip
 8003f10:	4d35      	ldr	r5, [pc, #212]	; (8003fe8 <D80_GENERIC+0x298>)
 8003f12:	fb2e 7105 	smlad	r1, lr, r5, r7
 8003f16:	9102      	str	r1, [sp, #8]
 8003f18:	9908      	ldr	r1, [sp, #32]
 8003f1a:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 8003f1e:	b181      	cbz	r1, 8003f42 <D80_GENERIC+0x1f2>
 8003f20:	9c04      	ldr	r4, [sp, #16]
 8003f22:	9d05      	ldr	r5, [sp, #20]
 8003f24:	9305      	str	r3, [sp, #20]
 8003f26:	441c      	add	r4, r3
 8003f28:	1b64      	subs	r4, r4, r5
 8003f2a:	17e7      	asrs	r7, r4, #31
 8003f2c:	fba4 4501 	umull	r4, r5, r4, r1
 8003f30:	fb01 5507 	mla	r5, r1, r7, r5
 8003f34:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 8003f38:	f145 0500 	adc.w	r5, r5, #0
 8003f3c:	0069      	lsls	r1, r5, #1
 8003f3e:	9104      	str	r1, [sp, #16]
 8003f40:	460b      	mov	r3, r1
 8003f42:	9e00      	ldr	r6, [sp, #0]
 8003f44:	9f06      	ldr	r7, [sp, #24]
 8003f46:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 8003f48:	025b      	lsls	r3, r3, #9
 8003f4a:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8003f4e:	2500      	movs	r5, #0
 8003f50:	fb02 f101 	mul.w	r1, r2, r1
 8003f54:	fbc7 4503 	smlal	r4, r5, r7, r3
 8003f58:	9c07      	ldr	r4, [sp, #28]
 8003f5a:	10ab      	asrs	r3, r5, #2
 8003f5c:	f303 030f 	ssat	r3, #16, r3
 8003f60:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 8003f64:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 8003f66:	3201      	adds	r2, #1
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	dd13      	ble.n	8003f94 <D80_GENERIC+0x244>
 8003f6c:	9b00      	ldr	r3, [sp, #0]
 8003f6e:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 8003f72:	f1bc 0f01 	cmp.w	ip, #1
 8003f76:	f47f af0b 	bne.w	8003d90 <D80_GENERIC+0x40>
 8003f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f7c:	6884      	ldr	r4, [r0, #8]
 8003f7e:	069b      	lsls	r3, r3, #26
 8003f80:	e890 0082 	ldmia.w	r0, {r1, r7}
 8003f84:	f100 000a 	add.w	r0, r0, #10
 8003f88:	f57f af3a 	bpl.w	8003e00 <D80_GENERIC+0xb0>
 8003f8c:	ba49      	rev16	r1, r1
 8003f8e:	ba7f      	rev16	r7, r7
 8003f90:	ba64      	rev16	r4, r4
 8003f92:	e735      	b.n	8003e00 <D80_GENERIC+0xb0>
 8003f94:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8003f98:	4632      	mov	r2, r6
 8003f9a:	9b02      	ldr	r3, [sp, #8]
 8003f9c:	6093      	str	r3, [r2, #8]
 8003f9e:	9b01      	ldr	r3, [sp, #4]
 8003fa0:	60d3      	str	r3, [r2, #12]
 8003fa2:	9b04      	ldr	r3, [sp, #16]
 8003fa4:	6113      	str	r3, [r2, #16]
 8003fa6:	9b05      	ldr	r3, [sp, #20]
 8003fa8:	6153      	str	r3, [r2, #20]
 8003faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fac:	f8c2 b01c 	str.w	fp, [r2, #28]
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	6193      	str	r3, [r2, #24]
 8003fb4:	b00b      	add	sp, #44	; 0x2c
 8003fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fba:	bf00      	nop
 8003fbc:	002d0024 	.word	0x002d0024
 8003fc0:	001c0015 	.word	0x001c0015
 8003fc4:	000f000a 	.word	0x000f000a
 8003fc8:	00060003 	.word	0x00060003
 8003fcc:	0037003f 	.word	0x0037003f
 8003fd0:	00450049 	.word	0x00450049
 8003fd4:	00490045 	.word	0x00490045
 8003fd8:	003f0037 	.word	0x003f0037
 8003fdc:	00030006 	.word	0x00030006
 8003fe0:	000a000f 	.word	0x000a000f
 8003fe4:	0015001c 	.word	0x0015001c
 8003fe8:	0024002d 	.word	0x0024002d
 8003fec:	20000000 	.word	0x20000000

08003ff0 <D128_GENERIC>:
 8003ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ff4:	b093      	sub	sp, #76	; 0x4c
 8003ff6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8003ff8:	9005      	str	r0, [sp, #20]
 8003ffa:	4610      	mov	r0, r2
 8003ffc:	9201      	str	r2, [sp, #4]
 8003ffe:	6912      	ldr	r2, [r2, #16]
 8004000:	920c      	str	r2, [sp, #48]	; 0x30
 8004002:	4602      	mov	r2, r0
 8004004:	6940      	ldr	r0, [r0, #20]
 8004006:	900d      	str	r0, [sp, #52]	; 0x34
 8004008:	4610      	mov	r0, r2
 800400a:	4614      	mov	r4, r2
 800400c:	6992      	ldr	r2, [r2, #24]
 800400e:	9211      	str	r2, [sp, #68]	; 0x44
 8004010:	69c2      	ldr	r2, [r0, #28]
 8004012:	9202      	str	r2, [sp, #8]
 8004014:	68e2      	ldr	r2, [r4, #12]
 8004016:	6880      	ldr	r0, [r0, #8]
 8004018:	9203      	str	r2, [sp, #12]
 800401a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800401c:	9004      	str	r0, [sp, #16]
 800401e:	920e      	str	r2, [sp, #56]	; 0x38
 8004020:	910f      	str	r1, [sp, #60]	; 0x3c
 8004022:	2b00      	cmp	r3, #0
 8004024:	f000 819b 	beq.w	800435e <D128_GENERIC+0x36e>
 8004028:	6a23      	ldr	r3, [r4, #32]
 800402a:	9310      	str	r3, [sp, #64]	; 0x40
 800402c:	2300      	movs	r3, #0
 800402e:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 80043d8 <D128_GENERIC+0x3e8>
 8004032:	9306      	str	r3, [sp, #24]
 8004034:	e17a      	b.n	800432c <D128_GENERIC+0x33c>
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	9d05      	ldr	r5, [sp, #20]
 800403a:	b214      	sxth	r4, r2
 800403c:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8004040:	4250      	negs	r0, r2
 8004042:	eb05 010a 	add.w	r1, r5, sl
 8004046:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800404a:	eb01 0800 	add.w	r8, r1, r0
 800404e:	eb0b 0c04 	add.w	ip, fp, r4
 8004052:	eb08 070c 	add.w	r7, r8, ip
 8004056:	183b      	adds	r3, r7, r0
 8004058:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800405c:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 8004060:	eb0e 0604 	add.w	r6, lr, r4
 8004064:	9307      	str	r3, [sp, #28]
 8004066:	1833      	adds	r3, r6, r0
 8004068:	9305      	str	r3, [sp, #20]
 800406a:	462b      	mov	r3, r5
 800406c:	f815 a00a 	ldrb.w	sl, [r5, sl]
 8004070:	f8cd a020 	str.w	sl, [sp, #32]
 8004074:	f818 a00c 	ldrb.w	sl, [r8, ip]
 8004078:	f813 c002 	ldrb.w	ip, [r3, r2]
 800407c:	f81e 8004 	ldrb.w	r8, [lr, r4]
 8004080:	5c3a      	ldrb	r2, [r7, r0]
 8004082:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 8004086:	781f      	ldrb	r7, [r3, #0]
 8004088:	9b07      	ldr	r3, [sp, #28]
 800408a:	9d05      	ldr	r5, [sp, #20]
 800408c:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8004090:	5c09      	ldrb	r1, [r1, r0]
 8004092:	9709      	str	r7, [sp, #36]	; 0x24
 8004094:	9307      	str	r3, [sp, #28]
 8004096:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800409a:	5c33      	ldrb	r3, [r6, r0]
 800409c:	0412      	lsls	r2, r2, #16
 800409e:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 80040a2:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 80040a6:	9d08      	ldr	r5, [sp, #32]
 80040a8:	eb06 0a04 	add.w	sl, r6, r4
 80040ac:	0409      	lsls	r1, r1, #16
 80040ae:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 80040b2:	f81a 5000 	ldrb.w	r5, [sl, r0]
 80040b6:	5d36      	ldrb	r6, [r6, r4]
 80040b8:	9c05      	ldr	r4, [sp, #20]
 80040ba:	042d      	lsls	r5, r5, #16
 80040bc:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 80040c0:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 80040c4:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 80040c8:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 80040cc:	eb0a 0c00 	add.w	ip, sl, r0
 80040d0:	041b      	lsls	r3, r3, #16
 80040d2:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 80040d6:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 80040da:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 80040de:	9d07      	ldr	r5, [sp, #28]
 80040e0:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 80040e4:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 80040e8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80040ea:	4458      	add	r0, fp
 80040ec:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 80040f0:	9005      	str	r0, [sp, #20]
 80040f2:	4439      	add	r1, r7
 80040f4:	442a      	add	r2, r5
 80040f6:	44b2      	add	sl, r6
 80040f8:	1918      	adds	r0, r3, r4
 80040fa:	b2cb      	uxtb	r3, r1
 80040fc:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8004100:	9e02      	ldr	r6, [sp, #8]
 8004102:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8004106:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800410a:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800410e:	441e      	add	r6, r3
 8004110:	0e09      	lsrs	r1, r1, #24
 8004112:	4633      	mov	r3, r6
 8004114:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8004118:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800411c:	b2d4      	uxtb	r4, r2
 800411e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8004122:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8004126:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800412a:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800412e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8004132:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8004136:	0e12      	lsrs	r2, r2, #24
 8004138:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800413c:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 8004140:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8004144:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8004148:	9702      	str	r7, [sp, #8]
 800414a:	b2c2      	uxtb	r2, r0
 800414c:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 8004150:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 8004154:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 8004158:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800415c:	f3c0 2207 	ubfx	r2, r0, #8, #8
 8004160:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8004164:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8004168:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800416c:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 8004170:	0e00      	lsrs	r0, r0, #24
 8004172:	fa5f f68a 	uxtb.w	r6, sl
 8004176:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800417a:	9309      	str	r3, [sp, #36]	; 0x24
 800417c:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8004180:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8004184:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8004188:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800418c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004190:	950a      	str	r5, [sp, #40]	; 0x28
 8004192:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8004196:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800419a:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800419e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80041a2:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 80041a6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80041aa:	920b      	str	r2, [sp, #44]	; 0x2c
 80041ac:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 80041b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80041b2:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 80041b6:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80041ba:	9307      	str	r3, [sp, #28]
 80041bc:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80041c0:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 80041c4:	9b02      	ldr	r3, [sp, #8]
 80041c6:	f8cd c008 	str.w	ip, [sp, #8]
 80041ca:	4694      	mov	ip, r2
 80041cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041ce:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 80041d2:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80041d6:	9a02      	ldr	r2, [sp, #8]
 80041d8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80041dc:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 80041e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80041e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80041e6:	f8cd a020 	str.w	sl, [sp, #32]
 80041ea:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80041ee:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 80041f2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80041f6:	9b07      	ldr	r3, [sp, #28]
 80041f8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80041fc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8004200:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8004204:	9a08      	ldr	r2, [sp, #32]
 8004206:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800420a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800420e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8004212:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004216:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 800421a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800421e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8004222:	0a96      	lsrs	r6, r2, #10
 8004224:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004228:	9602      	str	r6, [sp, #8]
 800422a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800422e:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8004232:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 8004236:	4e53      	ldr	r6, [pc, #332]	; (8004384 <D128_GENERIC+0x394>)
 8004238:	9f03      	ldr	r7, [sp, #12]
 800423a:	fb2c 7606 	smlad	r6, ip, r6, r7
 800423e:	4f52      	ldr	r7, [pc, #328]	; (8004388 <D128_GENERIC+0x398>)
 8004240:	fb2a 6607 	smlad	r6, sl, r7, r6
 8004244:	4f51      	ldr	r7, [pc, #324]	; (800438c <D128_GENERIC+0x39c>)
 8004246:	fb21 6607 	smlad	r6, r1, r7, r6
 800424a:	4f51      	ldr	r7, [pc, #324]	; (8004390 <D128_GENERIC+0x3a0>)
 800424c:	fb24 6607 	smlad	r6, r4, r7, r6
 8004250:	4f50      	ldr	r7, [pc, #320]	; (8004394 <D128_GENERIC+0x3a4>)
 8004252:	fb28 6607 	smlad	r6, r8, r7, r6
 8004256:	4f50      	ldr	r7, [pc, #320]	; (8004398 <D128_GENERIC+0x3a8>)
 8004258:	fb20 6607 	smlad	r6, r0, r7, r6
 800425c:	4f4f      	ldr	r7, [pc, #316]	; (800439c <D128_GENERIC+0x3ac>)
 800425e:	fb23 6607 	smlad	r6, r3, r7, r6
 8004262:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8004266:	fb25 6607 	smlad	r6, r5, r7, r6
 800426a:	4f4d      	ldr	r7, [pc, #308]	; (80043a0 <D128_GENERIC+0x3b0>)
 800426c:	9a04      	ldr	r2, [sp, #16]
 800426e:	fb2c 2e07 	smlad	lr, ip, r7, r2
 8004272:	4a4c      	ldr	r2, [pc, #304]	; (80043a4 <D128_GENERIC+0x3b4>)
 8004274:	fb2a ee02 	smlad	lr, sl, r2, lr
 8004278:	4f4b      	ldr	r7, [pc, #300]	; (80043a8 <D128_GENERIC+0x3b8>)
 800427a:	fb21 ee07 	smlad	lr, r1, r7, lr
 800427e:	4f4b      	ldr	r7, [pc, #300]	; (80043ac <D128_GENERIC+0x3bc>)
 8004280:	fb24 ee07 	smlad	lr, r4, r7, lr
 8004284:	4f4a      	ldr	r7, [pc, #296]	; (80043b0 <D128_GENERIC+0x3c0>)
 8004286:	fb28 ee07 	smlad	lr, r8, r7, lr
 800428a:	4f4a      	ldr	r7, [pc, #296]	; (80043b4 <D128_GENERIC+0x3c4>)
 800428c:	fb20 ee07 	smlad	lr, r0, r7, lr
 8004290:	4f49      	ldr	r7, [pc, #292]	; (80043b8 <D128_GENERIC+0x3c8>)
 8004292:	fb23 e707 	smlad	r7, r3, r7, lr
 8004296:	f8df e144 	ldr.w	lr, [pc, #324]	; 80043dc <D128_GENERIC+0x3ec>
 800429a:	fb25 720e 	smlad	r2, r5, lr, r7
 800429e:	f04f 0b01 	mov.w	fp, #1
 80042a2:	9203      	str	r2, [sp, #12]
 80042a4:	fb2c fb0b 	smuad	fp, ip, fp
 80042a8:	4f44      	ldr	r7, [pc, #272]	; (80043bc <D128_GENERIC+0x3cc>)
 80042aa:	fb2a ba07 	smlad	sl, sl, r7, fp
 80042ae:	4f44      	ldr	r7, [pc, #272]	; (80043c0 <D128_GENERIC+0x3d0>)
 80042b0:	fb21 aa07 	smlad	sl, r1, r7, sl
 80042b4:	4f43      	ldr	r7, [pc, #268]	; (80043c4 <D128_GENERIC+0x3d4>)
 80042b6:	fb24 aa07 	smlad	sl, r4, r7, sl
 80042ba:	4f43      	ldr	r7, [pc, #268]	; (80043c8 <D128_GENERIC+0x3d8>)
 80042bc:	fb28 a707 	smlad	r7, r8, r7, sl
 80042c0:	4a42      	ldr	r2, [pc, #264]	; (80043cc <D128_GENERIC+0x3dc>)
 80042c2:	fb20 7702 	smlad	r7, r0, r2, r7
 80042c6:	4a42      	ldr	r2, [pc, #264]	; (80043d0 <D128_GENERIC+0x3e0>)
 80042c8:	fb23 7702 	smlad	r7, r3, r2, r7
 80042cc:	4b41      	ldr	r3, [pc, #260]	; (80043d4 <D128_GENERIC+0x3e4>)
 80042ce:	fb25 7303 	smlad	r3, r5, r3, r7
 80042d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80042d4:	9304      	str	r3, [sp, #16]
 80042d6:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 80042da:	b185      	cbz	r5, 80042fe <D128_GENERIC+0x30e>
 80042dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80042de:	990d      	ldr	r1, [sp, #52]	; 0x34
 80042e0:	960d      	str	r6, [sp, #52]	; 0x34
 80042e2:	4432      	add	r2, r6
 80042e4:	1a52      	subs	r2, r2, r1
 80042e6:	17d1      	asrs	r1, r2, #31
 80042e8:	fba2 2305 	umull	r2, r3, r2, r5
 80042ec:	fb05 3301 	mla	r3, r5, r1, r3
 80042f0:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 80042f4:	f143 0300 	adc.w	r3, r3, #0
 80042f8:	005b      	lsls	r3, r3, #1
 80042fa:	930c      	str	r3, [sp, #48]	; 0x30
 80042fc:	461e      	mov	r6, r3
 80042fe:	9801      	ldr	r0, [sp, #4]
 8004300:	9c06      	ldr	r4, [sp, #24]
 8004302:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8004304:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004306:	01f6      	lsls	r6, r6, #7
 8004308:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800430c:	2300      	movs	r3, #0
 800430e:	fbc5 2306 	smlal	r2, r3, r5, r6
 8004312:	fb04 f101 	mul.w	r1, r4, r1
 8004316:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004318:	109b      	asrs	r3, r3, #2
 800431a:	f303 030f 	ssat	r3, #16, r3
 800431e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8004322:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8004324:	1c62      	adds	r2, r4, #1
 8004326:	4293      	cmp	r3, r2
 8004328:	9206      	str	r2, [sp, #24]
 800432a:	dd18      	ble.n	800435e <D128_GENERIC+0x36e>
 800432c:	9b01      	ldr	r3, [sp, #4]
 800432e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8004330:	2a01      	cmp	r2, #1
 8004332:	f47f ae80 	bne.w	8004036 <D128_GENERIC+0x46>
 8004336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004338:	9d05      	ldr	r5, [sp, #20]
 800433a:	069b      	lsls	r3, r3, #26
 800433c:	6829      	ldr	r1, [r5, #0]
 800433e:	686a      	ldr	r2, [r5, #4]
 8004340:	68a8      	ldr	r0, [r5, #8]
 8004342:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8004346:	f105 0410 	add.w	r4, r5, #16
 800434a:	d506      	bpl.n	800435a <D128_GENERIC+0x36a>
 800434c:	ba49      	rev16	r1, r1
 800434e:	ba52      	rev16	r2, r2
 8004350:	ba40      	rev16	r0, r0
 8004352:	fa9a fa9a 	rev16.w	sl, sl
 8004356:	9405      	str	r4, [sp, #20]
 8004358:	e6cf      	b.n	80040fa <D128_GENERIC+0x10a>
 800435a:	9405      	str	r4, [sp, #20]
 800435c:	e6cd      	b.n	80040fa <D128_GENERIC+0x10a>
 800435e:	9a01      	ldr	r2, [sp, #4]
 8004360:	9904      	ldr	r1, [sp, #16]
 8004362:	6091      	str	r1, [r2, #8]
 8004364:	9903      	ldr	r1, [sp, #12]
 8004366:	60d1      	str	r1, [r2, #12]
 8004368:	9b02      	ldr	r3, [sp, #8]
 800436a:	61d3      	str	r3, [r2, #28]
 800436c:	4611      	mov	r1, r2
 800436e:	4613      	mov	r3, r2
 8004370:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004372:	610a      	str	r2, [r1, #16]
 8004374:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004376:	6159      	str	r1, [r3, #20]
 8004378:	9911      	ldr	r1, [sp, #68]	; 0x44
 800437a:	6199      	str	r1, [r3, #24]
 800437c:	2000      	movs	r0, #0
 800437e:	b013      	add	sp, #76	; 0x4c
 8004380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004384:	00780069 	.word	0x00780069
 8004388:	005b004e 	.word	0x005b004e
 800438c:	00420037 	.word	0x00420037
 8004390:	002d0024 	.word	0x002d0024
 8004394:	001c0015 	.word	0x001c0015
 8004398:	000f000a 	.word	0x000f000a
 800439c:	00060003 	.word	0x00060003
 80043a0:	00880096 	.word	0x00880096
 80043a4:	00a200ac 	.word	0x00a200ac
 80043a8:	00b400ba 	.word	0x00b400ba
 80043ac:	00be00c0 	.word	0x00be00c0
 80043b0:	00c000be 	.word	0x00c000be
 80043b4:	00ba00b4 	.word	0x00ba00b4
 80043b8:	00ac00a2 	.word	0x00ac00a2
 80043bc:	00030006 	.word	0x00030006
 80043c0:	000a000f 	.word	0x000a000f
 80043c4:	0015001c 	.word	0x0015001c
 80043c8:	0024002d 	.word	0x0024002d
 80043cc:	00370042 	.word	0x00370042
 80043d0:	004e005b 	.word	0x004e005b
 80043d4:	00690078 	.word	0x00690078
 80043d8:	20000000 	.word	0x20000000
 80043dc:	00960088 	.word	0x00960088

080043e0 <D16_1CH_HTONS_VOL_HP>:
 80043e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043e4:	4691      	mov	r9, r2
 80043e6:	b083      	sub	sp, #12
 80043e8:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 80043ea:	f8d9 3018 	ldr.w	r3, [r9, #24]
 80043ee:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	4680      	mov	r8, r0
 80043f6:	f8d9 7014 	ldr.w	r7, [r9, #20]
 80043fa:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80043fe:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004402:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8004406:	9401      	str	r4, [sp, #4]
 8004408:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800440c:	f8d9 e020 	ldr.w	lr, [r9, #32]
 8004410:	2a00      	cmp	r2, #0
 8004412:	d04e      	beq.n	80044b2 <D16_1CH_HTONS_VOL_HP+0xd2>
 8004414:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 80044c0 <D16_1CH_HTONS_VOL_HP+0xe0>
 8004418:	1e8c      	subs	r4, r1, #2
 800441a:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 800441e:	f858 2b02 	ldr.w	r2, [r8], #2
 8004422:	ba52      	rev16	r2, r2
 8004424:	b2d6      	uxtb	r6, r2
 8004426:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800442a:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 800442e:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8004432:	4413      	add	r3, r2
 8004434:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8004438:	f3c2 0109 	ubfx	r1, r2, #0, #10
 800443c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004440:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004444:	0a93      	lsrs	r3, r2, #10
 8004446:	4a1c      	ldr	r2, [pc, #112]	; (80044b8 <D16_1CH_HTONS_VOL_HP+0xd8>)
 8004448:	fb21 5202 	smlad	r2, r1, r2, r5
 800444c:	4d1b      	ldr	r5, [pc, #108]	; (80044bc <D16_1CH_HTONS_VOL_HP+0xdc>)
 800444e:	fb21 f505 	smuad	r5, r1, r5
 8004452:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8004456:	4410      	add	r0, r2
 8004458:	1bc0      	subs	r0, r0, r7
 800445a:	17c7      	asrs	r7, r0, #31
 800445c:	fba0 010e 	umull	r0, r1, r0, lr
 8004460:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8004464:	fb0e 1107 	mla	r1, lr, r7, r1
 8004468:	f141 0100 	adc.w	r1, r1, #0
 800446c:	0448      	lsls	r0, r1, #17
 800446e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004472:	2700      	movs	r7, #0
 8004474:	fbc0 670a 	smlal	r6, r7, r0, sl
 8004478:	45d8      	cmp	r8, fp
 800447a:	ea4f 0041 	mov.w	r0, r1, lsl #1
 800447e:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8004482:	4617      	mov	r7, r2
 8004484:	f301 010f 	ssat	r1, #16, r1
 8004488:	f824 1f02 	strh.w	r1, [r4, #2]!
 800448c:	d1c7      	bne.n	800441e <D16_1CH_HTONS_VOL_HP+0x3e>
 800448e:	9901      	ldr	r1, [sp, #4]
 8004490:	f8c9 301c 	str.w	r3, [r9, #28]
 8004494:	9b00      	ldr	r3, [sp, #0]
 8004496:	f8c9 0010 	str.w	r0, [r9, #16]
 800449a:	2000      	movs	r0, #0
 800449c:	f8c9 5008 	str.w	r5, [r9, #8]
 80044a0:	f8c9 100c 	str.w	r1, [r9, #12]
 80044a4:	f8c9 2014 	str.w	r2, [r9, #20]
 80044a8:	f8c9 3018 	str.w	r3, [r9, #24]
 80044ac:	b003      	add	sp, #12
 80044ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044b2:	463a      	mov	r2, r7
 80044b4:	4621      	mov	r1, r4
 80044b6:	e7eb      	b.n	8004490 <D16_1CH_HTONS_VOL_HP+0xb0>
 80044b8:	00030001 	.word	0x00030001
 80044bc:	00010003 	.word	0x00010003
 80044c0:	20000000 	.word	0x20000000

080044c4 <D24_1CH_HTONS_VOL_HP>:
 80044c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044c8:	b089      	sub	sp, #36	; 0x24
 80044ca:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80044cc:	6996      	ldr	r6, [r2, #24]
 80044ce:	9304      	str	r3, [sp, #16]
 80044d0:	6b17      	ldr	r7, [r2, #48]	; 0x30
 80044d2:	9207      	str	r2, [sp, #28]
 80044d4:	6915      	ldr	r5, [r2, #16]
 80044d6:	6954      	ldr	r4, [r2, #20]
 80044d8:	9606      	str	r6, [sp, #24]
 80044da:	6893      	ldr	r3, [r2, #8]
 80044dc:	69d6      	ldr	r6, [r2, #28]
 80044de:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 80044e2:	f8d2 a020 	ldr.w	sl, [r2, #32]
 80044e6:	9a04      	ldr	r2, [sp, #16]
 80044e8:	9705      	str	r7, [sp, #20]
 80044ea:	2a00      	cmp	r2, #0
 80044ec:	d07e      	beq.n	80045ec <D24_1CH_HTONS_VOL_HP+0x128>
 80044ee:	f1a1 0b02 	sub.w	fp, r1, #2
 80044f2:	2700      	movs	r7, #0
 80044f4:	46a8      	mov	r8, r5
 80044f6:	f8cd b004 	str.w	fp, [sp, #4]
 80044fa:	4655      	mov	r5, sl
 80044fc:	46e3      	mov	fp, ip
 80044fe:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 80045f8 <D24_1CH_HTONS_VOL_HP+0x134>
 8004502:	46ba      	mov	sl, r7
 8004504:	469c      	mov	ip, r3
 8004506:	e055      	b.n	80045b4 <D24_1CH_HTONS_VOL_HP+0xf0>
 8004508:	7802      	ldrb	r2, [r0, #0]
 800450a:	78c3      	ldrb	r3, [r0, #3]
 800450c:	7841      	ldrb	r1, [r0, #1]
 800450e:	0212      	lsls	r2, r2, #8
 8004510:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8004514:	440b      	add	r3, r1
 8004516:	3002      	adds	r0, #2
 8004518:	b2d9      	uxtb	r1, r3
 800451a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800451e:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 8004522:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 8004526:	0c1b      	lsrs	r3, r3, #16
 8004528:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800452c:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8004530:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 8004534:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8004538:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800453c:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8004540:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8004544:	4a2a      	ldr	r2, [pc, #168]	; (80045f0 <D24_1CH_HTONS_VOL_HP+0x12c>)
 8004546:	fb23 b102 	smlad	r1, r3, r2, fp
 800454a:	4a2a      	ldr	r2, [pc, #168]	; (80045f4 <D24_1CH_HTONS_VOL_HP+0x130>)
 800454c:	fb23 cb02 	smlad	fp, r3, r2, ip
 8004550:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 8004554:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8004558:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800455c:	2201      	movs	r2, #1
 800455e:	fb23 f702 	smuad	r7, r3, r2
 8004562:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 8004566:	eb01 0208 	add.w	r2, r1, r8
 800456a:	1b12      	subs	r2, r2, r4
 800456c:	17d4      	asrs	r4, r2, #31
 800456e:	fba2 2305 	umull	r2, r3, r2, r5
 8004572:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8004576:	fb05 3304 	mla	r3, r5, r4, r3
 800457a:	f143 0300 	adc.w	r3, r3, #0
 800457e:	9c05      	ldr	r4, [sp, #20]
 8004580:	03da      	lsls	r2, r3, #15
 8004582:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8004586:	f04f 0900 	mov.w	r9, #0
 800458a:	fbc4 8902 	smlal	r8, r9, r4, r2
 800458e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004592:	9a01      	ldr	r2, [sp, #4]
 8004594:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8004598:	9b03      	ldr	r3, [sp, #12]
 800459a:	109b      	asrs	r3, r3, #2
 800459c:	f303 030f 	ssat	r3, #16, r3
 80045a0:	f822 3f02 	strh.w	r3, [r2, #2]!
 80045a4:	9b04      	ldr	r3, [sp, #16]
 80045a6:	9201      	str	r2, [sp, #4]
 80045a8:	f10a 0a01 	add.w	sl, sl, #1
 80045ac:	459a      	cmp	sl, r3
 80045ae:	44bc      	add	ip, r7
 80045b0:	460c      	mov	r4, r1
 80045b2:	d00b      	beq.n	80045cc <D24_1CH_HTONS_VOL_HP+0x108>
 80045b4:	f01a 0f01 	tst.w	sl, #1
 80045b8:	d0a6      	beq.n	8004508 <D24_1CH_HTONS_VOL_HP+0x44>
 80045ba:	78c2      	ldrb	r2, [r0, #3]
 80045bc:	7883      	ldrb	r3, [r0, #2]
 80045be:	f810 1b04 	ldrb.w	r1, [r0], #4
 80045c2:	0212      	lsls	r2, r2, #8
 80045c4:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 80045c8:	440b      	add	r3, r1
 80045ca:	e7a5      	b.n	8004518 <D24_1CH_HTONS_VOL_HP+0x54>
 80045cc:	4663      	mov	r3, ip
 80045ce:	4645      	mov	r5, r8
 80045d0:	46dc      	mov	ip, fp
 80045d2:	9807      	ldr	r0, [sp, #28]
 80045d4:	6141      	str	r1, [r0, #20]
 80045d6:	9906      	ldr	r1, [sp, #24]
 80045d8:	6083      	str	r3, [r0, #8]
 80045da:	f8c0 c00c 	str.w	ip, [r0, #12]
 80045de:	61c6      	str	r6, [r0, #28]
 80045e0:	6105      	str	r5, [r0, #16]
 80045e2:	6181      	str	r1, [r0, #24]
 80045e4:	2000      	movs	r0, #0
 80045e6:	b009      	add	sp, #36	; 0x24
 80045e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ec:	4621      	mov	r1, r4
 80045ee:	e7f0      	b.n	80045d2 <D24_1CH_HTONS_VOL_HP+0x10e>
 80045f0:	00030001 	.word	0x00030001
 80045f4:	00060007 	.word	0x00060007
 80045f8:	20000000 	.word	0x20000000

080045fc <D32_1CH_HTONS_VOL_HP>:
 80045fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004600:	4692      	mov	sl, r2
 8004602:	b087      	sub	sp, #28
 8004604:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8004606:	f8da 3018 	ldr.w	r3, [sl, #24]
 800460a:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800460e:	9304      	str	r3, [sp, #16]
 8004610:	f8da 4010 	ldr.w	r4, [sl, #16]
 8004614:	f8da 8014 	ldr.w	r8, [sl, #20]
 8004618:	f8da 601c 	ldr.w	r6, [sl, #28]
 800461c:	f8da 3008 	ldr.w	r3, [sl, #8]
 8004620:	f8da e00c 	ldr.w	lr, [sl, #12]
 8004624:	9501      	str	r5, [sp, #4]
 8004626:	f8da c020 	ldr.w	ip, [sl, #32]
 800462a:	2a00      	cmp	r2, #0
 800462c:	d07b      	beq.n	8004726 <D32_1CH_HTONS_VOL_HP+0x12a>
 800462e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8004632:	4f3e      	ldr	r7, [pc, #248]	; (800472c <D32_1CH_HTONS_VOL_HP+0x130>)
 8004634:	f8cd c00c 	str.w	ip, [sp, #12]
 8004638:	9202      	str	r2, [sp, #8]
 800463a:	460d      	mov	r5, r1
 800463c:	46a1      	mov	r9, r4
 800463e:	4684      	mov	ip, r0
 8004640:	f8cd a014 	str.w	sl, [sp, #20]
 8004644:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004648:	ba49      	rev16	r1, r1
 800464a:	b2c8      	uxtb	r0, r1
 800464c:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8004650:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 8004654:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8004658:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800465c:	0e09      	lsrs	r1, r1, #24
 800465e:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8004662:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 8004666:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800466a:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800466e:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 8004672:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 8004676:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800467a:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800467e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8004682:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8004686:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800468a:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800468e:	4a28      	ldr	r2, [pc, #160]	; (8004730 <D32_1CH_HTONS_VOL_HP+0x134>)
 8004690:	fb20 e202 	smlad	r2, r0, r2, lr
 8004694:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8004698:	fb2a 2101 	smlad	r1, sl, r1, r2
 800469c:	4a25      	ldr	r2, [pc, #148]	; (8004734 <D32_1CH_HTONS_VOL_HP+0x138>)
 800469e:	fb20 3302 	smlad	r3, r0, r2, r3
 80046a2:	4a25      	ldr	r2, [pc, #148]	; (8004738 <D32_1CH_HTONS_VOL_HP+0x13c>)
 80046a4:	fb2a 3e02 	smlad	lr, sl, r2, r3
 80046a8:	2301      	movs	r3, #1
 80046aa:	fb20 f003 	smuad	r0, r0, r3
 80046ae:	4b23      	ldr	r3, [pc, #140]	; (800473c <D32_1CH_HTONS_VOL_HP+0x140>)
 80046b0:	fb2a 0303 	smlad	r3, sl, r3, r0
 80046b4:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 80046b8:	9c03      	ldr	r4, [sp, #12]
 80046ba:	eb02 0009 	add.w	r0, r2, r9
 80046be:	eba0 0008 	sub.w	r0, r0, r8
 80046c2:	ea4f 7be0 	mov.w	fp, r0, asr #31
 80046c6:	fba0 0104 	umull	r0, r1, r0, r4
 80046ca:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 80046ce:	fb04 110b 	mla	r1, r4, fp, r1
 80046d2:	f141 0100 	adc.w	r1, r1, #0
 80046d6:	9c01      	ldr	r4, [sp, #4]
 80046d8:	0388      	lsls	r0, r1, #14
 80046da:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80046de:	f04f 0900 	mov.w	r9, #0
 80046e2:	fbc0 8904 	smlal	r8, r9, r0, r4
 80046e6:	ea4f 00a9 	mov.w	r0, r9, asr #2
 80046ea:	ea4f 0941 	mov.w	r9, r1, lsl #1
 80046ee:	f300 000f 	ssat	r0, #16, r0
 80046f2:	9902      	ldr	r1, [sp, #8]
 80046f4:	f825 0b02 	strh.w	r0, [r5], #2
 80046f8:	428d      	cmp	r5, r1
 80046fa:	4690      	mov	r8, r2
 80046fc:	d1a2      	bne.n	8004644 <D32_1CH_HTONS_VOL_HP+0x48>
 80046fe:	f8dd a014 	ldr.w	sl, [sp, #20]
 8004702:	464c      	mov	r4, r9
 8004704:	f8ca 3008 	str.w	r3, [sl, #8]
 8004708:	9b04      	ldr	r3, [sp, #16]
 800470a:	f8ca e00c 	str.w	lr, [sl, #12]
 800470e:	2000      	movs	r0, #0
 8004710:	f8ca 601c 	str.w	r6, [sl, #28]
 8004714:	f8ca 4010 	str.w	r4, [sl, #16]
 8004718:	f8ca 2014 	str.w	r2, [sl, #20]
 800471c:	f8ca 3018 	str.w	r3, [sl, #24]
 8004720:	b007      	add	sp, #28
 8004722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004726:	4642      	mov	r2, r8
 8004728:	e7ec      	b.n	8004704 <D32_1CH_HTONS_VOL_HP+0x108>
 800472a:	bf00      	nop
 800472c:	20000000 	.word	0x20000000
 8004730:	00060003 	.word	0x00060003
 8004734:	000a000c 	.word	0x000a000c
 8004738:	000c000a 	.word	0x000c000a
 800473c:	00030006 	.word	0x00030006

08004740 <D48_1CH_HTONS_VOL_HP>:
 8004740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004744:	4613      	mov	r3, r2
 8004746:	461c      	mov	r4, r3
 8004748:	b087      	sub	sp, #28
 800474a:	4625      	mov	r5, r4
 800474c:	4626      	mov	r6, r4
 800474e:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 8004750:	9205      	str	r2, [sp, #20]
 8004752:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8004754:	f8d3 9014 	ldr.w	r9, [r3, #20]
 8004758:	9501      	str	r5, [sp, #4]
 800475a:	4680      	mov	r8, r0
 800475c:	6a35      	ldr	r5, [r6, #32]
 800475e:	6918      	ldr	r0, [r3, #16]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	9304      	str	r3, [sp, #16]
 8004764:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 8004768:	68a3      	ldr	r3, [r4, #8]
 800476a:	9502      	str	r5, [sp, #8]
 800476c:	68e4      	ldr	r4, [r4, #12]
 800476e:	2a00      	cmp	r2, #0
 8004770:	f000 808c 	beq.w	800488c <D48_1CH_HTONS_VOL_HP+0x14c>
 8004774:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8004778:	4d45      	ldr	r5, [pc, #276]	; (8004890 <D48_1CH_HTONS_VOL_HP+0x150>)
 800477a:	9203      	str	r2, [sp, #12]
 800477c:	468c      	mov	ip, r1
 800477e:	e898 0044 	ldmia.w	r8, {r2, r6}
 8004782:	f108 0806 	add.w	r8, r8, #6
 8004786:	ba52      	rev16	r2, r2
 8004788:	ba76      	rev16	r6, r6
 800478a:	b2d7      	uxtb	r7, r2
 800478c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8004790:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 8004794:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8004798:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800479c:	0e12      	lsrs	r2, r2, #24
 800479e:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 80047a2:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 80047a6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80047aa:	fa5f fb86 	uxtb.w	fp, r6
 80047ae:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 80047b2:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 80047b6:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 80047ba:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 80047be:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 80047c2:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 80047c6:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 80047ca:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 80047ce:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80047d2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80047d6:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 80047da:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80047de:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80047e2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80047e6:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 80047ea:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 80047ee:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 80047f2:	4a28      	ldr	r2, [pc, #160]	; (8004894 <D48_1CH_HTONS_VOL_HP+0x154>)
 80047f4:	fb2a 4202 	smlad	r2, sl, r2, r4
 80047f8:	4927      	ldr	r1, [pc, #156]	; (8004898 <D48_1CH_HTONS_VOL_HP+0x158>)
 80047fa:	fb27 2201 	smlad	r2, r7, r1, r2
 80047fe:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8004802:	fb26 2201 	smlad	r2, r6, r1, r2
 8004806:	4925      	ldr	r1, [pc, #148]	; (800489c <D48_1CH_HTONS_VOL_HP+0x15c>)
 8004808:	fb2a 3401 	smlad	r4, sl, r1, r3
 800480c:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 8004810:	fb27 4403 	smlad	r4, r7, r3, r4
 8004814:	4b22      	ldr	r3, [pc, #136]	; (80048a0 <D48_1CH_HTONS_VOL_HP+0x160>)
 8004816:	fb26 4403 	smlad	r4, r6, r3, r4
 800481a:	2101      	movs	r1, #1
 800481c:	fb2a fa01 	smuad	sl, sl, r1
 8004820:	4b20      	ldr	r3, [pc, #128]	; (80048a4 <D48_1CH_HTONS_VOL_HP+0x164>)
 8004822:	fb27 a703 	smlad	r7, r7, r3, sl
 8004826:	4b20      	ldr	r3, [pc, #128]	; (80048a8 <D48_1CH_HTONS_VOL_HP+0x168>)
 8004828:	fb26 7303 	smlad	r3, r6, r3, r7
 800482c:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 8004830:	9e02      	ldr	r6, [sp, #8]
 8004832:	9f01      	ldr	r7, [sp, #4]
 8004834:	4410      	add	r0, r2
 8004836:	eba0 0009 	sub.w	r0, r0, r9
 800483a:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800483e:	fba0 0106 	umull	r0, r1, r0, r6
 8004842:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8004846:	fb06 110a 	mla	r1, r6, sl, r1
 800484a:	f141 0100 	adc.w	r1, r1, #0
 800484e:	0308      	lsls	r0, r1, #12
 8004850:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8004854:	f04f 0a00 	mov.w	sl, #0
 8004858:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800485c:	4657      	mov	r7, sl
 800485e:	10b8      	asrs	r0, r7, #2
 8004860:	f300 000f 	ssat	r0, #16, r0
 8004864:	f82c 0b02 	strh.w	r0, [ip], #2
 8004868:	0048      	lsls	r0, r1, #1
 800486a:	9903      	ldr	r1, [sp, #12]
 800486c:	458c      	cmp	ip, r1
 800486e:	4691      	mov	r9, r2
 8004870:	d185      	bne.n	800477e <D48_1CH_HTONS_VOL_HP+0x3e>
 8004872:	9d05      	ldr	r5, [sp, #20]
 8004874:	616a      	str	r2, [r5, #20]
 8004876:	9a04      	ldr	r2, [sp, #16]
 8004878:	6128      	str	r0, [r5, #16]
 800487a:	2000      	movs	r0, #0
 800487c:	60ab      	str	r3, [r5, #8]
 800487e:	60ec      	str	r4, [r5, #12]
 8004880:	f8c5 e01c 	str.w	lr, [r5, #28]
 8004884:	61aa      	str	r2, [r5, #24]
 8004886:	b007      	add	sp, #28
 8004888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800488c:	464a      	mov	r2, r9
 800488e:	e7f0      	b.n	8004872 <D48_1CH_HTONS_VOL_HP+0x132>
 8004890:	20000000 	.word	0x20000000
 8004894:	000f000a 	.word	0x000f000a
 8004898:	00060003 	.word	0x00060003
 800489c:	00150019 	.word	0x00150019
 80048a0:	00190015 	.word	0x00190015
 80048a4:	00030006 	.word	0x00030006
 80048a8:	000a000f 	.word	0x000a000f

080048ac <D64_1CH_HTONS_VOL_HP>:
 80048ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b0:	b089      	sub	sp, #36	; 0x24
 80048b2:	4614      	mov	r4, r2
 80048b4:	9207      	str	r2, [sp, #28]
 80048b6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80048b8:	f8d2 c010 	ldr.w	ip, [r2, #16]
 80048bc:	f8d2 8014 	ldr.w	r8, [r2, #20]
 80048c0:	6992      	ldr	r2, [r2, #24]
 80048c2:	9206      	str	r2, [sp, #24]
 80048c4:	68e2      	ldr	r2, [r4, #12]
 80048c6:	9201      	str	r2, [sp, #4]
 80048c8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80048ca:	9203      	str	r2, [sp, #12]
 80048cc:	6a22      	ldr	r2, [r4, #32]
 80048ce:	69e5      	ldr	r5, [r4, #28]
 80048d0:	68a6      	ldr	r6, [r4, #8]
 80048d2:	9204      	str	r2, [sp, #16]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 80b0 	beq.w	8004a3a <D64_1CH_HTONS_VOL_HP+0x18e>
 80048da:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80048de:	4f58      	ldr	r7, [pc, #352]	; (8004a40 <D64_1CH_HTONS_VOL_HP+0x194>)
 80048e0:	9305      	str	r3, [sp, #20]
 80048e2:	9102      	str	r1, [sp, #8]
 80048e4:	f850 2b08 	ldr.w	r2, [r0], #8
 80048e8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80048ec:	ba52      	rev16	r2, r2
 80048ee:	fa93 f993 	rev16.w	r9, r3
 80048f2:	b2d4      	uxtb	r4, r2
 80048f4:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80048f8:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 80048fc:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8004900:	9901      	ldr	r1, [sp, #4]
 8004902:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8004906:	0e12      	lsrs	r2, r2, #24
 8004908:	44ab      	add	fp, r5
 800490a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800490e:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 8004912:	fa5f f289 	uxtb.w	r2, r9
 8004916:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800491a:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800491e:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 8004922:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8004926:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800492a:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800492e:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 8004932:	ea4f 6919 	mov.w	r9, r9, lsr #24
 8004936:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800493a:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800493e:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 8004942:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 8004946:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800494a:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800494e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8004952:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8004956:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800495a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800495e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004962:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 8004966:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800496a:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800496e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004972:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8004976:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800497a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800497e:	ea4f 2599 	mov.w	r5, r9, lsr #10
 8004982:	4b30      	ldr	r3, [pc, #192]	; (8004a44 <D64_1CH_HTONS_VOL_HP+0x198>)
 8004984:	fb2b 1303 	smlad	r3, fp, r3, r1
 8004988:	492f      	ldr	r1, [pc, #188]	; (8004a48 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800498a:	fb24 3301 	smlad	r3, r4, r1, r3
 800498e:	492f      	ldr	r1, [pc, #188]	; (8004a4c <D64_1CH_HTONS_VOL_HP+0x1a0>)
 8004990:	fb22 3301 	smlad	r3, r2, r1, r3
 8004994:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 8004998:	fb2e 390a 	smlad	r9, lr, sl, r3
 800499c:	4b2c      	ldr	r3, [pc, #176]	; (8004a50 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800499e:	fb2b 6603 	smlad	r6, fp, r3, r6
 80049a2:	fb2e 6613 	smladx	r6, lr, r3, r6
 80049a6:	4b2b      	ldr	r3, [pc, #172]	; (8004a54 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 80049a8:	fb24 6603 	smlad	r6, r4, r3, r6
 80049ac:	fb22 6313 	smladx	r3, r2, r3, r6
 80049b0:	f04f 0a01 	mov.w	sl, #1
 80049b4:	9301      	str	r3, [sp, #4]
 80049b6:	fb2b fb0a 	smuad	fp, fp, sl
 80049ba:	4b27      	ldr	r3, [pc, #156]	; (8004a58 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 80049bc:	fb24 ba03 	smlad	sl, r4, r3, fp
 80049c0:	4b26      	ldr	r3, [pc, #152]	; (8004a5c <D64_1CH_HTONS_VOL_HP+0x1b0>)
 80049c2:	fb22 a203 	smlad	r2, r2, r3, sl
 80049c6:	4b26      	ldr	r3, [pc, #152]	; (8004a60 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 80049c8:	fb2e 2603 	smlad	r6, lr, r3, r2
 80049cc:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 80049d0:	eb0a 020c 	add.w	r2, sl, ip
 80049d4:	9c04      	ldr	r4, [sp, #16]
 80049d6:	9903      	ldr	r1, [sp, #12]
 80049d8:	eba2 0208 	sub.w	r2, r2, r8
 80049dc:	ea4f 79e2 	mov.w	r9, r2, asr #31
 80049e0:	fba2 2304 	umull	r2, r3, r2, r4
 80049e4:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 80049e8:	fb04 3309 	mla	r3, r4, r9, r3
 80049ec:	f143 0300 	adc.w	r3, r3, #0
 80049f0:	02da      	lsls	r2, r3, #11
 80049f2:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80049f6:	f04f 0900 	mov.w	r9, #0
 80049fa:	fbc1 8902 	smlal	r8, r9, r1, r2
 80049fe:	9902      	ldr	r1, [sp, #8]
 8004a00:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8004a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004a08:	f302 020f 	ssat	r2, #16, r2
 8004a0c:	9b05      	ldr	r3, [sp, #20]
 8004a0e:	f821 2b02 	strh.w	r2, [r1], #2
 8004a12:	4299      	cmp	r1, r3
 8004a14:	9102      	str	r1, [sp, #8]
 8004a16:	46d0      	mov	r8, sl
 8004a18:	f47f af64 	bne.w	80048e4 <D64_1CH_HTONS_VOL_HP+0x38>
 8004a1c:	9a07      	ldr	r2, [sp, #28]
 8004a1e:	9901      	ldr	r1, [sp, #4]
 8004a20:	60d1      	str	r1, [r2, #12]
 8004a22:	9906      	ldr	r1, [sp, #24]
 8004a24:	6096      	str	r6, [r2, #8]
 8004a26:	2000      	movs	r0, #0
 8004a28:	61d5      	str	r5, [r2, #28]
 8004a2a:	f8c2 c010 	str.w	ip, [r2, #16]
 8004a2e:	f8c2 a014 	str.w	sl, [r2, #20]
 8004a32:	6191      	str	r1, [r2, #24]
 8004a34:	b009      	add	sp, #36	; 0x24
 8004a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a3a:	46c2      	mov	sl, r8
 8004a3c:	4622      	mov	r2, r4
 8004a3e:	e7ee      	b.n	8004a1e <D64_1CH_HTONS_VOL_HP+0x172>
 8004a40:	20000000 	.word	0x20000000
 8004a44:	001c0015 	.word	0x001c0015
 8004a48:	000f000a 	.word	0x000f000a
 8004a4c:	00060003 	.word	0x00060003
 8004a50:	0024002a 	.word	0x0024002a
 8004a54:	002e0030 	.word	0x002e0030
 8004a58:	00030006 	.word	0x00030006
 8004a5c:	000a000f 	.word	0x000a000f
 8004a60:	0015001c 	.word	0x0015001c

08004a64 <D80_1CH_HTONS_VOL_HP>:
 8004a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a68:	4613      	mov	r3, r2
 8004a6a:	b089      	sub	sp, #36	; 0x24
 8004a6c:	4686      	mov	lr, r0
 8004a6e:	6918      	ldr	r0, [r3, #16]
 8004a70:	9000      	str	r0, [sp, #0]
 8004a72:	4618      	mov	r0, r3
 8004a74:	461c      	mov	r4, r3
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	9302      	str	r3, [sp, #8]
 8004a7a:	6983      	ldr	r3, [r0, #24]
 8004a7c:	9306      	str	r3, [sp, #24]
 8004a7e:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8004a82:	69c3      	ldr	r3, [r0, #28]
 8004a84:	68c0      	ldr	r0, [r0, #12]
 8004a86:	9207      	str	r2, [sp, #28]
 8004a88:	9001      	str	r0, [sp, #4]
 8004a8a:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8004a8c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004a8e:	9003      	str	r0, [sp, #12]
 8004a90:	6a20      	ldr	r0, [r4, #32]
 8004a92:	9004      	str	r0, [sp, #16]
 8004a94:	2a00      	cmp	r2, #0
 8004a96:	f000 80d2 	beq.w	8004c3e <D80_1CH_HTONS_VOL_HP+0x1da>
 8004a9a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8004a9e:	4869      	ldr	r0, [pc, #420]	; (8004c44 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 8004aa0:	9205      	str	r2, [sp, #20]
 8004aa2:	461c      	mov	r4, r3
 8004aa4:	f8de 5000 	ldr.w	r5, [lr]
 8004aa8:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004aac:	f8de 3008 	ldr.w	r3, [lr, #8]
 8004ab0:	f10e 0e0a 	add.w	lr, lr, #10
 8004ab4:	ba6d      	rev16	r5, r5
 8004ab6:	ba52      	rev16	r2, r2
 8004ab8:	fa93 fb93 	rev16.w	fp, r3
 8004abc:	b2ee      	uxtb	r6, r5
 8004abe:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8004ac2:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8004ac6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004aca:	f3c5 4607 	ubfx	r6, r5, #16, #8
 8004ace:	eb04 0a07 	add.w	sl, r4, r7
 8004ad2:	0e2d      	lsrs	r5, r5, #24
 8004ad4:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 8004ad8:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8004adc:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 8004ae0:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 8004ae4:	b2d5      	uxtb	r5, r2
 8004ae6:	f3c2 2407 	ubfx	r4, r2, #8, #8
 8004aea:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8004aee:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8004af2:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8004af6:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8004afa:	0e12      	lsrs	r2, r2, #24
 8004afc:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 8004b00:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 8004b04:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8004b08:	fa5f f48b 	uxtb.w	r4, fp
 8004b0c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8004b10:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 8004b14:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8004b18:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8004b1c:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 8004b20:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8004b24:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 8004b28:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 8004b2c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8004b30:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8004b34:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8004b38:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004b3c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004b40:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8004b44:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 8004b48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b4c:	f3cb 0609 	ubfx	r6, fp, #0, #10
 8004b50:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8004b54:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004b58:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8004b5c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8004b60:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 8004b64:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8004b68:	ea4f 249b 	mov.w	r4, fp, lsr #10
 8004b6c:	4d36      	ldr	r5, [pc, #216]	; (8004c48 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 8004b6e:	9f01      	ldr	r7, [sp, #4]
 8004b70:	fb23 7505 	smlad	r5, r3, r5, r7
 8004b74:	4f35      	ldr	r7, [pc, #212]	; (8004c4c <D80_1CH_HTONS_VOL_HP+0x1e8>)
 8004b76:	fb29 5507 	smlad	r5, r9, r7, r5
 8004b7a:	4f35      	ldr	r7, [pc, #212]	; (8004c50 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 8004b7c:	fb28 5507 	smlad	r5, r8, r7, r5
 8004b80:	4f34      	ldr	r7, [pc, #208]	; (8004c54 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 8004b82:	fb22 5507 	smlad	r5, r2, r7, r5
 8004b86:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 8004b8a:	fb26 5b0a 	smlad	fp, r6, sl, r5
 8004b8e:	4d32      	ldr	r5, [pc, #200]	; (8004c58 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 8004b90:	fb23 cc05 	smlad	ip, r3, r5, ip
 8004b94:	4d31      	ldr	r5, [pc, #196]	; (8004c5c <D80_1CH_HTONS_VOL_HP+0x1f8>)
 8004b96:	fb29 cc05 	smlad	ip, r9, r5, ip
 8004b9a:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 8004b9e:	fb28 c505 	smlad	r5, r8, r5, ip
 8004ba2:	4f2f      	ldr	r7, [pc, #188]	; (8004c60 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8004ba4:	fb22 5507 	smlad	r5, r2, r7, r5
 8004ba8:	4f2e      	ldr	r7, [pc, #184]	; (8004c64 <D80_1CH_HTONS_VOL_HP+0x200>)
 8004baa:	fb26 5507 	smlad	r5, r6, r7, r5
 8004bae:	f04f 0a01 	mov.w	sl, #1
 8004bb2:	9501      	str	r5, [sp, #4]
 8004bb4:	fb23 fa0a 	smuad	sl, r3, sl
 8004bb8:	4b2b      	ldr	r3, [pc, #172]	; (8004c68 <D80_1CH_HTONS_VOL_HP+0x204>)
 8004bba:	fb29 a903 	smlad	r9, r9, r3, sl
 8004bbe:	4d2b      	ldr	r5, [pc, #172]	; (8004c6c <D80_1CH_HTONS_VOL_HP+0x208>)
 8004bc0:	fb28 9805 	smlad	r8, r8, r5, r9
 8004bc4:	4d2a      	ldr	r5, [pc, #168]	; (8004c70 <D80_1CH_HTONS_VOL_HP+0x20c>)
 8004bc6:	fb22 8205 	smlad	r2, r2, r5, r8
 8004bca:	4b2a      	ldr	r3, [pc, #168]	; (8004c74 <D80_1CH_HTONS_VOL_HP+0x210>)
 8004bcc:	fb26 2c03 	smlad	ip, r6, r3, r2
 8004bd0:	9b00      	ldr	r3, [sp, #0]
 8004bd2:	9d04      	ldr	r5, [sp, #16]
 8004bd4:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 8004bd8:	4453      	add	r3, sl
 8004bda:	461a      	mov	r2, r3
 8004bdc:	9b02      	ldr	r3, [sp, #8]
 8004bde:	f8cd a008 	str.w	sl, [sp, #8]
 8004be2:	1ad2      	subs	r2, r2, r3
 8004be4:	17d7      	asrs	r7, r2, #31
 8004be6:	fba2 2305 	umull	r2, r3, r2, r5
 8004bea:	fb05 3307 	mla	r3, r5, r7, r3
 8004bee:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8004bf2:	f143 0300 	adc.w	r3, r3, #0
 8004bf6:	9d03      	ldr	r5, [sp, #12]
 8004bf8:	029a      	lsls	r2, r3, #10
 8004bfa:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004bfe:	2700      	movs	r7, #0
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	fbc5 6702 	smlal	r6, r7, r5, r2
 8004c06:	10ba      	asrs	r2, r7, #2
 8004c08:	9300      	str	r3, [sp, #0]
 8004c0a:	f302 020f 	ssat	r2, #16, r2
 8004c0e:	9b05      	ldr	r3, [sp, #20]
 8004c10:	f821 2b02 	strh.w	r2, [r1], #2
 8004c14:	4299      	cmp	r1, r3
 8004c16:	f47f af45 	bne.w	8004aa4 <D80_1CH_HTONS_VOL_HP+0x40>
 8004c1a:	4623      	mov	r3, r4
 8004c1c:	9907      	ldr	r1, [sp, #28]
 8004c1e:	9801      	ldr	r0, [sp, #4]
 8004c20:	60c8      	str	r0, [r1, #12]
 8004c22:	9a00      	ldr	r2, [sp, #0]
 8004c24:	f8c1 c008 	str.w	ip, [r1, #8]
 8004c28:	4608      	mov	r0, r1
 8004c2a:	61cb      	str	r3, [r1, #28]
 8004c2c:	610a      	str	r2, [r1, #16]
 8004c2e:	f8c1 a014 	str.w	sl, [r1, #20]
 8004c32:	9906      	ldr	r1, [sp, #24]
 8004c34:	6181      	str	r1, [r0, #24]
 8004c36:	2000      	movs	r0, #0
 8004c38:	b009      	add	sp, #36	; 0x24
 8004c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c3e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8004c42:	e7eb      	b.n	8004c1c <D80_1CH_HTONS_VOL_HP+0x1b8>
 8004c44:	20000000 	.word	0x20000000
 8004c48:	002d0024 	.word	0x002d0024
 8004c4c:	001c0015 	.word	0x001c0015
 8004c50:	000f000a 	.word	0x000f000a
 8004c54:	00060003 	.word	0x00060003
 8004c58:	0037003f 	.word	0x0037003f
 8004c5c:	00450049 	.word	0x00450049
 8004c60:	00490045 	.word	0x00490045
 8004c64:	003f0037 	.word	0x003f0037
 8004c68:	00030006 	.word	0x00030006
 8004c6c:	000a000f 	.word	0x000a000f
 8004c70:	0015001c 	.word	0x0015001c
 8004c74:	0024002d 	.word	0x0024002d

08004c78 <D128_1CH_HTONS_VOL_HP>:
 8004c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c7c:	b093      	sub	sp, #76	; 0x4c
 8004c7e:	4614      	mov	r4, r2
 8004c80:	9211      	str	r2, [sp, #68]	; 0x44
 8004c82:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8004c84:	6912      	ldr	r2, [r2, #16]
 8004c86:	9203      	str	r2, [sp, #12]
 8004c88:	4622      	mov	r2, r4
 8004c8a:	4615      	mov	r5, r2
 8004c8c:	6964      	ldr	r4, [r4, #20]
 8004c8e:	9406      	str	r4, [sp, #24]
 8004c90:	4614      	mov	r4, r2
 8004c92:	6992      	ldr	r2, [r2, #24]
 8004c94:	9210      	str	r2, [sp, #64]	; 0x40
 8004c96:	68ea      	ldr	r2, [r5, #12]
 8004c98:	9204      	str	r2, [sp, #16]
 8004c9a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8004c9c:	69e6      	ldr	r6, [r4, #28]
 8004c9e:	920d      	str	r2, [sp, #52]	; 0x34
 8004ca0:	68a4      	ldr	r4, [r4, #8]
 8004ca2:	6a2a      	ldr	r2, [r5, #32]
 8004ca4:	9405      	str	r4, [sp, #20]
 8004ca6:	920e      	str	r2, [sp, #56]	; 0x38
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 8145 	beq.w	8004f38 <D128_1CH_HTONS_VOL_HP+0x2c0>
 8004cae:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8004cb2:	930f      	str	r3, [sp, #60]	; 0x3c
 8004cb4:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 8004f94 <D128_1CH_HTONS_VOL_HP+0x31c>
 8004cb8:	9107      	str	r1, [sp, #28]
 8004cba:	f100 0310 	add.w	r3, r0, #16
 8004cbe:	4699      	mov	r9, r3
 8004cc0:	f1a9 0110 	sub.w	r1, r9, #16
 8004cc4:	c90e      	ldmia	r1, {r1, r2, r3}
 8004cc6:	f859 0c04 	ldr.w	r0, [r9, #-4]
 8004cca:	ba49      	rev16	r1, r1
 8004ccc:	ba52      	rev16	r2, r2
 8004cce:	ba5b      	rev16	r3, r3
 8004cd0:	fa90 fa90 	rev16.w	sl, r0
 8004cd4:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8004cd8:	b2cc      	uxtb	r4, r1
 8004cda:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 8004cde:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 8004ce2:	f3c1 4007 	ubfx	r0, r1, #16, #8
 8004ce6:	0e09      	lsrs	r1, r1, #24
 8004ce8:	4426      	add	r6, r4
 8004cea:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8004cee:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 8004cf2:	b2d0      	uxtb	r0, r2
 8004cf4:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 8004cf8:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 8004cfc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8004d00:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8004d04:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8004d08:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8004d0c:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8004d10:	0e12      	lsrs	r2, r2, #24
 8004d12:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8004d16:	9701      	str	r7, [sp, #4]
 8004d18:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8004d1c:	4627      	mov	r7, r4
 8004d1e:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 8004d22:	9702      	str	r7, [sp, #8]
 8004d24:	b2da      	uxtb	r2, r3
 8004d26:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 8004d2a:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 8004d2e:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 8004d32:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 8004d36:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 8004d3a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8004d3e:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8004d42:	0e1b      	lsrs	r3, r3, #24
 8004d44:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 8004d48:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 8004d4c:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 8004d50:	fa5f f38a 	uxtb.w	r3, sl
 8004d54:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8004d58:	960a      	str	r6, [sp, #40]	; 0x28
 8004d5a:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8004d5e:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 8004d62:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004d66:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8004d6a:	950b      	str	r5, [sp, #44]	; 0x2c
 8004d6c:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8004d70:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8004d74:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8004d78:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 8004d7c:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 8004d80:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8004d84:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8004d88:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8004d8c:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 8004d90:	9308      	str	r3, [sp, #32]
 8004d92:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8004d96:	9b01      	ldr	r3, [sp, #4]
 8004d98:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8004d9c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8004da0:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8004da4:	9b02      	ldr	r3, [sp, #8]
 8004da6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004daa:	9302      	str	r3, [sp, #8]
 8004dac:	9b08      	ldr	r3, [sp, #32]
 8004dae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004db2:	9308      	str	r3, [sp, #32]
 8004db4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004db6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8004dba:	950c      	str	r5, [sp, #48]	; 0x30
 8004dbc:	461d      	mov	r5, r3
 8004dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dc0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8004dc4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004dc8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8004dcc:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8004dd0:	9301      	str	r3, [sp, #4]
 8004dd2:	9b02      	ldr	r3, [sp, #8]
 8004dd4:	9202      	str	r2, [sp, #8]
 8004dd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004dd8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004dda:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004dde:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8004de2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8004de6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004dea:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8004dee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004df2:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 8004df6:	9b08      	ldr	r3, [sp, #32]
 8004df8:	9f01      	ldr	r7, [sp, #4]
 8004dfa:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8004dfe:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8004e02:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8004e06:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8004e0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8004e0e:	46be      	mov	lr, r7
 8004e10:	0a96      	lsrs	r6, r2, #10
 8004e12:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8004e16:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 8004e1a:	4f49      	ldr	r7, [pc, #292]	; (8004f40 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 8004e1c:	9a04      	ldr	r2, [sp, #16]
 8004e1e:	fb2e 2e07 	smlad	lr, lr, r7, r2
 8004e22:	4a48      	ldr	r2, [pc, #288]	; (8004f44 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 8004e24:	fb2a ee02 	smlad	lr, sl, r2, lr
 8004e28:	4a47      	ldr	r2, [pc, #284]	; (8004f48 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 8004e2a:	fb21 ee02 	smlad	lr, r1, r2, lr
 8004e2e:	4a47      	ldr	r2, [pc, #284]	; (8004f4c <D128_1CH_HTONS_VOL_HP+0x2d4>)
 8004e30:	fb24 ee02 	smlad	lr, r4, r2, lr
 8004e34:	4a46      	ldr	r2, [pc, #280]	; (8004f50 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 8004e36:	9f02      	ldr	r7, [sp, #8]
 8004e38:	fb27 ee02 	smlad	lr, r7, r2, lr
 8004e3c:	4a45      	ldr	r2, [pc, #276]	; (8004f54 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 8004e3e:	fb20 ee02 	smlad	lr, r0, r2, lr
 8004e42:	4a45      	ldr	r2, [pc, #276]	; (8004f58 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 8004e44:	fb23 e702 	smlad	r7, r3, r2, lr
 8004e48:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 8004e4c:	fb25 7e0e 	smlad	lr, r5, lr, r7
 8004e50:	9f01      	ldr	r7, [sp, #4]
 8004e52:	4a42      	ldr	r2, [pc, #264]	; (8004f5c <D128_1CH_HTONS_VOL_HP+0x2e4>)
 8004e54:	46bc      	mov	ip, r7
 8004e56:	9f05      	ldr	r7, [sp, #20]
 8004e58:	fb2c 7c02 	smlad	ip, ip, r2, r7
 8004e5c:	4a40      	ldr	r2, [pc, #256]	; (8004f60 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 8004e5e:	fb2a cc02 	smlad	ip, sl, r2, ip
 8004e62:	4f40      	ldr	r7, [pc, #256]	; (8004f64 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 8004e64:	fb21 cc07 	smlad	ip, r1, r7, ip
 8004e68:	4f3f      	ldr	r7, [pc, #252]	; (8004f68 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 8004e6a:	fb24 cc07 	smlad	ip, r4, r7, ip
 8004e6e:	4f3f      	ldr	r7, [pc, #252]	; (8004f6c <D128_1CH_HTONS_VOL_HP+0x2f4>)
 8004e70:	9a02      	ldr	r2, [sp, #8]
 8004e72:	fb22 cc07 	smlad	ip, r2, r7, ip
 8004e76:	4f3e      	ldr	r7, [pc, #248]	; (8004f70 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 8004e78:	fb20 cc07 	smlad	ip, r0, r7, ip
 8004e7c:	4f3d      	ldr	r7, [pc, #244]	; (8004f74 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 8004e7e:	fb23 c707 	smlad	r7, r3, r7, ip
 8004e82:	f8df c114 	ldr.w	ip, [pc, #276]	; 8004f98 <D128_1CH_HTONS_VOL_HP+0x320>
 8004e86:	fb25 720c 	smlad	r2, r5, ip, r7
 8004e8a:	f04f 0b01 	mov.w	fp, #1
 8004e8e:	9204      	str	r2, [sp, #16]
 8004e90:	9f01      	ldr	r7, [sp, #4]
 8004e92:	fb27 fb0b 	smuad	fp, r7, fp
 8004e96:	4f38      	ldr	r7, [pc, #224]	; (8004f78 <D128_1CH_HTONS_VOL_HP+0x300>)
 8004e98:	fb2a ba07 	smlad	sl, sl, r7, fp
 8004e9c:	4f37      	ldr	r7, [pc, #220]	; (8004f7c <D128_1CH_HTONS_VOL_HP+0x304>)
 8004e9e:	fb21 aa07 	smlad	sl, r1, r7, sl
 8004ea2:	4f37      	ldr	r7, [pc, #220]	; (8004f80 <D128_1CH_HTONS_VOL_HP+0x308>)
 8004ea4:	fb24 aa07 	smlad	sl, r4, r7, sl
 8004ea8:	4f36      	ldr	r7, [pc, #216]	; (8004f84 <D128_1CH_HTONS_VOL_HP+0x30c>)
 8004eaa:	9a02      	ldr	r2, [sp, #8]
 8004eac:	fb22 a707 	smlad	r7, r2, r7, sl
 8004eb0:	4a35      	ldr	r2, [pc, #212]	; (8004f88 <D128_1CH_HTONS_VOL_HP+0x310>)
 8004eb2:	fb20 7702 	smlad	r7, r0, r2, r7
 8004eb6:	4a35      	ldr	r2, [pc, #212]	; (8004f8c <D128_1CH_HTONS_VOL_HP+0x314>)
 8004eb8:	fb23 7702 	smlad	r7, r3, r2, r7
 8004ebc:	4b34      	ldr	r3, [pc, #208]	; (8004f90 <D128_1CH_HTONS_VOL_HP+0x318>)
 8004ebe:	fb25 7303 	smlad	r3, r5, r3, r7
 8004ec2:	9305      	str	r3, [sp, #20]
 8004ec4:	9b03      	ldr	r3, [sp, #12]
 8004ec6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8004ec8:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 8004ecc:	4473      	add	r3, lr
 8004ece:	461a      	mov	r2, r3
 8004ed0:	9b06      	ldr	r3, [sp, #24]
 8004ed2:	f8cd e018 	str.w	lr, [sp, #24]
 8004ed6:	1ad2      	subs	r2, r2, r3
 8004ed8:	17d1      	asrs	r1, r2, #31
 8004eda:	fba2 2304 	umull	r2, r3, r2, r4
 8004ede:	fb04 3301 	mla	r3, r4, r1, r3
 8004ee2:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8004ee6:	f143 0300 	adc.w	r3, r3, #0
 8004eea:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8004eec:	021a      	lsls	r2, r3, #8
 8004eee:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	fbc4 0102 	smlal	r0, r1, r4, r2
 8004ef8:	108a      	asrs	r2, r1, #2
 8004efa:	9907      	ldr	r1, [sp, #28]
 8004efc:	f302 020f 	ssat	r2, #16, r2
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	f821 2b02 	strh.w	r2, [r1], #2
 8004f06:	9303      	str	r3, [sp, #12]
 8004f08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f0a:	9107      	str	r1, [sp, #28]
 8004f0c:	4299      	cmp	r1, r3
 8004f0e:	f109 0910 	add.w	r9, r9, #16
 8004f12:	f47f aed5 	bne.w	8004cc0 <D128_1CH_HTONS_VOL_HP+0x48>
 8004f16:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004f18:	9905      	ldr	r1, [sp, #20]
 8004f1a:	6091      	str	r1, [r2, #8]
 8004f1c:	9904      	ldr	r1, [sp, #16]
 8004f1e:	60d1      	str	r1, [r2, #12]
 8004f20:	4613      	mov	r3, r2
 8004f22:	61d6      	str	r6, [r2, #28]
 8004f24:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004f26:	9a03      	ldr	r2, [sp, #12]
 8004f28:	611a      	str	r2, [r3, #16]
 8004f2a:	2000      	movs	r0, #0
 8004f2c:	f8c3 e014 	str.w	lr, [r3, #20]
 8004f30:	6199      	str	r1, [r3, #24]
 8004f32:	b013      	add	sp, #76	; 0x4c
 8004f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f38:	f8dd e018 	ldr.w	lr, [sp, #24]
 8004f3c:	e7eb      	b.n	8004f16 <D128_1CH_HTONS_VOL_HP+0x29e>
 8004f3e:	bf00      	nop
 8004f40:	00780069 	.word	0x00780069
 8004f44:	005b004e 	.word	0x005b004e
 8004f48:	00420037 	.word	0x00420037
 8004f4c:	002d0024 	.word	0x002d0024
 8004f50:	001c0015 	.word	0x001c0015
 8004f54:	000f000a 	.word	0x000f000a
 8004f58:	00060003 	.word	0x00060003
 8004f5c:	00880096 	.word	0x00880096
 8004f60:	00a200ac 	.word	0x00a200ac
 8004f64:	00b400ba 	.word	0x00b400ba
 8004f68:	00be00c0 	.word	0x00be00c0
 8004f6c:	00c000be 	.word	0x00c000be
 8004f70:	00ba00b4 	.word	0x00ba00b4
 8004f74:	00ac00a2 	.word	0x00ac00a2
 8004f78:	00030006 	.word	0x00030006
 8004f7c:	000a000f 	.word	0x000a000f
 8004f80:	0015001c 	.word	0x0015001c
 8004f84:	0024002d 	.word	0x0024002d
 8004f88:	00370042 	.word	0x00370042
 8004f8c:	004e005b 	.word	0x004e005b
 8004f90:	00690078 	.word	0x00690078
 8004f94:	20000000 	.word	0x20000000
 8004f98:	00960088 	.word	0x00960088

08004f9c <PDM_Filter_Init>:
 8004f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f9e:	2240      	movs	r2, #64	; 0x40
 8004fa0:	4604      	mov	r4, r0
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	300c      	adds	r0, #12
 8004fa6:	f000 f9f9 	bl	800539c <memset>
 8004faa:	493b      	ldr	r1, [pc, #236]	; (8005098 <PDM_Filter_Init+0xfc>)
 8004fac:	483b      	ldr	r0, [pc, #236]	; (800509c <PDM_Filter_Init+0x100>)
 8004fae:	f000 f98d 	bl	80052cc <CRC_Lock>
 8004fb2:	8822      	ldrh	r2, [r4, #0]
 8004fb4:	8963      	ldrh	r3, [r4, #10]
 8004fb6:	4938      	ldr	r1, [pc, #224]	; (8005098 <PDM_Filter_Init+0xfc>)
 8004fb8:	8925      	ldrh	r5, [r4, #8]
 8004fba:	86a3      	strh	r3, [r4, #52]	; 0x34
 8004fbc:	2801      	cmp	r0, #1
 8004fbe:	f04f 0300 	mov.w	r3, #0
 8004fc2:	bf18      	it	ne
 8004fc4:	2100      	movne	r1, #0
 8004fc6:	2a01      	cmp	r2, #1
 8004fc8:	6461      	str	r1, [r4, #68]	; 0x44
 8004fca:	86e5      	strh	r5, [r4, #54]	; 0x36
 8004fcc:	61a3      	str	r3, [r4, #24]
 8004fce:	6123      	str	r3, [r4, #16]
 8004fd0:	6163      	str	r3, [r4, #20]
 8004fd2:	60e3      	str	r3, [r4, #12]
 8004fd4:	6263      	str	r3, [r4, #36]	; 0x24
 8004fd6:	61e3      	str	r3, [r4, #28]
 8004fd8:	6223      	str	r3, [r4, #32]
 8004fda:	6423      	str	r3, [r4, #64]	; 0x40
 8004fdc:	d918      	bls.n	8005010 <PDM_Filter_Init+0x74>
 8004fde:	2003      	movs	r0, #3
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	8862      	ldrh	r2, [r4, #2]
 8004fe4:	2a01      	cmp	r2, #1
 8004fe6:	d91d      	bls.n	8005024 <PDM_Filter_Init+0x88>
 8004fe8:	2140      	movs	r1, #64	; 0x40
 8004fea:	2300      	movs	r3, #0
 8004fec:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004fee:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8004ff2:	6862      	ldr	r2, [r4, #4]
 8004ff4:	bf04      	itt	eq
 8004ff6:	6421      	streq	r1, [r4, #64]	; 0x40
 8004ff8:	460b      	moveq	r3, r1
 8004ffa:	b11a      	cbz	r2, 8005004 <PDM_Filter_Init+0x68>
 8004ffc:	f043 0310 	orr.w	r3, r3, #16
 8005000:	6423      	str	r3, [r4, #64]	; 0x40
 8005002:	62e2      	str	r2, [r4, #44]	; 0x2c
 8005004:	2200      	movs	r2, #0
 8005006:	8722      	strh	r2, [r4, #56]	; 0x38
 8005008:	b908      	cbnz	r0, 800500e <PDM_Filter_Init+0x72>
 800500a:	3380      	adds	r3, #128	; 0x80
 800500c:	6423      	str	r3, [r4, #64]	; 0x40
 800500e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005010:	4d23      	ldr	r5, [pc, #140]	; (80050a0 <PDM_Filter_Init+0x104>)
 8005012:	d010      	beq.n	8005036 <PDM_Filter_Init+0x9a>
 8005014:	782a      	ldrb	r2, [r5, #0]
 8005016:	2a01      	cmp	r2, #1
 8005018:	d027      	beq.n	800506a <PDM_Filter_Init+0xce>
 800501a:	8862      	ldrh	r2, [r4, #2]
 800501c:	2a01      	cmp	r2, #1
 800501e:	f04f 0001 	mov.w	r0, #1
 8005022:	d8e1      	bhi.n	8004fe8 <PDM_Filter_Init+0x4c>
 8005024:	d001      	beq.n	800502a <PDM_Filter_Init+0x8e>
 8005026:	4618      	mov	r0, r3
 8005028:	e7de      	b.n	8004fe8 <PDM_Filter_Init+0x4c>
 800502a:	2220      	movs	r2, #32
 800502c:	4618      	mov	r0, r3
 800502e:	6422      	str	r2, [r4, #64]	; 0x40
 8005030:	4613      	mov	r3, r2
 8005032:	2160      	movs	r1, #96	; 0x60
 8005034:	e7da      	b.n	8004fec <PDM_Filter_Init+0x50>
 8005036:	7829      	ldrb	r1, [r5, #0]
 8005038:	2900      	cmp	r1, #0
 800503a:	d1ee      	bne.n	800501a <PDM_Filter_Init+0x7e>
 800503c:	4919      	ldr	r1, [pc, #100]	; (80050a4 <PDM_Filter_Init+0x108>)
 800503e:	f8df e06c 	ldr.w	lr, [pc, #108]	; 80050ac <PDM_Filter_Init+0x110>
 8005042:	4f19      	ldr	r7, [pc, #100]	; (80050a8 <PDM_Filter_Init+0x10c>)
 8005044:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 8005048:	684a      	ldr	r2, [r1, #4]
 800504a:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800504e:	ea02 0007 	and.w	r0, r2, r7
 8005052:	4303      	orrs	r3, r0
 8005054:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8005058:	4413      	add	r3, r2
 800505a:	f841 3f04 	str.w	r3, [r1, #4]!
 800505e:	428e      	cmp	r6, r1
 8005060:	d1f2      	bne.n	8005048 <PDM_Filter_Init+0xac>
 8005062:	2001      	movs	r0, #1
 8005064:	7028      	strb	r0, [r5, #0]
 8005066:	2300      	movs	r3, #0
 8005068:	e7bb      	b.n	8004fe2 <PDM_Filter_Init+0x46>
 800506a:	490e      	ldr	r1, [pc, #56]	; (80050a4 <PDM_Filter_Init+0x108>)
 800506c:	f8df e03c 	ldr.w	lr, [pc, #60]	; 80050ac <PDM_Filter_Init+0x110>
 8005070:	4f0d      	ldr	r7, [pc, #52]	; (80050a8 <PDM_Filter_Init+0x10c>)
 8005072:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 8005076:	684a      	ldr	r2, [r1, #4]
 8005078:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800507c:	ea02 0007 	and.w	r0, r2, r7
 8005080:	4303      	orrs	r3, r0
 8005082:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8005086:	4413      	add	r3, r2
 8005088:	f841 3f04 	str.w	r3, [r1, #4]!
 800508c:	428e      	cmp	r6, r1
 800508e:	d1f2      	bne.n	8005076 <PDM_Filter_Init+0xda>
 8005090:	2300      	movs	r3, #0
 8005092:	702b      	strb	r3, [r5, #0]
 8005094:	e7c1      	b.n	800501a <PDM_Filter_Init+0x7e>
 8005096:	bf00      	nop
 8005098:	b5e8b5cd 	.word	0xb5e8b5cd
 800509c:	f407a5c2 	.word	0xf407a5c2
 80050a0:	20000490 	.word	0x20000490
 80050a4:	1ffffffc 	.word	0x1ffffffc
 80050a8:	000ffc00 	.word	0x000ffc00
 80050ac:	3ff00000 	.word	0x3ff00000

080050b0 <PDM_Filter_setConfig>:
 80050b0:	4b66      	ldr	r3, [pc, #408]	; (800524c <PDM_Filter_setConfig+0x19c>)
 80050b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d001      	beq.n	80050bc <PDM_Filter_setConfig+0xc>
 80050b8:	2004      	movs	r0, #4
 80050ba:	4770      	bx	lr
 80050bc:	b530      	push	{r4, r5, lr}
 80050be:	880a      	ldrh	r2, [r1, #0]
 80050c0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80050c2:	ed2d 8b04 	vpush	{d8-d9}
 80050c6:	4604      	mov	r4, r0
 80050c8:	460d      	mov	r5, r1
 80050ca:	1e51      	subs	r1, r2, #1
 80050cc:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 80050d0:	2906      	cmp	r1, #6
 80050d2:	b083      	sub	sp, #12
 80050d4:	6420      	str	r0, [r4, #64]	; 0x40
 80050d6:	d91a      	bls.n	800510e <PDM_Filter_setConfig+0x5e>
 80050d8:	2008      	movs	r0, #8
 80050da:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 80050de:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 80050e2:	4299      	cmp	r1, r3
 80050e4:	d07e      	beq.n	80051e4 <PDM_Filter_setConfig+0x134>
 80050e6:	f113 0f0c 	cmn.w	r3, #12
 80050ea:	da2a      	bge.n	8005142 <PDM_Filter_setConfig+0x92>
 80050ec:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 80050f0:	3040      	adds	r0, #64	; 0x40
 80050f2:	80ab      	strh	r3, [r5, #4]
 80050f4:	8622      	strh	r2, [r4, #48]	; 0x30
 80050f6:	886b      	ldrh	r3, [r5, #2]
 80050f8:	8663      	strh	r3, [r4, #50]	; 0x32
 80050fa:	b920      	cbnz	r0, 8005106 <PDM_Filter_setConfig+0x56>
 80050fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80050fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005102:	6423      	str	r3, [r4, #64]	; 0x40
 8005104:	2000      	movs	r0, #0
 8005106:	b003      	add	sp, #12
 8005108:	ecbd 8b04 	vpop	{d8-d9}
 800510c:	bd30      	pop	{r4, r5, pc}
 800510e:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8005110:	4291      	cmp	r1, r2
 8005112:	d06c      	beq.n	80051ee <PDM_Filter_setConfig+0x13e>
 8005114:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 8005118:	f023 0301 	bic.w	r3, r3, #1
 800511c:	4313      	orrs	r3, r2
 800511e:	f003 0170 	and.w	r1, r3, #112	; 0x70
 8005122:	6423      	str	r3, [r4, #64]	; 0x40
 8005124:	2970      	cmp	r1, #112	; 0x70
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800512e:	d066      	beq.n	80051fe <PDM_Filter_setConfig+0x14e>
 8005130:	2b06      	cmp	r3, #6
 8005132:	f200 8089 	bhi.w	8005248 <PDM_Filter_setConfig+0x198>
 8005136:	e8df f003 	tbb	[pc, r3]
 800513a:	4f52      	.short	0x4f52
 800513c:	3d43494c 	.word	0x3d43494c
 8005140:	46          	.byte	0x46
 8005141:	00          	.byte	0x00
 8005142:	2b33      	cmp	r3, #51	; 0x33
 8005144:	dc32      	bgt.n	80051ac <PDM_Filter_setConfig+0xfc>
 8005146:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005148:	f002 020f 	and.w	r2, r2, #15
 800514c:	3a01      	subs	r2, #1
 800514e:	2a06      	cmp	r2, #6
 8005150:	d872      	bhi.n	8005238 <PDM_Filter_setConfig+0x188>
 8005152:	493f      	ldr	r1, [pc, #252]	; (8005250 <PDM_Filter_setConfig+0x1a0>)
 8005154:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8005158:	ed92 9a00 	vldr	s18, [r2]
 800515c:	ed92 8a07 	vldr	s16, [r2, #28]
 8005160:	9001      	str	r0, [sp, #4]
 8005162:	ee07 3a90 	vmov	s15, r3
 8005166:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800516a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800516e:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 8005172:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8005176:	f000 f93f 	bl	80053f8 <powf>
 800517a:	eddf 0a36 	vldr	s1, [pc, #216]	; 8005254 <PDM_Filter_setConfig+0x1a4>
 800517e:	eef0 8a40 	vmov.f32	s17, s0
 8005182:	ee70 0ac9 	vsub.f32	s1, s1, s18
 8005186:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800518a:	f000 f935 	bl	80053f8 <powf>
 800518e:	ee28 8a28 	vmul.f32	s16, s16, s17
 8005192:	ee28 0a00 	vmul.f32	s0, s16, s0
 8005196:	f000 f909 	bl	80053ac <roundf>
 800519a:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800519e:	88ab      	ldrh	r3, [r5, #4]
 80051a0:	882a      	ldrh	r2, [r5, #0]
 80051a2:	9801      	ldr	r0, [sp, #4]
 80051a4:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 80051a8:	8723      	strh	r3, [r4, #56]	; 0x38
 80051aa:	e7a3      	b.n	80050f4 <PDM_Filter_setConfig+0x44>
 80051ac:	2333      	movs	r3, #51	; 0x33
 80051ae:	3040      	adds	r0, #64	; 0x40
 80051b0:	80ab      	strh	r3, [r5, #4]
 80051b2:	e79f      	b.n	80050f4 <PDM_Filter_setConfig+0x44>
 80051b4:	4b28      	ldr	r3, [pc, #160]	; (8005258 <PDM_Filter_setConfig+0x1a8>)
 80051b6:	64a3      	str	r3, [r4, #72]	; 0x48
 80051b8:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 80051bc:	2000      	movs	r0, #0
 80051be:	e792      	b.n	80050e6 <PDM_Filter_setConfig+0x36>
 80051c0:	4b26      	ldr	r3, [pc, #152]	; (800525c <PDM_Filter_setConfig+0x1ac>)
 80051c2:	64a3      	str	r3, [r4, #72]	; 0x48
 80051c4:	e7f8      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 80051c6:	4b26      	ldr	r3, [pc, #152]	; (8005260 <PDM_Filter_setConfig+0x1b0>)
 80051c8:	64a3      	str	r3, [r4, #72]	; 0x48
 80051ca:	e7f5      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 80051cc:	4b25      	ldr	r3, [pc, #148]	; (8005264 <PDM_Filter_setConfig+0x1b4>)
 80051ce:	64a3      	str	r3, [r4, #72]	; 0x48
 80051d0:	e7f2      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 80051d2:	4b25      	ldr	r3, [pc, #148]	; (8005268 <PDM_Filter_setConfig+0x1b8>)
 80051d4:	64a3      	str	r3, [r4, #72]	; 0x48
 80051d6:	e7ef      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 80051d8:	4b24      	ldr	r3, [pc, #144]	; (800526c <PDM_Filter_setConfig+0x1bc>)
 80051da:	64a3      	str	r3, [r4, #72]	; 0x48
 80051dc:	e7ec      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 80051de:	4b24      	ldr	r3, [pc, #144]	; (8005270 <PDM_Filter_setConfig+0x1c0>)
 80051e0:	64a3      	str	r3, [r4, #72]	; 0x48
 80051e2:	e7e9      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 80051e4:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 80051e6:	4291      	cmp	r1, r2
 80051e8:	f47f af7d 	bne.w	80050e6 <PDM_Filter_setConfig+0x36>
 80051ec:	e783      	b.n	80050f6 <PDM_Filter_setConfig+0x46>
 80051ee:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 80051f2:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 80051f6:	4299      	cmp	r1, r3
 80051f8:	d023      	beq.n	8005242 <PDM_Filter_setConfig+0x192>
 80051fa:	2000      	movs	r0, #0
 80051fc:	e773      	b.n	80050e6 <PDM_Filter_setConfig+0x36>
 80051fe:	2b06      	cmp	r3, #6
 8005200:	d822      	bhi.n	8005248 <PDM_Filter_setConfig+0x198>
 8005202:	e8df f003 	tbb	[pc, r3]
 8005206:	1316      	.short	0x1316
 8005208:	070a0d10 	.word	0x070a0d10
 800520c:	04          	.byte	0x04
 800520d:	00          	.byte	0x00
 800520e:	4b19      	ldr	r3, [pc, #100]	; (8005274 <PDM_Filter_setConfig+0x1c4>)
 8005210:	64a3      	str	r3, [r4, #72]	; 0x48
 8005212:	e7d1      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 8005214:	4b18      	ldr	r3, [pc, #96]	; (8005278 <PDM_Filter_setConfig+0x1c8>)
 8005216:	64a3      	str	r3, [r4, #72]	; 0x48
 8005218:	e7ce      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 800521a:	4b18      	ldr	r3, [pc, #96]	; (800527c <PDM_Filter_setConfig+0x1cc>)
 800521c:	64a3      	str	r3, [r4, #72]	; 0x48
 800521e:	e7cb      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 8005220:	4b17      	ldr	r3, [pc, #92]	; (8005280 <PDM_Filter_setConfig+0x1d0>)
 8005222:	64a3      	str	r3, [r4, #72]	; 0x48
 8005224:	e7c8      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 8005226:	4b17      	ldr	r3, [pc, #92]	; (8005284 <PDM_Filter_setConfig+0x1d4>)
 8005228:	64a3      	str	r3, [r4, #72]	; 0x48
 800522a:	e7c5      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 800522c:	4b16      	ldr	r3, [pc, #88]	; (8005288 <PDM_Filter_setConfig+0x1d8>)
 800522e:	64a3      	str	r3, [r4, #72]	; 0x48
 8005230:	e7c2      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 8005232:	4b16      	ldr	r3, [pc, #88]	; (800528c <PDM_Filter_setConfig+0x1dc>)
 8005234:	64a3      	str	r3, [r4, #72]	; 0x48
 8005236:	e7bf      	b.n	80051b8 <PDM_Filter_setConfig+0x108>
 8005238:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8005290 <PDM_Filter_setConfig+0x1e0>
 800523c:	eeb0 9a48 	vmov.f32	s18, s16
 8005240:	e78e      	b.n	8005160 <PDM_Filter_setConfig+0xb0>
 8005242:	886b      	ldrh	r3, [r5, #2]
 8005244:	8663      	strh	r3, [r4, #50]	; 0x32
 8005246:	e759      	b.n	80050fc <PDM_Filter_setConfig+0x4c>
 8005248:	2000      	movs	r0, #0
 800524a:	e746      	b.n	80050da <PDM_Filter_setConfig+0x2a>
 800524c:	b5e8b5cd 	.word	0xb5e8b5cd
 8005250:	08005c98 	.word	0x08005c98
 8005254:	42000000 	.word	0x42000000
 8005258:	0800361d 	.word	0x0800361d
 800525c:	080034fd 	.word	0x080034fd
 8005260:	080037ad 	.word	0x080037ad
 8005264:	08003ff1 	.word	0x08003ff1
 8005268:	08003d51 	.word	0x08003d51
 800526c:	08003b31 	.word	0x08003b31
 8005270:	08003945 	.word	0x08003945
 8005274:	080045fd 	.word	0x080045fd
 8005278:	080044c5 	.word	0x080044c5
 800527c:	080043e1 	.word	0x080043e1
 8005280:	08004c79 	.word	0x08004c79
 8005284:	08004a65 	.word	0x08004a65
 8005288:	080048ad 	.word	0x080048ad
 800528c:	08004741 	.word	0x08004741
 8005290:	00000000 	.word	0x00000000

08005294 <PDM_Filter>:
 8005294:	b410      	push	{r4}
 8005296:	4b0c      	ldr	r3, [pc, #48]	; (80052c8 <PDM_Filter+0x34>)
 8005298:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800529a:	429c      	cmp	r4, r3
 800529c:	d003      	beq.n	80052a6 <PDM_Filter+0x12>
 800529e:	2004      	movs	r0, #4
 80052a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80052a8:	05dc      	lsls	r4, r3, #23
 80052aa:	d407      	bmi.n	80052bc <PDM_Filter+0x28>
 80052ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 80052b0:	bf14      	ite	ne
 80052b2:	2020      	movne	r0, #32
 80052b4:	2030      	moveq	r0, #48	; 0x30
 80052b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052ba:	4770      	bx	lr
 80052bc:	6c93      	ldr	r3, [r2, #72]	; 0x48
 80052be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052c2:	320c      	adds	r2, #12
 80052c4:	4718      	bx	r3
 80052c6:	bf00      	nop
 80052c8:	b5e8b5cd 	.word	0xb5e8b5cd

080052cc <CRC_Lock>:
 80052cc:	4a17      	ldr	r2, [pc, #92]	; (800532c <CRC_Lock+0x60>)
 80052ce:	6813      	ldr	r3, [r2, #0]
 80052d0:	b410      	push	{r4}
 80052d2:	f023 0301 	bic.w	r3, r3, #1
 80052d6:	4c16      	ldr	r4, [pc, #88]	; (8005330 <CRC_Lock+0x64>)
 80052d8:	6013      	str	r3, [r2, #0]
 80052da:	6823      	ldr	r3, [r4, #0]
 80052dc:	b933      	cbnz	r3, 80052ec <CRC_Lock+0x20>
 80052de:	4b15      	ldr	r3, [pc, #84]	; (8005334 <CRC_Lock+0x68>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052e6:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80052ea:	d00f      	beq.n	800530c <CRC_Lock+0x40>
 80052ec:	4a12      	ldr	r2, [pc, #72]	; (8005338 <CRC_Lock+0x6c>)
 80052ee:	2301      	movs	r3, #1
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	6813      	ldr	r3, [r2, #0]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1fc      	bne.n	80052f2 <CRC_Lock+0x26>
 80052f8:	4b10      	ldr	r3, [pc, #64]	; (800533c <CRC_Lock+0x70>)
 80052fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052fe:	6018      	str	r0, [r3, #0]
 8005300:	6818      	ldr	r0, [r3, #0]
 8005302:	1a08      	subs	r0, r1, r0
 8005304:	fab0 f080 	clz	r0, r0
 8005308:	0940      	lsrs	r0, r0, #5
 800530a:	4770      	bx	lr
 800530c:	4a0c      	ldr	r2, [pc, #48]	; (8005340 <CRC_Lock+0x74>)
 800530e:	2301      	movs	r3, #1
 8005310:	6013      	str	r3, [r2, #0]
 8005312:	6813      	ldr	r3, [r2, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1fc      	bne.n	8005312 <CRC_Lock+0x46>
 8005318:	4b0a      	ldr	r3, [pc, #40]	; (8005344 <CRC_Lock+0x78>)
 800531a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800531e:	6018      	str	r0, [r3, #0]
 8005320:	6818      	ldr	r0, [r3, #0]
 8005322:	1a40      	subs	r0, r0, r1
 8005324:	fab0 f080 	clz	r0, r0
 8005328:	0940      	lsrs	r0, r0, #5
 800532a:	4770      	bx	lr
 800532c:	e0002000 	.word	0xe0002000
 8005330:	e0042000 	.word	0xe0042000
 8005334:	5c001000 	.word	0x5c001000
 8005338:	40023008 	.word	0x40023008
 800533c:	40023000 	.word	0x40023000
 8005340:	58024c08 	.word	0x58024c08
 8005344:	58024c00 	.word	0x58024c00

08005348 <__errno>:
 8005348:	4b01      	ldr	r3, [pc, #4]	; (8005350 <__errno+0x8>)
 800534a:	6818      	ldr	r0, [r3, #0]
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	2000040c 	.word	0x2000040c

08005354 <__libc_init_array>:
 8005354:	b570      	push	{r4, r5, r6, lr}
 8005356:	4d0d      	ldr	r5, [pc, #52]	; (800538c <__libc_init_array+0x38>)
 8005358:	4c0d      	ldr	r4, [pc, #52]	; (8005390 <__libc_init_array+0x3c>)
 800535a:	1b64      	subs	r4, r4, r5
 800535c:	10a4      	asrs	r4, r4, #2
 800535e:	2600      	movs	r6, #0
 8005360:	42a6      	cmp	r6, r4
 8005362:	d109      	bne.n	8005378 <__libc_init_array+0x24>
 8005364:	4d0b      	ldr	r5, [pc, #44]	; (8005394 <__libc_init_array+0x40>)
 8005366:	4c0c      	ldr	r4, [pc, #48]	; (8005398 <__libc_init_array+0x44>)
 8005368:	f000 fc8a 	bl	8005c80 <_init>
 800536c:	1b64      	subs	r4, r4, r5
 800536e:	10a4      	asrs	r4, r4, #2
 8005370:	2600      	movs	r6, #0
 8005372:	42a6      	cmp	r6, r4
 8005374:	d105      	bne.n	8005382 <__libc_init_array+0x2e>
 8005376:	bd70      	pop	{r4, r5, r6, pc}
 8005378:	f855 3b04 	ldr.w	r3, [r5], #4
 800537c:	4798      	blx	r3
 800537e:	3601      	adds	r6, #1
 8005380:	e7ee      	b.n	8005360 <__libc_init_array+0xc>
 8005382:	f855 3b04 	ldr.w	r3, [r5], #4
 8005386:	4798      	blx	r3
 8005388:	3601      	adds	r6, #1
 800538a:	e7f2      	b.n	8005372 <__libc_init_array+0x1e>
 800538c:	08005d14 	.word	0x08005d14
 8005390:	08005d14 	.word	0x08005d14
 8005394:	08005d14 	.word	0x08005d14
 8005398:	08005d18 	.word	0x08005d18

0800539c <memset>:
 800539c:	4402      	add	r2, r0
 800539e:	4603      	mov	r3, r0
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d100      	bne.n	80053a6 <memset+0xa>
 80053a4:	4770      	bx	lr
 80053a6:	f803 1b01 	strb.w	r1, [r3], #1
 80053aa:	e7f9      	b.n	80053a0 <memset+0x4>

080053ac <roundf>:
 80053ac:	ee10 0a10 	vmov	r0, s0
 80053b0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80053b4:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 80053b8:	2a16      	cmp	r2, #22
 80053ba:	dc15      	bgt.n	80053e8 <roundf+0x3c>
 80053bc:	2a00      	cmp	r2, #0
 80053be:	da08      	bge.n	80053d2 <roundf+0x26>
 80053c0:	3201      	adds	r2, #1
 80053c2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80053c6:	d101      	bne.n	80053cc <roundf+0x20>
 80053c8:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 80053cc:	ee00 3a10 	vmov	s0, r3
 80053d0:	4770      	bx	lr
 80053d2:	4908      	ldr	r1, [pc, #32]	; (80053f4 <roundf+0x48>)
 80053d4:	4111      	asrs	r1, r2
 80053d6:	4208      	tst	r0, r1
 80053d8:	d0fa      	beq.n	80053d0 <roundf+0x24>
 80053da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80053de:	4113      	asrs	r3, r2
 80053e0:	4403      	add	r3, r0
 80053e2:	ea23 0301 	bic.w	r3, r3, r1
 80053e6:	e7f1      	b.n	80053cc <roundf+0x20>
 80053e8:	2a80      	cmp	r2, #128	; 0x80
 80053ea:	d1f1      	bne.n	80053d0 <roundf+0x24>
 80053ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	007fffff 	.word	0x007fffff

080053f8 <powf>:
 80053f8:	b508      	push	{r3, lr}
 80053fa:	ed2d 8b04 	vpush	{d8-d9}
 80053fe:	eeb0 9a40 	vmov.f32	s18, s0
 8005402:	eef0 8a60 	vmov.f32	s17, s1
 8005406:	f000 f88f 	bl	8005528 <__ieee754_powf>
 800540a:	4b43      	ldr	r3, [pc, #268]	; (8005518 <powf+0x120>)
 800540c:	f993 3000 	ldrsb.w	r3, [r3]
 8005410:	3301      	adds	r3, #1
 8005412:	eeb0 8a40 	vmov.f32	s16, s0
 8005416:	d012      	beq.n	800543e <powf+0x46>
 8005418:	eef4 8a68 	vcmp.f32	s17, s17
 800541c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005420:	d60d      	bvs.n	800543e <powf+0x46>
 8005422:	eeb4 9a49 	vcmp.f32	s18, s18
 8005426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800542a:	d70d      	bvc.n	8005448 <powf+0x50>
 800542c:	eef5 8a40 	vcmp.f32	s17, #0.0
 8005430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005434:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005438:	bf08      	it	eq
 800543a:	eeb0 8a67 	vmoveq.f32	s16, s15
 800543e:	eeb0 0a48 	vmov.f32	s0, s16
 8005442:	ecbd 8b04 	vpop	{d8-d9}
 8005446:	bd08      	pop	{r3, pc}
 8005448:	eddf 9a34 	vldr	s19, [pc, #208]	; 800551c <powf+0x124>
 800544c:	eeb4 9a69 	vcmp.f32	s18, s19
 8005450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005454:	d116      	bne.n	8005484 <powf+0x8c>
 8005456:	eef4 8a69 	vcmp.f32	s17, s19
 800545a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800545e:	d057      	beq.n	8005510 <powf+0x118>
 8005460:	eeb0 0a68 	vmov.f32	s0, s17
 8005464:	f000 fb2a 	bl	8005abc <finitef>
 8005468:	2800      	cmp	r0, #0
 800546a:	d0e8      	beq.n	800543e <powf+0x46>
 800546c:	eef4 8ae9 	vcmpe.f32	s17, s19
 8005470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005474:	d5e3      	bpl.n	800543e <powf+0x46>
 8005476:	f7ff ff67 	bl	8005348 <__errno>
 800547a:	2321      	movs	r3, #33	; 0x21
 800547c:	6003      	str	r3, [r0, #0]
 800547e:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8005520 <powf+0x128>
 8005482:	e7dc      	b.n	800543e <powf+0x46>
 8005484:	f000 fb1a 	bl	8005abc <finitef>
 8005488:	bb50      	cbnz	r0, 80054e0 <powf+0xe8>
 800548a:	eeb0 0a49 	vmov.f32	s0, s18
 800548e:	f000 fb15 	bl	8005abc <finitef>
 8005492:	b328      	cbz	r0, 80054e0 <powf+0xe8>
 8005494:	eeb0 0a68 	vmov.f32	s0, s17
 8005498:	f000 fb10 	bl	8005abc <finitef>
 800549c:	b300      	cbz	r0, 80054e0 <powf+0xe8>
 800549e:	eeb4 8a48 	vcmp.f32	s16, s16
 80054a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a6:	d706      	bvc.n	80054b6 <powf+0xbe>
 80054a8:	f7ff ff4e 	bl	8005348 <__errno>
 80054ac:	2321      	movs	r3, #33	; 0x21
 80054ae:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 80054b2:	6003      	str	r3, [r0, #0]
 80054b4:	e7c3      	b.n	800543e <powf+0x46>
 80054b6:	f7ff ff47 	bl	8005348 <__errno>
 80054ba:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80054be:	2322      	movs	r3, #34	; 0x22
 80054c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054c4:	6003      	str	r3, [r0, #0]
 80054c6:	d508      	bpl.n	80054da <powf+0xe2>
 80054c8:	eeb0 0a68 	vmov.f32	s0, s17
 80054cc:	f000 fb0a 	bl	8005ae4 <rintf>
 80054d0:	eeb4 0a68 	vcmp.f32	s0, s17
 80054d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054d8:	d1d1      	bne.n	800547e <powf+0x86>
 80054da:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8005524 <powf+0x12c>
 80054de:	e7ae      	b.n	800543e <powf+0x46>
 80054e0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80054e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e8:	d1a9      	bne.n	800543e <powf+0x46>
 80054ea:	eeb0 0a49 	vmov.f32	s0, s18
 80054ee:	f000 fae5 	bl	8005abc <finitef>
 80054f2:	2800      	cmp	r0, #0
 80054f4:	d0a3      	beq.n	800543e <powf+0x46>
 80054f6:	eeb0 0a68 	vmov.f32	s0, s17
 80054fa:	f000 fadf 	bl	8005abc <finitef>
 80054fe:	2800      	cmp	r0, #0
 8005500:	d09d      	beq.n	800543e <powf+0x46>
 8005502:	f7ff ff21 	bl	8005348 <__errno>
 8005506:	2322      	movs	r3, #34	; 0x22
 8005508:	ed9f 8a04 	vldr	s16, [pc, #16]	; 800551c <powf+0x124>
 800550c:	6003      	str	r3, [r0, #0]
 800550e:	e796      	b.n	800543e <powf+0x46>
 8005510:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8005514:	e793      	b.n	800543e <powf+0x46>
 8005516:	bf00      	nop
 8005518:	20000470 	.word	0x20000470
 800551c:	00000000 	.word	0x00000000
 8005520:	ff800000 	.word	0xff800000
 8005524:	7f800000 	.word	0x7f800000

08005528 <__ieee754_powf>:
 8005528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800552c:	ee10 5a90 	vmov	r5, s1
 8005530:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8005534:	ed2d 8b02 	vpush	{d8}
 8005538:	eeb0 8a40 	vmov.f32	s16, s0
 800553c:	eef0 8a60 	vmov.f32	s17, s1
 8005540:	f000 8291 	beq.w	8005a66 <__ieee754_powf+0x53e>
 8005544:	ee10 8a10 	vmov	r8, s0
 8005548:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800554c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8005550:	dc06      	bgt.n	8005560 <__ieee754_powf+0x38>
 8005552:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8005556:	dd0a      	ble.n	800556e <__ieee754_powf+0x46>
 8005558:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800555c:	f000 8283 	beq.w	8005a66 <__ieee754_powf+0x53e>
 8005560:	ecbd 8b02 	vpop	{d8}
 8005564:	48d8      	ldr	r0, [pc, #864]	; (80058c8 <__ieee754_powf+0x3a0>)
 8005566:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800556a:	f000 bab5 	b.w	8005ad8 <nanf>
 800556e:	f1b8 0f00 	cmp.w	r8, #0
 8005572:	da1f      	bge.n	80055b4 <__ieee754_powf+0x8c>
 8005574:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8005578:	da2e      	bge.n	80055d8 <__ieee754_powf+0xb0>
 800557a:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800557e:	f2c0 827b 	blt.w	8005a78 <__ieee754_powf+0x550>
 8005582:	15fb      	asrs	r3, r7, #23
 8005584:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8005588:	fa47 f603 	asr.w	r6, r7, r3
 800558c:	fa06 f303 	lsl.w	r3, r6, r3
 8005590:	42bb      	cmp	r3, r7
 8005592:	f040 8271 	bne.w	8005a78 <__ieee754_powf+0x550>
 8005596:	f006 0601 	and.w	r6, r6, #1
 800559a:	f1c6 0602 	rsb	r6, r6, #2
 800559e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80055a2:	d120      	bne.n	80055e6 <__ieee754_powf+0xbe>
 80055a4:	2d00      	cmp	r5, #0
 80055a6:	f280 8264 	bge.w	8005a72 <__ieee754_powf+0x54a>
 80055aa:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80055ae:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80055b2:	e00d      	b.n	80055d0 <__ieee754_powf+0xa8>
 80055b4:	2600      	movs	r6, #0
 80055b6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80055ba:	d1f0      	bne.n	800559e <__ieee754_powf+0x76>
 80055bc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80055c0:	f000 8251 	beq.w	8005a66 <__ieee754_powf+0x53e>
 80055c4:	dd0a      	ble.n	80055dc <__ieee754_powf+0xb4>
 80055c6:	2d00      	cmp	r5, #0
 80055c8:	f280 8250 	bge.w	8005a6c <__ieee754_powf+0x544>
 80055cc:	ed9f 0abf 	vldr	s0, [pc, #764]	; 80058cc <__ieee754_powf+0x3a4>
 80055d0:	ecbd 8b02 	vpop	{d8}
 80055d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055d8:	2602      	movs	r6, #2
 80055da:	e7ec      	b.n	80055b6 <__ieee754_powf+0x8e>
 80055dc:	2d00      	cmp	r5, #0
 80055de:	daf5      	bge.n	80055cc <__ieee754_powf+0xa4>
 80055e0:	eeb1 0a68 	vneg.f32	s0, s17
 80055e4:	e7f4      	b.n	80055d0 <__ieee754_powf+0xa8>
 80055e6:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80055ea:	d102      	bne.n	80055f2 <__ieee754_powf+0xca>
 80055ec:	ee28 0a08 	vmul.f32	s0, s16, s16
 80055f0:	e7ee      	b.n	80055d0 <__ieee754_powf+0xa8>
 80055f2:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 80055f6:	eeb0 0a48 	vmov.f32	s0, s16
 80055fa:	d108      	bne.n	800560e <__ieee754_powf+0xe6>
 80055fc:	f1b8 0f00 	cmp.w	r8, #0
 8005600:	db05      	blt.n	800560e <__ieee754_powf+0xe6>
 8005602:	ecbd 8b02 	vpop	{d8}
 8005606:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800560a:	f000 ba4d 	b.w	8005aa8 <__ieee754_sqrtf>
 800560e:	f000 fa4e 	bl	8005aae <fabsf>
 8005612:	b124      	cbz	r4, 800561e <__ieee754_powf+0xf6>
 8005614:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8005618:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800561c:	d117      	bne.n	800564e <__ieee754_powf+0x126>
 800561e:	2d00      	cmp	r5, #0
 8005620:	bfbc      	itt	lt
 8005622:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8005626:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800562a:	f1b8 0f00 	cmp.w	r8, #0
 800562e:	dacf      	bge.n	80055d0 <__ieee754_powf+0xa8>
 8005630:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8005634:	ea54 0306 	orrs.w	r3, r4, r6
 8005638:	d104      	bne.n	8005644 <__ieee754_powf+0x11c>
 800563a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800563e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8005642:	e7c5      	b.n	80055d0 <__ieee754_powf+0xa8>
 8005644:	2e01      	cmp	r6, #1
 8005646:	d1c3      	bne.n	80055d0 <__ieee754_powf+0xa8>
 8005648:	eeb1 0a40 	vneg.f32	s0, s0
 800564c:	e7c0      	b.n	80055d0 <__ieee754_powf+0xa8>
 800564e:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8005652:	3801      	subs	r0, #1
 8005654:	ea56 0300 	orrs.w	r3, r6, r0
 8005658:	d104      	bne.n	8005664 <__ieee754_powf+0x13c>
 800565a:	ee38 8a48 	vsub.f32	s16, s16, s16
 800565e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8005662:	e7b5      	b.n	80055d0 <__ieee754_powf+0xa8>
 8005664:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8005668:	dd6b      	ble.n	8005742 <__ieee754_powf+0x21a>
 800566a:	4b99      	ldr	r3, [pc, #612]	; (80058d0 <__ieee754_powf+0x3a8>)
 800566c:	429c      	cmp	r4, r3
 800566e:	dc06      	bgt.n	800567e <__ieee754_powf+0x156>
 8005670:	2d00      	cmp	r5, #0
 8005672:	daab      	bge.n	80055cc <__ieee754_powf+0xa4>
 8005674:	ed9f 0a97 	vldr	s0, [pc, #604]	; 80058d4 <__ieee754_powf+0x3ac>
 8005678:	ee20 0a00 	vmul.f32	s0, s0, s0
 800567c:	e7a8      	b.n	80055d0 <__ieee754_powf+0xa8>
 800567e:	4b96      	ldr	r3, [pc, #600]	; (80058d8 <__ieee754_powf+0x3b0>)
 8005680:	429c      	cmp	r4, r3
 8005682:	dd02      	ble.n	800568a <__ieee754_powf+0x162>
 8005684:	2d00      	cmp	r5, #0
 8005686:	dcf5      	bgt.n	8005674 <__ieee754_powf+0x14c>
 8005688:	e7a0      	b.n	80055cc <__ieee754_powf+0xa4>
 800568a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800568e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005692:	eddf 6a92 	vldr	s13, [pc, #584]	; 80058dc <__ieee754_powf+0x3b4>
 8005696:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800569a:	eee0 6a67 	vfms.f32	s13, s0, s15
 800569e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80056a2:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80056a6:	ee20 7a00 	vmul.f32	s14, s0, s0
 80056aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056ae:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80058e0 <__ieee754_powf+0x3b8>
 80056b2:	ee67 7a67 	vnmul.f32	s15, s14, s15
 80056b6:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80058e4 <__ieee754_powf+0x3bc>
 80056ba:	eee0 7a07 	vfma.f32	s15, s0, s14
 80056be:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80058e8 <__ieee754_powf+0x3c0>
 80056c2:	eef0 6a67 	vmov.f32	s13, s15
 80056c6:	eee0 6a07 	vfma.f32	s13, s0, s14
 80056ca:	ee16 3a90 	vmov	r3, s13
 80056ce:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80056d2:	f023 030f 	bic.w	r3, r3, #15
 80056d6:	ee00 3a90 	vmov	s1, r3
 80056da:	eee0 0a47 	vfms.f32	s1, s0, s14
 80056de:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80056e2:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 80056e6:	f025 050f 	bic.w	r5, r5, #15
 80056ea:	ee07 5a10 	vmov	s14, r5
 80056ee:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80056f2:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80056f6:	ee07 3a90 	vmov	s15, r3
 80056fa:	eee7 0a27 	vfma.f32	s1, s14, s15
 80056fe:	3e01      	subs	r6, #1
 8005700:	ea56 0200 	orrs.w	r2, r6, r0
 8005704:	ee07 5a10 	vmov	s14, r5
 8005708:	ee67 7a87 	vmul.f32	s15, s15, s14
 800570c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8005710:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8005714:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8005718:	ee17 4a10 	vmov	r4, s14
 800571c:	bf08      	it	eq
 800571e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8005722:	2c00      	cmp	r4, #0
 8005724:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005728:	f340 8184 	ble.w	8005a34 <__ieee754_powf+0x50c>
 800572c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8005730:	f340 80fc 	ble.w	800592c <__ieee754_powf+0x404>
 8005734:	eddf 7a67 	vldr	s15, [pc, #412]	; 80058d4 <__ieee754_powf+0x3ac>
 8005738:	ee28 0a27 	vmul.f32	s0, s16, s15
 800573c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005740:	e746      	b.n	80055d0 <__ieee754_powf+0xa8>
 8005742:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8005746:	bf01      	itttt	eq
 8005748:	eddf 7a68 	vldreq	s15, [pc, #416]	; 80058ec <__ieee754_powf+0x3c4>
 800574c:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8005750:	f06f 0217 	mvneq.w	r2, #23
 8005754:	ee17 4a90 	vmoveq	r4, s15
 8005758:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800575c:	bf18      	it	ne
 800575e:	2200      	movne	r2, #0
 8005760:	3b7f      	subs	r3, #127	; 0x7f
 8005762:	4413      	add	r3, r2
 8005764:	4a62      	ldr	r2, [pc, #392]	; (80058f0 <__ieee754_powf+0x3c8>)
 8005766:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800576a:	4294      	cmp	r4, r2
 800576c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8005770:	dd06      	ble.n	8005780 <__ieee754_powf+0x258>
 8005772:	4a60      	ldr	r2, [pc, #384]	; (80058f4 <__ieee754_powf+0x3cc>)
 8005774:	4294      	cmp	r4, r2
 8005776:	f340 80a4 	ble.w	80058c2 <__ieee754_powf+0x39a>
 800577a:	3301      	adds	r3, #1
 800577c:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8005780:	2400      	movs	r4, #0
 8005782:	4a5d      	ldr	r2, [pc, #372]	; (80058f8 <__ieee754_powf+0x3d0>)
 8005784:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8005788:	ee07 1a90 	vmov	s15, r1
 800578c:	ed92 7a00 	vldr	s14, [r2]
 8005790:	4a5a      	ldr	r2, [pc, #360]	; (80058fc <__ieee754_powf+0x3d4>)
 8005792:	ee37 6a27 	vadd.f32	s12, s14, s15
 8005796:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800579a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800579e:	1049      	asrs	r1, r1, #1
 80057a0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80057a4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80057a8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80057ac:	ee37 5ac7 	vsub.f32	s10, s15, s14
 80057b0:	ee06 1a10 	vmov	s12, r1
 80057b4:	ee65 4a26 	vmul.f32	s9, s10, s13
 80057b8:	ee36 7a47 	vsub.f32	s14, s12, s14
 80057bc:	ee14 7a90 	vmov	r7, s9
 80057c0:	4017      	ands	r7, r2
 80057c2:	ee05 7a90 	vmov	s11, r7
 80057c6:	eea5 5ac6 	vfms.f32	s10, s11, s12
 80057ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80057ce:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8005900 <__ieee754_powf+0x3d8>
 80057d2:	eea5 5ae7 	vfms.f32	s10, s11, s15
 80057d6:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80057da:	ee25 6a26 	vmul.f32	s12, s10, s13
 80057de:	eddf 6a49 	vldr	s13, [pc, #292]	; 8005904 <__ieee754_powf+0x3dc>
 80057e2:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80057e6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005908 <__ieee754_powf+0x3e0>
 80057ea:	eee7 6a27 	vfma.f32	s13, s14, s15
 80057ee:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80058dc <__ieee754_powf+0x3b4>
 80057f2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80057f6:	eddf 6a45 	vldr	s13, [pc, #276]	; 800590c <__ieee754_powf+0x3e4>
 80057fa:	eee7 6a27 	vfma.f32	s13, s14, s15
 80057fe:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8005910 <__ieee754_powf+0x3e8>
 8005802:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005806:	ee74 6aa5 	vadd.f32	s13, s9, s11
 800580a:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800580e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8005812:	eee5 6a07 	vfma.f32	s13, s10, s14
 8005816:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800581a:	eef0 7a45 	vmov.f32	s15, s10
 800581e:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8005822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005826:	ee17 1a90 	vmov	r1, s15
 800582a:	4011      	ands	r1, r2
 800582c:	ee07 1a90 	vmov	s15, r1
 8005830:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8005834:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8005838:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800583c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8005840:	eea6 7a27 	vfma.f32	s14, s12, s15
 8005844:	eeb0 6a47 	vmov.f32	s12, s14
 8005848:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800584c:	ee16 1a10 	vmov	r1, s12
 8005850:	4011      	ands	r1, r2
 8005852:	ee06 1a90 	vmov	s13, r1
 8005856:	eee5 6ae7 	vfms.f32	s13, s11, s15
 800585a:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8005914 <__ieee754_powf+0x3ec>
 800585e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005918 <__ieee754_powf+0x3f0>
 8005862:	ee37 7a66 	vsub.f32	s14, s14, s13
 8005866:	ee06 1a10 	vmov	s12, r1
 800586a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800586e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800591c <__ieee754_powf+0x3f4>
 8005872:	492b      	ldr	r1, [pc, #172]	; (8005920 <__ieee754_powf+0x3f8>)
 8005874:	eea6 7a27 	vfma.f32	s14, s12, s15
 8005878:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800587c:	edd1 7a00 	vldr	s15, [r1]
 8005880:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005884:	ee07 3a90 	vmov	s15, r3
 8005888:	4b26      	ldr	r3, [pc, #152]	; (8005924 <__ieee754_powf+0x3fc>)
 800588a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800588e:	eef0 7a47 	vmov.f32	s15, s14
 8005892:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005896:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800589a:	edd4 0a00 	vldr	s1, [r4]
 800589e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80058a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058a6:	ee17 3a90 	vmov	r3, s15
 80058aa:	4013      	ands	r3, r2
 80058ac:	ee07 3a90 	vmov	s15, r3
 80058b0:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80058b4:	ee76 6ae0 	vsub.f32	s13, s13, s1
 80058b8:	eee6 6a65 	vfms.f32	s13, s12, s11
 80058bc:	ee77 7a66 	vsub.f32	s15, s14, s13
 80058c0:	e70f      	b.n	80056e2 <__ieee754_powf+0x1ba>
 80058c2:	2401      	movs	r4, #1
 80058c4:	e75d      	b.n	8005782 <__ieee754_powf+0x25a>
 80058c6:	bf00      	nop
 80058c8:	08005ce8 	.word	0x08005ce8
 80058cc:	00000000 	.word	0x00000000
 80058d0:	3f7ffff7 	.word	0x3f7ffff7
 80058d4:	7149f2ca 	.word	0x7149f2ca
 80058d8:	3f800007 	.word	0x3f800007
 80058dc:	3eaaaaab 	.word	0x3eaaaaab
 80058e0:	3fb8aa3b 	.word	0x3fb8aa3b
 80058e4:	36eca570 	.word	0x36eca570
 80058e8:	3fb8aa00 	.word	0x3fb8aa00
 80058ec:	4b800000 	.word	0x4b800000
 80058f0:	001cc471 	.word	0x001cc471
 80058f4:	005db3d6 	.word	0x005db3d6
 80058f8:	08005cec 	.word	0x08005cec
 80058fc:	fffff000 	.word	0xfffff000
 8005900:	3e6c3255 	.word	0x3e6c3255
 8005904:	3e53f142 	.word	0x3e53f142
 8005908:	3e8ba305 	.word	0x3e8ba305
 800590c:	3edb6db7 	.word	0x3edb6db7
 8005910:	3f19999a 	.word	0x3f19999a
 8005914:	3f76384f 	.word	0x3f76384f
 8005918:	3f763800 	.word	0x3f763800
 800591c:	369dc3a0 	.word	0x369dc3a0
 8005920:	08005cfc 	.word	0x08005cfc
 8005924:	08005cf4 	.word	0x08005cf4
 8005928:	3338aa3c 	.word	0x3338aa3c
 800592c:	f040 8092 	bne.w	8005a54 <__ieee754_powf+0x52c>
 8005930:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8005928 <__ieee754_powf+0x400>
 8005934:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005938:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800593c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8005940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005944:	f73f aef6 	bgt.w	8005734 <__ieee754_powf+0x20c>
 8005948:	15db      	asrs	r3, r3, #23
 800594a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800594e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005952:	4103      	asrs	r3, r0
 8005954:	4423      	add	r3, r4
 8005956:	4949      	ldr	r1, [pc, #292]	; (8005a7c <__ieee754_powf+0x554>)
 8005958:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800595c:	3a7f      	subs	r2, #127	; 0x7f
 800595e:	4111      	asrs	r1, r2
 8005960:	ea23 0101 	bic.w	r1, r3, r1
 8005964:	ee07 1a10 	vmov	s14, r1
 8005968:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800596c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005970:	f1c2 0217 	rsb	r2, r2, #23
 8005974:	4110      	asrs	r0, r2
 8005976:	2c00      	cmp	r4, #0
 8005978:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800597c:	bfb8      	it	lt
 800597e:	4240      	neglt	r0, r0
 8005980:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8005984:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8005a80 <__ieee754_powf+0x558>
 8005988:	ee17 3a10 	vmov	r3, s14
 800598c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005990:	f023 030f 	bic.w	r3, r3, #15
 8005994:	ee07 3a10 	vmov	s14, r3
 8005998:	ee77 7a67 	vsub.f32	s15, s14, s15
 800599c:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80059a0:	eddf 7a38 	vldr	s15, [pc, #224]	; 8005a84 <__ieee754_powf+0x55c>
 80059a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059a8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80059ac:	eddf 6a36 	vldr	s13, [pc, #216]	; 8005a88 <__ieee754_powf+0x560>
 80059b0:	eeb0 0a67 	vmov.f32	s0, s15
 80059b4:	eea7 0a26 	vfma.f32	s0, s14, s13
 80059b8:	eeb0 6a40 	vmov.f32	s12, s0
 80059bc:	eea7 6a66 	vfms.f32	s12, s14, s13
 80059c0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80059c4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80059c8:	eddf 6a30 	vldr	s13, [pc, #192]	; 8005a8c <__ieee754_powf+0x564>
 80059cc:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8005a90 <__ieee754_powf+0x568>
 80059d0:	eea7 6a26 	vfma.f32	s12, s14, s13
 80059d4:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8005a94 <__ieee754_powf+0x56c>
 80059d8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80059dc:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8005a98 <__ieee754_powf+0x570>
 80059e0:	eea6 6a87 	vfma.f32	s12, s13, s14
 80059e4:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8005a9c <__ieee754_powf+0x574>
 80059e8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80059ec:	eeb0 6a40 	vmov.f32	s12, s0
 80059f0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80059f4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80059f8:	eeb0 7a46 	vmov.f32	s14, s12
 80059fc:	ee77 6a66 	vsub.f32	s13, s14, s13
 8005a00:	ee20 6a06 	vmul.f32	s12, s0, s12
 8005a04:	eee0 7a27 	vfma.f32	s15, s0, s15
 8005a08:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005a0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a10:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005a14:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005a18:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005a1c:	ee10 3a10 	vmov	r3, s0
 8005a20:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8005a24:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005a28:	da1a      	bge.n	8005a60 <__ieee754_powf+0x538>
 8005a2a:	f000 f8b7 	bl	8005b9c <scalbnf>
 8005a2e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8005a32:	e5cd      	b.n	80055d0 <__ieee754_powf+0xa8>
 8005a34:	4a1a      	ldr	r2, [pc, #104]	; (8005aa0 <__ieee754_powf+0x578>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	dd02      	ble.n	8005a40 <__ieee754_powf+0x518>
 8005a3a:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8005aa4 <__ieee754_powf+0x57c>
 8005a3e:	e67b      	b.n	8005738 <__ieee754_powf+0x210>
 8005a40:	d108      	bne.n	8005a54 <__ieee754_powf+0x52c>
 8005a42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a46:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8005a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a4e:	f6ff af7b 	blt.w	8005948 <__ieee754_powf+0x420>
 8005a52:	e7f2      	b.n	8005a3a <__ieee754_powf+0x512>
 8005a54:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8005a58:	f73f af76 	bgt.w	8005948 <__ieee754_powf+0x420>
 8005a5c:	2000      	movs	r0, #0
 8005a5e:	e78f      	b.n	8005980 <__ieee754_powf+0x458>
 8005a60:	ee00 3a10 	vmov	s0, r3
 8005a64:	e7e3      	b.n	8005a2e <__ieee754_powf+0x506>
 8005a66:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8005a6a:	e5b1      	b.n	80055d0 <__ieee754_powf+0xa8>
 8005a6c:	eeb0 0a68 	vmov.f32	s0, s17
 8005a70:	e5ae      	b.n	80055d0 <__ieee754_powf+0xa8>
 8005a72:	eeb0 0a48 	vmov.f32	s0, s16
 8005a76:	e5ab      	b.n	80055d0 <__ieee754_powf+0xa8>
 8005a78:	2600      	movs	r6, #0
 8005a7a:	e590      	b.n	800559e <__ieee754_powf+0x76>
 8005a7c:	007fffff 	.word	0x007fffff
 8005a80:	3f317218 	.word	0x3f317218
 8005a84:	35bfbe8c 	.word	0x35bfbe8c
 8005a88:	3f317200 	.word	0x3f317200
 8005a8c:	3331bb4c 	.word	0x3331bb4c
 8005a90:	b5ddea0e 	.word	0xb5ddea0e
 8005a94:	388ab355 	.word	0x388ab355
 8005a98:	bb360b61 	.word	0xbb360b61
 8005a9c:	3e2aaaab 	.word	0x3e2aaaab
 8005aa0:	43160000 	.word	0x43160000
 8005aa4:	0da24260 	.word	0x0da24260

08005aa8 <__ieee754_sqrtf>:
 8005aa8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005aac:	4770      	bx	lr

08005aae <fabsf>:
 8005aae:	ee10 3a10 	vmov	r3, s0
 8005ab2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ab6:	ee00 3a10 	vmov	s0, r3
 8005aba:	4770      	bx	lr

08005abc <finitef>:
 8005abc:	b082      	sub	sp, #8
 8005abe:	ed8d 0a01 	vstr	s0, [sp, #4]
 8005ac2:	9801      	ldr	r0, [sp, #4]
 8005ac4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005ac8:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8005acc:	bfac      	ite	ge
 8005ace:	2000      	movge	r0, #0
 8005ad0:	2001      	movlt	r0, #1
 8005ad2:	b002      	add	sp, #8
 8005ad4:	4770      	bx	lr
	...

08005ad8 <nanf>:
 8005ad8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005ae0 <nanf+0x8>
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	7fc00000 	.word	0x7fc00000

08005ae4 <rintf>:
 8005ae4:	ee10 2a10 	vmov	r2, s0
 8005ae8:	b513      	push	{r0, r1, r4, lr}
 8005aea:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005aee:	397f      	subs	r1, #127	; 0x7f
 8005af0:	2916      	cmp	r1, #22
 8005af2:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8005af6:	dc47      	bgt.n	8005b88 <rintf+0xa4>
 8005af8:	b32b      	cbz	r3, 8005b46 <rintf+0x62>
 8005afa:	2900      	cmp	r1, #0
 8005afc:	ee10 3a10 	vmov	r3, s0
 8005b00:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8005b04:	da21      	bge.n	8005b4a <rintf+0x66>
 8005b06:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8005b0a:	425b      	negs	r3, r3
 8005b0c:	4921      	ldr	r1, [pc, #132]	; (8005b94 <rintf+0xb0>)
 8005b0e:	0a5b      	lsrs	r3, r3, #9
 8005b10:	0d12      	lsrs	r2, r2, #20
 8005b12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b16:	0512      	lsls	r2, r2, #20
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8005b1e:	ee07 3a90 	vmov	s15, r3
 8005b22:	edd1 6a00 	vldr	s13, [r1]
 8005b26:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8005b2a:	ed8d 7a01 	vstr	s14, [sp, #4]
 8005b2e:	eddd 7a01 	vldr	s15, [sp, #4]
 8005b32:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005b36:	ee17 3a90 	vmov	r3, s15
 8005b3a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b3e:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8005b42:	ee00 3a10 	vmov	s0, r3
 8005b46:	b002      	add	sp, #8
 8005b48:	bd10      	pop	{r4, pc}
 8005b4a:	4a13      	ldr	r2, [pc, #76]	; (8005b98 <rintf+0xb4>)
 8005b4c:	410a      	asrs	r2, r1
 8005b4e:	4213      	tst	r3, r2
 8005b50:	d0f9      	beq.n	8005b46 <rintf+0x62>
 8005b52:	0854      	lsrs	r4, r2, #1
 8005b54:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8005b58:	d006      	beq.n	8005b68 <rintf+0x84>
 8005b5a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005b5e:	ea23 0304 	bic.w	r3, r3, r4
 8005b62:	fa42 f101 	asr.w	r1, r2, r1
 8005b66:	430b      	orrs	r3, r1
 8005b68:	4a0a      	ldr	r2, [pc, #40]	; (8005b94 <rintf+0xb0>)
 8005b6a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8005b6e:	ed90 7a00 	vldr	s14, [r0]
 8005b72:	ee07 3a90 	vmov	s15, r3
 8005b76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b7a:	edcd 7a01 	vstr	s15, [sp, #4]
 8005b7e:	ed9d 0a01 	vldr	s0, [sp, #4]
 8005b82:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005b86:	e7de      	b.n	8005b46 <rintf+0x62>
 8005b88:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8005b8c:	d3db      	bcc.n	8005b46 <rintf+0x62>
 8005b8e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005b92:	e7d8      	b.n	8005b46 <rintf+0x62>
 8005b94:	08005d04 	.word	0x08005d04
 8005b98:	007fffff 	.word	0x007fffff

08005b9c <scalbnf>:
 8005b9c:	ee10 3a10 	vmov	r3, s0
 8005ba0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8005ba4:	d025      	beq.n	8005bf2 <scalbnf+0x56>
 8005ba6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005baa:	d302      	bcc.n	8005bb2 <scalbnf+0x16>
 8005bac:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005bb0:	4770      	bx	lr
 8005bb2:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8005bb6:	d122      	bne.n	8005bfe <scalbnf+0x62>
 8005bb8:	4b2a      	ldr	r3, [pc, #168]	; (8005c64 <scalbnf+0xc8>)
 8005bba:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8005c68 <scalbnf+0xcc>
 8005bbe:	4298      	cmp	r0, r3
 8005bc0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005bc4:	db16      	blt.n	8005bf4 <scalbnf+0x58>
 8005bc6:	ee10 3a10 	vmov	r3, s0
 8005bca:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005bce:	3a19      	subs	r2, #25
 8005bd0:	4402      	add	r2, r0
 8005bd2:	2afe      	cmp	r2, #254	; 0xfe
 8005bd4:	dd15      	ble.n	8005c02 <scalbnf+0x66>
 8005bd6:	ee10 3a10 	vmov	r3, s0
 8005bda:	eddf 7a24 	vldr	s15, [pc, #144]	; 8005c6c <scalbnf+0xd0>
 8005bde:	eddf 6a24 	vldr	s13, [pc, #144]	; 8005c70 <scalbnf+0xd4>
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	eeb0 7a67 	vmov.f32	s14, s15
 8005be8:	bfb8      	it	lt
 8005bea:	eef0 7a66 	vmovlt.f32	s15, s13
 8005bee:	ee27 0a27 	vmul.f32	s0, s14, s15
 8005bf2:	4770      	bx	lr
 8005bf4:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8005c74 <scalbnf+0xd8>
 8005bf8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005bfc:	4770      	bx	lr
 8005bfe:	0dd2      	lsrs	r2, r2, #23
 8005c00:	e7e6      	b.n	8005bd0 <scalbnf+0x34>
 8005c02:	2a00      	cmp	r2, #0
 8005c04:	dd06      	ble.n	8005c14 <scalbnf+0x78>
 8005c06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005c0a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8005c0e:	ee00 3a10 	vmov	s0, r3
 8005c12:	4770      	bx	lr
 8005c14:	f112 0f16 	cmn.w	r2, #22
 8005c18:	da1a      	bge.n	8005c50 <scalbnf+0xb4>
 8005c1a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005c1e:	4298      	cmp	r0, r3
 8005c20:	ee10 3a10 	vmov	r3, s0
 8005c24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c28:	dd0a      	ble.n	8005c40 <scalbnf+0xa4>
 8005c2a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8005c6c <scalbnf+0xd0>
 8005c2e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8005c70 <scalbnf+0xd4>
 8005c32:	eef0 7a40 	vmov.f32	s15, s0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	bf18      	it	ne
 8005c3a:	eeb0 0a47 	vmovne.f32	s0, s14
 8005c3e:	e7db      	b.n	8005bf8 <scalbnf+0x5c>
 8005c40:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8005c74 <scalbnf+0xd8>
 8005c44:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8005c78 <scalbnf+0xdc>
 8005c48:	eef0 7a40 	vmov.f32	s15, s0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	e7f3      	b.n	8005c38 <scalbnf+0x9c>
 8005c50:	3219      	adds	r2, #25
 8005c52:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005c56:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8005c5a:	eddf 7a08 	vldr	s15, [pc, #32]	; 8005c7c <scalbnf+0xe0>
 8005c5e:	ee07 3a10 	vmov	s14, r3
 8005c62:	e7c4      	b.n	8005bee <scalbnf+0x52>
 8005c64:	ffff3cb0 	.word	0xffff3cb0
 8005c68:	4c000000 	.word	0x4c000000
 8005c6c:	7149f2ca 	.word	0x7149f2ca
 8005c70:	f149f2ca 	.word	0xf149f2ca
 8005c74:	0da24260 	.word	0x0da24260
 8005c78:	8da24260 	.word	0x8da24260
 8005c7c:	33000000 	.word	0x33000000

08005c80 <_init>:
 8005c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c82:	bf00      	nop
 8005c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c86:	bc08      	pop	{r3}
 8005c88:	469e      	mov	lr, r3
 8005c8a:	4770      	bx	lr

08005c8c <_fini>:
 8005c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c8e:	bf00      	nop
 8005c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c92:	bc08      	pop	{r3}
 8005c94:	469e      	mov	lr, r3
 8005c96:	4770      	bx	lr
