/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [5:0] _02_;
  wire [13:0] _03_;
  reg [7:0] _04_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [23:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [20:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_3z);
  assign celloutsig_0_1z = !(in_data[33] ? in_data[36] : celloutsig_0_0z[4]);
  assign celloutsig_0_17z = !(celloutsig_0_12z ? celloutsig_0_14z[12] : in_data[31]);
  assign celloutsig_0_4z = celloutsig_0_2z[6] | celloutsig_0_1z;
  assign celloutsig_0_5z = celloutsig_0_0z[2] | celloutsig_0_0z[6];
  assign celloutsig_1_2z = celloutsig_1_1z | celloutsig_1_0z[2];
  assign celloutsig_1_7z = celloutsig_1_2z | in_data[170];
  assign celloutsig_1_8z = celloutsig_1_5z[4] | celloutsig_1_5z[2];
  assign celloutsig_0_21z = celloutsig_0_10z | celloutsig_0_18z;
  assign celloutsig_0_32z = celloutsig_0_29z | celloutsig_0_12z;
  assign celloutsig_0_57z = ~(celloutsig_0_11z ^ celloutsig_0_44z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_7z[0] ^ celloutsig_0_7z[2]);
  assign celloutsig_0_19z = ~(celloutsig_0_9z[10] ^ celloutsig_0_7z[1]);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_14z[13:9], celloutsig_0_48z };
  reg [13:0] _19_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 14'h0000;
    else _19_ <= { celloutsig_0_2z[5:2], _03_[9], _00_, _03_[7:6], _01_, _03_[4], celloutsig_0_35z, celloutsig_0_31z, celloutsig_0_57z, celloutsig_0_28z };
  assign out_data[13:0] = _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_1_5z[5:1], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z };
  reg [5:0] _21_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 6'h00;
    else _21_ <= celloutsig_0_7z[12:7];
  assign { _03_[9], _00_, _03_[7:6], _01_, _03_[4] } = _21_;
  assign celloutsig_1_6z = { celloutsig_1_0z[12:11], celloutsig_1_1z } === celloutsig_1_0z[7:5];
  assign celloutsig_0_18z = { celloutsig_0_9z[4:3], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_4z } === { celloutsig_0_9z[8:5], celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z } || { celloutsig_1_5z[2:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_22z = { celloutsig_0_10z, celloutsig_0_18z, _03_[9], _00_, _03_[7:6], _01_, _03_[4], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_21z } || { celloutsig_0_9z[8:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_44z = { celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_28z } % { 1'h1, celloutsig_0_20z[0], celloutsig_0_35z, celloutsig_0_23z };
  assign celloutsig_1_5z = { in_data[148:145], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[8:4] };
  assign celloutsig_0_20z = { _00_, _03_[7:6], celloutsig_0_12z } % { 1'h1, in_data[61:60], celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[76:56] % { 1'h1, in_data[92:90], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = in_data[87:75] % { 1'h1, in_data[6:4], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_9z[9:2], celloutsig_0_13z } % { 1'h1, _01_, _03_[4], _03_[9], _00_, _03_[7:6], _01_, _03_[4] };
  assign celloutsig_0_12z = celloutsig_0_2z[13:6] != { celloutsig_0_9z[7:1], celloutsig_0_3z };
  assign celloutsig_0_0z = ~ in_data[51:44];
  assign celloutsig_1_0z = ~ in_data[172:160];
  assign celloutsig_0_26z = ~ { celloutsig_0_14z[3:2], celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_48z = & { celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_1_19z = & { _04_[4:2], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_3z = | in_data[24:22];
  assign celloutsig_0_11z = | { celloutsig_0_9z[7:5], celloutsig_0_1z };
  assign celloutsig_0_28z = | celloutsig_0_0z[6:0];
  assign celloutsig_0_16z = | { celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_23z = | { celloutsig_0_21z, celloutsig_0_15z[4:2], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_35z = | { celloutsig_0_26z[2:0], celloutsig_0_20z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_12z[3:2], celloutsig_1_9z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_7z[11:7], celloutsig_0_3z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_26z[10:4], celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_30z = ~^ { celloutsig_0_2z[16:6], celloutsig_0_20z, celloutsig_0_23z };
  assign celloutsig_1_1z = ^ celloutsig_1_0z[11:6];
  assign celloutsig_1_3z = ^ celloutsig_1_0z;
  assign celloutsig_1_4z = ^ { celloutsig_1_0z[8:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_31z = ^ { celloutsig_0_0z[4], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_61z = { celloutsig_0_15z[6], _02_, celloutsig_0_1z, celloutsig_0_4z } ^ in_data[83:75];
  assign celloutsig_1_12z = in_data[183:174] ^ { _04_[6:1], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_9z = { _00_, _03_[7:6], _01_, celloutsig_0_0z } ^ { celloutsig_0_7z[10:1], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_14z = { in_data[51:39], celloutsig_0_4z, celloutsig_0_12z } ^ { celloutsig_0_7z[8:0], _03_[9], _00_, _03_[7:6], _01_, _03_[4] };
  assign { _03_[13:10], _03_[8], _03_[5], _03_[3:0] } = { celloutsig_0_2z[5:2], _00_, _01_, celloutsig_0_35z, celloutsig_0_31z, celloutsig_0_57z, celloutsig_0_28z };
  assign { out_data[128], out_data[96], out_data[40:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z };
endmodule
