DEBUG_REG_ADDR	,	V_68
ENET_CFGSSQMIFPQASSOC_ADDR	,	V_34
rd_data	,	V_24
MAC_OFFSET	,	V_89
MAC_ADDR_REG_OFFSET	,	V_18
link_work	,	V_95
"Failed to release memory from shutdown\n"	,	L_3
to_delayed_work	,	F_45
xgene_mii_phy_write	,	F_18
SGMII_CONTROL_ADDR	,	V_57
ENET_CFG_MEM_RAM_SHUTDOWN_ADDR	,	V_30
xgene_enet_wr_ring_if	,	F_3
ENET_GHD_MODE	,	V_65
ctl	,	V_9
MAC_READ_REG_OFFSET	,	V_27
val	,	V_4
xgene_mii_phy_read	,	F_22
xgene_sgmac_tx_enable	,	F_31
wr_addr	,	V_10
clk	,	V_85
MPA_IDLE_WITH_QMI_EMPTY	,	V_67
work	,	V_94
bits	,	V_81
xgene_enet_wr_indirect	,	F_5
xgene_enet_ring_bufnum	,	F_39
FULL_DUPLEX2	,	V_63
netif_carrier_off	,	F_49
"MII_MGMT write failed\n"	,	L_4
SOFT_RESET1	,	V_46
xgene_sgmac_init	,	F_26
xgene_enet_cle_bypass	,	F_38
xgene_indirect_ctl	,	V_8
MII_MGMT_CONTROL_ADDR	,	V_39
__func__	,	V_26
MGMT_CLOCK_SEL_SET	,	F_28
CLE_BYPASS_REG0_0_ADDR	,	V_91
ENET_CFGSSQMIWQASSOC_ADDR	,	V_33
pr_err	,	F_13
BUSY_MASK	,	V_41
port_id	,	V_56
cmd	,	V_15
xgene_sgmac_tx_disable	,	F_33
dst_ring_num	,	V_86
ENODEV	,	V_32
net_device	,	V_28
usleep_range	,	F_16
cmd_done	,	V_16
rd_addr	,	V_23
xgene_enet_pdata	,	V_1
XGENE_ENET_WR_CMD	,	V_14
RSIF_CONFIG_REG_ADDR	,	V_72
RESUME_RX0	,	V_80
INT_PHY_ADDR	,	V_52
xgene_enet_rd_mac	,	F_14
dev_addr	,	V_49
xgene_enet_rd_diag_csr	,	F_11
CFG_BYPASS_UNISEC_TX	,	V_69
PHY_ADDR	,	F_19
LINK_UP	,	V_54
u16	,	T_3
netif_carrier_ok	,	F_46
MII_MGMT_STATUS_ADDR	,	V_44
"mac write failed, addr: %04x\n"	,	L_1
clk_prepare_enable	,	F_36
netif_carrier_on	,	F_47
"%s: mac read failed, addr: %04x\n"	,	L_2
xgene_enet_wr_csr	,	F_1
u8	,	T_2
set	,	V_82
xgene_enet_config_ring_if_assoc	,	F_17
CFG_CLE_DSTQID0	,	F_40
"MII_MGMT read failed\n"	,	L_5
i	,	V_12
CFG_LINK_AGGR_RESUME_0_ADDR	,	V_75
"Link is Up - 1Gbps\n"	,	L_7
STATION_ADDR1_ADDR	,	V_51
CFG_BYPASS_ADDR	,	V_77
CFG_CLE_BYPASS_EN0	,	V_90
ioread32	,	F_6
MAC_COMMAND_REG_OFFSET	,	V_20
p	,	V_2
poll_interval	,	V_97
xgene_enet_wr_diag_csr	,	F_4
RSIF_RAM_DBG_REG0_ADDR	,	V_74
REG_ADDR	,	F_20
netdev_err	,	F_9
CLE_BYPASS_REG1_0_ADDR	,	V_92
wr_data	,	V_11
udelay	,	F_7
MII_MGMT_CONFIG_ADDR	,	V_71
xgene_enet_link_status	,	F_25
RESUME_TX	,	V_78
fpsel	,	V_88
data	,	V_29
mcx_mac_addr	,	V_17
CFG_RSIF_FPBUFF_TIMEOUT_EN	,	V_73
xgene_enet_rd_csr	,	F_10
phy_id	,	V_35
eth_ring_if_addr	,	V_6
TX_EN	,	V_84
eth_csr_addr	,	V_5
u32	,	T_1
reg	,	V_36
MII_MGMT_INDICATORS_ADDR	,	V_40
loop	,	V_55
eth_diag_csr_addr	,	V_7
CFG_BYPASS_UNISEC_RX	,	V_70
xgene_enet_link_state	,	F_43
xgene_enet_shutdown	,	F_42
PHY_CONTROL	,	F_21
offset	,	V_3
MAC_CONFIG_2_ADDR	,	V_62
iowrite32	,	F_2
xgene_sgmac_rx_enable	,	F_30
AUTO_NEG_COMPLETE	,	V_60
XGENE_ENET_RD_CMD	,	V_25
done	,	V_37
SGMII_BASE_PAGE_ABILITY_ADDR	,	V_53
LINK_STATUS	,	V_61
SG_RX_DV_GATE_REG_0_ADDR	,	V_79
xgene_sgmac_set_mac_addr	,	F_24
STATION_ADDR0_ADDR	,	V_50
work_struct	,	V_93
MII_MGMT_ADDRESS_ADDR	,	V_38
READ_CYCLE_MASK	,	V_43
SGMII_STATUS_ADDR	,	V_59
bufpool_id	,	V_87
ENET_INTERFACE_MODE2_SET	,	F_27
ENET_SPARE_CFG_REG_ADDR	,	V_66
PHY_POLL_LINK_ON	,	V_98
link	,	V_96
"Auto-negotiation failed\n"	,	L_6
"Link is Down\n"	,	L_8
MAC_COMMAND_DONE_REG_OFFSET	,	V_21
CFG_CLE_FPSEL0	,	F_41
xgene_enet_wr_mac	,	F_8
ndev	,	V_22
MAC_CONFIG_1_ADDR	,	V_45
xgene_enet_ecc_init	,	F_15
xgene_ring_mgr_init	,	F_35
PHY_POLL_LINK_OFF	,	V_99
addr0	,	V_47
addr	,	V_13
xgene_enet_reset	,	F_34
schedule_delayed_work	,	F_50
xgene_enet_rd_indirect	,	F_12
ENET_BLOCK_MEM_RDY_ADDR	,	V_31
addr1	,	V_48
netdev_info	,	F_48
clk_disable_unprepare	,	F_37
MAC_WRITE_REG_OFFSET	,	V_19
SGMII_TBI_CONTROL_ADDR	,	V_58
xgene_sgmac_rxtx	,	F_29
RX_EN	,	V_83
xgene_sgmac_rx_disable	,	F_32
container_of	,	F_44
INTERFACE_CONTROL_ADDR	,	V_64
MII_MGMT_COMMAND_ADDR	,	V_42
TX_PORT0	,	V_76
xgene_sgmac_reset	,	F_23
