# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../flip_flop_t.srcs/sources_1/new/flip_flop_t.vhd" \
"../../../../flip_flop_t.srcs/sim_1/new/tb_flip_flop_t.vhd" \

# Do not sort compile order
nosort
