###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       566661   # Number of WRITE/WRITEP commands
num_reads_done                 =       862211   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       738524   # Number of read row buffer hits
num_read_cmds                  =       862209   # Number of READ/READP commands
num_writes_done                =       566684   # Number of read requests issued
num_write_row_hits             =       469880   # Number of write row buffer hits
num_act_cmds                   =       221928   # Number of ACT commands
num_pre_cmds                   =       221904   # Number of PRE commands
num_ondemand_pres              =       199164   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9566091   # Cyles of rank active rank.0
rank_active_cycles.1           =      9377331   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       433909   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       622669   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1358272   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14073   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4188   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4879   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7008   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        12752   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2450   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          719   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          868   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          601   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23094   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          277   # Write cmd latency (cycles)
write_latency[20-39]           =         4145   # Write cmd latency (cycles)
write_latency[40-59]           =         5527   # Write cmd latency (cycles)
write_latency[60-79]           =         9128   # Write cmd latency (cycles)
write_latency[80-99]           =        13766   # Write cmd latency (cycles)
write_latency[100-119]         =        17653   # Write cmd latency (cycles)
write_latency[120-139]         =        22285   # Write cmd latency (cycles)
write_latency[140-159]         =        25988   # Write cmd latency (cycles)
write_latency[160-179]         =        28606   # Write cmd latency (cycles)
write_latency[180-199]         =        30246   # Write cmd latency (cycles)
write_latency[200-]            =       409040   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       265856   # Read request latency (cycles)
read_latency[40-59]            =        97825   # Read request latency (cycles)
read_latency[60-79]            =        79729   # Read request latency (cycles)
read_latency[80-99]            =        39429   # Read request latency (cycles)
read_latency[100-119]          =        31383   # Read request latency (cycles)
read_latency[120-139]          =        26161   # Read request latency (cycles)
read_latency[140-159]          =        21740   # Read request latency (cycles)
read_latency[160-179]          =        18867   # Read request latency (cycles)
read_latency[180-199]          =        16855   # Read request latency (cycles)
read_latency[200-]             =       264360   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.82877e+09   # Write energy
read_energy                    =  3.47643e+09   # Read energy
act_energy                     =  6.07195e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.08276e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.98881e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96924e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85145e+09   # Active standby energy rank.1
average_read_latency           =      214.876   # Average read request latency (cycles)
average_interarrival           =      6.99826   # Average request interarrival latency (cycles)
total_energy                   =  1.99449e+10   # Total energy (pJ)
average_power                  =      1994.49   # Average power (mW)
average_bandwidth              =      12.1932   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       542221   # Number of WRITE/WRITEP commands
num_reads_done                 =       834843   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       708650   # Number of read row buffer hits
num_read_cmds                  =       834841   # Number of READ/READP commands
num_writes_done                =       542236   # Number of read requests issued
num_write_row_hits             =       440105   # Number of write row buffer hits
num_act_cmds                   =       229434   # Number of ACT commands
num_pre_cmds                   =       229406   # Number of PRE commands
num_ondemand_pres              =       206591   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9493655   # Cyles of rank active rank.0
rank_active_cycles.1           =      9448612   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       506345   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       551388   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1302860   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17637   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4069   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4840   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6840   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        12557   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2933   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          748   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          856   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          570   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23170   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          257   # Write cmd latency (cycles)
write_latency[20-39]           =         3178   # Write cmd latency (cycles)
write_latency[40-59]           =         4724   # Write cmd latency (cycles)
write_latency[60-79]           =         9365   # Write cmd latency (cycles)
write_latency[80-99]           =        15405   # Write cmd latency (cycles)
write_latency[100-119]         =        20344   # Write cmd latency (cycles)
write_latency[120-139]         =        26559   # Write cmd latency (cycles)
write_latency[140-159]         =        30866   # Write cmd latency (cycles)
write_latency[160-179]         =        33482   # Write cmd latency (cycles)
write_latency[180-199]         =        34000   # Write cmd latency (cycles)
write_latency[200-]            =       364041   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       270995   # Read request latency (cycles)
read_latency[40-59]            =       105244   # Read request latency (cycles)
read_latency[60-79]            =        92289   # Read request latency (cycles)
read_latency[80-99]            =        41798   # Read request latency (cycles)
read_latency[100-119]          =        32006   # Read request latency (cycles)
read_latency[120-139]          =        26714   # Read request latency (cycles)
read_latency[140-159]          =        22102   # Read request latency (cycles)
read_latency[160-179]          =        18690   # Read request latency (cycles)
read_latency[180-199]          =        16150   # Read request latency (cycles)
read_latency[200-]             =       208853   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.70677e+09   # Write energy
read_energy                    =  3.36608e+09   # Read energy
act_energy                     =  6.27731e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.43046e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.64666e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92404e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89593e+09   # Active standby energy rank.1
average_read_latency           =      175.162   # Average read request latency (cycles)
average_interarrival           =      7.26163   # Average request interarrival latency (cycles)
total_energy                   =  1.97329e+10   # Total energy (pJ)
average_power                  =      1973.29   # Average power (mW)
average_bandwidth              =      11.7511   # Average bandwidth
