
*** Running vivado
    with args -log top_VGA_CAMERA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_VGA_CAMERA.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_VGA_CAMERA.tcl -notrace
Command: synth_design -top top_VGA_CAMERA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.086 ; gain = 21.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_VGA_CAMERA' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.runs/synth_1/.Xil/Vivado-3892-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.runs/synth_1/.Xil/Vivado-3892-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:364]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (2#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:364]
INFO: [Synth 8-6157] synthesizing module 'camera_configure' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/camera_configure.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (3#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_SEND_CMD bound to: 1 - type: integer 
	Parameter FSM_DONE bound to: 2 - type: integer 
	Parameter FSM_TIMER bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config.v:56]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config' (4#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCCB_interface' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/SCCB_interface.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter SCCB_FREQ bound to: 100000 - type: integer 
	Parameter CAMERA_ADDR bound to: 8'b01000010 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_START_SIGNAL bound to: 1 - type: integer 
	Parameter FSM_LOAD_BYTE bound to: 2 - type: integer 
	Parameter FSM_TX_BYTE_1 bound to: 3 - type: integer 
	Parameter FSM_TX_BYTE_2 bound to: 4 - type: integer 
	Parameter FSM_TX_BYTE_3 bound to: 5 - type: integer 
	Parameter FSM_TX_BYTE_4 bound to: 6 - type: integer 
	Parameter FSM_END_SIGNAL_1 bound to: 7 - type: integer 
	Parameter FSM_END_SIGNAL_2 bound to: 8 - type: integer 
	Parameter FSM_END_SIGNAL_3 bound to: 9 - type: integer 
	Parameter FSM_END_SIGNAL_4 bound to: 10 - type: integer 
	Parameter FSM_DONE bound to: 11 - type: integer 
	Parameter FSM_TIMER bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/SCCB_interface.v:72]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_interface' (5#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/SCCB_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_configure' (6#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/camera_configure.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_mux_2x1' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:331]
INFO: [Synth 8-6155] done synthesizing module 'display_mux_2x1' (7#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:331]
WARNING: [Synth 8-7071] port 'qvga_en3' of module 'display_mux_2x1' is unconnected for instance 'U_display_mux_2x1' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:112]
WARNING: [Synth 8-7023] instance 'U_display_mux_2x1' of module 'display_mux_2x1' has 7 connections declared, but only 6 given [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:112]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (8#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/FrameBuffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (9#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/FrameBuffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'qvga_addr_decoder' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:238]
INFO: [Synth 8-6155] done synthesizing module 'qvga_addr_decoder' (10#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:238]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/vga_controller.sv:62]
	Parameter H_PIX_MAX bound to: 800 - type: integer 
	Parameter V_LINE_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (11#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/vga_controller.sv:62]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/vga_controller.sv:34]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (12#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/vga_controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (13#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:381]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray' (14#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:381]
INFO: [Synth 8-6157] synthesizing module 'disparity_generator' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:71]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter COMP bound to: 1 - type: integer 
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:133]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:133]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:133]
WARNING: [Synth 8-324] index 161 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 161 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 161 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:132]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:132]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:132]
WARNING: [Synth 8-324] index 161 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:133]
WARNING: [Synth 8-324] index 161 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:133]
WARNING: [Synth 8-324] index 161 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:133]
WARNING: [Synth 8-324] index 162 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 162 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 162 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:131]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:131]
WARNING: [Synth 8-324] index 160 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:131]
WARNING: [Synth 8-324] index 161 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:132]
WARNING: [Synth 8-324] index 161 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:132]
WARNING: [Synth 8-324] index 161 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:132]
WARNING: [Synth 8-324] index 162 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:133]
WARNING: [Synth 8-324] index 162 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:133]
WARNING: [Synth 8-324] index 162 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:133]
WARNING: [Synth 8-324] index 163 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 163 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
WARNING: [Synth 8-324] index 163 out of range [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'disparity_generator' (15#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/new/disparityGenerator.sv:71]
WARNING: [Synth 8-689] width (6) of port connection 'rData' does not match port width (16) of module 'disparity_generator' [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'top_VGA_CAMERA' (16#1) [D:/Verilog/Verilog/TeamProject_StereoDepth_HO/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1353.785 ; gain = 264.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.785 ; gain = 264.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.785 ; gain = 264.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1353.785 ; gain = 0.000
