# CPU-verilog

5-stage pipelined CPU without handling any hazard

("internal forwarding" are implemented anyway)
