<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 18:14:14 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tws pong_impl_1_syn.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_clock</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
score_one/i8225_3_lut/A	->	score_one/i8225_3_lut/Z

++++ Loop2
score_one/i8239_3_lut/A	->	score_one/i8239_3_lut/Z

++++ Loop3
score_one/i8237_3_lut/A	->	score_one/i8237_3_lut/Z

++++ Loop4
score_two/i8227_3_lut/A	->	score_two/i8227_3_lut/Z

++++ Loop5
score_two/i8243_3_lut/A	->	score_two/i8243_3_lut/Z

++++ Loop6
score_two/i8241_3_lut/A	->	score_two/i8241_3_lut/Z

++++ Loop7
paused_menu/i1_3_lut/B	->	paused_menu/i1_3_lut/Z

++++ Loop8
paused_menu/i1_3_lut_adj_184/B	->	paused_menu/i1_3_lut_adj_184/Z

++++ Loop9
paused_menu/i12590_2_lut_3_lut/A	->	paused_menu/i12590_2_lut_3_lut/Z

++++ Loop10
paused_menu/i8229_3_lut_3_lut/A	->	paused_menu/i8229_3_lut_3_lut/Z

++++ Loop11
paused_menu/i12589_3_lut/C	->	paused_menu/i12589_3_lut/Z

++++ Loop12
paused_menu/i8221_3_lut_4_lut_3_lut/C	->	paused_menu/i8221_3_lut_4_lut_3_lut/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          21.765 ns |         45.945 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_clock"</big></U></B>

create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          12.078 ns |         82.795 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 3.28148%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>nst/u_PLL_B/OUTGLOBAL }] </A>               |   39.800 ns |   27.722 ns |    5   |   12.078 ns |  82.795 MHz |       40       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>3333333333 [get_nets clk]</A>               |   83.333 ns |   61.568 ns |   19   |   21.765 ns |  45.945 MHz |       49       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i9/D                 |   27.723 ns 
vga_driver/v_count__i8/D                 |   27.723 ns 
vga_driver/v_count__i7/D                 |   27.723 ns 
vga_driver/v_count__i6/D                 |   27.723 ns 
vga_driver/v_count__i5/D                 |   27.723 ns 
vga_driver/v_count__i4/D                 |   27.723 ns 
vga_driver/v_count__i3/D                 |   27.723 ns 
vga_driver/v_count__i2/D                 |   27.723 ns 
vga_driver/v_count__i0/D                 |   27.723 ns 
vga_driver/v_count__i1/D                 |   27.723 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>nst/u_PLL_B/OUTGLOBAL }] </A>               |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       40       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>3333333333 [get_nets clk]</A>               |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       49       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/h_count_562__i9/D             |    4.196 ns 
vga_driver/h_count_562__i8/D             |    4.196 ns 
vga_driver/h_count_562__i7/D             |    4.196 ns 
vga_driver/h_count_562__i6/D             |    4.196 ns 
vga_driver/h_count_562__i5/D             |    4.196 ns 
vga_driver/h_count_562__i4/D             |    4.196 ns 
vga_driver/h_count_562__i3/D             |    4.196 ns 
vga_driver/h_count_562__i2/D             |    4.196 ns 
vga_driver/h_count_562__i1/D             |    4.196 ns 
vga_driver/h_count_562__i0/D             |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
paddle_one/accelerator_timer_563__i7/Q  |    No arrival or required
paddle_one/accelerator_timer_563__i6/Q  |    No arrival or required
paddle_one/accelerator_timer_563__i5/Q  |    No arrival or required
paddle_one/accelerator_timer_563__i4/Q  |    No arrival or required
paddle_one/accelerator_timer_563__i3/Q  |    No arrival or required
paddle_one/accelerator_timer_563__i2/Q  |    No arrival or required
paddle_one/accelerator_timer_563__i1/Q  |    No arrival or required
paddle_one/accelerator_timer_563__i0/Q  |    No arrival or required
paddle_one/timer__i7/Q                  |    No arrival or required
paddle_one/timer__i6/Q                  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       126
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
paddle_one/accelerator_timer_563__i7/D  |    No arrival or required
paddle_one/accelerator_timer_563__i6/D  |    No arrival or required
paddle_one/accelerator_timer_563__i5/D  |    No arrival or required
paddle_one/accelerator_timer_563__i4/D  |    No arrival or required
paddle_one/accelerator_timer_563__i3/D  |    No arrival or required
paddle_one/accelerator_timer_563__i2/D  |    No arrival or required
paddle_one/accelerator_timer_563__i1/D  |    No arrival or required
paddle_one/accelerator_timer_563__i0/D  |    No arrival or required
paddle_one/accelerator_timer_563__i6/SP |    No arrival or required
paddle_one/accelerator_timer_563__i7/SP |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       273
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
button_enter                            |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
bounce_clock_560__i1                    |                  No Clock
bounce_clock_560__i8                    |                  No Clock
ball_speed_i1                           |                  No Clock
ball_speed_i2                           |                  No Clock
enter_c                                 |                  No Clock
bounce_clock_560__i6                    |                  No Clock
bounce_clock_560__i7                    |                  No Clock
bounce_clock_560__i2                    |                  No Clock
bounce_clock_560__i3                    |                  No Clock
bounce_clock_560__i5                    |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                        21
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/D",
        "phy_name":"v_count__i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_123/A",
            "phy_name":"i1_2_lut_adj_123/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_123/Z",
            "phy_name":"i1_2_lut_adj_123/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n109",
            "phy_name":"vga_driver/n109"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_123/A->vga_driver/i1_2_lut_adj_123/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n109                                           NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/CK",
        "phy_name":"v_count__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/D",
        "phy_name":"v_count__i2/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_122/A",
            "phy_name":"i1_2_lut_adj_122/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_122/Z",
            "phy_name":"i1_2_lut_adj_122/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[2]",
            "phy_name":"vga_driver/n38[2]"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_122/A->vga_driver/i1_2_lut_adj_122/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[2]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/CK",
        "phy_name":"v_count__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/D",
        "phy_name":"v_count__i3/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_121/A",
            "phy_name":"i1_2_lut_adj_121/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_121/Z",
            "phy_name":"i1_2_lut_adj_121/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[3]",
            "phy_name":"vga_driver/n38[3]"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_121/A->vga_driver/i1_2_lut_adj_121/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[3]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/CK",
        "phy_name":"v_count__i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/D",
        "phy_name":"v_count__i4/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_120/A",
            "phy_name":"i1_2_lut_adj_120/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_120/Z",
            "phy_name":"i1_2_lut_adj_120/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[4]",
            "phy_name":"vga_driver/n38[4]"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_120/A->vga_driver/i1_2_lut_adj_120/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[4]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/CK",
        "phy_name":"v_count__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/D",
        "phy_name":"v_count__i5/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_119/A",
            "phy_name":"i1_2_lut_adj_119/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_119/Z",
            "phy_name":"i1_2_lut_adj_119/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[5]",
            "phy_name":"vga_driver/n38[5]"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_119/A->vga_driver/i1_2_lut_adj_119/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[5]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/CK",
        "phy_name":"v_count__i5/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/D",
        "phy_name":"v_count__i6/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[6]",
            "phy_name":"vga_driver/n38[6]"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut/A->vga_driver/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[6]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/D",
        "phy_name":"v_count__i7/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i12195_2_lut/B",
            "phy_name":"i12195_2_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i12195_2_lut/Z",
            "phy_name":"i12195_2_lut/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[7]",
            "phy_name":"vga_driver/n38[7]"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i12195_2_lut/B->vga_driver/i12195_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[7]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/CK",
        "phy_name":"v_count__i7/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/D",
        "phy_name":"v_count__i8/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i12194_2_lut/B",
            "phy_name":"i12194_2_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i12194_2_lut/Z",
            "phy_name":"i12194_2_lut/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[8]",
            "phy_name":"vga_driver/n38[8]"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i12194_2_lut/B->vga_driver/i12194_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[8]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/CK",
        "phy_name":"v_count__i8/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/D",
        "phy_name":"v_count__i9/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i12193_2_lut/B",
            "phy_name":"i12193_2_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i12193_2_lut/Z",
            "phy_name":"i12193_2_lut/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[9]",
            "phy_name":"vga_driver/n38[9]"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i12193_2_lut/B->vga_driver/i12193_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[9]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/CK",
        "phy_name":"v_count__i9/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"v_count__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"v_count__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/D",
        "phy_name":"v_count__i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"v_count__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"v_count__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/A",
            "phy_name":"i1_2_lut_adj_131/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_131/Z",
            "phy_name":"i1_2_lut_adj_131/Z"
        },
        "arrive":6.448,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107846",
            "phy_name":"n107846"
        },
        "arrive":8.523,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/C",
            "phy_name":"i5_4_lut_adj_130/C"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut_adj_130/Z",
            "phy_name":"i5_4_lut_adj_130/Z"
        },
        "arrive":9.000,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12_c",
            "phy_name":"vga_driver/n12_c"
        },
        "arrive":11.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut/B",
            "phy_name":"i6_4_lut/B"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut/Z",
            "phy_name":"i6_4_lut/Z"
        },
        "arrive":11.552,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19",
            "phy_name":"vga_driver/n19"
        },
        "arrive":13.627,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_128/A",
            "phy_name":"i1_2_lut_adj_128/A"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_128/Z",
            "phy_name":"i1_2_lut_adj_128/Z"
        },
        "arrive":14.104,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[0]",
            "phy_name":"vga_driver/n38[0]"
        },
        "arrive":16.179,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  32      
pixel_row[6]                                              NET DELAY      0.280         5.971  1       
vga_driver/i1_2_lut_adj_131/A->vga_driver/i1_2_lut_adj_131/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  2       
n107846                                                   NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_130/C->vga_driver/i5_4_lut_adj_130/Z
                                          LUT4            C_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_c                                          NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_128/A->vga_driver/i1_2_lut_adj_128/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[0]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"v_count__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
49 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"tick_c/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i82_2_lut/B",
            "phy_name":"i82_2_lut/B"
        },
        "pin1":
        {
            "log_name":"i82_2_lut/Z",
            "phy_name":"i82_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n55",
            "phy_name":"n55"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i82_2_lut/B->i82_2_lut/Z                  LUT4            B_TO_Z_DELAY      0.477        21.566  1       
n55                                                       NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"tick_c/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i12/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i12/D",
        "phy_name":"timer_clock__i12/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8124_2_lut/A",
            "phy_name":"i8124_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i8124_2_lut/Z",
            "phy_name":"i8124_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108349",
            "phy_name":"n108349"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i8124_2_lut/A->i8124_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n108349                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i12/CK",
        "phy_name":"timer_clock__i12/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i11/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i11/D",
        "phy_name":"timer_clock__i11/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8125_2_lut/A",
            "phy_name":"i8125_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i8125_2_lut/Z",
            "phy_name":"i8125_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108350",
            "phy_name":"n108350"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i8125_2_lut/A->i8125_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n108350                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i11/CK",
        "phy_name":"timer_clock__i11/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i10/D",
        "phy_name":"timer_clock__i10/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8126_2_lut/A",
            "phy_name":"i8126_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i8126_2_lut/Z",
            "phy_name":"i8126_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108351",
            "phy_name":"n108351"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i8126_2_lut/A->i8126_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n108351                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i10/CK",
        "phy_name":"timer_clock__i10/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i9/D",
        "phy_name":"timer_clock__i9/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8127_2_lut/A",
            "phy_name":"i8127_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i8127_2_lut/Z",
            "phy_name":"i8127_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108352",
            "phy_name":"n108352"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i8127_2_lut/A->i8127_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n108352                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i9/CK",
        "phy_name":"timer_clock__i9/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i8/D",
        "phy_name":"timer_clock__i8/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8128_2_lut/A",
            "phy_name":"i8128_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i8128_2_lut/Z",
            "phy_name":"i8128_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108353",
            "phy_name":"n108353"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i8128_2_lut/A->i8128_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n108353                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i8/CK",
        "phy_name":"timer_clock__i8/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/D",
        "phy_name":"timer_clock__i7/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8129_2_lut/A",
            "phy_name":"i8129_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i8129_2_lut/Z",
            "phy_name":"i8129_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108354",
            "phy_name":"n108354"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i8129_2_lut/A->i8129_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n108354                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/CK",
        "phy_name":"timer_clock__i7/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/D",
        "phy_name":"timer_clock__i6/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8130_2_lut/A",
            "phy_name":"i8130_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i8130_2_lut/Z",
            "phy_name":"i8130_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108355",
            "phy_name":"n108355"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i8130_2_lut/A->i8130_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n108355                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/CK",
        "phy_name":"timer_clock__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/D",
        "phy_name":"timer_clock__i5/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8131_2_lut/A",
            "phy_name":"i8131_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i8131_2_lut/Z",
            "phy_name":"i8131_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108356",
            "phy_name":"n108356"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i8131_2_lut/A->i8131_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n108356                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/CK",
        "phy_name":"timer_clock__i5/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.566
-------------------------------------   ------
End-of-path arrival time( ns )          23.641

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"timer_clock__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"timer_clock__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i4/D",
        "phy_name":"timer_clock__i4/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"timer_clock__i0/CK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"timer_clock__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"add_85_add_5_1/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"add_85_add_5_1/CO1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119608",
            "phy_name":"n119608"
        },
        "arrive":6.179,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"add_85_add_5_3/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"add_85_add_5_3/CO0"
        },
        "arrive":6.457,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133886",
            "phy_name":"n133886"
        },
        "arrive":6.737,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"add_85_add_5_3/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"add_85_add_5_3/CO1"
        },
        "arrive":7.015,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119610",
            "phy_name":"n119610"
        },
        "arrive":7.295,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"add_85_add_5_5/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"add_85_add_5_5/CO0"
        },
        "arrive":7.573,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133889",
            "phy_name":"n133889"
        },
        "arrive":7.853,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"add_85_add_5_5/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"add_85_add_5_5/CO1"
        },
        "arrive":8.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119612",
            "phy_name":"n119612"
        },
        "arrive":8.411,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"add_85_add_5_7/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"add_85_add_5_7/CO0"
        },
        "arrive":8.689,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133892",
            "phy_name":"n133892"
        },
        "arrive":8.969,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"add_85_add_5_7/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"add_85_add_5_7/CO1"
        },
        "arrive":9.247,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119614",
            "phy_name":"n119614"
        },
        "arrive":9.527,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"add_85_add_5_9/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"add_85_add_5_9/CO0"
        },
        "arrive":9.805,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133895",
            "phy_name":"n133895"
        },
        "arrive":10.085,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"add_85_add_5_9/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"add_85_add_5_9/CO1"
        },
        "arrive":10.363,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119616",
            "phy_name":"n119616"
        },
        "arrive":10.643,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"add_85_add_5_11/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"add_85_add_5_11/CO0"
        },
        "arrive":10.921,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133898",
            "phy_name":"n133898"
        },
        "arrive":11.201,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"add_85_add_5_11/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"add_85_add_5_11/CO1"
        },
        "arrive":11.479,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119618",
            "phy_name":"n119618"
        },
        "arrive":11.759,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"add_85_add_5_13/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"add_85_add_5_13/CO0"
        },
        "arrive":12.037,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133901",
            "phy_name":"n133901"
        },
        "arrive":12.317,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"add_85_add_5_13/CI1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"add_85_add_5_13/CO1"
        },
        "arrive":12.595,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n119620",
            "phy_name":"n119620"
        },
        "arrive":12.875,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"add_85_add_5_15/CI0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"add_85_add_5_15/CO0"
        },
        "arrive":13.153,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n133904",
            "phy_name":"n133904"
        },
        "arrive":13.433,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"add_85_add_5_15/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"add_85_add_5_15/S1"
        },
        "arrive":13.910,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":15.985,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":16.462,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_1329",
            "phy_name":"n4_adj_1329"
        },
        "arrive":18.537,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_199/B",
            "phy_name":"i2_4_lut_adj_199/B"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_199/Z",
            "phy_name":"i2_4_lut_adj_199/Z"
        },
        "arrive":19.014,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":21.089,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8132_2_lut/A",
            "phy_name":"i8132_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i8132_2_lut/Z",
            "phy_name":"i8132_2_lut/Z"
        },
        "arrive":21.566,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108357",
            "phy_name":"n108357"
        },
        "arrive":23.641,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  1       
timer_clock[0]                                            NET DELAY         2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     FA2             B1_TO_CO1_DELAY   0.358         5.899  2       
n119608                                                   NET DELAY         0.280         6.179  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    FA2             CI0_TO_CO0_DELAY  0.278         6.457  2       
n133886                                                   NET DELAY         0.280         6.737  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    FA2             CI1_TO_CO1_DELAY  0.278         7.015  2       
n119610                                                   NET DELAY         0.280         7.295  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    FA2             CI0_TO_CO0_DELAY  0.278         7.573  2       
n133889                                                   NET DELAY         0.280         7.853  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    FA2             CI1_TO_CO1_DELAY  0.278         8.131  2       
n119612                                                   NET DELAY         0.280         8.411  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    FA2             CI0_TO_CO0_DELAY  0.278         8.689  2       
n133892                                                   NET DELAY         0.280         8.969  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    FA2             CI1_TO_CO1_DELAY  0.278         9.247  2       
n119614                                                   NET DELAY         0.280         9.527  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    FA2             CI0_TO_CO0_DELAY  0.278         9.805  2       
n133895                                                   NET DELAY         0.280        10.085  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    FA2             CI1_TO_CO1_DELAY  0.278        10.363  2       
n119616                                                   NET DELAY         0.280        10.643  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  FA2             CI0_TO_CO0_DELAY  0.278        10.921  2       
n133898                                                   NET DELAY         0.280        11.201  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  FA2             CI1_TO_CO1_DELAY  0.278        11.479  2       
n119618                                                   NET DELAY         0.280        11.759  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  FA2             CI0_TO_CO0_DELAY  0.278        12.037  2       
n133901                                                   NET DELAY         0.280        12.317  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  FA2             CI1_TO_CO1_DELAY  0.278        12.595  2       
n119620                                                   NET DELAY         0.280        12.875  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  FA2             CI0_TO_CO0_DELAY  0.278        13.153  2       
n133904                                                   NET DELAY         0.280        13.433  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    FA2             D1_TO_S1_DELAY    0.477        13.910  1       
timer_clock_14__N_43[14]                                  NET DELAY         2.075        15.985  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY      0.477        16.462  1       
n4_adj_1329                                               NET DELAY         2.075        18.537  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    LUT4            B_TO_Z_DELAY      0.477        19.014  14      
timer_clock_14__N_58                                      NET DELAY         2.075        21.089  1       
i8132_2_lut/A->i8132_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        21.566  1       
n108357                                                   NET DELAY         2.075        23.641  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i4/CK",
        "phy_name":"timer_clock__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i0/Q
Path End         : vga_driver/h_count_562__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i0/CK",
        "phy_name":"h_count_562__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i0/Q",
        "phy_name":"h_count_562__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i0/D",
        "phy_name":"h_count_562__i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i0/CK",
            "phy_name":"h_count_562__i0/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i0/Q",
            "phy_name":"h_count_562__i0/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_1/C1",
            "phy_name":"h_count_562_add_4_1/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_1/S1",
            "phy_name":"h_count_562_add_4_1/S1"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[0]",
            "phy_name":"vga_driver/n45[0]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i0/CK->vga_driver/h_count_562__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  14      
pixel_col[0]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_1/C1->vga_driver/h_count_562_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[0]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i0/CK",
        "phy_name":"h_count_562__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i1/Q
Path End         : vga_driver/h_count_562__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i1/CK",
        "phy_name":"h_count_562__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i1/Q",
        "phy_name":"h_count_562__i1/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i1/D",
        "phy_name":"h_count_562__i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i1/CK",
            "phy_name":"h_count_562__i1/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i1/Q",
            "phy_name":"h_count_562__i1/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_3/C0",
            "phy_name":"h_count_562_add_4_3/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_3/S0",
            "phy_name":"h_count_562_add_4_3/S0"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[1]",
            "phy_name":"vga_driver/n45[1]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i1/CK->vga_driver/h_count_562__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  14      
pixel_col[1]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_3/C0->vga_driver/h_count_562_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[1]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i1/CK",
        "phy_name":"h_count_562__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i2/Q
Path End         : vga_driver/h_count_562__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i2/CK",
        "phy_name":"h_count_562__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i2/Q",
        "phy_name":"h_count_562__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i2/D",
        "phy_name":"h_count_562__i2/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i2/CK",
            "phy_name":"h_count_562__i2/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i2/Q",
            "phy_name":"h_count_562__i2/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[2]",
            "phy_name":"pixel_col[2]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_3/C1",
            "phy_name":"h_count_562_add_4_3/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_3/S1",
            "phy_name":"h_count_562_add_4_3/S1"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[2]",
            "phy_name":"vga_driver/n45[2]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i2/CK->vga_driver/h_count_562__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  19      
pixel_col[2]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_3/C1->vga_driver/h_count_562_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[2]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i2/CK",
        "phy_name":"h_count_562__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : vga_driver/h_count_562__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i3/CK",
        "phy_name":"h_count_562__i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i3/Q",
        "phy_name":"h_count_562__i3/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i3/D",
        "phy_name":"h_count_562__i3/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i3/CK",
            "phy_name":"h_count_562__i3/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i3/Q",
            "phy_name":"h_count_562__i3/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[3]",
            "phy_name":"pixel_col[3]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_5/C0",
            "phy_name":"h_count_562_add_4_5/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_5/S0",
            "phy_name":"h_count_562_add_4_5/S0"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[3]",
            "phy_name":"vga_driver/n45[3]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i3/CK->vga_driver/h_count_562__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  23      
pixel_col[3]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_5/C0->vga_driver/h_count_562_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[3]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i3/CK",
        "phy_name":"h_count_562__i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i4/Q
Path End         : vga_driver/h_count_562__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i4/CK",
        "phy_name":"h_count_562__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i4/Q",
        "phy_name":"h_count_562__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i4/D",
        "phy_name":"h_count_562__i4/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i4/CK",
            "phy_name":"h_count_562__i4/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i4/Q",
            "phy_name":"h_count_562__i4/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_5/C1",
            "phy_name":"h_count_562_add_4_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_5/S1",
            "phy_name":"h_count_562_add_4_5/S1"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[4]",
            "phy_name":"vga_driver/n45[4]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i4/CK->vga_driver/h_count_562__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  29      
pixel_col[4]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_5/C1->vga_driver/h_count_562_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[4]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i4/CK",
        "phy_name":"h_count_562__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i5/Q
Path End         : vga_driver/h_count_562__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i5/CK",
        "phy_name":"h_count_562__i5/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i5/Q",
        "phy_name":"h_count_562__i5/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i5/D",
        "phy_name":"h_count_562__i5/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i5/CK",
            "phy_name":"h_count_562__i5/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i5/Q",
            "phy_name":"h_count_562__i5/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[5]",
            "phy_name":"pixel_col[5]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_7/C0",
            "phy_name":"h_count_562_add_4_7/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_7/S0",
            "phy_name":"h_count_562_add_4_7/S0"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[5]",
            "phy_name":"vga_driver/n45[5]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i5/CK->vga_driver/h_count_562__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  23      
pixel_col[5]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_7/C0->vga_driver/h_count_562_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[5]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i5/CK",
        "phy_name":"h_count_562__i5/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i6/Q
Path End         : vga_driver/h_count_562__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i6/CK",
        "phy_name":"h_count_562__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i6/Q",
        "phy_name":"h_count_562__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i6/D",
        "phy_name":"h_count_562__i6/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i6/CK",
            "phy_name":"h_count_562__i6/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i6/Q",
            "phy_name":"h_count_562__i6/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[6]",
            "phy_name":"pixel_col[6]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_7/C1",
            "phy_name":"h_count_562_add_4_7/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_7/S1",
            "phy_name":"h_count_562_add_4_7/S1"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[6]",
            "phy_name":"vga_driver/n45[6]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i6/CK->vga_driver/h_count_562__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  23      
pixel_col[6]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_7/C1->vga_driver/h_count_562_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[6]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i6/CK",
        "phy_name":"h_count_562__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i7/Q
Path End         : vga_driver/h_count_562__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i7/CK",
        "phy_name":"h_count_562__i7/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i7/Q",
        "phy_name":"h_count_562__i7/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i7/D",
        "phy_name":"h_count_562__i7/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i7/CK",
            "phy_name":"h_count_562__i7/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i7/Q",
            "phy_name":"h_count_562__i7/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[7]",
            "phy_name":"pixel_col[7]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_9/C0",
            "phy_name":"h_count_562_add_4_9/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_9/S0",
            "phy_name":"h_count_562_add_4_9/S0"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[7]",
            "phy_name":"vga_driver/n45[7]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i7/CK->vga_driver/h_count_562__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  25      
pixel_col[7]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_9/C0->vga_driver/h_count_562_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[7]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i7/CK",
        "phy_name":"h_count_562__i7/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i8/Q
Path End         : vga_driver/h_count_562__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i8/CK",
        "phy_name":"h_count_562__i8/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i8/Q",
        "phy_name":"h_count_562__i8/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i8/D",
        "phy_name":"h_count_562__i8/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i8/CK",
            "phy_name":"h_count_562__i8/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i8/Q",
            "phy_name":"h_count_562__i8/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[8]",
            "phy_name":"pixel_col[8]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_9/C1",
            "phy_name":"h_count_562_add_4_9/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_9/S1",
            "phy_name":"h_count_562_add_4_9/S1"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[8]",
            "phy_name":"vga_driver/n45[8]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i8/CK->vga_driver/h_count_562__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  19      
pixel_col[8]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_9/C1->vga_driver/h_count_562_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[8]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i8/CK",
        "phy_name":"h_count_562__i8/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i9/Q
Path End         : vga_driver/h_count_562__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i9/CK",
        "phy_name":"h_count_562__i9/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i9/Q",
        "phy_name":"h_count_562__i9/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i9/D",
        "phy_name":"h_count_562__i9/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562__i9/CK",
            "phy_name":"h_count_562__i9/CK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562__i9/Q",
            "phy_name":"h_count_562__i9/Q"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[9]",
            "phy_name":"pixel_col[9]"
        },
        "arrive":5.971,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_562_add_4_11/C0",
            "phy_name":"h_count_562_add_4_11/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_562_add_4_11/S0",
            "phy_name":"h_count_562_add_4_11/S0"
        },
        "arrive":6.421,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[9]",
            "phy_name":"vga_driver/n45[9]"
        },
        "arrive":8.496,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_562__i9/CK->vga_driver/h_count_562__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  19      
pixel_col[9]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_562_add_4_11/C0->vga_driver/h_count_562_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[9]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"u_PLL_B/OUTGLOBAL"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_562__i9/CK",
        "phy_name":"h_count_562__i9/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
49 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i0/Q
Path End         : buzzer_clock_561__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i0/CK",
        "phy_name":"buzzer_clock_561__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i0/Q",
        "phy_name":"buzzer_clock_561__i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i0/D",
        "phy_name":"buzzer_clock_561__i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i0/CK",
            "phy_name":"buzzer_clock_561__i0/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i0/Q",
            "phy_name":"buzzer_clock_561__i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[0]",
            "phy_name":"buzzer_clock[0]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561_add_4_1/C1",
            "phy_name":"buzzer_clock_561_add_4_1/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561_add_4_1/S1",
            "phy_name":"buzzer_clock_561_add_4_1/S1"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n55_adj_1338",
            "phy_name":"n55_adj_1338"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_561__i0/CK->buzzer_clock_561__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[0]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_561_add_4_1/C1->buzzer_clock_561_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n55_adj_1338                                              NET DELAY       2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i0/CK",
        "phy_name":"buzzer_clock_561__i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i1/Q
Path End         : buzzer_clock_561__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i1/CK",
        "phy_name":"buzzer_clock_561__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i1/Q",
        "phy_name":"buzzer_clock_561__i1/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i1/D",
        "phy_name":"buzzer_clock_561__i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i1/CK",
            "phy_name":"buzzer_clock_561__i1/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i1/Q",
            "phy_name":"buzzer_clock_561__i1/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[1]",
            "phy_name":"buzzer_clock[1]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561_add_4_3/C0",
            "phy_name":"buzzer_clock_561_add_4_3/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561_add_4_3/S0",
            "phy_name":"buzzer_clock_561_add_4_3/S0"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n54",
            "phy_name":"n54"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_561__i1/CK->buzzer_clock_561__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[1]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_561_add_4_3/C0->buzzer_clock_561_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n54                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i1/CK",
        "phy_name":"buzzer_clock_561__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i2/Q
Path End         : buzzer_clock_561__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i2/CK",
        "phy_name":"buzzer_clock_561__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i2/Q",
        "phy_name":"buzzer_clock_561__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i2/D",
        "phy_name":"buzzer_clock_561__i2/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i2/CK",
            "phy_name":"buzzer_clock_561__i2/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i2/Q",
            "phy_name":"buzzer_clock_561__i2/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[2]",
            "phy_name":"buzzer_clock[2]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561_add_4_3/C1",
            "phy_name":"buzzer_clock_561_add_4_3/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561_add_4_3/S1",
            "phy_name":"buzzer_clock_561_add_4_3/S1"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n53",
            "phy_name":"n53"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_561__i2/CK->buzzer_clock_561__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[2]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_561_add_4_3/C1->buzzer_clock_561_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n53                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i2/CK",
        "phy_name":"buzzer_clock_561__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i3/Q
Path End         : buzzer_clock_561__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i3/CK",
        "phy_name":"buzzer_clock_561__i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i3/Q",
        "phy_name":"buzzer_clock_561__i3/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i3/D",
        "phy_name":"buzzer_clock_561__i3/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i3/CK",
            "phy_name":"buzzer_clock_561__i3/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i3/Q",
            "phy_name":"buzzer_clock_561__i3/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[3]",
            "phy_name":"buzzer_clock[3]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561_add_4_5/C0",
            "phy_name":"buzzer_clock_561_add_4_5/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561_add_4_5/S0",
            "phy_name":"buzzer_clock_561_add_4_5/S0"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n52",
            "phy_name":"n52"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_561__i3/CK->buzzer_clock_561__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[3]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_561_add_4_5/C0->buzzer_clock_561_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n52                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i3/CK",
        "phy_name":"buzzer_clock_561__i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i4/Q
Path End         : buzzer_clock_561__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i4/CK",
        "phy_name":"buzzer_clock_561__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i4/Q",
        "phy_name":"buzzer_clock_561__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i4/D",
        "phy_name":"buzzer_clock_561__i4/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i4/CK",
            "phy_name":"buzzer_clock_561__i4/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i4/Q",
            "phy_name":"buzzer_clock_561__i4/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[4]",
            "phy_name":"buzzer_clock[4]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561_add_4_5/C1",
            "phy_name":"buzzer_clock_561_add_4_5/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561_add_4_5/S1",
            "phy_name":"buzzer_clock_561_add_4_5/S1"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n51",
            "phy_name":"n51"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_561__i4/CK->buzzer_clock_561__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[4]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_561_add_4_5/C1->buzzer_clock_561_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n51                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i4/CK",
        "phy_name":"buzzer_clock_561__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i8/Q
Path End         : buzzer_i0/DO0
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i8/CK",
        "phy_name":"buzzer_clock_561__i8/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i8/Q",
        "phy_name":"buzzer_clock_561__i8/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_i0/DO0",
        "phy_name":"buzzer_i0/DO0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i8/CK",
            "phy_name":"buzzer_clock_561__i8/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i8/Q",
            "phy_name":"buzzer_clock_561__i8/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[8]",
            "phy_name":"buzzer_clock[8]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i9_4_lut/D",
            "phy_name":"i9_4_lut/D"
        },
        "pin1":
        {
            "log_name":"i9_4_lut/Z",
            "phy_name":"i9_4_lut/Z"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock_9__N_100",
            "phy_name":"buzzer_clock_9__N_100"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
buzzer_clock_561__i8/CK->buzzer_clock_561__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
buzzer_clock[8]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/D->i9_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.450         4.196  3       
buzzer_clock_9__N_100                                     NET DELAY      2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_i0/OUTCLK",
        "phy_name":"buzzer_i0/OUTCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i5/Q
Path End         : buzzer_clock_561__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i5/CK",
        "phy_name":"buzzer_clock_561__i5/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i5/Q",
        "phy_name":"buzzer_clock_561__i5/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i5/D",
        "phy_name":"buzzer_clock_561__i5/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i5/CK",
            "phy_name":"buzzer_clock_561__i5/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i5/Q",
            "phy_name":"buzzer_clock_561__i5/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[5]",
            "phy_name":"buzzer_clock[5]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561_add_4_7/C0",
            "phy_name":"buzzer_clock_561_add_4_7/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561_add_4_7/S0",
            "phy_name":"buzzer_clock_561_add_4_7/S0"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n50",
            "phy_name":"n50"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_561__i5/CK->buzzer_clock_561__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[5]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_561_add_4_7/C0->buzzer_clock_561_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n50                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i5/CK",
        "phy_name":"buzzer_clock_561__i5/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i6/Q
Path End         : buzzer_clock_561__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i6/CK",
        "phy_name":"buzzer_clock_561__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i6/Q",
        "phy_name":"buzzer_clock_561__i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i6/D",
        "phy_name":"buzzer_clock_561__i6/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i6/CK",
            "phy_name":"buzzer_clock_561__i6/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i6/Q",
            "phy_name":"buzzer_clock_561__i6/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[6]",
            "phy_name":"buzzer_clock[6]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561_add_4_7/C1",
            "phy_name":"buzzer_clock_561_add_4_7/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561_add_4_7/S1",
            "phy_name":"buzzer_clock_561_add_4_7/S1"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n49",
            "phy_name":"n49"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_561__i6/CK->buzzer_clock_561__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[6]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_561_add_4_7/C1->buzzer_clock_561_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n49                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i6/CK",
        "phy_name":"buzzer_clock_561__i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i7/Q
Path End         : buzzer_clock_561__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i7/CK",
        "phy_name":"buzzer_clock_561__i7/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i7/Q",
        "phy_name":"buzzer_clock_561__i7/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i7/D",
        "phy_name":"buzzer_clock_561__i7/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i7/CK",
            "phy_name":"buzzer_clock_561__i7/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i7/Q",
            "phy_name":"buzzer_clock_561__i7/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[7]",
            "phy_name":"buzzer_clock[7]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561_add_4_9/C0",
            "phy_name":"buzzer_clock_561_add_4_9/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561_add_4_9/S0",
            "phy_name":"buzzer_clock_561_add_4_9/S0"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n48",
            "phy_name":"n48"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_561__i7/CK->buzzer_clock_561__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[7]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_561_add_4_9/C0->buzzer_clock_561_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n48                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i7/CK",
        "phy_name":"buzzer_clock_561__i7/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i8/Q
Path End         : buzzer_clock_561__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i8/CK",
        "phy_name":"buzzer_clock_561__i8/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i8/Q",
        "phy_name":"buzzer_clock_561__i8/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i8/D",
        "phy_name":"buzzer_clock_561__i8/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561__i8/CK",
            "phy_name":"buzzer_clock_561__i8/CK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561__i8/Q",
            "phy_name":"buzzer_clock_561__i8/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[8]",
            "phy_name":"buzzer_clock[8]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_561_add_4_9/C1",
            "phy_name":"buzzer_clock_561_add_4_9/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_561_add_4_9/S1",
            "phy_name":"buzzer_clock_561_add_4_9/S1"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n47_2",
            "phy_name":"n47_2"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
buzzer_clock_561__i8/CK->buzzer_clock_561__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
buzzer_clock[8]                                           NET DELAY       0.280         3.746  1       
buzzer_clock_561_add_4_9/C1->buzzer_clock_561_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n47_2                                                     NET DELAY       2.075         6.271  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_561__i8/CK",
        "phy_name":"buzzer_clock_561__i8/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  27      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 0;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

