|SoCKit_DCC
OSC_50_B3B => OSC_50_B3B.IN1
OSC_50_B4A => ~NO_FANOUT~
OSC_50_B5B => ~NO_FANOUT~
OSC_50_B8A => ~NO_FANOUT~
LED[0] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.LED
LED[1] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.LED
LED[2] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.LED
LED[3] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.LED
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
AD_SCLK <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.AD_SCLK
AD_SDIO <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.AD_SDIO
ADA_D[0] => ADA_D[0].IN1
ADA_D[1] => ADA_D[1].IN1
ADA_D[2] => ADA_D[2].IN1
ADA_D[3] => ADA_D[3].IN1
ADA_D[4] => ADA_D[4].IN1
ADA_D[5] => ADA_D[5].IN1
ADA_D[6] => ADA_D[6].IN1
ADA_D[7] => ADA_D[7].IN1
ADA_D[8] => ADA_D[8].IN1
ADA_D[9] => ADA_D[9].IN1
ADA_D[10] => ADA_D[10].IN1
ADA_D[11] => ADA_D[11].IN1
ADA_D[12] => ADA_D[12].IN1
ADA_D[13] => ADA_D[13].IN1
ADA_DCO => ADA_DCO.IN1
ADA_OE <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.ADA_OE
ADA_OR => ADA_OR.IN1
ADA_SPI_CS <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.ADA_SPI_CS
ADB_D[0] => ADB_D[0].IN1
ADB_D[1] => ADB_D[1].IN1
ADB_D[2] => ADB_D[2].IN1
ADB_D[3] => ADB_D[3].IN1
ADB_D[4] => ADB_D[4].IN1
ADB_D[5] => ADB_D[5].IN1
ADB_D[6] => ADB_D[6].IN1
ADB_D[7] => ADB_D[7].IN1
ADB_D[8] => ADB_D[8].IN1
ADB_D[9] => ADB_D[9].IN1
ADB_D[10] => ADB_D[10].IN1
ADB_D[11] => ADB_D[11].IN1
ADB_D[12] => ADB_D[12].IN1
ADB_D[13] => ADB_D[13].IN1
ADB_DCO => ADB_DCO.IN1
ADB_OE <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.ADB_OE
ADB_OR => ADB_OR.IN1
ADB_SPI_CS <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.ADB_SPI_CS
AIC_BCLK <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.AIC_BCLK
AIC_DIN <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.AIC_DIN
AIC_DOUT => AIC_DOUT.IN1
AIC_LRCIN <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.AIC_LRCIN
AIC_LRCOUT <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.AIC_LRCOUT
AIC_SPI_CS <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.AIC_SPI_CS
AIC_XCLK <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.AIC_XCLK
CLKIN1 => CLKIN1.IN1
CLKOUT0 <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.CLKOUT0
DA[0] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[1] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[2] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[3] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[4] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[5] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[6] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[7] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[8] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[9] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[10] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[11] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[12] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DA[13] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DA
DB[0] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[1] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[2] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[3] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[4] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[5] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[6] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[7] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[8] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[9] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[10] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[11] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[12] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
DB[13] <= SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.DB
FPGA_CLK_A_N <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.FPGA_CLK_A_N
FPGA_CLK_A_P <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.FPGA_CLK_A_P
FPGA_CLK_B_N <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.FPGA_CLK_B_N
FPGA_CLK_B_P <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.FPGA_CLK_B_P
J1_152 <> SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins.J1_152
XT_IN_N => XT_IN_N.IN1
XT_IN_P => XT_IN_P.IN1
SCL <= <GND>
SDA <> <UNC>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins
CLK => CLK.IN1
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => reset_n.IN1
SW[0] => AD_SCLK.DATAIN
SW[0] => LED[0].DATAIN
SW[1] => AD_SDIO.DATAIN
SW[1] => LED[1].DATAIN
SW[2] => ~NO_FANOUT~
SW[3] => LED.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
SW[3] => fir_in_data.OUTPUTSELECT
LED[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= count[24].DB_MAX_OUTPUT_PORT_TYPE
AD_SCLK <> AD_SCLK
AD_SDIO <> AD_SDIO
ADA_D[0] => per_a2da_d[0].DATAIN
ADA_D[1] => per_a2da_d[1].DATAIN
ADA_D[2] => per_a2da_d[2].DATAIN
ADA_D[3] => per_a2da_d[3].DATAIN
ADA_D[4] => per_a2da_d[4].DATAIN
ADA_D[5] => per_a2da_d[5].DATAIN
ADA_D[6] => per_a2da_d[6].DATAIN
ADA_D[7] => per_a2da_d[7].DATAIN
ADA_D[8] => per_a2da_d[8].DATAIN
ADA_D[9] => per_a2da_d[9].DATAIN
ADA_D[10] => per_a2da_d[10].DATAIN
ADA_D[11] => per_a2da_d[11].DATAIN
ADA_D[12] => per_a2da_d[12].DATAIN
ADA_D[13] => per_a2da_d[13].DATAIN
ADA_DCO => per_a2da_d[0].CLK
ADA_DCO => per_a2da_d[1].CLK
ADA_DCO => per_a2da_d[2].CLK
ADA_DCO => per_a2da_d[3].CLK
ADA_DCO => per_a2da_d[4].CLK
ADA_DCO => per_a2da_d[5].CLK
ADA_DCO => per_a2da_d[6].CLK
ADA_DCO => per_a2da_d[7].CLK
ADA_DCO => per_a2da_d[8].CLK
ADA_DCO => per_a2da_d[9].CLK
ADA_DCO => per_a2da_d[10].CLK
ADA_DCO => per_a2da_d[11].CLK
ADA_DCO => per_a2da_d[12].CLK
ADA_DCO => per_a2da_d[13].CLK
ADA_OE <= <GND>
ADA_OR => LED.DATAB
ADA_SPI_CS <= <VCC>
ADB_D[0] => per_a2db_d[0].DATAIN
ADB_D[1] => per_a2db_d[1].DATAIN
ADB_D[2] => per_a2db_d[2].DATAIN
ADB_D[3] => per_a2db_d[3].DATAIN
ADB_D[4] => per_a2db_d[4].DATAIN
ADB_D[5] => per_a2db_d[5].DATAIN
ADB_D[6] => per_a2db_d[6].DATAIN
ADB_D[7] => per_a2db_d[7].DATAIN
ADB_D[8] => per_a2db_d[8].DATAIN
ADB_D[9] => per_a2db_d[9].DATAIN
ADB_D[10] => per_a2db_d[10].DATAIN
ADB_D[11] => per_a2db_d[11].DATAIN
ADB_D[12] => per_a2db_d[12].DATAIN
ADB_D[13] => per_a2db_d[13].DATAIN
ADB_DCO => per_a2db_d[0].CLK
ADB_DCO => per_a2db_d[1].CLK
ADB_DCO => per_a2db_d[2].CLK
ADB_DCO => per_a2db_d[3].CLK
ADB_DCO => per_a2db_d[4].CLK
ADB_DCO => per_a2db_d[5].CLK
ADB_DCO => per_a2db_d[6].CLK
ADB_DCO => per_a2db_d[7].CLK
ADB_DCO => per_a2db_d[8].CLK
ADB_DCO => per_a2db_d[9].CLK
ADB_DCO => per_a2db_d[10].CLK
ADB_DCO => per_a2db_d[11].CLK
ADB_DCO => per_a2db_d[12].CLK
ADB_DCO => per_a2db_d[13].CLK
ADB_OE <= <GND>
ADB_OR => LED.DATAA
ADB_SPI_CS <= <VCC>
AIC_BCLK <> <UNC>
AIC_DIN <= <GND>
AIC_DOUT => ~NO_FANOUT~
AIC_LRCIN <> <UNC>
AIC_LRCOUT <> <UNC>
AIC_SPI_CS <= <GND>
AIC_XCLK <= <GND>
CLKIN1 => ~NO_FANOUT~
CLKOUT0 <= <GND>
DA[0] <= o_sine_p[0].DB_MAX_OUTPUT_PORT_TYPE
DA[1] <= o_sine_p[1].DB_MAX_OUTPUT_PORT_TYPE
DA[2] <= o_sine_p[2].DB_MAX_OUTPUT_PORT_TYPE
DA[3] <= o_sine_p[3].DB_MAX_OUTPUT_PORT_TYPE
DA[4] <= o_sine_p[4].DB_MAX_OUTPUT_PORT_TYPE
DA[5] <= o_sine_p[5].DB_MAX_OUTPUT_PORT_TYPE
DA[6] <= o_sine_p[6].DB_MAX_OUTPUT_PORT_TYPE
DA[7] <= o_sine_p[7].DB_MAX_OUTPUT_PORT_TYPE
DA[8] <= o_sine_p[8].DB_MAX_OUTPUT_PORT_TYPE
DA[9] <= o_sine_p[9].DB_MAX_OUTPUT_PORT_TYPE
DA[10] <= o_sine_p[10].DB_MAX_OUTPUT_PORT_TYPE
DA[11] <= o_sine_p[11].DB_MAX_OUTPUT_PORT_TYPE
DA[12] <= o_sine_p[12].DB_MAX_OUTPUT_PORT_TYPE
DA[13] <= o_sine_p[13].DB_MAX_OUTPUT_PORT_TYPE
DB[0] <= o_sine_n[0].DB_MAX_OUTPUT_PORT_TYPE
DB[1] <= o_sine_n[1].DB_MAX_OUTPUT_PORT_TYPE
DB[2] <= o_sine_n[2].DB_MAX_OUTPUT_PORT_TYPE
DB[3] <= o_sine_n[3].DB_MAX_OUTPUT_PORT_TYPE
DB[4] <= o_sine_n[4].DB_MAX_OUTPUT_PORT_TYPE
DB[5] <= o_sine_n[5].DB_MAX_OUTPUT_PORT_TYPE
DB[6] <= o_sine_n[6].DB_MAX_OUTPUT_PORT_TYPE
DB[7] <= o_sine_n[7].DB_MAX_OUTPUT_PORT_TYPE
DB[8] <= o_sine_n[8].DB_MAX_OUTPUT_PORT_TYPE
DB[9] <= o_sine_n[9].DB_MAX_OUTPUT_PORT_TYPE
DB[10] <= o_sine_n[10].DB_MAX_OUTPUT_PORT_TYPE
DB[11] <= o_sine_n[11].DB_MAX_OUTPUT_PORT_TYPE
DB[12] <= o_sine_n[12].DB_MAX_OUTPUT_PORT_TYPE
DB[13] <= o_sine_n[13].DB_MAX_OUTPUT_PORT_TYPE
FPGA_CLK_A_N <> FPGA_CLK_A_N
FPGA_CLK_A_P <> FPGA_CLK_A_P
FPGA_CLK_B_N <> FPGA_CLK_B_N
FPGA_CLK_B_P <> FPGA_CLK_B_P
J1_152 <> <UNC>
XT_IN_N => ~NO_FANOUT~
XT_IN_P => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component
inclk[0] => lpm_pll_altpll:auto_generated.inclk[0]
inclk[1] => lpm_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => lpm_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
clk[6] <= clk[6].DB_MAX_OUTPUT_PORT_TYPE
clk[7] <= clk[7].DB_MAX_OUTPUT_PORT_TYPE
clk[8] <= clk[8].DB_MAX_OUTPUT_PORT_TYPE
clk[9] <= clk[9].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= lpm_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated
areset => generic_pll1.I_RST
areset => generic_pll2.I_RST
areset => generic_pll3.I_RST
areset => generic_pll4.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= generic_pll3.O_OUTCLK
clk[3] <= generic_pll4.O_OUTCLK
clk[4] <= <GND>
clk[5] <= <GND>
clk[6] <= <GND>
clk[7] <= <GND>
clk[8] <= <GND>
clk[9] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[0] => generic_pll3.I_REFCLK
inclk[0] => generic_pll4.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
clk => clk.IN1
reset_n => reset_n.IN1
clken => clken.IN1
fsin_o[0] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[1] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[2] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[3] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[4] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[5] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[6] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[7] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[8] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[9] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[10] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[11] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fsin_o[12] <= lpm_nco_st:lpm_nco_st_inst.fsin_o
fcos_o[0] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[1] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[2] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[3] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[4] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[5] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[6] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[7] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[8] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[9] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[10] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[11] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
fcos_o[12] <= lpm_nco_st:lpm_nco_st_inst.fcos_o
out_valid <= lpm_nco_st:lpm_nco_st_inst.out_valid


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst
clk => clk.IN12
reset_n => reset.IN7
clken => clken.IN12
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= asj_nco_mob_w:blk0.data_out
fsin_o[1] <= asj_nco_mob_w:blk0.data_out
fsin_o[2] <= asj_nco_mob_w:blk0.data_out
fsin_o[3] <= asj_nco_mob_w:blk0.data_out
fsin_o[4] <= asj_nco_mob_w:blk0.data_out
fsin_o[5] <= asj_nco_mob_w:blk0.data_out
fsin_o[6] <= asj_nco_mob_w:blk0.data_out
fsin_o[7] <= asj_nco_mob_w:blk0.data_out
fsin_o[8] <= asj_nco_mob_w:blk0.data_out
fsin_o[9] <= asj_nco_mob_w:blk0.data_out
fsin_o[10] <= asj_nco_mob_w:blk0.data_out
fsin_o[11] <= asj_nco_mob_w:blk0.data_out
fsin_o[12] <= asj_nco_mob_w:blk0.data_out
fcos_o[0] <= asj_nco_mob_w:blk1.data_out
fcos_o[1] <= asj_nco_mob_w:blk1.data_out
fcos_o[2] <= asj_nco_mob_w:blk1.data_out
fcos_o[3] <= asj_nco_mob_w:blk1.data_out
fcos_o[4] <= asj_nco_mob_w:blk1.data_out
fcos_o[5] <= asj_nco_mob_w:blk1.data_out
fcos_o[6] <= asj_nco_mob_w:blk1.data_out
fcos_o[7] <= asj_nco_mob_w:blk1.data_out
fcos_o[8] <= asj_nco_mob_w:blk1.data_out
fcos_o[9] <= asj_nco_mob_w:blk1.data_out
fcos_o[10] <= asj_nco_mob_w:blk1.data_out
fcos_o[11] <= asj_nco_mob_w:blk1.data_out
fcos_o[12] <= asj_nco_mob_w:blk1.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
dataa[9] => add_sub_hth:auto_generated.dataa[9]
dataa[10] => add_sub_hth:auto_generated.dataa[10]
dataa[11] => add_sub_hth:auto_generated.dataa[11]
dataa[12] => add_sub_hth:auto_generated.dataa[12]
dataa[13] => add_sub_hth:auto_generated.dataa[13]
dataa[14] => add_sub_hth:auto_generated.dataa[14]
dataa[15] => add_sub_hth:auto_generated.dataa[15]
dataa[16] => add_sub_hth:auto_generated.dataa[16]
dataa[17] => add_sub_hth:auto_generated.dataa[17]
dataa[18] => add_sub_hth:auto_generated.dataa[18]
dataa[19] => add_sub_hth:auto_generated.dataa[19]
dataa[20] => add_sub_hth:auto_generated.dataa[20]
dataa[21] => add_sub_hth:auto_generated.dataa[21]
dataa[22] => add_sub_hth:auto_generated.dataa[22]
dataa[23] => add_sub_hth:auto_generated.dataa[23]
dataa[24] => add_sub_hth:auto_generated.dataa[24]
dataa[25] => add_sub_hth:auto_generated.dataa[25]
dataa[26] => add_sub_hth:auto_generated.dataa[26]
dataa[27] => add_sub_hth:auto_generated.dataa[27]
dataa[28] => add_sub_hth:auto_generated.dataa[28]
dataa[29] => add_sub_hth:auto_generated.dataa[29]
dataa[30] => add_sub_hth:auto_generated.dataa[30]
dataa[31] => add_sub_hth:auto_generated.dataa[31]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
datab[9] => add_sub_hth:auto_generated.datab[9]
datab[10] => add_sub_hth:auto_generated.datab[10]
datab[11] => add_sub_hth:auto_generated.datab[11]
datab[12] => add_sub_hth:auto_generated.datab[12]
datab[13] => add_sub_hth:auto_generated.datab[13]
datab[14] => add_sub_hth:auto_generated.datab[14]
datab[15] => add_sub_hth:auto_generated.datab[15]
datab[16] => add_sub_hth:auto_generated.datab[16]
datab[17] => add_sub_hth:auto_generated.datab[17]
datab[18] => add_sub_hth:auto_generated.datab[18]
datab[19] => add_sub_hth:auto_generated.datab[19]
datab[20] => add_sub_hth:auto_generated.datab[20]
datab[21] => add_sub_hth:auto_generated.datab[21]
datab[22] => add_sub_hth:auto_generated.datab[22]
datab[23] => add_sub_hth:auto_generated.datab[23]
datab[24] => add_sub_hth:auto_generated.datab[24]
datab[25] => add_sub_hth:auto_generated.datab[25]
datab[26] => add_sub_hth:auto_generated.datab[26]
datab[27] => add_sub_hth:auto_generated.datab[27]
datab[28] => add_sub_hth:auto_generated.datab[28]
datab[29] => add_sub_hth:auto_generated.datab[29]
datab[30] => add_sub_hth:auto_generated.datab[30]
datab[31] => add_sub_hth:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
result[9] <= add_sub_hth:auto_generated.result[9]
result[10] <= add_sub_hth:auto_generated.result[10]
result[11] <= add_sub_hth:auto_generated.result[11]
result[12] <= add_sub_hth:auto_generated.result[12]
result[13] <= add_sub_hth:auto_generated.result[13]
result[14] <= add_sub_hth:auto_generated.result[14]
result[15] <= add_sub_hth:auto_generated.result[15]
result[16] <= add_sub_hth:auto_generated.result[16]
result[17] <= add_sub_hth:auto_generated.result[17]
result[18] <= add_sub_hth:auto_generated.result[18]
result[19] <= add_sub_hth:auto_generated.result[19]
result[20] <= add_sub_hth:auto_generated.result[20]
result[21] <= add_sub_hth:auto_generated.result[21]
result[22] <= add_sub_hth:auto_generated.result[22]
result[23] <= add_sub_hth:auto_generated.result[23]
result[24] <= add_sub_hth:auto_generated.result[24]
result[25] <= add_sub_hth:auto_generated.result[25]
result[26] <= add_sub_hth:auto_generated.result[26]
result[27] <= add_sub_hth:auto_generated.result[27]
result[28] <= add_sub_hth:auto_generated.result[28]
result[29] <= add_sub_hth:auto_generated.result[29]
result[30] <= add_sub_hth:auto_generated.result[30]
result[31] <= add_sub_hth:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
dxxpdi[17] => phi_dither_in_w[17].IN1
dxxpdi[18] => phi_dither_in_w[18].IN1
dxxpdi[19] => phi_dither_in_w[19].IN1
dxxpdi[20] => phi_dither_in_w[20].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN17
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_cmh:auto_generated.dataa[0]
dataa[1] => add_sub_cmh:auto_generated.dataa[1]
dataa[2] => add_sub_cmh:auto_generated.dataa[2]
dataa[3] => add_sub_cmh:auto_generated.dataa[3]
dataa[4] => add_sub_cmh:auto_generated.dataa[4]
dataa[5] => add_sub_cmh:auto_generated.dataa[5]
dataa[6] => add_sub_cmh:auto_generated.dataa[6]
dataa[7] => add_sub_cmh:auto_generated.dataa[7]
dataa[8] => add_sub_cmh:auto_generated.dataa[8]
dataa[9] => add_sub_cmh:auto_generated.dataa[9]
dataa[10] => add_sub_cmh:auto_generated.dataa[10]
dataa[11] => add_sub_cmh:auto_generated.dataa[11]
dataa[12] => add_sub_cmh:auto_generated.dataa[12]
dataa[13] => add_sub_cmh:auto_generated.dataa[13]
dataa[14] => add_sub_cmh:auto_generated.dataa[14]
dataa[15] => add_sub_cmh:auto_generated.dataa[15]
dataa[16] => add_sub_cmh:auto_generated.dataa[16]
dataa[17] => add_sub_cmh:auto_generated.dataa[17]
dataa[18] => add_sub_cmh:auto_generated.dataa[18]
dataa[19] => add_sub_cmh:auto_generated.dataa[19]
dataa[20] => add_sub_cmh:auto_generated.dataa[20]
datab[0] => add_sub_cmh:auto_generated.datab[0]
datab[1] => add_sub_cmh:auto_generated.datab[1]
datab[2] => add_sub_cmh:auto_generated.datab[2]
datab[3] => add_sub_cmh:auto_generated.datab[3]
datab[4] => add_sub_cmh:auto_generated.datab[4]
datab[5] => add_sub_cmh:auto_generated.datab[5]
datab[6] => add_sub_cmh:auto_generated.datab[6]
datab[7] => add_sub_cmh:auto_generated.datab[7]
datab[8] => add_sub_cmh:auto_generated.datab[8]
datab[9] => add_sub_cmh:auto_generated.datab[9]
datab[10] => add_sub_cmh:auto_generated.datab[10]
datab[11] => add_sub_cmh:auto_generated.datab[11]
datab[12] => add_sub_cmh:auto_generated.datab[12]
datab[13] => add_sub_cmh:auto_generated.datab[13]
datab[14] => add_sub_cmh:auto_generated.datab[14]
datab[15] => add_sub_cmh:auto_generated.datab[15]
datab[16] => add_sub_cmh:auto_generated.datab[16]
datab[17] => add_sub_cmh:auto_generated.datab[17]
datab[18] => add_sub_cmh:auto_generated.datab[18]
datab[19] => add_sub_cmh:auto_generated.datab[19]
datab[20] => add_sub_cmh:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_cmh:auto_generated.clock
aclr => add_sub_cmh:auto_generated.aclr
clken => add_sub_cmh:auto_generated.clken
result[0] <= add_sub_cmh:auto_generated.result[0]
result[1] <= add_sub_cmh:auto_generated.result[1]
result[2] <= add_sub_cmh:auto_generated.result[2]
result[3] <= add_sub_cmh:auto_generated.result[3]
result[4] <= add_sub_cmh:auto_generated.result[4]
result[5] <= add_sub_cmh:auto_generated.result[5]
result[6] <= add_sub_cmh:auto_generated.result[6]
result[7] <= add_sub_cmh:auto_generated.result[7]
result[8] <= add_sub_cmh:auto_generated.result[8]
result[9] <= add_sub_cmh:auto_generated.result[9]
result[10] <= add_sub_cmh:auto_generated.result[10]
result[11] <= add_sub_cmh:auto_generated.result[11]
result[12] <= add_sub_cmh:auto_generated.result[12]
result[13] <= add_sub_cmh:auto_generated.result[13]
result[14] <= add_sub_cmh:auto_generated.result[14]
result[15] <= add_sub_cmh:auto_generated.result[15]
result[16] <= add_sub_cmh:auto_generated.result[16]
result[17] <= add_sub_cmh:auto_generated.result[17]
result[18] <= add_sub_cmh:auto_generated.result[18]
result[19] <= add_sub_cmh:auto_generated.result[19]
result[20] <= add_sub_cmh:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated
aclr => pipeline_dffe[20].IN0
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN40
dataa[1] => op_1.IN38
dataa[2] => op_1.IN36
dataa[3] => op_1.IN34
dataa[4] => op_1.IN32
dataa[5] => op_1.IN30
dataa[6] => op_1.IN28
dataa[7] => op_1.IN26
dataa[8] => op_1.IN24
dataa[9] => op_1.IN22
dataa[10] => op_1.IN20
dataa[11] => op_1.IN18
dataa[12] => op_1.IN16
dataa[13] => op_1.IN14
dataa[14] => op_1.IN12
dataa[15] => op_1.IN10
dataa[16] => op_1.IN8
dataa[17] => op_1.IN6
dataa[18] => op_1.IN4
dataa[19] => op_1.IN2
dataa[20] => op_1.IN0
datab[0] => op_1.IN41
datab[1] => op_1.IN39
datab[2] => op_1.IN37
datab[3] => op_1.IN35
datab[4] => op_1.IN33
datab[5] => op_1.IN31
datab[6] => op_1.IN29
datab[7] => op_1.IN27
datab[8] => op_1.IN25
datab[9] => op_1.IN23
datab[10] => op_1.IN21
datab[11] => op_1.IN19
datab[12] => op_1.IN17
datab[13] => op_1.IN15
datab[14] => op_1.IN13
datab[15] => op_1.IN11
datab[16] => op_1.IN9
datab[17] => op_1.IN7
datab[18] => op_1.IN5
datab[19] => op_1.IN3
datab[20] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[21] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008
clk => rom_add_f[0]~reg0.CLK
clk => rom_add_f[1]~reg0.CLK
clk => rom_add_f[2]~reg0.CLK
clk => rom_add_f[3]~reg0.CLK
clk => rom_add_f[4]~reg0.CLK
clk => rom_add_f[5]~reg0.CLK
clk => rom_add_f[6]~reg0.CLK
clk => rom_add_f[7]~reg0.CLK
clk => rom_add_cc_temp[0].CLK
clk => rom_add_cc_temp[1].CLK
clk => rom_add_cc_temp[2].CLK
clk => rom_add_cc_temp[3].CLK
clk => rom_add_cc_temp[4].CLK
clk => rom_add_cc_temp[5].CLK
clk => rom_add_cc_temp[6].CLK
clk => rom_add_cc_temp[7].CLK
clk => rom_add_cs[0]~reg0.CLK
clk => rom_add_cs[1]~reg0.CLK
clk => rom_add_cs[2]~reg0.CLK
clk => rom_add_cs[3]~reg0.CLK
clk => rom_add_cs[4]~reg0.CLK
clk => rom_add_cs[5]~reg0.CLK
clk => rom_add_cs[6]~reg0.CLK
clk => rom_add_cs[7]~reg0.CLK
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
phi_acc_w[0] => rom_add_f.DATAB
phi_acc_w[1] => rom_add_f.DATAB
phi_acc_w[2] => rom_add_f.DATAB
phi_acc_w[3] => rom_add_f.DATAB
phi_acc_w[4] => rom_add_f.DATAB
phi_acc_w[5] => rom_add_f.DATAB
phi_acc_w[6] => rom_add_f.DATAB
phi_acc_w[7] => rom_add_f.DATAB
phi_acc_w[8] => Add0.IN18
phi_acc_w[8] => rom_add_cs.DATAB
phi_acc_w[9] => Add0.IN17
phi_acc_w[9] => rom_add_cs.DATAB
phi_acc_w[10] => Add0.IN16
phi_acc_w[10] => rom_add_cs.DATAB
phi_acc_w[11] => Add0.IN15
phi_acc_w[11] => rom_add_cs.DATAB
phi_acc_w[12] => Add0.IN14
phi_acc_w[12] => rom_add_cs.DATAB
phi_acc_w[13] => Add0.IN13
phi_acc_w[13] => rom_add_cs.DATAB
phi_acc_w[14] => Add0.IN12
phi_acc_w[14] => rom_add_cs.DATAB
phi_acc_w[15] => Add0.IN11
phi_acc_w[15] => rom_add_cs.DATAB
rom_add_cs[0] <= rom_add_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[1] <= rom_add_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[2] <= rom_add_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[3] <= rom_add_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[4] <= rom_add_cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[5] <= rom_add_cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[6] <= rom_add_cs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[7] <= rom_add_cs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[0] <= rom_add_cc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[1] <= rom_add_cc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[2] <= rom_add_cc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[3] <= rom_add_cc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[4] <= rom_add_cc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[5] <= rom_add_cc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[6] <= rom_add_cc_temp[6].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[7] <= rom_add_cc_temp[7].DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[0] <= rom_add_f[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[1] <= rom_add_f[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[2] <= rom_add_f[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[3] <= rom_add_f[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[4] <= rom_add_f[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[5] <= rom_add_f[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[6] <= rom_add_f[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[7] <= rom_add_f[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_dp_cen:ux0220
raxx_a[0] => raxx_a[0].IN1
raxx_a[1] => raxx_a[1].IN1
raxx_a[2] => raxx_a[2].IN1
raxx_a[3] => raxx_a[3].IN1
raxx_a[4] => raxx_a[4].IN1
raxx_a[5] => raxx_a[5].IN1
raxx_a[6] => raxx_a[6].IN1
raxx_a[7] => raxx_a[7].IN1
raxx_b[0] => raxx_b[0].IN1
raxx_b[1] => raxx_b[1].IN1
raxx_b[2] => raxx_b[2].IN1
raxx_b[3] => raxx_b[3].IN1
raxx_b[4] => raxx_b[4].IN1
raxx_b[5] => raxx_b[5].IN1
raxx_b[6] => raxx_b[6].IN1
raxx_b[7] => raxx_b[7].IN1
clk => clk.IN1
clken => clken.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_msd2:auto_generated.data_a[0]
data_a[1] => altsyncram_msd2:auto_generated.data_a[1]
data_a[2] => altsyncram_msd2:auto_generated.data_a[2]
data_a[3] => altsyncram_msd2:auto_generated.data_a[3]
data_a[4] => altsyncram_msd2:auto_generated.data_a[4]
data_a[5] => altsyncram_msd2:auto_generated.data_a[5]
data_a[6] => altsyncram_msd2:auto_generated.data_a[6]
data_a[7] => altsyncram_msd2:auto_generated.data_a[7]
data_a[8] => altsyncram_msd2:auto_generated.data_a[8]
data_a[9] => altsyncram_msd2:auto_generated.data_a[9]
data_a[10] => altsyncram_msd2:auto_generated.data_a[10]
data_a[11] => altsyncram_msd2:auto_generated.data_a[11]
data_a[12] => altsyncram_msd2:auto_generated.data_a[12]
data_b[0] => altsyncram_msd2:auto_generated.data_b[0]
data_b[1] => altsyncram_msd2:auto_generated.data_b[1]
data_b[2] => altsyncram_msd2:auto_generated.data_b[2]
data_b[3] => altsyncram_msd2:auto_generated.data_b[3]
data_b[4] => altsyncram_msd2:auto_generated.data_b[4]
data_b[5] => altsyncram_msd2:auto_generated.data_b[5]
data_b[6] => altsyncram_msd2:auto_generated.data_b[6]
data_b[7] => altsyncram_msd2:auto_generated.data_b[7]
data_b[8] => altsyncram_msd2:auto_generated.data_b[8]
data_b[9] => altsyncram_msd2:auto_generated.data_b[9]
data_b[10] => altsyncram_msd2:auto_generated.data_b[10]
data_b[11] => altsyncram_msd2:auto_generated.data_b[11]
data_b[12] => altsyncram_msd2:auto_generated.data_b[12]
address_a[0] => altsyncram_msd2:auto_generated.address_a[0]
address_a[1] => altsyncram_msd2:auto_generated.address_a[1]
address_a[2] => altsyncram_msd2:auto_generated.address_a[2]
address_a[3] => altsyncram_msd2:auto_generated.address_a[3]
address_a[4] => altsyncram_msd2:auto_generated.address_a[4]
address_a[5] => altsyncram_msd2:auto_generated.address_a[5]
address_a[6] => altsyncram_msd2:auto_generated.address_a[6]
address_a[7] => altsyncram_msd2:auto_generated.address_a[7]
address_b[0] => altsyncram_msd2:auto_generated.address_b[0]
address_b[1] => altsyncram_msd2:auto_generated.address_b[1]
address_b[2] => altsyncram_msd2:auto_generated.address_b[2]
address_b[3] => altsyncram_msd2:auto_generated.address_b[3]
address_b[4] => altsyncram_msd2:auto_generated.address_b[4]
address_b[5] => altsyncram_msd2:auto_generated.address_b[5]
address_b[6] => altsyncram_msd2:auto_generated.address_b[6]
address_b[7] => altsyncram_msd2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_msd2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_msd2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_msd2:auto_generated.q_a[0]
q_a[1] <= altsyncram_msd2:auto_generated.q_a[1]
q_a[2] <= altsyncram_msd2:auto_generated.q_a[2]
q_a[3] <= altsyncram_msd2:auto_generated.q_a[3]
q_a[4] <= altsyncram_msd2:auto_generated.q_a[4]
q_a[5] <= altsyncram_msd2:auto_generated.q_a[5]
q_a[6] <= altsyncram_msd2:auto_generated.q_a[6]
q_a[7] <= altsyncram_msd2:auto_generated.q_a[7]
q_a[8] <= altsyncram_msd2:auto_generated.q_a[8]
q_a[9] <= altsyncram_msd2:auto_generated.q_a[9]
q_a[10] <= altsyncram_msd2:auto_generated.q_a[10]
q_a[11] <= altsyncram_msd2:auto_generated.q_a[11]
q_a[12] <= altsyncram_msd2:auto_generated.q_a[12]
q_b[0] <= altsyncram_msd2:auto_generated.q_b[0]
q_b[1] <= altsyncram_msd2:auto_generated.q_b[1]
q_b[2] <= altsyncram_msd2:auto_generated.q_b[2]
q_b[3] <= altsyncram_msd2:auto_generated.q_b[3]
q_b[4] <= altsyncram_msd2:auto_generated.q_b[4]
q_b[5] <= altsyncram_msd2:auto_generated.q_b[5]
q_b[6] <= altsyncram_msd2:auto_generated.q_b[6]
q_b[7] <= altsyncram_msd2:auto_generated.q_b[7]
q_b[8] <= altsyncram_msd2:auto_generated.q_b[8]
q_b[9] <= altsyncram_msd2:auto_generated.q_b[9]
q_b[10] <= altsyncram_msd2:auto_generated.q_b[10]
q_b[11] <= altsyncram_msd2:auto_generated.q_b[11]
q_b[12] <= altsyncram_msd2:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_msd2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0122
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ekf1:auto_generated.address_a[0]
address_a[1] => altsyncram_ekf1:auto_generated.address_a[1]
address_a[2] => altsyncram_ekf1:auto_generated.address_a[2]
address_a[3] => altsyncram_ekf1:auto_generated.address_a[3]
address_a[4] => altsyncram_ekf1:auto_generated.address_a[4]
address_a[5] => altsyncram_ekf1:auto_generated.address_a[5]
address_a[6] => altsyncram_ekf1:auto_generated.address_a[6]
address_a[7] => altsyncram_ekf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ekf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ekf1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ekf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ekf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ekf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ekf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ekf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ekf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ekf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ekf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ekf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ekf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ekf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ekf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ekf1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_ekf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0123
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9kf1:auto_generated.address_a[0]
address_a[1] => altsyncram_9kf1:auto_generated.address_a[1]
address_a[2] => altsyncram_9kf1:auto_generated.address_a[2]
address_a[3] => altsyncram_9kf1:auto_generated.address_a[3]
address_a[4] => altsyncram_9kf1:auto_generated.address_a[4]
address_a[5] => altsyncram_9kf1:auto_generated.address_a[5]
address_a[6] => altsyncram_9kf1:auto_generated.address_a[6]
address_a[7] => altsyncram_9kf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9kf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_9kf1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9kf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9kf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9kf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9kf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9kf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9kf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9kf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9kf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_9kf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_9kf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_9kf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_9kf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_9kf1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_9kf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1
clock0 => clock0.IN1
clken => clken.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_0[8] => sub_wire2[8].IN1
dataa_0[9] => sub_wire2[9].IN1
dataa_0[10] => sub_wire2[10].IN1
dataa_0[11] => sub_wire2[11].IN1
dataa_0[12] => sub_wire2[12].IN1
dataa_1[0] => sub_wire2[13].IN1
dataa_1[1] => sub_wire2[14].IN1
dataa_1[2] => sub_wire2[15].IN1
dataa_1[3] => sub_wire2[16].IN1
dataa_1[4] => sub_wire2[17].IN1
dataa_1[5] => sub_wire2[18].IN1
dataa_1[6] => sub_wire2[19].IN1
dataa_1[7] => sub_wire2[20].IN1
dataa_1[8] => sub_wire2[21].IN1
dataa_1[9] => sub_wire2[22].IN1
dataa_1[10] => sub_wire2[23].IN1
dataa_1[11] => sub_wire2[24].IN1
dataa_1[12] => sub_wire2[25].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_0[12] => sub_wire5[12].IN1
datab_1[0] => sub_wire5[13].IN1
datab_1[1] => sub_wire5[14].IN1
datab_1[2] => sub_wire5[15].IN1
datab_1[3] => sub_wire5[16].IN1
datab_1[4] => sub_wire5[17].IN1
datab_1[5] => sub_wire5[18].IN1
datab_1[6] => sub_wire5[19].IN1
datab_1[7] => sub_wire5[20].IN1
datab_1[8] => sub_wire5[21].IN1
datab_1[9] => sub_wire5[22].IN1
datab_1[10] => sub_wire5[23].IN1
datab_1[11] => sub_wire5[24].IN1
datab_1[12] => sub_wire5[25].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_rom2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_rom2:auto_generated.dataa[0]
dataa[1] => mult_add_rom2:auto_generated.dataa[1]
dataa[2] => mult_add_rom2:auto_generated.dataa[2]
dataa[3] => mult_add_rom2:auto_generated.dataa[3]
dataa[4] => mult_add_rom2:auto_generated.dataa[4]
dataa[5] => mult_add_rom2:auto_generated.dataa[5]
dataa[6] => mult_add_rom2:auto_generated.dataa[6]
dataa[7] => mult_add_rom2:auto_generated.dataa[7]
dataa[8] => mult_add_rom2:auto_generated.dataa[8]
dataa[9] => mult_add_rom2:auto_generated.dataa[9]
dataa[10] => mult_add_rom2:auto_generated.dataa[10]
dataa[11] => mult_add_rom2:auto_generated.dataa[11]
dataa[12] => mult_add_rom2:auto_generated.dataa[12]
dataa[13] => mult_add_rom2:auto_generated.dataa[13]
dataa[14] => mult_add_rom2:auto_generated.dataa[14]
dataa[15] => mult_add_rom2:auto_generated.dataa[15]
dataa[16] => mult_add_rom2:auto_generated.dataa[16]
dataa[17] => mult_add_rom2:auto_generated.dataa[17]
dataa[18] => mult_add_rom2:auto_generated.dataa[18]
dataa[19] => mult_add_rom2:auto_generated.dataa[19]
dataa[20] => mult_add_rom2:auto_generated.dataa[20]
dataa[21] => mult_add_rom2:auto_generated.dataa[21]
dataa[22] => mult_add_rom2:auto_generated.dataa[22]
dataa[23] => mult_add_rom2:auto_generated.dataa[23]
dataa[24] => mult_add_rom2:auto_generated.dataa[24]
dataa[25] => mult_add_rom2:auto_generated.dataa[25]
datab[0] => mult_add_rom2:auto_generated.datab[0]
datab[1] => mult_add_rom2:auto_generated.datab[1]
datab[2] => mult_add_rom2:auto_generated.datab[2]
datab[3] => mult_add_rom2:auto_generated.datab[3]
datab[4] => mult_add_rom2:auto_generated.datab[4]
datab[5] => mult_add_rom2:auto_generated.datab[5]
datab[6] => mult_add_rom2:auto_generated.datab[6]
datab[7] => mult_add_rom2:auto_generated.datab[7]
datab[8] => mult_add_rom2:auto_generated.datab[8]
datab[9] => mult_add_rom2:auto_generated.datab[9]
datab[10] => mult_add_rom2:auto_generated.datab[10]
datab[11] => mult_add_rom2:auto_generated.datab[11]
datab[12] => mult_add_rom2:auto_generated.datab[12]
datab[13] => mult_add_rom2:auto_generated.datab[13]
datab[14] => mult_add_rom2:auto_generated.datab[14]
datab[15] => mult_add_rom2:auto_generated.datab[15]
datab[16] => mult_add_rom2:auto_generated.datab[16]
datab[17] => mult_add_rom2:auto_generated.datab[17]
datab[18] => mult_add_rom2:auto_generated.datab[18]
datab[19] => mult_add_rom2:auto_generated.datab[19]
datab[20] => mult_add_rom2:auto_generated.datab[20]
datab[21] => mult_add_rom2:auto_generated.datab[21]
datab[22] => mult_add_rom2:auto_generated.datab[22]
datab[23] => mult_add_rom2:auto_generated.datab[23]
datab[24] => mult_add_rom2:auto_generated.datab[24]
datab[25] => mult_add_rom2:auto_generated.datab[25]
ena0 => mult_add_rom2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_rom2:auto_generated.result[0]
result[1] <= mult_add_rom2:auto_generated.result[1]
result[2] <= mult_add_rom2:auto_generated.result[2]
result[3] <= mult_add_rom2:auto_generated.result[3]
result[4] <= mult_add_rom2:auto_generated.result[4]
result[5] <= mult_add_rom2:auto_generated.result[5]
result[6] <= mult_add_rom2:auto_generated.result[6]
result[7] <= mult_add_rom2:auto_generated.result[7]
result[8] <= mult_add_rom2:auto_generated.result[8]
result[9] <= mult_add_rom2:auto_generated.result[9]
result[10] <= mult_add_rom2:auto_generated.result[10]
result[11] <= mult_add_rom2:auto_generated.result[11]
result[12] <= mult_add_rom2:auto_generated.result[12]
result[13] <= mult_add_rom2:auto_generated.result[13]
result[14] <= mult_add_rom2:auto_generated.result[14]
result[15] <= mult_add_rom2:auto_generated.result[15]
result[16] <= mult_add_rom2:auto_generated.result[16]
result[17] <= mult_add_rom2:auto_generated.result[17]
result[18] <= mult_add_rom2:auto_generated.result[18]
result[19] <= mult_add_rom2:auto_generated.result[19]
result[20] <= mult_add_rom2:auto_generated.result[20]
result[21] <= mult_add_rom2:auto_generated.result[21]
result[22] <= mult_add_rom2:auto_generated.result[22]
result[23] <= mult_add_rom2:auto_generated.result[23]
result[24] <= mult_add_rom2:auto_generated.result[24]
result[25] <= mult_add_rom2:auto_generated.result[25]
result[26] <= mult_add_rom2:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated
clock0 => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.clock0
dataa[0] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[0]
dataa[1] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[1]
dataa[2] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[2]
dataa[3] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[3]
dataa[4] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[4]
dataa[5] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[5]
dataa[6] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[6]
dataa[7] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[7]
dataa[8] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[8]
dataa[9] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[9]
dataa[10] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[10]
dataa[11] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[11]
dataa[12] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[12]
dataa[13] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[13]
dataa[14] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[14]
dataa[15] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[15]
dataa[16] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[16]
dataa[17] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[17]
dataa[18] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[18]
dataa[19] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[19]
dataa[20] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[20]
dataa[21] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[21]
dataa[22] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[22]
dataa[23] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[23]
dataa[24] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[24]
dataa[25] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[25]
datab[0] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[0]
datab[1] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[1]
datab[2] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[2]
datab[3] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[3]
datab[4] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[4]
datab[5] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[5]
datab[6] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[6]
datab[7] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[7]
datab[8] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[8]
datab[9] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[9]
datab[10] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[10]
datab[11] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[11]
datab[12] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[12]
datab[13] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[13]
datab[14] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[14]
datab[15] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[15]
datab[16] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[16]
datab[17] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[17]
datab[18] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[18]
datab[19] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[19]
datab[20] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[20]
datab[21] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[21]
datab[22] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[22]
datab[23] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[23]
datab[24] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[24]
datab[25] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[25]
ena0 => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.ena0
result[0] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[0]
result[1] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[1]
result[2] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[2]
result[3] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[3]
result[4] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[4]
result[5] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[5]
result[6] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[6]
result[7] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[7]
result[8] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[8]
result[9] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[9]
result[10] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[10]
result[11] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[11]
result[12] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[12]
result[13] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[13]
result[14] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[14]
result[15] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[15]
result[16] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[16]
result[17] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[17]
result[18] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[18]
result[19] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[19]
result[20] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[20]
result[21] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[21]
result[22] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[22]
result[23] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[23]
result[24] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[24]
result[25] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[25]
result[26] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[26]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
ena0 => ena0.IN1
ena1 => ena1.IN1
ena2 => ena2.IN1
ena3 => ena3.IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl2.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
dataa[24] => dataa_split_input[24].IN1
dataa[25] => dataa_split_input[25].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signa_reg_block
clock[0] => data_out_wire[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signb_reg_block
clock[0] => data_out_wire[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_1[0].IN1
data_in[14] => data_split_1[1].IN1
data_in[15] => data_split_1[2].IN1
data_in[16] => data_split_1[3].IN1
data_in[17] => data_split_1[4].IN1
data_in[18] => data_split_1[5].IN1
data_in[19] => data_split_1[6].IN1
data_in[20] => data_split_1[7].IN1
data_in[21] => data_split_1[8].IN1
data_in[22] => data_split_1[9].IN1
data_in[23] => data_split_1[10].IN1
data_in[24] => data_split_1[11].IN1
data_in[25] => data_split_1[12].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_1[0].IN1
data_in[14] => data_split_1[1].IN1
data_in[15] => data_split_1[2].IN1
data_in[16] => data_split_1[3].IN1
data_in[17] => data_split_1[4].IN1
data_in[18] => data_split_1[5].IN1
data_in[19] => data_split_1[6].IN1
data_in[20] => data_split_1[7].IN1
data_in[21] => data_split_1[8].IN1
data_in[22] => data_split_1[9].IN1
data_in[23] => data_split_1[10].IN1
data_in[24] => data_split_1[11].IN1
data_in[25] => data_split_1[12].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_0[17].IN1
data_in[18] => data_split_0[18].IN1
data_in[19] => data_split_0[19].IN1
data_in[20] => data_split_0[20].IN1
data_in[21] => data_split_0[21].IN1
data_in[22] => data_split_1[0].IN1
data_in[23] => data_split_1[1].IN1
data_in[24] => data_split_1[2].IN1
data_in[25] => data_split_1[3].IN1
data_in[26] => data_split_1[4].IN1
data_in[27] => data_split_1[5].IN1
data_in[28] => data_split_1[6].IN1
data_in[29] => data_split_1[7].IN1
data_in[30] => data_split_1[8].IN1
data_in[31] => data_split_1[9].IN1
data_in[32] => data_split_1[10].IN1
data_in[33] => data_split_1[11].IN1
data_in[34] => data_split_1[12].IN1
data_in[35] => data_split_1[13].IN1
data_in[36] => data_split_1[14].IN1
data_in[37] => data_split_1[15].IN1
data_in[38] => data_split_1[16].IN1
data_in[39] => data_split_1[17].IN1
data_in[40] => data_split_1[18].IN1
data_in[41] => data_split_1[19].IN1
data_in[42] => data_split_1[20].IN1
data_in[43] => data_split_1[21].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[17] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[18] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[19] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[20] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[21] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[17] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[18] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[19] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[20] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[21] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[17] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[18] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[19] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[20] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[21] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[17] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[18] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[19] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[20] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[21] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_0[8] => preadder_input_a0[8].IN1
dataa_in_0[9] => preadder_input_a0[9].IN1
dataa_in_0[10] => preadder_input_a0[10].IN1
dataa_in_0[11] => preadder_input_a0[11].IN1
dataa_in_0[12] => preadder_input_a0[12].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_1[8] => preadder_input_a1[8].IN1
dataa_in_1[9] => preadder_input_a1[9].IN1
dataa_in_1[10] => preadder_input_a1[10].IN1
dataa_in_1[11] => preadder_input_a1[11].IN1
dataa_in_1[12] => preadder_input_a1[12].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_2[8] => preadder_input_a2[8].IN1
dataa_in_2[9] => preadder_input_a2[9].IN1
dataa_in_2[10] => preadder_input_a2[10].IN1
dataa_in_2[11] => preadder_input_a2[11].IN1
dataa_in_2[12] => preadder_input_a2[12].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
dataa_in_3[8] => preadder_input_a3[8].IN1
dataa_in_3[9] => preadder_input_a3[9].IN1
dataa_in_3[10] => preadder_input_a3[10].IN1
dataa_in_3[11] => preadder_input_a3[11].IN1
dataa_in_3[12] => preadder_input_a3[12].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_0[16] => ~NO_FANOUT~
datac_in_0[17] => ~NO_FANOUT~
datac_in_0[18] => ~NO_FANOUT~
datac_in_0[19] => ~NO_FANOUT~
datac_in_0[20] => ~NO_FANOUT~
datac_in_0[21] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_1[16] => ~NO_FANOUT~
datac_in_1[17] => ~NO_FANOUT~
datac_in_1[18] => ~NO_FANOUT~
datac_in_1[19] => ~NO_FANOUT~
datac_in_1[20] => ~NO_FANOUT~
datac_in_1[21] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_2[16] => ~NO_FANOUT~
datac_in_2[17] => ~NO_FANOUT~
datac_in_2[18] => ~NO_FANOUT~
datac_in_2[19] => ~NO_FANOUT~
datac_in_2[20] => ~NO_FANOUT~
datac_in_2[21] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
datac_in_3[16] => ~NO_FANOUT~
datac_in_3[17] => ~NO_FANOUT~
datac_in_3[18] => ~NO_FANOUT~
datac_in_3[19] => ~NO_FANOUT~
datac_in_3[20] => ~NO_FANOUT~
datac_in_3[21] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a0[8] <= preadder_input_a0[8].DB_MAX_OUTPUT_PORT_TYPE
result_a0[9] <= preadder_input_a0[9].DB_MAX_OUTPUT_PORT_TYPE
result_a0[10] <= preadder_input_a0[10].DB_MAX_OUTPUT_PORT_TYPE
result_a0[11] <= preadder_input_a0[11].DB_MAX_OUTPUT_PORT_TYPE
result_a0[12] <= preadder_input_a0[12].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[8] <= preadder_input_a1[8].DB_MAX_OUTPUT_PORT_TYPE
result_a1[9] <= preadder_input_a1[9].DB_MAX_OUTPUT_PORT_TYPE
result_a1[10] <= preadder_input_a1[10].DB_MAX_OUTPUT_PORT_TYPE
result_a1[11] <= preadder_input_a1[11].DB_MAX_OUTPUT_PORT_TYPE
result_a1[12] <= preadder_input_a1[12].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[8] <= preadder_input_a2[8].DB_MAX_OUTPUT_PORT_TYPE
result_a2[9] <= preadder_input_a2[9].DB_MAX_OUTPUT_PORT_TYPE
result_a2[10] <= preadder_input_a2[10].DB_MAX_OUTPUT_PORT_TYPE
result_a2[11] <= preadder_input_a2[11].DB_MAX_OUTPUT_PORT_TYPE
result_a2[12] <= preadder_input_a2[12].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[8] <= preadder_input_a3[8].DB_MAX_OUTPUT_PORT_TYPE
result_a3[9] <= preadder_input_a3[9].DB_MAX_OUTPUT_PORT_TYPE
result_a3[10] <= preadder_input_a3[10].DB_MAX_OUTPUT_PORT_TYPE
result_a3[11] <= preadder_input_a3[11].DB_MAX_OUTPUT_PORT_TYPE
result_a3[12] <= preadder_input_a3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a0[8] => data_in_a0[8].IN1
data_in_a0[9] => data_in_a0[9].IN1
data_in_a0[10] => data_in_a0[10].IN1
data_in_a0[11] => data_in_a0[11].IN1
data_in_a0[12] => data_in_a0[12].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a1[8] => data_in_a1[8].IN1
data_in_a1[9] => data_in_a1[9].IN1
data_in_a1[10] => data_in_a1[10].IN1
data_in_a1[11] => data_in_a1[11].IN1
data_in_a1[12] => data_in_a1[12].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a2[8] => data_in_a2[8].IN1
data_in_a2[9] => data_in_a2[9].IN1
data_in_a2[10] => data_in_a2[10].IN1
data_in_a2[11] => data_in_a2[11].IN1
data_in_a2[12] => data_in_a2[12].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_a3[8] => data_in_a3[8].IN1
data_in_a3[9] => data_in_a3[9].IN1
data_in_a3[10] => data_in_a3[10].IN1
data_in_a3[11] => data_in_a3[11].IN1
data_in_a3[12] => data_in_a3[12].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= adder_result_1[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= adder_result_1[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= adder_result_1[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= adder_result_1[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= adder_result_1[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= adder_result_1[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= adder_result_1[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= adder_result_1[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= adder_result_1[26].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0
clock0 => clock0.IN1
clken => clken.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_0[8] => sub_wire2[8].IN1
dataa_0[9] => sub_wire2[9].IN1
dataa_0[10] => sub_wire2[10].IN1
dataa_0[11] => sub_wire2[11].IN1
dataa_0[12] => sub_wire2[12].IN1
dataa_1[0] => sub_wire2[13].IN1
dataa_1[1] => sub_wire2[14].IN1
dataa_1[2] => sub_wire2[15].IN1
dataa_1[3] => sub_wire2[16].IN1
dataa_1[4] => sub_wire2[17].IN1
dataa_1[5] => sub_wire2[18].IN1
dataa_1[6] => sub_wire2[19].IN1
dataa_1[7] => sub_wire2[20].IN1
dataa_1[8] => sub_wire2[21].IN1
dataa_1[9] => sub_wire2[22].IN1
dataa_1[10] => sub_wire2[23].IN1
dataa_1[11] => sub_wire2[24].IN1
dataa_1[12] => sub_wire2[25].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_0[12] => sub_wire5[12].IN1
datab_1[0] => sub_wire5[13].IN1
datab_1[1] => sub_wire5[14].IN1
datab_1[2] => sub_wire5[15].IN1
datab_1[3] => sub_wire5[16].IN1
datab_1[4] => sub_wire5[17].IN1
datab_1[5] => sub_wire5[18].IN1
datab_1[6] => sub_wire5[19].IN1
datab_1[7] => sub_wire5[20].IN1
datab_1[8] => sub_wire5[21].IN1
datab_1[9] => sub_wire5[22].IN1
datab_1[10] => sub_wire5[23].IN1
datab_1[11] => sub_wire5[24].IN1
datab_1[12] => sub_wire5[25].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_qnm2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_qnm2:auto_generated.dataa[0]
dataa[1] => mult_add_qnm2:auto_generated.dataa[1]
dataa[2] => mult_add_qnm2:auto_generated.dataa[2]
dataa[3] => mult_add_qnm2:auto_generated.dataa[3]
dataa[4] => mult_add_qnm2:auto_generated.dataa[4]
dataa[5] => mult_add_qnm2:auto_generated.dataa[5]
dataa[6] => mult_add_qnm2:auto_generated.dataa[6]
dataa[7] => mult_add_qnm2:auto_generated.dataa[7]
dataa[8] => mult_add_qnm2:auto_generated.dataa[8]
dataa[9] => mult_add_qnm2:auto_generated.dataa[9]
dataa[10] => mult_add_qnm2:auto_generated.dataa[10]
dataa[11] => mult_add_qnm2:auto_generated.dataa[11]
dataa[12] => mult_add_qnm2:auto_generated.dataa[12]
dataa[13] => mult_add_qnm2:auto_generated.dataa[13]
dataa[14] => mult_add_qnm2:auto_generated.dataa[14]
dataa[15] => mult_add_qnm2:auto_generated.dataa[15]
dataa[16] => mult_add_qnm2:auto_generated.dataa[16]
dataa[17] => mult_add_qnm2:auto_generated.dataa[17]
dataa[18] => mult_add_qnm2:auto_generated.dataa[18]
dataa[19] => mult_add_qnm2:auto_generated.dataa[19]
dataa[20] => mult_add_qnm2:auto_generated.dataa[20]
dataa[21] => mult_add_qnm2:auto_generated.dataa[21]
dataa[22] => mult_add_qnm2:auto_generated.dataa[22]
dataa[23] => mult_add_qnm2:auto_generated.dataa[23]
dataa[24] => mult_add_qnm2:auto_generated.dataa[24]
dataa[25] => mult_add_qnm2:auto_generated.dataa[25]
datab[0] => mult_add_qnm2:auto_generated.datab[0]
datab[1] => mult_add_qnm2:auto_generated.datab[1]
datab[2] => mult_add_qnm2:auto_generated.datab[2]
datab[3] => mult_add_qnm2:auto_generated.datab[3]
datab[4] => mult_add_qnm2:auto_generated.datab[4]
datab[5] => mult_add_qnm2:auto_generated.datab[5]
datab[6] => mult_add_qnm2:auto_generated.datab[6]
datab[7] => mult_add_qnm2:auto_generated.datab[7]
datab[8] => mult_add_qnm2:auto_generated.datab[8]
datab[9] => mult_add_qnm2:auto_generated.datab[9]
datab[10] => mult_add_qnm2:auto_generated.datab[10]
datab[11] => mult_add_qnm2:auto_generated.datab[11]
datab[12] => mult_add_qnm2:auto_generated.datab[12]
datab[13] => mult_add_qnm2:auto_generated.datab[13]
datab[14] => mult_add_qnm2:auto_generated.datab[14]
datab[15] => mult_add_qnm2:auto_generated.datab[15]
datab[16] => mult_add_qnm2:auto_generated.datab[16]
datab[17] => mult_add_qnm2:auto_generated.datab[17]
datab[18] => mult_add_qnm2:auto_generated.datab[18]
datab[19] => mult_add_qnm2:auto_generated.datab[19]
datab[20] => mult_add_qnm2:auto_generated.datab[20]
datab[21] => mult_add_qnm2:auto_generated.datab[21]
datab[22] => mult_add_qnm2:auto_generated.datab[22]
datab[23] => mult_add_qnm2:auto_generated.datab[23]
datab[24] => mult_add_qnm2:auto_generated.datab[24]
datab[25] => mult_add_qnm2:auto_generated.datab[25]
ena0 => mult_add_qnm2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_qnm2:auto_generated.result[0]
result[1] <= mult_add_qnm2:auto_generated.result[1]
result[2] <= mult_add_qnm2:auto_generated.result[2]
result[3] <= mult_add_qnm2:auto_generated.result[3]
result[4] <= mult_add_qnm2:auto_generated.result[4]
result[5] <= mult_add_qnm2:auto_generated.result[5]
result[6] <= mult_add_qnm2:auto_generated.result[6]
result[7] <= mult_add_qnm2:auto_generated.result[7]
result[8] <= mult_add_qnm2:auto_generated.result[8]
result[9] <= mult_add_qnm2:auto_generated.result[9]
result[10] <= mult_add_qnm2:auto_generated.result[10]
result[11] <= mult_add_qnm2:auto_generated.result[11]
result[12] <= mult_add_qnm2:auto_generated.result[12]
result[13] <= mult_add_qnm2:auto_generated.result[13]
result[14] <= mult_add_qnm2:auto_generated.result[14]
result[15] <= mult_add_qnm2:auto_generated.result[15]
result[16] <= mult_add_qnm2:auto_generated.result[16]
result[17] <= mult_add_qnm2:auto_generated.result[17]
result[18] <= mult_add_qnm2:auto_generated.result[18]
result[19] <= mult_add_qnm2:auto_generated.result[19]
result[20] <= mult_add_qnm2:auto_generated.result[20]
result[21] <= mult_add_qnm2:auto_generated.result[21]
result[22] <= mult_add_qnm2:auto_generated.result[22]
result[23] <= mult_add_qnm2:auto_generated.result[23]
result[24] <= mult_add_qnm2:auto_generated.result[24]
result[25] <= mult_add_qnm2:auto_generated.result[25]
result[26] <= mult_add_qnm2:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated
clock0 => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.clock0
dataa[0] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[0]
dataa[1] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[1]
dataa[2] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[2]
dataa[3] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[3]
dataa[4] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[4]
dataa[5] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[5]
dataa[6] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[6]
dataa[7] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[7]
dataa[8] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[8]
dataa[9] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[9]
dataa[10] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[10]
dataa[11] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[11]
dataa[12] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[12]
dataa[13] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[13]
dataa[14] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[14]
dataa[15] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[15]
dataa[16] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[16]
dataa[17] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[17]
dataa[18] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[18]
dataa[19] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[19]
dataa[20] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[20]
dataa[21] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[21]
dataa[22] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[22]
dataa[23] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[23]
dataa[24] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[24]
dataa[25] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[25]
datab[0] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[0]
datab[1] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[1]
datab[2] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[2]
datab[3] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[3]
datab[4] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[4]
datab[5] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[5]
datab[6] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[6]
datab[7] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[7]
datab[8] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[8]
datab[9] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[9]
datab[10] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[10]
datab[11] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[11]
datab[12] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[12]
datab[13] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[13]
datab[14] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[14]
datab[15] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[15]
datab[16] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[16]
datab[17] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[17]
datab[18] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[18]
datab[19] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[19]
datab[20] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[20]
datab[21] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[21]
datab[22] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[22]
datab[23] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[23]
datab[24] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[24]
datab[25] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[25]
ena0 => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.ena0
result[0] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[0]
result[1] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[1]
result[2] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[2]
result[3] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[3]
result[4] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[4]
result[5] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[5]
result[6] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[6]
result[7] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[7]
result[8] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[8]
result[9] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[9]
result[10] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[10]
result[11] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[11]
result[12] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[12]
result[13] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[13]
result[14] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[14]
result[15] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[15]
result[16] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[16]
result[17] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[17]
result[18] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[18]
result[19] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[19]
result[20] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[20]
result[21] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[21]
result[22] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[22]
result[23] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[23]
result[24] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[24]
result[25] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[25]
result[26] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[26]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1
clock0 => altera_mult_add_rtl:altera_mult_add_rtl2.clock0
dataa[0] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[0]
dataa[1] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[1]
dataa[2] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[2]
dataa[3] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[3]
dataa[4] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[4]
dataa[5] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[5]
dataa[6] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[6]
dataa[7] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[7]
dataa[8] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[8]
dataa[9] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[9]
dataa[10] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[10]
dataa[11] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[11]
dataa[12] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[12]
dataa[13] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[13]
dataa[14] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[14]
dataa[15] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[15]
dataa[16] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[16]
dataa[17] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[17]
dataa[18] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[18]
dataa[19] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[19]
dataa[20] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[20]
dataa[21] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[21]
dataa[22] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[22]
dataa[23] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[23]
dataa[24] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[24]
dataa[25] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[25]
datab[0] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[0]
datab[1] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[1]
datab[2] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[2]
datab[3] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[3]
datab[4] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[4]
datab[5] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[5]
datab[6] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[6]
datab[7] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[7]
datab[8] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[8]
datab[9] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[9]
datab[10] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[10]
datab[11] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[11]
datab[12] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[12]
datab[13] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[13]
datab[14] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[14]
datab[15] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[15]
datab[16] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[16]
datab[17] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[17]
datab[18] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[18]
datab[19] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[19]
datab[20] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[20]
datab[21] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[21]
datab[22] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[22]
datab[23] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[23]
datab[24] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[24]
datab[25] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[25]
ena0 => altera_mult_add_rtl:altera_mult_add_rtl2.ena0
ena1 => altera_mult_add_rtl:altera_mult_add_rtl2.ena1
ena2 => altera_mult_add_rtl:altera_mult_add_rtl2.ena2
ena3 => altera_mult_add_rtl:altera_mult_add_rtl2.ena3
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[0]
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[1]
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[2]
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[3]
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[4]
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[5]
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[6]
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[7]
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[8]
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[9]
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[10]
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[11]
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[12]
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[13]
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[14]
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[15]
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[16]
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[17]
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[18]
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[19]
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[20]
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[21]
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[22]
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[23]
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[24]
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[25]
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[26]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
dataa[24] => dataa_split_input[24].IN1
dataa[25] => dataa_split_input[25].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signa_reg_block
clock[0] => data_out_wire[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signb_reg_block
clock[0] => data_out_wire[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_1[0].IN1
data_in[14] => data_split_1[1].IN1
data_in[15] => data_split_1[2].IN1
data_in[16] => data_split_1[3].IN1
data_in[17] => data_split_1[4].IN1
data_in[18] => data_split_1[5].IN1
data_in[19] => data_split_1[6].IN1
data_in[20] => data_split_1[7].IN1
data_in[21] => data_split_1[8].IN1
data_in[22] => data_split_1[9].IN1
data_in[23] => data_split_1[10].IN1
data_in[24] => data_split_1[11].IN1
data_in[25] => data_split_1[12].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_1[0].IN1
data_in[14] => data_split_1[1].IN1
data_in[15] => data_split_1[2].IN1
data_in[16] => data_split_1[3].IN1
data_in[17] => data_split_1[4].IN1
data_in[18] => data_split_1[5].IN1
data_in[19] => data_split_1[6].IN1
data_in[20] => data_split_1[7].IN1
data_in[21] => data_split_1[8].IN1
data_in[22] => data_split_1[9].IN1
data_in[23] => data_split_1[10].IN1
data_in[24] => data_split_1[11].IN1
data_in[25] => data_split_1[12].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_0[17].IN1
data_in[18] => data_split_0[18].IN1
data_in[19] => data_split_0[19].IN1
data_in[20] => data_split_0[20].IN1
data_in[21] => data_split_0[21].IN1
data_in[22] => data_split_1[0].IN1
data_in[23] => data_split_1[1].IN1
data_in[24] => data_split_1[2].IN1
data_in[25] => data_split_1[3].IN1
data_in[26] => data_split_1[4].IN1
data_in[27] => data_split_1[5].IN1
data_in[28] => data_split_1[6].IN1
data_in[29] => data_split_1[7].IN1
data_in[30] => data_split_1[8].IN1
data_in[31] => data_split_1[9].IN1
data_in[32] => data_split_1[10].IN1
data_in[33] => data_split_1[11].IN1
data_in[34] => data_split_1[12].IN1
data_in[35] => data_split_1[13].IN1
data_in[36] => data_split_1[14].IN1
data_in[37] => data_split_1[15].IN1
data_in[38] => data_split_1[16].IN1
data_in[39] => data_split_1[17].IN1
data_in[40] => data_split_1[18].IN1
data_in[41] => data_split_1[19].IN1
data_in[42] => data_split_1[20].IN1
data_in[43] => data_split_1[21].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[17] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[18] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[19] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[20] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[21] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[17] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[18] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[19] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[20] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[21] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[17] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[18] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[19] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[20] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[21] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[17] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[18] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[19] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[20] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[21] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_0[8] => preadder_input_a0[8].IN1
dataa_in_0[9] => preadder_input_a0[9].IN1
dataa_in_0[10] => preadder_input_a0[10].IN1
dataa_in_0[11] => preadder_input_a0[11].IN1
dataa_in_0[12] => preadder_input_a0[12].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_1[8] => preadder_input_a1[8].IN1
dataa_in_1[9] => preadder_input_a1[9].IN1
dataa_in_1[10] => preadder_input_a1[10].IN1
dataa_in_1[11] => preadder_input_a1[11].IN1
dataa_in_1[12] => preadder_input_a1[12].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_2[8] => preadder_input_a2[8].IN1
dataa_in_2[9] => preadder_input_a2[9].IN1
dataa_in_2[10] => preadder_input_a2[10].IN1
dataa_in_2[11] => preadder_input_a2[11].IN1
dataa_in_2[12] => preadder_input_a2[12].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
dataa_in_3[8] => preadder_input_a3[8].IN1
dataa_in_3[9] => preadder_input_a3[9].IN1
dataa_in_3[10] => preadder_input_a3[10].IN1
dataa_in_3[11] => preadder_input_a3[11].IN1
dataa_in_3[12] => preadder_input_a3[12].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_0[16] => ~NO_FANOUT~
datac_in_0[17] => ~NO_FANOUT~
datac_in_0[18] => ~NO_FANOUT~
datac_in_0[19] => ~NO_FANOUT~
datac_in_0[20] => ~NO_FANOUT~
datac_in_0[21] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_1[16] => ~NO_FANOUT~
datac_in_1[17] => ~NO_FANOUT~
datac_in_1[18] => ~NO_FANOUT~
datac_in_1[19] => ~NO_FANOUT~
datac_in_1[20] => ~NO_FANOUT~
datac_in_1[21] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_2[16] => ~NO_FANOUT~
datac_in_2[17] => ~NO_FANOUT~
datac_in_2[18] => ~NO_FANOUT~
datac_in_2[19] => ~NO_FANOUT~
datac_in_2[20] => ~NO_FANOUT~
datac_in_2[21] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
datac_in_3[16] => ~NO_FANOUT~
datac_in_3[17] => ~NO_FANOUT~
datac_in_3[18] => ~NO_FANOUT~
datac_in_3[19] => ~NO_FANOUT~
datac_in_3[20] => ~NO_FANOUT~
datac_in_3[21] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a0[8] <= preadder_input_a0[8].DB_MAX_OUTPUT_PORT_TYPE
result_a0[9] <= preadder_input_a0[9].DB_MAX_OUTPUT_PORT_TYPE
result_a0[10] <= preadder_input_a0[10].DB_MAX_OUTPUT_PORT_TYPE
result_a0[11] <= preadder_input_a0[11].DB_MAX_OUTPUT_PORT_TYPE
result_a0[12] <= preadder_input_a0[12].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[8] <= preadder_input_a1[8].DB_MAX_OUTPUT_PORT_TYPE
result_a1[9] <= preadder_input_a1[9].DB_MAX_OUTPUT_PORT_TYPE
result_a1[10] <= preadder_input_a1[10].DB_MAX_OUTPUT_PORT_TYPE
result_a1[11] <= preadder_input_a1[11].DB_MAX_OUTPUT_PORT_TYPE
result_a1[12] <= preadder_input_a1[12].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[8] <= preadder_input_a2[8].DB_MAX_OUTPUT_PORT_TYPE
result_a2[9] <= preadder_input_a2[9].DB_MAX_OUTPUT_PORT_TYPE
result_a2[10] <= preadder_input_a2[10].DB_MAX_OUTPUT_PORT_TYPE
result_a2[11] <= preadder_input_a2[11].DB_MAX_OUTPUT_PORT_TYPE
result_a2[12] <= preadder_input_a2[12].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[8] <= preadder_input_a3[8].DB_MAX_OUTPUT_PORT_TYPE
result_a3[9] <= preadder_input_a3[9].DB_MAX_OUTPUT_PORT_TYPE
result_a3[10] <= preadder_input_a3[10].DB_MAX_OUTPUT_PORT_TYPE
result_a3[11] <= preadder_input_a3[11].DB_MAX_OUTPUT_PORT_TYPE
result_a3[12] <= preadder_input_a3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a0[8] => data_in_a0[8].IN1
data_in_a0[9] => data_in_a0[9].IN1
data_in_a0[10] => data_in_a0[10].IN1
data_in_a0[11] => data_in_a0[11].IN1
data_in_a0[12] => data_in_a0[12].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a1[8] => data_in_a1[8].IN1
data_in_a1[9] => data_in_a1[9].IN1
data_in_a1[10] => data_in_a1[10].IN1
data_in_a1[11] => data_in_a1[11].IN1
data_in_a1[12] => data_in_a1[12].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a2[8] => data_in_a2[8].IN1
data_in_a2[9] => data_in_a2[9].IN1
data_in_a2[10] => data_in_a2[10].IN1
data_in_a2[11] => data_in_a2[11].IN1
data_in_a2[12] => data_in_a2[12].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_a3[8] => data_in_a3[8].IN1
data_in_a3[9] => data_in_a3[9].IN1
data_in_a3[10] => data_in_a3[10].IN1
data_in_a3[11] => data_in_a3[11].IN1
data_in_a3[12] => data_in_a3[12].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= adder_result_1[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= adder_result_1[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= adder_result_1[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= adder_result_1[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= adder_result_1[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= adder_result_1[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= adder_result_1[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= adder_result_1[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= adder_result_1[26].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_derot:ux0136
crwx_rc[0] => crwy_rc[0].DATAIN
crwx_rc[1] => crwy_rc[1].DATAIN
crwx_rc[2] => crwy_rc[2].DATAIN
crwx_rc[3] => crwy_rc[3].DATAIN
crwx_rc[4] => crwy_rc[4].DATAIN
crwx_rc[5] => crwy_rc[5].DATAIN
crwx_rc[6] => crwy_rc[6].DATAIN
crwx_rc[7] => crwy_rc[7].DATAIN
crwx_rc[8] => crwy_rc[8].DATAIN
crwx_rc[9] => crwy_rc[9].DATAIN
crwx_rc[10] => crwy_rc[10].DATAIN
crwx_rc[11] => crwy_rc[11].DATAIN
crwx_rc[12] => crwy_rc[12].DATAIN
crwx_rf[0] => crwy_rf[0].DATAIN
crwx_rf[1] => crwy_rf[1].DATAIN
crwx_rf[2] => crwy_rf[2].DATAIN
crwx_rf[3] => crwy_rf[3].DATAIN
crwx_rf[4] => crwy_rf[4].DATAIN
crwx_rf[5] => crwy_rf[5].DATAIN
crwx_rf[6] => crwy_rf[6].DATAIN
crwx_rf[7] => crwy_rf[7].DATAIN
crwx_rf[8] => crwy_rf[8].DATAIN
crwx_rf[9] => crwy_rf[9].DATAIN
crwx_rf[10] => crwy_rf[10].DATAIN
crwx_rf[11] => crwy_rf[11].DATAIN
crwx_rf[12] => crwy_rf[12].DATAIN
srwx_rc[0] => srwy_rc[0].DATAIN
srwx_rc[1] => srwy_rc[1].DATAIN
srwx_rc[2] => srwy_rc[2].DATAIN
srwx_rc[3] => srwy_rc[3].DATAIN
srwx_rc[4] => srwy_rc[4].DATAIN
srwx_rc[5] => srwy_rc[5].DATAIN
srwx_rc[6] => srwy_rc[6].DATAIN
srwx_rc[7] => srwy_rc[7].DATAIN
srwx_rc[8] => srwy_rc[8].DATAIN
srwx_rc[9] => srwy_rc[9].DATAIN
srwx_rc[10] => srwy_rc[10].DATAIN
srwx_rc[11] => srwy_rc[11].DATAIN
srwx_rc[12] => srwy_rc[12].DATAIN
srwx_rf[0] => srwy_rf[0].DATAIN
srwx_rf[1] => srwy_rf[1].DATAIN
srwx_rf[2] => srwy_rf[2].DATAIN
srwx_rf[3] => srwy_rf[3].DATAIN
srwx_rf[4] => srwy_rf[4].DATAIN
srwx_rf[5] => srwy_rf[5].DATAIN
srwx_rf[6] => srwy_rf[6].DATAIN
srwx_rf[7] => srwy_rf[7].DATAIN
srwx_rf[8] => srwy_rf[8].DATAIN
srwx_rf[9] => srwy_rf[9].DATAIN
srwx_rf[10] => srwy_rf[10].DATAIN
srwx_rf[11] => srwy_rf[11].DATAIN
srwx_rf[12] => srwy_rf[12].DATAIN
crwy_rc[0] <= crwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[1] <= crwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[2] <= crwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[3] <= crwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[4] <= crwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[5] <= crwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[6] <= crwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[7] <= crwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[8] <= crwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[9] <= crwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[10] <= crwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[11] <= crwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[12] <= crwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[0] <= crwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[1] <= crwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[2] <= crwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[3] <= crwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[4] <= crwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[5] <= crwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[6] <= crwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[7] <= crwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[8] <= crwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[9] <= crwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[10] <= crwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[11] <= crwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[12] <= crwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[0] <= srwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[1] <= srwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[2] <= srwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[3] <= srwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[4] <= srwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[5] <= srwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[6] <= srwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[7] <= srwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[8] <= srwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[9] <= srwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[10] <= srwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[11] <= srwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[12] <= srwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[0] <= srwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[1] <= srwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[2] <= srwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[3] <= srwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[4] <= srwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[5] <= srwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[6] <= srwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[7] <= srwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[8] <= srwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[9] <= srwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[10] <= srwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[11] <= srwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[12] <= srwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_40l:auto_generated.dataa[0]
dataa[1] => add_sub_40l:auto_generated.dataa[1]
dataa[2] => add_sub_40l:auto_generated.dataa[2]
dataa[3] => add_sub_40l:auto_generated.dataa[3]
dataa[4] => add_sub_40l:auto_generated.dataa[4]
dataa[5] => add_sub_40l:auto_generated.dataa[5]
dataa[6] => add_sub_40l:auto_generated.dataa[6]
dataa[7] => add_sub_40l:auto_generated.dataa[7]
dataa[8] => add_sub_40l:auto_generated.dataa[8]
dataa[9] => add_sub_40l:auto_generated.dataa[9]
dataa[10] => add_sub_40l:auto_generated.dataa[10]
dataa[11] => add_sub_40l:auto_generated.dataa[11]
dataa[12] => add_sub_40l:auto_generated.dataa[12]
datab[0] => add_sub_40l:auto_generated.datab[0]
datab[1] => add_sub_40l:auto_generated.datab[1]
datab[2] => add_sub_40l:auto_generated.datab[2]
datab[3] => add_sub_40l:auto_generated.datab[3]
datab[4] => add_sub_40l:auto_generated.datab[4]
datab[5] => add_sub_40l:auto_generated.datab[5]
datab[6] => add_sub_40l:auto_generated.datab[6]
datab[7] => add_sub_40l:auto_generated.datab[7]
datab[8] => add_sub_40l:auto_generated.datab[8]
datab[9] => add_sub_40l:auto_generated.datab[9]
datab[10] => add_sub_40l:auto_generated.datab[10]
datab[11] => add_sub_40l:auto_generated.datab[11]
datab[12] => add_sub_40l:auto_generated.datab[12]
cin => add_sub_40l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_40l:auto_generated.clock
aclr => add_sub_40l:auto_generated.aclr
clken => add_sub_40l:auto_generated.clken
result[0] <= add_sub_40l:auto_generated.result[0]
result[1] <= add_sub_40l:auto_generated.result[1]
result[2] <= add_sub_40l:auto_generated.result[2]
result[3] <= add_sub_40l:auto_generated.result[3]
result[4] <= add_sub_40l:auto_generated.result[4]
result[5] <= add_sub_40l:auto_generated.result[5]
result[6] <= add_sub_40l:auto_generated.result[6]
result[7] <= add_sub_40l:auto_generated.result[7]
result[8] <= add_sub_40l:auto_generated.result[8]
result[9] <= add_sub_40l:auto_generated.result[9]
result[10] <= add_sub_40l:auto_generated.result[10]
result[11] <= add_sub_40l:auto_generated.result[11]
result[12] <= add_sub_40l:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated
aclr => pipeline_dffe[12].IN0
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk1
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_40l:auto_generated.dataa[0]
dataa[1] => add_sub_40l:auto_generated.dataa[1]
dataa[2] => add_sub_40l:auto_generated.dataa[2]
dataa[3] => add_sub_40l:auto_generated.dataa[3]
dataa[4] => add_sub_40l:auto_generated.dataa[4]
dataa[5] => add_sub_40l:auto_generated.dataa[5]
dataa[6] => add_sub_40l:auto_generated.dataa[6]
dataa[7] => add_sub_40l:auto_generated.dataa[7]
dataa[8] => add_sub_40l:auto_generated.dataa[8]
dataa[9] => add_sub_40l:auto_generated.dataa[9]
dataa[10] => add_sub_40l:auto_generated.dataa[10]
dataa[11] => add_sub_40l:auto_generated.dataa[11]
dataa[12] => add_sub_40l:auto_generated.dataa[12]
datab[0] => add_sub_40l:auto_generated.datab[0]
datab[1] => add_sub_40l:auto_generated.datab[1]
datab[2] => add_sub_40l:auto_generated.datab[2]
datab[3] => add_sub_40l:auto_generated.datab[3]
datab[4] => add_sub_40l:auto_generated.datab[4]
datab[5] => add_sub_40l:auto_generated.datab[5]
datab[6] => add_sub_40l:auto_generated.datab[6]
datab[7] => add_sub_40l:auto_generated.datab[7]
datab[8] => add_sub_40l:auto_generated.datab[8]
datab[9] => add_sub_40l:auto_generated.datab[9]
datab[10] => add_sub_40l:auto_generated.datab[10]
datab[11] => add_sub_40l:auto_generated.datab[11]
datab[12] => add_sub_40l:auto_generated.datab[12]
cin => add_sub_40l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_40l:auto_generated.clock
aclr => add_sub_40l:auto_generated.aclr
clken => add_sub_40l:auto_generated.clken
result[0] <= add_sub_40l:auto_generated.result[0]
result[1] <= add_sub_40l:auto_generated.result[1]
result[2] <= add_sub_40l:auto_generated.result[2]
result[3] <= add_sub_40l:auto_generated.result[3]
result[4] <= add_sub_40l:auto_generated.result[4]
result[5] <= add_sub_40l:auto_generated.result[5]
result[6] <= add_sub_40l:auto_generated.result[6]
result[7] <= add_sub_40l:auto_generated.result[7]
result[8] <= add_sub_40l:auto_generated.result[8]
result[9] <= add_sub_40l:auto_generated.result[9]
result[10] <= add_sub_40l:auto_generated.result[10]
result[11] <= add_sub_40l:auto_generated.result[11]
result[12] <= add_sub_40l:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated
aclr => pipeline_dffe[12].IN0
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_aki:auto_generated.clock
clk_en => cntr_aki:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_aki:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_aki:auto_generated.q[0]
q[1] <= cntr_aki:auto_generated.q[1]
q[2] <= cntr_aki:auto_generated.q[2]
q[3] <= cntr_aki:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated
aclr => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
clk => clk.IN1
reset_n => reset_n.IN1
clken => clken.IN1
fsin_o[0] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[1] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[2] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[3] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[4] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[5] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[6] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[7] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[8] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[9] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[10] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[11] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fsin_o[12] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fsin_o
fcos_o[0] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[1] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[2] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[3] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[4] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[5] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[6] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[7] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[8] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[9] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[10] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[11] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
fcos_o[12] <= lpm_10M_nco_st:lpm_10M_nco_st_inst.fcos_o
out_valid <= lpm_10M_nco_st:lpm_10M_nco_st_inst.out_valid


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst
clk => clk.IN12
reset_n => reset.IN7
clken => clken.IN12
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= asj_nco_mob_w:blk0.data_out
fsin_o[1] <= asj_nco_mob_w:blk0.data_out
fsin_o[2] <= asj_nco_mob_w:blk0.data_out
fsin_o[3] <= asj_nco_mob_w:blk0.data_out
fsin_o[4] <= asj_nco_mob_w:blk0.data_out
fsin_o[5] <= asj_nco_mob_w:blk0.data_out
fsin_o[6] <= asj_nco_mob_w:blk0.data_out
fsin_o[7] <= asj_nco_mob_w:blk0.data_out
fsin_o[8] <= asj_nco_mob_w:blk0.data_out
fsin_o[9] <= asj_nco_mob_w:blk0.data_out
fsin_o[10] <= asj_nco_mob_w:blk0.data_out
fsin_o[11] <= asj_nco_mob_w:blk0.data_out
fsin_o[12] <= asj_nco_mob_w:blk0.data_out
fcos_o[0] <= asj_nco_mob_w:blk1.data_out
fcos_o[1] <= asj_nco_mob_w:blk1.data_out
fcos_o[2] <= asj_nco_mob_w:blk1.data_out
fcos_o[3] <= asj_nco_mob_w:blk1.data_out
fcos_o[4] <= asj_nco_mob_w:blk1.data_out
fcos_o[5] <= asj_nco_mob_w:blk1.data_out
fcos_o[6] <= asj_nco_mob_w:blk1.data_out
fcos_o[7] <= asj_nco_mob_w:blk1.data_out
fcos_o[8] <= asj_nco_mob_w:blk1.data_out
fcos_o[9] <= asj_nco_mob_w:blk1.data_out
fcos_o[10] <= asj_nco_mob_w:blk1.data_out
fcos_o[11] <= asj_nco_mob_w:blk1.data_out
fcos_o[12] <= asj_nco_mob_w:blk1.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
dataa[9] => add_sub_hth:auto_generated.dataa[9]
dataa[10] => add_sub_hth:auto_generated.dataa[10]
dataa[11] => add_sub_hth:auto_generated.dataa[11]
dataa[12] => add_sub_hth:auto_generated.dataa[12]
dataa[13] => add_sub_hth:auto_generated.dataa[13]
dataa[14] => add_sub_hth:auto_generated.dataa[14]
dataa[15] => add_sub_hth:auto_generated.dataa[15]
dataa[16] => add_sub_hth:auto_generated.dataa[16]
dataa[17] => add_sub_hth:auto_generated.dataa[17]
dataa[18] => add_sub_hth:auto_generated.dataa[18]
dataa[19] => add_sub_hth:auto_generated.dataa[19]
dataa[20] => add_sub_hth:auto_generated.dataa[20]
dataa[21] => add_sub_hth:auto_generated.dataa[21]
dataa[22] => add_sub_hth:auto_generated.dataa[22]
dataa[23] => add_sub_hth:auto_generated.dataa[23]
dataa[24] => add_sub_hth:auto_generated.dataa[24]
dataa[25] => add_sub_hth:auto_generated.dataa[25]
dataa[26] => add_sub_hth:auto_generated.dataa[26]
dataa[27] => add_sub_hth:auto_generated.dataa[27]
dataa[28] => add_sub_hth:auto_generated.dataa[28]
dataa[29] => add_sub_hth:auto_generated.dataa[29]
dataa[30] => add_sub_hth:auto_generated.dataa[30]
dataa[31] => add_sub_hth:auto_generated.dataa[31]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
datab[9] => add_sub_hth:auto_generated.datab[9]
datab[10] => add_sub_hth:auto_generated.datab[10]
datab[11] => add_sub_hth:auto_generated.datab[11]
datab[12] => add_sub_hth:auto_generated.datab[12]
datab[13] => add_sub_hth:auto_generated.datab[13]
datab[14] => add_sub_hth:auto_generated.datab[14]
datab[15] => add_sub_hth:auto_generated.datab[15]
datab[16] => add_sub_hth:auto_generated.datab[16]
datab[17] => add_sub_hth:auto_generated.datab[17]
datab[18] => add_sub_hth:auto_generated.datab[18]
datab[19] => add_sub_hth:auto_generated.datab[19]
datab[20] => add_sub_hth:auto_generated.datab[20]
datab[21] => add_sub_hth:auto_generated.datab[21]
datab[22] => add_sub_hth:auto_generated.datab[22]
datab[23] => add_sub_hth:auto_generated.datab[23]
datab[24] => add_sub_hth:auto_generated.datab[24]
datab[25] => add_sub_hth:auto_generated.datab[25]
datab[26] => add_sub_hth:auto_generated.datab[26]
datab[27] => add_sub_hth:auto_generated.datab[27]
datab[28] => add_sub_hth:auto_generated.datab[28]
datab[29] => add_sub_hth:auto_generated.datab[29]
datab[30] => add_sub_hth:auto_generated.datab[30]
datab[31] => add_sub_hth:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
result[9] <= add_sub_hth:auto_generated.result[9]
result[10] <= add_sub_hth:auto_generated.result[10]
result[11] <= add_sub_hth:auto_generated.result[11]
result[12] <= add_sub_hth:auto_generated.result[12]
result[13] <= add_sub_hth:auto_generated.result[13]
result[14] <= add_sub_hth:auto_generated.result[14]
result[15] <= add_sub_hth:auto_generated.result[15]
result[16] <= add_sub_hth:auto_generated.result[16]
result[17] <= add_sub_hth:auto_generated.result[17]
result[18] <= add_sub_hth:auto_generated.result[18]
result[19] <= add_sub_hth:auto_generated.result[19]
result[20] <= add_sub_hth:auto_generated.result[20]
result[21] <= add_sub_hth:auto_generated.result[21]
result[22] <= add_sub_hth:auto_generated.result[22]
result[23] <= add_sub_hth:auto_generated.result[23]
result[24] <= add_sub_hth:auto_generated.result[24]
result[25] <= add_sub_hth:auto_generated.result[25]
result[26] <= add_sub_hth:auto_generated.result[26]
result[27] <= add_sub_hth:auto_generated.result[27]
result[28] <= add_sub_hth:auto_generated.result[28]
result[29] <= add_sub_hth:auto_generated.result[29]
result[30] <= add_sub_hth:auto_generated.result[30]
result[31] <= add_sub_hth:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
dxxpdi[17] => phi_dither_in_w[17].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN14
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_imh:auto_generated.dataa[0]
dataa[1] => add_sub_imh:auto_generated.dataa[1]
dataa[2] => add_sub_imh:auto_generated.dataa[2]
dataa[3] => add_sub_imh:auto_generated.dataa[3]
dataa[4] => add_sub_imh:auto_generated.dataa[4]
dataa[5] => add_sub_imh:auto_generated.dataa[5]
dataa[6] => add_sub_imh:auto_generated.dataa[6]
dataa[7] => add_sub_imh:auto_generated.dataa[7]
dataa[8] => add_sub_imh:auto_generated.dataa[8]
dataa[9] => add_sub_imh:auto_generated.dataa[9]
dataa[10] => add_sub_imh:auto_generated.dataa[10]
dataa[11] => add_sub_imh:auto_generated.dataa[11]
dataa[12] => add_sub_imh:auto_generated.dataa[12]
dataa[13] => add_sub_imh:auto_generated.dataa[13]
dataa[14] => add_sub_imh:auto_generated.dataa[14]
dataa[15] => add_sub_imh:auto_generated.dataa[15]
dataa[16] => add_sub_imh:auto_generated.dataa[16]
dataa[17] => add_sub_imh:auto_generated.dataa[17]
datab[0] => add_sub_imh:auto_generated.datab[0]
datab[1] => add_sub_imh:auto_generated.datab[1]
datab[2] => add_sub_imh:auto_generated.datab[2]
datab[3] => add_sub_imh:auto_generated.datab[3]
datab[4] => add_sub_imh:auto_generated.datab[4]
datab[5] => add_sub_imh:auto_generated.datab[5]
datab[6] => add_sub_imh:auto_generated.datab[6]
datab[7] => add_sub_imh:auto_generated.datab[7]
datab[8] => add_sub_imh:auto_generated.datab[8]
datab[9] => add_sub_imh:auto_generated.datab[9]
datab[10] => add_sub_imh:auto_generated.datab[10]
datab[11] => add_sub_imh:auto_generated.datab[11]
datab[12] => add_sub_imh:auto_generated.datab[12]
datab[13] => add_sub_imh:auto_generated.datab[13]
datab[14] => add_sub_imh:auto_generated.datab[14]
datab[15] => add_sub_imh:auto_generated.datab[15]
datab[16] => add_sub_imh:auto_generated.datab[16]
datab[17] => add_sub_imh:auto_generated.datab[17]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_imh:auto_generated.clock
aclr => add_sub_imh:auto_generated.aclr
clken => add_sub_imh:auto_generated.clken
result[0] <= add_sub_imh:auto_generated.result[0]
result[1] <= add_sub_imh:auto_generated.result[1]
result[2] <= add_sub_imh:auto_generated.result[2]
result[3] <= add_sub_imh:auto_generated.result[3]
result[4] <= add_sub_imh:auto_generated.result[4]
result[5] <= add_sub_imh:auto_generated.result[5]
result[6] <= add_sub_imh:auto_generated.result[6]
result[7] <= add_sub_imh:auto_generated.result[7]
result[8] <= add_sub_imh:auto_generated.result[8]
result[9] <= add_sub_imh:auto_generated.result[9]
result[10] <= add_sub_imh:auto_generated.result[10]
result[11] <= add_sub_imh:auto_generated.result[11]
result[12] <= add_sub_imh:auto_generated.result[12]
result[13] <= add_sub_imh:auto_generated.result[13]
result[14] <= add_sub_imh:auto_generated.result[14]
result[15] <= add_sub_imh:auto_generated.result[15]
result[16] <= add_sub_imh:auto_generated.result[16]
result[17] <= add_sub_imh:auto_generated.result[17]
cout <= <GND>
overflow <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated
aclr => pipeline_dffe[17].IN0
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN34
dataa[1] => op_1.IN32
dataa[2] => op_1.IN30
dataa[3] => op_1.IN28
dataa[4] => op_1.IN26
dataa[5] => op_1.IN24
dataa[6] => op_1.IN22
dataa[7] => op_1.IN20
dataa[8] => op_1.IN18
dataa[9] => op_1.IN16
dataa[10] => op_1.IN14
dataa[11] => op_1.IN12
dataa[12] => op_1.IN10
dataa[13] => op_1.IN8
dataa[14] => op_1.IN6
dataa[15] => op_1.IN4
dataa[16] => op_1.IN2
dataa[17] => op_1.IN0
datab[0] => op_1.IN35
datab[1] => op_1.IN33
datab[2] => op_1.IN31
datab[3] => op_1.IN29
datab[4] => op_1.IN27
datab[5] => op_1.IN25
datab[6] => op_1.IN23
datab[7] => op_1.IN21
datab[8] => op_1.IN19
datab[9] => op_1.IN17
datab[10] => op_1.IN15
datab[11] => op_1.IN13
datab[12] => op_1.IN11
datab[13] => op_1.IN9
datab[14] => op_1.IN7
datab[15] => op_1.IN5
datab[16] => op_1.IN3
datab[17] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => ~NO_FANOUT~
pcc_w[12] => ~NO_FANOUT~
pcc_w[13] => ~NO_FANOUT~
pcc_w[14] => pcc_d[0].DATAIN
pcc_w[15] => pcc_d[1].DATAIN
pcc_w[16] => pcc_d[2].DATAIN
pcc_w[17] => pcc_d[3].DATAIN
pcc_w[18] => pcc_d[4].DATAIN
pcc_w[19] => pcc_d[5].DATAIN
pcc_w[20] => pcc_d[6].DATAIN
pcc_w[21] => pcc_d[7].DATAIN
pcc_w[22] => pcc_d[8].DATAIN
pcc_w[23] => pcc_d[9].DATAIN
pcc_w[24] => pcc_d[10].DATAIN
pcc_w[25] => pcc_d[11].DATAIN
pcc_w[26] => pcc_d[12].DATAIN
pcc_w[27] => pcc_d[13].DATAIN
pcc_w[28] => pcc_d[14].DATAIN
pcc_w[29] => pcc_d[15].DATAIN
pcc_w[30] => pcc_d[16].DATAIN
pcc_w[31] => pcc_d[17].DATAIN
pcc_d[0] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008
clk => rom_add_f[0]~reg0.CLK
clk => rom_add_f[1]~reg0.CLK
clk => rom_add_f[2]~reg0.CLK
clk => rom_add_f[3]~reg0.CLK
clk => rom_add_f[4]~reg0.CLK
clk => rom_add_f[5]~reg0.CLK
clk => rom_add_f[6]~reg0.CLK
clk => rom_add_cc_temp[0].CLK
clk => rom_add_cc_temp[1].CLK
clk => rom_add_cc_temp[2].CLK
clk => rom_add_cc_temp[3].CLK
clk => rom_add_cc_temp[4].CLK
clk => rom_add_cc_temp[5].CLK
clk => rom_add_cs[0]~reg0.CLK
clk => rom_add_cs[1]~reg0.CLK
clk => rom_add_cs[2]~reg0.CLK
clk => rom_add_cs[3]~reg0.CLK
clk => rom_add_cs[4]~reg0.CLK
clk => rom_add_cs[5]~reg0.CLK
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
phi_acc_w[0] => rom_add_f.DATAB
phi_acc_w[1] => rom_add_f.DATAB
phi_acc_w[2] => rom_add_f.DATAB
phi_acc_w[3] => rom_add_f.DATAB
phi_acc_w[4] => rom_add_f.DATAB
phi_acc_w[5] => rom_add_f.DATAB
phi_acc_w[6] => rom_add_f.DATAB
phi_acc_w[7] => Add0.IN14
phi_acc_w[7] => rom_add_cs.DATAB
phi_acc_w[8] => Add0.IN13
phi_acc_w[8] => rom_add_cs.DATAB
phi_acc_w[9] => Add0.IN12
phi_acc_w[9] => rom_add_cs.DATAB
phi_acc_w[10] => Add0.IN11
phi_acc_w[10] => rom_add_cs.DATAB
phi_acc_w[11] => Add0.IN10
phi_acc_w[11] => rom_add_cs.DATAB
phi_acc_w[12] => Add0.IN9
phi_acc_w[12] => rom_add_cs.DATAB
rom_add_cs[0] <= rom_add_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[1] <= rom_add_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[2] <= rom_add_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[3] <= rom_add_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[4] <= rom_add_cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[5] <= rom_add_cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[0] <= rom_add_cc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[1] <= rom_add_cc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[2] <= rom_add_cc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[3] <= rom_add_cc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[4] <= rom_add_cc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[5] <= rom_add_cc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[0] <= rom_add_f[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[1] <= rom_add_f[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[2] <= rom_add_f[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[3] <= rom_add_f[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[4] <= rom_add_f[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[5] <= rom_add_f[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[6] <= rom_add_f[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_dp_cen:ux0220
raxx_a[0] => raxx_a[0].IN1
raxx_a[1] => raxx_a[1].IN1
raxx_a[2] => raxx_a[2].IN1
raxx_a[3] => raxx_a[3].IN1
raxx_a[4] => raxx_a[4].IN1
raxx_a[5] => raxx_a[5].IN1
raxx_b[0] => raxx_b[0].IN1
raxx_b[1] => raxx_b[1].IN1
raxx_b[2] => raxx_b[2].IN1
raxx_b[3] => raxx_b[3].IN1
raxx_b[4] => raxx_b[4].IN1
raxx_b[5] => raxx_b[5].IN1
clk => clk.IN1
clken => clken.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p2e2:auto_generated.data_a[0]
data_a[1] => altsyncram_p2e2:auto_generated.data_a[1]
data_a[2] => altsyncram_p2e2:auto_generated.data_a[2]
data_a[3] => altsyncram_p2e2:auto_generated.data_a[3]
data_a[4] => altsyncram_p2e2:auto_generated.data_a[4]
data_a[5] => altsyncram_p2e2:auto_generated.data_a[5]
data_a[6] => altsyncram_p2e2:auto_generated.data_a[6]
data_a[7] => altsyncram_p2e2:auto_generated.data_a[7]
data_a[8] => altsyncram_p2e2:auto_generated.data_a[8]
data_a[9] => altsyncram_p2e2:auto_generated.data_a[9]
data_a[10] => altsyncram_p2e2:auto_generated.data_a[10]
data_a[11] => altsyncram_p2e2:auto_generated.data_a[11]
data_a[12] => altsyncram_p2e2:auto_generated.data_a[12]
data_b[0] => altsyncram_p2e2:auto_generated.data_b[0]
data_b[1] => altsyncram_p2e2:auto_generated.data_b[1]
data_b[2] => altsyncram_p2e2:auto_generated.data_b[2]
data_b[3] => altsyncram_p2e2:auto_generated.data_b[3]
data_b[4] => altsyncram_p2e2:auto_generated.data_b[4]
data_b[5] => altsyncram_p2e2:auto_generated.data_b[5]
data_b[6] => altsyncram_p2e2:auto_generated.data_b[6]
data_b[7] => altsyncram_p2e2:auto_generated.data_b[7]
data_b[8] => altsyncram_p2e2:auto_generated.data_b[8]
data_b[9] => altsyncram_p2e2:auto_generated.data_b[9]
data_b[10] => altsyncram_p2e2:auto_generated.data_b[10]
data_b[11] => altsyncram_p2e2:auto_generated.data_b[11]
data_b[12] => altsyncram_p2e2:auto_generated.data_b[12]
address_a[0] => altsyncram_p2e2:auto_generated.address_a[0]
address_a[1] => altsyncram_p2e2:auto_generated.address_a[1]
address_a[2] => altsyncram_p2e2:auto_generated.address_a[2]
address_a[3] => altsyncram_p2e2:auto_generated.address_a[3]
address_a[4] => altsyncram_p2e2:auto_generated.address_a[4]
address_a[5] => altsyncram_p2e2:auto_generated.address_a[5]
address_b[0] => altsyncram_p2e2:auto_generated.address_b[0]
address_b[1] => altsyncram_p2e2:auto_generated.address_b[1]
address_b[2] => altsyncram_p2e2:auto_generated.address_b[2]
address_b[3] => altsyncram_p2e2:auto_generated.address_b[3]
address_b[4] => altsyncram_p2e2:auto_generated.address_b[4]
address_b[5] => altsyncram_p2e2:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p2e2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_p2e2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p2e2:auto_generated.q_a[0]
q_a[1] <= altsyncram_p2e2:auto_generated.q_a[1]
q_a[2] <= altsyncram_p2e2:auto_generated.q_a[2]
q_a[3] <= altsyncram_p2e2:auto_generated.q_a[3]
q_a[4] <= altsyncram_p2e2:auto_generated.q_a[4]
q_a[5] <= altsyncram_p2e2:auto_generated.q_a[5]
q_a[6] <= altsyncram_p2e2:auto_generated.q_a[6]
q_a[7] <= altsyncram_p2e2:auto_generated.q_a[7]
q_a[8] <= altsyncram_p2e2:auto_generated.q_a[8]
q_a[9] <= altsyncram_p2e2:auto_generated.q_a[9]
q_a[10] <= altsyncram_p2e2:auto_generated.q_a[10]
q_a[11] <= altsyncram_p2e2:auto_generated.q_a[11]
q_a[12] <= altsyncram_p2e2:auto_generated.q_a[12]
q_b[0] <= altsyncram_p2e2:auto_generated.q_b[0]
q_b[1] <= altsyncram_p2e2:auto_generated.q_b[1]
q_b[2] <= altsyncram_p2e2:auto_generated.q_b[2]
q_b[3] <= altsyncram_p2e2:auto_generated.q_b[3]
q_b[4] <= altsyncram_p2e2:auto_generated.q_b[4]
q_b[5] <= altsyncram_p2e2:auto_generated.q_b[5]
q_b[6] <= altsyncram_p2e2:auto_generated.q_b[6]
q_b[7] <= altsyncram_p2e2:auto_generated.q_b[7]
q_b[8] <= altsyncram_p2e2:auto_generated.q_b[8]
q_b[9] <= altsyncram_p2e2:auto_generated.q_b[9]
q_b[10] <= altsyncram_p2e2:auto_generated.q_b[10]
q_b[11] <= altsyncram_p2e2:auto_generated.q_b[11]
q_b[12] <= altsyncram_p2e2:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_p2e2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0122
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_otf1:auto_generated.address_a[0]
address_a[1] => altsyncram_otf1:auto_generated.address_a[1]
address_a[2] => altsyncram_otf1:auto_generated.address_a[2]
address_a[3] => altsyncram_otf1:auto_generated.address_a[3]
address_a[4] => altsyncram_otf1:auto_generated.address_a[4]
address_a[5] => altsyncram_otf1:auto_generated.address_a[5]
address_a[6] => altsyncram_otf1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_otf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_otf1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_otf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_otf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_otf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_otf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_otf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_otf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_otf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_otf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_otf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_otf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_otf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_otf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_otf1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_otf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0123
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jtf1:auto_generated.address_a[0]
address_a[1] => altsyncram_jtf1:auto_generated.address_a[1]
address_a[2] => altsyncram_jtf1:auto_generated.address_a[2]
address_a[3] => altsyncram_jtf1:auto_generated.address_a[3]
address_a[4] => altsyncram_jtf1:auto_generated.address_a[4]
address_a[5] => altsyncram_jtf1:auto_generated.address_a[5]
address_a[6] => altsyncram_jtf1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jtf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_jtf1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jtf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jtf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jtf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jtf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jtf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jtf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jtf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jtf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jtf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jtf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jtf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jtf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_jtf1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_jtf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1
clock0 => clock0.IN1
clken => clken.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_0[8] => sub_wire2[8].IN1
dataa_0[9] => sub_wire2[9].IN1
dataa_0[10] => sub_wire2[10].IN1
dataa_0[11] => sub_wire2[11].IN1
dataa_0[12] => sub_wire2[12].IN1
dataa_1[0] => sub_wire2[13].IN1
dataa_1[1] => sub_wire2[14].IN1
dataa_1[2] => sub_wire2[15].IN1
dataa_1[3] => sub_wire2[16].IN1
dataa_1[4] => sub_wire2[17].IN1
dataa_1[5] => sub_wire2[18].IN1
dataa_1[6] => sub_wire2[19].IN1
dataa_1[7] => sub_wire2[20].IN1
dataa_1[8] => sub_wire2[21].IN1
dataa_1[9] => sub_wire2[22].IN1
dataa_1[10] => sub_wire2[23].IN1
dataa_1[11] => sub_wire2[24].IN1
dataa_1[12] => sub_wire2[25].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_0[12] => sub_wire5[12].IN1
datab_1[0] => sub_wire5[13].IN1
datab_1[1] => sub_wire5[14].IN1
datab_1[2] => sub_wire5[15].IN1
datab_1[3] => sub_wire5[16].IN1
datab_1[4] => sub_wire5[17].IN1
datab_1[5] => sub_wire5[18].IN1
datab_1[6] => sub_wire5[19].IN1
datab_1[7] => sub_wire5[20].IN1
datab_1[8] => sub_wire5[21].IN1
datab_1[9] => sub_wire5[22].IN1
datab_1[10] => sub_wire5[23].IN1
datab_1[11] => sub_wire5[24].IN1
datab_1[12] => sub_wire5[25].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_rom2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_rom2:auto_generated.dataa[0]
dataa[1] => mult_add_rom2:auto_generated.dataa[1]
dataa[2] => mult_add_rom2:auto_generated.dataa[2]
dataa[3] => mult_add_rom2:auto_generated.dataa[3]
dataa[4] => mult_add_rom2:auto_generated.dataa[4]
dataa[5] => mult_add_rom2:auto_generated.dataa[5]
dataa[6] => mult_add_rom2:auto_generated.dataa[6]
dataa[7] => mult_add_rom2:auto_generated.dataa[7]
dataa[8] => mult_add_rom2:auto_generated.dataa[8]
dataa[9] => mult_add_rom2:auto_generated.dataa[9]
dataa[10] => mult_add_rom2:auto_generated.dataa[10]
dataa[11] => mult_add_rom2:auto_generated.dataa[11]
dataa[12] => mult_add_rom2:auto_generated.dataa[12]
dataa[13] => mult_add_rom2:auto_generated.dataa[13]
dataa[14] => mult_add_rom2:auto_generated.dataa[14]
dataa[15] => mult_add_rom2:auto_generated.dataa[15]
dataa[16] => mult_add_rom2:auto_generated.dataa[16]
dataa[17] => mult_add_rom2:auto_generated.dataa[17]
dataa[18] => mult_add_rom2:auto_generated.dataa[18]
dataa[19] => mult_add_rom2:auto_generated.dataa[19]
dataa[20] => mult_add_rom2:auto_generated.dataa[20]
dataa[21] => mult_add_rom2:auto_generated.dataa[21]
dataa[22] => mult_add_rom2:auto_generated.dataa[22]
dataa[23] => mult_add_rom2:auto_generated.dataa[23]
dataa[24] => mult_add_rom2:auto_generated.dataa[24]
dataa[25] => mult_add_rom2:auto_generated.dataa[25]
datab[0] => mult_add_rom2:auto_generated.datab[0]
datab[1] => mult_add_rom2:auto_generated.datab[1]
datab[2] => mult_add_rom2:auto_generated.datab[2]
datab[3] => mult_add_rom2:auto_generated.datab[3]
datab[4] => mult_add_rom2:auto_generated.datab[4]
datab[5] => mult_add_rom2:auto_generated.datab[5]
datab[6] => mult_add_rom2:auto_generated.datab[6]
datab[7] => mult_add_rom2:auto_generated.datab[7]
datab[8] => mult_add_rom2:auto_generated.datab[8]
datab[9] => mult_add_rom2:auto_generated.datab[9]
datab[10] => mult_add_rom2:auto_generated.datab[10]
datab[11] => mult_add_rom2:auto_generated.datab[11]
datab[12] => mult_add_rom2:auto_generated.datab[12]
datab[13] => mult_add_rom2:auto_generated.datab[13]
datab[14] => mult_add_rom2:auto_generated.datab[14]
datab[15] => mult_add_rom2:auto_generated.datab[15]
datab[16] => mult_add_rom2:auto_generated.datab[16]
datab[17] => mult_add_rom2:auto_generated.datab[17]
datab[18] => mult_add_rom2:auto_generated.datab[18]
datab[19] => mult_add_rom2:auto_generated.datab[19]
datab[20] => mult_add_rom2:auto_generated.datab[20]
datab[21] => mult_add_rom2:auto_generated.datab[21]
datab[22] => mult_add_rom2:auto_generated.datab[22]
datab[23] => mult_add_rom2:auto_generated.datab[23]
datab[24] => mult_add_rom2:auto_generated.datab[24]
datab[25] => mult_add_rom2:auto_generated.datab[25]
ena0 => mult_add_rom2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_rom2:auto_generated.result[0]
result[1] <= mult_add_rom2:auto_generated.result[1]
result[2] <= mult_add_rom2:auto_generated.result[2]
result[3] <= mult_add_rom2:auto_generated.result[3]
result[4] <= mult_add_rom2:auto_generated.result[4]
result[5] <= mult_add_rom2:auto_generated.result[5]
result[6] <= mult_add_rom2:auto_generated.result[6]
result[7] <= mult_add_rom2:auto_generated.result[7]
result[8] <= mult_add_rom2:auto_generated.result[8]
result[9] <= mult_add_rom2:auto_generated.result[9]
result[10] <= mult_add_rom2:auto_generated.result[10]
result[11] <= mult_add_rom2:auto_generated.result[11]
result[12] <= mult_add_rom2:auto_generated.result[12]
result[13] <= mult_add_rom2:auto_generated.result[13]
result[14] <= mult_add_rom2:auto_generated.result[14]
result[15] <= mult_add_rom2:auto_generated.result[15]
result[16] <= mult_add_rom2:auto_generated.result[16]
result[17] <= mult_add_rom2:auto_generated.result[17]
result[18] <= mult_add_rom2:auto_generated.result[18]
result[19] <= mult_add_rom2:auto_generated.result[19]
result[20] <= mult_add_rom2:auto_generated.result[20]
result[21] <= mult_add_rom2:auto_generated.result[21]
result[22] <= mult_add_rom2:auto_generated.result[22]
result[23] <= mult_add_rom2:auto_generated.result[23]
result[24] <= mult_add_rom2:auto_generated.result[24]
result[25] <= mult_add_rom2:auto_generated.result[25]
result[26] <= mult_add_rom2:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated
clock0 => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.clock0
dataa[0] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[0]
dataa[1] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[1]
dataa[2] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[2]
dataa[3] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[3]
dataa[4] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[4]
dataa[5] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[5]
dataa[6] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[6]
dataa[7] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[7]
dataa[8] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[8]
dataa[9] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[9]
dataa[10] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[10]
dataa[11] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[11]
dataa[12] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[12]
dataa[13] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[13]
dataa[14] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[14]
dataa[15] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[15]
dataa[16] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[16]
dataa[17] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[17]
dataa[18] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[18]
dataa[19] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[19]
dataa[20] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[20]
dataa[21] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[21]
dataa[22] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[22]
dataa[23] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[23]
dataa[24] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[24]
dataa[25] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.dataa[25]
datab[0] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[0]
datab[1] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[1]
datab[2] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[2]
datab[3] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[3]
datab[4] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[4]
datab[5] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[5]
datab[6] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[6]
datab[7] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[7]
datab[8] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[8]
datab[9] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[9]
datab[10] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[10]
datab[11] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[11]
datab[12] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[12]
datab[13] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[13]
datab[14] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[14]
datab[15] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[15]
datab[16] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[16]
datab[17] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[17]
datab[18] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[18]
datab[19] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[19]
datab[20] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[20]
datab[21] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[21]
datab[22] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[22]
datab[23] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[23]
datab[24] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[24]
datab[25] => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.datab[25]
ena0 => mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.ena0
result[0] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[0]
result[1] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[1]
result[2] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[2]
result[3] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[3]
result[4] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[4]
result[5] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[5]
result[6] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[6]
result[7] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[7]
result[8] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[8]
result[9] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[9]
result[10] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[10]
result[11] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[11]
result[12] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[12]
result[13] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[13]
result[14] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[14]
result[15] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[15]
result[16] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[16]
result[17] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[17]
result[18] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[18]
result[19] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[19]
result[20] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[20]
result[21] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[21]
result[22] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[22]
result[23] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[23]
result[24] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[24]
result[25] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[25]
result[26] <= mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1.result[26]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
ena0 => ena0.IN1
ena1 => ena1.IN1
ena2 => ena2.IN1
ena3 => ena3.IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl2.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl2.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
dataa[24] => dataa_split_input[24].IN1
dataa[25] => dataa_split_input[25].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signa_reg_block
clock[0] => data_out_wire[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signb_reg_block
clock[0] => data_out_wire[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_1[0].IN1
data_in[14] => data_split_1[1].IN1
data_in[15] => data_split_1[2].IN1
data_in[16] => data_split_1[3].IN1
data_in[17] => data_split_1[4].IN1
data_in[18] => data_split_1[5].IN1
data_in[19] => data_split_1[6].IN1
data_in[20] => data_split_1[7].IN1
data_in[21] => data_split_1[8].IN1
data_in[22] => data_split_1[9].IN1
data_in[23] => data_split_1[10].IN1
data_in[24] => data_split_1[11].IN1
data_in[25] => data_split_1[12].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_1[0].IN1
data_in[14] => data_split_1[1].IN1
data_in[15] => data_split_1[2].IN1
data_in[16] => data_split_1[3].IN1
data_in[17] => data_split_1[4].IN1
data_in[18] => data_split_1[5].IN1
data_in[19] => data_split_1[6].IN1
data_in[20] => data_split_1[7].IN1
data_in[21] => data_split_1[8].IN1
data_in[22] => data_split_1[9].IN1
data_in[23] => data_split_1[10].IN1
data_in[24] => data_split_1[11].IN1
data_in[25] => data_split_1[12].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_0[17].IN1
data_in[18] => data_split_0[18].IN1
data_in[19] => data_split_0[19].IN1
data_in[20] => data_split_0[20].IN1
data_in[21] => data_split_0[21].IN1
data_in[22] => data_split_1[0].IN1
data_in[23] => data_split_1[1].IN1
data_in[24] => data_split_1[2].IN1
data_in[25] => data_split_1[3].IN1
data_in[26] => data_split_1[4].IN1
data_in[27] => data_split_1[5].IN1
data_in[28] => data_split_1[6].IN1
data_in[29] => data_split_1[7].IN1
data_in[30] => data_split_1[8].IN1
data_in[31] => data_split_1[9].IN1
data_in[32] => data_split_1[10].IN1
data_in[33] => data_split_1[11].IN1
data_in[34] => data_split_1[12].IN1
data_in[35] => data_split_1[13].IN1
data_in[36] => data_split_1[14].IN1
data_in[37] => data_split_1[15].IN1
data_in[38] => data_split_1[16].IN1
data_in[39] => data_split_1[17].IN1
data_in[40] => data_split_1[18].IN1
data_in[41] => data_split_1[19].IN1
data_in[42] => data_split_1[20].IN1
data_in[43] => data_split_1[21].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[17] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[18] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[19] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[20] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[21] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[17] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[18] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[19] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[20] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[21] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[17] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[18] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[19] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[20] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[21] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[17] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[18] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[19] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[20] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[21] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_0[8] => preadder_input_a0[8].IN1
dataa_in_0[9] => preadder_input_a0[9].IN1
dataa_in_0[10] => preadder_input_a0[10].IN1
dataa_in_0[11] => preadder_input_a0[11].IN1
dataa_in_0[12] => preadder_input_a0[12].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_1[8] => preadder_input_a1[8].IN1
dataa_in_1[9] => preadder_input_a1[9].IN1
dataa_in_1[10] => preadder_input_a1[10].IN1
dataa_in_1[11] => preadder_input_a1[11].IN1
dataa_in_1[12] => preadder_input_a1[12].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_2[8] => preadder_input_a2[8].IN1
dataa_in_2[9] => preadder_input_a2[9].IN1
dataa_in_2[10] => preadder_input_a2[10].IN1
dataa_in_2[11] => preadder_input_a2[11].IN1
dataa_in_2[12] => preadder_input_a2[12].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
dataa_in_3[8] => preadder_input_a3[8].IN1
dataa_in_3[9] => preadder_input_a3[9].IN1
dataa_in_3[10] => preadder_input_a3[10].IN1
dataa_in_3[11] => preadder_input_a3[11].IN1
dataa_in_3[12] => preadder_input_a3[12].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_0[16] => ~NO_FANOUT~
datac_in_0[17] => ~NO_FANOUT~
datac_in_0[18] => ~NO_FANOUT~
datac_in_0[19] => ~NO_FANOUT~
datac_in_0[20] => ~NO_FANOUT~
datac_in_0[21] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_1[16] => ~NO_FANOUT~
datac_in_1[17] => ~NO_FANOUT~
datac_in_1[18] => ~NO_FANOUT~
datac_in_1[19] => ~NO_FANOUT~
datac_in_1[20] => ~NO_FANOUT~
datac_in_1[21] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_2[16] => ~NO_FANOUT~
datac_in_2[17] => ~NO_FANOUT~
datac_in_2[18] => ~NO_FANOUT~
datac_in_2[19] => ~NO_FANOUT~
datac_in_2[20] => ~NO_FANOUT~
datac_in_2[21] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
datac_in_3[16] => ~NO_FANOUT~
datac_in_3[17] => ~NO_FANOUT~
datac_in_3[18] => ~NO_FANOUT~
datac_in_3[19] => ~NO_FANOUT~
datac_in_3[20] => ~NO_FANOUT~
datac_in_3[21] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a0[8] <= preadder_input_a0[8].DB_MAX_OUTPUT_PORT_TYPE
result_a0[9] <= preadder_input_a0[9].DB_MAX_OUTPUT_PORT_TYPE
result_a0[10] <= preadder_input_a0[10].DB_MAX_OUTPUT_PORT_TYPE
result_a0[11] <= preadder_input_a0[11].DB_MAX_OUTPUT_PORT_TYPE
result_a0[12] <= preadder_input_a0[12].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[8] <= preadder_input_a1[8].DB_MAX_OUTPUT_PORT_TYPE
result_a1[9] <= preadder_input_a1[9].DB_MAX_OUTPUT_PORT_TYPE
result_a1[10] <= preadder_input_a1[10].DB_MAX_OUTPUT_PORT_TYPE
result_a1[11] <= preadder_input_a1[11].DB_MAX_OUTPUT_PORT_TYPE
result_a1[12] <= preadder_input_a1[12].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[8] <= preadder_input_a2[8].DB_MAX_OUTPUT_PORT_TYPE
result_a2[9] <= preadder_input_a2[9].DB_MAX_OUTPUT_PORT_TYPE
result_a2[10] <= preadder_input_a2[10].DB_MAX_OUTPUT_PORT_TYPE
result_a2[11] <= preadder_input_a2[11].DB_MAX_OUTPUT_PORT_TYPE
result_a2[12] <= preadder_input_a2[12].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[8] <= preadder_input_a3[8].DB_MAX_OUTPUT_PORT_TYPE
result_a3[9] <= preadder_input_a3[9].DB_MAX_OUTPUT_PORT_TYPE
result_a3[10] <= preadder_input_a3[10].DB_MAX_OUTPUT_PORT_TYPE
result_a3[11] <= preadder_input_a3[11].DB_MAX_OUTPUT_PORT_TYPE
result_a3[12] <= preadder_input_a3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a0[8] => data_in_a0[8].IN1
data_in_a0[9] => data_in_a0[9].IN1
data_in_a0[10] => data_in_a0[10].IN1
data_in_a0[11] => data_in_a0[11].IN1
data_in_a0[12] => data_in_a0[12].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a1[8] => data_in_a1[8].IN1
data_in_a1[9] => data_in_a1[9].IN1
data_in_a1[10] => data_in_a1[10].IN1
data_in_a1[11] => data_in_a1[11].IN1
data_in_a1[12] => data_in_a1[12].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a2[8] => data_in_a2[8].IN1
data_in_a2[9] => data_in_a2[9].IN1
data_in_a2[10] => data_in_a2[10].IN1
data_in_a2[11] => data_in_a2[11].IN1
data_in_a2[12] => data_in_a2[12].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_a3[8] => data_in_a3[8].IN1
data_in_a3[9] => data_in_a3[9].IN1
data_in_a3[10] => data_in_a3[10].IN1
data_in_a3[11] => data_in_a3[11].IN1
data_in_a3[12] => data_in_a3[12].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= adder_result_1[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= adder_result_1[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= adder_result_1[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= adder_result_1[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= adder_result_1[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= adder_result_1[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= adder_result_1[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= adder_result_1[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= adder_result_1[26].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_rom2:auto_generated|mult_add_rom2_altera_mult_add_ed5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0
clock0 => clock0.IN1
clken => clken.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_0[8] => sub_wire2[8].IN1
dataa_0[9] => sub_wire2[9].IN1
dataa_0[10] => sub_wire2[10].IN1
dataa_0[11] => sub_wire2[11].IN1
dataa_0[12] => sub_wire2[12].IN1
dataa_1[0] => sub_wire2[13].IN1
dataa_1[1] => sub_wire2[14].IN1
dataa_1[2] => sub_wire2[15].IN1
dataa_1[3] => sub_wire2[16].IN1
dataa_1[4] => sub_wire2[17].IN1
dataa_1[5] => sub_wire2[18].IN1
dataa_1[6] => sub_wire2[19].IN1
dataa_1[7] => sub_wire2[20].IN1
dataa_1[8] => sub_wire2[21].IN1
dataa_1[9] => sub_wire2[22].IN1
dataa_1[10] => sub_wire2[23].IN1
dataa_1[11] => sub_wire2[24].IN1
dataa_1[12] => sub_wire2[25].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_0[12] => sub_wire5[12].IN1
datab_1[0] => sub_wire5[13].IN1
datab_1[1] => sub_wire5[14].IN1
datab_1[2] => sub_wire5[15].IN1
datab_1[3] => sub_wire5[16].IN1
datab_1[4] => sub_wire5[17].IN1
datab_1[5] => sub_wire5[18].IN1
datab_1[6] => sub_wire5[19].IN1
datab_1[7] => sub_wire5[20].IN1
datab_1[8] => sub_wire5[21].IN1
datab_1[9] => sub_wire5[22].IN1
datab_1[10] => sub_wire5[23].IN1
datab_1[11] => sub_wire5[24].IN1
datab_1[12] => sub_wire5[25].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_qnm2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_qnm2:auto_generated.dataa[0]
dataa[1] => mult_add_qnm2:auto_generated.dataa[1]
dataa[2] => mult_add_qnm2:auto_generated.dataa[2]
dataa[3] => mult_add_qnm2:auto_generated.dataa[3]
dataa[4] => mult_add_qnm2:auto_generated.dataa[4]
dataa[5] => mult_add_qnm2:auto_generated.dataa[5]
dataa[6] => mult_add_qnm2:auto_generated.dataa[6]
dataa[7] => mult_add_qnm2:auto_generated.dataa[7]
dataa[8] => mult_add_qnm2:auto_generated.dataa[8]
dataa[9] => mult_add_qnm2:auto_generated.dataa[9]
dataa[10] => mult_add_qnm2:auto_generated.dataa[10]
dataa[11] => mult_add_qnm2:auto_generated.dataa[11]
dataa[12] => mult_add_qnm2:auto_generated.dataa[12]
dataa[13] => mult_add_qnm2:auto_generated.dataa[13]
dataa[14] => mult_add_qnm2:auto_generated.dataa[14]
dataa[15] => mult_add_qnm2:auto_generated.dataa[15]
dataa[16] => mult_add_qnm2:auto_generated.dataa[16]
dataa[17] => mult_add_qnm2:auto_generated.dataa[17]
dataa[18] => mult_add_qnm2:auto_generated.dataa[18]
dataa[19] => mult_add_qnm2:auto_generated.dataa[19]
dataa[20] => mult_add_qnm2:auto_generated.dataa[20]
dataa[21] => mult_add_qnm2:auto_generated.dataa[21]
dataa[22] => mult_add_qnm2:auto_generated.dataa[22]
dataa[23] => mult_add_qnm2:auto_generated.dataa[23]
dataa[24] => mult_add_qnm2:auto_generated.dataa[24]
dataa[25] => mult_add_qnm2:auto_generated.dataa[25]
datab[0] => mult_add_qnm2:auto_generated.datab[0]
datab[1] => mult_add_qnm2:auto_generated.datab[1]
datab[2] => mult_add_qnm2:auto_generated.datab[2]
datab[3] => mult_add_qnm2:auto_generated.datab[3]
datab[4] => mult_add_qnm2:auto_generated.datab[4]
datab[5] => mult_add_qnm2:auto_generated.datab[5]
datab[6] => mult_add_qnm2:auto_generated.datab[6]
datab[7] => mult_add_qnm2:auto_generated.datab[7]
datab[8] => mult_add_qnm2:auto_generated.datab[8]
datab[9] => mult_add_qnm2:auto_generated.datab[9]
datab[10] => mult_add_qnm2:auto_generated.datab[10]
datab[11] => mult_add_qnm2:auto_generated.datab[11]
datab[12] => mult_add_qnm2:auto_generated.datab[12]
datab[13] => mult_add_qnm2:auto_generated.datab[13]
datab[14] => mult_add_qnm2:auto_generated.datab[14]
datab[15] => mult_add_qnm2:auto_generated.datab[15]
datab[16] => mult_add_qnm2:auto_generated.datab[16]
datab[17] => mult_add_qnm2:auto_generated.datab[17]
datab[18] => mult_add_qnm2:auto_generated.datab[18]
datab[19] => mult_add_qnm2:auto_generated.datab[19]
datab[20] => mult_add_qnm2:auto_generated.datab[20]
datab[21] => mult_add_qnm2:auto_generated.datab[21]
datab[22] => mult_add_qnm2:auto_generated.datab[22]
datab[23] => mult_add_qnm2:auto_generated.datab[23]
datab[24] => mult_add_qnm2:auto_generated.datab[24]
datab[25] => mult_add_qnm2:auto_generated.datab[25]
ena0 => mult_add_qnm2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_qnm2:auto_generated.result[0]
result[1] <= mult_add_qnm2:auto_generated.result[1]
result[2] <= mult_add_qnm2:auto_generated.result[2]
result[3] <= mult_add_qnm2:auto_generated.result[3]
result[4] <= mult_add_qnm2:auto_generated.result[4]
result[5] <= mult_add_qnm2:auto_generated.result[5]
result[6] <= mult_add_qnm2:auto_generated.result[6]
result[7] <= mult_add_qnm2:auto_generated.result[7]
result[8] <= mult_add_qnm2:auto_generated.result[8]
result[9] <= mult_add_qnm2:auto_generated.result[9]
result[10] <= mult_add_qnm2:auto_generated.result[10]
result[11] <= mult_add_qnm2:auto_generated.result[11]
result[12] <= mult_add_qnm2:auto_generated.result[12]
result[13] <= mult_add_qnm2:auto_generated.result[13]
result[14] <= mult_add_qnm2:auto_generated.result[14]
result[15] <= mult_add_qnm2:auto_generated.result[15]
result[16] <= mult_add_qnm2:auto_generated.result[16]
result[17] <= mult_add_qnm2:auto_generated.result[17]
result[18] <= mult_add_qnm2:auto_generated.result[18]
result[19] <= mult_add_qnm2:auto_generated.result[19]
result[20] <= mult_add_qnm2:auto_generated.result[20]
result[21] <= mult_add_qnm2:auto_generated.result[21]
result[22] <= mult_add_qnm2:auto_generated.result[22]
result[23] <= mult_add_qnm2:auto_generated.result[23]
result[24] <= mult_add_qnm2:auto_generated.result[24]
result[25] <= mult_add_qnm2:auto_generated.result[25]
result[26] <= mult_add_qnm2:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated
clock0 => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.clock0
dataa[0] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[0]
dataa[1] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[1]
dataa[2] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[2]
dataa[3] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[3]
dataa[4] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[4]
dataa[5] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[5]
dataa[6] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[6]
dataa[7] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[7]
dataa[8] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[8]
dataa[9] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[9]
dataa[10] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[10]
dataa[11] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[11]
dataa[12] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[12]
dataa[13] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[13]
dataa[14] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[14]
dataa[15] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[15]
dataa[16] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[16]
dataa[17] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[17]
dataa[18] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[18]
dataa[19] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[19]
dataa[20] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[20]
dataa[21] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[21]
dataa[22] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[22]
dataa[23] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[23]
dataa[24] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[24]
dataa[25] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.dataa[25]
datab[0] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[0]
datab[1] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[1]
datab[2] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[2]
datab[3] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[3]
datab[4] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[4]
datab[5] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[5]
datab[6] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[6]
datab[7] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[7]
datab[8] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[8]
datab[9] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[9]
datab[10] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[10]
datab[11] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[11]
datab[12] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[12]
datab[13] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[13]
datab[14] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[14]
datab[15] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[15]
datab[16] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[16]
datab[17] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[17]
datab[18] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[18]
datab[19] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[19]
datab[20] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[20]
datab[21] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[21]
datab[22] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[22]
datab[23] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[23]
datab[24] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[24]
datab[25] => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.datab[25]
ena0 => mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.ena0
result[0] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[0]
result[1] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[1]
result[2] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[2]
result[3] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[3]
result[4] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[4]
result[5] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[5]
result[6] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[6]
result[7] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[7]
result[8] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[8]
result[9] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[9]
result[10] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[10]
result[11] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[11]
result[12] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[12]
result[13] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[13]
result[14] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[14]
result[15] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[15]
result[16] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[16]
result[17] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[17]
result[18] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[18]
result[19] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[19]
result[20] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[20]
result[21] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[21]
result[22] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[22]
result[23] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[23]
result[24] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[24]
result[25] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[25]
result[26] <= mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1.result[26]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1
clock0 => altera_mult_add_rtl:altera_mult_add_rtl2.clock0
dataa[0] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[0]
dataa[1] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[1]
dataa[2] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[2]
dataa[3] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[3]
dataa[4] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[4]
dataa[5] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[5]
dataa[6] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[6]
dataa[7] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[7]
dataa[8] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[8]
dataa[9] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[9]
dataa[10] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[10]
dataa[11] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[11]
dataa[12] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[12]
dataa[13] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[13]
dataa[14] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[14]
dataa[15] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[15]
dataa[16] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[16]
dataa[17] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[17]
dataa[18] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[18]
dataa[19] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[19]
dataa[20] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[20]
dataa[21] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[21]
dataa[22] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[22]
dataa[23] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[23]
dataa[24] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[24]
dataa[25] => altera_mult_add_rtl:altera_mult_add_rtl2.dataa[25]
datab[0] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[0]
datab[1] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[1]
datab[2] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[2]
datab[3] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[3]
datab[4] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[4]
datab[5] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[5]
datab[6] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[6]
datab[7] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[7]
datab[8] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[8]
datab[9] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[9]
datab[10] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[10]
datab[11] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[11]
datab[12] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[12]
datab[13] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[13]
datab[14] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[14]
datab[15] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[15]
datab[16] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[16]
datab[17] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[17]
datab[18] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[18]
datab[19] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[19]
datab[20] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[20]
datab[21] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[21]
datab[22] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[22]
datab[23] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[23]
datab[24] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[24]
datab[25] => altera_mult_add_rtl:altera_mult_add_rtl2.datab[25]
ena0 => altera_mult_add_rtl:altera_mult_add_rtl2.ena0
ena1 => altera_mult_add_rtl:altera_mult_add_rtl2.ena1
ena2 => altera_mult_add_rtl:altera_mult_add_rtl2.ena2
ena3 => altera_mult_add_rtl:altera_mult_add_rtl2.ena3
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[0]
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[1]
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[2]
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[3]
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[4]
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[5]
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[6]
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[7]
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[8]
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[9]
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[10]
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[11]
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[12]
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[13]
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[14]
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[15]
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[16]
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[17]
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[18]
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[19]
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[20]
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[21]
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[22]
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[23]
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[24]
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[25]
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl2.result[26]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
dataa[24] => dataa_split_input[24].IN1
dataa[25] => dataa_split_input[25].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signa_reg_block
clock[0] => data_out_wire[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signb_reg_block
clock[0] => data_out_wire[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_1[0].IN1
data_in[14] => data_split_1[1].IN1
data_in[15] => data_split_1[2].IN1
data_in[16] => data_split_1[3].IN1
data_in[17] => data_split_1[4].IN1
data_in[18] => data_split_1[5].IN1
data_in[19] => data_split_1[6].IN1
data_in[20] => data_split_1[7].IN1
data_in[21] => data_split_1[8].IN1
data_in[22] => data_split_1[9].IN1
data_in[23] => data_split_1[10].IN1
data_in[24] => data_split_1[11].IN1
data_in[25] => data_split_1[12].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_1[0].IN1
data_in[14] => data_split_1[1].IN1
data_in[15] => data_split_1[2].IN1
data_in[16] => data_split_1[3].IN1
data_in[17] => data_split_1[4].IN1
data_in[18] => data_split_1[5].IN1
data_in[19] => data_split_1[6].IN1
data_in[20] => data_split_1[7].IN1
data_in[21] => data_split_1[8].IN1
data_in[22] => data_split_1[9].IN1
data_in[23] => data_split_1[10].IN1
data_in[24] => data_split_1[11].IN1
data_in[25] => data_split_1[12].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_0[17].IN1
data_in[18] => data_split_0[18].IN1
data_in[19] => data_split_0[19].IN1
data_in[20] => data_split_0[20].IN1
data_in[21] => data_split_0[21].IN1
data_in[22] => data_split_1[0].IN1
data_in[23] => data_split_1[1].IN1
data_in[24] => data_split_1[2].IN1
data_in[25] => data_split_1[3].IN1
data_in[26] => data_split_1[4].IN1
data_in[27] => data_split_1[5].IN1
data_in[28] => data_split_1[6].IN1
data_in[29] => data_split_1[7].IN1
data_in[30] => data_split_1[8].IN1
data_in[31] => data_split_1[9].IN1
data_in[32] => data_split_1[10].IN1
data_in[33] => data_split_1[11].IN1
data_in[34] => data_split_1[12].IN1
data_in[35] => data_split_1[13].IN1
data_in[36] => data_split_1[14].IN1
data_in[37] => data_split_1[15].IN1
data_in[38] => data_split_1[16].IN1
data_in[39] => data_split_1[17].IN1
data_in[40] => data_split_1[18].IN1
data_in[41] => data_split_1[19].IN1
data_in[42] => data_split_1[20].IN1
data_in[43] => data_split_1[21].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[17] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[18] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[19] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[20] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[21] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[17] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[18] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[19] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[20] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[21] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[17] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[18] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[19] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[20] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[21] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[17] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[18] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[19] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[20] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[21] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_0[8] => preadder_input_a0[8].IN1
dataa_in_0[9] => preadder_input_a0[9].IN1
dataa_in_0[10] => preadder_input_a0[10].IN1
dataa_in_0[11] => preadder_input_a0[11].IN1
dataa_in_0[12] => preadder_input_a0[12].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_1[8] => preadder_input_a1[8].IN1
dataa_in_1[9] => preadder_input_a1[9].IN1
dataa_in_1[10] => preadder_input_a1[10].IN1
dataa_in_1[11] => preadder_input_a1[11].IN1
dataa_in_1[12] => preadder_input_a1[12].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_2[8] => preadder_input_a2[8].IN1
dataa_in_2[9] => preadder_input_a2[9].IN1
dataa_in_2[10] => preadder_input_a2[10].IN1
dataa_in_2[11] => preadder_input_a2[11].IN1
dataa_in_2[12] => preadder_input_a2[12].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
dataa_in_3[8] => preadder_input_a3[8].IN1
dataa_in_3[9] => preadder_input_a3[9].IN1
dataa_in_3[10] => preadder_input_a3[10].IN1
dataa_in_3[11] => preadder_input_a3[11].IN1
dataa_in_3[12] => preadder_input_a3[12].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_0[16] => ~NO_FANOUT~
datac_in_0[17] => ~NO_FANOUT~
datac_in_0[18] => ~NO_FANOUT~
datac_in_0[19] => ~NO_FANOUT~
datac_in_0[20] => ~NO_FANOUT~
datac_in_0[21] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_1[16] => ~NO_FANOUT~
datac_in_1[17] => ~NO_FANOUT~
datac_in_1[18] => ~NO_FANOUT~
datac_in_1[19] => ~NO_FANOUT~
datac_in_1[20] => ~NO_FANOUT~
datac_in_1[21] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_2[16] => ~NO_FANOUT~
datac_in_2[17] => ~NO_FANOUT~
datac_in_2[18] => ~NO_FANOUT~
datac_in_2[19] => ~NO_FANOUT~
datac_in_2[20] => ~NO_FANOUT~
datac_in_2[21] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
datac_in_3[16] => ~NO_FANOUT~
datac_in_3[17] => ~NO_FANOUT~
datac_in_3[18] => ~NO_FANOUT~
datac_in_3[19] => ~NO_FANOUT~
datac_in_3[20] => ~NO_FANOUT~
datac_in_3[21] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a0[8] <= preadder_input_a0[8].DB_MAX_OUTPUT_PORT_TYPE
result_a0[9] <= preadder_input_a0[9].DB_MAX_OUTPUT_PORT_TYPE
result_a0[10] <= preadder_input_a0[10].DB_MAX_OUTPUT_PORT_TYPE
result_a0[11] <= preadder_input_a0[11].DB_MAX_OUTPUT_PORT_TYPE
result_a0[12] <= preadder_input_a0[12].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[8] <= preadder_input_a1[8].DB_MAX_OUTPUT_PORT_TYPE
result_a1[9] <= preadder_input_a1[9].DB_MAX_OUTPUT_PORT_TYPE
result_a1[10] <= preadder_input_a1[10].DB_MAX_OUTPUT_PORT_TYPE
result_a1[11] <= preadder_input_a1[11].DB_MAX_OUTPUT_PORT_TYPE
result_a1[12] <= preadder_input_a1[12].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[8] <= preadder_input_a2[8].DB_MAX_OUTPUT_PORT_TYPE
result_a2[9] <= preadder_input_a2[9].DB_MAX_OUTPUT_PORT_TYPE
result_a2[10] <= preadder_input_a2[10].DB_MAX_OUTPUT_PORT_TYPE
result_a2[11] <= preadder_input_a2[11].DB_MAX_OUTPUT_PORT_TYPE
result_a2[12] <= preadder_input_a2[12].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[8] <= preadder_input_a3[8].DB_MAX_OUTPUT_PORT_TYPE
result_a3[9] <= preadder_input_a3[9].DB_MAX_OUTPUT_PORT_TYPE
result_a3[10] <= preadder_input_a3[10].DB_MAX_OUTPUT_PORT_TYPE
result_a3[11] <= preadder_input_a3[11].DB_MAX_OUTPUT_PORT_TYPE
result_a3[12] <= preadder_input_a3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[12] => data_out[13].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[13] => data_out[14].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a0[8] => data_in_a0[8].IN1
data_in_a0[9] => data_in_a0[9].IN1
data_in_a0[10] => data_in_a0[10].IN1
data_in_a0[11] => data_in_a0[11].IN1
data_in_a0[12] => data_in_a0[12].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a1[8] => data_in_a1[8].IN1
data_in_a1[9] => data_in_a1[9].IN1
data_in_a1[10] => data_in_a1[10].IN1
data_in_a1[11] => data_in_a1[11].IN1
data_in_a1[12] => data_in_a1[12].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a2[8] => data_in_a2[8].IN1
data_in_a2[9] => data_in_a2[9].IN1
data_in_a2[10] => data_in_a2[10].IN1
data_in_a2[11] => data_in_a2[11].IN1
data_in_a2[12] => data_in_a2[12].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_a3[8] => data_in_a3[8].IN1
data_in_a3[9] => data_in_a3[9].IN1
data_in_a3[10] => data_in_a3[10].IN1
data_in_a3[11] => data_in_a3[11].IN1
data_in_a3[12] => data_in_a3[12].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= adder_result_1[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= adder_result_1[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= adder_result_1[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= adder_result_1[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= adder_result_1[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= adder_result_1[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= adder_result_1[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= adder_result_1[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= adder_result_1[26].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_derot:ux0136
crwx_rc[0] => crwy_rc[0].DATAIN
crwx_rc[1] => crwy_rc[1].DATAIN
crwx_rc[2] => crwy_rc[2].DATAIN
crwx_rc[3] => crwy_rc[3].DATAIN
crwx_rc[4] => crwy_rc[4].DATAIN
crwx_rc[5] => crwy_rc[5].DATAIN
crwx_rc[6] => crwy_rc[6].DATAIN
crwx_rc[7] => crwy_rc[7].DATAIN
crwx_rc[8] => crwy_rc[8].DATAIN
crwx_rc[9] => crwy_rc[9].DATAIN
crwx_rc[10] => crwy_rc[10].DATAIN
crwx_rc[11] => crwy_rc[11].DATAIN
crwx_rc[12] => crwy_rc[12].DATAIN
crwx_rf[0] => crwy_rf[0].DATAIN
crwx_rf[1] => crwy_rf[1].DATAIN
crwx_rf[2] => crwy_rf[2].DATAIN
crwx_rf[3] => crwy_rf[3].DATAIN
crwx_rf[4] => crwy_rf[4].DATAIN
crwx_rf[5] => crwy_rf[5].DATAIN
crwx_rf[6] => crwy_rf[6].DATAIN
crwx_rf[7] => crwy_rf[7].DATAIN
crwx_rf[8] => crwy_rf[8].DATAIN
crwx_rf[9] => crwy_rf[9].DATAIN
crwx_rf[10] => crwy_rf[10].DATAIN
crwx_rf[11] => crwy_rf[11].DATAIN
crwx_rf[12] => crwy_rf[12].DATAIN
srwx_rc[0] => srwy_rc[0].DATAIN
srwx_rc[1] => srwy_rc[1].DATAIN
srwx_rc[2] => srwy_rc[2].DATAIN
srwx_rc[3] => srwy_rc[3].DATAIN
srwx_rc[4] => srwy_rc[4].DATAIN
srwx_rc[5] => srwy_rc[5].DATAIN
srwx_rc[6] => srwy_rc[6].DATAIN
srwx_rc[7] => srwy_rc[7].DATAIN
srwx_rc[8] => srwy_rc[8].DATAIN
srwx_rc[9] => srwy_rc[9].DATAIN
srwx_rc[10] => srwy_rc[10].DATAIN
srwx_rc[11] => srwy_rc[11].DATAIN
srwx_rc[12] => srwy_rc[12].DATAIN
srwx_rf[0] => srwy_rf[0].DATAIN
srwx_rf[1] => srwy_rf[1].DATAIN
srwx_rf[2] => srwy_rf[2].DATAIN
srwx_rf[3] => srwy_rf[3].DATAIN
srwx_rf[4] => srwy_rf[4].DATAIN
srwx_rf[5] => srwy_rf[5].DATAIN
srwx_rf[6] => srwy_rf[6].DATAIN
srwx_rf[7] => srwy_rf[7].DATAIN
srwx_rf[8] => srwy_rf[8].DATAIN
srwx_rf[9] => srwy_rf[9].DATAIN
srwx_rf[10] => srwy_rf[10].DATAIN
srwx_rf[11] => srwy_rf[11].DATAIN
srwx_rf[12] => srwy_rf[12].DATAIN
crwy_rc[0] <= crwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[1] <= crwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[2] <= crwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[3] <= crwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[4] <= crwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[5] <= crwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[6] <= crwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[7] <= crwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[8] <= crwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[9] <= crwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[10] <= crwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[11] <= crwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[12] <= crwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[0] <= crwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[1] <= crwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[2] <= crwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[3] <= crwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[4] <= crwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[5] <= crwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[6] <= crwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[7] <= crwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[8] <= crwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[9] <= crwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[10] <= crwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[11] <= crwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[12] <= crwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[0] <= srwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[1] <= srwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[2] <= srwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[3] <= srwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[4] <= srwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[5] <= srwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[6] <= srwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[7] <= srwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[8] <= srwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[9] <= srwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[10] <= srwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[11] <= srwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[12] <= srwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[0] <= srwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[1] <= srwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[2] <= srwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[3] <= srwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[4] <= srwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[5] <= srwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[6] <= srwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[7] <= srwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[8] <= srwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[9] <= srwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[10] <= srwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[11] <= srwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[12] <= srwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_40l:auto_generated.dataa[0]
dataa[1] => add_sub_40l:auto_generated.dataa[1]
dataa[2] => add_sub_40l:auto_generated.dataa[2]
dataa[3] => add_sub_40l:auto_generated.dataa[3]
dataa[4] => add_sub_40l:auto_generated.dataa[4]
dataa[5] => add_sub_40l:auto_generated.dataa[5]
dataa[6] => add_sub_40l:auto_generated.dataa[6]
dataa[7] => add_sub_40l:auto_generated.dataa[7]
dataa[8] => add_sub_40l:auto_generated.dataa[8]
dataa[9] => add_sub_40l:auto_generated.dataa[9]
dataa[10] => add_sub_40l:auto_generated.dataa[10]
dataa[11] => add_sub_40l:auto_generated.dataa[11]
dataa[12] => add_sub_40l:auto_generated.dataa[12]
datab[0] => add_sub_40l:auto_generated.datab[0]
datab[1] => add_sub_40l:auto_generated.datab[1]
datab[2] => add_sub_40l:auto_generated.datab[2]
datab[3] => add_sub_40l:auto_generated.datab[3]
datab[4] => add_sub_40l:auto_generated.datab[4]
datab[5] => add_sub_40l:auto_generated.datab[5]
datab[6] => add_sub_40l:auto_generated.datab[6]
datab[7] => add_sub_40l:auto_generated.datab[7]
datab[8] => add_sub_40l:auto_generated.datab[8]
datab[9] => add_sub_40l:auto_generated.datab[9]
datab[10] => add_sub_40l:auto_generated.datab[10]
datab[11] => add_sub_40l:auto_generated.datab[11]
datab[12] => add_sub_40l:auto_generated.datab[12]
cin => add_sub_40l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_40l:auto_generated.clock
aclr => add_sub_40l:auto_generated.aclr
clken => add_sub_40l:auto_generated.clken
result[0] <= add_sub_40l:auto_generated.result[0]
result[1] <= add_sub_40l:auto_generated.result[1]
result[2] <= add_sub_40l:auto_generated.result[2]
result[3] <= add_sub_40l:auto_generated.result[3]
result[4] <= add_sub_40l:auto_generated.result[4]
result[5] <= add_sub_40l:auto_generated.result[5]
result[6] <= add_sub_40l:auto_generated.result[6]
result[7] <= add_sub_40l:auto_generated.result[7]
result[8] <= add_sub_40l:auto_generated.result[8]
result[9] <= add_sub_40l:auto_generated.result[9]
result[10] <= add_sub_40l:auto_generated.result[10]
result[11] <= add_sub_40l:auto_generated.result[11]
result[12] <= add_sub_40l:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated
aclr => pipeline_dffe[12].IN0
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk1
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_40l:auto_generated.dataa[0]
dataa[1] => add_sub_40l:auto_generated.dataa[1]
dataa[2] => add_sub_40l:auto_generated.dataa[2]
dataa[3] => add_sub_40l:auto_generated.dataa[3]
dataa[4] => add_sub_40l:auto_generated.dataa[4]
dataa[5] => add_sub_40l:auto_generated.dataa[5]
dataa[6] => add_sub_40l:auto_generated.dataa[6]
dataa[7] => add_sub_40l:auto_generated.dataa[7]
dataa[8] => add_sub_40l:auto_generated.dataa[8]
dataa[9] => add_sub_40l:auto_generated.dataa[9]
dataa[10] => add_sub_40l:auto_generated.dataa[10]
dataa[11] => add_sub_40l:auto_generated.dataa[11]
dataa[12] => add_sub_40l:auto_generated.dataa[12]
datab[0] => add_sub_40l:auto_generated.datab[0]
datab[1] => add_sub_40l:auto_generated.datab[1]
datab[2] => add_sub_40l:auto_generated.datab[2]
datab[3] => add_sub_40l:auto_generated.datab[3]
datab[4] => add_sub_40l:auto_generated.datab[4]
datab[5] => add_sub_40l:auto_generated.datab[5]
datab[6] => add_sub_40l:auto_generated.datab[6]
datab[7] => add_sub_40l:auto_generated.datab[7]
datab[8] => add_sub_40l:auto_generated.datab[8]
datab[9] => add_sub_40l:auto_generated.datab[9]
datab[10] => add_sub_40l:auto_generated.datab[10]
datab[11] => add_sub_40l:auto_generated.datab[11]
datab[12] => add_sub_40l:auto_generated.datab[12]
cin => add_sub_40l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_40l:auto_generated.clock
aclr => add_sub_40l:auto_generated.aclr
clken => add_sub_40l:auto_generated.clken
result[0] <= add_sub_40l:auto_generated.result[0]
result[1] <= add_sub_40l:auto_generated.result[1]
result[2] <= add_sub_40l:auto_generated.result[2]
result[3] <= add_sub_40l:auto_generated.result[3]
result[4] <= add_sub_40l:auto_generated.result[4]
result[5] <= add_sub_40l:auto_generated.result[5]
result[6] <= add_sub_40l:auto_generated.result[6]
result[7] <= add_sub_40l:auto_generated.result[7]
result[8] <= add_sub_40l:auto_generated.result[8]
result[9] <= add_sub_40l:auto_generated.result[9]
result[10] <= add_sub_40l:auto_generated.result[10]
result[11] <= add_sub_40l:auto_generated.result[11]
result[12] <= add_sub_40l:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated
aclr => pipeline_dffe[12].IN0
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_aki:auto_generated.clock
clk_en => cntr_aki:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_aki:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_aki:auto_generated.q[0]
q[1] <= cntr_aki:auto_generated.q[1]
q[2] <= cntr_aki:auto_generated.q[2]
q[3] <= cntr_aki:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated
aclr => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|add:add_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|add:add_inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_tih:auto_generated.dataa[0]
dataa[1] => add_sub_tih:auto_generated.dataa[1]
dataa[2] => add_sub_tih:auto_generated.dataa[2]
dataa[3] => add_sub_tih:auto_generated.dataa[3]
dataa[4] => add_sub_tih:auto_generated.dataa[4]
dataa[5] => add_sub_tih:auto_generated.dataa[5]
dataa[6] => add_sub_tih:auto_generated.dataa[6]
dataa[7] => add_sub_tih:auto_generated.dataa[7]
dataa[8] => add_sub_tih:auto_generated.dataa[8]
dataa[9] => add_sub_tih:auto_generated.dataa[9]
dataa[10] => add_sub_tih:auto_generated.dataa[10]
dataa[11] => add_sub_tih:auto_generated.dataa[11]
dataa[12] => add_sub_tih:auto_generated.dataa[12]
dataa[13] => add_sub_tih:auto_generated.dataa[13]
datab[0] => add_sub_tih:auto_generated.datab[0]
datab[1] => add_sub_tih:auto_generated.datab[1]
datab[2] => add_sub_tih:auto_generated.datab[2]
datab[3] => add_sub_tih:auto_generated.datab[3]
datab[4] => add_sub_tih:auto_generated.datab[4]
datab[5] => add_sub_tih:auto_generated.datab[5]
datab[6] => add_sub_tih:auto_generated.datab[6]
datab[7] => add_sub_tih:auto_generated.datab[7]
datab[8] => add_sub_tih:auto_generated.datab[8]
datab[9] => add_sub_tih:auto_generated.datab[9]
datab[10] => add_sub_tih:auto_generated.datab[10]
datab[11] => add_sub_tih:auto_generated.datab[11]
datab[12] => add_sub_tih:auto_generated.datab[12]
datab[13] => add_sub_tih:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tih:auto_generated.result[0]
result[1] <= add_sub_tih:auto_generated.result[1]
result[2] <= add_sub_tih:auto_generated.result[2]
result[3] <= add_sub_tih:auto_generated.result[3]
result[4] <= add_sub_tih:auto_generated.result[4]
result[5] <= add_sub_tih:auto_generated.result[5]
result[6] <= add_sub_tih:auto_generated.result[6]
result[7] <= add_sub_tih:auto_generated.result[7]
result[8] <= add_sub_tih:auto_generated.result[8]
result[9] <= add_sub_tih:auto_generated.result[9]
result[10] <= add_sub_tih:auto_generated.result[10]
result[11] <= add_sub_tih:auto_generated.result[11]
result[12] <= add_sub_tih:auto_generated.result[12]
result[13] <= add_sub_tih:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|add:add_inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tih:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[1] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[2] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[3] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[4] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[5] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[6] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[7] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[8] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[9] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[10] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[11] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[12] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_data[13] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_data
ast_source_valid <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_valid
ast_source_error[0] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_error
ast_source_error[1] <= FIR_3MHZ_low_0002:fir_3mhz_low_inst.ast_source_error


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst
clk => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.clk
reset_n => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.reset_n
ast_sink_data[0] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_data[13]
ast_sink_valid => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_data[13]
ast_source_valid <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst.ast_source_error[1]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_3MHZ_low_0002_rtl:hpfircore.clk
clk => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|FIR_3MHZ_low_0002_rtl:hpfircore
xIn_v[0] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.wren_a
xIn_v[0] => u0_m0_wo0_wi0_delayr32_enaAnd_q[0].IN1
xIn_v[0] => dspba_delay:d_u0_m0_wo0_memread_q_11.xin[0]
xIn_v[0] => u0_m0_wo0_wi0_delayr32_nor_q.IN1
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_mem_ab[4].OUTPUTSELECT
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_mem_ab[3].OUTPUTSELECT
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_mem_ab[2].OUTPUTSELECT
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_mem_ab[1].OUTPUTSELECT
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_mem_ab[0].OUTPUTSELECT
xIn_v[0] => u0_m0_wo0_wi0_delayr32_cmpReg_q[0].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[4].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[3].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[2].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[1].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[0].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdcnt_eq.ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[4].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[3].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[2].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[1].ENA
xIn_v[0] => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[0].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][13].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][12].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][11].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][10].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][9].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][8].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][7].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][6].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][5].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][4].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][3].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[0][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][13].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][12].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][11].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][10].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][9].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][8].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][7].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][6].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][5].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][4].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][3].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[1][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][13].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][12].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][11].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][10].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][9].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][8].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][7].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][6].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][5].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][4].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][3].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[2][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][13].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][12].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][11].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][10].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][9].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][8].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][7].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][6].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][5].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][4].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][3].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[3][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][13].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][12].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][11].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][10].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][9].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][8].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][7].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][6].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][5].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][4].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][3].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[4][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][13].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][12].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][11].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][10].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][9].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][8].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][7].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][6].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][5].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][4].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][3].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_a[5][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[0][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[0][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[0][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[1][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[1][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[1][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[2][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[2][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[2][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[3][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[3][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[3][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[4][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[4][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[4][0].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[5][2].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[5][1].ENA
xIn_v[0] => u0_m0_wo0_cma1_c[5][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[0][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[1][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[2][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[3][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[4][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[5][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[6][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[7][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[8][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[9][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[10][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[11][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[12][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[13][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[14][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[15][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[16][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[17][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[18][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[19][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[20][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[21][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[22][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[23][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[24][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[25][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[26][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[27][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[28][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[29][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[30][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a[31][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[0][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[0][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[0][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[1][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[1][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[1][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[2][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[2][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[2][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[3][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[3][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[3][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[4][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[4][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[4][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[5][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[5][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[5][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[6][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[6][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[6][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[7][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[7][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[7][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[8][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[8][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[8][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[9][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[9][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[9][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[10][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[10][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[10][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[11][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[11][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[11][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[12][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[12][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[12][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[13][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[13][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[13][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[14][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[14][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[14][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[15][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[15][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[15][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[16][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[16][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[16][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[17][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[17][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[17][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[18][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[18][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[18][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[19][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[19][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[19][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[20][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[20][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[20][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[21][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[21][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[21][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[22][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[22][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[22][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[23][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[23][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[23][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[24][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[24][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[24][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[25][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[25][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[25][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[26][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[26][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[26][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[27][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[27][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[27][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[28][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[28][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[28][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[29][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[29][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[29][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[30][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[30][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[30][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[31][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[31][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c[31][0].ENA
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[0]
xIn_0[0] => u0_m0_wo0_cma0_a[0][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[1][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[2][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[3][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[4][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[5][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[6][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[7][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[8][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[9][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[10][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[11][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[12][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[13][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[14][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[15][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[16][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[17][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[18][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[19][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[20][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[21][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[22][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[23][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[24][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[25][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[26][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[27][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[28][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[29][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[30][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a[31][0].DATAIN
xIn_0[1] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[1]
xIn_0[1] => u0_m0_wo0_cma0_a[0][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[1][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[2][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[3][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[4][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[5][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[6][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[7][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[8][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[9][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[10][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[11][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[12][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[13][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[14][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[15][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[16][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[17][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[18][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[19][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[20][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[21][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[22][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[23][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[24][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[25][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[26][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[27][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[28][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[29][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[30][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a[31][1].DATAIN
xIn_0[2] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[2]
xIn_0[2] => u0_m0_wo0_cma0_a[0][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[1][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[2][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[3][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[4][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[5][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[6][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[7][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[8][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[9][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[10][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[11][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[12][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[13][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[14][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[15][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[16][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[17][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[18][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[19][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[20][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[21][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[22][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[23][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[24][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[25][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[26][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[27][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[28][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[29][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[30][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a[31][2].DATAIN
xIn_0[3] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[3]
xIn_0[3] => u0_m0_wo0_cma0_a[0][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[1][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[2][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[3][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[4][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[5][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[6][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[7][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[8][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[9][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[10][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[11][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[12][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[13][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[14][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[15][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[16][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[17][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[18][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[19][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[20][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[21][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[22][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[23][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[24][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[25][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[26][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[27][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[28][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[29][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[30][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a[31][3].DATAIN
xIn_0[4] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[4]
xIn_0[4] => u0_m0_wo0_cma0_a[0][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[1][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[2][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[3][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[4][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[5][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[6][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[7][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[8][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[9][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[10][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[11][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[12][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[13][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[14][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[15][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[16][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[17][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[18][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[19][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[20][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[21][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[22][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[23][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[24][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[25][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[26][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[27][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[28][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[29][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[30][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a[31][4].DATAIN
xIn_0[5] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[5]
xIn_0[5] => u0_m0_wo0_cma0_a[0][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[1][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[2][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[3][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[4][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[5][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[6][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[7][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[8][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[9][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[10][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[11][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[12][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[13][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[14][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[15][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[16][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[17][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[18][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[19][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[20][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[21][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[22][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[23][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[24][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[25][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[26][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[27][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[28][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[29][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[30][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a[31][5].DATAIN
xIn_0[6] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[6]
xIn_0[6] => u0_m0_wo0_cma0_a[0][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[1][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[2][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[3][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[4][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[5][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[6][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[7][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[8][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[9][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[10][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[11][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[12][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[13][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[14][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[15][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[16][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[17][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[18][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[19][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[20][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[21][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[22][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[23][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[24][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[25][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[26][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[27][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[28][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[29][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[30][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a[31][6].DATAIN
xIn_0[7] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[7]
xIn_0[7] => u0_m0_wo0_cma0_a[0][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[1][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[2][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[3][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[4][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[5][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[6][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[7][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[8][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[9][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[10][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[11][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[12][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[13][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[14][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[15][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[16][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[17][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[18][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[19][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[20][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[21][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[22][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[23][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[24][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[25][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[26][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[27][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[28][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[29][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[30][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a[31][7].DATAIN
xIn_0[8] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[8]
xIn_0[8] => u0_m0_wo0_cma0_a[0][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[1][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[2][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[3][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[4][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[5][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[6][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[7][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[8][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[9][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[10][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[11][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[12][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[13][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[14][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[15][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[16][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[17][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[18][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[19][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[20][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[21][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[22][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[23][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[24][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[25][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[26][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[27][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[28][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[29][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[30][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a[31][8].DATAIN
xIn_0[9] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[9]
xIn_0[9] => u0_m0_wo0_cma0_a[0][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[1][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[2][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[3][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[4][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[5][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[6][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[7][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[8][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[9][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[10][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[11][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[12][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[13][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[14][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[15][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[16][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[17][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[18][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[19][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[20][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[21][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[22][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[23][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[24][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[25][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[26][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[27][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[28][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[29][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[30][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a[31][9].DATAIN
xIn_0[10] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[10]
xIn_0[10] => u0_m0_wo0_cma0_a[0][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[1][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[2][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[3][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[4][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[5][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[6][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[7][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[8][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[9][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[10][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[11][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[12][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[13][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[14][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[15][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[16][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[17][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[18][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[19][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[20][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[21][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[22][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[23][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[24][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[25][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[26][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[27][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[28][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[29][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[30][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a[31][10].DATAIN
xIn_0[11] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[11]
xIn_0[11] => u0_m0_wo0_cma0_a[0][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[1][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[2][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[3][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[4][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[5][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[6][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[7][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[8][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[9][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[10][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[11][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[12][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[13][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[14][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[15][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[16][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[17][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[18][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[19][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[20][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[21][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[22][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[23][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[24][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[25][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[26][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[27][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[28][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[29][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[30][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a[31][11].DATAIN
xIn_0[12] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[12]
xIn_0[12] => u0_m0_wo0_cma0_a[0][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[1][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[2][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[3][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[4][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[5][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[6][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[7][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[8][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[9][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[10][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[11][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[12][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[13][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[14][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[15][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[16][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[17][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[18][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[19][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[20][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[21][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[22][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[23][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[24][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[25][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[26][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[27][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[28][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[29][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[30][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a[31][12].DATAIN
xIn_0[13] => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.data_a[13]
xIn_0[13] => u0_m0_wo0_cma0_a[0][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[1][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[2][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[3][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[4][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[5][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[6][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[7][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[8][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[9][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[10][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[11][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[12][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[13][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[14][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[15][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[16][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[17][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[18][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[19][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[20][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[21][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[22][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[23][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[24][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[25][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[26][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[27][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[28][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[29][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[30][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a[31][13].DATAIN
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_mtree_add0_0_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_mtree_add0_0_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_mtree_add0_0_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_mtree_add0_0_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_mtree_add0_0_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_mtree_add0_0_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_mtree_add0_0_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_mtree_add0_0_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_mtree_add0_0_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_mtree_add0_0_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_mtree_add0_0_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_mtree_add0_0_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_mtree_add0_0_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_mtree_add0_0_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_mtree_add0_0_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_mtree_add0_0_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_mtree_add0_0_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_mtree_add0_0_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_mtree_add0_0_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_mtree_add0_0_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_mtree_add0_0_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_mtree_add0_0_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_mtree_add0_0_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_mtree_add0_0_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_mtree_add0_0_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_mtree_add0_0_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_mtree_add0_0_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_mtree_add0_0_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_mtree_add0_0_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_mtree_add0_0_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_mtree_add0_0_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_mtree_add0_0_o[31].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[32] <= u0_m0_wo0_mtree_add0_0_o[32].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[33] <= u0_m0_wo0_mtree_add0_0_o[33].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[34] <= u0_m0_wo0_mtree_add0_0_o[34].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[35] <= u0_m0_wo0_mtree_add0_0_o[35].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[36] <= u0_m0_wo0_mtree_add0_0_o[36].DB_MAX_OUTPUT_PORT_TYPE
clk => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.clock0
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_mtree_add0_0_o[0].CLK
clk => u0_m0_wo0_mtree_add0_0_o[1].CLK
clk => u0_m0_wo0_mtree_add0_0_o[2].CLK
clk => u0_m0_wo0_mtree_add0_0_o[3].CLK
clk => u0_m0_wo0_mtree_add0_0_o[4].CLK
clk => u0_m0_wo0_mtree_add0_0_o[5].CLK
clk => u0_m0_wo0_mtree_add0_0_o[6].CLK
clk => u0_m0_wo0_mtree_add0_0_o[7].CLK
clk => u0_m0_wo0_mtree_add0_0_o[8].CLK
clk => u0_m0_wo0_mtree_add0_0_o[9].CLK
clk => u0_m0_wo0_mtree_add0_0_o[10].CLK
clk => u0_m0_wo0_mtree_add0_0_o[11].CLK
clk => u0_m0_wo0_mtree_add0_0_o[12].CLK
clk => u0_m0_wo0_mtree_add0_0_o[13].CLK
clk => u0_m0_wo0_mtree_add0_0_o[14].CLK
clk => u0_m0_wo0_mtree_add0_0_o[15].CLK
clk => u0_m0_wo0_mtree_add0_0_o[16].CLK
clk => u0_m0_wo0_mtree_add0_0_o[17].CLK
clk => u0_m0_wo0_mtree_add0_0_o[18].CLK
clk => u0_m0_wo0_mtree_add0_0_o[19].CLK
clk => u0_m0_wo0_mtree_add0_0_o[20].CLK
clk => u0_m0_wo0_mtree_add0_0_o[21].CLK
clk => u0_m0_wo0_mtree_add0_0_o[22].CLK
clk => u0_m0_wo0_mtree_add0_0_o[23].CLK
clk => u0_m0_wo0_mtree_add0_0_o[24].CLK
clk => u0_m0_wo0_mtree_add0_0_o[25].CLK
clk => u0_m0_wo0_mtree_add0_0_o[26].CLK
clk => u0_m0_wo0_mtree_add0_0_o[27].CLK
clk => u0_m0_wo0_mtree_add0_0_o[28].CLK
clk => u0_m0_wo0_mtree_add0_0_o[29].CLK
clk => u0_m0_wo0_mtree_add0_0_o[30].CLK
clk => u0_m0_wo0_mtree_add0_0_o[31].CLK
clk => u0_m0_wo0_mtree_add0_0_o[32].CLK
clk => u0_m0_wo0_mtree_add0_0_o[33].CLK
clk => u0_m0_wo0_mtree_add0_0_o[34].CLK
clk => u0_m0_wo0_mtree_add0_0_o[35].CLK
clk => u0_m0_wo0_mtree_add0_0_o[36].CLK
clk => u0_m0_wo0_cma0_s[31][0].CLK
clk => u0_m0_wo0_cma0_s[31][1].CLK
clk => u0_m0_wo0_cma0_s[31][2].CLK
clk => u0_m0_wo0_cma0_s[31][3].CLK
clk => u0_m0_wo0_cma0_s[31][4].CLK
clk => u0_m0_wo0_cma0_s[31][5].CLK
clk => u0_m0_wo0_cma0_s[31][6].CLK
clk => u0_m0_wo0_cma0_s[31][7].CLK
clk => u0_m0_wo0_cma0_s[31][8].CLK
clk => u0_m0_wo0_cma0_s[31][9].CLK
clk => u0_m0_wo0_cma0_s[31][10].CLK
clk => u0_m0_wo0_cma0_s[31][11].CLK
clk => u0_m0_wo0_cma0_s[31][12].CLK
clk => u0_m0_wo0_cma0_s[31][13].CLK
clk => u0_m0_wo0_cma0_s[31][14].CLK
clk => u0_m0_wo0_cma0_s[31][15].CLK
clk => u0_m0_wo0_cma0_s[31][16].CLK
clk => u0_m0_wo0_cma0_s[31][17].CLK
clk => u0_m0_wo0_cma0_s[31][18].CLK
clk => u0_m0_wo0_cma0_s[31][19].CLK
clk => u0_m0_wo0_cma0_s[31][20].CLK
clk => u0_m0_wo0_cma0_s[31][21].CLK
clk => u0_m0_wo0_cma0_s[31][22].CLK
clk => u0_m0_wo0_cma0_s[31][23].CLK
clk => u0_m0_wo0_cma0_s[31][24].CLK
clk => u0_m0_wo0_cma0_s[31][25].CLK
clk => u0_m0_wo0_cma0_s[31][26].CLK
clk => u0_m0_wo0_cma0_s[31][27].CLK
clk => u0_m0_wo0_cma0_s[31][28].CLK
clk => u0_m0_wo0_cma0_s[31][29].CLK
clk => u0_m0_wo0_cma0_s[31][30].CLK
clk => u0_m0_wo0_cma0_s[31][31].CLK
clk => u0_m0_wo0_cma0_s[31][32].CLK
clk => u0_m0_wo0_cma0_s[31][33].CLK
clk => u0_m0_wo0_cma0_s[31][34].CLK
clk => u0_m0_wo0_cma0_s[31][35].CLK
clk => u0_m0_wo0_cma0_s[30][0].CLK
clk => u0_m0_wo0_cma0_s[30][1].CLK
clk => u0_m0_wo0_cma0_s[30][2].CLK
clk => u0_m0_wo0_cma0_s[30][3].CLK
clk => u0_m0_wo0_cma0_s[30][4].CLK
clk => u0_m0_wo0_cma0_s[30][5].CLK
clk => u0_m0_wo0_cma0_s[30][6].CLK
clk => u0_m0_wo0_cma0_s[30][7].CLK
clk => u0_m0_wo0_cma0_s[30][8].CLK
clk => u0_m0_wo0_cma0_s[30][9].CLK
clk => u0_m0_wo0_cma0_s[30][10].CLK
clk => u0_m0_wo0_cma0_s[30][11].CLK
clk => u0_m0_wo0_cma0_s[30][12].CLK
clk => u0_m0_wo0_cma0_s[30][13].CLK
clk => u0_m0_wo0_cma0_s[30][14].CLK
clk => u0_m0_wo0_cma0_s[30][15].CLK
clk => u0_m0_wo0_cma0_s[30][16].CLK
clk => u0_m0_wo0_cma0_s[30][17].CLK
clk => u0_m0_wo0_cma0_s[30][18].CLK
clk => u0_m0_wo0_cma0_s[30][19].CLK
clk => u0_m0_wo0_cma0_s[30][20].CLK
clk => u0_m0_wo0_cma0_s[30][21].CLK
clk => u0_m0_wo0_cma0_s[30][22].CLK
clk => u0_m0_wo0_cma0_s[30][23].CLK
clk => u0_m0_wo0_cma0_s[30][24].CLK
clk => u0_m0_wo0_cma0_s[30][25].CLK
clk => u0_m0_wo0_cma0_s[30][26].CLK
clk => u0_m0_wo0_cma0_s[30][27].CLK
clk => u0_m0_wo0_cma0_s[30][28].CLK
clk => u0_m0_wo0_cma0_s[30][29].CLK
clk => u0_m0_wo0_cma0_s[30][30].CLK
clk => u0_m0_wo0_cma0_s[30][31].CLK
clk => u0_m0_wo0_cma0_s[30][32].CLK
clk => u0_m0_wo0_cma0_s[30][33].CLK
clk => u0_m0_wo0_cma0_s[30][34].CLK
clk => u0_m0_wo0_cma0_s[30][35].CLK
clk => u0_m0_wo0_cma0_s[29][0].CLK
clk => u0_m0_wo0_cma0_s[29][1].CLK
clk => u0_m0_wo0_cma0_s[29][2].CLK
clk => u0_m0_wo0_cma0_s[29][3].CLK
clk => u0_m0_wo0_cma0_s[29][4].CLK
clk => u0_m0_wo0_cma0_s[29][5].CLK
clk => u0_m0_wo0_cma0_s[29][6].CLK
clk => u0_m0_wo0_cma0_s[29][7].CLK
clk => u0_m0_wo0_cma0_s[29][8].CLK
clk => u0_m0_wo0_cma0_s[29][9].CLK
clk => u0_m0_wo0_cma0_s[29][10].CLK
clk => u0_m0_wo0_cma0_s[29][11].CLK
clk => u0_m0_wo0_cma0_s[29][12].CLK
clk => u0_m0_wo0_cma0_s[29][13].CLK
clk => u0_m0_wo0_cma0_s[29][14].CLK
clk => u0_m0_wo0_cma0_s[29][15].CLK
clk => u0_m0_wo0_cma0_s[29][16].CLK
clk => u0_m0_wo0_cma0_s[29][17].CLK
clk => u0_m0_wo0_cma0_s[29][18].CLK
clk => u0_m0_wo0_cma0_s[29][19].CLK
clk => u0_m0_wo0_cma0_s[29][20].CLK
clk => u0_m0_wo0_cma0_s[29][21].CLK
clk => u0_m0_wo0_cma0_s[29][22].CLK
clk => u0_m0_wo0_cma0_s[29][23].CLK
clk => u0_m0_wo0_cma0_s[29][24].CLK
clk => u0_m0_wo0_cma0_s[29][25].CLK
clk => u0_m0_wo0_cma0_s[29][26].CLK
clk => u0_m0_wo0_cma0_s[29][27].CLK
clk => u0_m0_wo0_cma0_s[29][28].CLK
clk => u0_m0_wo0_cma0_s[29][29].CLK
clk => u0_m0_wo0_cma0_s[29][30].CLK
clk => u0_m0_wo0_cma0_s[29][31].CLK
clk => u0_m0_wo0_cma0_s[29][32].CLK
clk => u0_m0_wo0_cma0_s[29][33].CLK
clk => u0_m0_wo0_cma0_s[29][34].CLK
clk => u0_m0_wo0_cma0_s[29][35].CLK
clk => u0_m0_wo0_cma0_s[28][0].CLK
clk => u0_m0_wo0_cma0_s[28][1].CLK
clk => u0_m0_wo0_cma0_s[28][2].CLK
clk => u0_m0_wo0_cma0_s[28][3].CLK
clk => u0_m0_wo0_cma0_s[28][4].CLK
clk => u0_m0_wo0_cma0_s[28][5].CLK
clk => u0_m0_wo0_cma0_s[28][6].CLK
clk => u0_m0_wo0_cma0_s[28][7].CLK
clk => u0_m0_wo0_cma0_s[28][8].CLK
clk => u0_m0_wo0_cma0_s[28][9].CLK
clk => u0_m0_wo0_cma0_s[28][10].CLK
clk => u0_m0_wo0_cma0_s[28][11].CLK
clk => u0_m0_wo0_cma0_s[28][12].CLK
clk => u0_m0_wo0_cma0_s[28][13].CLK
clk => u0_m0_wo0_cma0_s[28][14].CLK
clk => u0_m0_wo0_cma0_s[28][15].CLK
clk => u0_m0_wo0_cma0_s[28][16].CLK
clk => u0_m0_wo0_cma0_s[28][17].CLK
clk => u0_m0_wo0_cma0_s[28][18].CLK
clk => u0_m0_wo0_cma0_s[28][19].CLK
clk => u0_m0_wo0_cma0_s[28][20].CLK
clk => u0_m0_wo0_cma0_s[28][21].CLK
clk => u0_m0_wo0_cma0_s[28][22].CLK
clk => u0_m0_wo0_cma0_s[28][23].CLK
clk => u0_m0_wo0_cma0_s[28][24].CLK
clk => u0_m0_wo0_cma0_s[28][25].CLK
clk => u0_m0_wo0_cma0_s[28][26].CLK
clk => u0_m0_wo0_cma0_s[28][27].CLK
clk => u0_m0_wo0_cma0_s[28][28].CLK
clk => u0_m0_wo0_cma0_s[28][29].CLK
clk => u0_m0_wo0_cma0_s[28][30].CLK
clk => u0_m0_wo0_cma0_s[28][31].CLK
clk => u0_m0_wo0_cma0_s[28][32].CLK
clk => u0_m0_wo0_cma0_s[28][33].CLK
clk => u0_m0_wo0_cma0_s[28][34].CLK
clk => u0_m0_wo0_cma0_s[28][35].CLK
clk => u0_m0_wo0_cma0_s[27][0].CLK
clk => u0_m0_wo0_cma0_s[27][1].CLK
clk => u0_m0_wo0_cma0_s[27][2].CLK
clk => u0_m0_wo0_cma0_s[27][3].CLK
clk => u0_m0_wo0_cma0_s[27][4].CLK
clk => u0_m0_wo0_cma0_s[27][5].CLK
clk => u0_m0_wo0_cma0_s[27][6].CLK
clk => u0_m0_wo0_cma0_s[27][7].CLK
clk => u0_m0_wo0_cma0_s[27][8].CLK
clk => u0_m0_wo0_cma0_s[27][9].CLK
clk => u0_m0_wo0_cma0_s[27][10].CLK
clk => u0_m0_wo0_cma0_s[27][11].CLK
clk => u0_m0_wo0_cma0_s[27][12].CLK
clk => u0_m0_wo0_cma0_s[27][13].CLK
clk => u0_m0_wo0_cma0_s[27][14].CLK
clk => u0_m0_wo0_cma0_s[27][15].CLK
clk => u0_m0_wo0_cma0_s[27][16].CLK
clk => u0_m0_wo0_cma0_s[27][17].CLK
clk => u0_m0_wo0_cma0_s[27][18].CLK
clk => u0_m0_wo0_cma0_s[27][19].CLK
clk => u0_m0_wo0_cma0_s[27][20].CLK
clk => u0_m0_wo0_cma0_s[27][21].CLK
clk => u0_m0_wo0_cma0_s[27][22].CLK
clk => u0_m0_wo0_cma0_s[27][23].CLK
clk => u0_m0_wo0_cma0_s[27][24].CLK
clk => u0_m0_wo0_cma0_s[27][25].CLK
clk => u0_m0_wo0_cma0_s[27][26].CLK
clk => u0_m0_wo0_cma0_s[27][27].CLK
clk => u0_m0_wo0_cma0_s[27][28].CLK
clk => u0_m0_wo0_cma0_s[27][29].CLK
clk => u0_m0_wo0_cma0_s[27][30].CLK
clk => u0_m0_wo0_cma0_s[27][31].CLK
clk => u0_m0_wo0_cma0_s[27][32].CLK
clk => u0_m0_wo0_cma0_s[27][33].CLK
clk => u0_m0_wo0_cma0_s[27][34].CLK
clk => u0_m0_wo0_cma0_s[27][35].CLK
clk => u0_m0_wo0_cma0_s[26][0].CLK
clk => u0_m0_wo0_cma0_s[26][1].CLK
clk => u0_m0_wo0_cma0_s[26][2].CLK
clk => u0_m0_wo0_cma0_s[26][3].CLK
clk => u0_m0_wo0_cma0_s[26][4].CLK
clk => u0_m0_wo0_cma0_s[26][5].CLK
clk => u0_m0_wo0_cma0_s[26][6].CLK
clk => u0_m0_wo0_cma0_s[26][7].CLK
clk => u0_m0_wo0_cma0_s[26][8].CLK
clk => u0_m0_wo0_cma0_s[26][9].CLK
clk => u0_m0_wo0_cma0_s[26][10].CLK
clk => u0_m0_wo0_cma0_s[26][11].CLK
clk => u0_m0_wo0_cma0_s[26][12].CLK
clk => u0_m0_wo0_cma0_s[26][13].CLK
clk => u0_m0_wo0_cma0_s[26][14].CLK
clk => u0_m0_wo0_cma0_s[26][15].CLK
clk => u0_m0_wo0_cma0_s[26][16].CLK
clk => u0_m0_wo0_cma0_s[26][17].CLK
clk => u0_m0_wo0_cma0_s[26][18].CLK
clk => u0_m0_wo0_cma0_s[26][19].CLK
clk => u0_m0_wo0_cma0_s[26][20].CLK
clk => u0_m0_wo0_cma0_s[26][21].CLK
clk => u0_m0_wo0_cma0_s[26][22].CLK
clk => u0_m0_wo0_cma0_s[26][23].CLK
clk => u0_m0_wo0_cma0_s[26][24].CLK
clk => u0_m0_wo0_cma0_s[26][25].CLK
clk => u0_m0_wo0_cma0_s[26][26].CLK
clk => u0_m0_wo0_cma0_s[26][27].CLK
clk => u0_m0_wo0_cma0_s[26][28].CLK
clk => u0_m0_wo0_cma0_s[26][29].CLK
clk => u0_m0_wo0_cma0_s[26][30].CLK
clk => u0_m0_wo0_cma0_s[26][31].CLK
clk => u0_m0_wo0_cma0_s[26][32].CLK
clk => u0_m0_wo0_cma0_s[26][33].CLK
clk => u0_m0_wo0_cma0_s[26][34].CLK
clk => u0_m0_wo0_cma0_s[26][35].CLK
clk => u0_m0_wo0_cma0_s[25][0].CLK
clk => u0_m0_wo0_cma0_s[25][1].CLK
clk => u0_m0_wo0_cma0_s[25][2].CLK
clk => u0_m0_wo0_cma0_s[25][3].CLK
clk => u0_m0_wo0_cma0_s[25][4].CLK
clk => u0_m0_wo0_cma0_s[25][5].CLK
clk => u0_m0_wo0_cma0_s[25][6].CLK
clk => u0_m0_wo0_cma0_s[25][7].CLK
clk => u0_m0_wo0_cma0_s[25][8].CLK
clk => u0_m0_wo0_cma0_s[25][9].CLK
clk => u0_m0_wo0_cma0_s[25][10].CLK
clk => u0_m0_wo0_cma0_s[25][11].CLK
clk => u0_m0_wo0_cma0_s[25][12].CLK
clk => u0_m0_wo0_cma0_s[25][13].CLK
clk => u0_m0_wo0_cma0_s[25][14].CLK
clk => u0_m0_wo0_cma0_s[25][15].CLK
clk => u0_m0_wo0_cma0_s[25][16].CLK
clk => u0_m0_wo0_cma0_s[25][17].CLK
clk => u0_m0_wo0_cma0_s[25][18].CLK
clk => u0_m0_wo0_cma0_s[25][19].CLK
clk => u0_m0_wo0_cma0_s[25][20].CLK
clk => u0_m0_wo0_cma0_s[25][21].CLK
clk => u0_m0_wo0_cma0_s[25][22].CLK
clk => u0_m0_wo0_cma0_s[25][23].CLK
clk => u0_m0_wo0_cma0_s[25][24].CLK
clk => u0_m0_wo0_cma0_s[25][25].CLK
clk => u0_m0_wo0_cma0_s[25][26].CLK
clk => u0_m0_wo0_cma0_s[25][27].CLK
clk => u0_m0_wo0_cma0_s[25][28].CLK
clk => u0_m0_wo0_cma0_s[25][29].CLK
clk => u0_m0_wo0_cma0_s[25][30].CLK
clk => u0_m0_wo0_cma0_s[25][31].CLK
clk => u0_m0_wo0_cma0_s[25][32].CLK
clk => u0_m0_wo0_cma0_s[25][33].CLK
clk => u0_m0_wo0_cma0_s[25][34].CLK
clk => u0_m0_wo0_cma0_s[25][35].CLK
clk => u0_m0_wo0_cma0_s[24][0].CLK
clk => u0_m0_wo0_cma0_s[24][1].CLK
clk => u0_m0_wo0_cma0_s[24][2].CLK
clk => u0_m0_wo0_cma0_s[24][3].CLK
clk => u0_m0_wo0_cma0_s[24][4].CLK
clk => u0_m0_wo0_cma0_s[24][5].CLK
clk => u0_m0_wo0_cma0_s[24][6].CLK
clk => u0_m0_wo0_cma0_s[24][7].CLK
clk => u0_m0_wo0_cma0_s[24][8].CLK
clk => u0_m0_wo0_cma0_s[24][9].CLK
clk => u0_m0_wo0_cma0_s[24][10].CLK
clk => u0_m0_wo0_cma0_s[24][11].CLK
clk => u0_m0_wo0_cma0_s[24][12].CLK
clk => u0_m0_wo0_cma0_s[24][13].CLK
clk => u0_m0_wo0_cma0_s[24][14].CLK
clk => u0_m0_wo0_cma0_s[24][15].CLK
clk => u0_m0_wo0_cma0_s[24][16].CLK
clk => u0_m0_wo0_cma0_s[24][17].CLK
clk => u0_m0_wo0_cma0_s[24][18].CLK
clk => u0_m0_wo0_cma0_s[24][19].CLK
clk => u0_m0_wo0_cma0_s[24][20].CLK
clk => u0_m0_wo0_cma0_s[24][21].CLK
clk => u0_m0_wo0_cma0_s[24][22].CLK
clk => u0_m0_wo0_cma0_s[24][23].CLK
clk => u0_m0_wo0_cma0_s[24][24].CLK
clk => u0_m0_wo0_cma0_s[24][25].CLK
clk => u0_m0_wo0_cma0_s[24][26].CLK
clk => u0_m0_wo0_cma0_s[24][27].CLK
clk => u0_m0_wo0_cma0_s[24][28].CLK
clk => u0_m0_wo0_cma0_s[24][29].CLK
clk => u0_m0_wo0_cma0_s[24][30].CLK
clk => u0_m0_wo0_cma0_s[24][31].CLK
clk => u0_m0_wo0_cma0_s[24][32].CLK
clk => u0_m0_wo0_cma0_s[24][33].CLK
clk => u0_m0_wo0_cma0_s[24][34].CLK
clk => u0_m0_wo0_cma0_s[24][35].CLK
clk => u0_m0_wo0_cma0_s[23][0].CLK
clk => u0_m0_wo0_cma0_s[23][1].CLK
clk => u0_m0_wo0_cma0_s[23][2].CLK
clk => u0_m0_wo0_cma0_s[23][3].CLK
clk => u0_m0_wo0_cma0_s[23][4].CLK
clk => u0_m0_wo0_cma0_s[23][5].CLK
clk => u0_m0_wo0_cma0_s[23][6].CLK
clk => u0_m0_wo0_cma0_s[23][7].CLK
clk => u0_m0_wo0_cma0_s[23][8].CLK
clk => u0_m0_wo0_cma0_s[23][9].CLK
clk => u0_m0_wo0_cma0_s[23][10].CLK
clk => u0_m0_wo0_cma0_s[23][11].CLK
clk => u0_m0_wo0_cma0_s[23][12].CLK
clk => u0_m0_wo0_cma0_s[23][13].CLK
clk => u0_m0_wo0_cma0_s[23][14].CLK
clk => u0_m0_wo0_cma0_s[23][15].CLK
clk => u0_m0_wo0_cma0_s[23][16].CLK
clk => u0_m0_wo0_cma0_s[23][17].CLK
clk => u0_m0_wo0_cma0_s[23][18].CLK
clk => u0_m0_wo0_cma0_s[23][19].CLK
clk => u0_m0_wo0_cma0_s[23][20].CLK
clk => u0_m0_wo0_cma0_s[23][21].CLK
clk => u0_m0_wo0_cma0_s[23][22].CLK
clk => u0_m0_wo0_cma0_s[23][23].CLK
clk => u0_m0_wo0_cma0_s[23][24].CLK
clk => u0_m0_wo0_cma0_s[23][25].CLK
clk => u0_m0_wo0_cma0_s[23][26].CLK
clk => u0_m0_wo0_cma0_s[23][27].CLK
clk => u0_m0_wo0_cma0_s[23][28].CLK
clk => u0_m0_wo0_cma0_s[23][29].CLK
clk => u0_m0_wo0_cma0_s[23][30].CLK
clk => u0_m0_wo0_cma0_s[23][31].CLK
clk => u0_m0_wo0_cma0_s[23][32].CLK
clk => u0_m0_wo0_cma0_s[23][33].CLK
clk => u0_m0_wo0_cma0_s[23][34].CLK
clk => u0_m0_wo0_cma0_s[23][35].CLK
clk => u0_m0_wo0_cma0_s[22][0].CLK
clk => u0_m0_wo0_cma0_s[22][1].CLK
clk => u0_m0_wo0_cma0_s[22][2].CLK
clk => u0_m0_wo0_cma0_s[22][3].CLK
clk => u0_m0_wo0_cma0_s[22][4].CLK
clk => u0_m0_wo0_cma0_s[22][5].CLK
clk => u0_m0_wo0_cma0_s[22][6].CLK
clk => u0_m0_wo0_cma0_s[22][7].CLK
clk => u0_m0_wo0_cma0_s[22][8].CLK
clk => u0_m0_wo0_cma0_s[22][9].CLK
clk => u0_m0_wo0_cma0_s[22][10].CLK
clk => u0_m0_wo0_cma0_s[22][11].CLK
clk => u0_m0_wo0_cma0_s[22][12].CLK
clk => u0_m0_wo0_cma0_s[22][13].CLK
clk => u0_m0_wo0_cma0_s[22][14].CLK
clk => u0_m0_wo0_cma0_s[22][15].CLK
clk => u0_m0_wo0_cma0_s[22][16].CLK
clk => u0_m0_wo0_cma0_s[22][17].CLK
clk => u0_m0_wo0_cma0_s[22][18].CLK
clk => u0_m0_wo0_cma0_s[22][19].CLK
clk => u0_m0_wo0_cma0_s[22][20].CLK
clk => u0_m0_wo0_cma0_s[22][21].CLK
clk => u0_m0_wo0_cma0_s[22][22].CLK
clk => u0_m0_wo0_cma0_s[22][23].CLK
clk => u0_m0_wo0_cma0_s[22][24].CLK
clk => u0_m0_wo0_cma0_s[22][25].CLK
clk => u0_m0_wo0_cma0_s[22][26].CLK
clk => u0_m0_wo0_cma0_s[22][27].CLK
clk => u0_m0_wo0_cma0_s[22][28].CLK
clk => u0_m0_wo0_cma0_s[22][29].CLK
clk => u0_m0_wo0_cma0_s[22][30].CLK
clk => u0_m0_wo0_cma0_s[22][31].CLK
clk => u0_m0_wo0_cma0_s[22][32].CLK
clk => u0_m0_wo0_cma0_s[22][33].CLK
clk => u0_m0_wo0_cma0_s[22][34].CLK
clk => u0_m0_wo0_cma0_s[22][35].CLK
clk => u0_m0_wo0_cma0_s[21][0].CLK
clk => u0_m0_wo0_cma0_s[21][1].CLK
clk => u0_m0_wo0_cma0_s[21][2].CLK
clk => u0_m0_wo0_cma0_s[21][3].CLK
clk => u0_m0_wo0_cma0_s[21][4].CLK
clk => u0_m0_wo0_cma0_s[21][5].CLK
clk => u0_m0_wo0_cma0_s[21][6].CLK
clk => u0_m0_wo0_cma0_s[21][7].CLK
clk => u0_m0_wo0_cma0_s[21][8].CLK
clk => u0_m0_wo0_cma0_s[21][9].CLK
clk => u0_m0_wo0_cma0_s[21][10].CLK
clk => u0_m0_wo0_cma0_s[21][11].CLK
clk => u0_m0_wo0_cma0_s[21][12].CLK
clk => u0_m0_wo0_cma0_s[21][13].CLK
clk => u0_m0_wo0_cma0_s[21][14].CLK
clk => u0_m0_wo0_cma0_s[21][15].CLK
clk => u0_m0_wo0_cma0_s[21][16].CLK
clk => u0_m0_wo0_cma0_s[21][17].CLK
clk => u0_m0_wo0_cma0_s[21][18].CLK
clk => u0_m0_wo0_cma0_s[21][19].CLK
clk => u0_m0_wo0_cma0_s[21][20].CLK
clk => u0_m0_wo0_cma0_s[21][21].CLK
clk => u0_m0_wo0_cma0_s[21][22].CLK
clk => u0_m0_wo0_cma0_s[21][23].CLK
clk => u0_m0_wo0_cma0_s[21][24].CLK
clk => u0_m0_wo0_cma0_s[21][25].CLK
clk => u0_m0_wo0_cma0_s[21][26].CLK
clk => u0_m0_wo0_cma0_s[21][27].CLK
clk => u0_m0_wo0_cma0_s[21][28].CLK
clk => u0_m0_wo0_cma0_s[21][29].CLK
clk => u0_m0_wo0_cma0_s[21][30].CLK
clk => u0_m0_wo0_cma0_s[21][31].CLK
clk => u0_m0_wo0_cma0_s[21][32].CLK
clk => u0_m0_wo0_cma0_s[21][33].CLK
clk => u0_m0_wo0_cma0_s[21][34].CLK
clk => u0_m0_wo0_cma0_s[21][35].CLK
clk => u0_m0_wo0_cma0_s[20][0].CLK
clk => u0_m0_wo0_cma0_s[20][1].CLK
clk => u0_m0_wo0_cma0_s[20][2].CLK
clk => u0_m0_wo0_cma0_s[20][3].CLK
clk => u0_m0_wo0_cma0_s[20][4].CLK
clk => u0_m0_wo0_cma0_s[20][5].CLK
clk => u0_m0_wo0_cma0_s[20][6].CLK
clk => u0_m0_wo0_cma0_s[20][7].CLK
clk => u0_m0_wo0_cma0_s[20][8].CLK
clk => u0_m0_wo0_cma0_s[20][9].CLK
clk => u0_m0_wo0_cma0_s[20][10].CLK
clk => u0_m0_wo0_cma0_s[20][11].CLK
clk => u0_m0_wo0_cma0_s[20][12].CLK
clk => u0_m0_wo0_cma0_s[20][13].CLK
clk => u0_m0_wo0_cma0_s[20][14].CLK
clk => u0_m0_wo0_cma0_s[20][15].CLK
clk => u0_m0_wo0_cma0_s[20][16].CLK
clk => u0_m0_wo0_cma0_s[20][17].CLK
clk => u0_m0_wo0_cma0_s[20][18].CLK
clk => u0_m0_wo0_cma0_s[20][19].CLK
clk => u0_m0_wo0_cma0_s[20][20].CLK
clk => u0_m0_wo0_cma0_s[20][21].CLK
clk => u0_m0_wo0_cma0_s[20][22].CLK
clk => u0_m0_wo0_cma0_s[20][23].CLK
clk => u0_m0_wo0_cma0_s[20][24].CLK
clk => u0_m0_wo0_cma0_s[20][25].CLK
clk => u0_m0_wo0_cma0_s[20][26].CLK
clk => u0_m0_wo0_cma0_s[20][27].CLK
clk => u0_m0_wo0_cma0_s[20][28].CLK
clk => u0_m0_wo0_cma0_s[20][29].CLK
clk => u0_m0_wo0_cma0_s[20][30].CLK
clk => u0_m0_wo0_cma0_s[20][31].CLK
clk => u0_m0_wo0_cma0_s[20][32].CLK
clk => u0_m0_wo0_cma0_s[20][33].CLK
clk => u0_m0_wo0_cma0_s[20][34].CLK
clk => u0_m0_wo0_cma0_s[20][35].CLK
clk => u0_m0_wo0_cma0_s[19][0].CLK
clk => u0_m0_wo0_cma0_s[19][1].CLK
clk => u0_m0_wo0_cma0_s[19][2].CLK
clk => u0_m0_wo0_cma0_s[19][3].CLK
clk => u0_m0_wo0_cma0_s[19][4].CLK
clk => u0_m0_wo0_cma0_s[19][5].CLK
clk => u0_m0_wo0_cma0_s[19][6].CLK
clk => u0_m0_wo0_cma0_s[19][7].CLK
clk => u0_m0_wo0_cma0_s[19][8].CLK
clk => u0_m0_wo0_cma0_s[19][9].CLK
clk => u0_m0_wo0_cma0_s[19][10].CLK
clk => u0_m0_wo0_cma0_s[19][11].CLK
clk => u0_m0_wo0_cma0_s[19][12].CLK
clk => u0_m0_wo0_cma0_s[19][13].CLK
clk => u0_m0_wo0_cma0_s[19][14].CLK
clk => u0_m0_wo0_cma0_s[19][15].CLK
clk => u0_m0_wo0_cma0_s[19][16].CLK
clk => u0_m0_wo0_cma0_s[19][17].CLK
clk => u0_m0_wo0_cma0_s[19][18].CLK
clk => u0_m0_wo0_cma0_s[19][19].CLK
clk => u0_m0_wo0_cma0_s[19][20].CLK
clk => u0_m0_wo0_cma0_s[19][21].CLK
clk => u0_m0_wo0_cma0_s[19][22].CLK
clk => u0_m0_wo0_cma0_s[19][23].CLK
clk => u0_m0_wo0_cma0_s[19][24].CLK
clk => u0_m0_wo0_cma0_s[19][25].CLK
clk => u0_m0_wo0_cma0_s[19][26].CLK
clk => u0_m0_wo0_cma0_s[19][27].CLK
clk => u0_m0_wo0_cma0_s[19][28].CLK
clk => u0_m0_wo0_cma0_s[19][29].CLK
clk => u0_m0_wo0_cma0_s[19][30].CLK
clk => u0_m0_wo0_cma0_s[19][31].CLK
clk => u0_m0_wo0_cma0_s[19][32].CLK
clk => u0_m0_wo0_cma0_s[19][33].CLK
clk => u0_m0_wo0_cma0_s[19][34].CLK
clk => u0_m0_wo0_cma0_s[19][35].CLK
clk => u0_m0_wo0_cma0_s[18][0].CLK
clk => u0_m0_wo0_cma0_s[18][1].CLK
clk => u0_m0_wo0_cma0_s[18][2].CLK
clk => u0_m0_wo0_cma0_s[18][3].CLK
clk => u0_m0_wo0_cma0_s[18][4].CLK
clk => u0_m0_wo0_cma0_s[18][5].CLK
clk => u0_m0_wo0_cma0_s[18][6].CLK
clk => u0_m0_wo0_cma0_s[18][7].CLK
clk => u0_m0_wo0_cma0_s[18][8].CLK
clk => u0_m0_wo0_cma0_s[18][9].CLK
clk => u0_m0_wo0_cma0_s[18][10].CLK
clk => u0_m0_wo0_cma0_s[18][11].CLK
clk => u0_m0_wo0_cma0_s[18][12].CLK
clk => u0_m0_wo0_cma0_s[18][13].CLK
clk => u0_m0_wo0_cma0_s[18][14].CLK
clk => u0_m0_wo0_cma0_s[18][15].CLK
clk => u0_m0_wo0_cma0_s[18][16].CLK
clk => u0_m0_wo0_cma0_s[18][17].CLK
clk => u0_m0_wo0_cma0_s[18][18].CLK
clk => u0_m0_wo0_cma0_s[18][19].CLK
clk => u0_m0_wo0_cma0_s[18][20].CLK
clk => u0_m0_wo0_cma0_s[18][21].CLK
clk => u0_m0_wo0_cma0_s[18][22].CLK
clk => u0_m0_wo0_cma0_s[18][23].CLK
clk => u0_m0_wo0_cma0_s[18][24].CLK
clk => u0_m0_wo0_cma0_s[18][25].CLK
clk => u0_m0_wo0_cma0_s[18][26].CLK
clk => u0_m0_wo0_cma0_s[18][27].CLK
clk => u0_m0_wo0_cma0_s[18][28].CLK
clk => u0_m0_wo0_cma0_s[18][29].CLK
clk => u0_m0_wo0_cma0_s[18][30].CLK
clk => u0_m0_wo0_cma0_s[18][31].CLK
clk => u0_m0_wo0_cma0_s[18][32].CLK
clk => u0_m0_wo0_cma0_s[18][33].CLK
clk => u0_m0_wo0_cma0_s[18][34].CLK
clk => u0_m0_wo0_cma0_s[18][35].CLK
clk => u0_m0_wo0_cma0_s[17][0].CLK
clk => u0_m0_wo0_cma0_s[17][1].CLK
clk => u0_m0_wo0_cma0_s[17][2].CLK
clk => u0_m0_wo0_cma0_s[17][3].CLK
clk => u0_m0_wo0_cma0_s[17][4].CLK
clk => u0_m0_wo0_cma0_s[17][5].CLK
clk => u0_m0_wo0_cma0_s[17][6].CLK
clk => u0_m0_wo0_cma0_s[17][7].CLK
clk => u0_m0_wo0_cma0_s[17][8].CLK
clk => u0_m0_wo0_cma0_s[17][9].CLK
clk => u0_m0_wo0_cma0_s[17][10].CLK
clk => u0_m0_wo0_cma0_s[17][11].CLK
clk => u0_m0_wo0_cma0_s[17][12].CLK
clk => u0_m0_wo0_cma0_s[17][13].CLK
clk => u0_m0_wo0_cma0_s[17][14].CLK
clk => u0_m0_wo0_cma0_s[17][15].CLK
clk => u0_m0_wo0_cma0_s[17][16].CLK
clk => u0_m0_wo0_cma0_s[17][17].CLK
clk => u0_m0_wo0_cma0_s[17][18].CLK
clk => u0_m0_wo0_cma0_s[17][19].CLK
clk => u0_m0_wo0_cma0_s[17][20].CLK
clk => u0_m0_wo0_cma0_s[17][21].CLK
clk => u0_m0_wo0_cma0_s[17][22].CLK
clk => u0_m0_wo0_cma0_s[17][23].CLK
clk => u0_m0_wo0_cma0_s[17][24].CLK
clk => u0_m0_wo0_cma0_s[17][25].CLK
clk => u0_m0_wo0_cma0_s[17][26].CLK
clk => u0_m0_wo0_cma0_s[17][27].CLK
clk => u0_m0_wo0_cma0_s[17][28].CLK
clk => u0_m0_wo0_cma0_s[17][29].CLK
clk => u0_m0_wo0_cma0_s[17][30].CLK
clk => u0_m0_wo0_cma0_s[17][31].CLK
clk => u0_m0_wo0_cma0_s[17][32].CLK
clk => u0_m0_wo0_cma0_s[17][33].CLK
clk => u0_m0_wo0_cma0_s[17][34].CLK
clk => u0_m0_wo0_cma0_s[17][35].CLK
clk => u0_m0_wo0_cma0_s[16][0].CLK
clk => u0_m0_wo0_cma0_s[16][1].CLK
clk => u0_m0_wo0_cma0_s[16][2].CLK
clk => u0_m0_wo0_cma0_s[16][3].CLK
clk => u0_m0_wo0_cma0_s[16][4].CLK
clk => u0_m0_wo0_cma0_s[16][5].CLK
clk => u0_m0_wo0_cma0_s[16][6].CLK
clk => u0_m0_wo0_cma0_s[16][7].CLK
clk => u0_m0_wo0_cma0_s[16][8].CLK
clk => u0_m0_wo0_cma0_s[16][9].CLK
clk => u0_m0_wo0_cma0_s[16][10].CLK
clk => u0_m0_wo0_cma0_s[16][11].CLK
clk => u0_m0_wo0_cma0_s[16][12].CLK
clk => u0_m0_wo0_cma0_s[16][13].CLK
clk => u0_m0_wo0_cma0_s[16][14].CLK
clk => u0_m0_wo0_cma0_s[16][15].CLK
clk => u0_m0_wo0_cma0_s[16][16].CLK
clk => u0_m0_wo0_cma0_s[16][17].CLK
clk => u0_m0_wo0_cma0_s[16][18].CLK
clk => u0_m0_wo0_cma0_s[16][19].CLK
clk => u0_m0_wo0_cma0_s[16][20].CLK
clk => u0_m0_wo0_cma0_s[16][21].CLK
clk => u0_m0_wo0_cma0_s[16][22].CLK
clk => u0_m0_wo0_cma0_s[16][23].CLK
clk => u0_m0_wo0_cma0_s[16][24].CLK
clk => u0_m0_wo0_cma0_s[16][25].CLK
clk => u0_m0_wo0_cma0_s[16][26].CLK
clk => u0_m0_wo0_cma0_s[16][27].CLK
clk => u0_m0_wo0_cma0_s[16][28].CLK
clk => u0_m0_wo0_cma0_s[16][29].CLK
clk => u0_m0_wo0_cma0_s[16][30].CLK
clk => u0_m0_wo0_cma0_s[16][31].CLK
clk => u0_m0_wo0_cma0_s[16][32].CLK
clk => u0_m0_wo0_cma0_s[16][33].CLK
clk => u0_m0_wo0_cma0_s[16][34].CLK
clk => u0_m0_wo0_cma0_s[16][35].CLK
clk => u0_m0_wo0_cma0_s[15][0].CLK
clk => u0_m0_wo0_cma0_s[15][1].CLK
clk => u0_m0_wo0_cma0_s[15][2].CLK
clk => u0_m0_wo0_cma0_s[15][3].CLK
clk => u0_m0_wo0_cma0_s[15][4].CLK
clk => u0_m0_wo0_cma0_s[15][5].CLK
clk => u0_m0_wo0_cma0_s[15][6].CLK
clk => u0_m0_wo0_cma0_s[15][7].CLK
clk => u0_m0_wo0_cma0_s[15][8].CLK
clk => u0_m0_wo0_cma0_s[15][9].CLK
clk => u0_m0_wo0_cma0_s[15][10].CLK
clk => u0_m0_wo0_cma0_s[15][11].CLK
clk => u0_m0_wo0_cma0_s[15][12].CLK
clk => u0_m0_wo0_cma0_s[15][13].CLK
clk => u0_m0_wo0_cma0_s[15][14].CLK
clk => u0_m0_wo0_cma0_s[15][15].CLK
clk => u0_m0_wo0_cma0_s[15][16].CLK
clk => u0_m0_wo0_cma0_s[15][17].CLK
clk => u0_m0_wo0_cma0_s[15][18].CLK
clk => u0_m0_wo0_cma0_s[15][19].CLK
clk => u0_m0_wo0_cma0_s[15][20].CLK
clk => u0_m0_wo0_cma0_s[15][21].CLK
clk => u0_m0_wo0_cma0_s[15][22].CLK
clk => u0_m0_wo0_cma0_s[15][23].CLK
clk => u0_m0_wo0_cma0_s[15][24].CLK
clk => u0_m0_wo0_cma0_s[15][25].CLK
clk => u0_m0_wo0_cma0_s[15][26].CLK
clk => u0_m0_wo0_cma0_s[15][27].CLK
clk => u0_m0_wo0_cma0_s[15][28].CLK
clk => u0_m0_wo0_cma0_s[15][29].CLK
clk => u0_m0_wo0_cma0_s[15][30].CLK
clk => u0_m0_wo0_cma0_s[15][31].CLK
clk => u0_m0_wo0_cma0_s[15][32].CLK
clk => u0_m0_wo0_cma0_s[15][33].CLK
clk => u0_m0_wo0_cma0_s[15][34].CLK
clk => u0_m0_wo0_cma0_s[15][35].CLK
clk => u0_m0_wo0_cma0_s[14][0].CLK
clk => u0_m0_wo0_cma0_s[14][1].CLK
clk => u0_m0_wo0_cma0_s[14][2].CLK
clk => u0_m0_wo0_cma0_s[14][3].CLK
clk => u0_m0_wo0_cma0_s[14][4].CLK
clk => u0_m0_wo0_cma0_s[14][5].CLK
clk => u0_m0_wo0_cma0_s[14][6].CLK
clk => u0_m0_wo0_cma0_s[14][7].CLK
clk => u0_m0_wo0_cma0_s[14][8].CLK
clk => u0_m0_wo0_cma0_s[14][9].CLK
clk => u0_m0_wo0_cma0_s[14][10].CLK
clk => u0_m0_wo0_cma0_s[14][11].CLK
clk => u0_m0_wo0_cma0_s[14][12].CLK
clk => u0_m0_wo0_cma0_s[14][13].CLK
clk => u0_m0_wo0_cma0_s[14][14].CLK
clk => u0_m0_wo0_cma0_s[14][15].CLK
clk => u0_m0_wo0_cma0_s[14][16].CLK
clk => u0_m0_wo0_cma0_s[14][17].CLK
clk => u0_m0_wo0_cma0_s[14][18].CLK
clk => u0_m0_wo0_cma0_s[14][19].CLK
clk => u0_m0_wo0_cma0_s[14][20].CLK
clk => u0_m0_wo0_cma0_s[14][21].CLK
clk => u0_m0_wo0_cma0_s[14][22].CLK
clk => u0_m0_wo0_cma0_s[14][23].CLK
clk => u0_m0_wo0_cma0_s[14][24].CLK
clk => u0_m0_wo0_cma0_s[14][25].CLK
clk => u0_m0_wo0_cma0_s[14][26].CLK
clk => u0_m0_wo0_cma0_s[14][27].CLK
clk => u0_m0_wo0_cma0_s[14][28].CLK
clk => u0_m0_wo0_cma0_s[14][29].CLK
clk => u0_m0_wo0_cma0_s[14][30].CLK
clk => u0_m0_wo0_cma0_s[14][31].CLK
clk => u0_m0_wo0_cma0_s[14][32].CLK
clk => u0_m0_wo0_cma0_s[14][33].CLK
clk => u0_m0_wo0_cma0_s[14][34].CLK
clk => u0_m0_wo0_cma0_s[14][35].CLK
clk => u0_m0_wo0_cma0_s[13][0].CLK
clk => u0_m0_wo0_cma0_s[13][1].CLK
clk => u0_m0_wo0_cma0_s[13][2].CLK
clk => u0_m0_wo0_cma0_s[13][3].CLK
clk => u0_m0_wo0_cma0_s[13][4].CLK
clk => u0_m0_wo0_cma0_s[13][5].CLK
clk => u0_m0_wo0_cma0_s[13][6].CLK
clk => u0_m0_wo0_cma0_s[13][7].CLK
clk => u0_m0_wo0_cma0_s[13][8].CLK
clk => u0_m0_wo0_cma0_s[13][9].CLK
clk => u0_m0_wo0_cma0_s[13][10].CLK
clk => u0_m0_wo0_cma0_s[13][11].CLK
clk => u0_m0_wo0_cma0_s[13][12].CLK
clk => u0_m0_wo0_cma0_s[13][13].CLK
clk => u0_m0_wo0_cma0_s[13][14].CLK
clk => u0_m0_wo0_cma0_s[13][15].CLK
clk => u0_m0_wo0_cma0_s[13][16].CLK
clk => u0_m0_wo0_cma0_s[13][17].CLK
clk => u0_m0_wo0_cma0_s[13][18].CLK
clk => u0_m0_wo0_cma0_s[13][19].CLK
clk => u0_m0_wo0_cma0_s[13][20].CLK
clk => u0_m0_wo0_cma0_s[13][21].CLK
clk => u0_m0_wo0_cma0_s[13][22].CLK
clk => u0_m0_wo0_cma0_s[13][23].CLK
clk => u0_m0_wo0_cma0_s[13][24].CLK
clk => u0_m0_wo0_cma0_s[13][25].CLK
clk => u0_m0_wo0_cma0_s[13][26].CLK
clk => u0_m0_wo0_cma0_s[13][27].CLK
clk => u0_m0_wo0_cma0_s[13][28].CLK
clk => u0_m0_wo0_cma0_s[13][29].CLK
clk => u0_m0_wo0_cma0_s[13][30].CLK
clk => u0_m0_wo0_cma0_s[13][31].CLK
clk => u0_m0_wo0_cma0_s[13][32].CLK
clk => u0_m0_wo0_cma0_s[13][33].CLK
clk => u0_m0_wo0_cma0_s[13][34].CLK
clk => u0_m0_wo0_cma0_s[13][35].CLK
clk => u0_m0_wo0_cma0_s[12][0].CLK
clk => u0_m0_wo0_cma0_s[12][1].CLK
clk => u0_m0_wo0_cma0_s[12][2].CLK
clk => u0_m0_wo0_cma0_s[12][3].CLK
clk => u0_m0_wo0_cma0_s[12][4].CLK
clk => u0_m0_wo0_cma0_s[12][5].CLK
clk => u0_m0_wo0_cma0_s[12][6].CLK
clk => u0_m0_wo0_cma0_s[12][7].CLK
clk => u0_m0_wo0_cma0_s[12][8].CLK
clk => u0_m0_wo0_cma0_s[12][9].CLK
clk => u0_m0_wo0_cma0_s[12][10].CLK
clk => u0_m0_wo0_cma0_s[12][11].CLK
clk => u0_m0_wo0_cma0_s[12][12].CLK
clk => u0_m0_wo0_cma0_s[12][13].CLK
clk => u0_m0_wo0_cma0_s[12][14].CLK
clk => u0_m0_wo0_cma0_s[12][15].CLK
clk => u0_m0_wo0_cma0_s[12][16].CLK
clk => u0_m0_wo0_cma0_s[12][17].CLK
clk => u0_m0_wo0_cma0_s[12][18].CLK
clk => u0_m0_wo0_cma0_s[12][19].CLK
clk => u0_m0_wo0_cma0_s[12][20].CLK
clk => u0_m0_wo0_cma0_s[12][21].CLK
clk => u0_m0_wo0_cma0_s[12][22].CLK
clk => u0_m0_wo0_cma0_s[12][23].CLK
clk => u0_m0_wo0_cma0_s[12][24].CLK
clk => u0_m0_wo0_cma0_s[12][25].CLK
clk => u0_m0_wo0_cma0_s[12][26].CLK
clk => u0_m0_wo0_cma0_s[12][27].CLK
clk => u0_m0_wo0_cma0_s[12][28].CLK
clk => u0_m0_wo0_cma0_s[12][29].CLK
clk => u0_m0_wo0_cma0_s[12][30].CLK
clk => u0_m0_wo0_cma0_s[12][31].CLK
clk => u0_m0_wo0_cma0_s[12][32].CLK
clk => u0_m0_wo0_cma0_s[12][33].CLK
clk => u0_m0_wo0_cma0_s[12][34].CLK
clk => u0_m0_wo0_cma0_s[12][35].CLK
clk => u0_m0_wo0_cma0_s[11][0].CLK
clk => u0_m0_wo0_cma0_s[11][1].CLK
clk => u0_m0_wo0_cma0_s[11][2].CLK
clk => u0_m0_wo0_cma0_s[11][3].CLK
clk => u0_m0_wo0_cma0_s[11][4].CLK
clk => u0_m0_wo0_cma0_s[11][5].CLK
clk => u0_m0_wo0_cma0_s[11][6].CLK
clk => u0_m0_wo0_cma0_s[11][7].CLK
clk => u0_m0_wo0_cma0_s[11][8].CLK
clk => u0_m0_wo0_cma0_s[11][9].CLK
clk => u0_m0_wo0_cma0_s[11][10].CLK
clk => u0_m0_wo0_cma0_s[11][11].CLK
clk => u0_m0_wo0_cma0_s[11][12].CLK
clk => u0_m0_wo0_cma0_s[11][13].CLK
clk => u0_m0_wo0_cma0_s[11][14].CLK
clk => u0_m0_wo0_cma0_s[11][15].CLK
clk => u0_m0_wo0_cma0_s[11][16].CLK
clk => u0_m0_wo0_cma0_s[11][17].CLK
clk => u0_m0_wo0_cma0_s[11][18].CLK
clk => u0_m0_wo0_cma0_s[11][19].CLK
clk => u0_m0_wo0_cma0_s[11][20].CLK
clk => u0_m0_wo0_cma0_s[11][21].CLK
clk => u0_m0_wo0_cma0_s[11][22].CLK
clk => u0_m0_wo0_cma0_s[11][23].CLK
clk => u0_m0_wo0_cma0_s[11][24].CLK
clk => u0_m0_wo0_cma0_s[11][25].CLK
clk => u0_m0_wo0_cma0_s[11][26].CLK
clk => u0_m0_wo0_cma0_s[11][27].CLK
clk => u0_m0_wo0_cma0_s[11][28].CLK
clk => u0_m0_wo0_cma0_s[11][29].CLK
clk => u0_m0_wo0_cma0_s[11][30].CLK
clk => u0_m0_wo0_cma0_s[11][31].CLK
clk => u0_m0_wo0_cma0_s[11][32].CLK
clk => u0_m0_wo0_cma0_s[11][33].CLK
clk => u0_m0_wo0_cma0_s[11][34].CLK
clk => u0_m0_wo0_cma0_s[11][35].CLK
clk => u0_m0_wo0_cma0_s[10][0].CLK
clk => u0_m0_wo0_cma0_s[10][1].CLK
clk => u0_m0_wo0_cma0_s[10][2].CLK
clk => u0_m0_wo0_cma0_s[10][3].CLK
clk => u0_m0_wo0_cma0_s[10][4].CLK
clk => u0_m0_wo0_cma0_s[10][5].CLK
clk => u0_m0_wo0_cma0_s[10][6].CLK
clk => u0_m0_wo0_cma0_s[10][7].CLK
clk => u0_m0_wo0_cma0_s[10][8].CLK
clk => u0_m0_wo0_cma0_s[10][9].CLK
clk => u0_m0_wo0_cma0_s[10][10].CLK
clk => u0_m0_wo0_cma0_s[10][11].CLK
clk => u0_m0_wo0_cma0_s[10][12].CLK
clk => u0_m0_wo0_cma0_s[10][13].CLK
clk => u0_m0_wo0_cma0_s[10][14].CLK
clk => u0_m0_wo0_cma0_s[10][15].CLK
clk => u0_m0_wo0_cma0_s[10][16].CLK
clk => u0_m0_wo0_cma0_s[10][17].CLK
clk => u0_m0_wo0_cma0_s[10][18].CLK
clk => u0_m0_wo0_cma0_s[10][19].CLK
clk => u0_m0_wo0_cma0_s[10][20].CLK
clk => u0_m0_wo0_cma0_s[10][21].CLK
clk => u0_m0_wo0_cma0_s[10][22].CLK
clk => u0_m0_wo0_cma0_s[10][23].CLK
clk => u0_m0_wo0_cma0_s[10][24].CLK
clk => u0_m0_wo0_cma0_s[10][25].CLK
clk => u0_m0_wo0_cma0_s[10][26].CLK
clk => u0_m0_wo0_cma0_s[10][27].CLK
clk => u0_m0_wo0_cma0_s[10][28].CLK
clk => u0_m0_wo0_cma0_s[10][29].CLK
clk => u0_m0_wo0_cma0_s[10][30].CLK
clk => u0_m0_wo0_cma0_s[10][31].CLK
clk => u0_m0_wo0_cma0_s[10][32].CLK
clk => u0_m0_wo0_cma0_s[10][33].CLK
clk => u0_m0_wo0_cma0_s[10][34].CLK
clk => u0_m0_wo0_cma0_s[10][35].CLK
clk => u0_m0_wo0_cma0_s[9][0].CLK
clk => u0_m0_wo0_cma0_s[9][1].CLK
clk => u0_m0_wo0_cma0_s[9][2].CLK
clk => u0_m0_wo0_cma0_s[9][3].CLK
clk => u0_m0_wo0_cma0_s[9][4].CLK
clk => u0_m0_wo0_cma0_s[9][5].CLK
clk => u0_m0_wo0_cma0_s[9][6].CLK
clk => u0_m0_wo0_cma0_s[9][7].CLK
clk => u0_m0_wo0_cma0_s[9][8].CLK
clk => u0_m0_wo0_cma0_s[9][9].CLK
clk => u0_m0_wo0_cma0_s[9][10].CLK
clk => u0_m0_wo0_cma0_s[9][11].CLK
clk => u0_m0_wo0_cma0_s[9][12].CLK
clk => u0_m0_wo0_cma0_s[9][13].CLK
clk => u0_m0_wo0_cma0_s[9][14].CLK
clk => u0_m0_wo0_cma0_s[9][15].CLK
clk => u0_m0_wo0_cma0_s[9][16].CLK
clk => u0_m0_wo0_cma0_s[9][17].CLK
clk => u0_m0_wo0_cma0_s[9][18].CLK
clk => u0_m0_wo0_cma0_s[9][19].CLK
clk => u0_m0_wo0_cma0_s[9][20].CLK
clk => u0_m0_wo0_cma0_s[9][21].CLK
clk => u0_m0_wo0_cma0_s[9][22].CLK
clk => u0_m0_wo0_cma0_s[9][23].CLK
clk => u0_m0_wo0_cma0_s[9][24].CLK
clk => u0_m0_wo0_cma0_s[9][25].CLK
clk => u0_m0_wo0_cma0_s[9][26].CLK
clk => u0_m0_wo0_cma0_s[9][27].CLK
clk => u0_m0_wo0_cma0_s[9][28].CLK
clk => u0_m0_wo0_cma0_s[9][29].CLK
clk => u0_m0_wo0_cma0_s[9][30].CLK
clk => u0_m0_wo0_cma0_s[9][31].CLK
clk => u0_m0_wo0_cma0_s[9][32].CLK
clk => u0_m0_wo0_cma0_s[9][33].CLK
clk => u0_m0_wo0_cma0_s[9][34].CLK
clk => u0_m0_wo0_cma0_s[9][35].CLK
clk => u0_m0_wo0_cma0_s[8][0].CLK
clk => u0_m0_wo0_cma0_s[8][1].CLK
clk => u0_m0_wo0_cma0_s[8][2].CLK
clk => u0_m0_wo0_cma0_s[8][3].CLK
clk => u0_m0_wo0_cma0_s[8][4].CLK
clk => u0_m0_wo0_cma0_s[8][5].CLK
clk => u0_m0_wo0_cma0_s[8][6].CLK
clk => u0_m0_wo0_cma0_s[8][7].CLK
clk => u0_m0_wo0_cma0_s[8][8].CLK
clk => u0_m0_wo0_cma0_s[8][9].CLK
clk => u0_m0_wo0_cma0_s[8][10].CLK
clk => u0_m0_wo0_cma0_s[8][11].CLK
clk => u0_m0_wo0_cma0_s[8][12].CLK
clk => u0_m0_wo0_cma0_s[8][13].CLK
clk => u0_m0_wo0_cma0_s[8][14].CLK
clk => u0_m0_wo0_cma0_s[8][15].CLK
clk => u0_m0_wo0_cma0_s[8][16].CLK
clk => u0_m0_wo0_cma0_s[8][17].CLK
clk => u0_m0_wo0_cma0_s[8][18].CLK
clk => u0_m0_wo0_cma0_s[8][19].CLK
clk => u0_m0_wo0_cma0_s[8][20].CLK
clk => u0_m0_wo0_cma0_s[8][21].CLK
clk => u0_m0_wo0_cma0_s[8][22].CLK
clk => u0_m0_wo0_cma0_s[8][23].CLK
clk => u0_m0_wo0_cma0_s[8][24].CLK
clk => u0_m0_wo0_cma0_s[8][25].CLK
clk => u0_m0_wo0_cma0_s[8][26].CLK
clk => u0_m0_wo0_cma0_s[8][27].CLK
clk => u0_m0_wo0_cma0_s[8][28].CLK
clk => u0_m0_wo0_cma0_s[8][29].CLK
clk => u0_m0_wo0_cma0_s[8][30].CLK
clk => u0_m0_wo0_cma0_s[8][31].CLK
clk => u0_m0_wo0_cma0_s[8][32].CLK
clk => u0_m0_wo0_cma0_s[8][33].CLK
clk => u0_m0_wo0_cma0_s[8][34].CLK
clk => u0_m0_wo0_cma0_s[8][35].CLK
clk => u0_m0_wo0_cma0_s[7][0].CLK
clk => u0_m0_wo0_cma0_s[7][1].CLK
clk => u0_m0_wo0_cma0_s[7][2].CLK
clk => u0_m0_wo0_cma0_s[7][3].CLK
clk => u0_m0_wo0_cma0_s[7][4].CLK
clk => u0_m0_wo0_cma0_s[7][5].CLK
clk => u0_m0_wo0_cma0_s[7][6].CLK
clk => u0_m0_wo0_cma0_s[7][7].CLK
clk => u0_m0_wo0_cma0_s[7][8].CLK
clk => u0_m0_wo0_cma0_s[7][9].CLK
clk => u0_m0_wo0_cma0_s[7][10].CLK
clk => u0_m0_wo0_cma0_s[7][11].CLK
clk => u0_m0_wo0_cma0_s[7][12].CLK
clk => u0_m0_wo0_cma0_s[7][13].CLK
clk => u0_m0_wo0_cma0_s[7][14].CLK
clk => u0_m0_wo0_cma0_s[7][15].CLK
clk => u0_m0_wo0_cma0_s[7][16].CLK
clk => u0_m0_wo0_cma0_s[7][17].CLK
clk => u0_m0_wo0_cma0_s[7][18].CLK
clk => u0_m0_wo0_cma0_s[7][19].CLK
clk => u0_m0_wo0_cma0_s[7][20].CLK
clk => u0_m0_wo0_cma0_s[7][21].CLK
clk => u0_m0_wo0_cma0_s[7][22].CLK
clk => u0_m0_wo0_cma0_s[7][23].CLK
clk => u0_m0_wo0_cma0_s[7][24].CLK
clk => u0_m0_wo0_cma0_s[7][25].CLK
clk => u0_m0_wo0_cma0_s[7][26].CLK
clk => u0_m0_wo0_cma0_s[7][27].CLK
clk => u0_m0_wo0_cma0_s[7][28].CLK
clk => u0_m0_wo0_cma0_s[7][29].CLK
clk => u0_m0_wo0_cma0_s[7][30].CLK
clk => u0_m0_wo0_cma0_s[7][31].CLK
clk => u0_m0_wo0_cma0_s[7][32].CLK
clk => u0_m0_wo0_cma0_s[7][33].CLK
clk => u0_m0_wo0_cma0_s[7][34].CLK
clk => u0_m0_wo0_cma0_s[7][35].CLK
clk => u0_m0_wo0_cma0_s[6][0].CLK
clk => u0_m0_wo0_cma0_s[6][1].CLK
clk => u0_m0_wo0_cma0_s[6][2].CLK
clk => u0_m0_wo0_cma0_s[6][3].CLK
clk => u0_m0_wo0_cma0_s[6][4].CLK
clk => u0_m0_wo0_cma0_s[6][5].CLK
clk => u0_m0_wo0_cma0_s[6][6].CLK
clk => u0_m0_wo0_cma0_s[6][7].CLK
clk => u0_m0_wo0_cma0_s[6][8].CLK
clk => u0_m0_wo0_cma0_s[6][9].CLK
clk => u0_m0_wo0_cma0_s[6][10].CLK
clk => u0_m0_wo0_cma0_s[6][11].CLK
clk => u0_m0_wo0_cma0_s[6][12].CLK
clk => u0_m0_wo0_cma0_s[6][13].CLK
clk => u0_m0_wo0_cma0_s[6][14].CLK
clk => u0_m0_wo0_cma0_s[6][15].CLK
clk => u0_m0_wo0_cma0_s[6][16].CLK
clk => u0_m0_wo0_cma0_s[6][17].CLK
clk => u0_m0_wo0_cma0_s[6][18].CLK
clk => u0_m0_wo0_cma0_s[6][19].CLK
clk => u0_m0_wo0_cma0_s[6][20].CLK
clk => u0_m0_wo0_cma0_s[6][21].CLK
clk => u0_m0_wo0_cma0_s[6][22].CLK
clk => u0_m0_wo0_cma0_s[6][23].CLK
clk => u0_m0_wo0_cma0_s[6][24].CLK
clk => u0_m0_wo0_cma0_s[6][25].CLK
clk => u0_m0_wo0_cma0_s[6][26].CLK
clk => u0_m0_wo0_cma0_s[6][27].CLK
clk => u0_m0_wo0_cma0_s[6][28].CLK
clk => u0_m0_wo0_cma0_s[6][29].CLK
clk => u0_m0_wo0_cma0_s[6][30].CLK
clk => u0_m0_wo0_cma0_s[6][31].CLK
clk => u0_m0_wo0_cma0_s[6][32].CLK
clk => u0_m0_wo0_cma0_s[6][33].CLK
clk => u0_m0_wo0_cma0_s[6][34].CLK
clk => u0_m0_wo0_cma0_s[6][35].CLK
clk => u0_m0_wo0_cma0_s[5][0].CLK
clk => u0_m0_wo0_cma0_s[5][1].CLK
clk => u0_m0_wo0_cma0_s[5][2].CLK
clk => u0_m0_wo0_cma0_s[5][3].CLK
clk => u0_m0_wo0_cma0_s[5][4].CLK
clk => u0_m0_wo0_cma0_s[5][5].CLK
clk => u0_m0_wo0_cma0_s[5][6].CLK
clk => u0_m0_wo0_cma0_s[5][7].CLK
clk => u0_m0_wo0_cma0_s[5][8].CLK
clk => u0_m0_wo0_cma0_s[5][9].CLK
clk => u0_m0_wo0_cma0_s[5][10].CLK
clk => u0_m0_wo0_cma0_s[5][11].CLK
clk => u0_m0_wo0_cma0_s[5][12].CLK
clk => u0_m0_wo0_cma0_s[5][13].CLK
clk => u0_m0_wo0_cma0_s[5][14].CLK
clk => u0_m0_wo0_cma0_s[5][15].CLK
clk => u0_m0_wo0_cma0_s[5][16].CLK
clk => u0_m0_wo0_cma0_s[5][17].CLK
clk => u0_m0_wo0_cma0_s[5][18].CLK
clk => u0_m0_wo0_cma0_s[5][19].CLK
clk => u0_m0_wo0_cma0_s[5][20].CLK
clk => u0_m0_wo0_cma0_s[5][21].CLK
clk => u0_m0_wo0_cma0_s[5][22].CLK
clk => u0_m0_wo0_cma0_s[5][23].CLK
clk => u0_m0_wo0_cma0_s[5][24].CLK
clk => u0_m0_wo0_cma0_s[5][25].CLK
clk => u0_m0_wo0_cma0_s[5][26].CLK
clk => u0_m0_wo0_cma0_s[5][27].CLK
clk => u0_m0_wo0_cma0_s[5][28].CLK
clk => u0_m0_wo0_cma0_s[5][29].CLK
clk => u0_m0_wo0_cma0_s[5][30].CLK
clk => u0_m0_wo0_cma0_s[5][31].CLK
clk => u0_m0_wo0_cma0_s[5][32].CLK
clk => u0_m0_wo0_cma0_s[5][33].CLK
clk => u0_m0_wo0_cma0_s[5][34].CLK
clk => u0_m0_wo0_cma0_s[5][35].CLK
clk => u0_m0_wo0_cma0_s[4][0].CLK
clk => u0_m0_wo0_cma0_s[4][1].CLK
clk => u0_m0_wo0_cma0_s[4][2].CLK
clk => u0_m0_wo0_cma0_s[4][3].CLK
clk => u0_m0_wo0_cma0_s[4][4].CLK
clk => u0_m0_wo0_cma0_s[4][5].CLK
clk => u0_m0_wo0_cma0_s[4][6].CLK
clk => u0_m0_wo0_cma0_s[4][7].CLK
clk => u0_m0_wo0_cma0_s[4][8].CLK
clk => u0_m0_wo0_cma0_s[4][9].CLK
clk => u0_m0_wo0_cma0_s[4][10].CLK
clk => u0_m0_wo0_cma0_s[4][11].CLK
clk => u0_m0_wo0_cma0_s[4][12].CLK
clk => u0_m0_wo0_cma0_s[4][13].CLK
clk => u0_m0_wo0_cma0_s[4][14].CLK
clk => u0_m0_wo0_cma0_s[4][15].CLK
clk => u0_m0_wo0_cma0_s[4][16].CLK
clk => u0_m0_wo0_cma0_s[4][17].CLK
clk => u0_m0_wo0_cma0_s[4][18].CLK
clk => u0_m0_wo0_cma0_s[4][19].CLK
clk => u0_m0_wo0_cma0_s[4][20].CLK
clk => u0_m0_wo0_cma0_s[4][21].CLK
clk => u0_m0_wo0_cma0_s[4][22].CLK
clk => u0_m0_wo0_cma0_s[4][23].CLK
clk => u0_m0_wo0_cma0_s[4][24].CLK
clk => u0_m0_wo0_cma0_s[4][25].CLK
clk => u0_m0_wo0_cma0_s[4][26].CLK
clk => u0_m0_wo0_cma0_s[4][27].CLK
clk => u0_m0_wo0_cma0_s[4][28].CLK
clk => u0_m0_wo0_cma0_s[4][29].CLK
clk => u0_m0_wo0_cma0_s[4][30].CLK
clk => u0_m0_wo0_cma0_s[4][31].CLK
clk => u0_m0_wo0_cma0_s[4][32].CLK
clk => u0_m0_wo0_cma0_s[4][33].CLK
clk => u0_m0_wo0_cma0_s[4][34].CLK
clk => u0_m0_wo0_cma0_s[4][35].CLK
clk => u0_m0_wo0_cma0_s[3][0].CLK
clk => u0_m0_wo0_cma0_s[3][1].CLK
clk => u0_m0_wo0_cma0_s[3][2].CLK
clk => u0_m0_wo0_cma0_s[3][3].CLK
clk => u0_m0_wo0_cma0_s[3][4].CLK
clk => u0_m0_wo0_cma0_s[3][5].CLK
clk => u0_m0_wo0_cma0_s[3][6].CLK
clk => u0_m0_wo0_cma0_s[3][7].CLK
clk => u0_m0_wo0_cma0_s[3][8].CLK
clk => u0_m0_wo0_cma0_s[3][9].CLK
clk => u0_m0_wo0_cma0_s[3][10].CLK
clk => u0_m0_wo0_cma0_s[3][11].CLK
clk => u0_m0_wo0_cma0_s[3][12].CLK
clk => u0_m0_wo0_cma0_s[3][13].CLK
clk => u0_m0_wo0_cma0_s[3][14].CLK
clk => u0_m0_wo0_cma0_s[3][15].CLK
clk => u0_m0_wo0_cma0_s[3][16].CLK
clk => u0_m0_wo0_cma0_s[3][17].CLK
clk => u0_m0_wo0_cma0_s[3][18].CLK
clk => u0_m0_wo0_cma0_s[3][19].CLK
clk => u0_m0_wo0_cma0_s[3][20].CLK
clk => u0_m0_wo0_cma0_s[3][21].CLK
clk => u0_m0_wo0_cma0_s[3][22].CLK
clk => u0_m0_wo0_cma0_s[3][23].CLK
clk => u0_m0_wo0_cma0_s[3][24].CLK
clk => u0_m0_wo0_cma0_s[3][25].CLK
clk => u0_m0_wo0_cma0_s[3][26].CLK
clk => u0_m0_wo0_cma0_s[3][27].CLK
clk => u0_m0_wo0_cma0_s[3][28].CLK
clk => u0_m0_wo0_cma0_s[3][29].CLK
clk => u0_m0_wo0_cma0_s[3][30].CLK
clk => u0_m0_wo0_cma0_s[3][31].CLK
clk => u0_m0_wo0_cma0_s[3][32].CLK
clk => u0_m0_wo0_cma0_s[3][33].CLK
clk => u0_m0_wo0_cma0_s[3][34].CLK
clk => u0_m0_wo0_cma0_s[3][35].CLK
clk => u0_m0_wo0_cma0_s[2][0].CLK
clk => u0_m0_wo0_cma0_s[2][1].CLK
clk => u0_m0_wo0_cma0_s[2][2].CLK
clk => u0_m0_wo0_cma0_s[2][3].CLK
clk => u0_m0_wo0_cma0_s[2][4].CLK
clk => u0_m0_wo0_cma0_s[2][5].CLK
clk => u0_m0_wo0_cma0_s[2][6].CLK
clk => u0_m0_wo0_cma0_s[2][7].CLK
clk => u0_m0_wo0_cma0_s[2][8].CLK
clk => u0_m0_wo0_cma0_s[2][9].CLK
clk => u0_m0_wo0_cma0_s[2][10].CLK
clk => u0_m0_wo0_cma0_s[2][11].CLK
clk => u0_m0_wo0_cma0_s[2][12].CLK
clk => u0_m0_wo0_cma0_s[2][13].CLK
clk => u0_m0_wo0_cma0_s[2][14].CLK
clk => u0_m0_wo0_cma0_s[2][15].CLK
clk => u0_m0_wo0_cma0_s[2][16].CLK
clk => u0_m0_wo0_cma0_s[2][17].CLK
clk => u0_m0_wo0_cma0_s[2][18].CLK
clk => u0_m0_wo0_cma0_s[2][19].CLK
clk => u0_m0_wo0_cma0_s[2][20].CLK
clk => u0_m0_wo0_cma0_s[2][21].CLK
clk => u0_m0_wo0_cma0_s[2][22].CLK
clk => u0_m0_wo0_cma0_s[2][23].CLK
clk => u0_m0_wo0_cma0_s[2][24].CLK
clk => u0_m0_wo0_cma0_s[2][25].CLK
clk => u0_m0_wo0_cma0_s[2][26].CLK
clk => u0_m0_wo0_cma0_s[2][27].CLK
clk => u0_m0_wo0_cma0_s[2][28].CLK
clk => u0_m0_wo0_cma0_s[2][29].CLK
clk => u0_m0_wo0_cma0_s[2][30].CLK
clk => u0_m0_wo0_cma0_s[2][31].CLK
clk => u0_m0_wo0_cma0_s[2][32].CLK
clk => u0_m0_wo0_cma0_s[2][33].CLK
clk => u0_m0_wo0_cma0_s[2][34].CLK
clk => u0_m0_wo0_cma0_s[2][35].CLK
clk => u0_m0_wo0_cma0_s[1][0].CLK
clk => u0_m0_wo0_cma0_s[1][1].CLK
clk => u0_m0_wo0_cma0_s[1][2].CLK
clk => u0_m0_wo0_cma0_s[1][3].CLK
clk => u0_m0_wo0_cma0_s[1][4].CLK
clk => u0_m0_wo0_cma0_s[1][5].CLK
clk => u0_m0_wo0_cma0_s[1][6].CLK
clk => u0_m0_wo0_cma0_s[1][7].CLK
clk => u0_m0_wo0_cma0_s[1][8].CLK
clk => u0_m0_wo0_cma0_s[1][9].CLK
clk => u0_m0_wo0_cma0_s[1][10].CLK
clk => u0_m0_wo0_cma0_s[1][11].CLK
clk => u0_m0_wo0_cma0_s[1][12].CLK
clk => u0_m0_wo0_cma0_s[1][13].CLK
clk => u0_m0_wo0_cma0_s[1][14].CLK
clk => u0_m0_wo0_cma0_s[1][15].CLK
clk => u0_m0_wo0_cma0_s[1][16].CLK
clk => u0_m0_wo0_cma0_s[1][17].CLK
clk => u0_m0_wo0_cma0_s[1][18].CLK
clk => u0_m0_wo0_cma0_s[1][19].CLK
clk => u0_m0_wo0_cma0_s[1][20].CLK
clk => u0_m0_wo0_cma0_s[1][21].CLK
clk => u0_m0_wo0_cma0_s[1][22].CLK
clk => u0_m0_wo0_cma0_s[1][23].CLK
clk => u0_m0_wo0_cma0_s[1][24].CLK
clk => u0_m0_wo0_cma0_s[1][25].CLK
clk => u0_m0_wo0_cma0_s[1][26].CLK
clk => u0_m0_wo0_cma0_s[1][27].CLK
clk => u0_m0_wo0_cma0_s[1][28].CLK
clk => u0_m0_wo0_cma0_s[1][29].CLK
clk => u0_m0_wo0_cma0_s[1][30].CLK
clk => u0_m0_wo0_cma0_s[1][31].CLK
clk => u0_m0_wo0_cma0_s[1][32].CLK
clk => u0_m0_wo0_cma0_s[1][33].CLK
clk => u0_m0_wo0_cma0_s[1][34].CLK
clk => u0_m0_wo0_cma0_s[1][35].CLK
clk => u0_m0_wo0_cma0_s[0][0].CLK
clk => u0_m0_wo0_cma0_s[0][1].CLK
clk => u0_m0_wo0_cma0_s[0][2].CLK
clk => u0_m0_wo0_cma0_s[0][3].CLK
clk => u0_m0_wo0_cma0_s[0][4].CLK
clk => u0_m0_wo0_cma0_s[0][5].CLK
clk => u0_m0_wo0_cma0_s[0][6].CLK
clk => u0_m0_wo0_cma0_s[0][7].CLK
clk => u0_m0_wo0_cma0_s[0][8].CLK
clk => u0_m0_wo0_cma0_s[0][9].CLK
clk => u0_m0_wo0_cma0_s[0][10].CLK
clk => u0_m0_wo0_cma0_s[0][11].CLK
clk => u0_m0_wo0_cma0_s[0][12].CLK
clk => u0_m0_wo0_cma0_s[0][13].CLK
clk => u0_m0_wo0_cma0_s[0][14].CLK
clk => u0_m0_wo0_cma0_s[0][15].CLK
clk => u0_m0_wo0_cma0_s[0][16].CLK
clk => u0_m0_wo0_cma0_s[0][17].CLK
clk => u0_m0_wo0_cma0_s[0][18].CLK
clk => u0_m0_wo0_cma0_s[0][19].CLK
clk => u0_m0_wo0_cma0_s[0][20].CLK
clk => u0_m0_wo0_cma0_s[0][21].CLK
clk => u0_m0_wo0_cma0_s[0][22].CLK
clk => u0_m0_wo0_cma0_s[0][23].CLK
clk => u0_m0_wo0_cma0_s[0][24].CLK
clk => u0_m0_wo0_cma0_s[0][25].CLK
clk => u0_m0_wo0_cma0_s[0][26].CLK
clk => u0_m0_wo0_cma0_s[0][27].CLK
clk => u0_m0_wo0_cma0_s[0][28].CLK
clk => u0_m0_wo0_cma0_s[0][29].CLK
clk => u0_m0_wo0_cma0_s[0][30].CLK
clk => u0_m0_wo0_cma0_s[0][31].CLK
clk => u0_m0_wo0_cma0_s[0][32].CLK
clk => u0_m0_wo0_cma0_s[0][33].CLK
clk => u0_m0_wo0_cma0_s[0][34].CLK
clk => u0_m0_wo0_cma0_s[0][35].CLK
clk => u0_m0_wo0_cma0_c[31][0].CLK
clk => u0_m0_wo0_cma0_c[31][1].CLK
clk => u0_m0_wo0_cma0_c[31][2].CLK
clk => u0_m0_wo0_cma0_c[30][0].CLK
clk => u0_m0_wo0_cma0_c[30][1].CLK
clk => u0_m0_wo0_cma0_c[30][2].CLK
clk => u0_m0_wo0_cma0_c[29][0].CLK
clk => u0_m0_wo0_cma0_c[29][1].CLK
clk => u0_m0_wo0_cma0_c[29][2].CLK
clk => u0_m0_wo0_cma0_c[28][0].CLK
clk => u0_m0_wo0_cma0_c[28][1].CLK
clk => u0_m0_wo0_cma0_c[28][2].CLK
clk => u0_m0_wo0_cma0_c[27][0].CLK
clk => u0_m0_wo0_cma0_c[27][1].CLK
clk => u0_m0_wo0_cma0_c[27][2].CLK
clk => u0_m0_wo0_cma0_c[26][0].CLK
clk => u0_m0_wo0_cma0_c[26][1].CLK
clk => u0_m0_wo0_cma0_c[26][2].CLK
clk => u0_m0_wo0_cma0_c[25][0].CLK
clk => u0_m0_wo0_cma0_c[25][1].CLK
clk => u0_m0_wo0_cma0_c[25][2].CLK
clk => u0_m0_wo0_cma0_c[24][0].CLK
clk => u0_m0_wo0_cma0_c[24][1].CLK
clk => u0_m0_wo0_cma0_c[24][2].CLK
clk => u0_m0_wo0_cma0_c[23][0].CLK
clk => u0_m0_wo0_cma0_c[23][1].CLK
clk => u0_m0_wo0_cma0_c[23][2].CLK
clk => u0_m0_wo0_cma0_c[22][0].CLK
clk => u0_m0_wo0_cma0_c[22][1].CLK
clk => u0_m0_wo0_cma0_c[22][2].CLK
clk => u0_m0_wo0_cma0_c[21][0].CLK
clk => u0_m0_wo0_cma0_c[21][1].CLK
clk => u0_m0_wo0_cma0_c[21][2].CLK
clk => u0_m0_wo0_cma0_c[20][0].CLK
clk => u0_m0_wo0_cma0_c[20][1].CLK
clk => u0_m0_wo0_cma0_c[20][2].CLK
clk => u0_m0_wo0_cma0_c[19][0].CLK
clk => u0_m0_wo0_cma0_c[19][1].CLK
clk => u0_m0_wo0_cma0_c[19][2].CLK
clk => u0_m0_wo0_cma0_c[18][0].CLK
clk => u0_m0_wo0_cma0_c[18][1].CLK
clk => u0_m0_wo0_cma0_c[18][2].CLK
clk => u0_m0_wo0_cma0_c[17][0].CLK
clk => u0_m0_wo0_cma0_c[17][1].CLK
clk => u0_m0_wo0_cma0_c[17][2].CLK
clk => u0_m0_wo0_cma0_c[16][0].CLK
clk => u0_m0_wo0_cma0_c[16][1].CLK
clk => u0_m0_wo0_cma0_c[16][2].CLK
clk => u0_m0_wo0_cma0_c[15][0].CLK
clk => u0_m0_wo0_cma0_c[15][1].CLK
clk => u0_m0_wo0_cma0_c[15][2].CLK
clk => u0_m0_wo0_cma0_c[14][0].CLK
clk => u0_m0_wo0_cma0_c[14][1].CLK
clk => u0_m0_wo0_cma0_c[14][2].CLK
clk => u0_m0_wo0_cma0_c[13][0].CLK
clk => u0_m0_wo0_cma0_c[13][1].CLK
clk => u0_m0_wo0_cma0_c[13][2].CLK
clk => u0_m0_wo0_cma0_c[12][0].CLK
clk => u0_m0_wo0_cma0_c[12][1].CLK
clk => u0_m0_wo0_cma0_c[12][2].CLK
clk => u0_m0_wo0_cma0_c[11][0].CLK
clk => u0_m0_wo0_cma0_c[11][1].CLK
clk => u0_m0_wo0_cma0_c[11][2].CLK
clk => u0_m0_wo0_cma0_c[10][0].CLK
clk => u0_m0_wo0_cma0_c[10][1].CLK
clk => u0_m0_wo0_cma0_c[10][2].CLK
clk => u0_m0_wo0_cma0_c[9][0].CLK
clk => u0_m0_wo0_cma0_c[9][1].CLK
clk => u0_m0_wo0_cma0_c[9][2].CLK
clk => u0_m0_wo0_cma0_c[8][0].CLK
clk => u0_m0_wo0_cma0_c[8][1].CLK
clk => u0_m0_wo0_cma0_c[8][2].CLK
clk => u0_m0_wo0_cma0_c[7][0].CLK
clk => u0_m0_wo0_cma0_c[7][1].CLK
clk => u0_m0_wo0_cma0_c[7][2].CLK
clk => u0_m0_wo0_cma0_c[6][0].CLK
clk => u0_m0_wo0_cma0_c[6][1].CLK
clk => u0_m0_wo0_cma0_c[6][2].CLK
clk => u0_m0_wo0_cma0_c[5][0].CLK
clk => u0_m0_wo0_cma0_c[5][1].CLK
clk => u0_m0_wo0_cma0_c[5][2].CLK
clk => u0_m0_wo0_cma0_c[4][0].CLK
clk => u0_m0_wo0_cma0_c[4][1].CLK
clk => u0_m0_wo0_cma0_c[4][2].CLK
clk => u0_m0_wo0_cma0_c[3][0].CLK
clk => u0_m0_wo0_cma0_c[3][1].CLK
clk => u0_m0_wo0_cma0_c[3][2].CLK
clk => u0_m0_wo0_cma0_c[2][0].CLK
clk => u0_m0_wo0_cma0_c[2][1].CLK
clk => u0_m0_wo0_cma0_c[2][2].CLK
clk => u0_m0_wo0_cma0_c[1][0].CLK
clk => u0_m0_wo0_cma0_c[1][1].CLK
clk => u0_m0_wo0_cma0_c[1][2].CLK
clk => u0_m0_wo0_cma0_c[0][0].CLK
clk => u0_m0_wo0_cma0_c[0][1].CLK
clk => u0_m0_wo0_cma0_c[0][2].CLK
clk => u0_m0_wo0_cma0_a[31][0].CLK
clk => u0_m0_wo0_cma0_a[31][1].CLK
clk => u0_m0_wo0_cma0_a[31][2].CLK
clk => u0_m0_wo0_cma0_a[31][3].CLK
clk => u0_m0_wo0_cma0_a[31][4].CLK
clk => u0_m0_wo0_cma0_a[31][5].CLK
clk => u0_m0_wo0_cma0_a[31][6].CLK
clk => u0_m0_wo0_cma0_a[31][7].CLK
clk => u0_m0_wo0_cma0_a[31][8].CLK
clk => u0_m0_wo0_cma0_a[31][9].CLK
clk => u0_m0_wo0_cma0_a[31][10].CLK
clk => u0_m0_wo0_cma0_a[31][11].CLK
clk => u0_m0_wo0_cma0_a[31][12].CLK
clk => u0_m0_wo0_cma0_a[31][13].CLK
clk => u0_m0_wo0_cma0_a[30][0].CLK
clk => u0_m0_wo0_cma0_a[30][1].CLK
clk => u0_m0_wo0_cma0_a[30][2].CLK
clk => u0_m0_wo0_cma0_a[30][3].CLK
clk => u0_m0_wo0_cma0_a[30][4].CLK
clk => u0_m0_wo0_cma0_a[30][5].CLK
clk => u0_m0_wo0_cma0_a[30][6].CLK
clk => u0_m0_wo0_cma0_a[30][7].CLK
clk => u0_m0_wo0_cma0_a[30][8].CLK
clk => u0_m0_wo0_cma0_a[30][9].CLK
clk => u0_m0_wo0_cma0_a[30][10].CLK
clk => u0_m0_wo0_cma0_a[30][11].CLK
clk => u0_m0_wo0_cma0_a[30][12].CLK
clk => u0_m0_wo0_cma0_a[30][13].CLK
clk => u0_m0_wo0_cma0_a[29][0].CLK
clk => u0_m0_wo0_cma0_a[29][1].CLK
clk => u0_m0_wo0_cma0_a[29][2].CLK
clk => u0_m0_wo0_cma0_a[29][3].CLK
clk => u0_m0_wo0_cma0_a[29][4].CLK
clk => u0_m0_wo0_cma0_a[29][5].CLK
clk => u0_m0_wo0_cma0_a[29][6].CLK
clk => u0_m0_wo0_cma0_a[29][7].CLK
clk => u0_m0_wo0_cma0_a[29][8].CLK
clk => u0_m0_wo0_cma0_a[29][9].CLK
clk => u0_m0_wo0_cma0_a[29][10].CLK
clk => u0_m0_wo0_cma0_a[29][11].CLK
clk => u0_m0_wo0_cma0_a[29][12].CLK
clk => u0_m0_wo0_cma0_a[29][13].CLK
clk => u0_m0_wo0_cma0_a[28][0].CLK
clk => u0_m0_wo0_cma0_a[28][1].CLK
clk => u0_m0_wo0_cma0_a[28][2].CLK
clk => u0_m0_wo0_cma0_a[28][3].CLK
clk => u0_m0_wo0_cma0_a[28][4].CLK
clk => u0_m0_wo0_cma0_a[28][5].CLK
clk => u0_m0_wo0_cma0_a[28][6].CLK
clk => u0_m0_wo0_cma0_a[28][7].CLK
clk => u0_m0_wo0_cma0_a[28][8].CLK
clk => u0_m0_wo0_cma0_a[28][9].CLK
clk => u0_m0_wo0_cma0_a[28][10].CLK
clk => u0_m0_wo0_cma0_a[28][11].CLK
clk => u0_m0_wo0_cma0_a[28][12].CLK
clk => u0_m0_wo0_cma0_a[28][13].CLK
clk => u0_m0_wo0_cma0_a[27][0].CLK
clk => u0_m0_wo0_cma0_a[27][1].CLK
clk => u0_m0_wo0_cma0_a[27][2].CLK
clk => u0_m0_wo0_cma0_a[27][3].CLK
clk => u0_m0_wo0_cma0_a[27][4].CLK
clk => u0_m0_wo0_cma0_a[27][5].CLK
clk => u0_m0_wo0_cma0_a[27][6].CLK
clk => u0_m0_wo0_cma0_a[27][7].CLK
clk => u0_m0_wo0_cma0_a[27][8].CLK
clk => u0_m0_wo0_cma0_a[27][9].CLK
clk => u0_m0_wo0_cma0_a[27][10].CLK
clk => u0_m0_wo0_cma0_a[27][11].CLK
clk => u0_m0_wo0_cma0_a[27][12].CLK
clk => u0_m0_wo0_cma0_a[27][13].CLK
clk => u0_m0_wo0_cma0_a[26][0].CLK
clk => u0_m0_wo0_cma0_a[26][1].CLK
clk => u0_m0_wo0_cma0_a[26][2].CLK
clk => u0_m0_wo0_cma0_a[26][3].CLK
clk => u0_m0_wo0_cma0_a[26][4].CLK
clk => u0_m0_wo0_cma0_a[26][5].CLK
clk => u0_m0_wo0_cma0_a[26][6].CLK
clk => u0_m0_wo0_cma0_a[26][7].CLK
clk => u0_m0_wo0_cma0_a[26][8].CLK
clk => u0_m0_wo0_cma0_a[26][9].CLK
clk => u0_m0_wo0_cma0_a[26][10].CLK
clk => u0_m0_wo0_cma0_a[26][11].CLK
clk => u0_m0_wo0_cma0_a[26][12].CLK
clk => u0_m0_wo0_cma0_a[26][13].CLK
clk => u0_m0_wo0_cma0_a[25][0].CLK
clk => u0_m0_wo0_cma0_a[25][1].CLK
clk => u0_m0_wo0_cma0_a[25][2].CLK
clk => u0_m0_wo0_cma0_a[25][3].CLK
clk => u0_m0_wo0_cma0_a[25][4].CLK
clk => u0_m0_wo0_cma0_a[25][5].CLK
clk => u0_m0_wo0_cma0_a[25][6].CLK
clk => u0_m0_wo0_cma0_a[25][7].CLK
clk => u0_m0_wo0_cma0_a[25][8].CLK
clk => u0_m0_wo0_cma0_a[25][9].CLK
clk => u0_m0_wo0_cma0_a[25][10].CLK
clk => u0_m0_wo0_cma0_a[25][11].CLK
clk => u0_m0_wo0_cma0_a[25][12].CLK
clk => u0_m0_wo0_cma0_a[25][13].CLK
clk => u0_m0_wo0_cma0_a[24][0].CLK
clk => u0_m0_wo0_cma0_a[24][1].CLK
clk => u0_m0_wo0_cma0_a[24][2].CLK
clk => u0_m0_wo0_cma0_a[24][3].CLK
clk => u0_m0_wo0_cma0_a[24][4].CLK
clk => u0_m0_wo0_cma0_a[24][5].CLK
clk => u0_m0_wo0_cma0_a[24][6].CLK
clk => u0_m0_wo0_cma0_a[24][7].CLK
clk => u0_m0_wo0_cma0_a[24][8].CLK
clk => u0_m0_wo0_cma0_a[24][9].CLK
clk => u0_m0_wo0_cma0_a[24][10].CLK
clk => u0_m0_wo0_cma0_a[24][11].CLK
clk => u0_m0_wo0_cma0_a[24][12].CLK
clk => u0_m0_wo0_cma0_a[24][13].CLK
clk => u0_m0_wo0_cma0_a[23][0].CLK
clk => u0_m0_wo0_cma0_a[23][1].CLK
clk => u0_m0_wo0_cma0_a[23][2].CLK
clk => u0_m0_wo0_cma0_a[23][3].CLK
clk => u0_m0_wo0_cma0_a[23][4].CLK
clk => u0_m0_wo0_cma0_a[23][5].CLK
clk => u0_m0_wo0_cma0_a[23][6].CLK
clk => u0_m0_wo0_cma0_a[23][7].CLK
clk => u0_m0_wo0_cma0_a[23][8].CLK
clk => u0_m0_wo0_cma0_a[23][9].CLK
clk => u0_m0_wo0_cma0_a[23][10].CLK
clk => u0_m0_wo0_cma0_a[23][11].CLK
clk => u0_m0_wo0_cma0_a[23][12].CLK
clk => u0_m0_wo0_cma0_a[23][13].CLK
clk => u0_m0_wo0_cma0_a[22][0].CLK
clk => u0_m0_wo0_cma0_a[22][1].CLK
clk => u0_m0_wo0_cma0_a[22][2].CLK
clk => u0_m0_wo0_cma0_a[22][3].CLK
clk => u0_m0_wo0_cma0_a[22][4].CLK
clk => u0_m0_wo0_cma0_a[22][5].CLK
clk => u0_m0_wo0_cma0_a[22][6].CLK
clk => u0_m0_wo0_cma0_a[22][7].CLK
clk => u0_m0_wo0_cma0_a[22][8].CLK
clk => u0_m0_wo0_cma0_a[22][9].CLK
clk => u0_m0_wo0_cma0_a[22][10].CLK
clk => u0_m0_wo0_cma0_a[22][11].CLK
clk => u0_m0_wo0_cma0_a[22][12].CLK
clk => u0_m0_wo0_cma0_a[22][13].CLK
clk => u0_m0_wo0_cma0_a[21][0].CLK
clk => u0_m0_wo0_cma0_a[21][1].CLK
clk => u0_m0_wo0_cma0_a[21][2].CLK
clk => u0_m0_wo0_cma0_a[21][3].CLK
clk => u0_m0_wo0_cma0_a[21][4].CLK
clk => u0_m0_wo0_cma0_a[21][5].CLK
clk => u0_m0_wo0_cma0_a[21][6].CLK
clk => u0_m0_wo0_cma0_a[21][7].CLK
clk => u0_m0_wo0_cma0_a[21][8].CLK
clk => u0_m0_wo0_cma0_a[21][9].CLK
clk => u0_m0_wo0_cma0_a[21][10].CLK
clk => u0_m0_wo0_cma0_a[21][11].CLK
clk => u0_m0_wo0_cma0_a[21][12].CLK
clk => u0_m0_wo0_cma0_a[21][13].CLK
clk => u0_m0_wo0_cma0_a[20][0].CLK
clk => u0_m0_wo0_cma0_a[20][1].CLK
clk => u0_m0_wo0_cma0_a[20][2].CLK
clk => u0_m0_wo0_cma0_a[20][3].CLK
clk => u0_m0_wo0_cma0_a[20][4].CLK
clk => u0_m0_wo0_cma0_a[20][5].CLK
clk => u0_m0_wo0_cma0_a[20][6].CLK
clk => u0_m0_wo0_cma0_a[20][7].CLK
clk => u0_m0_wo0_cma0_a[20][8].CLK
clk => u0_m0_wo0_cma0_a[20][9].CLK
clk => u0_m0_wo0_cma0_a[20][10].CLK
clk => u0_m0_wo0_cma0_a[20][11].CLK
clk => u0_m0_wo0_cma0_a[20][12].CLK
clk => u0_m0_wo0_cma0_a[20][13].CLK
clk => u0_m0_wo0_cma0_a[19][0].CLK
clk => u0_m0_wo0_cma0_a[19][1].CLK
clk => u0_m0_wo0_cma0_a[19][2].CLK
clk => u0_m0_wo0_cma0_a[19][3].CLK
clk => u0_m0_wo0_cma0_a[19][4].CLK
clk => u0_m0_wo0_cma0_a[19][5].CLK
clk => u0_m0_wo0_cma0_a[19][6].CLK
clk => u0_m0_wo0_cma0_a[19][7].CLK
clk => u0_m0_wo0_cma0_a[19][8].CLK
clk => u0_m0_wo0_cma0_a[19][9].CLK
clk => u0_m0_wo0_cma0_a[19][10].CLK
clk => u0_m0_wo0_cma0_a[19][11].CLK
clk => u0_m0_wo0_cma0_a[19][12].CLK
clk => u0_m0_wo0_cma0_a[19][13].CLK
clk => u0_m0_wo0_cma0_a[18][0].CLK
clk => u0_m0_wo0_cma0_a[18][1].CLK
clk => u0_m0_wo0_cma0_a[18][2].CLK
clk => u0_m0_wo0_cma0_a[18][3].CLK
clk => u0_m0_wo0_cma0_a[18][4].CLK
clk => u0_m0_wo0_cma0_a[18][5].CLK
clk => u0_m0_wo0_cma0_a[18][6].CLK
clk => u0_m0_wo0_cma0_a[18][7].CLK
clk => u0_m0_wo0_cma0_a[18][8].CLK
clk => u0_m0_wo0_cma0_a[18][9].CLK
clk => u0_m0_wo0_cma0_a[18][10].CLK
clk => u0_m0_wo0_cma0_a[18][11].CLK
clk => u0_m0_wo0_cma0_a[18][12].CLK
clk => u0_m0_wo0_cma0_a[18][13].CLK
clk => u0_m0_wo0_cma0_a[17][0].CLK
clk => u0_m0_wo0_cma0_a[17][1].CLK
clk => u0_m0_wo0_cma0_a[17][2].CLK
clk => u0_m0_wo0_cma0_a[17][3].CLK
clk => u0_m0_wo0_cma0_a[17][4].CLK
clk => u0_m0_wo0_cma0_a[17][5].CLK
clk => u0_m0_wo0_cma0_a[17][6].CLK
clk => u0_m0_wo0_cma0_a[17][7].CLK
clk => u0_m0_wo0_cma0_a[17][8].CLK
clk => u0_m0_wo0_cma0_a[17][9].CLK
clk => u0_m0_wo0_cma0_a[17][10].CLK
clk => u0_m0_wo0_cma0_a[17][11].CLK
clk => u0_m0_wo0_cma0_a[17][12].CLK
clk => u0_m0_wo0_cma0_a[17][13].CLK
clk => u0_m0_wo0_cma0_a[16][0].CLK
clk => u0_m0_wo0_cma0_a[16][1].CLK
clk => u0_m0_wo0_cma0_a[16][2].CLK
clk => u0_m0_wo0_cma0_a[16][3].CLK
clk => u0_m0_wo0_cma0_a[16][4].CLK
clk => u0_m0_wo0_cma0_a[16][5].CLK
clk => u0_m0_wo0_cma0_a[16][6].CLK
clk => u0_m0_wo0_cma0_a[16][7].CLK
clk => u0_m0_wo0_cma0_a[16][8].CLK
clk => u0_m0_wo0_cma0_a[16][9].CLK
clk => u0_m0_wo0_cma0_a[16][10].CLK
clk => u0_m0_wo0_cma0_a[16][11].CLK
clk => u0_m0_wo0_cma0_a[16][12].CLK
clk => u0_m0_wo0_cma0_a[16][13].CLK
clk => u0_m0_wo0_cma0_a[15][0].CLK
clk => u0_m0_wo0_cma0_a[15][1].CLK
clk => u0_m0_wo0_cma0_a[15][2].CLK
clk => u0_m0_wo0_cma0_a[15][3].CLK
clk => u0_m0_wo0_cma0_a[15][4].CLK
clk => u0_m0_wo0_cma0_a[15][5].CLK
clk => u0_m0_wo0_cma0_a[15][6].CLK
clk => u0_m0_wo0_cma0_a[15][7].CLK
clk => u0_m0_wo0_cma0_a[15][8].CLK
clk => u0_m0_wo0_cma0_a[15][9].CLK
clk => u0_m0_wo0_cma0_a[15][10].CLK
clk => u0_m0_wo0_cma0_a[15][11].CLK
clk => u0_m0_wo0_cma0_a[15][12].CLK
clk => u0_m0_wo0_cma0_a[15][13].CLK
clk => u0_m0_wo0_cma0_a[14][0].CLK
clk => u0_m0_wo0_cma0_a[14][1].CLK
clk => u0_m0_wo0_cma0_a[14][2].CLK
clk => u0_m0_wo0_cma0_a[14][3].CLK
clk => u0_m0_wo0_cma0_a[14][4].CLK
clk => u0_m0_wo0_cma0_a[14][5].CLK
clk => u0_m0_wo0_cma0_a[14][6].CLK
clk => u0_m0_wo0_cma0_a[14][7].CLK
clk => u0_m0_wo0_cma0_a[14][8].CLK
clk => u0_m0_wo0_cma0_a[14][9].CLK
clk => u0_m0_wo0_cma0_a[14][10].CLK
clk => u0_m0_wo0_cma0_a[14][11].CLK
clk => u0_m0_wo0_cma0_a[14][12].CLK
clk => u0_m0_wo0_cma0_a[14][13].CLK
clk => u0_m0_wo0_cma0_a[13][0].CLK
clk => u0_m0_wo0_cma0_a[13][1].CLK
clk => u0_m0_wo0_cma0_a[13][2].CLK
clk => u0_m0_wo0_cma0_a[13][3].CLK
clk => u0_m0_wo0_cma0_a[13][4].CLK
clk => u0_m0_wo0_cma0_a[13][5].CLK
clk => u0_m0_wo0_cma0_a[13][6].CLK
clk => u0_m0_wo0_cma0_a[13][7].CLK
clk => u0_m0_wo0_cma0_a[13][8].CLK
clk => u0_m0_wo0_cma0_a[13][9].CLK
clk => u0_m0_wo0_cma0_a[13][10].CLK
clk => u0_m0_wo0_cma0_a[13][11].CLK
clk => u0_m0_wo0_cma0_a[13][12].CLK
clk => u0_m0_wo0_cma0_a[13][13].CLK
clk => u0_m0_wo0_cma0_a[12][0].CLK
clk => u0_m0_wo0_cma0_a[12][1].CLK
clk => u0_m0_wo0_cma0_a[12][2].CLK
clk => u0_m0_wo0_cma0_a[12][3].CLK
clk => u0_m0_wo0_cma0_a[12][4].CLK
clk => u0_m0_wo0_cma0_a[12][5].CLK
clk => u0_m0_wo0_cma0_a[12][6].CLK
clk => u0_m0_wo0_cma0_a[12][7].CLK
clk => u0_m0_wo0_cma0_a[12][8].CLK
clk => u0_m0_wo0_cma0_a[12][9].CLK
clk => u0_m0_wo0_cma0_a[12][10].CLK
clk => u0_m0_wo0_cma0_a[12][11].CLK
clk => u0_m0_wo0_cma0_a[12][12].CLK
clk => u0_m0_wo0_cma0_a[12][13].CLK
clk => u0_m0_wo0_cma0_a[11][0].CLK
clk => u0_m0_wo0_cma0_a[11][1].CLK
clk => u0_m0_wo0_cma0_a[11][2].CLK
clk => u0_m0_wo0_cma0_a[11][3].CLK
clk => u0_m0_wo0_cma0_a[11][4].CLK
clk => u0_m0_wo0_cma0_a[11][5].CLK
clk => u0_m0_wo0_cma0_a[11][6].CLK
clk => u0_m0_wo0_cma0_a[11][7].CLK
clk => u0_m0_wo0_cma0_a[11][8].CLK
clk => u0_m0_wo0_cma0_a[11][9].CLK
clk => u0_m0_wo0_cma0_a[11][10].CLK
clk => u0_m0_wo0_cma0_a[11][11].CLK
clk => u0_m0_wo0_cma0_a[11][12].CLK
clk => u0_m0_wo0_cma0_a[11][13].CLK
clk => u0_m0_wo0_cma0_a[10][0].CLK
clk => u0_m0_wo0_cma0_a[10][1].CLK
clk => u0_m0_wo0_cma0_a[10][2].CLK
clk => u0_m0_wo0_cma0_a[10][3].CLK
clk => u0_m0_wo0_cma0_a[10][4].CLK
clk => u0_m0_wo0_cma0_a[10][5].CLK
clk => u0_m0_wo0_cma0_a[10][6].CLK
clk => u0_m0_wo0_cma0_a[10][7].CLK
clk => u0_m0_wo0_cma0_a[10][8].CLK
clk => u0_m0_wo0_cma0_a[10][9].CLK
clk => u0_m0_wo0_cma0_a[10][10].CLK
clk => u0_m0_wo0_cma0_a[10][11].CLK
clk => u0_m0_wo0_cma0_a[10][12].CLK
clk => u0_m0_wo0_cma0_a[10][13].CLK
clk => u0_m0_wo0_cma0_a[9][0].CLK
clk => u0_m0_wo0_cma0_a[9][1].CLK
clk => u0_m0_wo0_cma0_a[9][2].CLK
clk => u0_m0_wo0_cma0_a[9][3].CLK
clk => u0_m0_wo0_cma0_a[9][4].CLK
clk => u0_m0_wo0_cma0_a[9][5].CLK
clk => u0_m0_wo0_cma0_a[9][6].CLK
clk => u0_m0_wo0_cma0_a[9][7].CLK
clk => u0_m0_wo0_cma0_a[9][8].CLK
clk => u0_m0_wo0_cma0_a[9][9].CLK
clk => u0_m0_wo0_cma0_a[9][10].CLK
clk => u0_m0_wo0_cma0_a[9][11].CLK
clk => u0_m0_wo0_cma0_a[9][12].CLK
clk => u0_m0_wo0_cma0_a[9][13].CLK
clk => u0_m0_wo0_cma0_a[8][0].CLK
clk => u0_m0_wo0_cma0_a[8][1].CLK
clk => u0_m0_wo0_cma0_a[8][2].CLK
clk => u0_m0_wo0_cma0_a[8][3].CLK
clk => u0_m0_wo0_cma0_a[8][4].CLK
clk => u0_m0_wo0_cma0_a[8][5].CLK
clk => u0_m0_wo0_cma0_a[8][6].CLK
clk => u0_m0_wo0_cma0_a[8][7].CLK
clk => u0_m0_wo0_cma0_a[8][8].CLK
clk => u0_m0_wo0_cma0_a[8][9].CLK
clk => u0_m0_wo0_cma0_a[8][10].CLK
clk => u0_m0_wo0_cma0_a[8][11].CLK
clk => u0_m0_wo0_cma0_a[8][12].CLK
clk => u0_m0_wo0_cma0_a[8][13].CLK
clk => u0_m0_wo0_cma0_a[7][0].CLK
clk => u0_m0_wo0_cma0_a[7][1].CLK
clk => u0_m0_wo0_cma0_a[7][2].CLK
clk => u0_m0_wo0_cma0_a[7][3].CLK
clk => u0_m0_wo0_cma0_a[7][4].CLK
clk => u0_m0_wo0_cma0_a[7][5].CLK
clk => u0_m0_wo0_cma0_a[7][6].CLK
clk => u0_m0_wo0_cma0_a[7][7].CLK
clk => u0_m0_wo0_cma0_a[7][8].CLK
clk => u0_m0_wo0_cma0_a[7][9].CLK
clk => u0_m0_wo0_cma0_a[7][10].CLK
clk => u0_m0_wo0_cma0_a[7][11].CLK
clk => u0_m0_wo0_cma0_a[7][12].CLK
clk => u0_m0_wo0_cma0_a[7][13].CLK
clk => u0_m0_wo0_cma0_a[6][0].CLK
clk => u0_m0_wo0_cma0_a[6][1].CLK
clk => u0_m0_wo0_cma0_a[6][2].CLK
clk => u0_m0_wo0_cma0_a[6][3].CLK
clk => u0_m0_wo0_cma0_a[6][4].CLK
clk => u0_m0_wo0_cma0_a[6][5].CLK
clk => u0_m0_wo0_cma0_a[6][6].CLK
clk => u0_m0_wo0_cma0_a[6][7].CLK
clk => u0_m0_wo0_cma0_a[6][8].CLK
clk => u0_m0_wo0_cma0_a[6][9].CLK
clk => u0_m0_wo0_cma0_a[6][10].CLK
clk => u0_m0_wo0_cma0_a[6][11].CLK
clk => u0_m0_wo0_cma0_a[6][12].CLK
clk => u0_m0_wo0_cma0_a[6][13].CLK
clk => u0_m0_wo0_cma0_a[5][0].CLK
clk => u0_m0_wo0_cma0_a[5][1].CLK
clk => u0_m0_wo0_cma0_a[5][2].CLK
clk => u0_m0_wo0_cma0_a[5][3].CLK
clk => u0_m0_wo0_cma0_a[5][4].CLK
clk => u0_m0_wo0_cma0_a[5][5].CLK
clk => u0_m0_wo0_cma0_a[5][6].CLK
clk => u0_m0_wo0_cma0_a[5][7].CLK
clk => u0_m0_wo0_cma0_a[5][8].CLK
clk => u0_m0_wo0_cma0_a[5][9].CLK
clk => u0_m0_wo0_cma0_a[5][10].CLK
clk => u0_m0_wo0_cma0_a[5][11].CLK
clk => u0_m0_wo0_cma0_a[5][12].CLK
clk => u0_m0_wo0_cma0_a[5][13].CLK
clk => u0_m0_wo0_cma0_a[4][0].CLK
clk => u0_m0_wo0_cma0_a[4][1].CLK
clk => u0_m0_wo0_cma0_a[4][2].CLK
clk => u0_m0_wo0_cma0_a[4][3].CLK
clk => u0_m0_wo0_cma0_a[4][4].CLK
clk => u0_m0_wo0_cma0_a[4][5].CLK
clk => u0_m0_wo0_cma0_a[4][6].CLK
clk => u0_m0_wo0_cma0_a[4][7].CLK
clk => u0_m0_wo0_cma0_a[4][8].CLK
clk => u0_m0_wo0_cma0_a[4][9].CLK
clk => u0_m0_wo0_cma0_a[4][10].CLK
clk => u0_m0_wo0_cma0_a[4][11].CLK
clk => u0_m0_wo0_cma0_a[4][12].CLK
clk => u0_m0_wo0_cma0_a[4][13].CLK
clk => u0_m0_wo0_cma0_a[3][0].CLK
clk => u0_m0_wo0_cma0_a[3][1].CLK
clk => u0_m0_wo0_cma0_a[3][2].CLK
clk => u0_m0_wo0_cma0_a[3][3].CLK
clk => u0_m0_wo0_cma0_a[3][4].CLK
clk => u0_m0_wo0_cma0_a[3][5].CLK
clk => u0_m0_wo0_cma0_a[3][6].CLK
clk => u0_m0_wo0_cma0_a[3][7].CLK
clk => u0_m0_wo0_cma0_a[3][8].CLK
clk => u0_m0_wo0_cma0_a[3][9].CLK
clk => u0_m0_wo0_cma0_a[3][10].CLK
clk => u0_m0_wo0_cma0_a[3][11].CLK
clk => u0_m0_wo0_cma0_a[3][12].CLK
clk => u0_m0_wo0_cma0_a[3][13].CLK
clk => u0_m0_wo0_cma0_a[2][0].CLK
clk => u0_m0_wo0_cma0_a[2][1].CLK
clk => u0_m0_wo0_cma0_a[2][2].CLK
clk => u0_m0_wo0_cma0_a[2][3].CLK
clk => u0_m0_wo0_cma0_a[2][4].CLK
clk => u0_m0_wo0_cma0_a[2][5].CLK
clk => u0_m0_wo0_cma0_a[2][6].CLK
clk => u0_m0_wo0_cma0_a[2][7].CLK
clk => u0_m0_wo0_cma0_a[2][8].CLK
clk => u0_m0_wo0_cma0_a[2][9].CLK
clk => u0_m0_wo0_cma0_a[2][10].CLK
clk => u0_m0_wo0_cma0_a[2][11].CLK
clk => u0_m0_wo0_cma0_a[2][12].CLK
clk => u0_m0_wo0_cma0_a[2][13].CLK
clk => u0_m0_wo0_cma0_a[1][0].CLK
clk => u0_m0_wo0_cma0_a[1][1].CLK
clk => u0_m0_wo0_cma0_a[1][2].CLK
clk => u0_m0_wo0_cma0_a[1][3].CLK
clk => u0_m0_wo0_cma0_a[1][4].CLK
clk => u0_m0_wo0_cma0_a[1][5].CLK
clk => u0_m0_wo0_cma0_a[1][6].CLK
clk => u0_m0_wo0_cma0_a[1][7].CLK
clk => u0_m0_wo0_cma0_a[1][8].CLK
clk => u0_m0_wo0_cma0_a[1][9].CLK
clk => u0_m0_wo0_cma0_a[1][10].CLK
clk => u0_m0_wo0_cma0_a[1][11].CLK
clk => u0_m0_wo0_cma0_a[1][12].CLK
clk => u0_m0_wo0_cma0_a[1][13].CLK
clk => u0_m0_wo0_cma0_a[0][0].CLK
clk => u0_m0_wo0_cma0_a[0][1].CLK
clk => u0_m0_wo0_cma0_a[0][2].CLK
clk => u0_m0_wo0_cma0_a[0][3].CLK
clk => u0_m0_wo0_cma0_a[0][4].CLK
clk => u0_m0_wo0_cma0_a[0][5].CLK
clk => u0_m0_wo0_cma0_a[0][6].CLK
clk => u0_m0_wo0_cma0_a[0][7].CLK
clk => u0_m0_wo0_cma0_a[0][8].CLK
clk => u0_m0_wo0_cma0_a[0][9].CLK
clk => u0_m0_wo0_cma0_a[0][10].CLK
clk => u0_m0_wo0_cma0_a[0][11].CLK
clk => u0_m0_wo0_cma0_a[0][12].CLK
clk => u0_m0_wo0_cma0_a[0][13].CLK
clk => u0_m0_wo0_cma1_s[5][0].CLK
clk => u0_m0_wo0_cma1_s[5][1].CLK
clk => u0_m0_wo0_cma1_s[5][2].CLK
clk => u0_m0_wo0_cma1_s[5][3].CLK
clk => u0_m0_wo0_cma1_s[5][4].CLK
clk => u0_m0_wo0_cma1_s[5][5].CLK
clk => u0_m0_wo0_cma1_s[5][6].CLK
clk => u0_m0_wo0_cma1_s[5][7].CLK
clk => u0_m0_wo0_cma1_s[5][8].CLK
clk => u0_m0_wo0_cma1_s[5][9].CLK
clk => u0_m0_wo0_cma1_s[5][10].CLK
clk => u0_m0_wo0_cma1_s[5][11].CLK
clk => u0_m0_wo0_cma1_s[5][12].CLK
clk => u0_m0_wo0_cma1_s[5][13].CLK
clk => u0_m0_wo0_cma1_s[5][14].CLK
clk => u0_m0_wo0_cma1_s[5][15].CLK
clk => u0_m0_wo0_cma1_s[5][16].CLK
clk => u0_m0_wo0_cma1_s[5][17].CLK
clk => u0_m0_wo0_cma1_s[5][18].CLK
clk => u0_m0_wo0_cma1_s[5][19].CLK
clk => u0_m0_wo0_cma1_s[5][20].CLK
clk => u0_m0_wo0_cma1_s[5][21].CLK
clk => u0_m0_wo0_cma1_s[5][22].CLK
clk => u0_m0_wo0_cma1_s[5][23].CLK
clk => u0_m0_wo0_cma1_s[5][24].CLK
clk => u0_m0_wo0_cma1_s[5][25].CLK
clk => u0_m0_wo0_cma1_s[5][26].CLK
clk => u0_m0_wo0_cma1_s[5][27].CLK
clk => u0_m0_wo0_cma1_s[5][28].CLK
clk => u0_m0_wo0_cma1_s[5][29].CLK
clk => u0_m0_wo0_cma1_s[5][30].CLK
clk => u0_m0_wo0_cma1_s[4][0].CLK
clk => u0_m0_wo0_cma1_s[4][1].CLK
clk => u0_m0_wo0_cma1_s[4][2].CLK
clk => u0_m0_wo0_cma1_s[4][3].CLK
clk => u0_m0_wo0_cma1_s[4][4].CLK
clk => u0_m0_wo0_cma1_s[4][5].CLK
clk => u0_m0_wo0_cma1_s[4][6].CLK
clk => u0_m0_wo0_cma1_s[4][7].CLK
clk => u0_m0_wo0_cma1_s[4][8].CLK
clk => u0_m0_wo0_cma1_s[4][9].CLK
clk => u0_m0_wo0_cma1_s[4][10].CLK
clk => u0_m0_wo0_cma1_s[4][11].CLK
clk => u0_m0_wo0_cma1_s[4][12].CLK
clk => u0_m0_wo0_cma1_s[4][13].CLK
clk => u0_m0_wo0_cma1_s[4][14].CLK
clk => u0_m0_wo0_cma1_s[4][15].CLK
clk => u0_m0_wo0_cma1_s[4][16].CLK
clk => u0_m0_wo0_cma1_s[4][17].CLK
clk => u0_m0_wo0_cma1_s[4][18].CLK
clk => u0_m0_wo0_cma1_s[4][19].CLK
clk => u0_m0_wo0_cma1_s[4][20].CLK
clk => u0_m0_wo0_cma1_s[4][21].CLK
clk => u0_m0_wo0_cma1_s[4][22].CLK
clk => u0_m0_wo0_cma1_s[4][23].CLK
clk => u0_m0_wo0_cma1_s[4][24].CLK
clk => u0_m0_wo0_cma1_s[4][25].CLK
clk => u0_m0_wo0_cma1_s[4][26].CLK
clk => u0_m0_wo0_cma1_s[4][27].CLK
clk => u0_m0_wo0_cma1_s[4][28].CLK
clk => u0_m0_wo0_cma1_s[4][29].CLK
clk => u0_m0_wo0_cma1_s[4][30].CLK
clk => u0_m0_wo0_cma1_s[3][0].CLK
clk => u0_m0_wo0_cma1_s[3][1].CLK
clk => u0_m0_wo0_cma1_s[3][2].CLK
clk => u0_m0_wo0_cma1_s[3][3].CLK
clk => u0_m0_wo0_cma1_s[3][4].CLK
clk => u0_m0_wo0_cma1_s[3][5].CLK
clk => u0_m0_wo0_cma1_s[3][6].CLK
clk => u0_m0_wo0_cma1_s[3][7].CLK
clk => u0_m0_wo0_cma1_s[3][8].CLK
clk => u0_m0_wo0_cma1_s[3][9].CLK
clk => u0_m0_wo0_cma1_s[3][10].CLK
clk => u0_m0_wo0_cma1_s[3][11].CLK
clk => u0_m0_wo0_cma1_s[3][12].CLK
clk => u0_m0_wo0_cma1_s[3][13].CLK
clk => u0_m0_wo0_cma1_s[3][14].CLK
clk => u0_m0_wo0_cma1_s[3][15].CLK
clk => u0_m0_wo0_cma1_s[3][16].CLK
clk => u0_m0_wo0_cma1_s[3][17].CLK
clk => u0_m0_wo0_cma1_s[3][18].CLK
clk => u0_m0_wo0_cma1_s[3][19].CLK
clk => u0_m0_wo0_cma1_s[3][20].CLK
clk => u0_m0_wo0_cma1_s[3][21].CLK
clk => u0_m0_wo0_cma1_s[3][22].CLK
clk => u0_m0_wo0_cma1_s[3][23].CLK
clk => u0_m0_wo0_cma1_s[3][24].CLK
clk => u0_m0_wo0_cma1_s[3][25].CLK
clk => u0_m0_wo0_cma1_s[3][26].CLK
clk => u0_m0_wo0_cma1_s[3][27].CLK
clk => u0_m0_wo0_cma1_s[3][28].CLK
clk => u0_m0_wo0_cma1_s[3][29].CLK
clk => u0_m0_wo0_cma1_s[3][30].CLK
clk => u0_m0_wo0_cma1_s[2][0].CLK
clk => u0_m0_wo0_cma1_s[2][1].CLK
clk => u0_m0_wo0_cma1_s[2][2].CLK
clk => u0_m0_wo0_cma1_s[2][3].CLK
clk => u0_m0_wo0_cma1_s[2][4].CLK
clk => u0_m0_wo0_cma1_s[2][5].CLK
clk => u0_m0_wo0_cma1_s[2][6].CLK
clk => u0_m0_wo0_cma1_s[2][7].CLK
clk => u0_m0_wo0_cma1_s[2][8].CLK
clk => u0_m0_wo0_cma1_s[2][9].CLK
clk => u0_m0_wo0_cma1_s[2][10].CLK
clk => u0_m0_wo0_cma1_s[2][11].CLK
clk => u0_m0_wo0_cma1_s[2][12].CLK
clk => u0_m0_wo0_cma1_s[2][13].CLK
clk => u0_m0_wo0_cma1_s[2][14].CLK
clk => u0_m0_wo0_cma1_s[2][15].CLK
clk => u0_m0_wo0_cma1_s[2][16].CLK
clk => u0_m0_wo0_cma1_s[2][17].CLK
clk => u0_m0_wo0_cma1_s[2][18].CLK
clk => u0_m0_wo0_cma1_s[2][19].CLK
clk => u0_m0_wo0_cma1_s[2][20].CLK
clk => u0_m0_wo0_cma1_s[2][21].CLK
clk => u0_m0_wo0_cma1_s[2][22].CLK
clk => u0_m0_wo0_cma1_s[2][23].CLK
clk => u0_m0_wo0_cma1_s[2][24].CLK
clk => u0_m0_wo0_cma1_s[2][25].CLK
clk => u0_m0_wo0_cma1_s[2][26].CLK
clk => u0_m0_wo0_cma1_s[2][27].CLK
clk => u0_m0_wo0_cma1_s[2][28].CLK
clk => u0_m0_wo0_cma1_s[2][29].CLK
clk => u0_m0_wo0_cma1_s[2][30].CLK
clk => u0_m0_wo0_cma1_s[1][0].CLK
clk => u0_m0_wo0_cma1_s[1][1].CLK
clk => u0_m0_wo0_cma1_s[1][2].CLK
clk => u0_m0_wo0_cma1_s[1][3].CLK
clk => u0_m0_wo0_cma1_s[1][4].CLK
clk => u0_m0_wo0_cma1_s[1][5].CLK
clk => u0_m0_wo0_cma1_s[1][6].CLK
clk => u0_m0_wo0_cma1_s[1][7].CLK
clk => u0_m0_wo0_cma1_s[1][8].CLK
clk => u0_m0_wo0_cma1_s[1][9].CLK
clk => u0_m0_wo0_cma1_s[1][10].CLK
clk => u0_m0_wo0_cma1_s[1][11].CLK
clk => u0_m0_wo0_cma1_s[1][12].CLK
clk => u0_m0_wo0_cma1_s[1][13].CLK
clk => u0_m0_wo0_cma1_s[1][14].CLK
clk => u0_m0_wo0_cma1_s[1][15].CLK
clk => u0_m0_wo0_cma1_s[1][16].CLK
clk => u0_m0_wo0_cma1_s[1][17].CLK
clk => u0_m0_wo0_cma1_s[1][18].CLK
clk => u0_m0_wo0_cma1_s[1][19].CLK
clk => u0_m0_wo0_cma1_s[1][20].CLK
clk => u0_m0_wo0_cma1_s[1][21].CLK
clk => u0_m0_wo0_cma1_s[1][22].CLK
clk => u0_m0_wo0_cma1_s[1][23].CLK
clk => u0_m0_wo0_cma1_s[1][24].CLK
clk => u0_m0_wo0_cma1_s[1][25].CLK
clk => u0_m0_wo0_cma1_s[1][26].CLK
clk => u0_m0_wo0_cma1_s[1][27].CLK
clk => u0_m0_wo0_cma1_s[1][28].CLK
clk => u0_m0_wo0_cma1_s[1][29].CLK
clk => u0_m0_wo0_cma1_s[1][30].CLK
clk => u0_m0_wo0_cma1_s[0][0].CLK
clk => u0_m0_wo0_cma1_s[0][1].CLK
clk => u0_m0_wo0_cma1_s[0][2].CLK
clk => u0_m0_wo0_cma1_s[0][3].CLK
clk => u0_m0_wo0_cma1_s[0][4].CLK
clk => u0_m0_wo0_cma1_s[0][5].CLK
clk => u0_m0_wo0_cma1_s[0][6].CLK
clk => u0_m0_wo0_cma1_s[0][7].CLK
clk => u0_m0_wo0_cma1_s[0][8].CLK
clk => u0_m0_wo0_cma1_s[0][9].CLK
clk => u0_m0_wo0_cma1_s[0][10].CLK
clk => u0_m0_wo0_cma1_s[0][11].CLK
clk => u0_m0_wo0_cma1_s[0][12].CLK
clk => u0_m0_wo0_cma1_s[0][13].CLK
clk => u0_m0_wo0_cma1_s[0][14].CLK
clk => u0_m0_wo0_cma1_s[0][15].CLK
clk => u0_m0_wo0_cma1_s[0][16].CLK
clk => u0_m0_wo0_cma1_s[0][17].CLK
clk => u0_m0_wo0_cma1_s[0][18].CLK
clk => u0_m0_wo0_cma1_s[0][19].CLK
clk => u0_m0_wo0_cma1_s[0][20].CLK
clk => u0_m0_wo0_cma1_s[0][21].CLK
clk => u0_m0_wo0_cma1_s[0][22].CLK
clk => u0_m0_wo0_cma1_s[0][23].CLK
clk => u0_m0_wo0_cma1_s[0][24].CLK
clk => u0_m0_wo0_cma1_s[0][25].CLK
clk => u0_m0_wo0_cma1_s[0][26].CLK
clk => u0_m0_wo0_cma1_s[0][27].CLK
clk => u0_m0_wo0_cma1_s[0][28].CLK
clk => u0_m0_wo0_cma1_s[0][29].CLK
clk => u0_m0_wo0_cma1_s[0][30].CLK
clk => u0_m0_wo0_cma1_c[5][0].CLK
clk => u0_m0_wo0_cma1_c[5][1].CLK
clk => u0_m0_wo0_cma1_c[5][2].CLK
clk => u0_m0_wo0_cma1_c[4][0].CLK
clk => u0_m0_wo0_cma1_c[4][1].CLK
clk => u0_m0_wo0_cma1_c[4][2].CLK
clk => u0_m0_wo0_cma1_c[3][0].CLK
clk => u0_m0_wo0_cma1_c[3][1].CLK
clk => u0_m0_wo0_cma1_c[3][2].CLK
clk => u0_m0_wo0_cma1_c[2][0].CLK
clk => u0_m0_wo0_cma1_c[2][1].CLK
clk => u0_m0_wo0_cma1_c[2][2].CLK
clk => u0_m0_wo0_cma1_c[1][0].CLK
clk => u0_m0_wo0_cma1_c[1][1].CLK
clk => u0_m0_wo0_cma1_c[1][2].CLK
clk => u0_m0_wo0_cma1_c[0][0].CLK
clk => u0_m0_wo0_cma1_c[0][1].CLK
clk => u0_m0_wo0_cma1_c[0][2].CLK
clk => u0_m0_wo0_cma1_a[5][0].CLK
clk => u0_m0_wo0_cma1_a[5][1].CLK
clk => u0_m0_wo0_cma1_a[5][2].CLK
clk => u0_m0_wo0_cma1_a[5][3].CLK
clk => u0_m0_wo0_cma1_a[5][4].CLK
clk => u0_m0_wo0_cma1_a[5][5].CLK
clk => u0_m0_wo0_cma1_a[5][6].CLK
clk => u0_m0_wo0_cma1_a[5][7].CLK
clk => u0_m0_wo0_cma1_a[5][8].CLK
clk => u0_m0_wo0_cma1_a[5][9].CLK
clk => u0_m0_wo0_cma1_a[5][10].CLK
clk => u0_m0_wo0_cma1_a[5][11].CLK
clk => u0_m0_wo0_cma1_a[5][12].CLK
clk => u0_m0_wo0_cma1_a[5][13].CLK
clk => u0_m0_wo0_cma1_a[4][0].CLK
clk => u0_m0_wo0_cma1_a[4][1].CLK
clk => u0_m0_wo0_cma1_a[4][2].CLK
clk => u0_m0_wo0_cma1_a[4][3].CLK
clk => u0_m0_wo0_cma1_a[4][4].CLK
clk => u0_m0_wo0_cma1_a[4][5].CLK
clk => u0_m0_wo0_cma1_a[4][6].CLK
clk => u0_m0_wo0_cma1_a[4][7].CLK
clk => u0_m0_wo0_cma1_a[4][8].CLK
clk => u0_m0_wo0_cma1_a[4][9].CLK
clk => u0_m0_wo0_cma1_a[4][10].CLK
clk => u0_m0_wo0_cma1_a[4][11].CLK
clk => u0_m0_wo0_cma1_a[4][12].CLK
clk => u0_m0_wo0_cma1_a[4][13].CLK
clk => u0_m0_wo0_cma1_a[3][0].CLK
clk => u0_m0_wo0_cma1_a[3][1].CLK
clk => u0_m0_wo0_cma1_a[3][2].CLK
clk => u0_m0_wo0_cma1_a[3][3].CLK
clk => u0_m0_wo0_cma1_a[3][4].CLK
clk => u0_m0_wo0_cma1_a[3][5].CLK
clk => u0_m0_wo0_cma1_a[3][6].CLK
clk => u0_m0_wo0_cma1_a[3][7].CLK
clk => u0_m0_wo0_cma1_a[3][8].CLK
clk => u0_m0_wo0_cma1_a[3][9].CLK
clk => u0_m0_wo0_cma1_a[3][10].CLK
clk => u0_m0_wo0_cma1_a[3][11].CLK
clk => u0_m0_wo0_cma1_a[3][12].CLK
clk => u0_m0_wo0_cma1_a[3][13].CLK
clk => u0_m0_wo0_cma1_a[2][0].CLK
clk => u0_m0_wo0_cma1_a[2][1].CLK
clk => u0_m0_wo0_cma1_a[2][2].CLK
clk => u0_m0_wo0_cma1_a[2][3].CLK
clk => u0_m0_wo0_cma1_a[2][4].CLK
clk => u0_m0_wo0_cma1_a[2][5].CLK
clk => u0_m0_wo0_cma1_a[2][6].CLK
clk => u0_m0_wo0_cma1_a[2][7].CLK
clk => u0_m0_wo0_cma1_a[2][8].CLK
clk => u0_m0_wo0_cma1_a[2][9].CLK
clk => u0_m0_wo0_cma1_a[2][10].CLK
clk => u0_m0_wo0_cma1_a[2][11].CLK
clk => u0_m0_wo0_cma1_a[2][12].CLK
clk => u0_m0_wo0_cma1_a[2][13].CLK
clk => u0_m0_wo0_cma1_a[1][0].CLK
clk => u0_m0_wo0_cma1_a[1][1].CLK
clk => u0_m0_wo0_cma1_a[1][2].CLK
clk => u0_m0_wo0_cma1_a[1][3].CLK
clk => u0_m0_wo0_cma1_a[1][4].CLK
clk => u0_m0_wo0_cma1_a[1][5].CLK
clk => u0_m0_wo0_cma1_a[1][6].CLK
clk => u0_m0_wo0_cma1_a[1][7].CLK
clk => u0_m0_wo0_cma1_a[1][8].CLK
clk => u0_m0_wo0_cma1_a[1][9].CLK
clk => u0_m0_wo0_cma1_a[1][10].CLK
clk => u0_m0_wo0_cma1_a[1][11].CLK
clk => u0_m0_wo0_cma1_a[1][12].CLK
clk => u0_m0_wo0_cma1_a[1][13].CLK
clk => u0_m0_wo0_cma1_a[0][0].CLK
clk => u0_m0_wo0_cma1_a[0][1].CLK
clk => u0_m0_wo0_cma1_a[0][2].CLK
clk => u0_m0_wo0_cma1_a[0][3].CLK
clk => u0_m0_wo0_cma1_a[0][4].CLK
clk => u0_m0_wo0_cma1_a[0][5].CLK
clk => u0_m0_wo0_cma1_a[0][6].CLK
clk => u0_m0_wo0_cma1_a[0][7].CLK
clk => u0_m0_wo0_cma1_a[0][8].CLK
clk => u0_m0_wo0_cma1_a[0][9].CLK
clk => u0_m0_wo0_cma1_a[0][10].CLK
clk => u0_m0_wo0_cma1_a[0][11].CLK
clk => u0_m0_wo0_cma1_a[0][12].CLK
clk => u0_m0_wo0_cma1_a[0][13].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[0].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[1].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[2].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[3].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[4].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdcnt_eq.CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[0].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[1].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[2].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[3].CLK
clk => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[4].CLK
clk => u0_m0_wo0_wi0_delayr32_sticky_ena_q[0].CLK
clk => u0_m0_wo0_wi0_delayr32_cmpReg_q[0].CLK
clk => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.clock1
clk => dspba_delay:d_u0_m0_wo0_memread_q_11.clk
clk => dspba_delay:u0_m0_wo0_cma1_delay.clk
clk => dspba_delay:u0_m0_wo0_cma0_delay.clk
clk => dspba_delay:d_u0_m0_wo0_memread_q_12.clk
areset => dspba_delay:d_u0_m0_wo0_memread_q_11.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[32].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[33].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[34].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[35].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[36].ACLR
areset => u0_m0_wo0_cma0_s[31][0].ACLR
areset => u0_m0_wo0_cma0_s[31][1].ACLR
areset => u0_m0_wo0_cma0_s[31][2].ACLR
areset => u0_m0_wo0_cma0_s[31][3].ACLR
areset => u0_m0_wo0_cma0_s[31][4].ACLR
areset => u0_m0_wo0_cma0_s[31][5].ACLR
areset => u0_m0_wo0_cma0_s[31][6].ACLR
areset => u0_m0_wo0_cma0_s[31][7].ACLR
areset => u0_m0_wo0_cma0_s[31][8].ACLR
areset => u0_m0_wo0_cma0_s[31][9].ACLR
areset => u0_m0_wo0_cma0_s[31][10].ACLR
areset => u0_m0_wo0_cma0_s[31][11].ACLR
areset => u0_m0_wo0_cma0_s[31][12].ACLR
areset => u0_m0_wo0_cma0_s[31][13].ACLR
areset => u0_m0_wo0_cma0_s[31][14].ACLR
areset => u0_m0_wo0_cma0_s[31][15].ACLR
areset => u0_m0_wo0_cma0_s[31][16].ACLR
areset => u0_m0_wo0_cma0_s[31][17].ACLR
areset => u0_m0_wo0_cma0_s[31][18].ACLR
areset => u0_m0_wo0_cma0_s[31][19].ACLR
areset => u0_m0_wo0_cma0_s[31][20].ACLR
areset => u0_m0_wo0_cma0_s[31][21].ACLR
areset => u0_m0_wo0_cma0_s[31][22].ACLR
areset => u0_m0_wo0_cma0_s[31][23].ACLR
areset => u0_m0_wo0_cma0_s[31][24].ACLR
areset => u0_m0_wo0_cma0_s[31][25].ACLR
areset => u0_m0_wo0_cma0_s[31][26].ACLR
areset => u0_m0_wo0_cma0_s[31][27].ACLR
areset => u0_m0_wo0_cma0_s[31][28].ACLR
areset => u0_m0_wo0_cma0_s[31][29].ACLR
areset => u0_m0_wo0_cma0_s[31][30].ACLR
areset => u0_m0_wo0_cma0_s[31][31].ACLR
areset => u0_m0_wo0_cma0_s[31][32].ACLR
areset => u0_m0_wo0_cma0_s[31][33].ACLR
areset => u0_m0_wo0_cma0_s[31][34].ACLR
areset => u0_m0_wo0_cma0_s[31][35].ACLR
areset => u0_m0_wo0_cma0_s[30][0].ACLR
areset => u0_m0_wo0_cma0_s[30][1].ACLR
areset => u0_m0_wo0_cma0_s[30][2].ACLR
areset => u0_m0_wo0_cma0_s[30][3].ACLR
areset => u0_m0_wo0_cma0_s[30][4].ACLR
areset => u0_m0_wo0_cma0_s[30][5].ACLR
areset => u0_m0_wo0_cma0_s[30][6].ACLR
areset => u0_m0_wo0_cma0_s[30][7].ACLR
areset => u0_m0_wo0_cma0_s[30][8].ACLR
areset => u0_m0_wo0_cma0_s[30][9].ACLR
areset => u0_m0_wo0_cma0_s[30][10].ACLR
areset => u0_m0_wo0_cma0_s[30][11].ACLR
areset => u0_m0_wo0_cma0_s[30][12].ACLR
areset => u0_m0_wo0_cma0_s[30][13].ACLR
areset => u0_m0_wo0_cma0_s[30][14].ACLR
areset => u0_m0_wo0_cma0_s[30][15].ACLR
areset => u0_m0_wo0_cma0_s[30][16].ACLR
areset => u0_m0_wo0_cma0_s[30][17].ACLR
areset => u0_m0_wo0_cma0_s[30][18].ACLR
areset => u0_m0_wo0_cma0_s[30][19].ACLR
areset => u0_m0_wo0_cma0_s[30][20].ACLR
areset => u0_m0_wo0_cma0_s[30][21].ACLR
areset => u0_m0_wo0_cma0_s[30][22].ACLR
areset => u0_m0_wo0_cma0_s[30][23].ACLR
areset => u0_m0_wo0_cma0_s[30][24].ACLR
areset => u0_m0_wo0_cma0_s[30][25].ACLR
areset => u0_m0_wo0_cma0_s[30][26].ACLR
areset => u0_m0_wo0_cma0_s[30][27].ACLR
areset => u0_m0_wo0_cma0_s[30][28].ACLR
areset => u0_m0_wo0_cma0_s[30][29].ACLR
areset => u0_m0_wo0_cma0_s[30][30].ACLR
areset => u0_m0_wo0_cma0_s[30][31].ACLR
areset => u0_m0_wo0_cma0_s[30][32].ACLR
areset => u0_m0_wo0_cma0_s[30][33].ACLR
areset => u0_m0_wo0_cma0_s[30][34].ACLR
areset => u0_m0_wo0_cma0_s[30][35].ACLR
areset => u0_m0_wo0_cma0_s[29][0].ACLR
areset => u0_m0_wo0_cma0_s[29][1].ACLR
areset => u0_m0_wo0_cma0_s[29][2].ACLR
areset => u0_m0_wo0_cma0_s[29][3].ACLR
areset => u0_m0_wo0_cma0_s[29][4].ACLR
areset => u0_m0_wo0_cma0_s[29][5].ACLR
areset => u0_m0_wo0_cma0_s[29][6].ACLR
areset => u0_m0_wo0_cma0_s[29][7].ACLR
areset => u0_m0_wo0_cma0_s[29][8].ACLR
areset => u0_m0_wo0_cma0_s[29][9].ACLR
areset => u0_m0_wo0_cma0_s[29][10].ACLR
areset => u0_m0_wo0_cma0_s[29][11].ACLR
areset => u0_m0_wo0_cma0_s[29][12].ACLR
areset => u0_m0_wo0_cma0_s[29][13].ACLR
areset => u0_m0_wo0_cma0_s[29][14].ACLR
areset => u0_m0_wo0_cma0_s[29][15].ACLR
areset => u0_m0_wo0_cma0_s[29][16].ACLR
areset => u0_m0_wo0_cma0_s[29][17].ACLR
areset => u0_m0_wo0_cma0_s[29][18].ACLR
areset => u0_m0_wo0_cma0_s[29][19].ACLR
areset => u0_m0_wo0_cma0_s[29][20].ACLR
areset => u0_m0_wo0_cma0_s[29][21].ACLR
areset => u0_m0_wo0_cma0_s[29][22].ACLR
areset => u0_m0_wo0_cma0_s[29][23].ACLR
areset => u0_m0_wo0_cma0_s[29][24].ACLR
areset => u0_m0_wo0_cma0_s[29][25].ACLR
areset => u0_m0_wo0_cma0_s[29][26].ACLR
areset => u0_m0_wo0_cma0_s[29][27].ACLR
areset => u0_m0_wo0_cma0_s[29][28].ACLR
areset => u0_m0_wo0_cma0_s[29][29].ACLR
areset => u0_m0_wo0_cma0_s[29][30].ACLR
areset => u0_m0_wo0_cma0_s[29][31].ACLR
areset => u0_m0_wo0_cma0_s[29][32].ACLR
areset => u0_m0_wo0_cma0_s[29][33].ACLR
areset => u0_m0_wo0_cma0_s[29][34].ACLR
areset => u0_m0_wo0_cma0_s[29][35].ACLR
areset => u0_m0_wo0_cma0_s[28][0].ACLR
areset => u0_m0_wo0_cma0_s[28][1].ACLR
areset => u0_m0_wo0_cma0_s[28][2].ACLR
areset => u0_m0_wo0_cma0_s[28][3].ACLR
areset => u0_m0_wo0_cma0_s[28][4].ACLR
areset => u0_m0_wo0_cma0_s[28][5].ACLR
areset => u0_m0_wo0_cma0_s[28][6].ACLR
areset => u0_m0_wo0_cma0_s[28][7].ACLR
areset => u0_m0_wo0_cma0_s[28][8].ACLR
areset => u0_m0_wo0_cma0_s[28][9].ACLR
areset => u0_m0_wo0_cma0_s[28][10].ACLR
areset => u0_m0_wo0_cma0_s[28][11].ACLR
areset => u0_m0_wo0_cma0_s[28][12].ACLR
areset => u0_m0_wo0_cma0_s[28][13].ACLR
areset => u0_m0_wo0_cma0_s[28][14].ACLR
areset => u0_m0_wo0_cma0_s[28][15].ACLR
areset => u0_m0_wo0_cma0_s[28][16].ACLR
areset => u0_m0_wo0_cma0_s[28][17].ACLR
areset => u0_m0_wo0_cma0_s[28][18].ACLR
areset => u0_m0_wo0_cma0_s[28][19].ACLR
areset => u0_m0_wo0_cma0_s[28][20].ACLR
areset => u0_m0_wo0_cma0_s[28][21].ACLR
areset => u0_m0_wo0_cma0_s[28][22].ACLR
areset => u0_m0_wo0_cma0_s[28][23].ACLR
areset => u0_m0_wo0_cma0_s[28][24].ACLR
areset => u0_m0_wo0_cma0_s[28][25].ACLR
areset => u0_m0_wo0_cma0_s[28][26].ACLR
areset => u0_m0_wo0_cma0_s[28][27].ACLR
areset => u0_m0_wo0_cma0_s[28][28].ACLR
areset => u0_m0_wo0_cma0_s[28][29].ACLR
areset => u0_m0_wo0_cma0_s[28][30].ACLR
areset => u0_m0_wo0_cma0_s[28][31].ACLR
areset => u0_m0_wo0_cma0_s[28][32].ACLR
areset => u0_m0_wo0_cma0_s[28][33].ACLR
areset => u0_m0_wo0_cma0_s[28][34].ACLR
areset => u0_m0_wo0_cma0_s[28][35].ACLR
areset => u0_m0_wo0_cma0_s[27][0].ACLR
areset => u0_m0_wo0_cma0_s[27][1].ACLR
areset => u0_m0_wo0_cma0_s[27][2].ACLR
areset => u0_m0_wo0_cma0_s[27][3].ACLR
areset => u0_m0_wo0_cma0_s[27][4].ACLR
areset => u0_m0_wo0_cma0_s[27][5].ACLR
areset => u0_m0_wo0_cma0_s[27][6].ACLR
areset => u0_m0_wo0_cma0_s[27][7].ACLR
areset => u0_m0_wo0_cma0_s[27][8].ACLR
areset => u0_m0_wo0_cma0_s[27][9].ACLR
areset => u0_m0_wo0_cma0_s[27][10].ACLR
areset => u0_m0_wo0_cma0_s[27][11].ACLR
areset => u0_m0_wo0_cma0_s[27][12].ACLR
areset => u0_m0_wo0_cma0_s[27][13].ACLR
areset => u0_m0_wo0_cma0_s[27][14].ACLR
areset => u0_m0_wo0_cma0_s[27][15].ACLR
areset => u0_m0_wo0_cma0_s[27][16].ACLR
areset => u0_m0_wo0_cma0_s[27][17].ACLR
areset => u0_m0_wo0_cma0_s[27][18].ACLR
areset => u0_m0_wo0_cma0_s[27][19].ACLR
areset => u0_m0_wo0_cma0_s[27][20].ACLR
areset => u0_m0_wo0_cma0_s[27][21].ACLR
areset => u0_m0_wo0_cma0_s[27][22].ACLR
areset => u0_m0_wo0_cma0_s[27][23].ACLR
areset => u0_m0_wo0_cma0_s[27][24].ACLR
areset => u0_m0_wo0_cma0_s[27][25].ACLR
areset => u0_m0_wo0_cma0_s[27][26].ACLR
areset => u0_m0_wo0_cma0_s[27][27].ACLR
areset => u0_m0_wo0_cma0_s[27][28].ACLR
areset => u0_m0_wo0_cma0_s[27][29].ACLR
areset => u0_m0_wo0_cma0_s[27][30].ACLR
areset => u0_m0_wo0_cma0_s[27][31].ACLR
areset => u0_m0_wo0_cma0_s[27][32].ACLR
areset => u0_m0_wo0_cma0_s[27][33].ACLR
areset => u0_m0_wo0_cma0_s[27][34].ACLR
areset => u0_m0_wo0_cma0_s[27][35].ACLR
areset => u0_m0_wo0_cma0_s[26][0].ACLR
areset => u0_m0_wo0_cma0_s[26][1].ACLR
areset => u0_m0_wo0_cma0_s[26][2].ACLR
areset => u0_m0_wo0_cma0_s[26][3].ACLR
areset => u0_m0_wo0_cma0_s[26][4].ACLR
areset => u0_m0_wo0_cma0_s[26][5].ACLR
areset => u0_m0_wo0_cma0_s[26][6].ACLR
areset => u0_m0_wo0_cma0_s[26][7].ACLR
areset => u0_m0_wo0_cma0_s[26][8].ACLR
areset => u0_m0_wo0_cma0_s[26][9].ACLR
areset => u0_m0_wo0_cma0_s[26][10].ACLR
areset => u0_m0_wo0_cma0_s[26][11].ACLR
areset => u0_m0_wo0_cma0_s[26][12].ACLR
areset => u0_m0_wo0_cma0_s[26][13].ACLR
areset => u0_m0_wo0_cma0_s[26][14].ACLR
areset => u0_m0_wo0_cma0_s[26][15].ACLR
areset => u0_m0_wo0_cma0_s[26][16].ACLR
areset => u0_m0_wo0_cma0_s[26][17].ACLR
areset => u0_m0_wo0_cma0_s[26][18].ACLR
areset => u0_m0_wo0_cma0_s[26][19].ACLR
areset => u0_m0_wo0_cma0_s[26][20].ACLR
areset => u0_m0_wo0_cma0_s[26][21].ACLR
areset => u0_m0_wo0_cma0_s[26][22].ACLR
areset => u0_m0_wo0_cma0_s[26][23].ACLR
areset => u0_m0_wo0_cma0_s[26][24].ACLR
areset => u0_m0_wo0_cma0_s[26][25].ACLR
areset => u0_m0_wo0_cma0_s[26][26].ACLR
areset => u0_m0_wo0_cma0_s[26][27].ACLR
areset => u0_m0_wo0_cma0_s[26][28].ACLR
areset => u0_m0_wo0_cma0_s[26][29].ACLR
areset => u0_m0_wo0_cma0_s[26][30].ACLR
areset => u0_m0_wo0_cma0_s[26][31].ACLR
areset => u0_m0_wo0_cma0_s[26][32].ACLR
areset => u0_m0_wo0_cma0_s[26][33].ACLR
areset => u0_m0_wo0_cma0_s[26][34].ACLR
areset => u0_m0_wo0_cma0_s[26][35].ACLR
areset => u0_m0_wo0_cma0_s[25][0].ACLR
areset => u0_m0_wo0_cma0_s[25][1].ACLR
areset => u0_m0_wo0_cma0_s[25][2].ACLR
areset => u0_m0_wo0_cma0_s[25][3].ACLR
areset => u0_m0_wo0_cma0_s[25][4].ACLR
areset => u0_m0_wo0_cma0_s[25][5].ACLR
areset => u0_m0_wo0_cma0_s[25][6].ACLR
areset => u0_m0_wo0_cma0_s[25][7].ACLR
areset => u0_m0_wo0_cma0_s[25][8].ACLR
areset => u0_m0_wo0_cma0_s[25][9].ACLR
areset => u0_m0_wo0_cma0_s[25][10].ACLR
areset => u0_m0_wo0_cma0_s[25][11].ACLR
areset => u0_m0_wo0_cma0_s[25][12].ACLR
areset => u0_m0_wo0_cma0_s[25][13].ACLR
areset => u0_m0_wo0_cma0_s[25][14].ACLR
areset => u0_m0_wo0_cma0_s[25][15].ACLR
areset => u0_m0_wo0_cma0_s[25][16].ACLR
areset => u0_m0_wo0_cma0_s[25][17].ACLR
areset => u0_m0_wo0_cma0_s[25][18].ACLR
areset => u0_m0_wo0_cma0_s[25][19].ACLR
areset => u0_m0_wo0_cma0_s[25][20].ACLR
areset => u0_m0_wo0_cma0_s[25][21].ACLR
areset => u0_m0_wo0_cma0_s[25][22].ACLR
areset => u0_m0_wo0_cma0_s[25][23].ACLR
areset => u0_m0_wo0_cma0_s[25][24].ACLR
areset => u0_m0_wo0_cma0_s[25][25].ACLR
areset => u0_m0_wo0_cma0_s[25][26].ACLR
areset => u0_m0_wo0_cma0_s[25][27].ACLR
areset => u0_m0_wo0_cma0_s[25][28].ACLR
areset => u0_m0_wo0_cma0_s[25][29].ACLR
areset => u0_m0_wo0_cma0_s[25][30].ACLR
areset => u0_m0_wo0_cma0_s[25][31].ACLR
areset => u0_m0_wo0_cma0_s[25][32].ACLR
areset => u0_m0_wo0_cma0_s[25][33].ACLR
areset => u0_m0_wo0_cma0_s[25][34].ACLR
areset => u0_m0_wo0_cma0_s[25][35].ACLR
areset => u0_m0_wo0_cma0_s[24][0].ACLR
areset => u0_m0_wo0_cma0_s[24][1].ACLR
areset => u0_m0_wo0_cma0_s[24][2].ACLR
areset => u0_m0_wo0_cma0_s[24][3].ACLR
areset => u0_m0_wo0_cma0_s[24][4].ACLR
areset => u0_m0_wo0_cma0_s[24][5].ACLR
areset => u0_m0_wo0_cma0_s[24][6].ACLR
areset => u0_m0_wo0_cma0_s[24][7].ACLR
areset => u0_m0_wo0_cma0_s[24][8].ACLR
areset => u0_m0_wo0_cma0_s[24][9].ACLR
areset => u0_m0_wo0_cma0_s[24][10].ACLR
areset => u0_m0_wo0_cma0_s[24][11].ACLR
areset => u0_m0_wo0_cma0_s[24][12].ACLR
areset => u0_m0_wo0_cma0_s[24][13].ACLR
areset => u0_m0_wo0_cma0_s[24][14].ACLR
areset => u0_m0_wo0_cma0_s[24][15].ACLR
areset => u0_m0_wo0_cma0_s[24][16].ACLR
areset => u0_m0_wo0_cma0_s[24][17].ACLR
areset => u0_m0_wo0_cma0_s[24][18].ACLR
areset => u0_m0_wo0_cma0_s[24][19].ACLR
areset => u0_m0_wo0_cma0_s[24][20].ACLR
areset => u0_m0_wo0_cma0_s[24][21].ACLR
areset => u0_m0_wo0_cma0_s[24][22].ACLR
areset => u0_m0_wo0_cma0_s[24][23].ACLR
areset => u0_m0_wo0_cma0_s[24][24].ACLR
areset => u0_m0_wo0_cma0_s[24][25].ACLR
areset => u0_m0_wo0_cma0_s[24][26].ACLR
areset => u0_m0_wo0_cma0_s[24][27].ACLR
areset => u0_m0_wo0_cma0_s[24][28].ACLR
areset => u0_m0_wo0_cma0_s[24][29].ACLR
areset => u0_m0_wo0_cma0_s[24][30].ACLR
areset => u0_m0_wo0_cma0_s[24][31].ACLR
areset => u0_m0_wo0_cma0_s[24][32].ACLR
areset => u0_m0_wo0_cma0_s[24][33].ACLR
areset => u0_m0_wo0_cma0_s[24][34].ACLR
areset => u0_m0_wo0_cma0_s[24][35].ACLR
areset => u0_m0_wo0_cma0_s[23][0].ACLR
areset => u0_m0_wo0_cma0_s[23][1].ACLR
areset => u0_m0_wo0_cma0_s[23][2].ACLR
areset => u0_m0_wo0_cma0_s[23][3].ACLR
areset => u0_m0_wo0_cma0_s[23][4].ACLR
areset => u0_m0_wo0_cma0_s[23][5].ACLR
areset => u0_m0_wo0_cma0_s[23][6].ACLR
areset => u0_m0_wo0_cma0_s[23][7].ACLR
areset => u0_m0_wo0_cma0_s[23][8].ACLR
areset => u0_m0_wo0_cma0_s[23][9].ACLR
areset => u0_m0_wo0_cma0_s[23][10].ACLR
areset => u0_m0_wo0_cma0_s[23][11].ACLR
areset => u0_m0_wo0_cma0_s[23][12].ACLR
areset => u0_m0_wo0_cma0_s[23][13].ACLR
areset => u0_m0_wo0_cma0_s[23][14].ACLR
areset => u0_m0_wo0_cma0_s[23][15].ACLR
areset => u0_m0_wo0_cma0_s[23][16].ACLR
areset => u0_m0_wo0_cma0_s[23][17].ACLR
areset => u0_m0_wo0_cma0_s[23][18].ACLR
areset => u0_m0_wo0_cma0_s[23][19].ACLR
areset => u0_m0_wo0_cma0_s[23][20].ACLR
areset => u0_m0_wo0_cma0_s[23][21].ACLR
areset => u0_m0_wo0_cma0_s[23][22].ACLR
areset => u0_m0_wo0_cma0_s[23][23].ACLR
areset => u0_m0_wo0_cma0_s[23][24].ACLR
areset => u0_m0_wo0_cma0_s[23][25].ACLR
areset => u0_m0_wo0_cma0_s[23][26].ACLR
areset => u0_m0_wo0_cma0_s[23][27].ACLR
areset => u0_m0_wo0_cma0_s[23][28].ACLR
areset => u0_m0_wo0_cma0_s[23][29].ACLR
areset => u0_m0_wo0_cma0_s[23][30].ACLR
areset => u0_m0_wo0_cma0_s[23][31].ACLR
areset => u0_m0_wo0_cma0_s[23][32].ACLR
areset => u0_m0_wo0_cma0_s[23][33].ACLR
areset => u0_m0_wo0_cma0_s[23][34].ACLR
areset => u0_m0_wo0_cma0_s[23][35].ACLR
areset => u0_m0_wo0_cma0_s[22][0].ACLR
areset => u0_m0_wo0_cma0_s[22][1].ACLR
areset => u0_m0_wo0_cma0_s[22][2].ACLR
areset => u0_m0_wo0_cma0_s[22][3].ACLR
areset => u0_m0_wo0_cma0_s[22][4].ACLR
areset => u0_m0_wo0_cma0_s[22][5].ACLR
areset => u0_m0_wo0_cma0_s[22][6].ACLR
areset => u0_m0_wo0_cma0_s[22][7].ACLR
areset => u0_m0_wo0_cma0_s[22][8].ACLR
areset => u0_m0_wo0_cma0_s[22][9].ACLR
areset => u0_m0_wo0_cma0_s[22][10].ACLR
areset => u0_m0_wo0_cma0_s[22][11].ACLR
areset => u0_m0_wo0_cma0_s[22][12].ACLR
areset => u0_m0_wo0_cma0_s[22][13].ACLR
areset => u0_m0_wo0_cma0_s[22][14].ACLR
areset => u0_m0_wo0_cma0_s[22][15].ACLR
areset => u0_m0_wo0_cma0_s[22][16].ACLR
areset => u0_m0_wo0_cma0_s[22][17].ACLR
areset => u0_m0_wo0_cma0_s[22][18].ACLR
areset => u0_m0_wo0_cma0_s[22][19].ACLR
areset => u0_m0_wo0_cma0_s[22][20].ACLR
areset => u0_m0_wo0_cma0_s[22][21].ACLR
areset => u0_m0_wo0_cma0_s[22][22].ACLR
areset => u0_m0_wo0_cma0_s[22][23].ACLR
areset => u0_m0_wo0_cma0_s[22][24].ACLR
areset => u0_m0_wo0_cma0_s[22][25].ACLR
areset => u0_m0_wo0_cma0_s[22][26].ACLR
areset => u0_m0_wo0_cma0_s[22][27].ACLR
areset => u0_m0_wo0_cma0_s[22][28].ACLR
areset => u0_m0_wo0_cma0_s[22][29].ACLR
areset => u0_m0_wo0_cma0_s[22][30].ACLR
areset => u0_m0_wo0_cma0_s[22][31].ACLR
areset => u0_m0_wo0_cma0_s[22][32].ACLR
areset => u0_m0_wo0_cma0_s[22][33].ACLR
areset => u0_m0_wo0_cma0_s[22][34].ACLR
areset => u0_m0_wo0_cma0_s[22][35].ACLR
areset => u0_m0_wo0_cma0_s[21][0].ACLR
areset => u0_m0_wo0_cma0_s[21][1].ACLR
areset => u0_m0_wo0_cma0_s[21][2].ACLR
areset => u0_m0_wo0_cma0_s[21][3].ACLR
areset => u0_m0_wo0_cma0_s[21][4].ACLR
areset => u0_m0_wo0_cma0_s[21][5].ACLR
areset => u0_m0_wo0_cma0_s[21][6].ACLR
areset => u0_m0_wo0_cma0_s[21][7].ACLR
areset => u0_m0_wo0_cma0_s[21][8].ACLR
areset => u0_m0_wo0_cma0_s[21][9].ACLR
areset => u0_m0_wo0_cma0_s[21][10].ACLR
areset => u0_m0_wo0_cma0_s[21][11].ACLR
areset => u0_m0_wo0_cma0_s[21][12].ACLR
areset => u0_m0_wo0_cma0_s[21][13].ACLR
areset => u0_m0_wo0_cma0_s[21][14].ACLR
areset => u0_m0_wo0_cma0_s[21][15].ACLR
areset => u0_m0_wo0_cma0_s[21][16].ACLR
areset => u0_m0_wo0_cma0_s[21][17].ACLR
areset => u0_m0_wo0_cma0_s[21][18].ACLR
areset => u0_m0_wo0_cma0_s[21][19].ACLR
areset => u0_m0_wo0_cma0_s[21][20].ACLR
areset => u0_m0_wo0_cma0_s[21][21].ACLR
areset => u0_m0_wo0_cma0_s[21][22].ACLR
areset => u0_m0_wo0_cma0_s[21][23].ACLR
areset => u0_m0_wo0_cma0_s[21][24].ACLR
areset => u0_m0_wo0_cma0_s[21][25].ACLR
areset => u0_m0_wo0_cma0_s[21][26].ACLR
areset => u0_m0_wo0_cma0_s[21][27].ACLR
areset => u0_m0_wo0_cma0_s[21][28].ACLR
areset => u0_m0_wo0_cma0_s[21][29].ACLR
areset => u0_m0_wo0_cma0_s[21][30].ACLR
areset => u0_m0_wo0_cma0_s[21][31].ACLR
areset => u0_m0_wo0_cma0_s[21][32].ACLR
areset => u0_m0_wo0_cma0_s[21][33].ACLR
areset => u0_m0_wo0_cma0_s[21][34].ACLR
areset => u0_m0_wo0_cma0_s[21][35].ACLR
areset => u0_m0_wo0_cma0_s[20][0].ACLR
areset => u0_m0_wo0_cma0_s[20][1].ACLR
areset => u0_m0_wo0_cma0_s[20][2].ACLR
areset => u0_m0_wo0_cma0_s[20][3].ACLR
areset => u0_m0_wo0_cma0_s[20][4].ACLR
areset => u0_m0_wo0_cma0_s[20][5].ACLR
areset => u0_m0_wo0_cma0_s[20][6].ACLR
areset => u0_m0_wo0_cma0_s[20][7].ACLR
areset => u0_m0_wo0_cma0_s[20][8].ACLR
areset => u0_m0_wo0_cma0_s[20][9].ACLR
areset => u0_m0_wo0_cma0_s[20][10].ACLR
areset => u0_m0_wo0_cma0_s[20][11].ACLR
areset => u0_m0_wo0_cma0_s[20][12].ACLR
areset => u0_m0_wo0_cma0_s[20][13].ACLR
areset => u0_m0_wo0_cma0_s[20][14].ACLR
areset => u0_m0_wo0_cma0_s[20][15].ACLR
areset => u0_m0_wo0_cma0_s[20][16].ACLR
areset => u0_m0_wo0_cma0_s[20][17].ACLR
areset => u0_m0_wo0_cma0_s[20][18].ACLR
areset => u0_m0_wo0_cma0_s[20][19].ACLR
areset => u0_m0_wo0_cma0_s[20][20].ACLR
areset => u0_m0_wo0_cma0_s[20][21].ACLR
areset => u0_m0_wo0_cma0_s[20][22].ACLR
areset => u0_m0_wo0_cma0_s[20][23].ACLR
areset => u0_m0_wo0_cma0_s[20][24].ACLR
areset => u0_m0_wo0_cma0_s[20][25].ACLR
areset => u0_m0_wo0_cma0_s[20][26].ACLR
areset => u0_m0_wo0_cma0_s[20][27].ACLR
areset => u0_m0_wo0_cma0_s[20][28].ACLR
areset => u0_m0_wo0_cma0_s[20][29].ACLR
areset => u0_m0_wo0_cma0_s[20][30].ACLR
areset => u0_m0_wo0_cma0_s[20][31].ACLR
areset => u0_m0_wo0_cma0_s[20][32].ACLR
areset => u0_m0_wo0_cma0_s[20][33].ACLR
areset => u0_m0_wo0_cma0_s[20][34].ACLR
areset => u0_m0_wo0_cma0_s[20][35].ACLR
areset => u0_m0_wo0_cma0_s[19][0].ACLR
areset => u0_m0_wo0_cma0_s[19][1].ACLR
areset => u0_m0_wo0_cma0_s[19][2].ACLR
areset => u0_m0_wo0_cma0_s[19][3].ACLR
areset => u0_m0_wo0_cma0_s[19][4].ACLR
areset => u0_m0_wo0_cma0_s[19][5].ACLR
areset => u0_m0_wo0_cma0_s[19][6].ACLR
areset => u0_m0_wo0_cma0_s[19][7].ACLR
areset => u0_m0_wo0_cma0_s[19][8].ACLR
areset => u0_m0_wo0_cma0_s[19][9].ACLR
areset => u0_m0_wo0_cma0_s[19][10].ACLR
areset => u0_m0_wo0_cma0_s[19][11].ACLR
areset => u0_m0_wo0_cma0_s[19][12].ACLR
areset => u0_m0_wo0_cma0_s[19][13].ACLR
areset => u0_m0_wo0_cma0_s[19][14].ACLR
areset => u0_m0_wo0_cma0_s[19][15].ACLR
areset => u0_m0_wo0_cma0_s[19][16].ACLR
areset => u0_m0_wo0_cma0_s[19][17].ACLR
areset => u0_m0_wo0_cma0_s[19][18].ACLR
areset => u0_m0_wo0_cma0_s[19][19].ACLR
areset => u0_m0_wo0_cma0_s[19][20].ACLR
areset => u0_m0_wo0_cma0_s[19][21].ACLR
areset => u0_m0_wo0_cma0_s[19][22].ACLR
areset => u0_m0_wo0_cma0_s[19][23].ACLR
areset => u0_m0_wo0_cma0_s[19][24].ACLR
areset => u0_m0_wo0_cma0_s[19][25].ACLR
areset => u0_m0_wo0_cma0_s[19][26].ACLR
areset => u0_m0_wo0_cma0_s[19][27].ACLR
areset => u0_m0_wo0_cma0_s[19][28].ACLR
areset => u0_m0_wo0_cma0_s[19][29].ACLR
areset => u0_m0_wo0_cma0_s[19][30].ACLR
areset => u0_m0_wo0_cma0_s[19][31].ACLR
areset => u0_m0_wo0_cma0_s[19][32].ACLR
areset => u0_m0_wo0_cma0_s[19][33].ACLR
areset => u0_m0_wo0_cma0_s[19][34].ACLR
areset => u0_m0_wo0_cma0_s[19][35].ACLR
areset => u0_m0_wo0_cma0_s[18][0].ACLR
areset => u0_m0_wo0_cma0_s[18][1].ACLR
areset => u0_m0_wo0_cma0_s[18][2].ACLR
areset => u0_m0_wo0_cma0_s[18][3].ACLR
areset => u0_m0_wo0_cma0_s[18][4].ACLR
areset => u0_m0_wo0_cma0_s[18][5].ACLR
areset => u0_m0_wo0_cma0_s[18][6].ACLR
areset => u0_m0_wo0_cma0_s[18][7].ACLR
areset => u0_m0_wo0_cma0_s[18][8].ACLR
areset => u0_m0_wo0_cma0_s[18][9].ACLR
areset => u0_m0_wo0_cma0_s[18][10].ACLR
areset => u0_m0_wo0_cma0_s[18][11].ACLR
areset => u0_m0_wo0_cma0_s[18][12].ACLR
areset => u0_m0_wo0_cma0_s[18][13].ACLR
areset => u0_m0_wo0_cma0_s[18][14].ACLR
areset => u0_m0_wo0_cma0_s[18][15].ACLR
areset => u0_m0_wo0_cma0_s[18][16].ACLR
areset => u0_m0_wo0_cma0_s[18][17].ACLR
areset => u0_m0_wo0_cma0_s[18][18].ACLR
areset => u0_m0_wo0_cma0_s[18][19].ACLR
areset => u0_m0_wo0_cma0_s[18][20].ACLR
areset => u0_m0_wo0_cma0_s[18][21].ACLR
areset => u0_m0_wo0_cma0_s[18][22].ACLR
areset => u0_m0_wo0_cma0_s[18][23].ACLR
areset => u0_m0_wo0_cma0_s[18][24].ACLR
areset => u0_m0_wo0_cma0_s[18][25].ACLR
areset => u0_m0_wo0_cma0_s[18][26].ACLR
areset => u0_m0_wo0_cma0_s[18][27].ACLR
areset => u0_m0_wo0_cma0_s[18][28].ACLR
areset => u0_m0_wo0_cma0_s[18][29].ACLR
areset => u0_m0_wo0_cma0_s[18][30].ACLR
areset => u0_m0_wo0_cma0_s[18][31].ACLR
areset => u0_m0_wo0_cma0_s[18][32].ACLR
areset => u0_m0_wo0_cma0_s[18][33].ACLR
areset => u0_m0_wo0_cma0_s[18][34].ACLR
areset => u0_m0_wo0_cma0_s[18][35].ACLR
areset => u0_m0_wo0_cma0_s[17][0].ACLR
areset => u0_m0_wo0_cma0_s[17][1].ACLR
areset => u0_m0_wo0_cma0_s[17][2].ACLR
areset => u0_m0_wo0_cma0_s[17][3].ACLR
areset => u0_m0_wo0_cma0_s[17][4].ACLR
areset => u0_m0_wo0_cma0_s[17][5].ACLR
areset => u0_m0_wo0_cma0_s[17][6].ACLR
areset => u0_m0_wo0_cma0_s[17][7].ACLR
areset => u0_m0_wo0_cma0_s[17][8].ACLR
areset => u0_m0_wo0_cma0_s[17][9].ACLR
areset => u0_m0_wo0_cma0_s[17][10].ACLR
areset => u0_m0_wo0_cma0_s[17][11].ACLR
areset => u0_m0_wo0_cma0_s[17][12].ACLR
areset => u0_m0_wo0_cma0_s[17][13].ACLR
areset => u0_m0_wo0_cma0_s[17][14].ACLR
areset => u0_m0_wo0_cma0_s[17][15].ACLR
areset => u0_m0_wo0_cma0_s[17][16].ACLR
areset => u0_m0_wo0_cma0_s[17][17].ACLR
areset => u0_m0_wo0_cma0_s[17][18].ACLR
areset => u0_m0_wo0_cma0_s[17][19].ACLR
areset => u0_m0_wo0_cma0_s[17][20].ACLR
areset => u0_m0_wo0_cma0_s[17][21].ACLR
areset => u0_m0_wo0_cma0_s[17][22].ACLR
areset => u0_m0_wo0_cma0_s[17][23].ACLR
areset => u0_m0_wo0_cma0_s[17][24].ACLR
areset => u0_m0_wo0_cma0_s[17][25].ACLR
areset => u0_m0_wo0_cma0_s[17][26].ACLR
areset => u0_m0_wo0_cma0_s[17][27].ACLR
areset => u0_m0_wo0_cma0_s[17][28].ACLR
areset => u0_m0_wo0_cma0_s[17][29].ACLR
areset => u0_m0_wo0_cma0_s[17][30].ACLR
areset => u0_m0_wo0_cma0_s[17][31].ACLR
areset => u0_m0_wo0_cma0_s[17][32].ACLR
areset => u0_m0_wo0_cma0_s[17][33].ACLR
areset => u0_m0_wo0_cma0_s[17][34].ACLR
areset => u0_m0_wo0_cma0_s[17][35].ACLR
areset => u0_m0_wo0_cma0_s[16][0].ACLR
areset => u0_m0_wo0_cma0_s[16][1].ACLR
areset => u0_m0_wo0_cma0_s[16][2].ACLR
areset => u0_m0_wo0_cma0_s[16][3].ACLR
areset => u0_m0_wo0_cma0_s[16][4].ACLR
areset => u0_m0_wo0_cma0_s[16][5].ACLR
areset => u0_m0_wo0_cma0_s[16][6].ACLR
areset => u0_m0_wo0_cma0_s[16][7].ACLR
areset => u0_m0_wo0_cma0_s[16][8].ACLR
areset => u0_m0_wo0_cma0_s[16][9].ACLR
areset => u0_m0_wo0_cma0_s[16][10].ACLR
areset => u0_m0_wo0_cma0_s[16][11].ACLR
areset => u0_m0_wo0_cma0_s[16][12].ACLR
areset => u0_m0_wo0_cma0_s[16][13].ACLR
areset => u0_m0_wo0_cma0_s[16][14].ACLR
areset => u0_m0_wo0_cma0_s[16][15].ACLR
areset => u0_m0_wo0_cma0_s[16][16].ACLR
areset => u0_m0_wo0_cma0_s[16][17].ACLR
areset => u0_m0_wo0_cma0_s[16][18].ACLR
areset => u0_m0_wo0_cma0_s[16][19].ACLR
areset => u0_m0_wo0_cma0_s[16][20].ACLR
areset => u0_m0_wo0_cma0_s[16][21].ACLR
areset => u0_m0_wo0_cma0_s[16][22].ACLR
areset => u0_m0_wo0_cma0_s[16][23].ACLR
areset => u0_m0_wo0_cma0_s[16][24].ACLR
areset => u0_m0_wo0_cma0_s[16][25].ACLR
areset => u0_m0_wo0_cma0_s[16][26].ACLR
areset => u0_m0_wo0_cma0_s[16][27].ACLR
areset => u0_m0_wo0_cma0_s[16][28].ACLR
areset => u0_m0_wo0_cma0_s[16][29].ACLR
areset => u0_m0_wo0_cma0_s[16][30].ACLR
areset => u0_m0_wo0_cma0_s[16][31].ACLR
areset => u0_m0_wo0_cma0_s[16][32].ACLR
areset => u0_m0_wo0_cma0_s[16][33].ACLR
areset => u0_m0_wo0_cma0_s[16][34].ACLR
areset => u0_m0_wo0_cma0_s[16][35].ACLR
areset => u0_m0_wo0_cma0_s[15][0].ACLR
areset => u0_m0_wo0_cma0_s[15][1].ACLR
areset => u0_m0_wo0_cma0_s[15][2].ACLR
areset => u0_m0_wo0_cma0_s[15][3].ACLR
areset => u0_m0_wo0_cma0_s[15][4].ACLR
areset => u0_m0_wo0_cma0_s[15][5].ACLR
areset => u0_m0_wo0_cma0_s[15][6].ACLR
areset => u0_m0_wo0_cma0_s[15][7].ACLR
areset => u0_m0_wo0_cma0_s[15][8].ACLR
areset => u0_m0_wo0_cma0_s[15][9].ACLR
areset => u0_m0_wo0_cma0_s[15][10].ACLR
areset => u0_m0_wo0_cma0_s[15][11].ACLR
areset => u0_m0_wo0_cma0_s[15][12].ACLR
areset => u0_m0_wo0_cma0_s[15][13].ACLR
areset => u0_m0_wo0_cma0_s[15][14].ACLR
areset => u0_m0_wo0_cma0_s[15][15].ACLR
areset => u0_m0_wo0_cma0_s[15][16].ACLR
areset => u0_m0_wo0_cma0_s[15][17].ACLR
areset => u0_m0_wo0_cma0_s[15][18].ACLR
areset => u0_m0_wo0_cma0_s[15][19].ACLR
areset => u0_m0_wo0_cma0_s[15][20].ACLR
areset => u0_m0_wo0_cma0_s[15][21].ACLR
areset => u0_m0_wo0_cma0_s[15][22].ACLR
areset => u0_m0_wo0_cma0_s[15][23].ACLR
areset => u0_m0_wo0_cma0_s[15][24].ACLR
areset => u0_m0_wo0_cma0_s[15][25].ACLR
areset => u0_m0_wo0_cma0_s[15][26].ACLR
areset => u0_m0_wo0_cma0_s[15][27].ACLR
areset => u0_m0_wo0_cma0_s[15][28].ACLR
areset => u0_m0_wo0_cma0_s[15][29].ACLR
areset => u0_m0_wo0_cma0_s[15][30].ACLR
areset => u0_m0_wo0_cma0_s[15][31].ACLR
areset => u0_m0_wo0_cma0_s[15][32].ACLR
areset => u0_m0_wo0_cma0_s[15][33].ACLR
areset => u0_m0_wo0_cma0_s[15][34].ACLR
areset => u0_m0_wo0_cma0_s[15][35].ACLR
areset => u0_m0_wo0_cma0_s[14][0].ACLR
areset => u0_m0_wo0_cma0_s[14][1].ACLR
areset => u0_m0_wo0_cma0_s[14][2].ACLR
areset => u0_m0_wo0_cma0_s[14][3].ACLR
areset => u0_m0_wo0_cma0_s[14][4].ACLR
areset => u0_m0_wo0_cma0_s[14][5].ACLR
areset => u0_m0_wo0_cma0_s[14][6].ACLR
areset => u0_m0_wo0_cma0_s[14][7].ACLR
areset => u0_m0_wo0_cma0_s[14][8].ACLR
areset => u0_m0_wo0_cma0_s[14][9].ACLR
areset => u0_m0_wo0_cma0_s[14][10].ACLR
areset => u0_m0_wo0_cma0_s[14][11].ACLR
areset => u0_m0_wo0_cma0_s[14][12].ACLR
areset => u0_m0_wo0_cma0_s[14][13].ACLR
areset => u0_m0_wo0_cma0_s[14][14].ACLR
areset => u0_m0_wo0_cma0_s[14][15].ACLR
areset => u0_m0_wo0_cma0_s[14][16].ACLR
areset => u0_m0_wo0_cma0_s[14][17].ACLR
areset => u0_m0_wo0_cma0_s[14][18].ACLR
areset => u0_m0_wo0_cma0_s[14][19].ACLR
areset => u0_m0_wo0_cma0_s[14][20].ACLR
areset => u0_m0_wo0_cma0_s[14][21].ACLR
areset => u0_m0_wo0_cma0_s[14][22].ACLR
areset => u0_m0_wo0_cma0_s[14][23].ACLR
areset => u0_m0_wo0_cma0_s[14][24].ACLR
areset => u0_m0_wo0_cma0_s[14][25].ACLR
areset => u0_m0_wo0_cma0_s[14][26].ACLR
areset => u0_m0_wo0_cma0_s[14][27].ACLR
areset => u0_m0_wo0_cma0_s[14][28].ACLR
areset => u0_m0_wo0_cma0_s[14][29].ACLR
areset => u0_m0_wo0_cma0_s[14][30].ACLR
areset => u0_m0_wo0_cma0_s[14][31].ACLR
areset => u0_m0_wo0_cma0_s[14][32].ACLR
areset => u0_m0_wo0_cma0_s[14][33].ACLR
areset => u0_m0_wo0_cma0_s[14][34].ACLR
areset => u0_m0_wo0_cma0_s[14][35].ACLR
areset => u0_m0_wo0_cma0_s[13][0].ACLR
areset => u0_m0_wo0_cma0_s[13][1].ACLR
areset => u0_m0_wo0_cma0_s[13][2].ACLR
areset => u0_m0_wo0_cma0_s[13][3].ACLR
areset => u0_m0_wo0_cma0_s[13][4].ACLR
areset => u0_m0_wo0_cma0_s[13][5].ACLR
areset => u0_m0_wo0_cma0_s[13][6].ACLR
areset => u0_m0_wo0_cma0_s[13][7].ACLR
areset => u0_m0_wo0_cma0_s[13][8].ACLR
areset => u0_m0_wo0_cma0_s[13][9].ACLR
areset => u0_m0_wo0_cma0_s[13][10].ACLR
areset => u0_m0_wo0_cma0_s[13][11].ACLR
areset => u0_m0_wo0_cma0_s[13][12].ACLR
areset => u0_m0_wo0_cma0_s[13][13].ACLR
areset => u0_m0_wo0_cma0_s[13][14].ACLR
areset => u0_m0_wo0_cma0_s[13][15].ACLR
areset => u0_m0_wo0_cma0_s[13][16].ACLR
areset => u0_m0_wo0_cma0_s[13][17].ACLR
areset => u0_m0_wo0_cma0_s[13][18].ACLR
areset => u0_m0_wo0_cma0_s[13][19].ACLR
areset => u0_m0_wo0_cma0_s[13][20].ACLR
areset => u0_m0_wo0_cma0_s[13][21].ACLR
areset => u0_m0_wo0_cma0_s[13][22].ACLR
areset => u0_m0_wo0_cma0_s[13][23].ACLR
areset => u0_m0_wo0_cma0_s[13][24].ACLR
areset => u0_m0_wo0_cma0_s[13][25].ACLR
areset => u0_m0_wo0_cma0_s[13][26].ACLR
areset => u0_m0_wo0_cma0_s[13][27].ACLR
areset => u0_m0_wo0_cma0_s[13][28].ACLR
areset => u0_m0_wo0_cma0_s[13][29].ACLR
areset => u0_m0_wo0_cma0_s[13][30].ACLR
areset => u0_m0_wo0_cma0_s[13][31].ACLR
areset => u0_m0_wo0_cma0_s[13][32].ACLR
areset => u0_m0_wo0_cma0_s[13][33].ACLR
areset => u0_m0_wo0_cma0_s[13][34].ACLR
areset => u0_m0_wo0_cma0_s[13][35].ACLR
areset => u0_m0_wo0_cma0_s[12][0].ACLR
areset => u0_m0_wo0_cma0_s[12][1].ACLR
areset => u0_m0_wo0_cma0_s[12][2].ACLR
areset => u0_m0_wo0_cma0_s[12][3].ACLR
areset => u0_m0_wo0_cma0_s[12][4].ACLR
areset => u0_m0_wo0_cma0_s[12][5].ACLR
areset => u0_m0_wo0_cma0_s[12][6].ACLR
areset => u0_m0_wo0_cma0_s[12][7].ACLR
areset => u0_m0_wo0_cma0_s[12][8].ACLR
areset => u0_m0_wo0_cma0_s[12][9].ACLR
areset => u0_m0_wo0_cma0_s[12][10].ACLR
areset => u0_m0_wo0_cma0_s[12][11].ACLR
areset => u0_m0_wo0_cma0_s[12][12].ACLR
areset => u0_m0_wo0_cma0_s[12][13].ACLR
areset => u0_m0_wo0_cma0_s[12][14].ACLR
areset => u0_m0_wo0_cma0_s[12][15].ACLR
areset => u0_m0_wo0_cma0_s[12][16].ACLR
areset => u0_m0_wo0_cma0_s[12][17].ACLR
areset => u0_m0_wo0_cma0_s[12][18].ACLR
areset => u0_m0_wo0_cma0_s[12][19].ACLR
areset => u0_m0_wo0_cma0_s[12][20].ACLR
areset => u0_m0_wo0_cma0_s[12][21].ACLR
areset => u0_m0_wo0_cma0_s[12][22].ACLR
areset => u0_m0_wo0_cma0_s[12][23].ACLR
areset => u0_m0_wo0_cma0_s[12][24].ACLR
areset => u0_m0_wo0_cma0_s[12][25].ACLR
areset => u0_m0_wo0_cma0_s[12][26].ACLR
areset => u0_m0_wo0_cma0_s[12][27].ACLR
areset => u0_m0_wo0_cma0_s[12][28].ACLR
areset => u0_m0_wo0_cma0_s[12][29].ACLR
areset => u0_m0_wo0_cma0_s[12][30].ACLR
areset => u0_m0_wo0_cma0_s[12][31].ACLR
areset => u0_m0_wo0_cma0_s[12][32].ACLR
areset => u0_m0_wo0_cma0_s[12][33].ACLR
areset => u0_m0_wo0_cma0_s[12][34].ACLR
areset => u0_m0_wo0_cma0_s[12][35].ACLR
areset => u0_m0_wo0_cma0_s[11][0].ACLR
areset => u0_m0_wo0_cma0_s[11][1].ACLR
areset => u0_m0_wo0_cma0_s[11][2].ACLR
areset => u0_m0_wo0_cma0_s[11][3].ACLR
areset => u0_m0_wo0_cma0_s[11][4].ACLR
areset => u0_m0_wo0_cma0_s[11][5].ACLR
areset => u0_m0_wo0_cma0_s[11][6].ACLR
areset => u0_m0_wo0_cma0_s[11][7].ACLR
areset => u0_m0_wo0_cma0_s[11][8].ACLR
areset => u0_m0_wo0_cma0_s[11][9].ACLR
areset => u0_m0_wo0_cma0_s[11][10].ACLR
areset => u0_m0_wo0_cma0_s[11][11].ACLR
areset => u0_m0_wo0_cma0_s[11][12].ACLR
areset => u0_m0_wo0_cma0_s[11][13].ACLR
areset => u0_m0_wo0_cma0_s[11][14].ACLR
areset => u0_m0_wo0_cma0_s[11][15].ACLR
areset => u0_m0_wo0_cma0_s[11][16].ACLR
areset => u0_m0_wo0_cma0_s[11][17].ACLR
areset => u0_m0_wo0_cma0_s[11][18].ACLR
areset => u0_m0_wo0_cma0_s[11][19].ACLR
areset => u0_m0_wo0_cma0_s[11][20].ACLR
areset => u0_m0_wo0_cma0_s[11][21].ACLR
areset => u0_m0_wo0_cma0_s[11][22].ACLR
areset => u0_m0_wo0_cma0_s[11][23].ACLR
areset => u0_m0_wo0_cma0_s[11][24].ACLR
areset => u0_m0_wo0_cma0_s[11][25].ACLR
areset => u0_m0_wo0_cma0_s[11][26].ACLR
areset => u0_m0_wo0_cma0_s[11][27].ACLR
areset => u0_m0_wo0_cma0_s[11][28].ACLR
areset => u0_m0_wo0_cma0_s[11][29].ACLR
areset => u0_m0_wo0_cma0_s[11][30].ACLR
areset => u0_m0_wo0_cma0_s[11][31].ACLR
areset => u0_m0_wo0_cma0_s[11][32].ACLR
areset => u0_m0_wo0_cma0_s[11][33].ACLR
areset => u0_m0_wo0_cma0_s[11][34].ACLR
areset => u0_m0_wo0_cma0_s[11][35].ACLR
areset => u0_m0_wo0_cma0_s[10][0].ACLR
areset => u0_m0_wo0_cma0_s[10][1].ACLR
areset => u0_m0_wo0_cma0_s[10][2].ACLR
areset => u0_m0_wo0_cma0_s[10][3].ACLR
areset => u0_m0_wo0_cma0_s[10][4].ACLR
areset => u0_m0_wo0_cma0_s[10][5].ACLR
areset => u0_m0_wo0_cma0_s[10][6].ACLR
areset => u0_m0_wo0_cma0_s[10][7].ACLR
areset => u0_m0_wo0_cma0_s[10][8].ACLR
areset => u0_m0_wo0_cma0_s[10][9].ACLR
areset => u0_m0_wo0_cma0_s[10][10].ACLR
areset => u0_m0_wo0_cma0_s[10][11].ACLR
areset => u0_m0_wo0_cma0_s[10][12].ACLR
areset => u0_m0_wo0_cma0_s[10][13].ACLR
areset => u0_m0_wo0_cma0_s[10][14].ACLR
areset => u0_m0_wo0_cma0_s[10][15].ACLR
areset => u0_m0_wo0_cma0_s[10][16].ACLR
areset => u0_m0_wo0_cma0_s[10][17].ACLR
areset => u0_m0_wo0_cma0_s[10][18].ACLR
areset => u0_m0_wo0_cma0_s[10][19].ACLR
areset => u0_m0_wo0_cma0_s[10][20].ACLR
areset => u0_m0_wo0_cma0_s[10][21].ACLR
areset => u0_m0_wo0_cma0_s[10][22].ACLR
areset => u0_m0_wo0_cma0_s[10][23].ACLR
areset => u0_m0_wo0_cma0_s[10][24].ACLR
areset => u0_m0_wo0_cma0_s[10][25].ACLR
areset => u0_m0_wo0_cma0_s[10][26].ACLR
areset => u0_m0_wo0_cma0_s[10][27].ACLR
areset => u0_m0_wo0_cma0_s[10][28].ACLR
areset => u0_m0_wo0_cma0_s[10][29].ACLR
areset => u0_m0_wo0_cma0_s[10][30].ACLR
areset => u0_m0_wo0_cma0_s[10][31].ACLR
areset => u0_m0_wo0_cma0_s[10][32].ACLR
areset => u0_m0_wo0_cma0_s[10][33].ACLR
areset => u0_m0_wo0_cma0_s[10][34].ACLR
areset => u0_m0_wo0_cma0_s[10][35].ACLR
areset => u0_m0_wo0_cma0_s[9][0].ACLR
areset => u0_m0_wo0_cma0_s[9][1].ACLR
areset => u0_m0_wo0_cma0_s[9][2].ACLR
areset => u0_m0_wo0_cma0_s[9][3].ACLR
areset => u0_m0_wo0_cma0_s[9][4].ACLR
areset => u0_m0_wo0_cma0_s[9][5].ACLR
areset => u0_m0_wo0_cma0_s[9][6].ACLR
areset => u0_m0_wo0_cma0_s[9][7].ACLR
areset => u0_m0_wo0_cma0_s[9][8].ACLR
areset => u0_m0_wo0_cma0_s[9][9].ACLR
areset => u0_m0_wo0_cma0_s[9][10].ACLR
areset => u0_m0_wo0_cma0_s[9][11].ACLR
areset => u0_m0_wo0_cma0_s[9][12].ACLR
areset => u0_m0_wo0_cma0_s[9][13].ACLR
areset => u0_m0_wo0_cma0_s[9][14].ACLR
areset => u0_m0_wo0_cma0_s[9][15].ACLR
areset => u0_m0_wo0_cma0_s[9][16].ACLR
areset => u0_m0_wo0_cma0_s[9][17].ACLR
areset => u0_m0_wo0_cma0_s[9][18].ACLR
areset => u0_m0_wo0_cma0_s[9][19].ACLR
areset => u0_m0_wo0_cma0_s[9][20].ACLR
areset => u0_m0_wo0_cma0_s[9][21].ACLR
areset => u0_m0_wo0_cma0_s[9][22].ACLR
areset => u0_m0_wo0_cma0_s[9][23].ACLR
areset => u0_m0_wo0_cma0_s[9][24].ACLR
areset => u0_m0_wo0_cma0_s[9][25].ACLR
areset => u0_m0_wo0_cma0_s[9][26].ACLR
areset => u0_m0_wo0_cma0_s[9][27].ACLR
areset => u0_m0_wo0_cma0_s[9][28].ACLR
areset => u0_m0_wo0_cma0_s[9][29].ACLR
areset => u0_m0_wo0_cma0_s[9][30].ACLR
areset => u0_m0_wo0_cma0_s[9][31].ACLR
areset => u0_m0_wo0_cma0_s[9][32].ACLR
areset => u0_m0_wo0_cma0_s[9][33].ACLR
areset => u0_m0_wo0_cma0_s[9][34].ACLR
areset => u0_m0_wo0_cma0_s[9][35].ACLR
areset => u0_m0_wo0_cma0_s[8][0].ACLR
areset => u0_m0_wo0_cma0_s[8][1].ACLR
areset => u0_m0_wo0_cma0_s[8][2].ACLR
areset => u0_m0_wo0_cma0_s[8][3].ACLR
areset => u0_m0_wo0_cma0_s[8][4].ACLR
areset => u0_m0_wo0_cma0_s[8][5].ACLR
areset => u0_m0_wo0_cma0_s[8][6].ACLR
areset => u0_m0_wo0_cma0_s[8][7].ACLR
areset => u0_m0_wo0_cma0_s[8][8].ACLR
areset => u0_m0_wo0_cma0_s[8][9].ACLR
areset => u0_m0_wo0_cma0_s[8][10].ACLR
areset => u0_m0_wo0_cma0_s[8][11].ACLR
areset => u0_m0_wo0_cma0_s[8][12].ACLR
areset => u0_m0_wo0_cma0_s[8][13].ACLR
areset => u0_m0_wo0_cma0_s[8][14].ACLR
areset => u0_m0_wo0_cma0_s[8][15].ACLR
areset => u0_m0_wo0_cma0_s[8][16].ACLR
areset => u0_m0_wo0_cma0_s[8][17].ACLR
areset => u0_m0_wo0_cma0_s[8][18].ACLR
areset => u0_m0_wo0_cma0_s[8][19].ACLR
areset => u0_m0_wo0_cma0_s[8][20].ACLR
areset => u0_m0_wo0_cma0_s[8][21].ACLR
areset => u0_m0_wo0_cma0_s[8][22].ACLR
areset => u0_m0_wo0_cma0_s[8][23].ACLR
areset => u0_m0_wo0_cma0_s[8][24].ACLR
areset => u0_m0_wo0_cma0_s[8][25].ACLR
areset => u0_m0_wo0_cma0_s[8][26].ACLR
areset => u0_m0_wo0_cma0_s[8][27].ACLR
areset => u0_m0_wo0_cma0_s[8][28].ACLR
areset => u0_m0_wo0_cma0_s[8][29].ACLR
areset => u0_m0_wo0_cma0_s[8][30].ACLR
areset => u0_m0_wo0_cma0_s[8][31].ACLR
areset => u0_m0_wo0_cma0_s[8][32].ACLR
areset => u0_m0_wo0_cma0_s[8][33].ACLR
areset => u0_m0_wo0_cma0_s[8][34].ACLR
areset => u0_m0_wo0_cma0_s[8][35].ACLR
areset => u0_m0_wo0_cma0_s[7][0].ACLR
areset => u0_m0_wo0_cma0_s[7][1].ACLR
areset => u0_m0_wo0_cma0_s[7][2].ACLR
areset => u0_m0_wo0_cma0_s[7][3].ACLR
areset => u0_m0_wo0_cma0_s[7][4].ACLR
areset => u0_m0_wo0_cma0_s[7][5].ACLR
areset => u0_m0_wo0_cma0_s[7][6].ACLR
areset => u0_m0_wo0_cma0_s[7][7].ACLR
areset => u0_m0_wo0_cma0_s[7][8].ACLR
areset => u0_m0_wo0_cma0_s[7][9].ACLR
areset => u0_m0_wo0_cma0_s[7][10].ACLR
areset => u0_m0_wo0_cma0_s[7][11].ACLR
areset => u0_m0_wo0_cma0_s[7][12].ACLR
areset => u0_m0_wo0_cma0_s[7][13].ACLR
areset => u0_m0_wo0_cma0_s[7][14].ACLR
areset => u0_m0_wo0_cma0_s[7][15].ACLR
areset => u0_m0_wo0_cma0_s[7][16].ACLR
areset => u0_m0_wo0_cma0_s[7][17].ACLR
areset => u0_m0_wo0_cma0_s[7][18].ACLR
areset => u0_m0_wo0_cma0_s[7][19].ACLR
areset => u0_m0_wo0_cma0_s[7][20].ACLR
areset => u0_m0_wo0_cma0_s[7][21].ACLR
areset => u0_m0_wo0_cma0_s[7][22].ACLR
areset => u0_m0_wo0_cma0_s[7][23].ACLR
areset => u0_m0_wo0_cma0_s[7][24].ACLR
areset => u0_m0_wo0_cma0_s[7][25].ACLR
areset => u0_m0_wo0_cma0_s[7][26].ACLR
areset => u0_m0_wo0_cma0_s[7][27].ACLR
areset => u0_m0_wo0_cma0_s[7][28].ACLR
areset => u0_m0_wo0_cma0_s[7][29].ACLR
areset => u0_m0_wo0_cma0_s[7][30].ACLR
areset => u0_m0_wo0_cma0_s[7][31].ACLR
areset => u0_m0_wo0_cma0_s[7][32].ACLR
areset => u0_m0_wo0_cma0_s[7][33].ACLR
areset => u0_m0_wo0_cma0_s[7][34].ACLR
areset => u0_m0_wo0_cma0_s[7][35].ACLR
areset => u0_m0_wo0_cma0_s[6][0].ACLR
areset => u0_m0_wo0_cma0_s[6][1].ACLR
areset => u0_m0_wo0_cma0_s[6][2].ACLR
areset => u0_m0_wo0_cma0_s[6][3].ACLR
areset => u0_m0_wo0_cma0_s[6][4].ACLR
areset => u0_m0_wo0_cma0_s[6][5].ACLR
areset => u0_m0_wo0_cma0_s[6][6].ACLR
areset => u0_m0_wo0_cma0_s[6][7].ACLR
areset => u0_m0_wo0_cma0_s[6][8].ACLR
areset => u0_m0_wo0_cma0_s[6][9].ACLR
areset => u0_m0_wo0_cma0_s[6][10].ACLR
areset => u0_m0_wo0_cma0_s[6][11].ACLR
areset => u0_m0_wo0_cma0_s[6][12].ACLR
areset => u0_m0_wo0_cma0_s[6][13].ACLR
areset => u0_m0_wo0_cma0_s[6][14].ACLR
areset => u0_m0_wo0_cma0_s[6][15].ACLR
areset => u0_m0_wo0_cma0_s[6][16].ACLR
areset => u0_m0_wo0_cma0_s[6][17].ACLR
areset => u0_m0_wo0_cma0_s[6][18].ACLR
areset => u0_m0_wo0_cma0_s[6][19].ACLR
areset => u0_m0_wo0_cma0_s[6][20].ACLR
areset => u0_m0_wo0_cma0_s[6][21].ACLR
areset => u0_m0_wo0_cma0_s[6][22].ACLR
areset => u0_m0_wo0_cma0_s[6][23].ACLR
areset => u0_m0_wo0_cma0_s[6][24].ACLR
areset => u0_m0_wo0_cma0_s[6][25].ACLR
areset => u0_m0_wo0_cma0_s[6][26].ACLR
areset => u0_m0_wo0_cma0_s[6][27].ACLR
areset => u0_m0_wo0_cma0_s[6][28].ACLR
areset => u0_m0_wo0_cma0_s[6][29].ACLR
areset => u0_m0_wo0_cma0_s[6][30].ACLR
areset => u0_m0_wo0_cma0_s[6][31].ACLR
areset => u0_m0_wo0_cma0_s[6][32].ACLR
areset => u0_m0_wo0_cma0_s[6][33].ACLR
areset => u0_m0_wo0_cma0_s[6][34].ACLR
areset => u0_m0_wo0_cma0_s[6][35].ACLR
areset => u0_m0_wo0_cma0_s[5][0].ACLR
areset => u0_m0_wo0_cma0_s[5][1].ACLR
areset => u0_m0_wo0_cma0_s[5][2].ACLR
areset => u0_m0_wo0_cma0_s[5][3].ACLR
areset => u0_m0_wo0_cma0_s[5][4].ACLR
areset => u0_m0_wo0_cma0_s[5][5].ACLR
areset => u0_m0_wo0_cma0_s[5][6].ACLR
areset => u0_m0_wo0_cma0_s[5][7].ACLR
areset => u0_m0_wo0_cma0_s[5][8].ACLR
areset => u0_m0_wo0_cma0_s[5][9].ACLR
areset => u0_m0_wo0_cma0_s[5][10].ACLR
areset => u0_m0_wo0_cma0_s[5][11].ACLR
areset => u0_m0_wo0_cma0_s[5][12].ACLR
areset => u0_m0_wo0_cma0_s[5][13].ACLR
areset => u0_m0_wo0_cma0_s[5][14].ACLR
areset => u0_m0_wo0_cma0_s[5][15].ACLR
areset => u0_m0_wo0_cma0_s[5][16].ACLR
areset => u0_m0_wo0_cma0_s[5][17].ACLR
areset => u0_m0_wo0_cma0_s[5][18].ACLR
areset => u0_m0_wo0_cma0_s[5][19].ACLR
areset => u0_m0_wo0_cma0_s[5][20].ACLR
areset => u0_m0_wo0_cma0_s[5][21].ACLR
areset => u0_m0_wo0_cma0_s[5][22].ACLR
areset => u0_m0_wo0_cma0_s[5][23].ACLR
areset => u0_m0_wo0_cma0_s[5][24].ACLR
areset => u0_m0_wo0_cma0_s[5][25].ACLR
areset => u0_m0_wo0_cma0_s[5][26].ACLR
areset => u0_m0_wo0_cma0_s[5][27].ACLR
areset => u0_m0_wo0_cma0_s[5][28].ACLR
areset => u0_m0_wo0_cma0_s[5][29].ACLR
areset => u0_m0_wo0_cma0_s[5][30].ACLR
areset => u0_m0_wo0_cma0_s[5][31].ACLR
areset => u0_m0_wo0_cma0_s[5][32].ACLR
areset => u0_m0_wo0_cma0_s[5][33].ACLR
areset => u0_m0_wo0_cma0_s[5][34].ACLR
areset => u0_m0_wo0_cma0_s[5][35].ACLR
areset => u0_m0_wo0_cma0_s[4][0].ACLR
areset => u0_m0_wo0_cma0_s[4][1].ACLR
areset => u0_m0_wo0_cma0_s[4][2].ACLR
areset => u0_m0_wo0_cma0_s[4][3].ACLR
areset => u0_m0_wo0_cma0_s[4][4].ACLR
areset => u0_m0_wo0_cma0_s[4][5].ACLR
areset => u0_m0_wo0_cma0_s[4][6].ACLR
areset => u0_m0_wo0_cma0_s[4][7].ACLR
areset => u0_m0_wo0_cma0_s[4][8].ACLR
areset => u0_m0_wo0_cma0_s[4][9].ACLR
areset => u0_m0_wo0_cma0_s[4][10].ACLR
areset => u0_m0_wo0_cma0_s[4][11].ACLR
areset => u0_m0_wo0_cma0_s[4][12].ACLR
areset => u0_m0_wo0_cma0_s[4][13].ACLR
areset => u0_m0_wo0_cma0_s[4][14].ACLR
areset => u0_m0_wo0_cma0_s[4][15].ACLR
areset => u0_m0_wo0_cma0_s[4][16].ACLR
areset => u0_m0_wo0_cma0_s[4][17].ACLR
areset => u0_m0_wo0_cma0_s[4][18].ACLR
areset => u0_m0_wo0_cma0_s[4][19].ACLR
areset => u0_m0_wo0_cma0_s[4][20].ACLR
areset => u0_m0_wo0_cma0_s[4][21].ACLR
areset => u0_m0_wo0_cma0_s[4][22].ACLR
areset => u0_m0_wo0_cma0_s[4][23].ACLR
areset => u0_m0_wo0_cma0_s[4][24].ACLR
areset => u0_m0_wo0_cma0_s[4][25].ACLR
areset => u0_m0_wo0_cma0_s[4][26].ACLR
areset => u0_m0_wo0_cma0_s[4][27].ACLR
areset => u0_m0_wo0_cma0_s[4][28].ACLR
areset => u0_m0_wo0_cma0_s[4][29].ACLR
areset => u0_m0_wo0_cma0_s[4][30].ACLR
areset => u0_m0_wo0_cma0_s[4][31].ACLR
areset => u0_m0_wo0_cma0_s[4][32].ACLR
areset => u0_m0_wo0_cma0_s[4][33].ACLR
areset => u0_m0_wo0_cma0_s[4][34].ACLR
areset => u0_m0_wo0_cma0_s[4][35].ACLR
areset => u0_m0_wo0_cma0_s[3][0].ACLR
areset => u0_m0_wo0_cma0_s[3][1].ACLR
areset => u0_m0_wo0_cma0_s[3][2].ACLR
areset => u0_m0_wo0_cma0_s[3][3].ACLR
areset => u0_m0_wo0_cma0_s[3][4].ACLR
areset => u0_m0_wo0_cma0_s[3][5].ACLR
areset => u0_m0_wo0_cma0_s[3][6].ACLR
areset => u0_m0_wo0_cma0_s[3][7].ACLR
areset => u0_m0_wo0_cma0_s[3][8].ACLR
areset => u0_m0_wo0_cma0_s[3][9].ACLR
areset => u0_m0_wo0_cma0_s[3][10].ACLR
areset => u0_m0_wo0_cma0_s[3][11].ACLR
areset => u0_m0_wo0_cma0_s[3][12].ACLR
areset => u0_m0_wo0_cma0_s[3][13].ACLR
areset => u0_m0_wo0_cma0_s[3][14].ACLR
areset => u0_m0_wo0_cma0_s[3][15].ACLR
areset => u0_m0_wo0_cma0_s[3][16].ACLR
areset => u0_m0_wo0_cma0_s[3][17].ACLR
areset => u0_m0_wo0_cma0_s[3][18].ACLR
areset => u0_m0_wo0_cma0_s[3][19].ACLR
areset => u0_m0_wo0_cma0_s[3][20].ACLR
areset => u0_m0_wo0_cma0_s[3][21].ACLR
areset => u0_m0_wo0_cma0_s[3][22].ACLR
areset => u0_m0_wo0_cma0_s[3][23].ACLR
areset => u0_m0_wo0_cma0_s[3][24].ACLR
areset => u0_m0_wo0_cma0_s[3][25].ACLR
areset => u0_m0_wo0_cma0_s[3][26].ACLR
areset => u0_m0_wo0_cma0_s[3][27].ACLR
areset => u0_m0_wo0_cma0_s[3][28].ACLR
areset => u0_m0_wo0_cma0_s[3][29].ACLR
areset => u0_m0_wo0_cma0_s[3][30].ACLR
areset => u0_m0_wo0_cma0_s[3][31].ACLR
areset => u0_m0_wo0_cma0_s[3][32].ACLR
areset => u0_m0_wo0_cma0_s[3][33].ACLR
areset => u0_m0_wo0_cma0_s[3][34].ACLR
areset => u0_m0_wo0_cma0_s[3][35].ACLR
areset => u0_m0_wo0_cma0_s[2][0].ACLR
areset => u0_m0_wo0_cma0_s[2][1].ACLR
areset => u0_m0_wo0_cma0_s[2][2].ACLR
areset => u0_m0_wo0_cma0_s[2][3].ACLR
areset => u0_m0_wo0_cma0_s[2][4].ACLR
areset => u0_m0_wo0_cma0_s[2][5].ACLR
areset => u0_m0_wo0_cma0_s[2][6].ACLR
areset => u0_m0_wo0_cma0_s[2][7].ACLR
areset => u0_m0_wo0_cma0_s[2][8].ACLR
areset => u0_m0_wo0_cma0_s[2][9].ACLR
areset => u0_m0_wo0_cma0_s[2][10].ACLR
areset => u0_m0_wo0_cma0_s[2][11].ACLR
areset => u0_m0_wo0_cma0_s[2][12].ACLR
areset => u0_m0_wo0_cma0_s[2][13].ACLR
areset => u0_m0_wo0_cma0_s[2][14].ACLR
areset => u0_m0_wo0_cma0_s[2][15].ACLR
areset => u0_m0_wo0_cma0_s[2][16].ACLR
areset => u0_m0_wo0_cma0_s[2][17].ACLR
areset => u0_m0_wo0_cma0_s[2][18].ACLR
areset => u0_m0_wo0_cma0_s[2][19].ACLR
areset => u0_m0_wo0_cma0_s[2][20].ACLR
areset => u0_m0_wo0_cma0_s[2][21].ACLR
areset => u0_m0_wo0_cma0_s[2][22].ACLR
areset => u0_m0_wo0_cma0_s[2][23].ACLR
areset => u0_m0_wo0_cma0_s[2][24].ACLR
areset => u0_m0_wo0_cma0_s[2][25].ACLR
areset => u0_m0_wo0_cma0_s[2][26].ACLR
areset => u0_m0_wo0_cma0_s[2][27].ACLR
areset => u0_m0_wo0_cma0_s[2][28].ACLR
areset => u0_m0_wo0_cma0_s[2][29].ACLR
areset => u0_m0_wo0_cma0_s[2][30].ACLR
areset => u0_m0_wo0_cma0_s[2][31].ACLR
areset => u0_m0_wo0_cma0_s[2][32].ACLR
areset => u0_m0_wo0_cma0_s[2][33].ACLR
areset => u0_m0_wo0_cma0_s[2][34].ACLR
areset => u0_m0_wo0_cma0_s[2][35].ACLR
areset => u0_m0_wo0_cma0_s[1][0].ACLR
areset => u0_m0_wo0_cma0_s[1][1].ACLR
areset => u0_m0_wo0_cma0_s[1][2].ACLR
areset => u0_m0_wo0_cma0_s[1][3].ACLR
areset => u0_m0_wo0_cma0_s[1][4].ACLR
areset => u0_m0_wo0_cma0_s[1][5].ACLR
areset => u0_m0_wo0_cma0_s[1][6].ACLR
areset => u0_m0_wo0_cma0_s[1][7].ACLR
areset => u0_m0_wo0_cma0_s[1][8].ACLR
areset => u0_m0_wo0_cma0_s[1][9].ACLR
areset => u0_m0_wo0_cma0_s[1][10].ACLR
areset => u0_m0_wo0_cma0_s[1][11].ACLR
areset => u0_m0_wo0_cma0_s[1][12].ACLR
areset => u0_m0_wo0_cma0_s[1][13].ACLR
areset => u0_m0_wo0_cma0_s[1][14].ACLR
areset => u0_m0_wo0_cma0_s[1][15].ACLR
areset => u0_m0_wo0_cma0_s[1][16].ACLR
areset => u0_m0_wo0_cma0_s[1][17].ACLR
areset => u0_m0_wo0_cma0_s[1][18].ACLR
areset => u0_m0_wo0_cma0_s[1][19].ACLR
areset => u0_m0_wo0_cma0_s[1][20].ACLR
areset => u0_m0_wo0_cma0_s[1][21].ACLR
areset => u0_m0_wo0_cma0_s[1][22].ACLR
areset => u0_m0_wo0_cma0_s[1][23].ACLR
areset => u0_m0_wo0_cma0_s[1][24].ACLR
areset => u0_m0_wo0_cma0_s[1][25].ACLR
areset => u0_m0_wo0_cma0_s[1][26].ACLR
areset => u0_m0_wo0_cma0_s[1][27].ACLR
areset => u0_m0_wo0_cma0_s[1][28].ACLR
areset => u0_m0_wo0_cma0_s[1][29].ACLR
areset => u0_m0_wo0_cma0_s[1][30].ACLR
areset => u0_m0_wo0_cma0_s[1][31].ACLR
areset => u0_m0_wo0_cma0_s[1][32].ACLR
areset => u0_m0_wo0_cma0_s[1][33].ACLR
areset => u0_m0_wo0_cma0_s[1][34].ACLR
areset => u0_m0_wo0_cma0_s[1][35].ACLR
areset => u0_m0_wo0_cma0_s[0][0].ACLR
areset => u0_m0_wo0_cma0_s[0][1].ACLR
areset => u0_m0_wo0_cma0_s[0][2].ACLR
areset => u0_m0_wo0_cma0_s[0][3].ACLR
areset => u0_m0_wo0_cma0_s[0][4].ACLR
areset => u0_m0_wo0_cma0_s[0][5].ACLR
areset => u0_m0_wo0_cma0_s[0][6].ACLR
areset => u0_m0_wo0_cma0_s[0][7].ACLR
areset => u0_m0_wo0_cma0_s[0][8].ACLR
areset => u0_m0_wo0_cma0_s[0][9].ACLR
areset => u0_m0_wo0_cma0_s[0][10].ACLR
areset => u0_m0_wo0_cma0_s[0][11].ACLR
areset => u0_m0_wo0_cma0_s[0][12].ACLR
areset => u0_m0_wo0_cma0_s[0][13].ACLR
areset => u0_m0_wo0_cma0_s[0][14].ACLR
areset => u0_m0_wo0_cma0_s[0][15].ACLR
areset => u0_m0_wo0_cma0_s[0][16].ACLR
areset => u0_m0_wo0_cma0_s[0][17].ACLR
areset => u0_m0_wo0_cma0_s[0][18].ACLR
areset => u0_m0_wo0_cma0_s[0][19].ACLR
areset => u0_m0_wo0_cma0_s[0][20].ACLR
areset => u0_m0_wo0_cma0_s[0][21].ACLR
areset => u0_m0_wo0_cma0_s[0][22].ACLR
areset => u0_m0_wo0_cma0_s[0][23].ACLR
areset => u0_m0_wo0_cma0_s[0][24].ACLR
areset => u0_m0_wo0_cma0_s[0][25].ACLR
areset => u0_m0_wo0_cma0_s[0][26].ACLR
areset => u0_m0_wo0_cma0_s[0][27].ACLR
areset => u0_m0_wo0_cma0_s[0][28].ACLR
areset => u0_m0_wo0_cma0_s[0][29].ACLR
areset => u0_m0_wo0_cma0_s[0][30].ACLR
areset => u0_m0_wo0_cma0_s[0][31].ACLR
areset => u0_m0_wo0_cma0_s[0][32].ACLR
areset => u0_m0_wo0_cma0_s[0][33].ACLR
areset => u0_m0_wo0_cma0_s[0][34].ACLR
areset => u0_m0_wo0_cma0_s[0][35].ACLR
areset => u0_m0_wo0_cma0_c[31][0].ACLR
areset => u0_m0_wo0_cma0_c[31][1].ACLR
areset => u0_m0_wo0_cma0_c[31][2].ACLR
areset => u0_m0_wo0_cma0_c[30][0].ACLR
areset => u0_m0_wo0_cma0_c[30][1].ACLR
areset => u0_m0_wo0_cma0_c[30][2].ACLR
areset => u0_m0_wo0_cma0_c[29][0].ACLR
areset => u0_m0_wo0_cma0_c[29][1].ACLR
areset => u0_m0_wo0_cma0_c[29][2].ACLR
areset => u0_m0_wo0_cma0_c[28][0].ACLR
areset => u0_m0_wo0_cma0_c[28][1].ACLR
areset => u0_m0_wo0_cma0_c[28][2].ACLR
areset => u0_m0_wo0_cma0_c[27][0].ACLR
areset => u0_m0_wo0_cma0_c[27][1].ACLR
areset => u0_m0_wo0_cma0_c[27][2].ACLR
areset => u0_m0_wo0_cma0_c[26][0].ACLR
areset => u0_m0_wo0_cma0_c[26][1].ACLR
areset => u0_m0_wo0_cma0_c[26][2].ACLR
areset => u0_m0_wo0_cma0_c[25][0].ACLR
areset => u0_m0_wo0_cma0_c[25][1].ACLR
areset => u0_m0_wo0_cma0_c[25][2].ACLR
areset => u0_m0_wo0_cma0_c[24][0].ACLR
areset => u0_m0_wo0_cma0_c[24][1].ACLR
areset => u0_m0_wo0_cma0_c[24][2].ACLR
areset => u0_m0_wo0_cma0_c[23][0].ACLR
areset => u0_m0_wo0_cma0_c[23][1].ACLR
areset => u0_m0_wo0_cma0_c[23][2].ACLR
areset => u0_m0_wo0_cma0_c[22][0].ACLR
areset => u0_m0_wo0_cma0_c[22][1].ACLR
areset => u0_m0_wo0_cma0_c[22][2].ACLR
areset => u0_m0_wo0_cma0_c[21][0].ACLR
areset => u0_m0_wo0_cma0_c[21][1].ACLR
areset => u0_m0_wo0_cma0_c[21][2].ACLR
areset => u0_m0_wo0_cma0_c[20][0].ACLR
areset => u0_m0_wo0_cma0_c[20][1].ACLR
areset => u0_m0_wo0_cma0_c[20][2].ACLR
areset => u0_m0_wo0_cma0_c[19][0].ACLR
areset => u0_m0_wo0_cma0_c[19][1].ACLR
areset => u0_m0_wo0_cma0_c[19][2].ACLR
areset => u0_m0_wo0_cma0_c[18][0].ACLR
areset => u0_m0_wo0_cma0_c[18][1].ACLR
areset => u0_m0_wo0_cma0_c[18][2].ACLR
areset => u0_m0_wo0_cma0_c[17][0].ACLR
areset => u0_m0_wo0_cma0_c[17][1].ACLR
areset => u0_m0_wo0_cma0_c[17][2].ACLR
areset => u0_m0_wo0_cma0_c[16][0].ACLR
areset => u0_m0_wo0_cma0_c[16][1].ACLR
areset => u0_m0_wo0_cma0_c[16][2].ACLR
areset => u0_m0_wo0_cma0_c[15][0].ACLR
areset => u0_m0_wo0_cma0_c[15][1].ACLR
areset => u0_m0_wo0_cma0_c[15][2].ACLR
areset => u0_m0_wo0_cma0_c[14][0].ACLR
areset => u0_m0_wo0_cma0_c[14][1].ACLR
areset => u0_m0_wo0_cma0_c[14][2].ACLR
areset => u0_m0_wo0_cma0_c[13][0].ACLR
areset => u0_m0_wo0_cma0_c[13][1].ACLR
areset => u0_m0_wo0_cma0_c[13][2].ACLR
areset => u0_m0_wo0_cma0_c[12][0].ACLR
areset => u0_m0_wo0_cma0_c[12][1].ACLR
areset => u0_m0_wo0_cma0_c[12][2].ACLR
areset => u0_m0_wo0_cma0_c[11][0].ACLR
areset => u0_m0_wo0_cma0_c[11][1].ACLR
areset => u0_m0_wo0_cma0_c[11][2].ACLR
areset => u0_m0_wo0_cma0_c[10][0].ACLR
areset => u0_m0_wo0_cma0_c[10][1].ACLR
areset => u0_m0_wo0_cma0_c[10][2].ACLR
areset => u0_m0_wo0_cma0_c[9][0].ACLR
areset => u0_m0_wo0_cma0_c[9][1].ACLR
areset => u0_m0_wo0_cma0_c[9][2].ACLR
areset => u0_m0_wo0_cma0_c[8][0].ACLR
areset => u0_m0_wo0_cma0_c[8][1].ACLR
areset => u0_m0_wo0_cma0_c[8][2].ACLR
areset => u0_m0_wo0_cma0_c[7][0].ACLR
areset => u0_m0_wo0_cma0_c[7][1].ACLR
areset => u0_m0_wo0_cma0_c[7][2].ACLR
areset => u0_m0_wo0_cma0_c[6][0].ACLR
areset => u0_m0_wo0_cma0_c[6][1].ACLR
areset => u0_m0_wo0_cma0_c[6][2].ACLR
areset => u0_m0_wo0_cma0_c[5][0].ACLR
areset => u0_m0_wo0_cma0_c[5][1].ACLR
areset => u0_m0_wo0_cma0_c[5][2].ACLR
areset => u0_m0_wo0_cma0_c[4][0].ACLR
areset => u0_m0_wo0_cma0_c[4][1].ACLR
areset => u0_m0_wo0_cma0_c[4][2].ACLR
areset => u0_m0_wo0_cma0_c[3][0].ACLR
areset => u0_m0_wo0_cma0_c[3][1].ACLR
areset => u0_m0_wo0_cma0_c[3][2].ACLR
areset => u0_m0_wo0_cma0_c[2][0].ACLR
areset => u0_m0_wo0_cma0_c[2][1].ACLR
areset => u0_m0_wo0_cma0_c[2][2].ACLR
areset => u0_m0_wo0_cma0_c[1][0].ACLR
areset => u0_m0_wo0_cma0_c[1][1].ACLR
areset => u0_m0_wo0_cma0_c[1][2].ACLR
areset => u0_m0_wo0_cma0_c[0][0].ACLR
areset => u0_m0_wo0_cma0_c[0][1].ACLR
areset => u0_m0_wo0_cma0_c[0][2].ACLR
areset => u0_m0_wo0_cma0_a[31][0].ACLR
areset => u0_m0_wo0_cma0_a[31][1].ACLR
areset => u0_m0_wo0_cma0_a[31][2].ACLR
areset => u0_m0_wo0_cma0_a[31][3].ACLR
areset => u0_m0_wo0_cma0_a[31][4].ACLR
areset => u0_m0_wo0_cma0_a[31][5].ACLR
areset => u0_m0_wo0_cma0_a[31][6].ACLR
areset => u0_m0_wo0_cma0_a[31][7].ACLR
areset => u0_m0_wo0_cma0_a[31][8].ACLR
areset => u0_m0_wo0_cma0_a[31][9].ACLR
areset => u0_m0_wo0_cma0_a[31][10].ACLR
areset => u0_m0_wo0_cma0_a[31][11].ACLR
areset => u0_m0_wo0_cma0_a[31][12].ACLR
areset => u0_m0_wo0_cma0_a[31][13].ACLR
areset => u0_m0_wo0_cma0_a[30][0].ACLR
areset => u0_m0_wo0_cma0_a[30][1].ACLR
areset => u0_m0_wo0_cma0_a[30][2].ACLR
areset => u0_m0_wo0_cma0_a[30][3].ACLR
areset => u0_m0_wo0_cma0_a[30][4].ACLR
areset => u0_m0_wo0_cma0_a[30][5].ACLR
areset => u0_m0_wo0_cma0_a[30][6].ACLR
areset => u0_m0_wo0_cma0_a[30][7].ACLR
areset => u0_m0_wo0_cma0_a[30][8].ACLR
areset => u0_m0_wo0_cma0_a[30][9].ACLR
areset => u0_m0_wo0_cma0_a[30][10].ACLR
areset => u0_m0_wo0_cma0_a[30][11].ACLR
areset => u0_m0_wo0_cma0_a[30][12].ACLR
areset => u0_m0_wo0_cma0_a[30][13].ACLR
areset => u0_m0_wo0_cma0_a[29][0].ACLR
areset => u0_m0_wo0_cma0_a[29][1].ACLR
areset => u0_m0_wo0_cma0_a[29][2].ACLR
areset => u0_m0_wo0_cma0_a[29][3].ACLR
areset => u0_m0_wo0_cma0_a[29][4].ACLR
areset => u0_m0_wo0_cma0_a[29][5].ACLR
areset => u0_m0_wo0_cma0_a[29][6].ACLR
areset => u0_m0_wo0_cma0_a[29][7].ACLR
areset => u0_m0_wo0_cma0_a[29][8].ACLR
areset => u0_m0_wo0_cma0_a[29][9].ACLR
areset => u0_m0_wo0_cma0_a[29][10].ACLR
areset => u0_m0_wo0_cma0_a[29][11].ACLR
areset => u0_m0_wo0_cma0_a[29][12].ACLR
areset => u0_m0_wo0_cma0_a[29][13].ACLR
areset => u0_m0_wo0_cma0_a[28][0].ACLR
areset => u0_m0_wo0_cma0_a[28][1].ACLR
areset => u0_m0_wo0_cma0_a[28][2].ACLR
areset => u0_m0_wo0_cma0_a[28][3].ACLR
areset => u0_m0_wo0_cma0_a[28][4].ACLR
areset => u0_m0_wo0_cma0_a[28][5].ACLR
areset => u0_m0_wo0_cma0_a[28][6].ACLR
areset => u0_m0_wo0_cma0_a[28][7].ACLR
areset => u0_m0_wo0_cma0_a[28][8].ACLR
areset => u0_m0_wo0_cma0_a[28][9].ACLR
areset => u0_m0_wo0_cma0_a[28][10].ACLR
areset => u0_m0_wo0_cma0_a[28][11].ACLR
areset => u0_m0_wo0_cma0_a[28][12].ACLR
areset => u0_m0_wo0_cma0_a[28][13].ACLR
areset => u0_m0_wo0_cma0_a[27][0].ACLR
areset => u0_m0_wo0_cma0_a[27][1].ACLR
areset => u0_m0_wo0_cma0_a[27][2].ACLR
areset => u0_m0_wo0_cma0_a[27][3].ACLR
areset => u0_m0_wo0_cma0_a[27][4].ACLR
areset => u0_m0_wo0_cma0_a[27][5].ACLR
areset => u0_m0_wo0_cma0_a[27][6].ACLR
areset => u0_m0_wo0_cma0_a[27][7].ACLR
areset => u0_m0_wo0_cma0_a[27][8].ACLR
areset => u0_m0_wo0_cma0_a[27][9].ACLR
areset => u0_m0_wo0_cma0_a[27][10].ACLR
areset => u0_m0_wo0_cma0_a[27][11].ACLR
areset => u0_m0_wo0_cma0_a[27][12].ACLR
areset => u0_m0_wo0_cma0_a[27][13].ACLR
areset => u0_m0_wo0_cma0_a[26][0].ACLR
areset => u0_m0_wo0_cma0_a[26][1].ACLR
areset => u0_m0_wo0_cma0_a[26][2].ACLR
areset => u0_m0_wo0_cma0_a[26][3].ACLR
areset => u0_m0_wo0_cma0_a[26][4].ACLR
areset => u0_m0_wo0_cma0_a[26][5].ACLR
areset => u0_m0_wo0_cma0_a[26][6].ACLR
areset => u0_m0_wo0_cma0_a[26][7].ACLR
areset => u0_m0_wo0_cma0_a[26][8].ACLR
areset => u0_m0_wo0_cma0_a[26][9].ACLR
areset => u0_m0_wo0_cma0_a[26][10].ACLR
areset => u0_m0_wo0_cma0_a[26][11].ACLR
areset => u0_m0_wo0_cma0_a[26][12].ACLR
areset => u0_m0_wo0_cma0_a[26][13].ACLR
areset => u0_m0_wo0_cma0_a[25][0].ACLR
areset => u0_m0_wo0_cma0_a[25][1].ACLR
areset => u0_m0_wo0_cma0_a[25][2].ACLR
areset => u0_m0_wo0_cma0_a[25][3].ACLR
areset => u0_m0_wo0_cma0_a[25][4].ACLR
areset => u0_m0_wo0_cma0_a[25][5].ACLR
areset => u0_m0_wo0_cma0_a[25][6].ACLR
areset => u0_m0_wo0_cma0_a[25][7].ACLR
areset => u0_m0_wo0_cma0_a[25][8].ACLR
areset => u0_m0_wo0_cma0_a[25][9].ACLR
areset => u0_m0_wo0_cma0_a[25][10].ACLR
areset => u0_m0_wo0_cma0_a[25][11].ACLR
areset => u0_m0_wo0_cma0_a[25][12].ACLR
areset => u0_m0_wo0_cma0_a[25][13].ACLR
areset => u0_m0_wo0_cma0_a[24][0].ACLR
areset => u0_m0_wo0_cma0_a[24][1].ACLR
areset => u0_m0_wo0_cma0_a[24][2].ACLR
areset => u0_m0_wo0_cma0_a[24][3].ACLR
areset => u0_m0_wo0_cma0_a[24][4].ACLR
areset => u0_m0_wo0_cma0_a[24][5].ACLR
areset => u0_m0_wo0_cma0_a[24][6].ACLR
areset => u0_m0_wo0_cma0_a[24][7].ACLR
areset => u0_m0_wo0_cma0_a[24][8].ACLR
areset => u0_m0_wo0_cma0_a[24][9].ACLR
areset => u0_m0_wo0_cma0_a[24][10].ACLR
areset => u0_m0_wo0_cma0_a[24][11].ACLR
areset => u0_m0_wo0_cma0_a[24][12].ACLR
areset => u0_m0_wo0_cma0_a[24][13].ACLR
areset => u0_m0_wo0_cma0_a[23][0].ACLR
areset => u0_m0_wo0_cma0_a[23][1].ACLR
areset => u0_m0_wo0_cma0_a[23][2].ACLR
areset => u0_m0_wo0_cma0_a[23][3].ACLR
areset => u0_m0_wo0_cma0_a[23][4].ACLR
areset => u0_m0_wo0_cma0_a[23][5].ACLR
areset => u0_m0_wo0_cma0_a[23][6].ACLR
areset => u0_m0_wo0_cma0_a[23][7].ACLR
areset => u0_m0_wo0_cma0_a[23][8].ACLR
areset => u0_m0_wo0_cma0_a[23][9].ACLR
areset => u0_m0_wo0_cma0_a[23][10].ACLR
areset => u0_m0_wo0_cma0_a[23][11].ACLR
areset => u0_m0_wo0_cma0_a[23][12].ACLR
areset => u0_m0_wo0_cma0_a[23][13].ACLR
areset => u0_m0_wo0_cma0_a[22][0].ACLR
areset => u0_m0_wo0_cma0_a[22][1].ACLR
areset => u0_m0_wo0_cma0_a[22][2].ACLR
areset => u0_m0_wo0_cma0_a[22][3].ACLR
areset => u0_m0_wo0_cma0_a[22][4].ACLR
areset => u0_m0_wo0_cma0_a[22][5].ACLR
areset => u0_m0_wo0_cma0_a[22][6].ACLR
areset => u0_m0_wo0_cma0_a[22][7].ACLR
areset => u0_m0_wo0_cma0_a[22][8].ACLR
areset => u0_m0_wo0_cma0_a[22][9].ACLR
areset => u0_m0_wo0_cma0_a[22][10].ACLR
areset => u0_m0_wo0_cma0_a[22][11].ACLR
areset => u0_m0_wo0_cma0_a[22][12].ACLR
areset => u0_m0_wo0_cma0_a[22][13].ACLR
areset => u0_m0_wo0_cma0_a[21][0].ACLR
areset => u0_m0_wo0_cma0_a[21][1].ACLR
areset => u0_m0_wo0_cma0_a[21][2].ACLR
areset => u0_m0_wo0_cma0_a[21][3].ACLR
areset => u0_m0_wo0_cma0_a[21][4].ACLR
areset => u0_m0_wo0_cma0_a[21][5].ACLR
areset => u0_m0_wo0_cma0_a[21][6].ACLR
areset => u0_m0_wo0_cma0_a[21][7].ACLR
areset => u0_m0_wo0_cma0_a[21][8].ACLR
areset => u0_m0_wo0_cma0_a[21][9].ACLR
areset => u0_m0_wo0_cma0_a[21][10].ACLR
areset => u0_m0_wo0_cma0_a[21][11].ACLR
areset => u0_m0_wo0_cma0_a[21][12].ACLR
areset => u0_m0_wo0_cma0_a[21][13].ACLR
areset => u0_m0_wo0_cma0_a[20][0].ACLR
areset => u0_m0_wo0_cma0_a[20][1].ACLR
areset => u0_m0_wo0_cma0_a[20][2].ACLR
areset => u0_m0_wo0_cma0_a[20][3].ACLR
areset => u0_m0_wo0_cma0_a[20][4].ACLR
areset => u0_m0_wo0_cma0_a[20][5].ACLR
areset => u0_m0_wo0_cma0_a[20][6].ACLR
areset => u0_m0_wo0_cma0_a[20][7].ACLR
areset => u0_m0_wo0_cma0_a[20][8].ACLR
areset => u0_m0_wo0_cma0_a[20][9].ACLR
areset => u0_m0_wo0_cma0_a[20][10].ACLR
areset => u0_m0_wo0_cma0_a[20][11].ACLR
areset => u0_m0_wo0_cma0_a[20][12].ACLR
areset => u0_m0_wo0_cma0_a[20][13].ACLR
areset => u0_m0_wo0_cma0_a[19][0].ACLR
areset => u0_m0_wo0_cma0_a[19][1].ACLR
areset => u0_m0_wo0_cma0_a[19][2].ACLR
areset => u0_m0_wo0_cma0_a[19][3].ACLR
areset => u0_m0_wo0_cma0_a[19][4].ACLR
areset => u0_m0_wo0_cma0_a[19][5].ACLR
areset => u0_m0_wo0_cma0_a[19][6].ACLR
areset => u0_m0_wo0_cma0_a[19][7].ACLR
areset => u0_m0_wo0_cma0_a[19][8].ACLR
areset => u0_m0_wo0_cma0_a[19][9].ACLR
areset => u0_m0_wo0_cma0_a[19][10].ACLR
areset => u0_m0_wo0_cma0_a[19][11].ACLR
areset => u0_m0_wo0_cma0_a[19][12].ACLR
areset => u0_m0_wo0_cma0_a[19][13].ACLR
areset => u0_m0_wo0_cma0_a[18][0].ACLR
areset => u0_m0_wo0_cma0_a[18][1].ACLR
areset => u0_m0_wo0_cma0_a[18][2].ACLR
areset => u0_m0_wo0_cma0_a[18][3].ACLR
areset => u0_m0_wo0_cma0_a[18][4].ACLR
areset => u0_m0_wo0_cma0_a[18][5].ACLR
areset => u0_m0_wo0_cma0_a[18][6].ACLR
areset => u0_m0_wo0_cma0_a[18][7].ACLR
areset => u0_m0_wo0_cma0_a[18][8].ACLR
areset => u0_m0_wo0_cma0_a[18][9].ACLR
areset => u0_m0_wo0_cma0_a[18][10].ACLR
areset => u0_m0_wo0_cma0_a[18][11].ACLR
areset => u0_m0_wo0_cma0_a[18][12].ACLR
areset => u0_m0_wo0_cma0_a[18][13].ACLR
areset => u0_m0_wo0_cma0_a[17][0].ACLR
areset => u0_m0_wo0_cma0_a[17][1].ACLR
areset => u0_m0_wo0_cma0_a[17][2].ACLR
areset => u0_m0_wo0_cma0_a[17][3].ACLR
areset => u0_m0_wo0_cma0_a[17][4].ACLR
areset => u0_m0_wo0_cma0_a[17][5].ACLR
areset => u0_m0_wo0_cma0_a[17][6].ACLR
areset => u0_m0_wo0_cma0_a[17][7].ACLR
areset => u0_m0_wo0_cma0_a[17][8].ACLR
areset => u0_m0_wo0_cma0_a[17][9].ACLR
areset => u0_m0_wo0_cma0_a[17][10].ACLR
areset => u0_m0_wo0_cma0_a[17][11].ACLR
areset => u0_m0_wo0_cma0_a[17][12].ACLR
areset => u0_m0_wo0_cma0_a[17][13].ACLR
areset => u0_m0_wo0_cma0_a[16][0].ACLR
areset => u0_m0_wo0_cma0_a[16][1].ACLR
areset => u0_m0_wo0_cma0_a[16][2].ACLR
areset => u0_m0_wo0_cma0_a[16][3].ACLR
areset => u0_m0_wo0_cma0_a[16][4].ACLR
areset => u0_m0_wo0_cma0_a[16][5].ACLR
areset => u0_m0_wo0_cma0_a[16][6].ACLR
areset => u0_m0_wo0_cma0_a[16][7].ACLR
areset => u0_m0_wo0_cma0_a[16][8].ACLR
areset => u0_m0_wo0_cma0_a[16][9].ACLR
areset => u0_m0_wo0_cma0_a[16][10].ACLR
areset => u0_m0_wo0_cma0_a[16][11].ACLR
areset => u0_m0_wo0_cma0_a[16][12].ACLR
areset => u0_m0_wo0_cma0_a[16][13].ACLR
areset => u0_m0_wo0_cma0_a[15][0].ACLR
areset => u0_m0_wo0_cma0_a[15][1].ACLR
areset => u0_m0_wo0_cma0_a[15][2].ACLR
areset => u0_m0_wo0_cma0_a[15][3].ACLR
areset => u0_m0_wo0_cma0_a[15][4].ACLR
areset => u0_m0_wo0_cma0_a[15][5].ACLR
areset => u0_m0_wo0_cma0_a[15][6].ACLR
areset => u0_m0_wo0_cma0_a[15][7].ACLR
areset => u0_m0_wo0_cma0_a[15][8].ACLR
areset => u0_m0_wo0_cma0_a[15][9].ACLR
areset => u0_m0_wo0_cma0_a[15][10].ACLR
areset => u0_m0_wo0_cma0_a[15][11].ACLR
areset => u0_m0_wo0_cma0_a[15][12].ACLR
areset => u0_m0_wo0_cma0_a[15][13].ACLR
areset => u0_m0_wo0_cma0_a[14][0].ACLR
areset => u0_m0_wo0_cma0_a[14][1].ACLR
areset => u0_m0_wo0_cma0_a[14][2].ACLR
areset => u0_m0_wo0_cma0_a[14][3].ACLR
areset => u0_m0_wo0_cma0_a[14][4].ACLR
areset => u0_m0_wo0_cma0_a[14][5].ACLR
areset => u0_m0_wo0_cma0_a[14][6].ACLR
areset => u0_m0_wo0_cma0_a[14][7].ACLR
areset => u0_m0_wo0_cma0_a[14][8].ACLR
areset => u0_m0_wo0_cma0_a[14][9].ACLR
areset => u0_m0_wo0_cma0_a[14][10].ACLR
areset => u0_m0_wo0_cma0_a[14][11].ACLR
areset => u0_m0_wo0_cma0_a[14][12].ACLR
areset => u0_m0_wo0_cma0_a[14][13].ACLR
areset => u0_m0_wo0_cma0_a[13][0].ACLR
areset => u0_m0_wo0_cma0_a[13][1].ACLR
areset => u0_m0_wo0_cma0_a[13][2].ACLR
areset => u0_m0_wo0_cma0_a[13][3].ACLR
areset => u0_m0_wo0_cma0_a[13][4].ACLR
areset => u0_m0_wo0_cma0_a[13][5].ACLR
areset => u0_m0_wo0_cma0_a[13][6].ACLR
areset => u0_m0_wo0_cma0_a[13][7].ACLR
areset => u0_m0_wo0_cma0_a[13][8].ACLR
areset => u0_m0_wo0_cma0_a[13][9].ACLR
areset => u0_m0_wo0_cma0_a[13][10].ACLR
areset => u0_m0_wo0_cma0_a[13][11].ACLR
areset => u0_m0_wo0_cma0_a[13][12].ACLR
areset => u0_m0_wo0_cma0_a[13][13].ACLR
areset => u0_m0_wo0_cma0_a[12][0].ACLR
areset => u0_m0_wo0_cma0_a[12][1].ACLR
areset => u0_m0_wo0_cma0_a[12][2].ACLR
areset => u0_m0_wo0_cma0_a[12][3].ACLR
areset => u0_m0_wo0_cma0_a[12][4].ACLR
areset => u0_m0_wo0_cma0_a[12][5].ACLR
areset => u0_m0_wo0_cma0_a[12][6].ACLR
areset => u0_m0_wo0_cma0_a[12][7].ACLR
areset => u0_m0_wo0_cma0_a[12][8].ACLR
areset => u0_m0_wo0_cma0_a[12][9].ACLR
areset => u0_m0_wo0_cma0_a[12][10].ACLR
areset => u0_m0_wo0_cma0_a[12][11].ACLR
areset => u0_m0_wo0_cma0_a[12][12].ACLR
areset => u0_m0_wo0_cma0_a[12][13].ACLR
areset => u0_m0_wo0_cma0_a[11][0].ACLR
areset => u0_m0_wo0_cma0_a[11][1].ACLR
areset => u0_m0_wo0_cma0_a[11][2].ACLR
areset => u0_m0_wo0_cma0_a[11][3].ACLR
areset => u0_m0_wo0_cma0_a[11][4].ACLR
areset => u0_m0_wo0_cma0_a[11][5].ACLR
areset => u0_m0_wo0_cma0_a[11][6].ACLR
areset => u0_m0_wo0_cma0_a[11][7].ACLR
areset => u0_m0_wo0_cma0_a[11][8].ACLR
areset => u0_m0_wo0_cma0_a[11][9].ACLR
areset => u0_m0_wo0_cma0_a[11][10].ACLR
areset => u0_m0_wo0_cma0_a[11][11].ACLR
areset => u0_m0_wo0_cma0_a[11][12].ACLR
areset => u0_m0_wo0_cma0_a[11][13].ACLR
areset => u0_m0_wo0_cma0_a[10][0].ACLR
areset => u0_m0_wo0_cma0_a[10][1].ACLR
areset => u0_m0_wo0_cma0_a[10][2].ACLR
areset => u0_m0_wo0_cma0_a[10][3].ACLR
areset => u0_m0_wo0_cma0_a[10][4].ACLR
areset => u0_m0_wo0_cma0_a[10][5].ACLR
areset => u0_m0_wo0_cma0_a[10][6].ACLR
areset => u0_m0_wo0_cma0_a[10][7].ACLR
areset => u0_m0_wo0_cma0_a[10][8].ACLR
areset => u0_m0_wo0_cma0_a[10][9].ACLR
areset => u0_m0_wo0_cma0_a[10][10].ACLR
areset => u0_m0_wo0_cma0_a[10][11].ACLR
areset => u0_m0_wo0_cma0_a[10][12].ACLR
areset => u0_m0_wo0_cma0_a[10][13].ACLR
areset => u0_m0_wo0_cma0_a[9][0].ACLR
areset => u0_m0_wo0_cma0_a[9][1].ACLR
areset => u0_m0_wo0_cma0_a[9][2].ACLR
areset => u0_m0_wo0_cma0_a[9][3].ACLR
areset => u0_m0_wo0_cma0_a[9][4].ACLR
areset => u0_m0_wo0_cma0_a[9][5].ACLR
areset => u0_m0_wo0_cma0_a[9][6].ACLR
areset => u0_m0_wo0_cma0_a[9][7].ACLR
areset => u0_m0_wo0_cma0_a[9][8].ACLR
areset => u0_m0_wo0_cma0_a[9][9].ACLR
areset => u0_m0_wo0_cma0_a[9][10].ACLR
areset => u0_m0_wo0_cma0_a[9][11].ACLR
areset => u0_m0_wo0_cma0_a[9][12].ACLR
areset => u0_m0_wo0_cma0_a[9][13].ACLR
areset => u0_m0_wo0_cma0_a[8][0].ACLR
areset => u0_m0_wo0_cma0_a[8][1].ACLR
areset => u0_m0_wo0_cma0_a[8][2].ACLR
areset => u0_m0_wo0_cma0_a[8][3].ACLR
areset => u0_m0_wo0_cma0_a[8][4].ACLR
areset => u0_m0_wo0_cma0_a[8][5].ACLR
areset => u0_m0_wo0_cma0_a[8][6].ACLR
areset => u0_m0_wo0_cma0_a[8][7].ACLR
areset => u0_m0_wo0_cma0_a[8][8].ACLR
areset => u0_m0_wo0_cma0_a[8][9].ACLR
areset => u0_m0_wo0_cma0_a[8][10].ACLR
areset => u0_m0_wo0_cma0_a[8][11].ACLR
areset => u0_m0_wo0_cma0_a[8][12].ACLR
areset => u0_m0_wo0_cma0_a[8][13].ACLR
areset => u0_m0_wo0_cma0_a[7][0].ACLR
areset => u0_m0_wo0_cma0_a[7][1].ACLR
areset => u0_m0_wo0_cma0_a[7][2].ACLR
areset => u0_m0_wo0_cma0_a[7][3].ACLR
areset => u0_m0_wo0_cma0_a[7][4].ACLR
areset => u0_m0_wo0_cma0_a[7][5].ACLR
areset => u0_m0_wo0_cma0_a[7][6].ACLR
areset => u0_m0_wo0_cma0_a[7][7].ACLR
areset => u0_m0_wo0_cma0_a[7][8].ACLR
areset => u0_m0_wo0_cma0_a[7][9].ACLR
areset => u0_m0_wo0_cma0_a[7][10].ACLR
areset => u0_m0_wo0_cma0_a[7][11].ACLR
areset => u0_m0_wo0_cma0_a[7][12].ACLR
areset => u0_m0_wo0_cma0_a[7][13].ACLR
areset => u0_m0_wo0_cma0_a[6][0].ACLR
areset => u0_m0_wo0_cma0_a[6][1].ACLR
areset => u0_m0_wo0_cma0_a[6][2].ACLR
areset => u0_m0_wo0_cma0_a[6][3].ACLR
areset => u0_m0_wo0_cma0_a[6][4].ACLR
areset => u0_m0_wo0_cma0_a[6][5].ACLR
areset => u0_m0_wo0_cma0_a[6][6].ACLR
areset => u0_m0_wo0_cma0_a[6][7].ACLR
areset => u0_m0_wo0_cma0_a[6][8].ACLR
areset => u0_m0_wo0_cma0_a[6][9].ACLR
areset => u0_m0_wo0_cma0_a[6][10].ACLR
areset => u0_m0_wo0_cma0_a[6][11].ACLR
areset => u0_m0_wo0_cma0_a[6][12].ACLR
areset => u0_m0_wo0_cma0_a[6][13].ACLR
areset => u0_m0_wo0_cma0_a[5][0].ACLR
areset => u0_m0_wo0_cma0_a[5][1].ACLR
areset => u0_m0_wo0_cma0_a[5][2].ACLR
areset => u0_m0_wo0_cma0_a[5][3].ACLR
areset => u0_m0_wo0_cma0_a[5][4].ACLR
areset => u0_m0_wo0_cma0_a[5][5].ACLR
areset => u0_m0_wo0_cma0_a[5][6].ACLR
areset => u0_m0_wo0_cma0_a[5][7].ACLR
areset => u0_m0_wo0_cma0_a[5][8].ACLR
areset => u0_m0_wo0_cma0_a[5][9].ACLR
areset => u0_m0_wo0_cma0_a[5][10].ACLR
areset => u0_m0_wo0_cma0_a[5][11].ACLR
areset => u0_m0_wo0_cma0_a[5][12].ACLR
areset => u0_m0_wo0_cma0_a[5][13].ACLR
areset => u0_m0_wo0_cma0_a[4][0].ACLR
areset => u0_m0_wo0_cma0_a[4][1].ACLR
areset => u0_m0_wo0_cma0_a[4][2].ACLR
areset => u0_m0_wo0_cma0_a[4][3].ACLR
areset => u0_m0_wo0_cma0_a[4][4].ACLR
areset => u0_m0_wo0_cma0_a[4][5].ACLR
areset => u0_m0_wo0_cma0_a[4][6].ACLR
areset => u0_m0_wo0_cma0_a[4][7].ACLR
areset => u0_m0_wo0_cma0_a[4][8].ACLR
areset => u0_m0_wo0_cma0_a[4][9].ACLR
areset => u0_m0_wo0_cma0_a[4][10].ACLR
areset => u0_m0_wo0_cma0_a[4][11].ACLR
areset => u0_m0_wo0_cma0_a[4][12].ACLR
areset => u0_m0_wo0_cma0_a[4][13].ACLR
areset => u0_m0_wo0_cma0_a[3][0].ACLR
areset => u0_m0_wo0_cma0_a[3][1].ACLR
areset => u0_m0_wo0_cma0_a[3][2].ACLR
areset => u0_m0_wo0_cma0_a[3][3].ACLR
areset => u0_m0_wo0_cma0_a[3][4].ACLR
areset => u0_m0_wo0_cma0_a[3][5].ACLR
areset => u0_m0_wo0_cma0_a[3][6].ACLR
areset => u0_m0_wo0_cma0_a[3][7].ACLR
areset => u0_m0_wo0_cma0_a[3][8].ACLR
areset => u0_m0_wo0_cma0_a[3][9].ACLR
areset => u0_m0_wo0_cma0_a[3][10].ACLR
areset => u0_m0_wo0_cma0_a[3][11].ACLR
areset => u0_m0_wo0_cma0_a[3][12].ACLR
areset => u0_m0_wo0_cma0_a[3][13].ACLR
areset => u0_m0_wo0_cma0_a[2][0].ACLR
areset => u0_m0_wo0_cma0_a[2][1].ACLR
areset => u0_m0_wo0_cma0_a[2][2].ACLR
areset => u0_m0_wo0_cma0_a[2][3].ACLR
areset => u0_m0_wo0_cma0_a[2][4].ACLR
areset => u0_m0_wo0_cma0_a[2][5].ACLR
areset => u0_m0_wo0_cma0_a[2][6].ACLR
areset => u0_m0_wo0_cma0_a[2][7].ACLR
areset => u0_m0_wo0_cma0_a[2][8].ACLR
areset => u0_m0_wo0_cma0_a[2][9].ACLR
areset => u0_m0_wo0_cma0_a[2][10].ACLR
areset => u0_m0_wo0_cma0_a[2][11].ACLR
areset => u0_m0_wo0_cma0_a[2][12].ACLR
areset => u0_m0_wo0_cma0_a[2][13].ACLR
areset => u0_m0_wo0_cma0_a[1][0].ACLR
areset => u0_m0_wo0_cma0_a[1][1].ACLR
areset => u0_m0_wo0_cma0_a[1][2].ACLR
areset => u0_m0_wo0_cma0_a[1][3].ACLR
areset => u0_m0_wo0_cma0_a[1][4].ACLR
areset => u0_m0_wo0_cma0_a[1][5].ACLR
areset => u0_m0_wo0_cma0_a[1][6].ACLR
areset => u0_m0_wo0_cma0_a[1][7].ACLR
areset => u0_m0_wo0_cma0_a[1][8].ACLR
areset => u0_m0_wo0_cma0_a[1][9].ACLR
areset => u0_m0_wo0_cma0_a[1][10].ACLR
areset => u0_m0_wo0_cma0_a[1][11].ACLR
areset => u0_m0_wo0_cma0_a[1][12].ACLR
areset => u0_m0_wo0_cma0_a[1][13].ACLR
areset => u0_m0_wo0_cma0_a[0][0].ACLR
areset => u0_m0_wo0_cma0_a[0][1].ACLR
areset => u0_m0_wo0_cma0_a[0][2].ACLR
areset => u0_m0_wo0_cma0_a[0][3].ACLR
areset => u0_m0_wo0_cma0_a[0][4].ACLR
areset => u0_m0_wo0_cma0_a[0][5].ACLR
areset => u0_m0_wo0_cma0_a[0][6].ACLR
areset => u0_m0_wo0_cma0_a[0][7].ACLR
areset => u0_m0_wo0_cma0_a[0][8].ACLR
areset => u0_m0_wo0_cma0_a[0][9].ACLR
areset => u0_m0_wo0_cma0_a[0][10].ACLR
areset => u0_m0_wo0_cma0_a[0][11].ACLR
areset => u0_m0_wo0_cma0_a[0][12].ACLR
areset => u0_m0_wo0_cma0_a[0][13].ACLR
areset => u0_m0_wo0_cma1_s[5][0].ACLR
areset => u0_m0_wo0_cma1_s[5][1].ACLR
areset => u0_m0_wo0_cma1_s[5][2].ACLR
areset => u0_m0_wo0_cma1_s[5][3].ACLR
areset => u0_m0_wo0_cma1_s[5][4].ACLR
areset => u0_m0_wo0_cma1_s[5][5].ACLR
areset => u0_m0_wo0_cma1_s[5][6].ACLR
areset => u0_m0_wo0_cma1_s[5][7].ACLR
areset => u0_m0_wo0_cma1_s[5][8].ACLR
areset => u0_m0_wo0_cma1_s[5][9].ACLR
areset => u0_m0_wo0_cma1_s[5][10].ACLR
areset => u0_m0_wo0_cma1_s[5][11].ACLR
areset => u0_m0_wo0_cma1_s[5][12].ACLR
areset => u0_m0_wo0_cma1_s[5][13].ACLR
areset => u0_m0_wo0_cma1_s[5][14].ACLR
areset => u0_m0_wo0_cma1_s[5][15].ACLR
areset => u0_m0_wo0_cma1_s[5][16].ACLR
areset => u0_m0_wo0_cma1_s[5][17].ACLR
areset => u0_m0_wo0_cma1_s[5][18].ACLR
areset => u0_m0_wo0_cma1_s[5][19].ACLR
areset => u0_m0_wo0_cma1_s[5][20].ACLR
areset => u0_m0_wo0_cma1_s[5][21].ACLR
areset => u0_m0_wo0_cma1_s[5][22].ACLR
areset => u0_m0_wo0_cma1_s[5][23].ACLR
areset => u0_m0_wo0_cma1_s[5][24].ACLR
areset => u0_m0_wo0_cma1_s[5][25].ACLR
areset => u0_m0_wo0_cma1_s[5][26].ACLR
areset => u0_m0_wo0_cma1_s[5][27].ACLR
areset => u0_m0_wo0_cma1_s[5][28].ACLR
areset => u0_m0_wo0_cma1_s[5][29].ACLR
areset => u0_m0_wo0_cma1_s[5][30].ACLR
areset => u0_m0_wo0_cma1_s[4][0].ACLR
areset => u0_m0_wo0_cma1_s[4][1].ACLR
areset => u0_m0_wo0_cma1_s[4][2].ACLR
areset => u0_m0_wo0_cma1_s[4][3].ACLR
areset => u0_m0_wo0_cma1_s[4][4].ACLR
areset => u0_m0_wo0_cma1_s[4][5].ACLR
areset => u0_m0_wo0_cma1_s[4][6].ACLR
areset => u0_m0_wo0_cma1_s[4][7].ACLR
areset => u0_m0_wo0_cma1_s[4][8].ACLR
areset => u0_m0_wo0_cma1_s[4][9].ACLR
areset => u0_m0_wo0_cma1_s[4][10].ACLR
areset => u0_m0_wo0_cma1_s[4][11].ACLR
areset => u0_m0_wo0_cma1_s[4][12].ACLR
areset => u0_m0_wo0_cma1_s[4][13].ACLR
areset => u0_m0_wo0_cma1_s[4][14].ACLR
areset => u0_m0_wo0_cma1_s[4][15].ACLR
areset => u0_m0_wo0_cma1_s[4][16].ACLR
areset => u0_m0_wo0_cma1_s[4][17].ACLR
areset => u0_m0_wo0_cma1_s[4][18].ACLR
areset => u0_m0_wo0_cma1_s[4][19].ACLR
areset => u0_m0_wo0_cma1_s[4][20].ACLR
areset => u0_m0_wo0_cma1_s[4][21].ACLR
areset => u0_m0_wo0_cma1_s[4][22].ACLR
areset => u0_m0_wo0_cma1_s[4][23].ACLR
areset => u0_m0_wo0_cma1_s[4][24].ACLR
areset => u0_m0_wo0_cma1_s[4][25].ACLR
areset => u0_m0_wo0_cma1_s[4][26].ACLR
areset => u0_m0_wo0_cma1_s[4][27].ACLR
areset => u0_m0_wo0_cma1_s[4][28].ACLR
areset => u0_m0_wo0_cma1_s[4][29].ACLR
areset => u0_m0_wo0_cma1_s[4][30].ACLR
areset => u0_m0_wo0_cma1_s[3][0].ACLR
areset => u0_m0_wo0_cma1_s[3][1].ACLR
areset => u0_m0_wo0_cma1_s[3][2].ACLR
areset => u0_m0_wo0_cma1_s[3][3].ACLR
areset => u0_m0_wo0_cma1_s[3][4].ACLR
areset => u0_m0_wo0_cma1_s[3][5].ACLR
areset => u0_m0_wo0_cma1_s[3][6].ACLR
areset => u0_m0_wo0_cma1_s[3][7].ACLR
areset => u0_m0_wo0_cma1_s[3][8].ACLR
areset => u0_m0_wo0_cma1_s[3][9].ACLR
areset => u0_m0_wo0_cma1_s[3][10].ACLR
areset => u0_m0_wo0_cma1_s[3][11].ACLR
areset => u0_m0_wo0_cma1_s[3][12].ACLR
areset => u0_m0_wo0_cma1_s[3][13].ACLR
areset => u0_m0_wo0_cma1_s[3][14].ACLR
areset => u0_m0_wo0_cma1_s[3][15].ACLR
areset => u0_m0_wo0_cma1_s[3][16].ACLR
areset => u0_m0_wo0_cma1_s[3][17].ACLR
areset => u0_m0_wo0_cma1_s[3][18].ACLR
areset => u0_m0_wo0_cma1_s[3][19].ACLR
areset => u0_m0_wo0_cma1_s[3][20].ACLR
areset => u0_m0_wo0_cma1_s[3][21].ACLR
areset => u0_m0_wo0_cma1_s[3][22].ACLR
areset => u0_m0_wo0_cma1_s[3][23].ACLR
areset => u0_m0_wo0_cma1_s[3][24].ACLR
areset => u0_m0_wo0_cma1_s[3][25].ACLR
areset => u0_m0_wo0_cma1_s[3][26].ACLR
areset => u0_m0_wo0_cma1_s[3][27].ACLR
areset => u0_m0_wo0_cma1_s[3][28].ACLR
areset => u0_m0_wo0_cma1_s[3][29].ACLR
areset => u0_m0_wo0_cma1_s[3][30].ACLR
areset => u0_m0_wo0_cma1_s[2][0].ACLR
areset => u0_m0_wo0_cma1_s[2][1].ACLR
areset => u0_m0_wo0_cma1_s[2][2].ACLR
areset => u0_m0_wo0_cma1_s[2][3].ACLR
areset => u0_m0_wo0_cma1_s[2][4].ACLR
areset => u0_m0_wo0_cma1_s[2][5].ACLR
areset => u0_m0_wo0_cma1_s[2][6].ACLR
areset => u0_m0_wo0_cma1_s[2][7].ACLR
areset => u0_m0_wo0_cma1_s[2][8].ACLR
areset => u0_m0_wo0_cma1_s[2][9].ACLR
areset => u0_m0_wo0_cma1_s[2][10].ACLR
areset => u0_m0_wo0_cma1_s[2][11].ACLR
areset => u0_m0_wo0_cma1_s[2][12].ACLR
areset => u0_m0_wo0_cma1_s[2][13].ACLR
areset => u0_m0_wo0_cma1_s[2][14].ACLR
areset => u0_m0_wo0_cma1_s[2][15].ACLR
areset => u0_m0_wo0_cma1_s[2][16].ACLR
areset => u0_m0_wo0_cma1_s[2][17].ACLR
areset => u0_m0_wo0_cma1_s[2][18].ACLR
areset => u0_m0_wo0_cma1_s[2][19].ACLR
areset => u0_m0_wo0_cma1_s[2][20].ACLR
areset => u0_m0_wo0_cma1_s[2][21].ACLR
areset => u0_m0_wo0_cma1_s[2][22].ACLR
areset => u0_m0_wo0_cma1_s[2][23].ACLR
areset => u0_m0_wo0_cma1_s[2][24].ACLR
areset => u0_m0_wo0_cma1_s[2][25].ACLR
areset => u0_m0_wo0_cma1_s[2][26].ACLR
areset => u0_m0_wo0_cma1_s[2][27].ACLR
areset => u0_m0_wo0_cma1_s[2][28].ACLR
areset => u0_m0_wo0_cma1_s[2][29].ACLR
areset => u0_m0_wo0_cma1_s[2][30].ACLR
areset => u0_m0_wo0_cma1_s[1][0].ACLR
areset => u0_m0_wo0_cma1_s[1][1].ACLR
areset => u0_m0_wo0_cma1_s[1][2].ACLR
areset => u0_m0_wo0_cma1_s[1][3].ACLR
areset => u0_m0_wo0_cma1_s[1][4].ACLR
areset => u0_m0_wo0_cma1_s[1][5].ACLR
areset => u0_m0_wo0_cma1_s[1][6].ACLR
areset => u0_m0_wo0_cma1_s[1][7].ACLR
areset => u0_m0_wo0_cma1_s[1][8].ACLR
areset => u0_m0_wo0_cma1_s[1][9].ACLR
areset => u0_m0_wo0_cma1_s[1][10].ACLR
areset => u0_m0_wo0_cma1_s[1][11].ACLR
areset => u0_m0_wo0_cma1_s[1][12].ACLR
areset => u0_m0_wo0_cma1_s[1][13].ACLR
areset => u0_m0_wo0_cma1_s[1][14].ACLR
areset => u0_m0_wo0_cma1_s[1][15].ACLR
areset => u0_m0_wo0_cma1_s[1][16].ACLR
areset => u0_m0_wo0_cma1_s[1][17].ACLR
areset => u0_m0_wo0_cma1_s[1][18].ACLR
areset => u0_m0_wo0_cma1_s[1][19].ACLR
areset => u0_m0_wo0_cma1_s[1][20].ACLR
areset => u0_m0_wo0_cma1_s[1][21].ACLR
areset => u0_m0_wo0_cma1_s[1][22].ACLR
areset => u0_m0_wo0_cma1_s[1][23].ACLR
areset => u0_m0_wo0_cma1_s[1][24].ACLR
areset => u0_m0_wo0_cma1_s[1][25].ACLR
areset => u0_m0_wo0_cma1_s[1][26].ACLR
areset => u0_m0_wo0_cma1_s[1][27].ACLR
areset => u0_m0_wo0_cma1_s[1][28].ACLR
areset => u0_m0_wo0_cma1_s[1][29].ACLR
areset => u0_m0_wo0_cma1_s[1][30].ACLR
areset => u0_m0_wo0_cma1_s[0][0].ACLR
areset => u0_m0_wo0_cma1_s[0][1].ACLR
areset => u0_m0_wo0_cma1_s[0][2].ACLR
areset => u0_m0_wo0_cma1_s[0][3].ACLR
areset => u0_m0_wo0_cma1_s[0][4].ACLR
areset => u0_m0_wo0_cma1_s[0][5].ACLR
areset => u0_m0_wo0_cma1_s[0][6].ACLR
areset => u0_m0_wo0_cma1_s[0][7].ACLR
areset => u0_m0_wo0_cma1_s[0][8].ACLR
areset => u0_m0_wo0_cma1_s[0][9].ACLR
areset => u0_m0_wo0_cma1_s[0][10].ACLR
areset => u0_m0_wo0_cma1_s[0][11].ACLR
areset => u0_m0_wo0_cma1_s[0][12].ACLR
areset => u0_m0_wo0_cma1_s[0][13].ACLR
areset => u0_m0_wo0_cma1_s[0][14].ACLR
areset => u0_m0_wo0_cma1_s[0][15].ACLR
areset => u0_m0_wo0_cma1_s[0][16].ACLR
areset => u0_m0_wo0_cma1_s[0][17].ACLR
areset => u0_m0_wo0_cma1_s[0][18].ACLR
areset => u0_m0_wo0_cma1_s[0][19].ACLR
areset => u0_m0_wo0_cma1_s[0][20].ACLR
areset => u0_m0_wo0_cma1_s[0][21].ACLR
areset => u0_m0_wo0_cma1_s[0][22].ACLR
areset => u0_m0_wo0_cma1_s[0][23].ACLR
areset => u0_m0_wo0_cma1_s[0][24].ACLR
areset => u0_m0_wo0_cma1_s[0][25].ACLR
areset => u0_m0_wo0_cma1_s[0][26].ACLR
areset => u0_m0_wo0_cma1_s[0][27].ACLR
areset => u0_m0_wo0_cma1_s[0][28].ACLR
areset => u0_m0_wo0_cma1_s[0][29].ACLR
areset => u0_m0_wo0_cma1_s[0][30].ACLR
areset => u0_m0_wo0_cma1_c[5][0].ACLR
areset => u0_m0_wo0_cma1_c[5][1].ACLR
areset => u0_m0_wo0_cma1_c[5][2].ACLR
areset => u0_m0_wo0_cma1_c[4][0].ACLR
areset => u0_m0_wo0_cma1_c[4][1].ACLR
areset => u0_m0_wo0_cma1_c[4][2].ACLR
areset => u0_m0_wo0_cma1_c[3][0].ACLR
areset => u0_m0_wo0_cma1_c[3][1].ACLR
areset => u0_m0_wo0_cma1_c[3][2].ACLR
areset => u0_m0_wo0_cma1_c[2][0].ACLR
areset => u0_m0_wo0_cma1_c[2][1].ACLR
areset => u0_m0_wo0_cma1_c[2][2].ACLR
areset => u0_m0_wo0_cma1_c[1][0].ACLR
areset => u0_m0_wo0_cma1_c[1][1].ACLR
areset => u0_m0_wo0_cma1_c[1][2].ACLR
areset => u0_m0_wo0_cma1_c[0][0].ACLR
areset => u0_m0_wo0_cma1_c[0][1].ACLR
areset => u0_m0_wo0_cma1_c[0][2].ACLR
areset => u0_m0_wo0_cma1_a[5][0].ACLR
areset => u0_m0_wo0_cma1_a[5][1].ACLR
areset => u0_m0_wo0_cma1_a[5][2].ACLR
areset => u0_m0_wo0_cma1_a[5][3].ACLR
areset => u0_m0_wo0_cma1_a[5][4].ACLR
areset => u0_m0_wo0_cma1_a[5][5].ACLR
areset => u0_m0_wo0_cma1_a[5][6].ACLR
areset => u0_m0_wo0_cma1_a[5][7].ACLR
areset => u0_m0_wo0_cma1_a[5][8].ACLR
areset => u0_m0_wo0_cma1_a[5][9].ACLR
areset => u0_m0_wo0_cma1_a[5][10].ACLR
areset => u0_m0_wo0_cma1_a[5][11].ACLR
areset => u0_m0_wo0_cma1_a[5][12].ACLR
areset => u0_m0_wo0_cma1_a[5][13].ACLR
areset => u0_m0_wo0_cma1_a[4][0].ACLR
areset => u0_m0_wo0_cma1_a[4][1].ACLR
areset => u0_m0_wo0_cma1_a[4][2].ACLR
areset => u0_m0_wo0_cma1_a[4][3].ACLR
areset => u0_m0_wo0_cma1_a[4][4].ACLR
areset => u0_m0_wo0_cma1_a[4][5].ACLR
areset => u0_m0_wo0_cma1_a[4][6].ACLR
areset => u0_m0_wo0_cma1_a[4][7].ACLR
areset => u0_m0_wo0_cma1_a[4][8].ACLR
areset => u0_m0_wo0_cma1_a[4][9].ACLR
areset => u0_m0_wo0_cma1_a[4][10].ACLR
areset => u0_m0_wo0_cma1_a[4][11].ACLR
areset => u0_m0_wo0_cma1_a[4][12].ACLR
areset => u0_m0_wo0_cma1_a[4][13].ACLR
areset => u0_m0_wo0_cma1_a[3][0].ACLR
areset => u0_m0_wo0_cma1_a[3][1].ACLR
areset => u0_m0_wo0_cma1_a[3][2].ACLR
areset => u0_m0_wo0_cma1_a[3][3].ACLR
areset => u0_m0_wo0_cma1_a[3][4].ACLR
areset => u0_m0_wo0_cma1_a[3][5].ACLR
areset => u0_m0_wo0_cma1_a[3][6].ACLR
areset => u0_m0_wo0_cma1_a[3][7].ACLR
areset => u0_m0_wo0_cma1_a[3][8].ACLR
areset => u0_m0_wo0_cma1_a[3][9].ACLR
areset => u0_m0_wo0_cma1_a[3][10].ACLR
areset => u0_m0_wo0_cma1_a[3][11].ACLR
areset => u0_m0_wo0_cma1_a[3][12].ACLR
areset => u0_m0_wo0_cma1_a[3][13].ACLR
areset => u0_m0_wo0_cma1_a[2][0].ACLR
areset => u0_m0_wo0_cma1_a[2][1].ACLR
areset => u0_m0_wo0_cma1_a[2][2].ACLR
areset => u0_m0_wo0_cma1_a[2][3].ACLR
areset => u0_m0_wo0_cma1_a[2][4].ACLR
areset => u0_m0_wo0_cma1_a[2][5].ACLR
areset => u0_m0_wo0_cma1_a[2][6].ACLR
areset => u0_m0_wo0_cma1_a[2][7].ACLR
areset => u0_m0_wo0_cma1_a[2][8].ACLR
areset => u0_m0_wo0_cma1_a[2][9].ACLR
areset => u0_m0_wo0_cma1_a[2][10].ACLR
areset => u0_m0_wo0_cma1_a[2][11].ACLR
areset => u0_m0_wo0_cma1_a[2][12].ACLR
areset => u0_m0_wo0_cma1_a[2][13].ACLR
areset => u0_m0_wo0_cma1_a[1][0].ACLR
areset => u0_m0_wo0_cma1_a[1][1].ACLR
areset => u0_m0_wo0_cma1_a[1][2].ACLR
areset => u0_m0_wo0_cma1_a[1][3].ACLR
areset => u0_m0_wo0_cma1_a[1][4].ACLR
areset => u0_m0_wo0_cma1_a[1][5].ACLR
areset => u0_m0_wo0_cma1_a[1][6].ACLR
areset => u0_m0_wo0_cma1_a[1][7].ACLR
areset => u0_m0_wo0_cma1_a[1][8].ACLR
areset => u0_m0_wo0_cma1_a[1][9].ACLR
areset => u0_m0_wo0_cma1_a[1][10].ACLR
areset => u0_m0_wo0_cma1_a[1][11].ACLR
areset => u0_m0_wo0_cma1_a[1][12].ACLR
areset => u0_m0_wo0_cma1_a[1][13].ACLR
areset => u0_m0_wo0_cma1_a[0][0].ACLR
areset => u0_m0_wo0_cma1_a[0][1].ACLR
areset => u0_m0_wo0_cma1_a[0][2].ACLR
areset => u0_m0_wo0_cma1_a[0][3].ACLR
areset => u0_m0_wo0_cma1_a[0][4].ACLR
areset => u0_m0_wo0_cma1_a[0][5].ACLR
areset => u0_m0_wo0_cma1_a[0][6].ACLR
areset => u0_m0_wo0_cma1_a[0][7].ACLR
areset => u0_m0_wo0_cma1_a[0][8].ACLR
areset => u0_m0_wo0_cma1_a[0][9].ACLR
areset => u0_m0_wo0_cma1_a[0][10].ACLR
areset => u0_m0_wo0_cma1_a[0][11].ACLR
areset => u0_m0_wo0_cma1_a[0][12].ACLR
areset => u0_m0_wo0_cma1_a[0][13].ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[0].ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[1].ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[2].ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[3].ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdreg_q[4].ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdcnt_eq.ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[0].PRESET
areset => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[1].ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[2].ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[3].ACLR
areset => u0_m0_wo0_wi0_delayr32_replace_rdcnt_i[4].ACLR
areset => u0_m0_wo0_wi0_delayr32_sticky_ena_q[0].ACLR
areset => u0_m0_wo0_wi0_delayr32_cmpReg_q[0].ACLR
areset => altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem.aclr1
areset => dspba_delay:u0_m0_wo0_cma1_delay.aclr
areset => dspba_delay:u0_m0_wo0_cma0_delay.aclr
areset => dspba_delay:d_u0_m0_wo0_memread_q_12.aclr


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|FIR_3MHZ_low_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem
wren_a => altsyncram_i004:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i004:auto_generated.data_a[0]
data_a[1] => altsyncram_i004:auto_generated.data_a[1]
data_a[2] => altsyncram_i004:auto_generated.data_a[2]
data_a[3] => altsyncram_i004:auto_generated.data_a[3]
data_a[4] => altsyncram_i004:auto_generated.data_a[4]
data_a[5] => altsyncram_i004:auto_generated.data_a[5]
data_a[6] => altsyncram_i004:auto_generated.data_a[6]
data_a[7] => altsyncram_i004:auto_generated.data_a[7]
data_a[8] => altsyncram_i004:auto_generated.data_a[8]
data_a[9] => altsyncram_i004:auto_generated.data_a[9]
data_a[10] => altsyncram_i004:auto_generated.data_a[10]
data_a[11] => altsyncram_i004:auto_generated.data_a[11]
data_a[12] => altsyncram_i004:auto_generated.data_a[12]
data_a[13] => altsyncram_i004:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
address_a[0] => altsyncram_i004:auto_generated.address_a[0]
address_a[1] => altsyncram_i004:auto_generated.address_a[1]
address_a[2] => altsyncram_i004:auto_generated.address_a[2]
address_a[3] => altsyncram_i004:auto_generated.address_a[3]
address_a[4] => altsyncram_i004:auto_generated.address_a[4]
address_b[0] => altsyncram_i004:auto_generated.address_b[0]
address_b[1] => altsyncram_i004:auto_generated.address_b[1]
address_b[2] => altsyncram_i004:auto_generated.address_b[2]
address_b[3] => altsyncram_i004:auto_generated.address_b[3]
address_b[4] => altsyncram_i004:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i004:auto_generated.clock0
clock1 => altsyncram_i004:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_i004:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_i004:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_b[0] <= altsyncram_i004:auto_generated.q_b[0]
q_b[1] <= altsyncram_i004:auto_generated.q_b[1]
q_b[2] <= altsyncram_i004:auto_generated.q_b[2]
q_b[3] <= altsyncram_i004:auto_generated.q_b[3]
q_b[4] <= altsyncram_i004:auto_generated.q_b[4]
q_b[5] <= altsyncram_i004:auto_generated.q_b[5]
q_b[6] <= altsyncram_i004:auto_generated.q_b[6]
q_b[7] <= altsyncram_i004:auto_generated.q_b[7]
q_b[8] <= altsyncram_i004:auto_generated.q_b[8]
q_b[9] <= altsyncram_i004:auto_generated.q_b[9]
q_b[10] <= altsyncram_i004:auto_generated.q_b[10]
q_b[11] <= altsyncram_i004:auto_generated.q_b[11]
q_b[12] <= altsyncram_i004:auto_generated.q_b[12]
q_b[13] <= altsyncram_i004:auto_generated.q_b[13]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|FIR_3MHZ_low_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_i004:auto_generated
aclr1 => dataout_reg[13].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[2] => lutrama8.PORTAADDR2
address_a[2] => lutrama9.PORTAADDR2
address_a[2] => lutrama10.PORTAADDR2
address_a[2] => lutrama11.PORTAADDR2
address_a[2] => lutrama12.PORTAADDR2
address_a[2] => lutrama13.PORTAADDR2
address_a[3] => lutrama0.PORTAADDR3
address_a[3] => lutrama1.PORTAADDR3
address_a[3] => lutrama2.PORTAADDR3
address_a[3] => lutrama3.PORTAADDR3
address_a[3] => lutrama4.PORTAADDR3
address_a[3] => lutrama5.PORTAADDR3
address_a[3] => lutrama6.PORTAADDR3
address_a[3] => lutrama7.PORTAADDR3
address_a[3] => lutrama8.PORTAADDR3
address_a[3] => lutrama9.PORTAADDR3
address_a[3] => lutrama10.PORTAADDR3
address_a[3] => lutrama11.PORTAADDR3
address_a[3] => lutrama12.PORTAADDR3
address_a[3] => lutrama13.PORTAADDR3
address_a[4] => lutrama0.PORTAADDR4
address_a[4] => lutrama1.PORTAADDR4
address_a[4] => lutrama2.PORTAADDR4
address_a[4] => lutrama3.PORTAADDR4
address_a[4] => lutrama4.PORTAADDR4
address_a[4] => lutrama5.PORTAADDR4
address_a[4] => lutrama6.PORTAADDR4
address_a[4] => lutrama7.PORTAADDR4
address_a[4] => lutrama8.PORTAADDR4
address_a[4] => lutrama9.PORTAADDR4
address_a[4] => lutrama10.PORTAADDR4
address_a[4] => lutrama11.PORTAADDR4
address_a[4] => lutrama12.PORTAADDR4
address_a[4] => lutrama13.PORTAADDR4
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
address_b[3] => rdaddr_reg[3].DATAIN
address_b[4] => rdaddr_reg[4].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => rdaddr_reg[4].CLK
clock0 => rdaddr_reg[3].CLK
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|FIR_3MHZ_low_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_11
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|FIR_3MHZ_low_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_cma1_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|FIR_3MHZ_low_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_cma0_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|FIR_3MHZ_low_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_12
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|FIR_3MHZ_low:FIR_3MHZ_low_inst|FIR_3MHZ_low_0002:fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast:FIR_3MHZ_low_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => ~NO_FANOUT~
datain[1] => ~NO_FANOUT~
datain[2] => ~NO_FANOUT~
datain[3] => ~NO_FANOUT~
datain[4] => ~NO_FANOUT~
datain[5] => ~NO_FANOUT~
datain[6] => ~NO_FANOUT~
datain[7] => ~NO_FANOUT~
datain[8] => ~NO_FANOUT~
datain[9] => ~NO_FANOUT~
datain[10] => ~NO_FANOUT~
datain[11] => ~NO_FANOUT~
datain[12] => ~NO_FANOUT~
datain[13] => ~NO_FANOUT~
datain[14] => ~NO_FANOUT~
datain[15] => ~NO_FANOUT~
datain[16] => ~NO_FANOUT~
datain[17] => ~NO_FANOUT~
datain[18] => ~NO_FANOUT~
datain[19] => ~NO_FANOUT~
datain[20] => ~NO_FANOUT~
datain[21] => ~NO_FANOUT~
datain[22] => ~NO_FANOUT~
datain[23] => dataout[0].DATAIN
datain[24] => dataout[1].DATAIN
datain[25] => dataout[2].DATAIN
datain[26] => dataout[3].DATAIN
datain[27] => dataout[4].DATAIN
datain[28] => dataout[5].DATAIN
datain[29] => dataout[6].DATAIN
datain[30] => dataout[7].DATAIN
datain[31] => dataout[8].DATAIN
datain[32] => dataout[9].DATAIN
datain[33] => dataout[10].DATAIN
datain[34] => dataout[11].DATAIN
datain[35] => dataout[12].DATAIN
datain[36] => dataout[13].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[33].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[34].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[35].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[36].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


