
---------- Begin Simulation Statistics ----------
final_tick                                  680929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45692                       # Simulator instruction rate (inst/s)
host_mem_usage                                2210528                       # Number of bytes of host memory used
host_op_rate                                   108618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.84                       # Real time elapsed on the host
host_tick_rate                              239429550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      129935                       # Number of instructions simulated
sim_ops                                        308899                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000681                       # Number of seconds simulated
sim_ticks                                   680929000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     20935                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    14860                       # number of cc regfile writes
system.cpu.committedInsts                      129935                       # Number of Instructions Simulated
system.cpu.committedOps                        308899                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.240543                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.240543                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    535682                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   280047                       # number of floating regfile writes
system.cpu.idleCycles                          211929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  600                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4310                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.519930                       # Inst execution rate
system.cpu.iew.exec_refs                        76842                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2021                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1123                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 35416                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2246                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              316719                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 74821                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               171                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                354036                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2840                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    580                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2958                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          533                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             67                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    393923                       # num instructions consuming a value
system.cpu.iew.wb_count                        313554                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.589872                       # average fanout of values written-back
system.cpu.iew.wb_producers                    232364                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.460479                       # insts written-back per cycle
system.cpu.iew.wb_sent                         313721                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   187125                       # number of integer regfile reads
system.cpu.int_regfile_writes                   26702                       # number of integer regfile writes
system.cpu.ipc                               0.190820                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.190820                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               751      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                136035     38.41%     38.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     38.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.01%     38.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 183      0.05%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                41152     11.62%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  278      0.08%     50.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.01%     50.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               98616     27.84%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                204      0.06%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3010      0.85%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1506      0.43%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           71872     20.29%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            528      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 354207                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  327886                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              647567                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       280649                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             280913                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8267                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.023339                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      38      0.46%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.11%      0.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4096     49.55%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     50.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     12      0.15%     50.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     6      0.07%     50.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              4099     49.58%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  33837                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             538144                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        32905                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             43633                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     316717                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    354207                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            7814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                29                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11217                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        469001                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.755237                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.377581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              313152     66.77%     66.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               61829     13.18%     79.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               44681      9.53%     89.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22236      4.74%     94.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12760      2.72%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3237      0.69%     97.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                8737      1.86%     99.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2291      0.49%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  78      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          469001                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.520181                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                 4                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                35416                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2246                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   86185                       # number of misc regfile reads
system.cpu.numCycles                           680930                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                    5117                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4314                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               698                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3599                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2967                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.439567                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     206                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             174                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              168                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           87                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts            7796                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               554                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       467653                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.660530                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.807007                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          385167     82.36%     82.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           23155      4.95%     87.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           17660      3.78%     91.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            3050      0.65%     91.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            8813      1.88%     93.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            6505      1.39%     95.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4342      0.93%     95.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            4243      0.91%     96.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           14718      3.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       467653                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               129935                       # Number of instructions committed
system.cpu.commit.opsCommitted                 308899                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                       36040                       # Number of memory references committed
system.cpu.commit.loads                         34383                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       3969                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     280513                       # Number of committed floating point instructions.
system.cpu.commit.integer                       61464                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          412      0.13%      0.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       132027     42.74%     42.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     42.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     42.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.05%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        41152     13.32%     56.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          222      0.07%     56.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.01%     56.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        98615     31.92%     88.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          192      0.06%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1525      0.49%     88.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1191      0.39%     89.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        32858     10.64%     99.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.15%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       308899                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         14718                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                   413857                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                  9283                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                     44991                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   290                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    580                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 3137                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   219                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 316969                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1075                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                       35225                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2022                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            72                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    680929000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             411805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         135373                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        5117                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               3179                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         55795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1598                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  101                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           499                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                     12398                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   576                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             469001                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.680220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.170910                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   423602     90.32%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                     2244      0.48%     90.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      276      0.06%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     2318      0.49%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     2462      0.52%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      228      0.05%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     2259      0.48%     92.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      164      0.03%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    35448      7.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               469001                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.007515                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.198806                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       12493                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           137                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    680929000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          55                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1033                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  14                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    589                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  21114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    680929000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    580                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   414142                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    4102                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            132                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     44960                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  5085                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 316833                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                    219                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4772                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              325497                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      720398                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   113056                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    535776                       # Number of floating rename lookups
system.cpu.rename.committedMaps                316899                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                     8592                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       6                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1818                       # count of insts added to the skid buffer
system.cpu.rob.reads                           769474                       # The number of ROB reads
system.cpu.rob.writes                          634751                       # The number of ROB writes
system.cpu.thread_0.numInsts                   129935                       # Number of Instructions committed
system.cpu.thread_0.numOps                     308899                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples     12398.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     34998.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000565485750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            10                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            10                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                88077                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 154                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        47444                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1658                       # Number of write requests accepted
system.mem_ctrl.readBursts                      47444                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1658                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     244                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1462                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        4.06                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.57                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    288                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     25                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    412                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                  34321                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  12398                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     7                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   149                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1474                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     9665                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     5250                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     5750                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     3115                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     4313                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                     4607                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                     4243                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                     5045                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                     3556                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                     1560                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      33                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                      63                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      351.100000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     398.530481                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63               2     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127             1     10.00%     30.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            1     10.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            3     30.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            1     10.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::960-1023            1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1152-1215            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             10                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.400000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.381380                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.843274                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 8     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 2     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             10                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    15616                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  1070017                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12426                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1571.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      18.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      680922000                       # Total gap between requests
system.mem_ctrl.avgGap                       13867.50                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       793472                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       274752                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1225                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 1165278612.013880968094                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 403495812.338731348515                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 1799012.819251346169                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        12398                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        35046                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1658                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst    285418000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data   1363194000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data   1792338250                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     23021.29                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     38897.28                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   1081024.28                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       793344                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       276545                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        1069889                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       793344                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       793344                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12426                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12426                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        12396                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        35046                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           47442                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1658                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1658                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst    1165090634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     406128980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1571219613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst   1165090634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total   1165090634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     18248599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         18248599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst   1165090634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    424377578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1589468212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 47200                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  164                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         10871                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         30058                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          3974                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3            94                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4           241                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            30                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           415                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7            81                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            63                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9            34                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           39                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          209                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          303                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13          110                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          261                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          417                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            23                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2            43                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3             7                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4            41                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           50                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                763612000                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              236000000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat          1648612000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 16178.22                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            34928.22                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                43751                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 152                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             92.69                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            92.68                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         3453                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   876.964958                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   733.001021                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   317.176039                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          180      5.21%      5.21% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          230      6.66%     11.87% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383           92      2.66%     14.54% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           36      1.04%     15.58% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           23      0.67%     16.25% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           49      1.42%     17.67% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           37      1.07%     18.74% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           40      1.16%     19.90% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2766     80.10%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         3453                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                3020800                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               10496                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              4436.292183                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                15.414236                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    34.78                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                34.66                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.12                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                92.69                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    680929000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         22897980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy         12151590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       326754960                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         595080                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy    305131260                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy      4524480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      725529030                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower   1065.498796                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      6406500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     22620000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    651902500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          1813560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy           952545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        10253040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy         261000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     53929410                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy    216062880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      336746115                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    494.539247                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    560855750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     22620000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     97453250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    680929000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               47444                       # Transaction distribution
system.membus.trans_dist::ReadResp              47442                       # Transaction distribution
system.membus.trans_dist::WriteReq               1658                       # Transaction distribution
system.membus.trans_dist::WriteResp              1658                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port        24794                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total        24794                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port        73408                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        73408                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  98202                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       793344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       793344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port       288971                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       288971                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1082315                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49102                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    680929000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50760000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy           65695750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           86779000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
