mux_debug_idx	,	V_16
np	,	V_2
pistachio_clk_alloc_provider	,	F_2
CLK_DEBUG_MUX	,	V_19
debug_clk	,	V_6
SYS_CLK_NR_CLKS	,	V_25
pistachio_clk_register_pll	,	F_3
pistachio_gates	,	V_12
EXT_CLK_NR_CLKS	,	V_27
device_node	,	V_1
"debug_mux"	,	L_1
CLK_SET_RATE_NO_REPARENT	,	V_14
pistachio_clk_init	,	F_1
pistachio_plls	,	V_8
clk_data	,	V_17
pistachio_periph_divs	,	V_22
pistachio_periph_gates	,	V_23
clk_register_mux_table	,	F_9
CLK_NR_CLKS	,	V_7
pistachio_clk_periph_init	,	F_12
ARRAY_SIZE	,	F_4
mux_debug	,	V_13
pistachio_cr_top_init	,	F_14
clk	,	V_5
pistachio_critical_clks_sys	,	V_24
PERIPH_CLK_NR_CLKS	,	V_21
pistachio_clk_register_mux	,	F_5
pistachio_sys_gates	,	V_26
pistachio_clk_provider	,	V_3
pistachio_clk_register_div	,	F_6
p	,	V_4
pistachio_clk_force_enable	,	F_11
pistachio_critical_clks_core	,	V_20
pistachio_divs	,	V_10
pistachio_clk_register_provider	,	F_10
pistachio_ffs	,	V_11
pistachio_clk_register_gate	,	F_8
pistachio_cr_periph_init	,	F_13
pistachio_clk_register_fixed_factor	,	F_7
__init	,	T_1
pistachio_ext_gates	,	V_28
pistachio_muxes	,	V_9
base	,	V_15
clks	,	V_18
