Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/emanessam26/Desktop/verilog/Dec2To4/Dec2To4.srcs/sim_1/new/testbench.v" Line 65
