// Seed: 1803349504
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    input  uwire id_2
    , id_5,
    output tri1  id_3
);
  assign id_3 = 1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    output wand id_10,
    input wand id_11,
    output tri id_12,
    output supply1 id_13,
    output tri1 id_14,
    input supply0 id_15,
    input wand id_16
);
  logic [-1 : 1] id_18;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
