$date
	Tue Sep  2 15:22:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2to1_if_tb $end
$var wire 1 ! f $end
$var reg 1 " s $end
$var reg 1 # w0 $end
$var reg 1 $ w1 $end
$scope module m1 $end
$var wire 1 " s $end
$var wire 1 # w0 $end
$var wire 1 $ w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1#
#20
1$
0#
1"
#30
1#
#40
