[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS75733KTTR production of TEXAS INSTRUMENTS from the text:/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265/C00683-A Low-Dropout Voltage Regulator\n/C0068Available in 1.5-V, 1.8-V, 2.5-V, and 3.3-V\nFixed-Output and Adjustable Versions\n/C0068Open Drain Power-Good (PG ) Status\nOutput (Fixed Options Only)\n/C0068Dropout Voltage Typically 150 mV at 3 A(TPS75733)\n/C0068Low 125 µA Typical Quiescent Current\n/C0068Fast Transient Response\n/C00683% Tolerance Over Specified Conditions for\nFixed-Output Versions\n/C0068Available in 5-Pin TO−220 and TO−263Surface-Mount Packages\n/C0068Thermal Shutdown Protection\n     \ndescription\nThe TPS757xx family of 3-A low dropout (LDO) regulators contains four fixed voltage option regulators withintegrated power-good (PG\n) and an adjustable voltage option regulator. These devices are capable of supplying\n3 A of output current with a dropout of 150 mV (TPS75733). Therefore, the device is capable of performing a3.3-V to 2.5-V conversion. Quiescent current is 125 µA at full load and drops down to less than 1 µA when the\ndevice is disabled. The TPS757xx is designed to have fast transient response for large load current changes.\nt − Time − µsTPS75715\nLOAD TRANSIENT RESPONSE\nI    − Output Current − AOVO∆− Change in Output Voltage − mV−1000\n06 0 4020 80 100 140 120 160 180 200050\n−50VO = 1.5 V\nCo = 100 µF\n−150 2di\ndt/C00430.75A\n/C0109s4100150\n050100150200250\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTJ − Junction Temperature − °C− Dropout Voltage − mVTPS75733\nDROPOUT VOLTAGE\nvs\nJUNCTION TEMPERATUREVDOIO = 3 A\nVO = 3.3 V\nPlease be aware that an important notice concerning avail ability, standard warranty, and use in critical applications of\nTexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.\n/C0080/C0082/C0079/C0068/C0085/C0067/C0084/C0073/C0079/C0078  /C0068/C0065/C0084/C0065  /C0105/C0110/C0102/C0111/C0114/C0109/C0097/C0116/C0105/C0111/C0110  /C0105/C0115 /C0099/C0117/C0114/C0114/C0101/C0110/C0116  /C0097/C0115 /C0111/C0102 /C0112/C0117/C0098/C0108/C0105/C0099/C0097/C0116/C0105/C0111/C0110  /C0100/C0097/C0116/C0101/C0046\n/C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0115  /C0099/C0111/C0110/C0102/C0111/C0114/C0109  /C0116/C0111 /C0115/C0112/C0101/C0099/C0105/C0102/C0105/C0099/C0097/C0116/C0105/C0111/C0110/C0115  /C0112/C0101/C0114 /C0116/C0104/C0101 /C0116/C0101/C0114/C0109/C0115  /C0111/C0102 /C0084/C0101/C0120/C0097/C0115  /C0073/C0110/C0115/C0116/C0114/C0117/C0109/C0101/C0110/C0116/C0115\n/C0115/C0116/C0097/C0110/C0100/C0097/C0114/C0100  /C0119/C0097/C0114/C0114/C0097/C0110/C0116/C0121/C0046  /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0105/C0111/C0110  /C0112/C0114/C0111/C0099/C0101/C0115/C0115/C0105/C0110/C0103  /C0100/C0111/C0101/C0115  /C0110/C0111/C0116 /C0110/C0101/C0099/C0101/C0115/C0115/C0097/C0114/C0105/C0108/C0121  /C0105/C0110/C0099/C0108/C0117/C0100/C0101\n/C0116/C0101/C0115/C0116/C0105/C0110/C0103  /C0111/C0102 /C0097/C0108/C0108 /C0112/C0097/C0114/C0097/C0109/C0101/C0116/C0101/C0114/C0115/C0046Copyright \uf8e9 2009, Texas Instruments IncorporatedTO−220 (KC) PACKAGE\n(TOP VIEW)\n1\n2\n3\n4\n5EN\nIN\nGND\nOUTPUT\nFB/PG\n1TO−263 (KTT) PACKAGE\n(TOP VIEW)\n2\n3\n4\n5EN\nIN\nGND\nOUTPUT\nFB/PG\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265description (continued)\nBecause the PMOS device behaves as a low-value resistor, the dropout voltage is low (typically 150 mV at an\noutput current of 3 A for the TPS75733) and is directly proportional to the output current. Additionally, since the\nPMOS pass element is a voltage-driven device, the quiescent current is low and independent of output loading(typically 125 µA over the full range of output current). These two key specifications yield a significant\nimprovement in operating life for battery-powered systems.\nThe device is enabled when EN\n is connected to a low-level voltage. This LDO family also features a sleep mode;\napplying a TTL high signal to EN  (enable) shuts down the regulator, reducing the quiescent current to less than\n1 µA at TJ = 25 °C. The power-good terminal (PG ) is an active low, open drain output, which can be used to\nimplement a power-on reset or a low-battery indicator.\nThe TPS757xx is offered in 1.5-V, 1.8-V, 2.5-V, and 3.3-V fixed-voltage versions and in an adjustable version\n(programmable over the range of 1.22 V to 5 V). Output voltage tolerance is specified as a maximum of 3% over\nline, load, and temperature ranges. The TPS757xx family is available in a 5-pin TO−220 (KC) and T O−263 (KTT)\npackages.\nAVAILABLE OPTIONS\nTJOUTPUT VOLTAGE\n(TYP)TO−220 (KC) TO−263(KTT)\n3.3 V TPS75733KC TPS75733KTT\n2.5 V TPS75725KC TPS75725KTT\n−40°C to 125 °C 1.8 V TPS75718KC TPS75718KTT −40C to 125C\n1.5 V TPS75715KC TPS75715KTT\nAdjustable 1.22 V to 5 V TPS75701KC TPS75701KTT\nNOTE: The TPS75701 is programmable using an external resistor divider (see application\ninformation). The KTT package is available taped and reeled. Add an R suffix to the\ndevice type (e.g., TPS75701KTTR) to indicate tape and reel.\nPG\nOUT2\n1IN\nEN\nGND\n35\n4VI\n1 µFPG\nVO\n47 µF+Co†\n†See application information section for capacitor selection details.\nFigure 1. Typical Application Configuration (For Fixed Output Options)\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n3 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265functional block diagram—adjustable version\n_+\nThermal\nShutdown\nBandgap\nReferenceVINCurrent\nSense\nR2VIN\nGND\nENVOUT\nSHUTDOWN\nVref = 1.22 VUVLOILIM\nExternal to\nthe DeviceFBR1UVLO\nfunctional block diagram—fixed version\n_+\nThermal\nShutdown\nFalling\nEdge DelayVINCurrent\nSense\nR1\nR2VIN\nGND\nENVOUT\nPGSHUTDOWN\nVref = 1.22 VUVLOILIM\nBandgap\nReferenceUVLO\nTerminal Functions (TPS757xx)\nTERMINAL\nI/O DESCRIPTIONNAME NO.I/O DESCRIPTION\nEN 1IEnable input\nFB/PG 5IFeedback input voltage for adjustable device/PG  output for fixed options\nGND 3 Regulator ground\nIN 2IInput voltage\nOUTPUT 4ORegulated output voltage\nThermal Pad − Connect to GND or Float\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265TPS757xx PG  timing diagram\nNOTE: V IT −Trip voltage is typically 9% lower than the output voltage (91%V O). VIT− to VIT+ is the hysteresis voltage.t\nt\ntThreshold\nVoltage\nPG\nOutputVIT+(see Note A)VIN1\nVOUT\nVIT−\n(see Note A)VUVLOVUVLO\ndetailed description\nThe TPS757xx family includes four fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, and 3.3 V), and an\nadjustable regulator, the TPS75701 (adjustable from 1.22 V to 5 V). The bandgap voltage is typically 1.22 V.\npin functions\nenable (EN )\nThe EN terminal is an input which enables or shuts down the device. If EN  is a logic high, the device will be in\nshutdown mode. When EN  goes to logic low, the device will be enabled.\npower-good (PG )\nThe PG terminal for the fixed voltage option devices is an open drain, active low output that indicates the status\nof VO (output of the LDO). When V O reaches approximately 91% of the regulated voltage, PG  will go to a low\nimpedance state. It will go to a high-impedance state when V O falls below approximately 89% (i.e. over load\ncondition) of the regulated voltage. The open drain output of the PG  terminal requires a pullup resistor.\nfeedback (FB)\nFB is an input terminal used for the adjustable-output option and must be connected to the output terminal either\ndirectly, in order to generate the minimum output voltage of 1.22 V, or through an external feedback resistordivider for other output voltages. The FB connection should be as short as possible. It is essential to route it in\nsuch a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V\nO to filter noise is\nnot recommended because it may cause the regulator to oscillate.\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n5 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265detailed description (continued)\ninput voltage (IN)\nThe VIN terminal is an input to the regulator.\noutput voltage (OUTPUT)\nThe VOUTPUT terminal is an output to the regulator.\nabsolute maximum ratings over operating junction temperature range (unless otherwise noted) /C0276\nInput voltage range ‡, VI −0.3 V to 6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nVoltage range at EN  −0.3 V to 6 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  \nMaximum PG  voltage (fixed options only) 6 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nPeak output current Internally limited . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nContinuous total power dissipation See Dissipation Rating Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nOutput voltage, V O (OUTPUT, FB) 5.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nOperating junction temperature range, T J −40 °C to 150 °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nStorage temperature range, T stg −65 °C to 150 °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nESD rating, HBM 2 kV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . \nESD rating, CDM 500 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . \n†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, a nd\nfunctional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditi ons” is not\nimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\n‡All voltage values are with respect to network terminal ground.\nDISSIPATION RATING TABLE\nPACKAGE RθJC (°C/W) RθJA (°C/W)§\nTO−220 2 58.7¶\nTO−263 2 38.7#\n§For both packages, the R θJA values were computed using JEDEC high K board (2S2P)\nwith 1 ounce internal copper plane and ground plane. There was no air flow across the\npackages.\n¶RθJA was computed assuming a vertical, free standing TO-220 package with pins\nsoldered to the board. There is no heatsink attached to the package.\n#RθJA was computed assuming a horizontally mounted TO-263 package with pins\nsoldered to the board. There is no copper pad underneath the package.\nrecommended operating conditions\nMINMAXUNIT\nInput voltage, V I|| 2.85.5V\nOutput voltage range, V O 1.22 5V\nOutput current, I O 03A\nOperating virtual junction temperature, T J −40125 °C\n|| To calculate the minimum input voltage for your maximum output current, use the following equation: V I(min) = VO(max) + VDO(max load).\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating junction temperature range (T J = −40 °C to\n125°C), VI = VO(typ) + 1 V, IO = 1 mA, EN  = 0 V, C o = 100 µF (unless otherwise noted)\nPARAMETER TEST CONDITIONS MINTYP MAXUNIT\n1.22 V ≤ VO ≤ 5.5 V, T J = 25 °C VO\nAdjustable voltage1.22 V ≤ VO ≤ 5.5 V 0.97 VO 1.03 VOV Adjustable voltage\n1.22 V ≤ VO ≤ 5.5 V, T J = 0 to 125 °C\n(see Note 1)0.98 VO 1.02 VOV\n1.5 V OutputTJ = 25 °C, 2.8 V < V I < 5.5 V 1.5\nV\nOutput voltage 1.5 V Output2.8 V ≤ VI ≤ 5.5 V 1.455 1.545V\nOutput voltage \n(see Note 2)\n1.8 V OutputTJ = 25 °C, 2.8 V < V I < 5.5 V 1.8\nV(see Note 2)\n1.8 V Output2.8 V ≤ VI ≤ 5.5 V 1.746 1.854V\n2.5 V OutputTJ = 25 °C, 3.5 V < V I < 5.5 V 2.5\nV 2.5 V Output3.5 V ≤ VI ≤ 5.5 V 2.425 2.575V\n3.3 V OutputTJ = 25 °C, 4.3 V < V I < 5.5 V 3.3\nV 3.3 V Output4.3 V ≤ VI ≤ 5.5 V 3.201 3.399V\nQuiescent current (GND current) TJ = 25 °C 125\nAQuiescent current (GND current) \n(see Notes 2 and 3) 200µA\nOutput voltage line regulation ( ∆VO/VO) VO + 1 V ≤ VI ≤ 5.5 V, TJ = 25 °C 0.04\n%/VOutput voltage line regulation ( ∆VO/VO) \n(see Note 3) VO + 1 V ≤ VI < 5.5 V 0.1%/V\nLoad regulation (see Note 2) 0.35 %/V\nOutput noise voltage TPS75715 BW = 300 Hz to 50 kHz, T J = 25 °C, VI = 2.8 V 35 µVrms\nOutput current limit VO = 0 V 5.510 14A\nThermal shutdown junction temperature 150 °C\nStandby currentEN = VI,T J = 25 °C 0.1 µA\nStandby currentEN = VI 10 µA\nFB input current TPS75701 FB = 1.5 V −1 1 µA\nPower supply ripple \nrejectionTPS75715f = 100 Hz, T J = 25 °C,\nVI = 2.8 V, I O = 3 A62 dB\nMinimum input voltage for valid PG IO(PG) = 300 µA, V (PG) ≤ 0.8 V 0 V\nPG trip threshold voltage Fixed options only VO decreasing 89 93%VO\nPG hysteresis voltage Fixed options only Measured at V O 0.5 %VO\nPG output low voltage Fixed options only VI = 2.8 V, I O(PG) = 1 mA 0.15 0.4V\nPG leakage current Fixed options only V(PG) = 5 V 1 µA\nNOTES: 1. The adjustable option operates with a 2% tolerance over T J = 0 to 125 °C.\n2. IO = 1 mA to 3 A\n3. If VO ≤ 2.5 V then V Imin = 2.8 V, V Imax = 5.5 V:\nLineregulation(mV) /C0043/C0466%/C0324V/C0467/C0032VO/C0466VImax/C00422.8V/C0467\n100/C00321000\nIf VO > 2.5 V then V Imin = VO + 1 V, VImax = 5.5 V:\nLineregulation(mV) /C0043/C0466%/C0324V/C0467/C0032VO/C0466VImax/C0042/C0466VO/C00411V/C0467/C0467\n100/C00321000\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n7 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating junction temperature range (T J = −40 °C to\n125°C), VI = VO(typ) + 1 V, IO = 1 mA, EN  = 0 V, C o = 100 µF (unless otherwise noted) (continued)\nPARAMETER TEST CONDITIONS MINTYPMAXUNIT\nInput current (EN )EN = VI −1 1 µA\nInput current (EN )EN = 0 V −1 01 µA\nHigh level EN  input voltage 2 V\nLow level EN  input voltage 0.7V\nDropout voltage, (3.3 V output) (see Note 4)IO = 3 A, VI = 3.2 V, TJ = 25 °C 150\nmV\nVODropout voltage, (3.3 V output) (see Note 4)IO = 3 A, VI = 3.2 V 300mV\nVO\nDischarge transistor current VO = 1.5 V, TJ = 25 °C 1025 mA\nVIUVLO TJ = 25 °C,VI rising 2.2 2.75 V\nVIUVLO hysteresis TJ = 25 °C,VI falling 100 mV\nNOTE 4: IN voltage equals V O(typ) − 100 mV; TPS75715, TPS75718, and TPS75725 dropout voltage limited by input voltage range limitations\n(i.e., TPS75733 input voltage is set to 3.2 V for the purpose of this test).\nTYPICAL CHARACTERISTICS\nTable of Graphs\nFIGURE\nVO Output voltagevs Output current 2, 3\nVO Output voltagevs Junction temperature 4, 5\nGround current vs Junction temperature 6\nPower supply ripple rejection vs Frequency 7\nOutput spectral noise density vs Frequency 8\nzo Output impedance vs Frequency 9\nVDO Dropout voltagevs Input voltage 10\nVDO Dropout voltagevs Junction temperature 11\nVI Minimum required input voltage vs Output voltage 12\nLine transient response 13, 15\nLoad transient response 14, 16\nVO Output voltage and enable voltage vs Time (start-up) 17\nEquivalent series resistance vs Output current 19, 20\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265TYPICAL CHARACTERISTICS\n2\nFigure 2IO − Output Current − ATPS75733\nOUTPUT VOLTAGE\nvs\nOUTPUT CURRENT\n3.330\n3.2703.315\n3.285\n3.255\n133.345\n0− Output Voltage − VVOVI = 4.3 V\nTJ = 25 °C\n3.3\nFigure 3IO − Output Current − ATPS75715\nOUTPUT VOLTAGE\nvs\nOUTPUT CURRENT\n1.530\n1.4851.515\n1.5\n1.4701.545\n0− Output Voltage − VVO\n1.455\n13 2VI = 2.8 V\nTJ = 25 °C\nTJ − Junction Temperature − °CTPS75733\nOUTPUT VOLTAGE\nvs\nJUNCTION TEMPERATURE− Output Voltage − VVO3.315\n5 1253.33\n3.3\n20 803.2703.285\n3.2553.345\nVI = 4.3 V\n−40 −25 10 35 50 65 110 95\nFigure 4 Figure 5TJ − Junction Temperature − °CTPS75715\nOUTPUT VOLTAGE\nvs\nJUNCTION TEMPERATURE− Output Voltage − VVO\n1.4701.4851.530\n1.5\n1.455VI = 2.8 V\n1.5151.545\n−40 20 110 35 95 −25 −10 5 50 65 80 125\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n9 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265TYPICAL CHARACTERISTICS\nFigure 675100125150\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTJ − Junction Temperature − °CTPS757xx\nGROUND CURRENT\nvs\nJUNCTION TEMPERATUREGround Current − A µVI = 5 V\nIO = 3 A\nFigure 7100k10kPSRR − Power Supply Ripple Rejection − dB\nf − Frequency − HzPOWER SUPPLY RIPPLE REJECTION\nvs\nFREQUENCY\n70\n60\n50\n40\n30\n20\n10\n0TPS75733\n90\n80\n1k 10010 1MIO = 1 mA\nIO = 3 A\n10MVI = 4.3 V\nCo = 100 µF\nTJ = 25 °C\nFigure 800.511.522.5\nIO = 3 A\nIO = 1 mA\nf − Frequency − Hz1010 100 1k 10k 100kVI = 4.3 V\nVO = 3.3 V\nCo = 100  µF\nTJ = 25 °CTPS75733\nOUTPUT SPECTRAL NOISE DENSITY\nvs\nFREQUENCYV/Hz Output Spectral Noise Density − µ\nFigure 9TPS75733\nOUTPUT IMPEDANCE\nvs\nFREQUENCY\nf − Frequency − Hz− Output Impedance −zo Ω\n10 100 100k 1M0.001\n10k1k 10M1100\nIO = 1 mA\n0.010.110\nIO = 3 A\n0.0001\n0.00001VI = 4.3 V\nCo = 100 µF\nIO = 1 mA\nTJ = 25 °C\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265TYPICAL CHARACTERISTICS\nFigure 10050100150200250\n2.5 3 3.5 4 4.5 5TPS75701\nDROPOUT VOLTAGE\nvs\nINPUT VOLTAGE\nVI − Input Voltage − V− Dropout Voltage − mVVDOIO = 3 A\nTJ = 25 °C\nTJ = −40 °CTJ = 125 °C\nFigure 11050100150200250\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTJ − Junction Temperature − °C− Dropout Voltage − mVTPS75733\nDROPOUT VOLTAGE\nvs\nJUNCTION TEMPERATUREVDOIO = 3 A\nVO = 3.3 V\nFigure 12234\n1.5 2.5 3.5 23− Minimum Required Input Voltage − VMINIMUM REQUIRED INPUT VOLTAGE\nvs\nOUTPUT VOLTAGE\nVO − Output Voltage − VVI2.8\n1.75 2.25 2.75 3.25IO = 3 A\nTJ = 125 °C\nTJ = 25 °C\nTJ = −40 °C\nVO− Change in\n3.80\n−50TPS75715\nLINE TRANSIENT RESPONSEVI\nt − Time − µs0 150 10050 200 250 350 300 400 450 500− Input Voltage − V∆\nOutput Voltage − mVVO = 1.5 V\nIO = 3 A\nCo = 100 µF\n2.8−10050\nFigure 13\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n11 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265TYPICAL CHARACTERISTICS\nt − Time − µsTPS75715\nLOAD TRANSIENT RESPONSE\nI    − Output Current − AOVO∆− Change in Output Voltage − mV−1000\n06 0 4020 80 100 140 120 160 180 200050\n−50VO = 1.5 V\nCo = 100 µF\n−150 2di\ndt/C00430.75A\n/C0109s4\nFigure 14100150\nFigure 15TPS75733\nLINE TRANSIENT RESPONSE\nt − Time − µs\nVI− Input Voltage − V\n15010050 200 250 350 300 400 450 500 0−100\n5.30\n4.3VO = 3.3 V\nIO = 3 A\nCo = 100 µF50\n−50100VO∆− Change in Output Voltage − mV\nt − Time − µsTPS75733\nLOAD TRANSIENT RESPONSE\nI    − Output Current − AO4\n604020 80 100 140 120 160 180 200 0100200\n0VO = 3.3 V\nCo = 100 µF\n−100\n2\n0di\ndt/C00430.75A\n/C0109sVO∆− Change in Output Voltage − mV\nFigure 16t − Time (Start-Up) − ms03.3\n0\n04.3\n0.2 1 0.4 0.6 0.8− Output Voltage − VVO Enable Voltage − VTPS75733\nOUTPUT VOLTAGE AND ENABLE VOLTAGE\nvs\nTIME (START-UP)\nVI = 4.3 V\nIO = 10 mA\nTJ = 25 °C\nFigure 17\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265TYPICAL CHARACTERISTICS\nIN\nENOUT\n+\nGNDCo\nESRRLVITo Load\nFigure 18. Test Circuit for Typical Regions of Stability (Figures 19 and 20) (Fixed Output Options)\nFigure 190.01\n03TYPICAL REGION OF STABILITY\nEQUIVALENT SERIES RESISTANCE †\nvs\nOUTPUT CURRENT\n10\nIO − Output Current − AESR − Equivalent Series Resistance − Ω\n1\n0.1Region of Stability\n0.015\nRegion of InstabilityCo  = 680 µF\nTJ = 25 °C\n12\nFigure 200.01\n03TYPICAL REGION OF STABILITY\nEQUIVALENT SERIES RESISTANCE †\nvs\nOUTPUT CURRENT\n10\nIO − Output Current − A1\n0.2ESR − Equivalent Series Resistance − ΩCo = 47 µF\nTJ = 25 °C\nRegion of Stability\nRegion of Instability\n12\n†Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally,\nand PWB trace resistance to C o.\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n13 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265THERMAL INFORMATION\nThe amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it\ndissipates during operation. All integrated circuits have a maximum allowable junction temperature (T Jmax)\nabove which normal operation is not assured. A system designer must design the operating environment sothat the operating junction temperature (T\nJ) does not exceed the maximum junction temperature (T Jmax). The\ntwo main environmental variables that a designer can use to improve thermal performance are air flow andexternal heatsinks. The purpose of this information is to aid the designer in determining the proper operatingenvironment for a linear regulator that is operating at a specific power level.\nIn general, the maximum expected power (P\nD(max)) consumed by a linear regulator is computed as:\nPDmax/C0043/C0466VI(avg)/C0042VO(avg)/C0467/C0032IO(avg)/C0041VI(avg)xI(Q)(1)\nWhere:\nVI(avg) is the average input voltage.\nVO(avg) is the average output voltage.\nIO(avg) is the average output current.\nI(Q) is the quiescent current.\nFor most TI LDO regulators, the quiescent current is insignificant compared to the average output current;\ntherefore, the term V I(avg) x I(Q) can be neglected. The operating junction temperature is computed by adding\nthe ambient temperature (T A) and the increase in temperature due to the regulator’s power dissipation. The\ntemperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal\nresistances between the junction and the case (R θJC), the case to heatsink (R θCS), and the heatsink to ambient\n(RθSA). Thermal resistances are measures of how effectively an object dissipates heat. T ypically, the larger the\ndevice, the more surface area available for power dissipation and the lower the object’s thermal resistance.\nFigure 21 illustrates these thermal resistances for (a) a TO−220 package attached to a heatsink, and (b) a\nTO−263 package mounted on a JEDEC High-K board.\nABC\nA\nB\nCTJA\nRθJC\nTCB\nRθCS\nTAC\nRθSA\n(a)(b)TO−263 Package\nTO−220 Package\nFigure 21. Thermal Resistances\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265THERMAL INFORMATION\nEquation 2 summarizes the computation:\nTJ/C0043TA/C0041PDmaxx/C0466RθJC/C0041RθCS/C0041RθSA/C0467 (2)\nThe R θJC is specific to each regulator as determined by its package, lead frame, and die size provided in the\nregulator’s datasheet. The R θSA is a function of the type and size of heatsink. For example, black body radiator\ntype heatsinks, like the one attached to the TO−220 package in Figure 21(a), can have R θCS values ranging\nfrom 5 °C/W for very large heatsinks to 50 °C/W for very small heatsinks. The R θCS is a function of how the\npackage is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to aTO−220 package, R\nθCS of 1°C/W is reasonable.\nEven if no external black body radiator  type heatsink is attached to the package, the board on which the regulator\nis mounted will provide some heatsinking through the pin solder connections. Some packages, like the T O−263\nand TI’s TSSOP PowerPAD \uf8ea packages, use a copper plane underneath the package or the circuit board’s\nground plane for additional heatsinking to improve their thermal performance. Computer aided thermalmodeling can be used to compute very accurate approximations of an integrated circuit’s thermal performance\nin different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks,\nand different air flows, etc.). Using these models, the three thermal resistances can be combined into onethermal resistance between junction and ambient (R\nθJA). This R θJA is valid only for the specific operating\nenvironment used in the computer model.\nEquation 2 simplifies into equation 3:\nTJ/C0043TA/C0041PDmaxx RθJA(3)\nRearranging equation 3 gives equation 4:\nRθJA/C0043TJ–TA\nPDmax(4)\nUsing equation 3 and the computer model generated curves shown in Figures 22 and 25, a designer can quickly\ncompute the required heatsink thermal resistance/board area for a given ambient temperature, powerdissipation, and operating environment.\nPowerPAD is a trademark of Texas Instruments.\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n15 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265THERMAL INFORMATION\nTO−220 power dissipation\nThe TO−220 package provides an effective means of managing power dissipation in through-hole applications.\nThe TO−220 package dimensions are provided in the Mechanical Data  section at the end of the data sheet. A\nheatsink can be used with the TO−220 package to ef fectively lower the junction-to-ambient thermal resistance.\nTo illustrate, the TPS75725 in a TO−220 package was chosen. For this example, the average input voltage is\n3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55 °C, the air flow\nis 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current,\nthe maximum average power is:\nPDmax/C0043(3.3–2.5)Vx3A /C00432.4 W (5)\nSubstituting T Jmax for T J into equation 4 gives equation 6:\nRθJAmax/C0043(125–55) °C/C03242.4W /C004329°C/C0324W (6)\nFrom Figure 22, R θJA vs Heatsink Thermal Resistance, a heatsink with R θSA = 22 °C/W is required to dissipate\n2.4 W. The model operating environment used in the computer model to construct Figure 22 consisted of astandard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. Since the package\npins were soldered to the board, 450 mm\n2 of the board was modeled as a heatsink. Figure 23 shows the side\nview of the operating environment used in the computer model.\n5152535455565\n05 10152025\nRθSA − Heatsink Thermal Resistance − °C/WTHERMAL RESISTANCE\nvs\nHEATSINK THERMAL RESISTANCE− Thermal Resistance − θJAR C/W °\nNo HeatsinkNatural Convection\nAir Flow = 150 LFM\nAir Flow = 250 LFM\nAir Flow = 500 LFM\nFigure 22\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n16 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265THERMAL INFORMATION\nTO−220 power dissipation (continued)\n1 oz. Copper\nPower Plane 1 oz. Copper\nGround Plane0.21 mm 0.21 mm\nFigure 23\nFrom the data in Figure 22 and rearranging equation 4, the maximum power dissipation for a different heatsink\nRθSA and a specific ambient temperature can be computed (see Figure 24).\nFigure 24110\n0 10 20− Power Dissipation Limit  − WPDPOWER DISSIPATION\nvs\nHEATSINK THERMAL RESISTANCE\nRθSA − Heatsink Thermal Resistance − °C/WNo HeatsinkTA = 55 °C\nNatural ConvectionAir Flow = 150 LFMAir Flow = 250 LFMAir Flow = 500 LFM\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n17 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265THERMAL INFORMATION\nTO−263 power dissipation\nThe TO−263 package provides an effective means of managing power dissipation in surface mount\napplications. The T O−263 package dimensions are provided in the Mechanical Data  section at the end of the\ndata sheet. The addition of a copper plane directly underneath the TO−263 package enhances the thermalperformance of the package.\nTo illustrate, the TPS75725 in a TO−263 package was chosen. For this example, the average input voltage is\n3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55 °C, the air flow\nis 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current,\nthe maximum average power is:\nP\nDmax/C0043(3.3–2.5)Vx3A /C00432.4 W (7)\nSubstituting T Jmax for T J into equation 4 gives equation 8:\nRθJAmax/C0043(125–55) °C/C03242.4W /C004329°C/C0324W (8)\nFrom Figure 25, R θJA vs Copper Heatsink Area, the ground plane needs to be 2 cm 2 for the part to dissipate\n2.4 W. The model operating environment used in the computer model to construct Figure 25 consisted of astandard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. The package issoldered to a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. Figure 26 shows\nthe side view of the operating environment used in the computer model.\nFigure 25152025303540\n0 0.01 0.1 1 10 100THERMAL RESISTANCE\nvs\nCOPPER HEATSINK AREA\nCopper Heatsink Area − cm 2− Thermal Resistance − θJAR C/W °No Air Flow\n150 LFM\n250 LFM\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n18 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265THERMAL INFORMATION\nTO−263 power dissipation (continued)\n1 oz. Copper\nPower Plane\n1 oz. Copper\nGround Plane2 oz. Copper Solder Pad\nwith 25 Thermal Vias\nThermal Vias, 0.3 mm\nDiameter, 1.5 mm Pitch\nFigure 26\nFrom the data in Figure 25 and rearranging equation 4, the maximum power dissipation for a different ground\nplane area and a specific ambient temperature can be computed (see Figure 27).\nFigure 2712345\n0 0.01 0.1 1 10 100MAXIMUM POWER DISSIPATION\nvs\nCOPPER HEATSINK AREA− Maximum Power Dissipation − WPD\nCopper Heatsink Area − cm 2TA = 55 °C\nNo Air Flow150 LFM250 LFM\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n19 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265APPLICATION INFORMATION\nprogramming the TPS75701 adjustable LDO regulator\nThe output voltage of the TPS75701 adjustable regulator is programmed using an external resistor divider as\nshown in Figure 28. The output voltage is calculated using:\nVO/C0043Vref/C0032/C04661/C0041R1\nR2/C0467 (9)\nWhere:\nVref = 1.224 V typ (the internal reference voltage)\nResistors R1 and R2 should be chosen for approximately 40- µA divider current. Lower value resistors can be\nused but offer no inherent advantage and waste more power. Higher values should be avoided as leakagecurrents at FB increase the output voltage error. The recommended design procedure is to chooseR2 = 30.1 k Ω to set the divider current at 40 µA and then calculate R1 using:\nR1/C0043/C0466VO\nVref/C00421/C0467/C0032R2 (10)\nVOVI\nOUT\nFBR1\nR2GNDENIN\n≤0.7 V≥2 VTPS75701\n1 µF\nCoOUTPUT VOLTAGE\nPROGRAMMING GUIDE\nOUTPUT\nVOLTAGER1 R2\n2.5 V\n3.3 V\n3.6 VUNIT\n31.4\n51\n58.330.1\n30.1\n30.1kΩ\nkΩ\nkΩ\nFigure 28. TPS75701 Adjustable LDO Regulator Programming\nregulator protection\nThe TPS757xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input\nvoltage drops below the output voltage (e.g., during power down). Current is conducted from the output to theinput and is not internally limited. When extended reverse voltage is anticipated, external limiting may beappropriate.\nThe TPS757xx also features internal current limiting and thermal protection. During normal operation, the\nTPS757xx limits output current to approximately 10 A. When current limiting engages, the output voltage scales\nback linearly until the overcurrent condition ends. While current limiting is designed to prevent gross devicefailure, care shoul d be taken not to exceed the power dissipation ratings of the package. If the temperature of\nthe device exceeds 150 °C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below\n130°C(typ), regulator operation resumes.\n/C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0049/C0056/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0050/C0053/C0044  /C0084/C0080/C0083/C0055/C0053/C0055/C0051/C0051  /C0087/C0073/C0084/C0072  /C0080/C0079/C0087/C0069/C0082  /C0071/C0079/C0079/C0068  /C0065/C0078/C0068\n/C0084/C0080/C0083/C0055/C0053/C0055/C0048/C0049  /C0070/C0065/C0083/C0084/C0262/C0084/C0082/C0065/C0078/C0083/C0073/C0069/C0078/C0084  /C0082/C0069/C0083/C0080/C0079/C0078/C0083/C0069  /C0051/C0262/C0065 /C0076/C0079/C0087/C0262/C0068/C0082/C0079/C0080/C0079/C0085/C0084\n/C0086/C0079/C0076/C0084/C0065/C0071/C0069  /C0082/C0069/C0071/C0085/C0076/C0065/C0084/C0079/C0082/C0083\nSLVS306E − NOVEMBER 2000 − REVISED FEBRUARY 2009\n20 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265APPLICATION INFORMATION\ninput capacitor\nFor a typical application, a ceramic input bypass capacitor (0.22 µF − 1 µF) is recommended to ensure device\nstability. This capacitor should be as close as possible to the input pin. Due to the impedance of the input supply,\nlarge transient currents will cause the input voltage to droop. If this droop causes the input voltage to drop belowthe UVLO threshold, the device will turn off. Therefore, it is recommended that a larger capacitor be placed inparallel with the ceramic bypass capacitor at the regulator’s input. The size of this capacitor depends on theoutput current, response time of the main power supply, and the main power supply’s distance to the regulator.\nAt a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimumUVLO threshold voltage during normal operating conditions.\noutput capacitor\nAs with most LDO regulators, the TPS757xx requires an output capacitor connected between OUT and GNDto stabilize the internal control loop. The minimum recommended capacitance value is 47 µF with an ESR\n(equivalent series resistance) of at least 200 m Ω. As shown in Figure 29, most capacitor and ESR combinations\nwith a product of 47e−6 x 0.2 = 9.4e−6 or larger will be stable, provided the capacitor value is at least 47 µF.\nSolid tantalum electrolytic and aluminum electrolytic capacitors are all suitable, provided they meet therequirements described in this section. Larger capacitors provide a wider range of stability and better loadtransient response.\nThis information along with the ESR graphs, Figures 19, 20, and 29, is included to assist in selection of suitable\ncapacitance for the user’s application. When necessary to achieve low height requirements along with highoutput current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meetthese guidelines.\n100\n47\n10\n0.01OUTPUT CAPACITANCE\nvs\nEQUIVALENT SERIES RESISTANCE\n1000\n0.1\nESR − Equivalent Series Resistance − ΩOutput Capacitance − F µ\nFigure 29Y = ESRmin x C oRegion of Stability\nRegion of InstabilityESR min x C o = Constant\n0.2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS75701KC ACTIVE TO-220 KC 550RoHS & Green Call TI | SN N / A for Pkg Type -40 to 125 75701Samples\nTPS75701KCG3 ACTIVE TO-220 KC 550RoHS & Green SN N / A for Pkg Type -40 to 125 75701Samples\nTPS75701KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green Call TI | SN Level-2-260C-1 YEAR -40 to 125 75701Samples\nTPS75715KC ACTIVE TO-220 KC 550RoHS & Green Call TI | SN N / A for Pkg Type -40 to 125 75715Samples\nTPS75715KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green Call TI | SN Level-2-260C-1 YEAR -40 to 125 75715Samples\nTPS75718KC ACTIVE TO-220 KC 550RoHS & Green Call TI | SN N / A for Pkg Type -40 to 125 75718Samples\nTPS75718KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green Call TI | SN Level-2-260C-1 YEAR -40 to 125 75718Samples\nTPS75725KC ACTIVE TO-220 KC 550RoHS & Green Call TI | SN N / A for Pkg Type -40 to 125 75725Samples\nTPS75725KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green Call TI | SN Level-2-260C-1 YEAR -40 to 125 75725Samples\nTPS75733KC ACTIVE TO-220 KC 550RoHS & Green Call TI | SN N / A for Pkg Type -40 to 125 75733Samples\nTPS75733KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green Call TI | SN Level-2-260C-1 YEAR -40 to 125 75733Samples\nTPS75733KTTRG3 ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 75733Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS75701KC KC TO-220 5 50 546 31 11930 3.17\nTPS75701KCG3 KC TO-220 5 50 546 31 11930 3.17\nTPS75715KC KC TO-220 5 50 546 31 11930 3.17\nTPS75718KC KC TO-220 5 50 546 31 11930 3.17\nTPS75725KC KC TO-220 5 50 546 31 11930 3.17\nTPS75733KC KC TO-220 5 50 546 31 11930 3.17PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\nwww.ti.comPACKAGE OUTLINE\nCB\n9.25\n7.676.865.693.052.54\n14.7312.29\n5X 1.020.64\n4X 1.78.896.86\n12.8810.08(6.275)4.834.06\n1.401.14\n3.052.030.610.30-3.96 3.71\n6.82X (R1)\nOPTIONAL16.51\nMAXA10.679.65\n(4.25)\n4215009/A   01/2017TO-220 - 16.51 mm max height KC0005A\nTO-220\n NOTES:  1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for    reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Shape may vary per different assembly sites.0.25 C A BPIN 1 ID\n(OPTIONAL)\n1 5OPTIONAL\nCHAMFERSCALE  0.850\nNOTE 3\n1 5A A A A\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MAX\nALL AROUND(1.45)\n(2)\n(R0.05) TYP4X (1.45)\n4X (2)\n5X ( 1.2)(1.7) TYP\n(6.8)FULL R\nTYPTO-220 - 16.51 mm max height KC0005A\nTO-220\n4215009/A   01/2017LAND PATTERN\nNON-SOLDER MASK DEFINED\nSCALE:12XPKG\nPKGMETALTYP\nSOLDER MASKOPENING, TYP1 5\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS75733KTTR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Output Voltage: 3.3 V (fixed)
  - Input Voltage Range: 2.85 V to 5.5 V

- **Current Ratings:**
  - Maximum Output Current: 3 A

- **Power Consumption:**
  - Quiescent Current: 125 µA (typical), drops to <1 µA in shutdown mode

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40 °C to 125 °C

- **Package Type:**
  - Available in TO-220 (KC) and TO-263 (KTT) packages

- **Special Features:**
  - Low dropout voltage: Typically 150 mV at 3 A
  - Fast transient response
  - Thermal shutdown protection
  - Power-good (PG) status output for fixed options
  - Adjustable output version available (TPS75701)

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

**Description:**
The TPS75733KTTR is a low-dropout (LDO) voltage regulator designed to provide a stable output voltage of 3.3 V with a maximum output current of 3 A. It features a low dropout voltage of typically 150 mV at full load, making it suitable for applications where power efficiency is critical. The device includes a power-good output that indicates the status of the output voltage, and it has built-in thermal shutdown protection to prevent damage from overheating.

**Typical Applications:**
The TPS75733KTTR is commonly used in various applications, including:
- Power management in battery-operated devices
- Microcontroller and DSP power supplies
- Post-regulation for switching power supplies
- Any application requiring a stable and efficient voltage supply with low dropout characteristics

This LDO is particularly beneficial in systems where space is limited and efficiency is paramount, such as portable electronics, telecommunications equipment, and automotive applications.