<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="79" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="239" />
   <clocksource preferredWidth="238" />
   <frequency preferredWidth="219" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Avalon Verification Suite,Library/Digital Signal Processing,Project,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Memories and Memory Controllers,Library/Memories and Memory Controllers/External Memory Interfaces/Performance Monitors,Library/Digital Signal Processing/Error Detection_Correction,Library" />
 <window width="1000" height="700" x="0" y="25" />
 <generation
   synthesis="0"
   block_symbol_file="0"
   simulation="VERILOG"
   testbench_system="STANDARD"
   testbench_simulation="VERILOG" />
</preferences>
