
*** Running vivado
    with args -log stopwatch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source stopwatch.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2140.379 ; gain = 4.027 ; free physical = 231 ; free virtual = 2002
Command: synth_design -top stopwatch -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11062
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2154.285 ; gain = 13.766 ; free physical = 117 ; free virtual = 1531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/sources_1/new/stopwatch.v:23]
INFO: [Synth 8-6157] synthesizing module 'freq' [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/sources_1/new/clock1k.v:21]
INFO: [Synth 8-6155] done synthesizing module 'freq' (1#1) [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/sources_1/new/clock1k.v:21]
INFO: [Synth 8-6157] synthesizing module 'segment_disply' [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/sources_1/new/7segment_disply.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/sources_1/new/7segment_disply.v:35]
INFO: [Synth 8-6155] done synthesizing module 'segment_disply' (2#1) [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/sources_1/new/7segment_disply.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/sources_1/new/stopwatch.v:158]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (3#1) [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/sources_1/new/stopwatch.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2195.223 ; gain = 54.703 ; free physical = 210 ; free virtual = 1473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2210.066 ; gain = 69.547 ; free physical = 201 ; free virtual = 1471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2210.066 ; gain = 69.547 ; free physical = 201 ; free virtual = 1471
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2210.066 ; gain = 0.000 ; free physical = 157 ; free virtual = 1465
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/constrs_1/new/st.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/constrs_1/new/st.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
create_clock: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:32 . Memory (MB): peak = 2332.793 ; gain = 2.969 ; free physical = 560 ; free virtual = 1355
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/constrs_1/new/st.xdc:40]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/constrs_1/new/st.xdc:40]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/constrs_1/new/st.xdc:42]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/constrs_1/new/st.xdc:42]
Finished Parsing XDC File [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/constrs_1/new/st.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/verilog projects vivado/stopwatch/stopwatch.srcs/constrs_1/new/st.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.793 ; gain = 0.000 ; free physical = 504 ; free virtual = 1358
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2332.793 ; gain = 0.000 ; free physical = 501 ; free virtual = 1358
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:01:56 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 374 ; free virtual = 1403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:01:56 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 374 ; free virtual = 1403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:01:56 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 373 ; free virtual = 1403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:01:57 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 365 ; free virtual = 1396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	  11 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:02:00 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 351 ; free virtual = 1389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:02:11 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 206 ; free virtual = 1273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:02:11 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 205 ; free virtual = 1272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:02:11 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 204 ; free virtual = 1271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 204 ; free virtual = 1275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 204 ; free virtual = 1275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 204 ; free virtual = 1275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 204 ; free virtual = 1275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 204 ; free virtual = 1275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 204 ; free virtual = 1275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |    33|
|5     |LUT3   |    10|
|6     |LUT4   |    78|
|7     |LUT5   |    16|
|8     |LUT6   |    32|
|9     |MUXF7  |     7|
|10    |FDCE   |    97|
|11    |FDPE   |     8|
|12    |FDRE   |     7|
|13    |IBUF   |    10|
|14    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.793 ; gain = 192.273 ; free physical = 204 ; free virtual = 1275
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 2332.793 ; gain = 69.547 ; free physical = 256 ; free virtual = 1327
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.801 ; gain = 192.273 ; free physical = 255 ; free virtual = 1328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2332.801 ; gain = 0.000 ; free physical = 240 ; free virtual = 1323
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.801 ; gain = 0.000 ; free physical = 250 ; free virtual = 1348
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:02:53 . Memory (MB): peak = 2332.801 ; gain = 192.422 ; free physical = 391 ; free virtual = 1490
INFO: [Common 17-1381] The checkpoint '/home/student/verilog projects vivado/stopwatch/stopwatch.runs/synth_1/stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_utilization_synth.rpt -pb stopwatch_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:07 . Memory (MB): peak = 2364.809 ; gain = 0.000 ; free physical = 370 ; free virtual = 1494
INFO: [Common 17-206] Exiting Vivado at Wed Apr  7 15:49:32 2021...
