{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575935992277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575935992278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 20:59:52 2019 " "Processing started: Mon Dec  9 20:59:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575935992278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575935992278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_MONO -c MIPS_MONO " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_MONO -c MIPS_MONO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575935992278 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575935992434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_MIPS-arch1 " "Found design unit 1: control_MIPS-arch1" {  } { { "control_MIPS.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/control_MIPS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992798 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_MIPS " "Found entity 1: Control_MIPS" {  } { { "control_MIPS.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/control_MIPS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch1 " "Found design unit 1: ALU-arch1" {  } { { "ALU.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992799 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/ALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_Op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Op-arch1 " "Found design unit 1: ALU_Op-arch1" {  } { { "ALU_Op.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/ALU_Op.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992799 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Op " "Found entity 1: ALU_Op" {  } { { "ALU_Op.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/ALU_Op.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-arch1 " "Found design unit 1: Register_File-arch1" {  } { { "Register_File.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Register_File.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Register_File.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Data_Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-arch1 " "Found design unit 1: Data_Memory-arch1" {  } { { "Data_Memory.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Data_Memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Data_Memory.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add-arch1 " "Found design unit 1: Add-arch1" {  } { { "Add.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Add.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992801 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Add.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_32bits-arch_1 " "Found design unit 1: mux2x1_32bits-arch_1" {  } { { "mux2x1_32bits.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/mux2x1_32bits.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992801 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32bits " "Found entity 1: mux2x1_32bits" {  } { { "mux2x1_32bits.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/mux2x1_32bits.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5bits-arch_1 " "Found design unit 1: mux2x1_5bits-arch_1" {  } { { "mux2x1_5bits.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/mux2x1_5bits.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992802 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bits " "Found entity 1: mux2x1_5bits" {  } { { "mux2x1_5bits.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/mux2x1_5bits.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extend_16_to_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sign_Extend_16_to_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extend_16_to_32-arch1 " "Found design unit 1: Sign_Extend_16_to_32-arch1" {  } { { "Sign_Extend_16_to_32.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Sign_Extend_16_to_32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend_16_to_32 " "Found entity 1: Sign_Extend_16_to_32" {  } { { "Sign_Extend_16_to_32.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Sign_Extend_16_to_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_Left_26_to_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Shift_Left_26_to_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left_26_to_28-arch1 " "Found design unit 1: Shift_Left_26_to_28-arch1" {  } { { "Shift_Left_26_to_28.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Shift_Left_26_to_28.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_26_to_28 " "Found entity 1: Shift_Left_26_to_28" {  } { { "Shift_Left_26_to_28.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Shift_Left_26_to_28.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_Left_2_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Shift_Left_2_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left_2_32bits-arch1 " "Found design unit 1: Shift_Left_2_32bits-arch1" {  } { { "Shift_Left_2_32bits.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Shift_Left_2_32bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2_32bits " "Found entity 1: Shift_Left_2_32bits" {  } { { "Shift_Left_2_32bits.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Shift_Left_2_32bits.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch1 " "Found design unit 1: PC-arch1" {  } { { "PC.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/PC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992804 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/PC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch1 " "Found design unit 1: Datapath-arch1" {  } { { "Datapath.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992805 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Instruction_Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory-arch1 " "Found design unit 1: Instruction_Memory-arch1" {  } { { "Instruction_Memory.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Instruction_Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Instruction_Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top_MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Top_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_MIPS-arch1 " "Found design unit 1: Top_MIPS-arch1" {  } { { "Top_MIPS.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Top_MIPS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_MIPS " "Found entity 1: Top_MIPS" {  } { { "Top_MIPS.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Top_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575935992806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575935992806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_MIPS " "Elaborating entity \"Top_MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575935992865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_MIPS Control_MIPS:u_Control " "Elaborating entity \"Control_MIPS\" for hierarchy \"Control_MIPS:u_Control\"" {  } { { "Top_MIPS.vhd" "u_Control" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Top_MIPS.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:u_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:u_Datapath\"" {  } { { "Top_MIPS.vhd" "u_Datapath" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Top_MIPS.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_ALU_Z Datapath.vhd(140) " "Verilog HDL or VHDL warning at Datapath.vhd(140): object \"w_ALU_Z\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575935992882 "|Top_MIPS|Datapath:u_Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_Verif_Branch Datapath.vhd(141) " "VHDL Signal Declaration warning at Datapath.vhd(141): used implicit default value for signal \"w_Verif_Branch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575935992882 "|Top_MIPS|Datapath:u_Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Datapath:u_Datapath\|PC:u_PC " "Elaborating entity \"PC\" for hierarchy \"Datapath:u_Datapath\|PC:u_PC\"" {  } { { "Datapath.vhd" "u_PC" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Datapath:u_Datapath\|Add:u_Add_PC_Plus_4 " "Elaborating entity \"Add\" for hierarchy \"Datapath:u_Datapath\|Add:u_Add_PC_Plus_4\"" {  } { { "Datapath.vhd" "u_Add_PC_Plus_4" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_2_32bits Datapath:u_Datapath\|Shift_Left_2_32bits:u_Shift_Left_2_32bits " "Elaborating entity \"Shift_Left_2_32bits\" for hierarchy \"Datapath:u_Datapath\|Shift_Left_2_32bits:u_Shift_Left_2_32bits\"" {  } { { "Datapath.vhd" "u_Shift_Left_2_32bits" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_26_to_28 Datapath:u_Datapath\|Shift_Left_26_to_28:u_Shift_Left_26_to_28 " "Elaborating entity \"Shift_Left_26_to_28\" for hierarchy \"Datapath:u_Datapath\|Shift_Left_26_to_28:u_Shift_Left_26_to_28\"" {  } { { "Datapath.vhd" "u_Shift_Left_26_to_28" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32bits Datapath:u_Datapath\|mux2x1_32bits:u_Mux1_Next_PC " "Elaborating entity \"mux2x1_32bits\" for hierarchy \"Datapath:u_Datapath\|mux2x1_32bits:u_Mux1_Next_PC\"" {  } { { "Datapath.vhd" "u_Mux1_Next_PC" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:u_Datapath\|ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"Datapath:u_Datapath\|ALU:u_ALU\"" {  } { { "Datapath.vhd" "u_ALU" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5bits Datapath:u_Datapath\|mux2x1_5bits:u_Mux_Addr_Wr " "Elaborating entity \"mux2x1_5bits\" for hierarchy \"Datapath:u_Datapath\|mux2x1_5bits:u_Mux_Addr_Wr\"" {  } { { "Datapath.vhd" "u_Mux_Addr_Wr" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend_16_to_32 Datapath:u_Datapath\|Sign_Extend_16_to_32:u_Sign_Extend " "Elaborating entity \"Sign_Extend_16_to_32\" for hierarchy \"Datapath:u_Datapath\|Sign_Extend_16_to_32:u_Sign_Extend\"" {  } { { "Datapath.vhd" "u_Sign_Extend" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Datapath:u_Datapath\|Data_Memory:u_Data_Memory " "Elaborating entity \"Data_Memory\" for hierarchy \"Datapath:u_Datapath\|Data_Memory:u_Data_Memory\"" {  } { { "Datapath.vhd" "u_Data_Memory" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Datapath:u_Datapath\|Register_File:u_Register_File " "Elaborating entity \"Register_File\" for hierarchy \"Datapath:u_Datapath\|Register_File:u_Register_File\"" {  } { { "Datapath.vhd" "u_Register_File" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Datapath:u_Datapath\|Instruction_Memory:u_Instruction_Memory " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Datapath:u_Datapath\|Instruction_Memory:u_Instruction_Memory\"" {  } { { "Datapath.vhd" "u_Instruction_Memory" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Datapath.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Op ALU_Op:u_ALU_Op " "Elaborating entity \"ALU_Op\" for hierarchy \"ALU_Op:u_ALU_Op\"" {  } { { "Top_MIPS.vhd" "u_ALU_Op" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Top_MIPS.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575935992920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575935993422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575935993422 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Clk " "No output dependent on input pin \"i_Clk\"" {  } { { "Top_MIPS.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Top_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575935993509 "|Top_MIPS|i_Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Rst " "No output dependent on input pin \"i_Rst\"" {  } { { "Top_MIPS.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Top_MIPS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575935993509 "|Top_MIPS|i_Rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575935993509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575935993510 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575935993510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575935993510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575935993521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 20:59:53 2019 " "Processing ended: Mon Dec  9 20:59:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575935993521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575935993521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575935993521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575935993521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575935994787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575935994788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 20:59:54 2019 " "Processing started: Mon Dec  9 20:59:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575935994788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575935994788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_MONO -c MIPS_MONO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_MONO -c MIPS_MONO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575935994789 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575935994815 ""}
{ "Info" "0" "" "Project  = MIPS_MONO" {  } {  } 0 0 "Project  = MIPS_MONO" 0 0 "Fitter" 0 0 1575935994817 ""}
{ "Info" "0" "" "Revision = MIPS_MONO" {  } {  } 0 0 "Revision = MIPS_MONO" 0 0 "Fitter" 0 0 1575935994817 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1575935994900 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MIPS_MONO EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design MIPS_MONO" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1575935995015 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1575935995069 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1575935995069 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575935995315 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575935995330 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575935995491 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575935995491 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575935995491 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575935995499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575935995499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575935995499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575935995499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575935995499 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575935995499 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575935995502 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Clk " "Pin i_Clk not assigned to an exact location on the device" {  } { { "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { i_Clk } } } { "Top_MIPS.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Top_MIPS.vhd" 7 0 0 } } { "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i_Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575935995833 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_Rst " "Pin i_Rst not assigned to an exact location on the device" {  } { { "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imianosky/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { i_Rst } } } { "Top_MIPS.vhd" "" { Text "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/Top_MIPS.vhd" 8 0 0 } } { "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/imianosky/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i_Rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575935995833 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1575935995833 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_MONO.sdc " "Synopsys Design Constraints File file not found: 'MIPS_MONO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575935996036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575935996037 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1575935996037 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1575935996037 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575935996038 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1575935996038 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575935996038 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575935996041 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575935996041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575935996041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575935996042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575935996042 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575935996043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575935996043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575935996043 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575935996043 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1575935996045 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1575935996045 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575935996045 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575935996046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1575935996046 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575935996046 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575935996052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575935996805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575935996847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575935996854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575935996954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575935996955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575935997226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575935997572 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575935997572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575935997640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575935997641 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1575935997641 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575935997641 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575935997646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575935997716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575935997869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575935997929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575935998060 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575935998352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/output_files/MIPS_MONO.fit.smsg " "Generated suppressed messages file /home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/output_files/MIPS_MONO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575935998699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575935998892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 20:59:58 2019 " "Processing ended: Mon Dec  9 20:59:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575935998892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575935998892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575935998892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575935998892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575936000111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575936000112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 20:59:59 2019 " "Processing started: Mon Dec  9 20:59:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575936000112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575936000112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_MONO -c MIPS_MONO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_MONO -c MIPS_MONO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575936000113 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575936000753 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575936000771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575936000956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 21:00:00 2019 " "Processing ended: Mon Dec  9 21:00:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575936000956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575936000956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575936000956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575936000956 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575936001018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575936002037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575936002038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 21:00:01 2019 " "Processing started: Mon Dec  9 21:00:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575936002038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575936002038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_MONO -c MIPS_MONO " "Command: quartus_sta MIPS_MONO -c MIPS_MONO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575936002038 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575936002064 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575936002152 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1575936002205 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1575936002205 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_MONO.sdc " "Synopsys Design Constraints File file not found: 'MIPS_MONO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575936002436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575936002436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1575936002437 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1575936002437 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1575936002437 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1575936002437 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575936002437 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1575936002440 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1575936002441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002445 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575936002450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1575936002475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1575936002727 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575936002745 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1575936002745 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1575936002745 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1575936002745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002747 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575936002749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575936002877 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1575936002877 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1575936002877 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1575936002877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575936002880 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575936003198 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575936003198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575936003212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 21:00:03 2019 " "Processing ended: Mon Dec  9 21:00:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575936003212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575936003212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575936003212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575936003212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575936004702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575936004703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 21:00:04 2019 " "Processing started: Mon Dec  9 21:00:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575936004703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575936004703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS_MONO -c MIPS_MONO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS_MONO -c MIPS_MONO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575936004703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_MONO_6_1200mv_85c_slow.vho /home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/ simulation " "Generated file MIPS_MONO_6_1200mv_85c_slow.vho in folder \"/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575936005027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_MONO_6_1200mv_0c_slow.vho /home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/ simulation " "Generated file MIPS_MONO_6_1200mv_0c_slow.vho in folder \"/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575936005052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_MONO_min_1200mv_0c_fast.vho /home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/ simulation " "Generated file MIPS_MONO_min_1200mv_0c_fast.vho in folder \"/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575936005067 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_MONO.vho /home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/ simulation " "Generated file MIPS_MONO.vho in folder \"/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575936005082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_MONO_6_1200mv_85c_vhd_slow.sdo /home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/ simulation " "Generated file MIPS_MONO_6_1200mv_85c_vhd_slow.sdo in folder \"/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575936005098 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_MONO_6_1200mv_0c_vhd_slow.sdo /home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/ simulation " "Generated file MIPS_MONO_6_1200mv_0c_vhd_slow.sdo in folder \"/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575936005113 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_MONO_min_1200mv_0c_vhd_fast.sdo /home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/ simulation " "Generated file MIPS_MONO_min_1200mv_0c_vhd_fast.sdo in folder \"/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575936005127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_MONO_vhd.sdo /home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/ simulation " "Generated file MIPS_MONO_vhd.sdo in folder \"/home/imianosky/Desktop/faculdade/projetos_sistemas_digitais/MIPS_MONO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575936005141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575936005173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 21:00:05 2019 " "Processing ended: Mon Dec  9 21:00:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575936005173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575936005173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575936005173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575936005173 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575936005241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575936023867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575936023868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 21:00:23 2019 " "Processing started: Mon Dec  9 21:00:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575936023868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1575936023868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp MIPS_MONO -c MIPS_MONO --netlist_type=sgate " "Command: quartus_rpp MIPS_MONO -c MIPS_MONO --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1575936023868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575936024026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 21:00:24 2019 " "Processing ended: Mon Dec  9 21:00:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575936024026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575936024026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575936024026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1575936024026 ""}
