
011GPIODriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000748  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080008f0  080008f0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080008f0  080008f0  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080008f0  080008f0  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080008f0  080008f0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080008f0  080008f0  000108f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080008f4  080008f4  000108f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080008f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
 10 .bss          00000030  20000004  20000004  00020004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000034  20000034  00020004  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000cc1  00000000  00000000  0002002e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003de  00000000  00000000  00020cef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000158  00000000  00000000  000210d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000110  00000000  00000000  00021228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000003d4  00000000  00000000  00021338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000175f  00000000  00000000  0002170c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000054d3  00000000  00000000  00022e6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0002833e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000045c  00000000  00000000  00028390  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000004 	.word	0x20000004
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080008d8 	.word	0x080008d8

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000008 	.word	0x20000008
 80001e4:	080008d8 	.word	0x080008d8

080001e8 <GPIOSetMode>:

#include <stdint.h>
#include "gpio_driver.h"

void GPIOSetMode(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOMode)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b085      	sub	sp, #20
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
 80001f0:	460b      	mov	r3, r1
 80001f2:	70fb      	strb	r3, [r7, #3]
 80001f4:	4613      	mov	r3, r2
 80001f6:	70bb      	strb	r3, [r7, #2]

	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	60fb      	str	r3, [r7, #12]

	pGPIO->MODER &= ~(0x03 << 2*GPIOPinNum);
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	78fa      	ldrb	r2, [r7, #3]
 8000202:	0052      	lsls	r2, r2, #1
 8000204:	2103      	movs	r1, #3
 8000206:	fa01 f202 	lsl.w	r2, r1, r2
 800020a:	43d2      	mvns	r2, r2
 800020c:	401a      	ands	r2, r3
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	601a      	str	r2, [r3, #0]
	pGPIO->MODER |= (GPIOMode << 2*GPIOPinNum);
 8000212:	68fb      	ldr	r3, [r7, #12]
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	78b9      	ldrb	r1, [r7, #2]
 8000218:	78fa      	ldrb	r2, [r7, #3]
 800021a:	0052      	lsls	r2, r2, #1
 800021c:	fa01 f202 	lsl.w	r2, r1, r2
 8000220:	431a      	orrs	r2, r3
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	601a      	str	r2, [r3, #0]

}
 8000226:	bf00      	nop
 8000228:	3714      	adds	r7, #20
 800022a:	46bd      	mov	sp, r7
 800022c:	bc80      	pop	{r7}
 800022e:	4770      	bx	lr

08000230 <GPIOWritePin>:

	return value;
}

void GPIOWritePin(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOValue)
{
 8000230:	b480      	push	{r7}
 8000232:	b085      	sub	sp, #20
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
 8000238:	460b      	mov	r3, r1
 800023a:	70fb      	strb	r3, [r7, #3]
 800023c:	4613      	mov	r3, r2
 800023e:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	60fb      	str	r3, [r7, #12]

	pGPIO->ODR &= ~(1 << GPIOPinNum);
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	695b      	ldr	r3, [r3, #20]
 8000248:	78fa      	ldrb	r2, [r7, #3]
 800024a:	2101      	movs	r1, #1
 800024c:	fa01 f202 	lsl.w	r2, r1, r2
 8000250:	43d2      	mvns	r2, r2
 8000252:	401a      	ands	r2, r3
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	615a      	str	r2, [r3, #20]
	pGPIO->ODR |= (GPIOValue << GPIOPinNum);
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	695b      	ldr	r3, [r3, #20]
 800025c:	78b9      	ldrb	r1, [r7, #2]
 800025e:	78fa      	ldrb	r2, [r7, #3]
 8000260:	fa01 f202 	lsl.w	r2, r1, r2
 8000264:	431a      	orrs	r2, r3
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	615a      	str	r2, [r3, #20]
}
 800026a:	bf00      	nop
 800026c:	3714      	adds	r7, #20
 800026e:	46bd      	mov	sp, r7
 8000270:	bc80      	pop	{r7}
 8000272:	4770      	bx	lr

08000274 <EnablePeriClk>:
/* Peripheral Clock Enable and Disable Functions */



void EnablePeriClk(uint32_t *PeripheralAddress)
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
	uint32_t *pRCCPeriClkReg;

	if(PeripheralAddress == GPIOA) {
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	4a88      	ldr	r2, [pc, #544]	; (80004a0 <EnablePeriClk+0x22c>)
 8000280:	4293      	cmp	r3, r2
 8000282:	d108      	bne.n	8000296 <EnablePeriClk+0x22>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000284:	4b87      	ldr	r3, [pc, #540]	; (80004a4 <EnablePeriClk+0x230>)
 8000286:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOA_RCC_PERI_CLK_BIT_POS);
 8000288:	68fb      	ldr	r3, [r7, #12]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	f043 0201 	orr.w	r2, r3, #1
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	601a      	str	r2, [r3, #0]
	}
	else if (PeripheralAddress == TIM5) {
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
			*pRCCPeriClkReg |= (1 << TIM5_RCC_PERI_CLK_BIT_POS);
	}
}
 8000294:	e19b      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOB) {
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	4a83      	ldr	r2, [pc, #524]	; (80004a8 <EnablePeriClk+0x234>)
 800029a:	4293      	cmp	r3, r2
 800029c:	d108      	bne.n	80002b0 <EnablePeriClk+0x3c>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 800029e:	4b81      	ldr	r3, [pc, #516]	; (80004a4 <EnablePeriClk+0x230>)
 80002a0:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOB_RCC_PERI_CLK_BIT_POS);
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	f043 0202 	orr.w	r2, r3, #2
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	601a      	str	r2, [r3, #0]
}
 80002ae:	e18e      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOC) {
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	4a7e      	ldr	r2, [pc, #504]	; (80004ac <EnablePeriClk+0x238>)
 80002b4:	4293      	cmp	r3, r2
 80002b6:	d108      	bne.n	80002ca <EnablePeriClk+0x56>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 80002b8:	4b7a      	ldr	r3, [pc, #488]	; (80004a4 <EnablePeriClk+0x230>)
 80002ba:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOC_RCC_PERI_CLK_BIT_POS);
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	f043 0204 	orr.w	r2, r3, #4
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	601a      	str	r2, [r3, #0]
}
 80002c8:	e181      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOD) {
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	4a78      	ldr	r2, [pc, #480]	; (80004b0 <EnablePeriClk+0x23c>)
 80002ce:	4293      	cmp	r3, r2
 80002d0:	d108      	bne.n	80002e4 <EnablePeriClk+0x70>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 80002d2:	4b74      	ldr	r3, [pc, #464]	; (80004a4 <EnablePeriClk+0x230>)
 80002d4:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOD_RCC_PERI_CLK_BIT_POS);
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	f043 0208 	orr.w	r2, r3, #8
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	601a      	str	r2, [r3, #0]
}
 80002e2:	e174      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOE) {
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	4a73      	ldr	r2, [pc, #460]	; (80004b4 <EnablePeriClk+0x240>)
 80002e8:	4293      	cmp	r3, r2
 80002ea:	d108      	bne.n	80002fe <EnablePeriClk+0x8a>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 80002ec:	4b6d      	ldr	r3, [pc, #436]	; (80004a4 <EnablePeriClk+0x230>)
 80002ee:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOE_RCC_PERI_CLK_BIT_POS);
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	f043 0210 	orr.w	r2, r3, #16
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	601a      	str	r2, [r3, #0]
}
 80002fc:	e167      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOF) {
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	4a6d      	ldr	r2, [pc, #436]	; (80004b8 <EnablePeriClk+0x244>)
 8000302:	4293      	cmp	r3, r2
 8000304:	d108      	bne.n	8000318 <EnablePeriClk+0xa4>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000306:	4b67      	ldr	r3, [pc, #412]	; (80004a4 <EnablePeriClk+0x230>)
 8000308:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOF_RCC_PERI_CLK_BIT_POS);
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f043 0220 	orr.w	r2, r3, #32
 8000312:	68fb      	ldr	r3, [r7, #12]
 8000314:	601a      	str	r2, [r3, #0]
}
 8000316:	e15a      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOG) {
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	4a68      	ldr	r2, [pc, #416]	; (80004bc <EnablePeriClk+0x248>)
 800031c:	4293      	cmp	r3, r2
 800031e:	d108      	bne.n	8000332 <EnablePeriClk+0xbe>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000320:	4b60      	ldr	r3, [pc, #384]	; (80004a4 <EnablePeriClk+0x230>)
 8000322:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOG_RCC_PERI_CLK_BIT_POS);
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	601a      	str	r2, [r3, #0]
}
 8000330:	e14d      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOH) {
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4a62      	ldr	r2, [pc, #392]	; (80004c0 <EnablePeriClk+0x24c>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d108      	bne.n	800034c <EnablePeriClk+0xd8>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 800033a:	4b5a      	ldr	r3, [pc, #360]	; (80004a4 <EnablePeriClk+0x230>)
 800033c:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOH_RCC_PERI_CLK_BIT_POS);
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	601a      	str	r2, [r3, #0]
}
 800034a:	e140      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOI) {
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	4a5d      	ldr	r2, [pc, #372]	; (80004c4 <EnablePeriClk+0x250>)
 8000350:	4293      	cmp	r3, r2
 8000352:	d108      	bne.n	8000366 <EnablePeriClk+0xf2>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000354:	4b53      	ldr	r3, [pc, #332]	; (80004a4 <EnablePeriClk+0x230>)
 8000356:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOI_RCC_PERI_CLK_BIT_POS);
 8000358:	68fb      	ldr	r3, [r7, #12]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000360:	68fb      	ldr	r3, [r7, #12]
 8000362:	601a      	str	r2, [r3, #0]
}
 8000364:	e133      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI1) {
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	4a57      	ldr	r2, [pc, #348]	; (80004c8 <EnablePeriClk+0x254>)
 800036a:	4293      	cmp	r3, r2
 800036c:	d108      	bne.n	8000380 <EnablePeriClk+0x10c>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 800036e:	4b57      	ldr	r3, [pc, #348]	; (80004cc <EnablePeriClk+0x258>)
 8000370:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI1_RCC_PERI_CLK_BIT_POS);
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	601a      	str	r2, [r3, #0]
}
 800037e:	e126      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI2) {
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	4a53      	ldr	r2, [pc, #332]	; (80004d0 <EnablePeriClk+0x25c>)
 8000384:	4293      	cmp	r3, r2
 8000386:	d108      	bne.n	800039a <EnablePeriClk+0x126>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000388:	4b52      	ldr	r3, [pc, #328]	; (80004d4 <EnablePeriClk+0x260>)
 800038a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI2_RCC_PERI_CLK_BIT_POS);
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	601a      	str	r2, [r3, #0]
}
 8000398:	e119      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI3) {
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a4e      	ldr	r2, [pc, #312]	; (80004d8 <EnablePeriClk+0x264>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d108      	bne.n	80003b4 <EnablePeriClk+0x140>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80003a2:	4b4c      	ldr	r3, [pc, #304]	; (80004d4 <EnablePeriClk+0x260>)
 80003a4:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI3_RCC_PERI_CLK_BIT_POS);
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	601a      	str	r2, [r3, #0]
}
 80003b2:	e10c      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C1) {
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	4a49      	ldr	r2, [pc, #292]	; (80004dc <EnablePeriClk+0x268>)
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d108      	bne.n	80003ce <EnablePeriClk+0x15a>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80003bc:	4b45      	ldr	r3, [pc, #276]	; (80004d4 <EnablePeriClk+0x260>)
 80003be:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C1_RCC_PERI_CLK_BIT_POS);
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	601a      	str	r2, [r3, #0]
}
 80003cc:	e0ff      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C2) {
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4a43      	ldr	r2, [pc, #268]	; (80004e0 <EnablePeriClk+0x26c>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d108      	bne.n	80003e8 <EnablePeriClk+0x174>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80003d6:	4b3f      	ldr	r3, [pc, #252]	; (80004d4 <EnablePeriClk+0x260>)
 80003d8:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C2_RCC_PERI_CLK_BIT_POS);
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	601a      	str	r2, [r3, #0]
}
 80003e6:	e0f2      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C3) {
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	4a3e      	ldr	r2, [pc, #248]	; (80004e4 <EnablePeriClk+0x270>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d108      	bne.n	8000402 <EnablePeriClk+0x18e>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80003f0:	4b38      	ldr	r3, [pc, #224]	; (80004d4 <EnablePeriClk+0x260>)
 80003f2:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C3_RCC_PERI_CLK_BIT_POS);
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	601a      	str	r2, [r3, #0]
}
 8000400:	e0e5      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART1) {
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	4a38      	ldr	r2, [pc, #224]	; (80004e8 <EnablePeriClk+0x274>)
 8000406:	4293      	cmp	r3, r2
 8000408:	d108      	bne.n	800041c <EnablePeriClk+0x1a8>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 800040a:	4b30      	ldr	r3, [pc, #192]	; (80004cc <EnablePeriClk+0x258>)
 800040c:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART1_RCC_PERI_CLK_BIT_POS);
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	f043 0210 	orr.w	r2, r3, #16
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	601a      	str	r2, [r3, #0]
}
 800041a:	e0d8      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART2) {
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	4a33      	ldr	r2, [pc, #204]	; (80004ec <EnablePeriClk+0x278>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d108      	bne.n	8000436 <EnablePeriClk+0x1c2>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000424:	4b2b      	ldr	r3, [pc, #172]	; (80004d4 <EnablePeriClk+0x260>)
 8000426:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART2_RCC_PERI_CLK_BIT_POS);
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	601a      	str	r2, [r3, #0]
}
 8000434:	e0cb      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART3) {
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	4a2d      	ldr	r2, [pc, #180]	; (80004f0 <EnablePeriClk+0x27c>)
 800043a:	4293      	cmp	r3, r2
 800043c:	d108      	bne.n	8000450 <EnablePeriClk+0x1dc>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 800043e:	4b25      	ldr	r3, [pc, #148]	; (80004d4 <EnablePeriClk+0x260>)
 8000440:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART3_RCC_PERI_CLK_BIT_POS);
 8000442:	68fb      	ldr	r3, [r7, #12]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800044a:	68fb      	ldr	r3, [r7, #12]
 800044c:	601a      	str	r2, [r3, #0]
}
 800044e:	e0be      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == UART4) {
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4a28      	ldr	r2, [pc, #160]	; (80004f4 <EnablePeriClk+0x280>)
 8000454:	4293      	cmp	r3, r2
 8000456:	d108      	bne.n	800046a <EnablePeriClk+0x1f6>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000458:	4b1e      	ldr	r3, [pc, #120]	; (80004d4 <EnablePeriClk+0x260>)
 800045a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << UART4_RCC_PERI_CLK_BIT_POS);
 800045c:	68fb      	ldr	r3, [r7, #12]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	601a      	str	r2, [r3, #0]
}
 8000468:	e0b1      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == UART5) {
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4a22      	ldr	r2, [pc, #136]	; (80004f8 <EnablePeriClk+0x284>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d108      	bne.n	8000484 <EnablePeriClk+0x210>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000472:	4b18      	ldr	r3, [pc, #96]	; (80004d4 <EnablePeriClk+0x260>)
 8000474:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << UART5_RCC_PERI_CLK_BIT_POS);
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	601a      	str	r2, [r3, #0]
}
 8000482:	e0a4      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART6) {
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	4a1d      	ldr	r2, [pc, #116]	; (80004fc <EnablePeriClk+0x288>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d139      	bne.n	8000500 <EnablePeriClk+0x28c>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 800048c:	4b0f      	ldr	r3, [pc, #60]	; (80004cc <EnablePeriClk+0x258>)
 800048e:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART6_RCC_PERI_CLK_BIT_POS);
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	f043 0220 	orr.w	r2, r3, #32
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	601a      	str	r2, [r3, #0]
}
 800049c:	e097      	b.n	80005ce <EnablePeriClk+0x35a>
 800049e:	bf00      	nop
 80004a0:	40020000 	.word	0x40020000
 80004a4:	40023830 	.word	0x40023830
 80004a8:	40020400 	.word	0x40020400
 80004ac:	40020800 	.word	0x40020800
 80004b0:	40020c00 	.word	0x40020c00
 80004b4:	40021000 	.word	0x40021000
 80004b8:	40021400 	.word	0x40021400
 80004bc:	40021800 	.word	0x40021800
 80004c0:	40021c00 	.word	0x40021c00
 80004c4:	40022000 	.word	0x40022000
 80004c8:	40013000 	.word	0x40013000
 80004cc:	40023844 	.word	0x40023844
 80004d0:	40003800 	.word	0x40003800
 80004d4:	40023840 	.word	0x40023840
 80004d8:	40003c00 	.word	0x40003c00
 80004dc:	40005400 	.word	0x40005400
 80004e0:	40005800 	.word	0x40005800
 80004e4:	40005c00 	.word	0x40005c00
 80004e8:	40011000 	.word	0x40011000
 80004ec:	40004400 	.word	0x40004400
 80004f0:	40004800 	.word	0x40004800
 80004f4:	40004c00 	.word	0x40004c00
 80004f8:	40005000 	.word	0x40005000
 80004fc:	40011400 	.word	0x40011400
	else if (PeripheralAddress == TIM6) {
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	4a35      	ldr	r2, [pc, #212]	; (80005d8 <EnablePeriClk+0x364>)
 8000504:	4293      	cmp	r3, r2
 8000506:	d108      	bne.n	800051a <EnablePeriClk+0x2a6>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000508:	4b34      	ldr	r3, [pc, #208]	; (80005dc <EnablePeriClk+0x368>)
 800050a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << TIM6_RCC_PERI_CLK_BIT_POS);
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	f043 0210 	orr.w	r2, r3, #16
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	601a      	str	r2, [r3, #0]
}
 8000518:	e059      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM7) {
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4a30      	ldr	r2, [pc, #192]	; (80005e0 <EnablePeriClk+0x36c>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d108      	bne.n	8000534 <EnablePeriClk+0x2c0>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000522:	4b2e      	ldr	r3, [pc, #184]	; (80005dc <EnablePeriClk+0x368>)
 8000524:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << TIM7_RCC_PERI_CLK_BIT_POS);
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	f043 0220 	orr.w	r2, r3, #32
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	601a      	str	r2, [r3, #0]
}
 8000532:	e04c      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == DMA1) {
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	4a2b      	ldr	r2, [pc, #172]	; (80005e4 <EnablePeriClk+0x370>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d108      	bne.n	800054e <EnablePeriClk+0x2da>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 800053c:	4b2a      	ldr	r3, [pc, #168]	; (80005e8 <EnablePeriClk+0x374>)
 800053e:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << DMA1_RCC_PERI_CLK_BIT_POS);
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	601a      	str	r2, [r3, #0]
}
 800054c:	e03f      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == DMA2) {
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4a26      	ldr	r2, [pc, #152]	; (80005ec <EnablePeriClk+0x378>)
 8000552:	4293      	cmp	r3, r2
 8000554:	d108      	bne.n	8000568 <EnablePeriClk+0x2f4>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000556:	4b24      	ldr	r3, [pc, #144]	; (80005e8 <EnablePeriClk+0x374>)
 8000558:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << DMA2_RCC_PERI_CLK_BIT_POS);
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	601a      	str	r2, [r3, #0]
}
 8000566:	e032      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM2) {
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800056e:	d108      	bne.n	8000582 <EnablePeriClk+0x30e>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000570:	4b1a      	ldr	r3, [pc, #104]	; (80005dc <EnablePeriClk+0x368>)
 8000572:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM2_RCC_PERI_CLK_BIT_POS);
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f043 0201 	orr.w	r2, r3, #1
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	601a      	str	r2, [r3, #0]
}
 8000580:	e025      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM3) {
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4a1a      	ldr	r2, [pc, #104]	; (80005f0 <EnablePeriClk+0x37c>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d108      	bne.n	800059c <EnablePeriClk+0x328>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 800058a:	4b14      	ldr	r3, [pc, #80]	; (80005dc <EnablePeriClk+0x368>)
 800058c:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM3_RCC_PERI_CLK_BIT_POS);
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	f043 0202 	orr.w	r2, r3, #2
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	601a      	str	r2, [r3, #0]
}
 800059a:	e018      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM4) {
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a15      	ldr	r2, [pc, #84]	; (80005f4 <EnablePeriClk+0x380>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d108      	bne.n	80005b6 <EnablePeriClk+0x342>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80005a4:	4b0d      	ldr	r3, [pc, #52]	; (80005dc <EnablePeriClk+0x368>)
 80005a6:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM4_RCC_PERI_CLK_BIT_POS);
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f043 0204 	orr.w	r2, r3, #4
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	601a      	str	r2, [r3, #0]
}
 80005b4:	e00b      	b.n	80005ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM5) {
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	4a0f      	ldr	r2, [pc, #60]	; (80005f8 <EnablePeriClk+0x384>)
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d107      	bne.n	80005ce <EnablePeriClk+0x35a>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80005be:	4b07      	ldr	r3, [pc, #28]	; (80005dc <EnablePeriClk+0x368>)
 80005c0:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM5_RCC_PERI_CLK_BIT_POS);
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	f043 0208 	orr.w	r2, r3, #8
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	601a      	str	r2, [r3, #0]
}
 80005ce:	bf00      	nop
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr
 80005d8:	40001000 	.word	0x40001000
 80005dc:	40023840 	.word	0x40023840
 80005e0:	40001400 	.word	0x40001400
 80005e4:	40026000 	.word	0x40026000
 80005e8:	40023830 	.word	0x40023830
 80005ec:	40026400 	.word	0x40026400
 80005f0:	40000400 	.word	0x40000400
 80005f4:	40000800 	.word	0x40000800
 80005f8:	40000c00 	.word	0x40000c00

080005fc <NVIC_EnableIRQ>:
				*pRCCPeriClkReg &= ~(1 << TIM5_RCC_PERI_CLK_BIT_POS);
	}
}

void NVIC_EnableIRQ(uint8_t IRQNum)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b087      	sub	sp, #28
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
	uint32_t *pNVIC_ISER;
	uint32_t NVICRegisterNum = IRQNum/32;
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	095b      	lsrs	r3, r3, #5
 800060a:	b2db      	uxtb	r3, r3
 800060c:	617b      	str	r3, [r7, #20]
	uint32_t NVICBitPos = IRQNum%32;
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	f003 031f 	and.w	r3, r3, #31
 8000614:	613b      	str	r3, [r7, #16]

	pNVIC_ISER = (uint32_t*) NVIC_ISER_BASE_ADDR + NVICRegisterNum;
 8000616:	697b      	ldr	r3, [r7, #20]
 8000618:	009b      	lsls	r3, r3, #2
 800061a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800061e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8000622:	60fb      	str	r3, [r7, #12]

	*pNVIC_ISER |= (1 << NVICBitPos);
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2101      	movs	r1, #1
 800062a:	693a      	ldr	r2, [r7, #16]
 800062c:	fa01 f202 	lsl.w	r2, r1, r2
 8000630:	431a      	orrs	r2, r3
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	601a      	str	r2, [r3, #0]
}
 8000636:	bf00      	nop
 8000638:	371c      	adds	r7, #28
 800063a:	46bd      	mov	sp, r7
 800063c:	bc80      	pop	{r7}
 800063e:	4770      	bx	lr

08000640 <Basic_Timer_Init>:
#include "timer_driver.h"

extern void Basic_Timer_Interrupt_Callback(struct Basic_Timer_Handle_t *pBasic_Timer_Handle);

void Basic_Timer_Init(struct Basic_Timer_Handle_t *pBasic_Timer_Handle)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

	//1. Configure the PreScaler Value

	pBasic_Timer_Handle->pBasic_Timer->TIMx_PSC = pBasic_Timer_Handle->Basic_Timer_Config.Timer_PreScalerValue;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	889a      	ldrh	r2, [r3, #4]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	629a      	str	r2, [r3, #40]	; 0x28

	//2. Configure the Auto Reload Value

	pBasic_Timer_Handle->pBasic_Timer->TIMx_ARR = pBasic_Timer_Handle->Basic_Timer_Config.Timer_AutoReloadValue;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	88da      	ldrh	r2, [r3, #6]
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	62da      	str	r2, [r3, #44]	; 0x2c

	//3. Enable One Pulse Mode

	if(pBasic_Timer_Handle->Basic_Timer_Config.Timer_OnePulseModeConfig == TIMER_ONE_PULSE_MODE_ENABLE)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	891b      	ldrh	r3, [r3, #8]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d107      	bne.n	8000674 <Basic_Timer_Init+0x34>
	{
			pBasic_Timer_Handle->pBasic_Timer->TIMx_CR1 |= (1 << TIMx_CR1_OPM);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	681a      	ldr	r2, [r3, #0]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f042 0208 	orr.w	r2, r2, #8
 8000672:	601a      	str	r2, [r3, #0]
	}

	//4. Enable/Disable the Update Event Interrupt

	if(pBasic_Timer_Handle->Basic_Timer_Config.Timer_UpdateInterruptConfig == TIMER_UPDATE_INTERRUPT_ENABLE)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	895b      	ldrh	r3, [r3, #10]
 8000678:	2b01      	cmp	r3, #1
 800067a:	d108      	bne.n	800068e <Basic_Timer_Init+0x4e>
	{
		pBasic_Timer_Handle->pBasic_Timer->TIMx_DIER |= (1 << TIMx_DIER_UIE);
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	68da      	ldr	r2, [r3, #12]
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f042 0201 	orr.w	r2, r2, #1
 800068a:	60da      	str	r2, [r3, #12]
	else if(pBasic_Timer_Handle->Basic_Timer_Config.Timer_UpdateInterruptConfig == TIMER_UPDATE_INTERRUPT_DISABLE)
	{
		pBasic_Timer_Handle->pBasic_Timer->TIMx_DIER &= ~(1 << TIMx_DIER_UIE);
	}

}
 800068c:	e00b      	b.n	80006a6 <Basic_Timer_Init+0x66>
	else if(pBasic_Timer_Handle->Basic_Timer_Config.Timer_UpdateInterruptConfig == TIMER_UPDATE_INTERRUPT_DISABLE)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	895b      	ldrh	r3, [r3, #10]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d107      	bne.n	80006a6 <Basic_Timer_Init+0x66>
		pBasic_Timer_Handle->pBasic_Timer->TIMx_DIER &= ~(1 << TIMx_DIER_UIE);
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	68da      	ldr	r2, [r3, #12]
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f022 0201 	bic.w	r2, r2, #1
 80006a4:	60da      	str	r2, [r3, #12]
}
 80006a6:	bf00      	nop
 80006a8:	370c      	adds	r7, #12
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bc80      	pop	{r7}
 80006ae:	4770      	bx	lr

080006b0 <Basic_Timer_PeripheralEnable>:

void Basic_Timer_PeripheralEnable(struct Basic_Timer_Handle_t *pBasic_Timer_Handle)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
	pBasic_Timer_Handle->pBasic_Timer->TIMx_CR1 |= (1 << TIMx_CR1_CEN);
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	681a      	ldr	r2, [r3, #0]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	f042 0201 	orr.w	r2, r2, #1
 80006c6:	601a      	str	r2, [r3, #0]
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bc80      	pop	{r7}
 80006d0:	4770      	bx	lr

080006d2 <Basic_Timer_ClearUpdateEventFlag>:
{
	pBasic_Timer_Handle->pBasic_Timer->TIMx_DIER &= ~(1 << TIMx_DIER_UIE);
}

void Basic_Timer_ClearUpdateEventFlag(struct Basic_Timer_Handle_t *pBasic_Timer_Handle)
{
 80006d2:	b480      	push	{r7}
 80006d4:	b083      	sub	sp, #12
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
	pBasic_Timer_Handle->pBasic_Timer->TIMx_SR &= ~(1 << TIMx_SR_UIF);
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	691a      	ldr	r2, [r3, #16]
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f022 0201 	bic.w	r2, r2, #1
 80006e8:	611a      	str	r2, [r3, #16]
}
 80006ea:	bf00      	nop
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bc80      	pop	{r7}
 80006f2:	4770      	bx	lr

080006f4 <Basic_Timer_IRQHandling>:
{
	pBasic_Timer_Handle->pBasic_Timer->TIMx_CR1 |= (1 << TIMx_CR1_ARPE);
}

void Basic_Timer_IRQHandling(struct Basic_Timer_Handle_t *pBasic_Timer_Handle)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	Basic_Timer_Interrupt_Callback(pBasic_Timer_Handle);
 80006fc:	6878      	ldr	r0, [r7, #4]
 80006fe:	f000 f85d 	bl	80007bc <Basic_Timer_Interrupt_Callback>
}
 8000702:	bf00      	nop
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
	...

0800070c <main>:

void TIM6_DAC_IRQHandler(void);
void Basic_Timer_Interrupt_Callback(struct Basic_Timer_Handle_t *pBasic_Timer_Handle);

int main(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0

	//GPIO Configuration for on-board LED
	EnablePeriClk(GPIOA);
 8000710:	4822      	ldr	r0, [pc, #136]	; (800079c <main+0x90>)
 8000712:	f7ff fdaf 	bl	8000274 <EnablePeriClk>
	GPIOSetMode(GPIOA, GPIO_1, GPIO_MODE_OUTPUT);
 8000716:	2201      	movs	r2, #1
 8000718:	2101      	movs	r1, #1
 800071a:	4820      	ldr	r0, [pc, #128]	; (800079c <main+0x90>)
 800071c:	f7ff fd64 	bl	80001e8 <GPIOSetMode>
	GPIOSetMode(GPIOA, GPIO_2, GPIO_MODE_OUTPUT);
 8000720:	2201      	movs	r2, #1
 8000722:	2103      	movs	r1, #3
 8000724:	481d      	ldr	r0, [pc, #116]	; (800079c <main+0x90>)
 8000726:	f7ff fd5f 	bl	80001e8 <GPIOSetMode>
	GPIOSetMode(GPIOA, GPIO_3, GPIO_MODE_OUTPUT);
 800072a:	2201      	movs	r2, #1
 800072c:	2105      	movs	r1, #5
 800072e:	481b      	ldr	r0, [pc, #108]	; (800079c <main+0x90>)
 8000730:	f7ff fd5a 	bl	80001e8 <GPIOSetMode>
	GPIOSetMode(GPIOA, GPIO_4, GPIO_MODE_OUTPUT);
 8000734:	2201      	movs	r2, #1
 8000736:	2107      	movs	r1, #7
 8000738:	4818      	ldr	r0, [pc, #96]	; (800079c <main+0x90>)
 800073a:	f7ff fd55 	bl	80001e8 <GPIOSetMode>

	//Initialize all GPIOs to LOW
	GPIOWritePin(GPIOA,GPIO_1,GPIO_LOW);
 800073e:	2200      	movs	r2, #0
 8000740:	2101      	movs	r1, #1
 8000742:	4816      	ldr	r0, [pc, #88]	; (800079c <main+0x90>)
 8000744:	f7ff fd74 	bl	8000230 <GPIOWritePin>
	GPIOWritePin(GPIOA,GPIO_2,GPIO_LOW);
 8000748:	2200      	movs	r2, #0
 800074a:	2103      	movs	r1, #3
 800074c:	4813      	ldr	r0, [pc, #76]	; (800079c <main+0x90>)
 800074e:	f7ff fd6f 	bl	8000230 <GPIOWritePin>
	GPIOWritePin(GPIOA,GPIO_3,GPIO_LOW);
 8000752:	2200      	movs	r2, #0
 8000754:	2105      	movs	r1, #5
 8000756:	4811      	ldr	r0, [pc, #68]	; (800079c <main+0x90>)
 8000758:	f7ff fd6a 	bl	8000230 <GPIOWritePin>
	GPIOWritePin(GPIOA,GPIO_4,GPIO_LOW);
 800075c:	2200      	movs	r2, #0
 800075e:	2107      	movs	r1, #7
 8000760:	480e      	ldr	r0, [pc, #56]	; (800079c <main+0x90>)
 8000762:	f7ff fd65 	bl	8000230 <GPIOWritePin>

	//Enabling the Interrupt for TIM6 and TIM7 Peripherals in NVIC
	NVIC_EnableIRQ(TIM6_IRQ_NUM);
 8000766:	2036      	movs	r0, #54	; 0x36
 8000768:	f7ff ff48 	bl	80005fc <NVIC_EnableIRQ>

	//TIM6 Configuration
	TIM6_Handle.pBasic_Timer = (struct Basic_Timer_RegDef_t *)TIM6;
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <main+0x94>)
 800076e:	4a0d      	ldr	r2, [pc, #52]	; (80007a4 <main+0x98>)
 8000770:	601a      	str	r2, [r3, #0]
	TIM6_Handle.Basic_Timer_Config.Timer_PreScalerValue = 0xffff;
 8000772:	4b0b      	ldr	r3, [pc, #44]	; (80007a0 <main+0x94>)
 8000774:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000778:	809a      	strh	r2, [r3, #4]
	TIM6_Handle.Basic_Timer_Config.Timer_AutoReloadValue = 0xff;
 800077a:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <main+0x94>)
 800077c:	22ff      	movs	r2, #255	; 0xff
 800077e:	80da      	strh	r2, [r3, #6]
	TIM6_Handle.Basic_Timer_Config.Timer_UpdateInterruptConfig = TIMER_UPDATE_INTERRUPT_ENABLE;
 8000780:	4b07      	ldr	r3, [pc, #28]	; (80007a0 <main+0x94>)
 8000782:	2201      	movs	r2, #1
 8000784:	815a      	strh	r2, [r3, #10]

	EnablePeriClk(TIM6);
 8000786:	4807      	ldr	r0, [pc, #28]	; (80007a4 <main+0x98>)
 8000788:	f7ff fd74 	bl	8000274 <EnablePeriClk>
	Basic_Timer_Init(&TIM6_Handle);
 800078c:	4804      	ldr	r0, [pc, #16]	; (80007a0 <main+0x94>)
 800078e:	f7ff ff57 	bl	8000640 <Basic_Timer_Init>
	Basic_Timer_PeripheralEnable(&TIM6_Handle);
 8000792:	4803      	ldr	r0, [pc, #12]	; (80007a0 <main+0x94>)
 8000794:	f7ff ff8c 	bl	80006b0 <Basic_Timer_PeripheralEnable>

	while(1);
 8000798:	e7fe      	b.n	8000798 <main+0x8c>
 800079a:	bf00      	nop
 800079c:	40020000 	.word	0x40020000
 80007a0:	20000020 	.word	0x20000020
 80007a4:	40001000 	.word	0x40001000

080007a8 <TIM6_DAC_IRQHandler>:

	return 0;
}

void TIM6_DAC_IRQHandler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	Basic_Timer_IRQHandling(&TIM6_Handle);
 80007ac:	4802      	ldr	r0, [pc, #8]	; (80007b8 <TIM6_DAC_IRQHandler+0x10>)
 80007ae:	f7ff ffa1 	bl	80006f4 <Basic_Timer_IRQHandling>
}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000020 	.word	0x20000020

080007bc <Basic_Timer_Interrupt_Callback>:

void Basic_Timer_Interrupt_Callback(struct Basic_Timer_Handle_t *pBasic_Timer_Handle)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	Basic_Timer_ClearUpdateEventFlag(pBasic_Timer_Handle);
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f7ff ff84 	bl	80006d2 <Basic_Timer_ClearUpdateEventFlag>

	current_pin = (interrupt_count)%4;
 80007ca:	4b17      	ldr	r3, [pc, #92]	; (8000828 <Basic_Timer_Interrupt_Callback+0x6c>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	f003 0303 	and.w	r3, r3, #3
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	4b15      	ldr	r3, [pc, #84]	; (800082c <Basic_Timer_Interrupt_Callback+0x70>)
 80007d8:	701a      	strb	r2, [r3, #0]
	prev_pin = (interrupt_count-1)%4;
 80007da:	4b13      	ldr	r3, [pc, #76]	; (8000828 <Basic_Timer_Interrupt_Callback+0x6c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	3b01      	subs	r3, #1
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	f003 0303 	and.w	r3, r3, #3
 80007e8:	b2da      	uxtb	r2, r3
 80007ea:	4b11      	ldr	r3, [pc, #68]	; (8000830 <Basic_Timer_Interrupt_Callback+0x74>)
 80007ec:	701a      	strb	r2, [r3, #0]

	GPIOWritePin(GPIOA,gpio_pins[prev_pin],GPIO_LOW);
 80007ee:	4b10      	ldr	r3, [pc, #64]	; (8000830 <Basic_Timer_Interrupt_Callback+0x74>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	461a      	mov	r2, r3
 80007f4:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <Basic_Timer_Interrupt_Callback+0x78>)
 80007f6:	5c9b      	ldrb	r3, [r3, r2]
 80007f8:	2200      	movs	r2, #0
 80007fa:	4619      	mov	r1, r3
 80007fc:	480e      	ldr	r0, [pc, #56]	; (8000838 <Basic_Timer_Interrupt_Callback+0x7c>)
 80007fe:	f7ff fd17 	bl	8000230 <GPIOWritePin>
	GPIOWritePin(GPIOA,gpio_pins[current_pin],GPIO_HIGH);
 8000802:	4b0a      	ldr	r3, [pc, #40]	; (800082c <Basic_Timer_Interrupt_Callback+0x70>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	461a      	mov	r2, r3
 8000808:	4b0a      	ldr	r3, [pc, #40]	; (8000834 <Basic_Timer_Interrupt_Callback+0x78>)
 800080a:	5c9b      	ldrb	r3, [r3, r2]
 800080c:	2201      	movs	r2, #1
 800080e:	4619      	mov	r1, r3
 8000810:	4809      	ldr	r0, [pc, #36]	; (8000838 <Basic_Timer_Interrupt_Callback+0x7c>)
 8000812:	f7ff fd0d 	bl	8000230 <GPIOWritePin>

	interrupt_count++;
 8000816:	4b04      	ldr	r3, [pc, #16]	; (8000828 <Basic_Timer_Interrupt_Callback+0x6c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	3301      	adds	r3, #1
 800081c:	4a02      	ldr	r2, [pc, #8]	; (8000828 <Basic_Timer_Interrupt_Callback+0x6c>)
 800081e:	6013      	str	r3, [r2, #0]
}
 8000820:	bf00      	nop
 8000822:	3708      	adds	r7, #8
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	2000002c 	.word	0x2000002c
 800082c:	20000031 	.word	0x20000031
 8000830:	20000030 	.word	0x20000030
 8000834:	20000000 	.word	0x20000000
 8000838:	40020000 	.word	0x40020000

0800083c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800083c:	480d      	ldr	r0, [pc, #52]	; (8000874 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800083e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000840:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000844:	480c      	ldr	r0, [pc, #48]	; (8000878 <LoopForever+0x6>)
  ldr r1, =_edata
 8000846:	490d      	ldr	r1, [pc, #52]	; (800087c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000848:	4a0d      	ldr	r2, [pc, #52]	; (8000880 <LoopForever+0xe>)
  movs r3, #0
 800084a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800084c:	e002      	b.n	8000854 <LoopCopyDataInit>

0800084e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800084e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000850:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000852:	3304      	adds	r3, #4

08000854 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000854:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000856:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000858:	d3f9      	bcc.n	800084e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800085a:	4a0a      	ldr	r2, [pc, #40]	; (8000884 <LoopForever+0x12>)
  ldr r4, =_ebss
 800085c:	4c0a      	ldr	r4, [pc, #40]	; (8000888 <LoopForever+0x16>)
  movs r3, #0
 800085e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000860:	e001      	b.n	8000866 <LoopFillZerobss>

08000862 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000862:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000864:	3204      	adds	r2, #4

08000866 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000866:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000868:	d3fb      	bcc.n	8000862 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800086a:	f000 f811 	bl	8000890 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800086e:	f7ff ff4d 	bl	800070c <main>

08000872 <LoopForever>:

LoopForever:
  b LoopForever
 8000872:	e7fe      	b.n	8000872 <LoopForever>
  ldr   r0, =_estack
 8000874:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000878:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800087c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000880:	080008f8 	.word	0x080008f8
  ldr r2, =_sbss
 8000884:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000888:	20000034 	.word	0x20000034

0800088c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800088c:	e7fe      	b.n	800088c <ADC_IRQHandler>
	...

08000890 <__libc_init_array>:
 8000890:	b570      	push	{r4, r5, r6, lr}
 8000892:	4d0d      	ldr	r5, [pc, #52]	; (80008c8 <__libc_init_array+0x38>)
 8000894:	4c0d      	ldr	r4, [pc, #52]	; (80008cc <__libc_init_array+0x3c>)
 8000896:	1b64      	subs	r4, r4, r5
 8000898:	10a4      	asrs	r4, r4, #2
 800089a:	2600      	movs	r6, #0
 800089c:	42a6      	cmp	r6, r4
 800089e:	d109      	bne.n	80008b4 <__libc_init_array+0x24>
 80008a0:	4d0b      	ldr	r5, [pc, #44]	; (80008d0 <__libc_init_array+0x40>)
 80008a2:	4c0c      	ldr	r4, [pc, #48]	; (80008d4 <__libc_init_array+0x44>)
 80008a4:	f000 f818 	bl	80008d8 <_init>
 80008a8:	1b64      	subs	r4, r4, r5
 80008aa:	10a4      	asrs	r4, r4, #2
 80008ac:	2600      	movs	r6, #0
 80008ae:	42a6      	cmp	r6, r4
 80008b0:	d105      	bne.n	80008be <__libc_init_array+0x2e>
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80008b8:	4798      	blx	r3
 80008ba:	3601      	adds	r6, #1
 80008bc:	e7ee      	b.n	800089c <__libc_init_array+0xc>
 80008be:	f855 3b04 	ldr.w	r3, [r5], #4
 80008c2:	4798      	blx	r3
 80008c4:	3601      	adds	r6, #1
 80008c6:	e7f2      	b.n	80008ae <__libc_init_array+0x1e>
 80008c8:	080008f0 	.word	0x080008f0
 80008cc:	080008f0 	.word	0x080008f0
 80008d0:	080008f0 	.word	0x080008f0
 80008d4:	080008f4 	.word	0x080008f4

080008d8 <_init>:
 80008d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008da:	bf00      	nop
 80008dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008de:	bc08      	pop	{r3}
 80008e0:	469e      	mov	lr, r3
 80008e2:	4770      	bx	lr

080008e4 <_fini>:
 80008e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008e6:	bf00      	nop
 80008e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008ea:	bc08      	pop	{r3}
 80008ec:	469e      	mov	lr, r3
 80008ee:	4770      	bx	lr
