

================================================================
== Vitis HLS Report for 'solve_1_Pipeline_VITIS_LOOP_158_9'
================================================================
* Date:           Tue Apr  4 19:45:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.744 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|        ?|  0.240 us|         ?|    4|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_158_9  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      44|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      147|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      147|     912|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U676  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U677   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |fpext_32ns_64_1_no_dsp_1_U675        |fpext_32ns_64_1_no_dsp_1        |        0|   0|  0|    0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U674      |fptrunc_64ns_32_1_no_dsp_1      |        0|   0|  0|    0|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|  11|  0|  814|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln158_fu_149_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln160_1_fu_163_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln160_fu_169_p2    |         +|   0|  0|  12|           5|           5|
    |icmp_ln158_fu_143_p2   |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  44|          17|          16|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4           |   9|          2|    3|          6|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|    5|         10|
    |j_fu_50                        |   9|          2|    3|          6|
    |phi_mul_fu_46                  |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|   18|         36|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv1_reg_224                     |  64|   0|   64|          0|
    |j_fu_50                           |   3|   0|    3|          0|
    |mul6_reg_229                      |  64|   0|   64|          0|
    |phi_mul_fu_46                     |   5|   0|    5|          0|
    |x_addr_reg_213                    |   3|   0|    3|          0|
    |x_addr_reg_213_pp0_iter1_reg      |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 147|   0|  147|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_158_9|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_158_9|  return value|
|n_offset    |   in|    3|     ap_none|                           n_offset|        scalar|
|x_address0  |  out|    3|   ap_memory|                                  x|         array|
|x_ce0       |  out|    1|   ap_memory|                                  x|         array|
|x_we0       |  out|    1|   ap_memory|                                  x|         array|
|x_d0        |  out|   32|   ap_memory|                                  x|         array|
|x_address1  |  out|    3|   ap_memory|                                  x|         array|
|x_ce1       |  out|    1|   ap_memory|                                  x|         array|
|x_q1        |   in|   32|   ap_memory|                                  x|         array|
|zext_ln160  |   in|    3|     ap_none|                         zext_ln160|        scalar|
|trunc_ln1   |   in|    5|     ap_none|                          trunc_ln1|        scalar|
|U_address0  |  out|    5|   ap_memory|                                  U|         array|
|U_ce0       |  out|    1|   ap_memory|                                  U|         array|
|U_q0        |   in|   64|   ap_memory|                                  U|         array|
|s           |   in|   64|     ap_none|                                  s|        scalar|
+------------+-----+-----+------------+-----------------------------------+--------------+

