{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered-doc",
	"source": "covered",
	"version": "0.7.10-5",
	"section": "universe/doc",
	"priority": "optional",
	"architecture": "all",
	"installedSize": 2437,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Verilog code coverage analysis tool - documentation",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/universe/c/covered/covered-doc_0.7.10-5_all.deb",
	"size": 1701696,
	"md5": "fab558ab35d250d7df50edc85c1fca10",
	"sha1": "c023f49e83977b22e116e0e58282b8b686c99dd5",
	"sha256": "2cbbeaf918a1110a79c88e4d646022836ff865028f1a26299089c7eec56f2a97",
	"sha512": "f02203456f4fe9f53d6d63d5408c0826fdd8bc53c0a667d24e9e3e03f9e52ca370c1162c4da2d696541953d01dae6f1c64156390d7f279ad851fdaa08a3c6332",
	"descriptionMd5": "33a78d25d4b98a5abc59af174252bf4d"
}