#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3048_1.in[1] (.names)                                                                                                            0.332     7.536
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.797
new_n3094_1.in[0] (.names)                                                                                                            0.620     8.417
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.678
new_n3128_1.in[2] (.names)                                                                                                            0.478     9.156
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.417
new_n3182.in[0] (.names)                                                                                                              0.473     9.890
new_n3182.out[0] (.names)                                                                                                             0.261    10.151
new_n3190.in[0] (.names)                                                                                                              0.477    10.628
new_n3190.out[0] (.names)                                                                                                             0.235    10.863
new_n3208_1.in[2] (.names)                                                                                                            0.619    11.482
new_n3208_1.out[0] (.names)                                                                                                           0.261    11.743
new_n3200.in[1] (.names)                                                                                                              0.331    12.074
new_n3200.out[0] (.names)                                                                                                             0.235    12.309
new_n3199_1.in[3] (.names)                                                                                                            0.100    12.409
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.644
new_n3219_1.in[1] (.names)                                                                                                            0.331    12.976
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.237
new_n3210.in[2] (.names)                                                                                                              0.609    13.846
new_n3210.out[0] (.names)                                                                                                             0.261    14.107
n433.in[3] (.names)                                                                                                                   0.100    14.207
n433.out[0] (.names)                                                                                                                  0.235    14.442
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    14.442
data arrival time                                                                                                                              14.442

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.442
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.465


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3048_1.in[1] (.names)                                                                                                            0.332     7.536
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.797
new_n3094_1.in[0] (.names)                                                                                                            0.620     8.417
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.678
new_n3128_1.in[2] (.names)                                                                                                            0.478     9.156
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.417
new_n3182.in[0] (.names)                                                                                                              0.473     9.890
new_n3182.out[0] (.names)                                                                                                             0.261    10.151
new_n3190.in[0] (.names)                                                                                                              0.477    10.628
new_n3190.out[0] (.names)                                                                                                             0.235    10.863
new_n3208_1.in[2] (.names)                                                                                                            0.619    11.482
new_n3208_1.out[0] (.names)                                                                                                           0.261    11.743
new_n3200.in[1] (.names)                                                                                                              0.331    12.074
new_n3200.out[0] (.names)                                                                                                             0.235    12.309
new_n3199_1.in[3] (.names)                                                                                                            0.100    12.409
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.644
new_n3219_1.in[1] (.names)                                                                                                            0.331    12.976
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.237
new_n3221.in[1] (.names)                                                                                                              0.331    13.568
new_n3221.out[0] (.names)                                                                                                             0.261    13.829
n438.in[4] (.names)                                                                                                                   0.100    13.929
n438.out[0] (.names)                                                                                                                  0.261    14.190
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    14.190
data arrival time                                                                                                                              14.190

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.190
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.214


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3048_1.in[1] (.names)                                                                                                            0.332     7.536
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.797
new_n3094_1.in[0] (.names)                                                                                                            0.620     8.417
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.678
new_n3092.in[1] (.names)                                                                                                              0.337     9.015
new_n3092.out[0] (.names)                                                                                                             0.235     9.250
new_n3129_1.in[2] (.names)                                                                                                            0.481     9.731
new_n3129_1.out[0] (.names)                                                                                                           0.261     9.992
new_n3158_1.in[2] (.names)                                                                                                            0.476    10.468
new_n3158_1.out[0] (.names)                                                                                                           0.235    10.703
new_n3173_1.in[1] (.names)                                                                                                            0.328    11.031
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.266
new_n3187.in[5] (.names)                                                                                                              0.475    11.740
new_n3187.out[0] (.names)                                                                                                             0.261    12.001
new_n3186.in[0] (.names)                                                                                                              0.622    12.624
new_n3186.out[0] (.names)                                                                                                             0.235    12.859
new_n3198_1.in[0] (.names)                                                                                                            0.100    12.959
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.194
new_n3197.in[2] (.names)                                                                                                              0.100    13.294
new_n3197.out[0] (.names)                                                                                                             0.261    13.555
n428.in[3] (.names)                                                                                                                   0.100    13.655
n428.out[0] (.names)                                                                                                                  0.235    13.890
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    13.890
data arrival time                                                                                                                              13.890

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.890
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.913


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3048_1.in[1] (.names)                                                                                                            0.332     7.536
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.797
new_n3094_1.in[0] (.names)                                                                                                            0.620     8.417
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.678
new_n3092.in[1] (.names)                                                                                                              0.337     9.015
new_n3092.out[0] (.names)                                                                                                             0.235     9.250
new_n3129_1.in[2] (.names)                                                                                                            0.481     9.731
new_n3129_1.out[0] (.names)                                                                                                           0.261     9.992
new_n3158_1.in[2] (.names)                                                                                                            0.476    10.468
new_n3158_1.out[0] (.names)                                                                                                           0.235    10.703
new_n3173_1.in[1] (.names)                                                                                                            0.328    11.031
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.266
new_n3187.in[5] (.names)                                                                                                              0.475    11.740
new_n3187.out[0] (.names)                                                                                                             0.261    12.001
new_n3186.in[0] (.names)                                                                                                              0.622    12.624
new_n3186.out[0] (.names)                                                                                                             0.235    12.859
new_n3184_1.in[2] (.names)                                                                                                            0.100    12.959
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.194
n423.in[4] (.names)                                                                                                                   0.100    13.294
n423.out[0] (.names)                                                                                                                  0.261    13.555
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    13.555
data arrival time                                                                                                                              13.555

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.555
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.578


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3048_1.in[1] (.names)                                                                                                            0.332     7.536
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.797
new_n3094_1.in[0] (.names)                                                                                                            0.620     8.417
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.678
new_n3128_1.in[2] (.names)                                                                                                            0.478     9.156
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.417
new_n3123_1.in[1] (.names)                                                                                                            0.331     9.748
new_n3123_1.out[0] (.names)                                                                                                           0.235     9.983
new_n3122.in[0] (.names)                                                                                                              0.471    10.454
new_n3122.out[0] (.names)                                                                                                             0.235    10.689
new_n3155.in[2] (.names)                                                                                                              0.482    11.172
new_n3155.out[0] (.names)                                                                                                             0.261    11.433
new_n3171.in[1] (.names)                                                                                                              0.337    11.770
new_n3171.out[0] (.names)                                                                                                             0.235    12.005
new_n3170.in[0] (.names)                                                                                                              0.100    12.105
new_n3170.out[0] (.names)                                                                                                             0.235    12.340
new_n3168_1.in[4] (.names)                                                                                                            0.451    12.790
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.025
n418.in[2] (.names)                                                                                                                   0.100    13.125
n418.out[0] (.names)                                                                                                                  0.235    13.360
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    13.360
data arrival time                                                                                                                              13.360

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.360
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.384


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3048_1.in[1] (.names)                                                                                                            0.332     7.536
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.797
new_n3094_1.in[0] (.names)                                                                                                            0.620     8.417
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.678
new_n3092.in[1] (.names)                                                                                                              0.337     9.015
new_n3092.out[0] (.names)                                                                                                             0.235     9.250
new_n3129_1.in[2] (.names)                                                                                                            0.481     9.731
new_n3129_1.out[0] (.names)                                                                                                           0.261     9.992
new_n3135.in[2] (.names)                                                                                                              0.476    10.468
new_n3135.out[0] (.names)                                                                                                             0.235    10.703
new_n3134_1.in[0] (.names)                                                                                                            0.100    10.803
new_n3134_1.out[0] (.names)                                                                                                           0.235    11.038
new_n3148_1.in[2] (.names)                                                                                                            0.472    11.510
new_n3148_1.out[0] (.names)                                                                                                           0.235    11.745
new_n3131.in[4] (.names)                                                                                                              0.619    12.364
new_n3131.out[0] (.names)                                                                                                             0.235    12.599
n408.in[3] (.names)                                                                                                                   0.476    13.075
n408.out[0] (.names)                                                                                                                  0.235    13.310
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.310
data arrival time                                                                                                                              13.310

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.310
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.333


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3048_1.in[1] (.names)                                                                                                            0.332     7.536
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.797
new_n3094_1.in[0] (.names)                                                                                                            0.620     8.417
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.678
new_n3107.in[1] (.names)                                                                                                              0.337     9.015
new_n3107.out[0] (.names)                                                                                                             0.235     9.250
new_n3103_1.in[1] (.names)                                                                                                            0.332     9.582
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.817
new_n3102.in[1] (.names)                                                                                                              0.331    10.148
new_n3102.out[0] (.names)                                                                                                             0.235    10.383
new_n3119_1.in[0] (.names)                                                                                                            0.479    10.862
new_n3119_1.out[0] (.names)                                                                                                           0.235    11.097
new_n3147.in[0] (.names)                                                                                                              0.100    11.197
new_n3147.out[0] (.names)                                                                                                             0.261    11.458
new_n3152.in[0] (.names)                                                                                                              0.471    11.930
new_n3152.out[0] (.names)                                                                                                             0.235    12.165
new_n3151.in[0] (.names)                                                                                                              0.100    12.265
new_n3151.out[0] (.names)                                                                                                             0.235    12.500
new_n3150.in[3] (.names)                                                                                                              0.100    12.600
new_n3150.out[0] (.names)                                                                                                             0.235    12.835
n413.in[2] (.names)                                                                                                                   0.100    12.935
n413.out[0] (.names)                                                                                                                  0.235    13.170
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.170
data arrival time                                                                                                                              13.170

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.170
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.193


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3048_1.in[1] (.names)                                                                                                            0.332     7.536
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.797
new_n3094_1.in[0] (.names)                                                                                                            0.620     8.417
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.678
new_n3107.in[1] (.names)                                                                                                              0.337     9.015
new_n3107.out[0] (.names)                                                                                                             0.235     9.250
new_n3103_1.in[1] (.names)                                                                                                            0.332     9.582
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.817
new_n3102.in[1] (.names)                                                                                                              0.331    10.148
new_n3102.out[0] (.names)                                                                                                             0.235    10.383
new_n3119_1.in[0] (.names)                                                                                                            0.479    10.862
new_n3119_1.out[0] (.names)                                                                                                           0.235    11.097
new_n3118_1.in[2] (.names)                                                                                                            0.481    11.579
new_n3118_1.out[0] (.names)                                                                                                           0.235    11.814
new_n3117.in[2] (.names)                                                                                                              0.100    11.914
new_n3117.out[0] (.names)                                                                                                             0.261    12.175
n403.in[3] (.names)                                                                                                                   0.100    12.275
n403.out[0] (.names)                                                                                                                  0.235    12.510
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    12.510
data arrival time                                                                                                                              12.510

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.510
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.533


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3029_1.in[0] (.names)                                                                                                            0.476     7.679
new_n3029_1.out[0] (.names)                                                                                                           0.235     7.914
new_n3051.in[0] (.names)                                                                                                              0.476     8.390
new_n3051.out[0] (.names)                                                                                                             0.261     8.651
new_n3050.in[5] (.names)                                                                                                              0.332     8.983
new_n3050.out[0] (.names)                                                                                                             0.261     9.244
new_n3072.in[2] (.names)                                                                                                              0.483     9.728
new_n3072.out[0] (.names)                                                                                                             0.261     9.989
new_n3112.in[0] (.names)                                                                                                              0.334    10.322
new_n3112.out[0] (.names)                                                                                                             0.235    10.557
new_n3101.in[2] (.names)                                                                                                              0.478    11.035
new_n3101.out[0] (.names)                                                                                                             0.235    11.270
new_n3099_1.in[2] (.names)                                                                                                            0.337    11.607
new_n3099_1.out[0] (.names)                                                                                                           0.235    11.842
n398.in[4] (.names)                                                                                                                   0.100    11.942
n398.out[0] (.names)                                                                                                                  0.261    12.203
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.203
data arrival time                                                                                                                              12.203

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.203
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.226


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3029_1.in[0] (.names)                                                                                                            0.476     7.679
new_n3029_1.out[0] (.names)                                                                                                           0.235     7.914
new_n3051.in[0] (.names)                                                                                                              0.476     8.390
new_n3051.out[0] (.names)                                                                                                             0.261     8.651
new_n3050.in[5] (.names)                                                                                                              0.332     8.983
new_n3050.out[0] (.names)                                                                                                             0.261     9.244
new_n3072.in[2] (.names)                                                                                                              0.483     9.728
new_n3072.out[0] (.names)                                                                                                             0.261     9.989
new_n3089_1.in[0] (.names)                                                                                                            0.334    10.322
new_n3089_1.out[0] (.names)                                                                                                           0.235    10.557
new_n3088_1.in[0] (.names)                                                                                                            0.477    11.034
new_n3088_1.out[0] (.names)                                                                                                           0.235    11.269
new_n3086.in[4] (.names)                                                                                                              0.100    11.369
new_n3086.out[0] (.names)                                                                                                             0.261    11.630
n393.in[3] (.names)                                                                                                                   0.100    11.730
n393.out[0] (.names)                                                                                                                  0.235    11.965
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    11.965
data arrival time                                                                                                                              11.965

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.965
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.989


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3029_1.in[0] (.names)                                                                                                            0.476     7.679
new_n3029_1.out[0] (.names)                                                                                                           0.235     7.914
new_n3051.in[0] (.names)                                                                                                              0.476     8.390
new_n3051.out[0] (.names)                                                                                                             0.261     8.651
new_n3050.in[5] (.names)                                                                                                              0.332     8.983
new_n3050.out[0] (.names)                                                                                                             0.261     9.244
new_n3049_1.in[0] (.names)                                                                                                            0.483     9.728
new_n3049_1.out[0] (.names)                                                                                                           0.235     9.963
new_n3067.in[4] (.names)                                                                                                              0.100    10.063
new_n3067.out[0] (.names)                                                                                                             0.261    10.324
new_n3070.in[2] (.names)                                                                                                              0.100    10.424
new_n3070.out[0] (.names)                                                                                                             0.235    10.659
new_n3069_1.in[1] (.names)                                                                                                            0.478    11.137
new_n3069_1.out[0] (.names)                                                                                                           0.235    11.372
n388.in[2] (.names)                                                                                                                   0.337    11.708
n388.out[0] (.names)                                                                                                                  0.235    11.943
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    11.943
data arrival time                                                                                                                              11.943

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.943
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.967


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3029_1.in[0] (.names)                                                                                                            0.476     7.679
new_n3029_1.out[0] (.names)                                                                                                           0.235     7.914
new_n3051.in[0] (.names)                                                                                                              0.476     8.390
new_n3051.out[0] (.names)                                                                                                             0.261     8.651
new_n3050.in[5] (.names)                                                                                                              0.332     8.983
new_n3050.out[0] (.names)                                                                                                             0.261     9.244
new_n3049_1.in[0] (.names)                                                                                                            0.483     9.728
new_n3049_1.out[0] (.names)                                                                                                           0.235     9.963
new_n3067.in[4] (.names)                                                                                                              0.100    10.063
new_n3067.out[0] (.names)                                                                                                             0.261    10.324
new_n3054_1.in[1] (.names)                                                                                                            0.475    10.798
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.033
n383.in[2] (.names)                                                                                                                   0.100    11.133
n383.out[0] (.names)                                                                                                                  0.235    11.368
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    11.368
data arrival time                                                                                                                              11.368

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.368
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.392


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2816.in[1] (.names)                                                                                                              0.476     2.232
new_n2816.out[0] (.names)                                                                                                             0.261     2.493
new_n2843_1.in[3] (.names)                                                                                                            0.336     2.829
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.090
new_n2873_1.in[0] (.names)                                                                                                            0.332     3.423
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.684
new_n2911.in[0] (.names)                                                                                                              0.478     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2954_1.in[0] (.names)                                                                                                            0.473     5.489
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.724
new_n2973_1.in[4] (.names)                                                                                                            0.475     6.199
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.460
new_n3020.in[0] (.names)                                                                                                              0.482     6.942
new_n3020.out[0] (.names)                                                                                                             0.261     7.203
new_n3029_1.in[0] (.names)                                                                                                            0.476     7.679
new_n3029_1.out[0] (.names)                                                                                                           0.235     7.914
new_n3051.in[0] (.names)                                                                                                              0.476     8.390
new_n3051.out[0] (.names)                                                                                                             0.261     8.651
new_n3050.in[5] (.names)                                                                                                              0.332     8.983
new_n3050.out[0] (.names)                                                                                                             0.261     9.244
new_n3049_1.in[0] (.names)                                                                                                            0.483     9.728
new_n3049_1.out[0] (.names)                                                                                                           0.235     9.963
new_n3037.in[5] (.names)                                                                                                              0.756    10.718
new_n3037.out[0] (.names)                                                                                                             0.261    10.979
n378.in[2] (.names)                                                                                                                   0.100    11.079
n378.out[0] (.names)                                                                                                                  0.235    11.314
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.314
data arrival time                                                                                                                              11.314

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.314
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.338


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2901.in[1] (.names)                                                                                                              0.476     5.989
new_n2901.out[0] (.names)                                                                                                             0.235     6.224
new_n2931.in[2] (.names)                                                                                                              0.339     6.563
new_n2931.out[0] (.names)                                                                                                             0.235     6.798
new_n2959_1.in[2] (.names)                                                                                                            0.477     7.275
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.510
new_n2975.in[5] (.names)                                                                                                              0.477     7.987
new_n2975.out[0] (.names)                                                                                                             0.261     8.248
new_n3009_1.in[3] (.names)                                                                                                            0.620     8.868
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.129
new_n3026.in[3] (.names)                                                                                                              0.339     9.468
new_n3026.out[0] (.names)                                                                                                             0.261     9.729
new_n3025.in[2] (.names)                                                                                                              0.334    10.063
new_n3025.out[0] (.names)                                                                                                             0.261    10.324
n373.in[3] (.names)                                                                                                                   0.100    10.424
n373.out[0] (.names)                                                                                                                  0.235    10.659
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    10.659
data arrival time                                                                                                                              10.659

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.659
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.682


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2901.in[1] (.names)                                                                                                              0.476     5.989
new_n2901.out[0] (.names)                                                                                                             0.235     6.224
new_n2931.in[2] (.names)                                                                                                              0.339     6.563
new_n2931.out[0] (.names)                                                                                                             0.235     6.798
new_n2959_1.in[2] (.names)                                                                                                            0.477     7.275
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.510
new_n2975.in[5] (.names)                                                                                                              0.477     7.987
new_n2975.out[0] (.names)                                                                                                             0.261     8.248
new_n3009_1.in[3] (.names)                                                                                                            0.620     8.868
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.129
new_n3012.in[2] (.names)                                                                                                              0.339     9.468
new_n3012.out[0] (.names)                                                                                                             0.235     9.703
new_n3011.in[1] (.names)                                                                                                              0.100     9.803
new_n3011.out[0] (.names)                                                                                                             0.261    10.064
n368.in[2] (.names)                                                                                                                   0.100    10.164
n368.out[0] (.names)                                                                                                                  0.235    10.399
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.399
data arrival time                                                                                                                              10.399

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.399
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.423


#Path 16
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3367.in[2] (.names)                                                                 0.100     7.628
new_n3367.out[0] (.names)                                                                0.261     7.889
new_n3373_1.in[0] (.names)                                                               0.476     8.364
new_n3373_1.out[0] (.names)                                                              0.235     8.599
new_n3378_1.in[0] (.names)                                                               0.100     8.699
new_n3378_1.out[0] (.names)                                                              0.235     8.934
new_n3377.in[1] (.names)                                                                 0.100     9.034
new_n3377.out[0] (.names)                                                                0.235     9.269
n711.in[2] (.names)                                                                      0.613     9.883
n711.out[0] (.names)                                                                     0.235    10.118
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.118
data arrival time                                                                                 10.118

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.118
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.141


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2901.in[1] (.names)                                                                                                              0.476     5.989
new_n2901.out[0] (.names)                                                                                                             0.235     6.224
new_n2931.in[2] (.names)                                                                                                              0.339     6.563
new_n2931.out[0] (.names)                                                                                                             0.235     6.798
new_n2959_1.in[2] (.names)                                                                                                            0.477     7.275
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.510
new_n2975.in[5] (.names)                                                                                                              0.477     7.987
new_n2975.out[0] (.names)                                                                                                             0.261     8.248
new_n3009_1.in[3] (.names)                                                                                                            0.620     8.868
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.129
new_n2995.in[2] (.names)                                                                                                              0.339     9.468
new_n2995.out[0] (.names)                                                                                                             0.261     9.729
n363.in[3] (.names)                                                                                                                   0.100     9.829
n363.out[0] (.names)                                                                                                                  0.235    10.064
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.064
data arrival time                                                                                                                              10.064

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.064
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.088


#Path 18
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2901.in[1] (.names)                                                                                                              0.476     5.989
new_n2901.out[0] (.names)                                                                                                             0.235     6.224
new_n2931.in[2] (.names)                                                                                                              0.339     6.563
new_n2931.out[0] (.names)                                                                                                             0.235     6.798
new_n2966.in[4] (.names)                                                                                                              0.477     7.275
new_n2966.out[0] (.names)                                                                                                             0.261     7.536
new_n2964_1.in[1] (.names)                                                                                                            0.476     8.012
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.247
new_n2978_1.in[0] (.names)                                                                                                            0.481     8.728
new_n2978_1.out[0] (.names)                                                                                                           0.235     8.963
new_n2977.in[1] (.names)                                                                                                              0.100     9.063
new_n2977.out[0] (.names)                                                                                                             0.261     9.324
n358.in[2] (.names)                                                                                                                   0.486     9.810
n358.out[0] (.names)                                                                                                                  0.235    10.045
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000    10.045
data arrival time                                                                                                                              10.045

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.045
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.068


#Path 19
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4109_1.in[0] (.names)                                                               0.479     7.020
new_n4109_1.out[0] (.names)                                                              0.235     7.255
new_n4112.in[0] (.names)                                                                 0.625     7.880
new_n4112.out[0] (.names)                                                                0.235     8.115
new_n4115.in[0] (.names)                                                                 0.766     8.880
new_n4115.out[0] (.names)                                                                0.235     9.115
new_n4114_1.in[1] (.names)                                                               0.100     9.215
new_n4114_1.out[0] (.names)                                                              0.235     9.450
n3548.in[2] (.names)                                                                     0.100     9.550
n3548.out[0] (.names)                                                                    0.235     9.785
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000     9.785
data arrival time                                                                                  9.785

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.785
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.809


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3367.in[2] (.names)                                                                 0.100     7.628
new_n3367.out[0] (.names)                                                                0.261     7.889
new_n3373_1.in[0] (.names)                                                               0.476     8.364
new_n3373_1.out[0] (.names)                                                              0.235     8.599
new_n3375.in[0] (.names)                                                                 0.481     9.081
new_n3375.out[0] (.names)                                                                0.261     9.342
n706.in[4] (.names)                                                                      0.100     9.442
n706.out[0] (.names)                                                                     0.261     9.703
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.703
data arrival time                                                                                  9.703

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.703
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.726


#Path 21
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2901.in[1] (.names)                                                                                                              0.476     5.989
new_n2901.out[0] (.names)                                                                                                             0.235     6.224
new_n2931.in[2] (.names)                                                                                                              0.339     6.563
new_n2931.out[0] (.names)                                                                                                             0.235     6.798
new_n2959_1.in[2] (.names)                                                                                                            0.477     7.275
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.510
new_n2975.in[5] (.names)                                                                                                              0.477     7.987
new_n2975.out[0] (.names)                                                                                                             0.261     8.248
new_n2963_1.in[1] (.names)                                                                                                            0.620     8.868
new_n2963_1.out[0] (.names)                                                                                                           0.235     9.103
n353.in[4] (.names)                                                                                                                   0.338     9.441
n353.out[0] (.names)                                                                                                                  0.261     9.702
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.702
data arrival time                                                                                                                               9.702

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.702
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.725


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3367.in[2] (.names)                                                                 0.100     7.628
new_n3367.out[0] (.names)                                                                0.261     7.889
new_n3373_1.in[0] (.names)                                                               0.476     8.364
new_n3373_1.out[0] (.names)                                                              0.235     8.599
new_n3381.in[0] (.names)                                                                 0.100     8.699
new_n3381.out[0] (.names)                                                                0.261     8.960
new_n3388_1.in[2] (.names)                                                               0.100     9.060
new_n3388_1.out[0] (.names)                                                              0.261     9.321
n726.in[1] (.names)                                                                      0.100     9.421
n726.out[0] (.names)                                                                     0.261     9.682
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.682
data arrival time                                                                                  9.682

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.682
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.706


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3367.in[2] (.names)                                                                 0.100     7.628
new_n3367.out[0] (.names)                                                                0.261     7.889
new_n3373_1.in[0] (.names)                                                               0.476     8.364
new_n3373_1.out[0] (.names)                                                              0.235     8.599
new_n3381.in[0] (.names)                                                                 0.100     8.699
new_n3381.out[0] (.names)                                                                0.261     8.960
new_n3385.in[0] (.names)                                                                 0.100     9.060
new_n3385.out[0] (.names)                                                                0.261     9.321
n721.in[3] (.names)                                                                      0.100     9.421
n721.out[0] (.names)                                                                     0.261     9.682
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.682
data arrival time                                                                                  9.682

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.682
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.706


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4109_1.in[0] (.names)                                                               0.479     7.020
new_n4109_1.out[0] (.names)                                                              0.235     7.255
new_n4119_1.in[0] (.names)                                                               0.100     7.355
new_n4119_1.out[0] (.names)                                                              0.261     7.616
new_n4127.in[2] (.names)                                                                 0.100     7.716
new_n4127.out[0] (.names)                                                                0.261     7.977
new_n4129_1.in[0] (.names)                                                               0.332     8.310
new_n4129_1.out[0] (.names)                                                              0.261     8.571
n3568.in[4] (.names)                                                                     0.837     9.408
n3568.out[0] (.names)                                                                    0.261     9.669
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000     9.669
data arrival time                                                                                  9.669

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.669
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.692


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3367.in[2] (.names)                                                                 0.100     7.628
new_n3367.out[0] (.names)                                                                0.261     7.889
new_n3373_1.in[0] (.names)                                                               0.476     8.364
new_n3373_1.out[0] (.names)                                                              0.235     8.599
new_n3381.in[0] (.names)                                                                 0.100     8.699
new_n3381.out[0] (.names)                                                                0.261     8.960
new_n3380.in[0] (.names)                                                                 0.100     9.060
new_n3380.out[0] (.names)                                                                0.235     9.295
n716.in[4] (.names)                                                                      0.100     9.395
n716.out[0] (.names)                                                                     0.261     9.656
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.656
data arrival time                                                                                  9.656

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.656
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.680


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4109_1.in[0] (.names)                                                               0.479     7.020
new_n4109_1.out[0] (.names)                                                              0.235     7.255
new_n4119_1.in[0] (.names)                                                               0.100     7.355
new_n4119_1.out[0] (.names)                                                              0.261     7.616
new_n4127.in[2] (.names)                                                                 0.100     7.716
new_n4127.out[0] (.names)                                                                0.261     7.977
new_n4132.in[0] (.names)                                                                 0.100     8.077
new_n4132.out[0] (.names)                                                                0.235     8.312
new_n4131.in[2] (.names)                                                                 0.100     8.412
new_n4131.out[0] (.names)                                                                0.261     8.673
n3573.in[3] (.names)                                                                     0.618     9.291
n3573.out[0] (.names)                                                                    0.235     9.526
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.526
data arrival time                                                                                  9.526

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.526
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.550


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3367.in[2] (.names)                                                                 0.100     7.628
new_n3367.out[0] (.names)                                                                0.261     7.889
new_n3373_1.in[0] (.names)                                                               0.476     8.364
new_n3373_1.out[0] (.names)                                                              0.235     8.599
new_n3372.in[1] (.names)                                                                 0.337     8.936
new_n3372.out[0] (.names)                                                                0.235     9.171
n701.in[2] (.names)                                                                      0.100     9.271
n701.out[0] (.names)                                                                     0.235     9.506
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.506
data arrival time                                                                                  9.506

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.506
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.530


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4010.in[0] (.names)                                                                 0.100     7.168
new_n4010.out[0] (.names)                                                                0.235     7.403
new_n4020.in[0] (.names)                                                                 0.100     7.503
new_n4020.out[0] (.names)                                                                0.261     7.764
new_n4028_1.in[2] (.names)                                                               0.450     8.213
new_n4028_1.out[0] (.names)                                                              0.261     8.474
new_n4034_1.in[0] (.names)                                                               0.100     8.574
new_n4034_1.out[0] (.names)                                                              0.235     8.809
new_n4033_1.in[2] (.names)                                                               0.100     8.909
new_n4033_1.out[0] (.names)                                                              0.261     9.170
n3413.in[3] (.names)                                                                     0.100     9.270
n3413.out[0] (.names)                                                                    0.235     9.505
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000     9.505
data arrival time                                                                                  9.505

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.505
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.529


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4010.in[0] (.names)                                                                 0.100     7.168
new_n4010.out[0] (.names)                                                                0.235     7.403
new_n4020.in[0] (.names)                                                                 0.100     7.503
new_n4020.out[0] (.names)                                                                0.261     7.764
new_n4028_1.in[2] (.names)                                                               0.450     8.213
new_n4028_1.out[0] (.names)                                                              0.261     8.474
new_n4031.in[0] (.names)                                                                 0.100     8.574
new_n4031.out[0] (.names)                                                                0.261     8.835
new_n4030.in[3] (.names)                                                                 0.100     8.935
new_n4030.out[0] (.names)                                                                0.235     9.170
n3408.in[2] (.names)                                                                     0.100     9.270
n3408.out[0] (.names)                                                                    0.235     9.505
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000     9.505
data arrival time                                                                                  9.505

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.505
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.529


#Path 30
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4236.in[0] (.names)                                                                 0.100     7.177
new_n4236.out[0] (.names)                                                                0.235     7.412
new_n4245.in[0] (.names)                                                                 0.334     7.746
new_n4245.out[0] (.names)                                                                0.261     8.007
new_n4250.in[0] (.names)                                                                 0.100     8.107
new_n4250.out[0] (.names)                                                                0.261     8.368
new_n4249_1.in[3] (.names)                                                               0.100     8.468
new_n4249_1.out[0] (.names)                                                              0.261     8.729
n3878.in[2] (.names)                                                                     0.480     9.209
n3878.out[0] (.names)                                                                    0.235     9.444
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.444
data arrival time                                                                                  9.444

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.444
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.467


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4010.in[0] (.names)                                                                 0.100     7.168
new_n4010.out[0] (.names)                                                                0.235     7.403
new_n4020.in[0] (.names)                                                                 0.100     7.503
new_n4020.out[0] (.names)                                                                0.261     7.764
new_n4019_1.in[0] (.names)                                                               0.332     8.096
new_n4019_1.out[0] (.names)                                                              0.235     8.331
new_n4018_1.in[3] (.names)                                                               0.312     8.643
new_n4018_1.out[0] (.names)                                                              0.235     8.878
n3393.in[2] (.names)                                                                     0.287     9.165
n3393.out[0] (.names)                                                                    0.235     9.400
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000     9.400
data arrival time                                                                                  9.400

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.400
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.424


#Path 32
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2901.in[1] (.names)                                                                                                              0.476     5.989
new_n2901.out[0] (.names)                                                                                                             0.235     6.224
new_n2931.in[2] (.names)                                                                                                              0.339     6.563
new_n2931.out[0] (.names)                                                                                                             0.235     6.798
new_n2935.in[1] (.names)                                                                                                              0.477     7.275
new_n2935.out[0] (.names)                                                                                                             0.261     7.536
new_n2961.in[0] (.names)                                                                                                              0.335     7.871
new_n2961.out[0] (.names)                                                                                                             0.235     8.106
new_n2947.in[2] (.names)                                                                                                              0.615     8.720
new_n2947.out[0] (.names)                                                                                                             0.261     8.981
n348.in[3] (.names)                                                                                                                   0.100     9.081
n348.out[0] (.names)                                                                                                                  0.235     9.316
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.316
data arrival time                                                                                                                               9.316

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.316
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.340


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3367.in[2] (.names)                                                                 0.100     7.628
new_n3367.out[0] (.names)                                                                0.261     7.889
new_n3370.in[0] (.names)                                                                 0.472     8.361
new_n3370.out[0] (.names)                                                                0.261     8.622
new_n3369_1.in[3] (.names)                                                               0.100     8.722
new_n3369_1.out[0] (.names)                                                              0.235     8.957
n696.in[2] (.names)                                                                      0.100     9.057
n696.out[0] (.names)                                                                     0.235     9.292
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.292
data arrival time                                                                                  9.292

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.292
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.316


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4010.in[0] (.names)                                                                 0.100     7.168
new_n4010.out[0] (.names)                                                                0.235     7.403
new_n4020.in[0] (.names)                                                                 0.100     7.503
new_n4020.out[0] (.names)                                                                0.261     7.764
new_n4028_1.in[2] (.names)                                                               0.450     8.213
new_n4028_1.out[0] (.names)                                                              0.261     8.474
new_n4027.in[2] (.names)                                                                 0.100     8.574
new_n4027.out[0] (.names)                                                                0.261     8.835
n3403.in[3] (.names)                                                                     0.100     8.935
n3403.out[0] (.names)                                                                    0.235     9.170
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     9.170
data arrival time                                                                                  9.170

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.170
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.194


#Path 35
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4236.in[0] (.names)                                                                 0.100     7.177
new_n4236.out[0] (.names)                                                                0.235     7.412
new_n4245.in[0] (.names)                                                                 0.334     7.746
new_n4245.out[0] (.names)                                                                0.261     8.007
new_n4253_1.in[2] (.names)                                                               0.100     8.107
new_n4253_1.out[0] (.names)                                                              0.261     8.368
new_n4255.in[0] (.names)                                                                 0.100     8.468
new_n4255.out[0] (.names)                                                                0.261     8.729
n3888.in[4] (.names)                                                                     0.100     8.829
n3888.out[0] (.names)                                                                    0.261     9.090
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.090
data arrival time                                                                                  9.090

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.090
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.113


#Path 36
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4236.in[0] (.names)                                                                 0.100     7.177
new_n4236.out[0] (.names)                                                                0.235     7.412
new_n4245.in[0] (.names)                                                                 0.334     7.746
new_n4245.out[0] (.names)                                                                0.261     8.007
new_n4244_1.in[0] (.names)                                                               0.471     8.478
new_n4244_1.out[0] (.names)                                                              0.235     8.713
n3873.in[4] (.names)                                                                     0.100     8.813
n3873.out[0] (.names)                                                                    0.261     9.074
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.074
data arrival time                                                                                  9.074

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.074
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.097


#Path 37
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4236.in[0] (.names)                                                                 0.100     7.177
new_n4236.out[0] (.names)                                                                0.235     7.412
new_n4245.in[0] (.names)                                                                 0.334     7.746
new_n4245.out[0] (.names)                                                                0.261     8.007
new_n4253_1.in[2] (.names)                                                               0.100     8.107
new_n4253_1.out[0] (.names)                                                              0.261     8.368
new_n4257.in[0] (.names)                                                                 0.100     8.468
new_n4257.out[0] (.names)                                                                0.235     8.703
n3893.in[1] (.names)                                                                     0.100     8.803
n3893.out[0] (.names)                                                                    0.261     9.064
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.064
data arrival time                                                                                  9.064

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.064
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.087


#Path 38
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4236.in[0] (.names)                                                                 0.100     7.177
new_n4236.out[0] (.names)                                                                0.235     7.412
new_n4245.in[0] (.names)                                                                 0.334     7.746
new_n4245.out[0] (.names)                                                                0.261     8.007
new_n4253_1.in[2] (.names)                                                               0.100     8.107
new_n4253_1.out[0] (.names)                                                              0.261     8.368
new_n4252.in[1] (.names)                                                                 0.100     8.468
new_n4252.out[0] (.names)                                                                0.235     8.703
n3883.in[2] (.names)                                                                     0.100     8.803
n3883.out[0] (.names)                                                                    0.235     9.038
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.038
data arrival time                                                                                  9.038

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.038
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.061


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4109_1.in[0] (.names)                                                               0.479     7.020
new_n4109_1.out[0] (.names)                                                              0.235     7.255
new_n4112.in[0] (.names)                                                                 0.625     7.880
new_n4112.out[0] (.names)                                                                0.235     8.115
new_n4111.in[1] (.names)                                                                 0.337     8.452
new_n4111.out[0] (.names)                                                                0.235     8.687
n3543.in[2] (.names)                                                                     0.100     8.787
n3543.out[0] (.names)                                                                    0.235     9.022
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.022
data arrival time                                                                                  9.022

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.022
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.045


#Path 40
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4010.in[0] (.names)                                                                 0.100     7.168
new_n4010.out[0] (.names)                                                                0.235     7.403
new_n4013_1.in[0] (.names)                                                               0.100     7.503
new_n4013_1.out[0] (.names)                                                              0.235     7.738
new_n4016.in[0] (.names)                                                                 0.100     7.838
new_n4016.out[0] (.names)                                                                0.235     8.073
new_n4015.in[2] (.names)                                                                 0.335     8.407
new_n4015.out[0] (.names)                                                                0.261     8.668
n3388.in[3] (.names)                                                                     0.100     8.768
n3388.out[0] (.names)                                                                    0.235     9.003
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     9.003
data arrival time                                                                                  9.003

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.003
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.027


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4010.in[0] (.names)                                                                 0.100     7.168
new_n4010.out[0] (.names)                                                                0.235     7.403
new_n4020.in[0] (.names)                                                                 0.100     7.503
new_n4020.out[0] (.names)                                                                0.261     7.764
new_n4025.in[2] (.names)                                                                 0.332     8.096
new_n4025.out[0] (.names)                                                                0.235     8.331
new_n4024_1.in[1] (.names)                                                               0.100     8.431
new_n4024_1.out[0] (.names)                                                              0.235     8.666
n3398.in[2] (.names)                                                                     0.100     8.766
n3398.out[0] (.names)                                                                    0.235     9.001
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.001
data arrival time                                                                                  9.001

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.001
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.025


#Path 42
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2901.in[1] (.names)                                                                                                              0.476     5.989
new_n2901.out[0] (.names)                                                                                                             0.235     6.224
new_n2931.in[2] (.names)                                                                                                              0.339     6.563
new_n2931.out[0] (.names)                                                                                                             0.235     6.798
new_n2935.in[1] (.names)                                                                                                              0.477     7.275
new_n2935.out[0] (.names)                                                                                                             0.261     7.536
new_n2934_1.in[0] (.names)                                                                                                            0.335     7.871
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.106
n343.in[4] (.names)                                                                                                                   0.623     8.729
n343.out[0] (.names)                                                                                                                  0.261     8.990
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     8.990
data arrival time                                                                                                                               8.990

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.990
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.014


#Path 43
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4109_1.in[0] (.names)                                                               0.479     7.020
new_n4109_1.out[0] (.names)                                                              0.235     7.255
new_n4119_1.in[0] (.names)                                                               0.100     7.355
new_n4119_1.out[0] (.names)                                                              0.261     7.616
new_n4124_1.in[0] (.names)                                                               0.336     7.952
new_n4124_1.out[0] (.names)                                                              0.261     8.213
new_n4123_1.in[3] (.names)                                                               0.100     8.313
new_n4123_1.out[0] (.names)                                                              0.261     8.574
n3558.in[2] (.names)                                                                     0.100     8.674
n3558.out[0] (.names)                                                                    0.235     8.909
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     8.909
data arrival time                                                                                  8.909

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.909
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.933


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3358_1.in[0] (.names)                                                               0.100     7.628
new_n3358_1.out[0] (.names)                                                              0.235     7.863
new_n3364_1.in[0] (.names)                                                               0.100     7.963
new_n3364_1.out[0] (.names)                                                              0.235     8.198
new_n3363_1.in[2] (.names)                                                               0.100     8.298
new_n3363_1.out[0] (.names)                                                              0.261     8.559
n686.in[3] (.names)                                                                      0.100     8.659
n686.out[0] (.names)                                                                     0.235     8.894
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.894
data arrival time                                                                                  8.894

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.894
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.917


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3352.in[0] (.names)                                                                 0.476     7.642
new_n3352.out[0] (.names)                                                                0.235     7.877
new_n3355.in[0] (.names)                                                                 0.100     7.977
new_n3355.out[0] (.names)                                                                0.235     8.212
new_n3354_1.in[1] (.names)                                                               0.100     8.312
new_n3354_1.out[0] (.names)                                                              0.235     8.547
n676.in[2] (.names)                                                                      0.100     8.647
n676.out[0] (.names)                                                                     0.235     8.882
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     8.882
data arrival time                                                                                  8.882

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.882
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.906


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4109_1.in[0] (.names)                                                               0.479     7.020
new_n4109_1.out[0] (.names)                                                              0.235     7.255
new_n4119_1.in[0] (.names)                                                               0.100     7.355
new_n4119_1.out[0] (.names)                                                              0.261     7.616
new_n4127.in[2] (.names)                                                                 0.100     7.716
new_n4127.out[0] (.names)                                                                0.261     7.977
new_n4126.in[1] (.names)                                                                 0.332     8.310
new_n4126.out[0] (.names)                                                                0.235     8.545
n3563.in[2] (.names)                                                                     0.100     8.645
n3563.out[0] (.names)                                                                    0.235     8.880
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     8.880
data arrival time                                                                                  8.880

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.880
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.903


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3367.in[2] (.names)                                                                 0.100     7.628
new_n3367.out[0] (.names)                                                                0.261     7.889
new_n3366.in[2] (.names)                                                                 0.331     8.220
new_n3366.out[0] (.names)                                                                0.261     8.481
n691.in[3] (.names)                                                                      0.100     8.581
n691.out[0] (.names)                                                                     0.235     8.816
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     8.816
data arrival time                                                                                  8.816

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.816
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.840


#Path 48
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3359_1.in[0] (.names)                                                               0.100     7.267
new_n3359_1.out[0] (.names)                                                              0.261     7.528
new_n3358_1.in[0] (.names)                                                               0.100     7.628
new_n3358_1.out[0] (.names)                                                              0.235     7.863
new_n3357.in[2] (.names)                                                                 0.336     8.199
new_n3357.out[0] (.names)                                                                0.261     8.460
n681.in[3] (.names)                                                                      0.100     8.560
n681.out[0] (.names)                                                                     0.235     8.795
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     8.795
data arrival time                                                                                  8.795

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.795
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.818


#Path 49
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4236.in[0] (.names)                                                                 0.100     7.177
new_n4236.out[0] (.names)                                                                0.235     7.412
new_n4239_1.in[0] (.names)                                                               0.100     7.512
new_n4239_1.out[0] (.names)                                                              0.235     7.747
new_n4238_1.in[1] (.names)                                                               0.100     7.847
new_n4238_1.out[0] (.names)                                                              0.235     8.082
n3863.in[2] (.names)                                                                     0.477     8.559
n3863.out[0] (.names)                                                                    0.235     8.794
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     8.794
data arrival time                                                                                  8.794

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.794
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.817


#Path 50
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2887.in[2] (.names)                                                                                                              0.476     5.989
new_n2887.out[0] (.names)                                                                                                             0.235     6.224
new_n2916.in[2] (.names)                                                                                                              0.479     6.703
new_n2916.out[0] (.names)                                                                                                             0.261     6.964
new_n2919_1.in[1] (.names)                                                                                                            0.340     7.304
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.539
new_n2918_1.in[1] (.names)                                                                                                            0.618     8.157
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.418
n338.in[2] (.names)                                                                                                                   0.100     8.518
n338.out[0] (.names)                                                                                                                  0.235     8.753
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.753
data arrival time                                                                                                                               8.753

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.753
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.777


#Path 51
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4236.in[0] (.names)                                                                 0.100     7.177
new_n4236.out[0] (.names)                                                                0.235     7.412
new_n4239_1.in[0] (.names)                                                               0.100     7.512
new_n4239_1.out[0] (.names)                                                              0.235     7.747
new_n4242.in[0] (.names)                                                                 0.100     7.847
new_n4242.out[0] (.names)                                                                0.235     8.082
new_n4241.in[1] (.names)                                                                 0.100     8.182
new_n4241.out[0] (.names)                                                                0.235     8.417
n3868.in[2] (.names)                                                                     0.100     8.517
n3868.out[0] (.names)                                                                    0.235     8.752
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     8.752
data arrival time                                                                                  8.752

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.752
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.776


#Path 52
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4236.in[0] (.names)                                                                 0.100     7.177
new_n4236.out[0] (.names)                                                                0.235     7.412
new_n4235.in[0] (.names)                                                                 0.100     7.512
new_n4235.out[0] (.names)                                                                0.235     7.747
n3858.in[4] (.names)                                                                     0.623     8.370
n3858.out[0] (.names)                                                                    0.261     8.631
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     8.631
data arrival time                                                                                  8.631

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.631
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.655


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4109_1.in[0] (.names)                                                               0.479     7.020
new_n4109_1.out[0] (.names)                                                              0.235     7.255
new_n4119_1.in[0] (.names)                                                               0.100     7.355
new_n4119_1.out[0] (.names)                                                              0.261     7.616
new_n4118_1.in[0] (.names)                                                               0.100     7.716
new_n4118_1.out[0] (.names)                                                              0.235     7.951
new_n4117.in[3] (.names)                                                                 0.100     8.051
new_n4117.out[0] (.names)                                                                0.235     8.286
n3553.in[2] (.names)                                                                     0.100     8.386
n3553.out[0] (.names)                                                                    0.235     8.621
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     8.621
data arrival time                                                                                  8.621

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.621
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.645


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3352.in[0] (.names)                                                                 0.476     7.642
new_n3352.out[0] (.names)                                                                0.235     7.877
new_n3351.in[2] (.names)                                                                 0.100     7.977
new_n3351.out[0] (.names)                                                                0.261     8.238
n671.in[3] (.names)                                                                      0.100     8.338
n671.out[0] (.names)                                                                     0.235     8.573
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.573
data arrival time                                                                                  8.573

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.573
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.597


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n3995.in[0] (.names)                                                                 0.100     6.807
new_n3995.out[0] (.names)                                                                0.235     7.042
new_n4001.in[0] (.names)                                                                 0.339     7.381
new_n4001.out[0] (.names)                                                                0.235     7.616
new_n4000.in[1] (.names)                                                                 0.314     7.929
new_n4000.out[0] (.names)                                                                0.235     8.164
n3363.in[2] (.names)                                                                     0.100     8.264
n3363.out[0] (.names)                                                                    0.235     8.499
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.499
data arrival time                                                                                  8.499

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.499
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.523


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4109_1.in[0] (.names)                                                               0.479     7.020
new_n4109_1.out[0] (.names)                                                              0.235     7.255
new_n4108_1.in[0] (.names)                                                               0.625     7.880
new_n4108_1.out[0] (.names)                                                              0.235     8.115
n3538.in[4] (.names)                                                                     0.100     8.215
n3538.out[0] (.names)                                                                    0.261     8.476
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     8.476
data arrival time                                                                                  8.476

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.476
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.499


#Path 57
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4233_1.in[0] (.names)                                                               0.100     7.177
new_n4233_1.out[0] (.names)                                                              0.235     7.412
new_n4232.in[1] (.names)                                                                 0.478     7.890
new_n4232.out[0] (.names)                                                                0.235     8.125
n3853.in[2] (.names)                                                                     0.100     8.225
n3853.out[0] (.names)                                                                    0.235     8.460
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.460
data arrival time                                                                                  8.460

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.460
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.484


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4010.in[0] (.names)                                                                 0.100     7.168
new_n4010.out[0] (.names)                                                                0.235     7.403
new_n4013_1.in[0] (.names)                                                               0.100     7.503
new_n4013_1.out[0] (.names)                                                              0.235     7.738
new_n4012.in[1] (.names)                                                                 0.100     7.838
new_n4012.out[0] (.names)                                                                0.235     8.073
n3383.in[0] (.names)                                                                     0.100     8.173
n3383.out[0] (.names)                                                                    0.261     8.434
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.434
data arrival time                                                                                  8.434

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.434
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.457


#Path 59
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2887.in[2] (.names)                                                                                                              0.476     5.989
new_n2887.out[0] (.names)                                                                                                             0.235     6.224
new_n2916.in[2] (.names)                                                                                                              0.479     6.703
new_n2916.out[0] (.names)                                                                                                             0.261     6.964
new_n2905.in[1] (.names)                                                                                                              0.340     7.304
new_n2905.out[0] (.names)                                                                                                             0.235     7.539
n333.in[4] (.names)                                                                                                                   0.591     8.130
n333.out[0] (.names)                                                                                                                  0.261     8.391
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.391
data arrival time                                                                                                                               8.391

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.391
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.414


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4010.in[0] (.names)                                                                 0.100     7.168
new_n4010.out[0] (.names)                                                                0.235     7.403
new_n4009_1.in[2] (.names)                                                               0.339     7.742
new_n4009_1.out[0] (.names)                                                              0.261     8.003
n3378.in[3] (.names)                                                                     0.100     8.103
n3378.out[0] (.names)                                                                    0.235     8.338
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.338
data arrival time                                                                                  8.338

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.338
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.361


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4007.in[0] (.names)                                                                 0.100     7.168
new_n4007.out[0] (.names)                                                                0.235     7.403
new_n4006.in[2] (.names)                                                                 0.311     7.713
new_n4006.out[0] (.names)                                                                0.261     7.974
n3373.in[3] (.names)                                                                     0.100     8.074
n3373.out[0] (.names)                                                                    0.235     8.309
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.309
data arrival time                                                                                  8.309

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.309
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.333


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3349_1.in[0] (.names)                                                               0.100     6.932
new_n3349_1.out[0] (.names)                                                              0.235     7.167
new_n3348_1.in[1] (.names)                                                               0.479     7.646
new_n3348_1.out[0] (.names)                                                              0.235     7.881
n666.in[2] (.names)                                                                      0.100     7.981
n666.out[0] (.names)                                                                     0.235     8.216
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.216
data arrival time                                                                                  8.216

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.216
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.239


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4106.in[0] (.names)                                                                 0.479     7.020
new_n4106.out[0] (.names)                                                                0.235     7.255
new_n4105.in[2] (.names)                                                                 0.331     7.587
new_n4105.out[0] (.names)                                                                0.261     7.848
n3533.in[3] (.names)                                                                     0.100     7.948
n3533.out[0] (.names)                                                                    0.235     8.183
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.183
data arrival time                                                                                  8.183

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.183
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.206


#Path 64
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4230.in[0] (.names)                                                                 0.100     6.842
new_n4230.out[0] (.names)                                                                0.235     7.077
new_n4229_1.in[0] (.names)                                                               0.486     7.563
new_n4229_1.out[0] (.names)                                                              0.235     7.798
n3848.in[4] (.names)                                                                     0.100     7.898
n3848.out[0] (.names)                                                                    0.261     8.159
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.159
data arrival time                                                                                  8.159

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.159
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.182


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4094_1.in[0] (.names)                                                               0.100     6.280
new_n4094_1.out[0] (.names)                                                              0.235     6.515
new_n4100.in[0] (.names)                                                                 0.332     6.848
new_n4100.out[0] (.names)                                                                0.235     7.083
new_n4099_1.in[2] (.names)                                                               0.100     7.183
new_n4099_1.out[0] (.names)                                                              0.261     7.444
n3523.in[3] (.names)                                                                     0.479     7.923
n3523.out[0] (.names)                                                                    0.235     8.158
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.158
data arrival time                                                                                  8.158

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.158
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.181


#Path 66
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4227.in[0] (.names)                                                                 0.100     6.842
new_n4227.out[0] (.names)                                                                0.235     7.077
new_n4226.in[2] (.names)                                                                 0.477     7.554
new_n4226.out[0] (.names)                                                                0.261     7.815
n3843.in[3] (.names)                                                                     0.100     7.915
n3843.out[0] (.names)                                                                    0.235     8.150
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.150
data arrival time                                                                                  8.150

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.150
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.173


#Path 67
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n4004_1.in[2] (.names)                                                               0.100     6.807
new_n4004_1.out[0] (.names)                                                              0.261     7.068
new_n4003_1.in[2] (.names)                                                               0.481     7.549
new_n4003_1.out[0] (.names)                                                              0.261     7.810
n3368.in[3] (.names)                                                                     0.100     7.910
n3368.out[0] (.names)                                                                    0.235     8.145
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     8.145
data arrival time                                                                                  8.145

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.145
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.169


#Path 68
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2802.in[0] (.names)                                                                                                              0.476     2.969
new_n2802.out[0] (.names)                                                                                                             0.235     3.204
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.304
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.539
new_n2846.in[1] (.names)                                                                                                              0.476     4.015
new_n2846.out[0] (.names)                                                                                                             0.235     4.250
new_n2868_1.in[4] (.names)                                                                                                            0.477     4.727
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.962
new_n2900.in[2] (.names)                                                                                                              0.338     5.300
new_n2900.out[0] (.names)                                                                                                             0.235     5.535
new_n2892.in[1] (.names)                                                                                                              0.479     6.014
new_n2892.out[0] (.names)                                                                                                             0.235     6.249
new_n2891.in[0] (.names)                                                                                                              0.596     6.845
new_n2891.out[0] (.names)                                                                                                             0.235     7.080
new_n2889_1.in[4] (.names)                                                                                                            0.447     7.527
new_n2889_1.out[0] (.names)                                                                                                           0.261     7.788
n328.in[3] (.names)                                                                                                                   0.100     7.888
n328.out[0] (.names)                                                                                                                  0.235     8.123
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     8.123
data arrival time                                                                                                                               8.123

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.123
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.147


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3996.in[0] (.names)                                                                 0.100     6.446
new_n3996.out[0] (.names)                                                                0.261     6.707
new_n3995.in[0] (.names)                                                                 0.100     6.807
new_n3995.out[0] (.names)                                                                0.235     7.042
new_n3994_1.in[1] (.names)                                                               0.339     7.381
new_n3994_1.out[0] (.names)                                                              0.235     7.616
n3358.in[2] (.names)                                                                     0.100     7.716
n3358.out[0] (.names)                                                                    0.235     7.951
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     7.951
data arrival time                                                                                  7.951

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.951
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.974


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3989_1.in[0] (.names)                                                               0.335     6.680
new_n3989_1.out[0] (.names)                                                              0.235     6.915
new_n3992.in[0] (.names)                                                                 0.100     7.015
new_n3992.out[0] (.names)                                                                0.235     7.250
new_n3991.in[2] (.names)                                                                 0.100     7.350
new_n3991.out[0] (.names)                                                                0.261     7.611
n3353.in[3] (.names)                                                                     0.100     7.711
n3353.out[0] (.names)                                                                    0.235     7.946
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     7.946
data arrival time                                                                                  7.946

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.946
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.970


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3346.in[0] (.names)                                                                 0.100     6.597
new_n3346.out[0] (.names)                                                                0.235     6.832
new_n3345.in[1] (.names)                                                                 0.100     6.932
new_n3345.out[0] (.names)                                                                0.235     7.167
n661.in[2] (.names)                                                                      0.479     7.646
n661.out[0] (.names)                                                                     0.235     7.881
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.881
data arrival time                                                                                  7.881

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.881
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.904


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4094_1.in[0] (.names)                                                               0.100     6.280
new_n4094_1.out[0] (.names)                                                              0.235     6.515
new_n4093_1.in[2] (.names)                                                               0.622     7.138
new_n4093_1.out[0] (.names)                                                              0.261     7.399
n3518.in[3] (.names)                                                                     0.100     7.499
n3518.out[0] (.names)                                                                    0.235     7.734
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.734
data arrival time                                                                                  7.734

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.734
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.757


#Path 73
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4224_1.in[0] (.names)                                                               0.100     6.507
new_n4224_1.out[0] (.names)                                                              0.235     6.742
new_n4223_1.in[2] (.names)                                                               0.340     7.082
new_n4223_1.out[0] (.names)                                                              0.261     7.343
n3838.in[3] (.names)                                                                     0.100     7.443
n3838.out[0] (.names)                                                                    0.235     7.678
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     7.678
data arrival time                                                                                  7.678

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.678
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.702


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4085.in[2] (.names)                                                                 0.617     6.436
new_n4085.out[0] (.names)                                                                0.261     6.697
n3503.in[3] (.names)                                                                     0.734     7.431
n3503.out[0] (.names)                                                                    0.235     7.666
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     7.666
data arrival time                                                                                  7.666

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.666
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.690


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3985.in[1] (.names)                                                                 0.335     6.680
new_n3985.out[0] (.names)                                                                0.235     6.915
n3343.in[2] (.names)                                                                     0.478     7.393
n3343.out[0] (.names)                                                                    0.235     7.628
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     7.628
data arrival time                                                                                  7.628

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.628
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.652


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3986.in[0] (.names)                                                                 0.100     6.111
new_n3986.out[0] (.names)                                                                0.235     6.346
new_n3989_1.in[0] (.names)                                                               0.335     6.680
new_n3989_1.out[0] (.names)                                                              0.235     6.915
new_n3988_1.in[2] (.names)                                                               0.100     7.015
new_n3988_1.out[0] (.names)                                                              0.261     7.276
n3348.in[3] (.names)                                                                     0.100     7.376
n3348.out[0] (.names)                                                                    0.235     7.611
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.611
data arrival time                                                                                  7.611

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.611
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.635


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3343_1.in[0] (.names)                                                               0.100     6.262
new_n3343_1.out[0] (.names)                                                              0.235     6.497
new_n3342.in[2] (.names)                                                                 0.486     6.982
new_n3342.out[0] (.names)                                                                0.261     7.243
n656.in[3] (.names)                                                                      0.100     7.343
n656.out[0] (.names)                                                                     0.235     7.578
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.578
data arrival time                                                                                  7.578

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.578
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.602


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2879_1.in[0] (.names)                                                                                                            0.476     5.989
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.224
new_n2878_1.in[4] (.names)                                                                                                            0.335     6.559
new_n2878_1.out[0] (.names)                                                                                                           0.261     6.820
n323.in[3] (.names)                                                                                                                   0.483     7.303
n323.out[0] (.names)                                                                                                                  0.235     7.538
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.538
data arrival time                                                                                                                               7.538

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.538
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.562


#Path 79
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4221.in[0] (.names)                                                                 0.479     6.172
new_n4221.out[0] (.names)                                                                0.235     6.407
new_n4220.in[1] (.names)                                                                 0.100     6.507
new_n4220.out[0] (.names)                                                                0.235     6.742
n3833.in[2] (.names)                                                                     0.470     7.212
n3833.out[0] (.names)                                                                    0.235     7.447
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.447
data arrival time                                                                                  7.447

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.447
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.471


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3336.in[2] (.names)                                                                 0.476     6.302
new_n3336.out[0] (.names)                                                                0.261     6.563
n646.in[3] (.names)                                                                      0.616     7.179
n646.out[0] (.names)                                                                     0.235     7.414
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.414
data arrival time                                                                                  7.414

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.414
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.438


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.185
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2861.in[2] (.names)                                                                                                              0.471     4.917
new_n2861.out[0] (.names)                                                                                                             0.261     5.178
new_n2865.in[0] (.names)                                                                                                              0.100     5.278
new_n2865.out[0] (.names)                                                                                                             0.235     5.513
new_n2864_1.in[0] (.names)                                                                                                            0.476     5.989
new_n2864_1.out[0] (.names)                                                                                                           0.235     6.224
new_n2863_1.in[4] (.names)                                                                                                            0.590     6.814
new_n2863_1.out[0] (.names)                                                                                                           0.235     7.049
n318.in[2] (.names)                                                                                                                   0.100     7.149
n318.out[0] (.names)                                                                                                                  0.235     7.384
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     7.384
data arrival time                                                                                                                               7.384

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.384
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.407


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4095.in[0] (.names)                                                                 0.100     5.919
new_n4095.out[0] (.names)                                                                0.261     6.180
new_n4103_1.in[2] (.names)                                                               0.100     6.280
new_n4103_1.out[0] (.names)                                                              0.261     6.541
new_n4102.in[0] (.names)                                                                 0.100     6.641
new_n4102.out[0] (.names)                                                                0.235     6.876
n3528.in[4] (.names)                                                                     0.100     6.976
n3528.out[0] (.names)                                                                    0.261     7.237
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.237
data arrival time                                                                                  7.237

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.237
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.261


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3337.in[0] (.names)                                                                 0.760     5.592
new_n3337.out[0] (.names)                                                                0.235     5.827
new_n3340.in[0] (.names)                                                                 0.100     5.927
new_n3340.out[0] (.names)                                                                0.235     6.162
new_n3339_1.in[1] (.names)                                                               0.100     6.262
new_n3339_1.out[0] (.names)                                                              0.235     6.497
n651.in[2] (.names)                                                                      0.476     6.972
n651.out[0] (.names)                                                                     0.235     7.207
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.207
data arrival time                                                                                  7.207

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.207
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.231


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3983_1.in[0] (.names)                                                               0.100     5.776
new_n3983_1.out[0] (.names)                                                              0.235     6.011
new_n3982.in[2] (.names)                                                                 0.482     6.493
new_n3982.out[0] (.names)                                                                0.261     6.754
n3338.in[3] (.names)                                                                     0.100     6.854
n3338.out[0] (.names)                                                                    0.235     7.089
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     7.089
data arrival time                                                                                  7.089

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.089
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.113


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4091.in[0] (.names)                                                                 0.330     6.150
new_n4091.out[0] (.names)                                                                0.235     6.385
new_n4090.in[2] (.names)                                                                 0.100     6.485
new_n4090.out[0] (.names)                                                                0.261     6.746
n3513.in[3] (.names)                                                                     0.100     6.846
n3513.out[0] (.names)                                                                    0.235     7.081
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.081
data arrival time                                                                                  7.081

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.081
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.104


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4086.in[0] (.names)                                                                 0.100     5.584
new_n4086.out[0] (.names)                                                                0.235     5.819
new_n4088_1.in[0] (.names)                                                               0.330     6.150
new_n4088_1.out[0] (.names)                                                              0.261     6.411
n3508.in[4] (.names)                                                                     0.100     6.511
n3508.out[0] (.names)                                                                    0.261     6.772
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     6.772
data arrival time                                                                                  6.772

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.772
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.795


#Path 87
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4215.in[2] (.names)                                                                 0.479     6.172
new_n4215.out[0] (.names)                                                                0.261     6.433
n3823.in[3] (.names)                                                                     0.100     6.533
n3823.out[0] (.names)                                                                    0.235     6.768
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     6.768
data arrival time                                                                                  6.768

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.768
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.792


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3980.in[0] (.names)                                                                 0.470     5.441
new_n3980.out[0] (.names)                                                                0.235     5.676
new_n3979_1.in[2] (.names)                                                               0.477     6.153
new_n3979_1.out[0] (.names)                                                              0.261     6.414
n3333.in[3] (.names)                                                                     0.100     6.514
n3333.out[0] (.names)                                                                    0.235     6.749
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     6.749
data arrival time                                                                                  6.749

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.749
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.772


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2802.in[0] (.names)                                                                                                              0.476     2.969
new_n2802.out[0] (.names)                                                                                                             0.235     3.204
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.304
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.539
new_n2823_1.in[1] (.names)                                                                                                            0.476     4.015
new_n2823_1.out[0] (.names)                                                                                                           0.261     4.276
new_n2847.in[4] (.names)                                                                                                              0.478     4.754
new_n2847.out[0] (.names)                                                                                                             0.261     5.015
new_n2850.in[1] (.names)                                                                                                              0.615     5.629
new_n2850.out[0] (.names)                                                                                                             0.235     5.864
new_n2849_1.in[1] (.names)                                                                                                            0.100     5.964
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.225
n313.in[2] (.names)                                                                                                                   0.100     6.325
n313.out[0] (.names)                                                                                                                  0.235     6.560
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.560
data arrival time                                                                                                                               6.560

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.560
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.584


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2802.in[0] (.names)                                                                                                              0.476     2.969
new_n2802.out[0] (.names)                                                                                                             0.235     3.204
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.304
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.539
new_n2823_1.in[1] (.names)                                                                                                            0.476     4.015
new_n2823_1.out[0] (.names)                                                                                                           0.261     4.276
new_n2847.in[4] (.names)                                                                                                              0.478     4.754
new_n2847.out[0] (.names)                                                                                                             0.261     5.015
new_n2835.in[1] (.names)                                                                                                              0.615     5.629
new_n2835.out[0] (.names)                                                                                                             0.235     5.864
n308.in[2] (.names)                                                                                                                   0.340     6.204
n308.out[0] (.names)                                                                                                                  0.235     6.439
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.439
data arrival time                                                                                                                               6.439

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.439
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.463


#Path 91
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4216.in[0] (.names)                                                                 0.100     5.458
new_n4216.out[0] (.names)                                                                0.235     5.693
new_n4218_1.in[0] (.names)                                                               0.100     5.793
new_n4218_1.out[0] (.names)                                                              0.261     6.054
n3828.in[4] (.names)                                                                     0.100     6.154
n3828.out[0] (.names)                                                                    0.261     6.415
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.415
data arrival time                                                                                  6.415

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.415
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.439


#Path 92
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4083_1.in[0] (.names)                                                               0.100     5.249
new_n4083_1.out[0] (.names)                                                              0.235     5.484
new_n4082.in[1] (.names)                                                                 0.334     5.818
new_n4082.out[0] (.names)                                                                0.235     6.053
n3498.in[2] (.names)                                                                     0.100     6.153
n3498.out[0] (.names)                                                                    0.235     6.388
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     6.388
data arrival time                                                                                  6.388

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.388
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.411


#Path 93
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4213_1.in[0] (.names)                                                               0.100     5.123
new_n4213_1.out[0] (.names)                                                              0.235     5.358
new_n4212.in[1] (.names)                                                                 0.100     5.458
new_n4212.out[0] (.names)                                                                0.235     5.693
n3818.in[2] (.names)                                                                     0.335     6.028
n3818.out[0] (.names)                                                                    0.235     6.263
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.263
data arrival time                                                                                  6.263

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.263
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.286


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.775     0.941
new_n3945.out[0] (.names)                                                                0.261     1.202
new_n3950.in[0] (.names)                                                                 0.475     1.677
new_n3950.out[0] (.names)                                                                0.235     1.912
new_n3952.in[0] (.names)                                                                 0.100     2.012
new_n3952.out[0] (.names)                                                                0.235     2.247
new_n3959_1.in[0] (.names)                                                               0.100     2.347
new_n3959_1.out[0] (.names)                                                              0.235     2.582
new_n3962.in[0] (.names)                                                                 0.100     2.682
new_n3962.out[0] (.names)                                                                0.235     2.917
new_n3965.in[0] (.names)                                                                 0.100     3.017
new_n3965.out[0] (.names)                                                                0.235     3.252
new_n3968_1.in[0] (.names)                                                               0.100     3.352
new_n3968_1.out[0] (.names)                                                              0.235     3.587
new_n3971.in[0] (.names)                                                                 0.479     4.066
new_n3971.out[0] (.names)                                                                0.235     4.301
new_n3974_1.in[0] (.names)                                                               0.100     4.401
new_n3974_1.out[0] (.names)                                                              0.235     4.636
new_n3977.in[0] (.names)                                                                 0.100     4.736
new_n3977.out[0] (.names)                                                                0.235     4.971
new_n3976.in[1] (.names)                                                                 0.480     5.451
new_n3976.out[0] (.names)                                                                0.235     5.686
n3328.in[2] (.names)                                                                     0.331     6.017
n3328.out[0] (.names)                                                                    0.235     6.252
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     6.252
data arrival time                                                                                  6.252

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.252
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.276


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4080.in[0] (.names)                                                                 0.100     4.914
new_n4080.out[0] (.names)                                                                0.235     5.149
new_n4079_1.in[2] (.names)                                                               0.332     5.482
new_n4079_1.out[0] (.names)                                                              0.261     5.743
n3493.in[3] (.names)                                                                     0.100     5.843
n3493.out[0] (.names)                                                                    0.235     6.078
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.078
data arrival time                                                                                  6.078

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.078
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.101


#Path 96
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4210.in[0] (.names)                                                                 0.100     4.788
new_n4210.out[0] (.names)                                                                0.235     5.023
new_n4209_1.in[1] (.names)                                                               0.100     5.123
new_n4209_1.out[0] (.names)                                                              0.235     5.358
n3813.in[2] (.names)                                                                     0.483     5.841
n3813.out[0] (.names)                                                                    0.235     6.076
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.076
data arrival time                                                                                  6.076

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.076
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.100


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.646     0.812
new_n2771.out[0] (.names)                                                                                                             0.235     1.047
new_n2804_1.in[0] (.names)                                                                                                            0.475     1.522
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.757
new_n2803_1.in[1] (.names)                                                                                                            0.476     2.232
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.493
new_n2813_1.in[2] (.names)                                                                                                            0.472     2.966
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.201
new_n2811.in[1] (.names)                                                                                                              0.623     3.824
new_n2811.out[0] (.names)                                                                                                             0.261     4.085
new_n2809_1.in[3] (.names)                                                                                                            0.100     4.185
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.446
new_n2822.in[0] (.names)                                                                                                              0.309     4.755
new_n2822.out[0] (.names)                                                                                                             0.235     4.990
new_n2821.in[1] (.names)                                                                                                              0.100     5.090
new_n2821.out[0] (.names)                                                                                                             0.261     5.351
n303.in[2] (.names)                                                                                                                   0.485     5.835
n303.out[0] (.names)                                                                                                                  0.235     6.070
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     6.070
data arrival time                                                                                                                               6.070

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.070
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.094


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.498     0.664
new_n4044_1.out[0] (.names)                                                              0.261     0.925
new_n4050.in[0] (.names)                                                                 0.477     1.402
new_n4050.out[0] (.names)                                                                0.235     1.637
new_n4053_1.in[0] (.names)                                                               0.100     1.737
new_n4053_1.out[0] (.names)                                                              0.235     1.972
new_n4058_1.in[0] (.names)                                                               0.100     2.072
new_n4058_1.out[0] (.names)                                                              0.235     2.307
new_n4062.in[0] (.names)                                                                 0.100     2.407
new_n4062.out[0] (.names)                                                                0.235     2.642
new_n4065.in[0] (.names)                                                                 0.100     2.742
new_n4065.out[0] (.names)                                                                0.235     2.977
new_n4068_1.in[0] (.names)                                                               0.100     3.077
new_n4068_1.out[0] (.names)                                                              0.235     3.312
new_n4071.in[0] (.names)                                                                 0.100     3.412
new_n4071.out[0] (.names)                                                                0.235     3.647
new_n4074_1.in[0] (.names)                                                               0.100     3.747
new_n4074_1.out[0] (.names)                                                              0.235     3.982
new_n4077.in[0] (.names)                                                                 0.597     4.579
new_n4077.out[0] (.names)                                                                0.235     4.814
new_n4076.in[2] (.names)                                                                 0.473     5.288
new_n4076.out[0] (.names)                                                                0.261     5.549
n3488.in[3] (.names)                                                                     0.100     5.649
n3488.out[0] (.names)                                                                    0.235     5.884
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     5.884
data arrival time                                                                                  5.884

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.884
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.907


#Path 99
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.749     0.916
new_n4175.out[0] (.names)                                                                0.261     1.177
new_n4181.in[0] (.names)                                                                 0.100     1.277
new_n4181.out[0] (.names)                                                                0.235     1.512
new_n4184_1.in[0] (.names)                                                               0.100     1.612
new_n4184_1.out[0] (.names)                                                              0.235     1.847
new_n4186.in[0] (.names)                                                                 0.100     1.947
new_n4186.out[0] (.names)                                                                0.235     2.182
new_n4192.in[0] (.names)                                                                 0.100     2.282
new_n4192.out[0] (.names)                                                                0.235     2.517
new_n4195.in[0] (.names)                                                                 0.596     3.113
new_n4195.out[0] (.names)                                                                0.235     3.348
new_n4198_1.in[0] (.names)                                                               0.100     3.448
new_n4198_1.out[0] (.names)                                                              0.235     3.683
new_n4201.in[0] (.names)                                                                 0.100     3.783
new_n4201.out[0] (.names)                                                                0.235     4.018
new_n4204_1.in[0] (.names)                                                               0.100     4.118
new_n4204_1.out[0] (.names)                                                              0.235     4.353
new_n4207.in[0] (.names)                                                                 0.100     4.453
new_n4207.out[0] (.names)                                                                0.235     4.688
new_n4206.in[2] (.names)                                                                 0.481     5.169
new_n4206.out[0] (.names)                                                                0.261     5.430
n3808.in[3] (.names)                                                                     0.100     5.530
n3808.out[0] (.names)                                                                    0.235     5.765
$auto$hard_block.cc:122:cell_hard_block$2679.B[46].D[0] (.latch)                         0.000     5.765
data arrival time                                                                                  5.765

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.765
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.789


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.490     0.657
new_n3301.out[0] (.names)                                                                0.261     0.918
new_n3304_1.in[0] (.names)                                                               0.100     1.018
new_n3304_1.out[0] (.names)                                                              0.235     1.253
new_n3310.in[0] (.names)                                                                 0.478     1.731
new_n3310.out[0] (.names)                                                                0.235     1.966
new_n3316.in[0] (.names)                                                                 0.621     2.587
new_n3316.out[0] (.names)                                                                0.235     2.822
new_n3319_1.in[0] (.names)                                                               0.100     2.922
new_n3319_1.out[0] (.names)                                                              0.235     3.157
new_n3322.in[0] (.names)                                                                 0.100     3.257
new_n3322.out[0] (.names)                                                                0.235     3.492
new_n3325.in[0] (.names)                                                                 0.100     3.592
new_n3325.out[0] (.names)                                                                0.235     3.827
new_n3328_1.in[0] (.names)                                                               0.100     3.927
new_n3328_1.out[0] (.names)                                                              0.235     4.162
new_n3331.in[0] (.names)                                                                 0.100     4.262
new_n3331.out[0] (.names)                                                                0.235     4.497
new_n3334_1.in[0] (.names)                                                               0.100     4.597
new_n3334_1.out[0] (.names)                                                              0.235     4.832
new_n3333_1.in[2] (.names)                                                               0.335     5.166
new_n3333_1.out[0] (.names)                                                              0.261     5.427
n641.in[3] (.names)                                                                      0.100     5.527
n641.out[0] (.names)                                                                     0.235     5.762
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     5.762
data arrival time                                                                                  5.762

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.762
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.786


#End of timing report
