#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Mar  4 11:08:14 2022
# Process ID: 28800
# Current directory: D:/dataD files/FPGA Lab/Lab4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29664 D:\dataD files\FPGA Lab\Lab4\project_1\project_1.xpr
# Log file: D:/dataD files/FPGA Lab/Lab4/project_1/vivado.log
# Journal file: D:/dataD files/FPGA Lab/Lab4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/dataD files/FPGA Lab/Lab4/project_1/project_1.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_simulation
source LFSR_Polynomial_tb.tcl
close_sim
launch_simulation
source LFSR_Polynomial_tb.tcl
close_sim
launch_simulation
source LFSR_Polynomial_tb.tcl
close_sim
launch_simulation
source LFSR_Polynomial_tb.tcl
close_sim
launch_simulation
source LFSR_Polynomial_tb.tcl
close_sim
launch_simulation
launch_simulation
source LFSR_Polynomial_tb.tcl
close_sim
launch_simulation
source LFSR_Polynomial_tb.tcl
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
place_ports clk Y9
place_ports rst R18
place_ports {out[0]} T22
place_ports {out[1]} T21
place_ports {out[2]} U22
place_ports {out[3]} U21
refresh_design
place_ports clk Y9
place_ports rst R18
place_ports {out[0]} T22
place_ports {out[1]} T21
place_ports {out[2]} U22
place_ports {out[3]} U21
set_property IOSTANDARD LVCMOS33 [get_ports [list {out[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
file mkdir {D:/dataD files/FPGA Lab/Lab4/project_1/project_1.srcs/constrs_1/new}
close [ open {D:/dataD files/FPGA Lab/Lab4/project_1/project_1.srcs/constrs_1/new/LFSR_Poly.xdc} w ]
add_files -fileset constrs_1 {{D:/dataD files/FPGA Lab/Lab4/project_1/project_1.srcs/constrs_1/new/LFSR_Poly.xdc}}
set_property target_constrs_file {D:/dataD files/FPGA Lab/Lab4/project_1/project_1.srcs/constrs_1/new/LFSR_Poly.xdc} [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
reset_run impl_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source LFSR_Polynomial_tb.tcl
close_sim
launch_simulation
source LFSR_Polynomial_tb.tcl
close_sim
