
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: link_design -top top_level -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1099.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Student/Desktop/computer_organisation_laboratory/week_6/day_2/project_1_day_2_testing/project_1_day_2_testing.srcs/constrs_1/imports/testing/code.xdc]
Finished Parsing XDC File [C:/Users/Student/Desktop/computer_organisation_laboratory/week_6/day_2/project_1_day_2_testing/project_1_day_2_testing.srcs/constrs_1/imports/testing/code.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1099.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1099.246 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.967 . Memory (MB): peak = 1099.246 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a4e58deb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.805 ; gain = 478.559

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a4e58deb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1780.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a4e58deb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1780.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 176c9b19b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1780.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 176c9b19b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1780.234 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 176c9b19b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1780.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 176c9b19b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1780.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1780.234 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e49509ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1780.234 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e49509ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1780.234 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e49509ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.234 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.234 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e49509ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.234 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1780.234 ; gain = 680.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1780.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/computer_organisation_laboratory/week_6/day_2/project_1_day_2_testing/project_1_day_2_testing.runs/impl_1/top_level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Student/Desktop/computer_organisation_laboratory/week_6/day_2/project_1_day_2_testing/project_1_day_2_testing.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1780.234 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13bf24967

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1780.234 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5dd16317

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.762 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136d3f005

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136d3f005

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1780.234 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 136d3f005

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.946 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13d9f7a4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1780.234 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 196132ccf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.234 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 14a3e92d6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.234 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14a3e92d6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec4d61de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b1f046ad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23af56701

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a5ac13ca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b150991a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1da46807d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b33a01ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14e6932f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b6ec52cb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1780.234 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b6ec52cb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1780.234 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 146089de9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.180 | TNS=-538.813 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cd3651e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1797.961 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bb79c5d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1797.961 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 146089de9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1797.961 ; gain = 17.727
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.684. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25c156a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1797.961 ; gain = 17.727
Phase 4.1 Post Commit Optimization | Checksum: 25c156a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1797.961 ; gain = 17.727

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25c156a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1797.961 ; gain = 17.727

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25c156a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1797.961 ; gain = 17.727

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1797.961 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 193117992

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1797.961 ; gain = 17.727
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193117992

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1797.961 ; gain = 17.727
Ending Placer Task | Checksum: eb6d09c6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1797.961 ; gain = 17.727
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1797.961 ; gain = 17.727
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1797.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/computer_organisation_laboratory/week_6/day_2/project_1_day_2_testing/project_1_day_2_testing.runs/impl_1/top_level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1797.961 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1797.961 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.336 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.811 | TNS=-570.146 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c5492c16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1812.352 ; gain = 0.016
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.811 | TNS=-570.146 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c5492c16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1812.352 ; gain = 0.016

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.811 | TNS=-570.146 |
INFO: [Physopt 32-663] Processed net c1/ct_reg[20].  Re-placed instance c1/ct_reg[20]
INFO: [Physopt 32-735] Processed net c1/ct_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.811 | TNS=-570.426 |
INFO: [Physopt 32-663] Processed net c1/ct_reg[21].  Re-placed instance c1/ct_reg[21]
INFO: [Physopt 32-735] Processed net c1/ct_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.811 | TNS=-570.533 |
INFO: [Physopt 32-663] Processed net c1/ct_reg[22].  Re-placed instance c1/ct_reg[22]
INFO: [Physopt 32-735] Processed net c1/ct_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.811 | TNS=-570.434 |
INFO: [Physopt 32-663] Processed net c1/ct_reg[23].  Re-placed instance c1/ct_reg[23]
INFO: [Physopt 32-735] Processed net c1/ct_reg[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.803 | TNS=-570.333 |
INFO: [Physopt 32-663] Processed net c0/ct_reg[12].  Re-placed instance c0/ct_reg[12]
INFO: [Physopt 32-735] Processed net c0/ct_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.761 | TNS=-570.649 |
INFO: [Physopt 32-662] Processed net c1/ct_reg[20].  Did not re-place instance c1/ct_reg[20]
INFO: [Physopt 32-702] Processed net c1/ct_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net c1/ct_reg[6].  Re-placed instance c1/ct_reg[6]
INFO: [Physopt 32-735] Processed net c1/ct_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.733 | TNS=-569.961 |
INFO: [Physopt 32-662] Processed net c1/ct_reg[4].  Did not re-place instance c1/ct_reg[4]
INFO: [Physopt 32-601] Processed net c1/ct_reg[4]. Net driver c1/ct_reg[4] was replaced.
INFO: [Physopt 32-735] Processed net c1/ct_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.710 | TNS=-563.932 |
INFO: [Physopt 32-663] Processed net c0/ct_reg[16].  Re-placed instance c0/ct_reg[16]
INFO: [Physopt 32-735] Processed net c0/ct_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.710 | TNS=-564.618 |
INFO: [Physopt 32-663] Processed net c0/ct_reg[17].  Re-placed instance c0/ct_reg[17]
INFO: [Physopt 32-735] Processed net c0/ct_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.710 | TNS=-565.368 |
INFO: [Physopt 32-663] Processed net c0/ct_reg[18].  Re-placed instance c0/ct_reg[18]
INFO: [Physopt 32-735] Processed net c0/ct_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.710 | TNS=-566.452 |
INFO: [Physopt 32-663] Processed net c0/ct_reg[19].  Re-placed instance c0/ct_reg[19]
INFO: [Physopt 32-735] Processed net c0/ct_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.708 | TNS=-567.663 |
INFO: [Physopt 32-662] Processed net c0/ct_reg[13].  Did not re-place instance c0/ct_reg[13]
INFO: [Physopt 32-702] Processed net c0/ct_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net c0/ct_reg[26].  Re-placed instance c0/ct_reg[26]
INFO: [Physopt 32-735] Processed net c0/ct_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.672 | TNS=-561.965 |
INFO: [Physopt 32-663] Processed net c1/ct_reg[28].  Re-placed instance c1/ct_reg[28]
INFO: [Physopt 32-735] Processed net c1/ct_reg[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.653 | TNS=-561.369 |
INFO: [Physopt 32-662] Processed net c2/ct_reg[20].  Did not re-place instance c2/ct_reg[20]
INFO: [Physopt 32-702] Processed net c2/ct_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net c2/ct_reg[18].  Re-placed instance c2/ct_reg[18]
INFO: [Physopt 32-735] Processed net c2/ct_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.641 | TNS=-560.868 |
INFO: [Physopt 32-662] Processed net c3/out[0].  Did not re-place instance c3/ct_reg[0]
INFO: [Physopt 32-702] Processed net c3/out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net c3/ct_reg[6].  Re-placed instance c3/ct_reg[6]
INFO: [Physopt 32-735] Processed net c3/ct_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.641 | TNS=-561.246 |
INFO: [Physopt 32-663] Processed net c2/ct_reg[16].  Re-placed instance c2/ct_reg[16]
INFO: [Physopt 32-735] Processed net c2/ct_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.640 | TNS=-560.744 |
INFO: [Physopt 32-572] Net c3/ct[0]_i_1__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net c3/ct[0]_i_1__2_n_0.  Did not re-place instance c3/ct[0]_i_1__2
INFO: [Physopt 32-702] Processed net c3/ct[0]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry_i_6__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_out_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net c3/out[0].  Did not re-place instance c3/ct_reg[0]
INFO: [Physopt 32-702] Processed net c3/out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net c3/ct[0]_i_1__2_n_0.  Did not re-place instance c3/ct[0]_i_1__2
INFO: [Physopt 32-702] Processed net c3/ct[0]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry_i_6__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_out_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.640 | TNS=-560.744 |
Phase 3 Critical Path Optimization | Checksum: 1c5492c16

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1812.352 ; gain = 0.016

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.640 | TNS=-560.744 |
INFO: [Physopt 32-662] Processed net c3/out[0].  Did not re-place instance c3/ct_reg[0]
INFO: [Physopt 32-702] Processed net c3/out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net c3/ct[0]_i_1__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net c3/ct[0]_i_1__2_n_0.  Did not re-place instance c3/ct[0]_i_1__2
INFO: [Physopt 32-702] Processed net c3/ct[0]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry_i_6__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_out_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net c3/out[0].  Did not re-place instance c3/ct_reg[0]
INFO: [Physopt 32-702] Processed net c3/out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net c3/ct[0]_i_1__2_n_0.  Did not re-place instance c3/ct[0]_i_1__2
INFO: [Physopt 32-702] Processed net c3/ct[0]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c3/out1_carry_i_6__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_out_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.640 | TNS=-560.744 |
Phase 4 Critical Path Optimization | Checksum: 1c5492c16

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1812.352 ; gain = 0.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1812.352 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.640 | TNS=-560.744 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.171  |          9.401  |            0  |              0  |                    16  |           0  |           2  |  00:00:01  |
|  Total          |          0.171  |          9.401  |            0  |              0  |                    16  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.352 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1be733a65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1812.352 ; gain = 0.016
INFO: [Common 17-83] Releasing license: Implementation
177 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1830.199 ; gain = 17.848
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/computer_organisation_laboratory/week_6/day_2/project_1_day_2_testing/project_1_day_2_testing.runs/impl_1/top_level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 78044b4e ConstDB: 0 ShapeSum: 9dcc2e94 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8a3be8fe

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1943.934 ; gain = 103.641
Post Restoration Checksum: NetGraph: 845775cb NumContArr: 5e47333 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8a3be8fe

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1943.934 ; gain = 103.641

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8a3be8fe

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1949.926 ; gain = 109.633

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8a3be8fe

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1949.926 ; gain = 109.633
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fe638730

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1957.793 ; gain = 117.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.648 | TNS=-560.286| WHS=-0.118 | THS=-5.468 |

Phase 2 Router Initialization | Checksum: 29294f403

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1957.793 ; gain = 117.500

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 643
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 643
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 125941b79

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1958.836 ; gain = 118.543
INFO: [Route 35-580] Design has 116 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                                           c5/out_reg[5]/D|
|                      clk |                      clk |                                                                                           c0/out_reg[4]/D|
|                      clk |                      clk |                                                                                           c3/out_reg[6]/D|
|                      clk |                      clk |                                                                                           c3/out_reg[4]/D|
|                      clk |                      clk |                                                                                           c0/out_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.355 | TNS=-733.912| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 181b3be9f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1958.836 ; gain = 118.543

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.216 | TNS=-730.306| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14af786e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1958.836 ; gain = 118.543

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.216 | TNS=-732.079| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 186e6e81c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1958.836 ; gain = 118.543
Phase 4 Rip-up And Reroute | Checksum: 186e6e81c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.836 ; gain = 118.543

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 117aaf177

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.836 ; gain = 118.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.120 | TNS=-681.463| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11e287d79

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.836 ; gain = 118.543

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11e287d79

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.836 ; gain = 118.543
Phase 5 Delay and Skew Optimization | Checksum: 11e287d79

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.836 ; gain = 118.543

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12c4d22f9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.836 ; gain = 118.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.105 | TNS=-682.274| WHS=0.152  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12c4d22f9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.836 ; gain = 118.543
Phase 6 Post Hold Fix | Checksum: 12c4d22f9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.836 ; gain = 118.543

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0866084 %
  Global Horizontal Routing Utilization  = 0.0690537 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1657f78bd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.836 ; gain = 118.543

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1657f78bd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1960.867 ; gain = 120.574

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 175b2a791

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1960.867 ; gain = 120.574

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.105 | TNS=-682.274| WHS=0.152  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 175b2a791

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1960.867 ; gain = 120.574
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1960.867 ; gain = 120.574

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
194 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1960.867 ; gain = 130.668
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1970.699 ; gain = 9.832
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/computer_organisation_laboratory/week_6/day_2/project_1_day_2_testing/project_1_day_2_testing.runs/impl_1/top_level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Student/Desktop/computer_organisation_laboratory/week_6/day_2/project_1_day_2_testing/project_1_day_2_testing.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Student/Desktop/computer_organisation_laboratory/week_6/day_2/project_1_day_2_testing/project_1_day_2_testing.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
206 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_bus_skew_routed.rpt -pb top_level_bus_skew_routed.pb -rpx top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_level.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
224 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2430.676 ; gain = 428.973
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 14:40:03 2024...
