#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb4fd00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb4fe90 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xb5a370 .functor NOT 1, L_0xb848d0, C4<0>, C4<0>, C4<0>;
L_0xb84630 .functor XOR 1, L_0xb844d0, L_0xb84590, C4<0>, C4<0>;
L_0xb847c0 .functor XOR 1, L_0xb84630, L_0xb846f0, C4<0>, C4<0>;
v0xb80ce0_0 .net *"_ivl_10", 0 0, L_0xb846f0;  1 drivers
v0xb80de0_0 .net *"_ivl_12", 0 0, L_0xb847c0;  1 drivers
v0xb80ec0_0 .net *"_ivl_2", 0 0, L_0xb839b0;  1 drivers
v0xb80f80_0 .net *"_ivl_4", 0 0, L_0xb844d0;  1 drivers
v0xb81060_0 .net *"_ivl_6", 0 0, L_0xb84590;  1 drivers
v0xb81190_0 .net *"_ivl_8", 0 0, L_0xb84630;  1 drivers
v0xb81270_0 .var "clk", 0 0;
v0xb81310_0 .net "f_dut", 0 0, L_0xb84370;  1 drivers
v0xb813b0_0 .net "f_ref", 0 0, L_0xb82490;  1 drivers
v0xb81450_0 .var/2u "stats1", 159 0;
v0xb814f0_0 .var/2u "strobe", 0 0;
v0xb81590_0 .net "tb_match", 0 0, L_0xb848d0;  1 drivers
v0xb81650_0 .net "tb_mismatch", 0 0, L_0xb5a370;  1 drivers
v0xb81710_0 .net "wavedrom_enable", 0 0, v0xb7e820_0;  1 drivers
v0xb817b0_0 .net "wavedrom_title", 511 0, v0xb7e8e0_0;  1 drivers
v0xb81880_0 .net "x1", 0 0, v0xb7e9a0_0;  1 drivers
v0xb81920_0 .net "x2", 0 0, v0xb7ea40_0;  1 drivers
v0xb81ad0_0 .net "x3", 0 0, v0xb7eb30_0;  1 drivers
L_0xb839b0 .concat [ 1 0 0 0], L_0xb82490;
L_0xb844d0 .concat [ 1 0 0 0], L_0xb82490;
L_0xb84590 .concat [ 1 0 0 0], L_0xb84370;
L_0xb846f0 .concat [ 1 0 0 0], L_0xb82490;
L_0xb848d0 .cmp/eeq 1, L_0xb839b0, L_0xb847c0;
S_0xb50020 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xb4fe90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xb3be70 .functor NOT 1, v0xb7eb30_0, C4<0>, C4<0>, C4<0>;
L_0xb50740 .functor AND 1, L_0xb3be70, v0xb7ea40_0, C4<1>, C4<1>;
L_0xb5a3e0 .functor NOT 1, v0xb7e9a0_0, C4<0>, C4<0>, C4<0>;
L_0xb81d70 .functor AND 1, L_0xb50740, L_0xb5a3e0, C4<1>, C4<1>;
L_0xb81e40 .functor NOT 1, v0xb7eb30_0, C4<0>, C4<0>, C4<0>;
L_0xb81eb0 .functor AND 1, L_0xb81e40, v0xb7ea40_0, C4<1>, C4<1>;
L_0xb81f60 .functor AND 1, L_0xb81eb0, v0xb7e9a0_0, C4<1>, C4<1>;
L_0xb82020 .functor OR 1, L_0xb81d70, L_0xb81f60, C4<0>, C4<0>;
L_0xb82180 .functor NOT 1, v0xb7ea40_0, C4<0>, C4<0>, C4<0>;
L_0xb821f0 .functor AND 1, v0xb7eb30_0, L_0xb82180, C4<1>, C4<1>;
L_0xb82310 .functor AND 1, L_0xb821f0, v0xb7e9a0_0, C4<1>, C4<1>;
L_0xb82380 .functor OR 1, L_0xb82020, L_0xb82310, C4<0>, C4<0>;
L_0xb82500 .functor AND 1, v0xb7eb30_0, v0xb7ea40_0, C4<1>, C4<1>;
L_0xb82570 .functor AND 1, L_0xb82500, v0xb7e9a0_0, C4<1>, C4<1>;
L_0xb82490 .functor OR 1, L_0xb82380, L_0xb82570, C4<0>, C4<0>;
v0xb5a5e0_0 .net *"_ivl_0", 0 0, L_0xb3be70;  1 drivers
v0xb5a680_0 .net *"_ivl_10", 0 0, L_0xb81eb0;  1 drivers
v0xb3bee0_0 .net *"_ivl_12", 0 0, L_0xb81f60;  1 drivers
v0xb7d180_0 .net *"_ivl_14", 0 0, L_0xb82020;  1 drivers
v0xb7d260_0 .net *"_ivl_16", 0 0, L_0xb82180;  1 drivers
v0xb7d390_0 .net *"_ivl_18", 0 0, L_0xb821f0;  1 drivers
v0xb7d470_0 .net *"_ivl_2", 0 0, L_0xb50740;  1 drivers
v0xb7d550_0 .net *"_ivl_20", 0 0, L_0xb82310;  1 drivers
v0xb7d630_0 .net *"_ivl_22", 0 0, L_0xb82380;  1 drivers
v0xb7d7a0_0 .net *"_ivl_24", 0 0, L_0xb82500;  1 drivers
v0xb7d880_0 .net *"_ivl_26", 0 0, L_0xb82570;  1 drivers
v0xb7d960_0 .net *"_ivl_4", 0 0, L_0xb5a3e0;  1 drivers
v0xb7da40_0 .net *"_ivl_6", 0 0, L_0xb81d70;  1 drivers
v0xb7db20_0 .net *"_ivl_8", 0 0, L_0xb81e40;  1 drivers
v0xb7dc00_0 .net "f", 0 0, L_0xb82490;  alias, 1 drivers
v0xb7dcc0_0 .net "x1", 0 0, v0xb7e9a0_0;  alias, 1 drivers
v0xb7dd80_0 .net "x2", 0 0, v0xb7ea40_0;  alias, 1 drivers
v0xb7de40_0 .net "x3", 0 0, v0xb7eb30_0;  alias, 1 drivers
S_0xb7df80 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xb4fe90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xb7e760_0 .net "clk", 0 0, v0xb81270_0;  1 drivers
v0xb7e820_0 .var "wavedrom_enable", 0 0;
v0xb7e8e0_0 .var "wavedrom_title", 511 0;
v0xb7e9a0_0 .var "x1", 0 0;
v0xb7ea40_0 .var "x2", 0 0;
v0xb7eb30_0 .var "x3", 0 0;
E_0xb4abe0/0 .event negedge, v0xb7e760_0;
E_0xb4abe0/1 .event posedge, v0xb7e760_0;
E_0xb4abe0 .event/or E_0xb4abe0/0, E_0xb4abe0/1;
E_0xb4a970 .event negedge, v0xb7e760_0;
E_0xb359f0 .event posedge, v0xb7e760_0;
S_0xb7e260 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xb7df80;
 .timescale -12 -12;
v0xb7e460_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb7e560 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xb7df80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb7ec30 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xb4fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xb827a0 .functor NOT 1, v0xb7eb30_0, C4<0>, C4<0>, C4<0>;
L_0xb82920 .functor NOT 1, v0xb7ea40_0, C4<0>, C4<0>, C4<0>;
L_0xb82ac0 .functor AND 1, L_0xb827a0, L_0xb82920, C4<1>, C4<1>;
L_0xb82bd0 .functor NOT 1, v0xb7e9a0_0, C4<0>, C4<0>, C4<0>;
L_0xb82d80 .functor AND 1, L_0xb82ac0, L_0xb82bd0, C4<1>, C4<1>;
L_0xb82e90 .functor NOT 1, v0xb7eb30_0, C4<0>, C4<0>, C4<0>;
L_0xb82f40 .functor NOT 1, v0xb7ea40_0, C4<0>, C4<0>, C4<0>;
L_0xb82fb0 .functor AND 1, L_0xb82e90, L_0xb82f40, C4<1>, C4<1>;
L_0xb83110 .functor AND 1, L_0xb82fb0, v0xb7e9a0_0, C4<1>, C4<1>;
L_0xb831d0 .functor OR 1, L_0xb82d80, L_0xb83110, C4<0>, C4<0>;
L_0xb83340 .functor NOT 1, v0xb7eb30_0, C4<0>, C4<0>, C4<0>;
L_0xb833b0 .functor AND 1, L_0xb83340, v0xb7ea40_0, C4<1>, C4<1>;
L_0xb83490 .functor NOT 1, v0xb7e9a0_0, C4<0>, C4<0>, C4<0>;
L_0xb83500 .functor AND 1, L_0xb833b0, L_0xb83490, C4<1>, C4<1>;
L_0xb83420 .functor OR 1, L_0xb831d0, L_0xb83500, C4<0>, C4<0>;
L_0xb83730 .functor NOT 1, v0xb7ea40_0, C4<0>, C4<0>, C4<0>;
L_0xb83830 .functor AND 1, v0xb7eb30_0, L_0xb83730, C4<1>, C4<1>;
L_0xb838f0 .functor AND 1, L_0xb83830, v0xb7e9a0_0, C4<1>, C4<1>;
L_0xb83a50 .functor OR 1, L_0xb83420, L_0xb838f0, C4<0>, C4<0>;
L_0xb83b60 .functor NOT 1, v0xb7ea40_0, C4<0>, C4<0>, C4<0>;
L_0xb83c80 .functor AND 1, v0xb7eb30_0, L_0xb83b60, C4<1>, C4<1>;
L_0xb83d40 .functor NOT 1, v0xb7e9a0_0, C4<0>, C4<0>, C4<0>;
L_0xb83e70 .functor AND 1, L_0xb83c80, L_0xb83d40, C4<1>, C4<1>;
L_0xb83f80 .functor OR 1, L_0xb83a50, L_0xb83e70, C4<0>, C4<0>;
L_0xb84160 .functor AND 1, v0xb7eb30_0, v0xb7ea40_0, C4<1>, C4<1>;
L_0xb841d0 .functor AND 1, L_0xb84160, v0xb7e9a0_0, C4<1>, C4<1>;
L_0xb84370 .functor OR 1, L_0xb83f80, L_0xb841d0, C4<0>, C4<0>;
v0xb7ee40_0 .net *"_ivl_0", 0 0, L_0xb827a0;  1 drivers
v0xb7ef20_0 .net *"_ivl_10", 0 0, L_0xb82e90;  1 drivers
v0xb7f000_0 .net *"_ivl_12", 0 0, L_0xb82f40;  1 drivers
v0xb7f0f0_0 .net *"_ivl_14", 0 0, L_0xb82fb0;  1 drivers
v0xb7f1d0_0 .net *"_ivl_16", 0 0, L_0xb83110;  1 drivers
v0xb7f300_0 .net *"_ivl_18", 0 0, L_0xb831d0;  1 drivers
v0xb7f3e0_0 .net *"_ivl_2", 0 0, L_0xb82920;  1 drivers
v0xb7f4c0_0 .net *"_ivl_20", 0 0, L_0xb83340;  1 drivers
v0xb7f5a0_0 .net *"_ivl_22", 0 0, L_0xb833b0;  1 drivers
v0xb7f710_0 .net *"_ivl_24", 0 0, L_0xb83490;  1 drivers
v0xb7f7f0_0 .net *"_ivl_26", 0 0, L_0xb83500;  1 drivers
v0xb7f8d0_0 .net *"_ivl_28", 0 0, L_0xb83420;  1 drivers
v0xb7f9b0_0 .net *"_ivl_30", 0 0, L_0xb83730;  1 drivers
v0xb7fa90_0 .net *"_ivl_32", 0 0, L_0xb83830;  1 drivers
v0xb7fb70_0 .net *"_ivl_34", 0 0, L_0xb838f0;  1 drivers
v0xb7fc50_0 .net *"_ivl_36", 0 0, L_0xb83a50;  1 drivers
v0xb7fd30_0 .net *"_ivl_38", 0 0, L_0xb83b60;  1 drivers
v0xb7ff20_0 .net *"_ivl_4", 0 0, L_0xb82ac0;  1 drivers
v0xb80000_0 .net *"_ivl_40", 0 0, L_0xb83c80;  1 drivers
v0xb800e0_0 .net *"_ivl_42", 0 0, L_0xb83d40;  1 drivers
v0xb801c0_0 .net *"_ivl_44", 0 0, L_0xb83e70;  1 drivers
v0xb802a0_0 .net *"_ivl_46", 0 0, L_0xb83f80;  1 drivers
v0xb80380_0 .net *"_ivl_48", 0 0, L_0xb84160;  1 drivers
v0xb80460_0 .net *"_ivl_50", 0 0, L_0xb841d0;  1 drivers
v0xb80540_0 .net *"_ivl_6", 0 0, L_0xb82bd0;  1 drivers
v0xb80620_0 .net *"_ivl_8", 0 0, L_0xb82d80;  1 drivers
v0xb80700_0 .net "f", 0 0, L_0xb84370;  alias, 1 drivers
v0xb807c0_0 .net "x1", 0 0, v0xb7e9a0_0;  alias, 1 drivers
v0xb80860_0 .net "x2", 0 0, v0xb7ea40_0;  alias, 1 drivers
v0xb80950_0 .net "x3", 0 0, v0xb7eb30_0;  alias, 1 drivers
S_0xb80ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xb4fe90;
 .timescale -12 -12;
E_0xb4ae30 .event anyedge, v0xb814f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb814f0_0;
    %nor/r;
    %assign/vec4 v0xb814f0_0, 0;
    %wait E_0xb4ae30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb7df80;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xb7e9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb7ea40_0, 0;
    %assign/vec4 v0xb7eb30_0, 0;
    %wait E_0xb4a970;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb359f0;
    %load/vec4 v0xb7eb30_0;
    %load/vec4 v0xb7ea40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb7e9a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xb7e9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb7ea40_0, 0;
    %assign/vec4 v0xb7eb30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xb4a970;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb7e560;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb4abe0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xb7e9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb7ea40_0, 0;
    %assign/vec4 v0xb7eb30_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xb4fe90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb81270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb814f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xb4fe90;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xb81270_0;
    %inv;
    %store/vec4 v0xb81270_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xb4fe90;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb7e760_0, v0xb81650_0, v0xb81ad0_0, v0xb81920_0, v0xb81880_0, v0xb813b0_0, v0xb81310_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xb4fe90;
T_7 ;
    %load/vec4 v0xb81450_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xb81450_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb81450_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xb81450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb81450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb81450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb81450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xb4fe90;
T_8 ;
    %wait E_0xb4abe0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb81450_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb81450_0, 4, 32;
    %load/vec4 v0xb81590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xb81450_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb81450_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb81450_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb81450_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xb813b0_0;
    %load/vec4 v0xb813b0_0;
    %load/vec4 v0xb81310_0;
    %xor;
    %load/vec4 v0xb813b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xb81450_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb81450_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xb81450_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb81450_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter2/response4/top_module.sv";
