# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../text_io.srcs/sources_1/imports/TEXT_IO_31_3/bh_write_file_write_file.vhd" \
"../../../../text_io.srcs/sources_1/imports/TEXT_IO_31_3/orginal_ fpga_exp7.vhd" \
"../../../../text_io.srcs/sources_1/new/bili.vhd" \
"../../../../text_io.ip_user_files/bd/design_1/ip/design_1_bh_write_file_0_0/sim/design_1_bh_write_file_0_0.vhd" \
"../../../../text_io.ip_user_files/bd/design_1/ip/design_1_fpga_exp7_0_0/sim/design_1_fpga_exp7_0_0.vhd" \
"../../../../text_io.ip_user_files/bd/design_1/ip/design_1_bili_0_0/sim/design_1_bili_0_0.vhd" \
"../../../../text_io.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../text_io.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../text_io.srcs/sim_1/new/design_wrapper_tb.vhd" \

# Do not sort compile order
nosort
