// Seed: 1517278999
module module_0 (
    output id_0
);
  logic id_1;
endmodule
module module_1 ();
  logic id_1;
  logic id_2 = 1 - 1;
  assign id_0[1] = 1'b0 ? id_1 : 1 ? 1 : id_2;
  logic id_3;
  always @(posedge id_3);
endmodule
