// Seed: 3641806346
module module_0 (
    id_1
);
  inout wire id_1;
  bit id_2, id_3;
  supply0 id_4, id_5 = -1;
  wire id_6 = id_1;
  assign id_5 = -1'b0;
  wire id_7;
  tri1 id_8, id_9, id_10 = id_6, id_11 = 1 - id_6;
  logic [7:0][-1] id_12;
  reg id_13, id_14;
  wire id_15;
  wire id_16;
  initial if (id_11) id_13 <= id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  assign id_1 = id_2;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_14 = 0;
  assign id_2 = id_2;
endmodule
