#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 08:59:36 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/device_map/key_led_top.pcf(line number: 4)] | Port led[1] has been placed at location H18, whose type is share pin.
Executing : def_port {led[1]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/device_map/key_led_top.pcf(line number: 5)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/device_map/key_led_top.pcf(line number: 6)] | Port led[3] has been placed at location E18, whose type is share pin.
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/02_key_led_test/project/device_map/key_led_top.pcf(line number: 8)] | Port key has been placed at location F14, whose type is share pin.
Executing : def_port {key} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.16 sec
Worst slack after clock region global placement is 17455
Wirelength after clock region global placement is 634 and checksum is 4AFD27271F859093.
1st GP placement takes 0.48 sec.

Phase 1.2 Clock placement started.
C: Place-2028: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 634 and checksum is 4AFD27271F859093.
Pre global placement takes 0.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst key_ibuf/opit_1 on IOLHR_16_336.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_306.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_318.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_312.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_277_34.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 14196.
	3 iterations finished.
	Final slack 15346.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 17780
2nd GP placement takes 0.05 sec.

Wirelength after global placement is 351 and checksum is 1029A078A83B6644.
Global placement takes 0.06 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 29 LUT6 in collection, pack success:6
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 369 and checksum is D200BEF9A37DD13B.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 14150.
	2 iterations finished.
	Final slack 15300.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 17646
3rd GP placement takes 0.06 sec.

Wirelength after post global placement is 359 and checksum is 9BD3C98923283931.
Packing LUT6D started.
I: LUT6D pack result: There are 17 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.08 sec.

Phase 4 Legalization started.
The average distance in LP is 3.832061.
Wirelength after legalization is 867 and checksum is E7E948E0008B3A7A.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17841.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 867 and checksum is E7E948E0008B3A7A.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 17841, TNS before detailed placement is 0. 
Worst slack after detailed placement is 17841, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 867 and checksum is E7E948E0008B3A7A.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 17841, TNS after placement is 0.
Placement done.
Total placement takes 0.80 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.52 sec.
Setup STE netlist take 5 msec.
Dispose control chain take 1 msec.
Collect const net info take 8 msec.
Total nets for routing: 83.
Total loads for routing: 305.
Direct connect net size: 32
Build all design net take 1 msec.
Worst slack is 17841, TNS before route is 0.
Processing design graph takes 0.02 sec.
Delay table total memory: 0.23099899 MB
Route graph total memory: 43.72652245 MB
Route design total memory: 0.60610962 MB
Global routing takes 0.00 sec.
Total 81 subnets.
Unrouted clock nets at iteration 0 (0.001 sec): 0
Total route nets size: 80
Pre route takes 0.071 sec
Unrouted general nets at iteration 2 (MT total route time: 0.012 sec): 67(overused: 236)
Unrouted general nets at iteration 3 (MT total route time: 0.005 sec): 48(overused: 172)
Unrouted general nets at iteration 4 (MT total route time: 0.004 sec): 26(overused: 74)
Unrouted general nets at iteration 5 (MT total route time: 0.002 sec): 14(overused: 36)
Unrouted general nets at iteration 6 (MT total route time: 0.001 sec): 7(overused: 14)
Unrouted general nets at iteration 7 (MT total route time: 0.000 sec): 6(overused: 10)
Unrouted general nets at iteration 8 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 9 (0.000 sec): 0
Detailed routing takes 0.10 sec.
I: Design net nt_clk is routed by general path.
C: Route-2036: The clock path from clk_ibuf/opit_1:DI_TO_CLK to clkbufg_0/gopclkbufg:CLK is routed by SRB.
No hold violation.
No hold violation.
Hold Violation Fix in router takes 0.05 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 83, route succeed net: 83
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.003 sec
Handle const net take 0.001 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 608.
Finish routing takes 0.01 sec.
Total routing takes 0.77 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 2        | 3             | 67                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 26       | 3075          | 1                  
|   FF                        | 56       | 24600         | 1                  
|   LUT                       | 82       | 12300         | 1                  
|   LUT-FF pairs              | 50       | 12300         | 1                  
| Use of CLMS                 | 1        | 1375          | 1                  
|   FF                        | 0        | 11000         | 0                  
|   LUT                       | 2        | 5500          | 1                  
|   LUT-FF pairs              | 0        | 5500          | 0                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 0        | 3             | 0                  
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 7        | 3150          | 1                  
| Use of HCKB                 | 1        | 48            | 3                  
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 6        | 150           | 4                  
|   IOBD                      | 1        | 72            | 2                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 6        | 150           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'key_led_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:10s
Action pnr: CPU time elapsed is 0h:0m:7s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Nov 21 08:59:45 2025
Action pnr: Peak memory pool usage is 910 MB
