{
    "mults_auto_none/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 859,
        "simulation_time(ms)": 824.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "mults_auto_none/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 850.7,
        "simulation_time(ms)": 835.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "mults_auto_none/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 1739.8,
        "simulation_time(ms)": 1694,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2010,
        "latch": 72,
        "generic logic size": 4,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2010,
        "Total Node": 2083
    },
    "mults_auto_none/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 1666.6,
        "simulation_time(ms)": 1632.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2010,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2010,
        "Total Node": 2083
    },
    "mults_auto_none/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 1149.7,
        "simulation_time(ms)": 1103.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1031,
        "latch": 54,
        "Adder": 78,
        "generic logic size": 4,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1031,
        "Total Node": 1164
    },
    "mults_auto_none/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 1109,
        "simulation_time(ms)": 1086.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1188,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1188,
        "Total Node": 1243
    },
    "mults_auto_none/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 446.4,
        "simulation_time(ms)": 414.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 287,
        "latch": 54,
        "Adder": 50,
        "generic logic size": 4,
        "Longest Path": 31,
        "Average Path": 5,
        "Estimated LUTs": 287,
        "Total Node": 392
    },
    "mults_auto_none/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 408.8,
        "simulation_time(ms)": 397.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "mults_auto_none/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 1210.7,
        "simulation_time(ms)": 1166.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 894,
        "latch": 108,
        "Adder": 74,
        "generic logic size": 4,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 894,
        "Total Node": 1077
    },
    "mults_auto_none/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 1159.1,
        "simulation_time(ms)": 1133.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1036,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1036,
        "Total Node": 1145
    },
    "mults_auto_none/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 1455.8,
        "simulation_time(ms)": 1404.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1452,
        "latch": 54,
        "Adder": 106,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1452,
        "Total Node": 1613
    },
    "mults_auto_none/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 1453.6,
        "simulation_time(ms)": 1424.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1662,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1662,
        "Total Node": 1717
    },
    "mults_auto_none/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 30.3,
        "simulation_time(ms)": 8.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "mults_auto_none/multiply_hard_block/k6_N10_40nm": {
        "test_name": "mults_auto_none/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 12.1,
        "simulation_time(ms)": 9,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "mults_auto_none/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 22.3,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "mults_auto_none/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_none/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 5.5,
        "simulation_time(ms)": 2.5,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
