[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2023.2.307
[EFX-0000 INFO] Compiled: Dec 15 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.

INFO: Read project database "/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_Custom.xml"
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(8): INFO: compiling module 'EFX_IBUF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(16): INFO: compiling module 'EFX_OBUF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(23): INFO: compiling module 'EFX_IO_BUF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(33): INFO: compiling module 'EFX_CLKOUT' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(41): INFO: compiling module 'EFX_IREG' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(51): INFO: compiling module 'EFX_OREG' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(60): INFO: compiling module 'EFX_IOREG' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(75): INFO: compiling module 'EFX_IDDIO' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(87): INFO: compiling module 'EFX_ODDIO' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(99): INFO: compiling module 'EFX_GPIO_V1' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(118): INFO: compiling module 'EFX_PLL_V1' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(136): INFO: compiling module 'EFX_OSC_V1' (VERI-1018)
INFO: Read project database "/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_Custom.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v' (VERI-1482)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(10): WARNING: parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(11): WARNING: parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(12): WARNING: parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(13): WARNING: parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(14): WARNING: parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v' (VERI-1482)
INFO: Analysis took 0.0121796 seconds.
INFO: 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 192.48 MB, end = 192.744 MB, delta = 0.264 MB
INFO: Analysis resident set memory usage: begin = 66.644 MB, end = 67.284 MB, delta = 0.64 MB
INFO: 	Analysis peak resident set memory usage = 2387.46 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(72): WARNING: port 'almost_full_o' remains unconnected for this instance (VERI-1927)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(72): WARNING: port 'a_rst_i' is not connected on this instance (VERI-2435)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(82): WARNING: port 'almost_full_o' remains unconnected for this instance (VERI-1927)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(82): WARNING: port 'a_rst_i' is not connected on this instance (VERI-2435)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(92): WARNING: port 'data_dv' remains unconnected for this instance (VERI-1927)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(103): WARNING: port 'reset' remains unconnected for this instance (VERI-1927)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(1): INFO: compiling module 'WS2812_TOP' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(1): INFO: compiling module 'test_uart_rx' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(53): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(60): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(68): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(81): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(101): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(21): WARNING: net 'r_Rx_Byte[8]' does not have a driver (VDB-1002)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(109): WARNING: port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(49): INFO: compiling module 'phy_FIFO' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(390): INFO: compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(682): INFO: compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(719): INFO: extracting RAM for identifier 'ram' (VERI-2571)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(1000): INFO: compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(1276): WARNING: expression size 32 truncated to fit in target size 10 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(1277): WARNING: expression size 32 truncated to fit in target size 10 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(301): INFO: compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(130): INFO: compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(213): INFO: compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(213): INFO: compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(213): INFO: compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(213): INFO: compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(213): INFO: compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(213): INFO: compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(213): INFO: compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(213): INFO: compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(213): INFO: compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(104): WARNING: actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(107): WARNING: actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v(89): WARNING: input port 'a_wr_rst_i' is not connected on this instance (VDB-1013)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v(1): INFO: compiling module 'bram' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v(16): INFO: extracting RAM for identifier 'led_reg' (VERI-2571)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v(51): WARNING: expression size 24 truncated to fit in target size 1 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(87): WARNING: actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(89): WARNING: actual bit length 16 differs from formal bit length 1 for port 'read_address' (VERI-1330)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v(1): INFO: compiling module 'WS2812_config_ctrl' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v(206): WARNING: expression size 32 truncated to fit in target size 20 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(99): WARNING: actual bit length 16 differs from formal bit length 20 for port 'data_depth' (VERI-1330)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v(1): INFO: compiling module 'ws2812_data_ctrl' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v(98): WARNING: expression size 21 truncated to fit in target size 20 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v(110): WARNING: expression size 20 truncated to fit in target size 10 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(114): WARNING: actual bit length 1 differs from formal bit length 10 for port 'address' (VERI-1330)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(1): INFO: compiling module 'WS2812_Interface' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(93): WARNING: expression size 32 truncated to fit in target size 11 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(102): WARNING: expression size 32 truncated to fit in target size 11 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(106): WARNING: expression size 32 truncated to fit in target size 5 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(110): WARNING: expression size 17 truncated to fit in target size 16 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(116): WARNING: expression size 17 truncated to fit in target size 16 (VERI-1209)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(64): WARNING: input port 'a_rst_i' remains unconnected for this instance (VDB-1053)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(74): WARNING: input port 'a_rst_i' remains unconnected for this instance (VDB-1053)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v(94): WARNING: input port 'reset' remains unconnected for this instance (VDB-1053)
INFO: Elaboration took 0.0286983 seconds.
INFO: 	Elaboration took 0.02 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 192.744 MB, end = 199.488 MB, delta = 6.744 MB
INFO: Elaboration resident set memory usage: begin = 67.284 MB, end = 74.196 MB, delta = 6.912 MB
INFO: 	Elaboration peak resident set memory usage = 2387.46 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(8): INFO: compiling module 'EFX_ADD' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(21): INFO: compiling module 'EFX_FF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(38): INFO: compiling module 'EFX_COMB4' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(48): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(57): INFO: compiling module 'EFX_LUT4' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(65): INFO: compiling module 'EFX_MULT' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(100): INFO: compiling module 'EFX_DSP48' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(156): INFO: compiling module 'EFX_DSP24' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(209): INFO: compiling module 'EFX_DSP12' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(262): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(322): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(394): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(499): INFO: compiling module 'RAMB5' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(561): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(653): INFO: compiling module 'EFX_RAM10' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(754): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v(884): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0086618 seconds.
INFO: 	Reading Mapping Library took 0 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 200.416 MB, end = 200.416 MB, delta = 0 MB
INFO: Reading Mapping Library resident set memory usage: begin = 75.22 MB, end = 75.22 MB, delta = 0 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 2387.46 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_config.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_data.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:74)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:94)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 265 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 716 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 865, ed: 2753, lv: 7, pw: 1501.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 10s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 520 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2387460KB)
INFO: ***** Beginning VDB Netlist Checker ... *****
INFO: VDB Netlist Checker took 0.0125686 seconds.
INFO: 	VDB Netlist Checker took 0.01 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 222.784 MB, end = 222.784 MB, delta = 0 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 102.052 MB, end = 102.052 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 2387.46 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'WS2812_TOP' to Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/outflow/WS2812_Custom.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	837
[EFX-0000 INFO] EFX_FF          : 	498
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
