
ADC-MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065c4  08000240  08000240  00001240  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08006804  08006804  00007804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006878  08006878  00007878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800687c  0800687c  0000787c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000014  20000000  08006880  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000bd4  20000014  08006894  00008014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000be8  08006894  00008be8  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00022dd6  00000000  00000000  0000804a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000043b6  00000000  00000000  0002ae20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001de0  00000000  00000000  0002f1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000016f3  00000000  00000000  00030fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00036a09  00000000  00000000  000326ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001ff5b  00000000  00000000  000690b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001524af  00000000  00000000  0008900f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001db4be  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007f50  00000000  00000000  001db504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000066  00000000  00000000  001e3454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000240 <__do_global_dtors_aux>:
 8000240:	b510      	push	{r4, lr}
 8000242:	4c05      	ldr	r4, [pc, #20]	@ (8000258 <__do_global_dtors_aux+0x18>)
 8000244:	7823      	ldrb	r3, [r4, #0]
 8000246:	b933      	cbnz	r3, 8000256 <__do_global_dtors_aux+0x16>
 8000248:	4b04      	ldr	r3, [pc, #16]	@ (800025c <__do_global_dtors_aux+0x1c>)
 800024a:	b113      	cbz	r3, 8000252 <__do_global_dtors_aux+0x12>
 800024c:	4804      	ldr	r0, [pc, #16]	@ (8000260 <__do_global_dtors_aux+0x20>)
 800024e:	f3af 8000 	nop.w
 8000252:	2301      	movs	r3, #1
 8000254:	7023      	strb	r3, [r4, #0]
 8000256:	bd10      	pop	{r4, pc}
 8000258:	20000014 	.word	0x20000014
 800025c:	00000000 	.word	0x00000000
 8000260:	080067ec 	.word	0x080067ec

08000264 <frame_dummy>:
 8000264:	b508      	push	{r3, lr}
 8000266:	4b03      	ldr	r3, [pc, #12]	@ (8000274 <frame_dummy+0x10>)
 8000268:	b11b      	cbz	r3, 8000272 <frame_dummy+0xe>
 800026a:	4903      	ldr	r1, [pc, #12]	@ (8000278 <frame_dummy+0x14>)
 800026c:	4803      	ldr	r0, [pc, #12]	@ (800027c <frame_dummy+0x18>)
 800026e:	f3af 8000 	nop.w
 8000272:	bd08      	pop	{r3, pc}
 8000274:	00000000 	.word	0x00000000
 8000278:	20000018 	.word	0x20000018
 800027c:	080067ec 	.word	0x080067ec

08000280 <_ZN5Tasks4Task15getThreadHandleEv>:

    virtual Return init();
    virtual Return setup() = 0;
    virtual void loop() = 0;

    osThreadId_t getThreadHandle() {
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
        return mHandle;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	689b      	ldr	r3, [r3, #8]
    }
 800028c:	4618      	mov	r0, r3
 800028e:	370c      	adds	r7, #12
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr

08000298 <_ZN7Drivers3Adc11getInstanceEv>:
    Return setIntsance(Adc& instance) const {
        mInstance = &instance;
        return Return::OK;
    }

    static Adc* getInstance() {
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
        return mInstance;
 800029c:	4b03      	ldr	r3, [pc, #12]	@ (80002ac <_ZN7Drivers3Adc11getInstanceEv+0x14>)
 800029e:	681b      	ldr	r3, [r3, #0]
    }
 80002a0:	4618      	mov	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	20000030 	.word	0x20000030

080002b0 <_ZN7Drivers3Adc12getAdcHandleEv>:

    ADC_HandleTypeDef* getAdcHandle() {
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
    	return &mAdcHandle;
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	3330      	adds	r3, #48	@ 0x30
    }
 80002bc:	4618      	mov	r0, r3
 80002be:	370c      	adds	r7, #12
 80002c0:	46bd      	mov	sp, r7
 80002c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c6:	4770      	bx	lr

080002c8 <_ZN7Drivers3Adc12getDmaHandleEv>:

    DMA_HandleTypeDef* getDmaHandle() {
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
    	return &mAdcDmaHandle;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	33bc      	adds	r3, #188	@ 0xbc
    }
 80002d4:	4618      	mov	r0, r3
 80002d6:	370c      	adds	r7, #12
 80002d8:	46bd      	mov	sp, r7
 80002da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002de:	4770      	bx	lr

080002e0 <ADC1_IRQHandler>:
    }

    return Return::OK;
}

extern "C" void ADC1_IRQHandler(void) {
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
    auto * instance = Adc::getInstance();
 80002e6:	f7ff ffd7 	bl	8000298 <_ZN7Drivers3Adc11getInstanceEv>
 80002ea:	6078      	str	r0, [r7, #4]
    if (instance != nullptr) {
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d006      	beq.n	8000300 <ADC1_IRQHandler+0x20>
        HAL_ADC_IRQHandler(instance->getAdcHandle());
 80002f2:	6878      	ldr	r0, [r7, #4]
 80002f4:	f7ff ffdc 	bl	80002b0 <_ZN7Drivers3Adc12getAdcHandleEv>
 80002f8:	4603      	mov	r3, r0
 80002fa:	4618      	mov	r0, r3
 80002fc:	f000 fb58 	bl	80009b0 <HAL_ADC_IRQHandler>
    }
}
 8000300:	bf00      	nop
 8000302:	3708      	adds	r7, #8
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}

08000308 <HAL_ADC_ConvCpltCallback>:

extern "C" void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef * AdcHandle) {
 8000308:	b580      	push	{r7, lr}
 800030a:	b084      	sub	sp, #16
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
	(void) AdcHandle;
    auto * instance = Adc::getInstance();
 8000310:	f7ff ffc2 	bl	8000298 <_ZN7Drivers3Adc11getInstanceEv>
 8000314:	60f8      	str	r0, [r7, #12]
    osThreadFlagsSet(instance->getThreadHandle(), Adc::SAMPLE_READY_FLAG);
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	4618      	mov	r0, r3
 800031a:	f7ff ffb1 	bl	8000280 <_ZN5Tasks4Task15getThreadHandleEv>
 800031e:	4603      	mov	r3, r0
 8000320:	2101      	movs	r1, #1
 8000322:	4618      	mov	r0, r3
 8000324:	f003 ff74 	bl	8004210 <osThreadFlagsSet>
}
 8000328:	bf00      	nop
 800032a:	3710      	adds	r7, #16
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <GPDMA1_Channel0_IRQHandler>:

extern "C" void GPDMA1_Channel0_IRQHandler(void) {
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
    auto* instance = Adc::getInstance();
 8000336:	f7ff ffaf 	bl	8000298 <_ZN7Drivers3Adc11getInstanceEv>
 800033a:	6078      	str	r0, [r7, #4]
    if (instance) {
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	2b00      	cmp	r3, #0
 8000340:	d006      	beq.n	8000350 <GPDMA1_Channel0_IRQHandler+0x20>
        HAL_DMA_IRQHandler(instance->getDmaHandle());
 8000342:	6878      	ldr	r0, [r7, #4]
 8000344:	f7ff ffc0 	bl	80002c8 <_ZN7Drivers3Adc12getDmaHandleEv>
 8000348:	4603      	mov	r3, r0
 800034a:	4618      	mov	r0, r3
 800034c:	f000 ff9f 	bl	800128e <HAL_DMA_IRQHandler>
    }
}
 8000350:	bf00      	nop
 8000352:	3708      	adds	r7, #8
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}

08000358 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0


  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800035c:	f000 fa7e 	bl	800085c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000360:	f000 f814 	bl	800038c <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000364:	f000 f8f2 	bl	800054c <_ZL12MX_GPIO_Initv>
  MX_DCACHE1_Init();
 8000368:	f000 f8b6 	bl	80004d8 <_ZL15MX_DCACHE1_Initv>
  MX_ICACHE_Init();
 800036c:	f000 f8d0 	bl	8000510 <_ZL14MX_ICACHE_Initv>

  /* Init scheduler */
  osKernelInitialize();
 8000370:	f003 fefe 	bl	8004170 <osKernelInitialize>

  /* Start scheduler */
  osKernelStart();
 8000374:	f003 ff22 	bl	80041bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  while (1)
 8000378:	bf00      	nop
 800037a:	e7fd      	b.n	8000378 <main+0x20>

0800037c <vApplicationIdleHook>:

/**
 * @brief Application Idle hook.
 * @return None
 */
extern "C" void vApplicationIdleHook( void ) {
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
    __WFI();
 8000380:	bf30      	wfi
}
 8000382:	bf00      	nop
 8000384:	46bd      	mov	sp, r7
 8000386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038a:	4770      	bx	lr

0800038c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b0ce      	sub	sp, #312	@ 0x138
 8000390:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {};
 8000392:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000396:	2260      	movs	r2, #96	@ 0x60
 8000398:	2100      	movs	r1, #0
 800039a:	4618      	mov	r0, r3
 800039c:	f006 f9ec 	bl	8006778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {};
 80003a0:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80003a4:	2200      	movs	r2, #0
 80003a6:	601a      	str	r2, [r3, #0]
 80003a8:	605a      	str	r2, [r3, #4]
 80003aa:	609a      	str	r2, [r3, #8]
 80003ac:	60da      	str	r2, [r3, #12]
 80003ae:	611a      	str	r2, [r3, #16]
 80003b0:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {};
 80003b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80003b6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80003ba:	4618      	mov	r0, r3
 80003bc:	23c0      	movs	r3, #192	@ 0xc0
 80003be:	461a      	mov	r2, r3
 80003c0:	2100      	movs	r1, #0
 80003c2:	f006 f9d9 	bl	8006778 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003c6:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80003ca:	f001 f8f1 	bl	80015b0 <HAL_PWREx_ControlVoltageScaling>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	bf14      	ite	ne
 80003d4:	2301      	movne	r3, #1
 80003d6:	2300      	moveq	r3, #0
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <SystemClock_Config+0x56>
  {
    Error_Handler();
 80003de:	f000 f8ff 	bl	80005e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003e2:	2301      	movs	r3, #1
 80003e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003ec:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003f0:	2302      	movs	r3, #2
 80003f2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003f6:	2303      	movs	r3, #3
 80003f8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80003fc:	2300      	movs	r3, #0
 80003fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000402:	2301      	movs	r3, #1
 8000404:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000408:	2314      	movs	r3, #20
 800040a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  RCC_OscInitStruct.PLL.PLLP = 2;
 800040e:	2302      	movs	r3, #2
 8000410:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000414:	2302      	movs	r3, #2
 8000416:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  RCC_OscInitStruct.PLL.PLLR = 2;
 800041a:	2302      	movs	r3, #2
 800041c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8000420:	230c      	movs	r3, #12
 8000422:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000426:	2300      	movs	r3, #0
 8000428:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800042c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000430:	4618      	mov	r0, r3
 8000432:	f001 f949 	bl	80016c8 <HAL_RCC_OscConfig>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	bf14      	ite	ne
 800043c:	2301      	movne	r3, #1
 800043e:	2300      	moveq	r3, #0
 8000440:	b2db      	uxtb	r3, r3
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000446:	f000 f8cb 	bl	80005e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800044a:	231f      	movs	r3, #31
 800044c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000450:	2303      	movs	r3, #3
 8000452:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000456:	2300      	movs	r3, #0
 8000458:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800045c:	2300      	movs	r3, #0
 800045e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000462:	2300      	movs	r3, #0
 8000464:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000468:	2300      	movs	r3, #0
 800046a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800046e:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8000472:	2104      	movs	r1, #4
 8000474:	4618      	mov	r0, r3
 8000476:	f002 f803 	bl	8002480 <HAL_RCC_ClockConfig>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	bf14      	ite	ne
 8000480:	2301      	movne	r3, #1
 8000482:	2300      	moveq	r3, #0
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2b00      	cmp	r3, #0
 8000488:	d001      	beq.n	800048e <SystemClock_Config+0x102>
  {
    Error_Handler();
 800048a:	f000 f8a9 	bl	80005e0 <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800048e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000492:	f5a3 719c 	sub.w	r1, r3, #312	@ 0x138
 8000496:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800049a:	f04f 0300 	mov.w	r3, #0
 800049e:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80004a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80004a6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80004aa:	2200      	movs	r2, #0
 80004ac:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004b0:	463b      	mov	r3, r7
 80004b2:	4618      	mov	r0, r3
 80004b4:	f002 fbc4 	bl	8002c40 <HAL_RCCEx_PeriphCLKConfig>
 80004b8:	4603      	mov	r3, r0
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	bf14      	ite	ne
 80004be:	2301      	movne	r3, #1
 80004c0:	2300      	moveq	r3, #0
 80004c2:	b2db      	uxtb	r3, r3
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <SystemClock_Config+0x140>
  {
    Error_Handler();
 80004c8:	f000 f88a 	bl	80005e0 <Error_Handler>
  }
}
 80004cc:	bf00      	nop
 80004ce:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
	...

080004d8 <_ZL15MX_DCACHE1_Initv>:
  * @brief DCACHE1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCACHE1_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE END DCACHE1_Init 0 */

  /* USER CODE BEGIN DCACHE1_Init 1 */

  /* USER CODE END DCACHE1_Init 1 */
  hdcache1.Instance = DCACHE1;
 80004dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000508 <_ZL15MX_DCACHE1_Initv+0x30>)
 80004de:	4a0b      	ldr	r2, [pc, #44]	@ (800050c <_ZL15MX_DCACHE1_Initv+0x34>)
 80004e0:	601a      	str	r2, [r3, #0]
  hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_WRAP;
 80004e2:	4b09      	ldr	r3, [pc, #36]	@ (8000508 <_ZL15MX_DCACHE1_Initv+0x30>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	605a      	str	r2, [r3, #4]
  if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 80004e8:	4807      	ldr	r0, [pc, #28]	@ (8000508 <_ZL15MX_DCACHE1_Initv+0x30>)
 80004ea:	f000 fe25 	bl	8001138 <HAL_DCACHE_Init>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	bf14      	ite	ne
 80004f4:	2301      	movne	r3, #1
 80004f6:	2300      	moveq	r3, #0
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <_ZL15MX_DCACHE1_Initv+0x2a>
  {
    Error_Handler();
 80004fe:	f000 f86f 	bl	80005e0 <Error_Handler>
  }
  /* USER CODE BEGIN DCACHE1_Init 2 */

  /* USER CODE END DCACHE1_Init 2 */

}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	20000034 	.word	0x20000034
 800050c:	40031400 	.word	0x40031400

08000510 <_ZL14MX_ICACHE_Initv>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000514:	2000      	movs	r0, #0
 8000516:	f001 f81b 	bl	8001550 <HAL_ICACHE_ConfigAssociativityMode>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	bf14      	ite	ne
 8000520:	2301      	movne	r3, #1
 8000522:	2300      	moveq	r3, #0
 8000524:	b2db      	uxtb	r3, r3
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <_ZL14MX_ICACHE_Initv+0x1e>
  {
    Error_Handler();
 800052a:	f000 f859 	bl	80005e0 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800052e:	f001 f82f 	bl	8001590 <HAL_ICACHE_Enable>
 8000532:	4603      	mov	r3, r0
 8000534:	2b00      	cmp	r3, #0
 8000536:	bf14      	ite	ne
 8000538:	2301      	movne	r3, #1
 800053a:	2300      	moveq	r3, #0
 800053c:	b2db      	uxtb	r3, r3
 800053e:	2b00      	cmp	r3, #0
 8000540:	d001      	beq.n	8000546 <_ZL14MX_ICACHE_Initv+0x36>
  {
    Error_Handler();
 8000542:	f000 f84d 	bl	80005e0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000546:	bf00      	nop
 8000548:	bd80      	pop	{r7, pc}
	...

0800054c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000552:	4b19      	ldr	r3, [pc, #100]	@ (80005b8 <_ZL12MX_GPIO_Initv+0x6c>)
 8000554:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000558:	4a17      	ldr	r2, [pc, #92]	@ (80005b8 <_ZL12MX_GPIO_Initv+0x6c>)
 800055a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800055e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000562:	4b15      	ldr	r3, [pc, #84]	@ (80005b8 <_ZL12MX_GPIO_Initv+0x6c>)
 8000564:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800056c:	60fb      	str	r3, [r7, #12]
 800056e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000570:	4b11      	ldr	r3, [pc, #68]	@ (80005b8 <_ZL12MX_GPIO_Initv+0x6c>)
 8000572:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000576:	4a10      	ldr	r2, [pc, #64]	@ (80005b8 <_ZL12MX_GPIO_Initv+0x6c>)
 8000578:	f043 0301 	orr.w	r3, r3, #1
 800057c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000580:	4b0d      	ldr	r3, [pc, #52]	@ (80005b8 <_ZL12MX_GPIO_Initv+0x6c>)
 8000582:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	60bb      	str	r3, [r7, #8]
 800058c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800058e:	4b0a      	ldr	r3, [pc, #40]	@ (80005b8 <_ZL12MX_GPIO_Initv+0x6c>)
 8000590:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000594:	4a08      	ldr	r2, [pc, #32]	@ (80005b8 <_ZL12MX_GPIO_Initv+0x6c>)
 8000596:	f043 0302 	orr.w	r3, r3, #2
 800059a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800059e:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <_ZL12MX_GPIO_Initv+0x6c>)
 80005a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005a4:	f003 0302 	and.w	r3, r3, #2
 80005a8:	607b      	str	r3, [r7, #4]
 80005aa:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005ac:	bf00      	nop
 80005ae:	3714      	adds	r7, #20
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr
 80005b8:	46020c00 	.word	0x46020c00

080005bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a04      	ldr	r2, [pc, #16]	@ (80005dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d101      	bne.n	80005d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80005ce:	f000 f975 	bl	80008bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80005d2:	bf00      	nop
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40014400 	.word	0x40014400

080005e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e4:	b672      	cpsid	i
}
 80005e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005e8:	bf00      	nop
 80005ea:	e7fd      	b.n	80005e8 <Error_Handler+0x8>

080005ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80005f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <HAL_MspInit+0x38>)
 80005f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80005f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000624 <HAL_MspInit+0x38>)
 80005fa:	f043 0304 	orr.w	r3, r3, #4
 80005fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000602:	4b08      	ldr	r3, [pc, #32]	@ (8000624 <HAL_MspInit+0x38>)
 8000604:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000608:	f003 0304 	and.w	r3, r3, #4
 800060c:	607b      	str	r3, [r7, #4]
 800060e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000610:	2200      	movs	r2, #0
 8000612:	210f      	movs	r1, #15
 8000614:	f06f 0001 	mvn.w	r0, #1
 8000618:	f000 fd0e 	bl	8001038 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800061c:	bf00      	nop
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	46020c00 	.word	0x46020c00

08000628 <HAL_DCACHE_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcache: DCACHE handle pointer
* @retval None
*/
void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef* hdcache)
{
 8000628:	b480      	push	{r7}
 800062a:	b085      	sub	sp, #20
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  if(hdcache->Instance==DCACHE1)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a0b      	ldr	r2, [pc, #44]	@ (8000664 <HAL_DCACHE_MspInit+0x3c>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d10e      	bne.n	8000658 <HAL_DCACHE_MspInit+0x30>
  {
  /* USER CODE BEGIN DCACHE1_MspInit 0 */

  /* USER CODE END DCACHE1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCACHE1_CLK_ENABLE();
 800063a:	4b0b      	ldr	r3, [pc, #44]	@ (8000668 <HAL_DCACHE_MspInit+0x40>)
 800063c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000640:	4a09      	ldr	r2, [pc, #36]	@ (8000668 <HAL_DCACHE_MspInit+0x40>)
 8000642:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000646:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800064a:	4b07      	ldr	r3, [pc, #28]	@ (8000668 <HAL_DCACHE_MspInit+0x40>)
 800064c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000650:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8000654:	60fb      	str	r3, [r7, #12]
 8000656:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END DCACHE1_MspInit 1 */

  }

}
 8000658:	bf00      	nop
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	40031400 	.word	0x40031400
 8000668:	46020c00 	.word	0x46020c00

0800066c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b08e      	sub	sp, #56	@ 0x38
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000674:	2300      	movs	r3, #0
 8000676:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 800067c:	4b2e      	ldr	r3, [pc, #184]	@ (8000738 <HAL_InitTick+0xcc>)
 800067e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000682:	4a2d      	ldr	r2, [pc, #180]	@ (8000738 <HAL_InitTick+0xcc>)
 8000684:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000688:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <HAL_InitTick+0xcc>)
 800068e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800069a:	f107 0210 	add.w	r2, r7, #16
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	4611      	mov	r1, r2
 80006a4:	4618      	mov	r0, r3
 80006a6:	f002 fa0d 	bl	8002ac4 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80006aa:	f002 f9f7 	bl	8002a9c <HAL_RCC_GetPCLK2Freq>
 80006ae:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80006b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006b2:	4a22      	ldr	r2, [pc, #136]	@ (800073c <HAL_InitTick+0xd0>)
 80006b4:	fba2 2303 	umull	r2, r3, r2, r3
 80006b8:	0c9b      	lsrs	r3, r3, #18
 80006ba:	3b01      	subs	r3, #1
 80006bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 80006be:	4b20      	ldr	r3, [pc, #128]	@ (8000740 <HAL_InitTick+0xd4>)
 80006c0:	4a20      	ldr	r2, [pc, #128]	@ (8000744 <HAL_InitTick+0xd8>)
 80006c2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 80006c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000740 <HAL_InitTick+0xd4>)
 80006c6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006ca:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 80006cc:	4a1c      	ldr	r2, [pc, #112]	@ (8000740 <HAL_InitTick+0xd4>)
 80006ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006d0:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 80006d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000740 <HAL_InitTick+0xd4>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006d8:	4b19      	ldr	r3, [pc, #100]	@ (8000740 <HAL_InitTick+0xd4>)
 80006da:	2200      	movs	r2, #0
 80006dc:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim16);
 80006de:	4818      	ldr	r0, [pc, #96]	@ (8000740 <HAL_InitTick+0xd4>)
 80006e0:	f003 f91c 	bl	800391c <HAL_TIM_Base_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 80006ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d118      	bne.n	8000724 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 80006f2:	4813      	ldr	r0, [pc, #76]	@ (8000740 <HAL_InitTick+0xd4>)
 80006f4:	f003 f974 	bl	80039e0 <HAL_TIM_Base_Start_IT>
 80006f8:	4603      	mov	r3, r0
 80006fa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 80006fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000702:	2b00      	cmp	r3, #0
 8000704:	d10e      	bne.n	8000724 <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2b0f      	cmp	r3, #15
 800070a:	d808      	bhi.n	800071e <HAL_InitTick+0xb2>
      {
        /* Enable the TIM16 global Interrupt */
        HAL_NVIC_SetPriority(TIM16_IRQn, TickPriority, 0U);
 800070c:	2200      	movs	r2, #0
 800070e:	6879      	ldr	r1, [r7, #4]
 8000710:	2046      	movs	r0, #70	@ 0x46
 8000712:	f000 fc91 	bl	8001038 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000716:	4a0c      	ldr	r2, [pc, #48]	@ (8000748 <HAL_InitTick+0xdc>)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	6013      	str	r3, [r2, #0]
 800071c:	e002      	b.n	8000724 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800071e:	2301      	movs	r3, #1
 8000720:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000724:	2046      	movs	r0, #70	@ 0x46
 8000726:	f000 fca1 	bl	800106c <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 800072a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800072e:	4618      	mov	r0, r3
 8000730:	3738      	adds	r7, #56	@ 0x38
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	46020c00 	.word	0x46020c00
 800073c:	431bde83 	.word	0x431bde83
 8000740:	20000060 	.word	0x20000060
 8000744:	40014400 	.word	0x40014400
 8000748:	20000004 	.word	0x20000004

0800074c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000750:	bf00      	nop
 8000752:	e7fd      	b.n	8000750 <NMI_Handler+0x4>

08000754 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <HardFault_Handler+0x4>

0800075c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <MemManage_Handler+0x4>

08000764 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <BusFault_Handler+0x4>

0800076c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000770:	bf00      	nop
 8000772:	e7fd      	b.n	8000770 <UsageFault_Handler+0x4>

08000774 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
	...

08000784 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000788:	4802      	ldr	r0, [pc, #8]	@ (8000794 <TIM16_IRQHandler+0x10>)
 800078a:	f003 f9c9 	bl	8003b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000060 	.word	0x20000060

08000798 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800079c:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <SystemInit+0x68>)
 800079e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007a2:	4a17      	ldr	r2, [pc, #92]	@ (8000800 <SystemInit+0x68>)
 80007a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80007ac:	4b15      	ldr	r3, [pc, #84]	@ (8000804 <SystemInit+0x6c>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80007b2:	4b14      	ldr	r3, [pc, #80]	@ (8000804 <SystemInit+0x6c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80007b8:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <SystemInit+0x6c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80007be:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <SystemInit+0x6c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80007c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <SystemInit+0x6c>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a0e      	ldr	r2, [pc, #56]	@ (8000804 <SystemInit+0x6c>)
 80007ca:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80007ce:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80007d2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80007d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000804 <SystemInit+0x6c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80007da:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <SystemInit+0x6c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a09      	ldr	r2, [pc, #36]	@ (8000804 <SystemInit+0x6c>)
 80007e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80007e4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80007e6:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <SystemInit+0x6c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007ec:	4b04      	ldr	r3, [pc, #16]	@ (8000800 <SystemInit+0x68>)
 80007ee:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80007f2:	609a      	str	r2, [r3, #8]
  #endif
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	e000ed00 	.word	0xe000ed00
 8000804:	46020c00 	.word	0x46020c00

08000808 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000808:	480d      	ldr	r0, [pc, #52]	@ (8000840 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800080a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800080c:	f7ff ffc4 	bl	8000798 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000810:	480c      	ldr	r0, [pc, #48]	@ (8000844 <LoopForever+0x6>)
  ldr r1, =_edata
 8000812:	490d      	ldr	r1, [pc, #52]	@ (8000848 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000814:	4a0d      	ldr	r2, [pc, #52]	@ (800084c <LoopForever+0xe>)
  movs r3, #0
 8000816:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000818:	e002      	b.n	8000820 <LoopCopyDataInit>

0800081a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800081a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800081c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081e:	3304      	adds	r3, #4

08000820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000824:	d3f9      	bcc.n	800081a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000826:	4a0a      	ldr	r2, [pc, #40]	@ (8000850 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000828:	4c0a      	ldr	r4, [pc, #40]	@ (8000854 <LoopForever+0x16>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800082c:	e001      	b.n	8000832 <LoopFillZerobss>

0800082e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000830:	3204      	adds	r2, #4

08000832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000834:	d3fb      	bcc.n	800082e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000836:	f005 ffa7 	bl	8006788 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800083a:	f7ff fd8d 	bl	8000358 <main>

0800083e <LoopForever>:

LoopForever:
    b LoopForever
 800083e:	e7fe      	b.n	800083e <LoopForever>
  ldr   r0, =_estack
 8000840:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000844:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000848:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800084c:	08006880 	.word	0x08006880
  ldr r2, =_sbss
 8000850:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000854:	20000be8 	.word	0x20000be8

08000858 <ADC4_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000858:	e7fe      	b.n	8000858 <ADC4_IRQHandler>
	...

0800085c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000860:	4b12      	ldr	r3, [pc, #72]	@ (80008ac <HAL_Init+0x50>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a11      	ldr	r2, [pc, #68]	@ (80008ac <HAL_Init+0x50>)
 8000866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800086a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800086c:	2003      	movs	r0, #3
 800086e:	f000 fbd8 	bl	8001022 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000872:	f001 fff7 	bl	8002864 <HAL_RCC_GetSysClockFreq>
 8000876:	4602      	mov	r2, r0
 8000878:	4b0d      	ldr	r3, [pc, #52]	@ (80008b0 <HAL_Init+0x54>)
 800087a:	6a1b      	ldr	r3, [r3, #32]
 800087c:	f003 030f 	and.w	r3, r3, #15
 8000880:	490c      	ldr	r1, [pc, #48]	@ (80008b4 <HAL_Init+0x58>)
 8000882:	5ccb      	ldrb	r3, [r1, r3]
 8000884:	fa22 f303 	lsr.w	r3, r2, r3
 8000888:	4a0b      	ldr	r2, [pc, #44]	@ (80008b8 <HAL_Init+0x5c>)
 800088a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800088c:	2004      	movs	r0, #4
 800088e:	f000 fbfb 	bl	8001088 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000892:	200f      	movs	r0, #15
 8000894:	f7ff feea 	bl	800066c <HAL_InitTick>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800089e:	2301      	movs	r3, #1
 80008a0:	e002      	b.n	80008a8 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80008a2:	f7ff fea3 	bl	80005ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008a6:	2300      	movs	r3, #0
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	40022000 	.word	0x40022000
 80008b0:	46020c00 	.word	0x46020c00
 80008b4:	0800681c 	.word	0x0800681c
 80008b8:	20000000 	.word	0x20000000

080008bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <HAL_IncTick+0x20>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	461a      	mov	r2, r3
 80008c6:	4b06      	ldr	r3, [pc, #24]	@ (80008e0 <HAL_IncTick+0x24>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4413      	add	r3, r2
 80008cc:	4a04      	ldr	r2, [pc, #16]	@ (80008e0 <HAL_IncTick+0x24>)
 80008ce:	6013      	str	r3, [r2, #0]
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	20000008 	.word	0x20000008
 80008e0:	200000ac 	.word	0x200000ac

080008e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  return uwTick;
 80008e8:	4b03      	ldr	r3, [pc, #12]	@ (80008f8 <HAL_GetTick+0x14>)
 80008ea:	681b      	ldr	r3, [r3, #0]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	200000ac 	.word	0x200000ac

080008fc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800090c:	2b00      	cmp	r3, #0
 800090e:	d101      	bne.n	8000914 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000910:	2301      	movs	r3, #1
 8000912:	e000      	b.n	8000916 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000914:	2300      	movs	r3, #0
}
 8000916:	4618      	mov	r0, r3
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8000922:	b480      	push	{r7}
 8000924:	b083      	sub	sp, #12
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG));
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	f003 0303 	and.w	r3, r3, #3
}
 8000932:	4618      	mov	r0, r3
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800093e:	b480      	push	{r7}
 8000940:	b083      	sub	sp, #12
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800094e:	2b00      	cmp	r3, #0
 8000950:	d101      	bne.n	8000956 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8000952:	2301      	movs	r3, #1
 8000954:	e000      	b.n	8000958 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8000956:	2300      	movs	r3, #0
}
 8000958:	4618      	mov	r0, r3
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	f003 0304 	and.w	r3, r3, #4
 8000974:	2b04      	cmp	r3, #4
 8000976:	d101      	bne.n	800097c <LL_ADC_REG_IsConversionOngoing+0x18>
 8000978:	2301      	movs	r3, #1
 800097a:	e000      	b.n	800097e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr

0800098a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800098a:	b480      	push	{r7}
 800098c:	b083      	sub	sp, #12
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	f003 0308 	and.w	r3, r3, #8
 800099a:	2b08      	cmp	r3, #8
 800099c:	d101      	bne.n	80009a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800099e:	2301      	movs	r3, #1
 80009a0:	e000      	b.n	80009a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80009a2:	2300      	movs	r3, #0
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80009b8:	2300      	movs	r3, #0
 80009ba:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80009cc:	69bb      	ldr	r3, [r7, #24]
 80009ce:	f003 0302 	and.w	r3, r3, #2
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d017      	beq.n	8000a06 <HAL_ADC_IRQHandler+0x56>
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	f003 0302 	and.w	r3, r3, #2
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d012      	beq.n	8000a06 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80009e4:	f003 0310 	and.w	r3, r3, #16
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d105      	bne.n	80009f8 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80009f0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	679a      	str	r2, [r3, #120]	@ 0x78

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80009f8:	6878      	ldr	r0, [r7, #4]
 80009fa:	f000 fa5b 	bl	8000eb4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2202      	movs	r2, #2
 8000a04:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000a06:	69bb      	ldr	r3, [r7, #24]
 8000a08:	f003 0304 	and.w	r3, r3, #4
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d004      	beq.n	8000a1a <HAL_ADC_IRQHandler+0x6a>
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	f003 0304 	and.w	r3, r3, #4
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d10b      	bne.n	8000a32 <HAL_ADC_IRQHandler+0x82>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8000a1a:	69bb      	ldr	r3, [r7, #24]
 8000a1c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	f000 80a4 	beq.w	8000b6e <HAL_ADC_IRQHandler+0x1be>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	f003 0308 	and.w	r3, r3, #8
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	f000 809e 	beq.w	8000b6e <HAL_ADC_IRQHandler+0x1be>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000a36:	f003 0310 	and.w	r3, r3, #16
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d105      	bne.n	8000a4a <HAL_ADC_IRQHandler+0x9a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000a42:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4a3d      	ldr	r2, [pc, #244]	@ (8000b44 <HAL_ADC_IRQHandler+0x194>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d047      	beq.n	8000ae4 <HAL_ADC_IRQHandler+0x134>
    {
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff ff4f 	bl	80008fc <LL_ADC_REG_IsTriggerSourceSWStart>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d07d      	beq.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
          /* else need to check Master ADC CONT bit */
          tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
          tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
        }
#else
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Carry on if continuous mode is disabled */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
 8000a6c:	693b      	ldr	r3, [r7, #16]
 8000a6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d174      	bne.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f003 0308 	and.w	r3, r3, #8
 8000a80:	2b08      	cmp	r3, #8
 8000a82:	d16d      	bne.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
          {
            /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
            /* ADSTART==0 (no conversion on going)                              */
            if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff ff6b 	bl	8000964 <LL_ADC_REG_IsConversionOngoing>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d11a      	bne.n	8000aca <HAL_ADC_IRQHandler+0x11a>
            {
              /* Disable ADC end of sequence conversion interrupt */
              /* Note: Overrun interrupt was enabled with EOC interrupt in      */
              /* HAL_Start_IT(), but is not disabled here because can be used   */
              /* by overrun IRQ process below.                                  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	685a      	ldr	r2, [r3, #4]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f022 020c 	bic.w	r2, r2, #12
 8000aa2:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000aa8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000ab4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d151      	bne.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000ac0:	f043 0201 	orr.w	r2, r3, #1
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	679a      	str	r2, [r3, #120]	@ 0x78
 8000ac8:	e04a      	b.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
              }
            }
            else
            {
              /* Change ADC state to error state */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000ace:	f043 0210 	orr.w	r2, r3, #16
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000ada:	f043 0201 	orr.w	r2, r3, #1
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000ae2:	e03d      	b.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
    else
    {
      /* Determine whether any further conversion upcoming on group regular     */
      /* by external trigger, continuous mode or scan sequence on going         */
      /* to disable interruption.                                               */
      if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff ff07 	bl	80008fc <LL_ADC_REG_IsTriggerSourceSWStart>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d035      	beq.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
          && (hadc->Init.ContinuousConvMode == DISABLE)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d130      	bne.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
         )
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f003 0308 	and.w	r3, r3, #8
 8000b08:	2b08      	cmp	r3, #8
 8000b0a:	d129      	bne.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
          /* ADSTART==0 (no conversion on going)                                */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff ff27 	bl	8000964 <LL_ADC_REG_IsConversionOngoing>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d115      	bne.n	8000b48 <HAL_ADC_IRQHandler+0x198>
          {
            /* Disable ADC end of single conversion interrupt on group regular */
            /* Note: Overrun interrupt was enabled with EOC interrupt in        */
            /* HAL_Start_IT(), but is not disabled here because can be used     */
            /* by overrun IRQ process below.                                    */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	685a      	ldr	r2, [r3, #4]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f022 020c 	bic.w	r2, r2, #12
 8000b2a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000b30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000b34:	f023 0301 	bic.w	r3, r3, #1
 8000b38:	f043 0201 	orr.w	r2, r3, #1
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	679a      	str	r2, [r3, #120]	@ 0x78
 8000b40:	e00e      	b.n	8000b60 <HAL_ADC_IRQHandler+0x1b0>
 8000b42:	bf00      	nop
 8000b44:	46021000 	.word	0x46021000
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000b4c:	f043 0220 	orr.w	r2, r3, #32
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000b58:	f043 0201 	orr.w	r2, r3, #1
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	67da      	str	r2, [r3, #124]	@ 0x7c
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f7ff fbd1 	bl	8000308 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	601a      	str	r2, [r3, #0]
  }

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a6d      	ldr	r2, [pc, #436]	@ (8000d28 <HAL_ADC_IRQHandler+0x378>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d06f      	beq.n	8000c58 <HAL_ADC_IRQHandler+0x2a8>
  {
    /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	f003 0320 	and.w	r3, r3, #32
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d004      	beq.n	8000b8c <HAL_ADC_IRQHandler+0x1dc>
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	f003 0320 	and.w	r3, r3, #32
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d109      	bne.n	8000ba0 <HAL_ADC_IRQHandler+0x1f0>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8000b8c:	69bb      	ldr	r3, [r7, #24]
 8000b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d060      	beq.n	8000c58 <HAL_ADC_IRQHandler+0x2a8>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d05b      	beq.n	8000c58 <HAL_ADC_IRQHandler+0x2a8>
    {
      /* Update state machine on conversion status if not in error state */
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000ba4:	f003 0310 	and.w	r3, r3, #16
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d105      	bne.n	8000bb8 <HAL_ADC_IRQHandler+0x208>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000bb0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Retrieve ADC configuration */
      tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff febe 	bl	800093e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8000bc2:	60f8      	str	r0, [r7, #12]
      tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fe97 	bl	80008fc <LL_ADC_REG_IsTriggerSourceSWStart>
 8000bce:	60b8      	str	r0, [r7, #8]
      {
        tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	68db      	ldr	r3, [r3, #12]
 8000bd6:	613b      	str	r3, [r7, #16]
      /* Disable interruption if no further conversion upcoming by injected     */
      /* external trigger or by automatic injected conversion with regular      */
      /* group having no further conversion upcoming (same conditions as        */
      /* regular group interruption disabling above),                           */
      /* and if injected scan sequence is completed.                            */
      if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d035      	beq.n	8000c4a <HAL_ADC_IRQHandler+0x29a>
      {
        if ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL) ||
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d007      	beq.n	8000bf8 <HAL_ADC_IRQHandler+0x248>
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d02d      	beq.n	8000c4a <HAL_ADC_IRQHandler+0x29a>
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
             (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) == 0UL)))
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d128      	bne.n	8000c4a <HAL_ADC_IRQHandler+0x29a>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c02:	2b40      	cmp	r3, #64	@ 0x40
 8000c04:	d121      	bne.n	8000c4a <HAL_ADC_IRQHandler+0x29a>
            /* Therefore, state of HAL ADC injected group is kept to busy.        */
            /* No ADC_CFGR1_JQM for STM32U5                                       */

            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff febd 	bl	800098a <LL_ADC_INJ_IsConversionOngoing>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d119      	bne.n	8000c4a <HAL_ADC_IRQHandler+0x29a>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	685a      	ldr	r2, [r3, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8000c24:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000c2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d105      	bne.n	8000c4a <HAL_ADC_IRQHandler+0x29a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000c42:	f043 0201 	orr.w	r2, r3, #1
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	679a      	str	r2, [r3, #120]	@ 0x78
                interruption has been triggered by end of conversion or end of
                sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f000 f914 	bl	8000e78 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2260      	movs	r2, #96	@ 0x60
 8000c56:	601a      	str	r2, [r3, #0]
    }
  } /* Specific ADC1 or ADC2 only */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8000c58:	69bb      	ldr	r3, [r7, #24]
 8000c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d011      	beq.n	8000c86 <HAL_ADC_IRQHandler+0x2d6>
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d00c      	beq.n	8000c86 <HAL_ADC_IRQHandler+0x2d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000c70:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f000 f8cb 	bl	8000e14 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2280      	movs	r2, #128	@ 0x80
 8000c84:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8000c86:	69bb      	ldr	r3, [r7, #24]
 8000c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d012      	beq.n	8000cb6 <HAL_ADC_IRQHandler+0x306>
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d00d      	beq.n	8000cb6 <HAL_ADC_IRQHandler+0x306>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000c9e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f000 f8f0 	bl	8000e8c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cb4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d012      	beq.n	8000ce6 <HAL_ADC_IRQHandler+0x336>
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d00d      	beq.n	8000ce6 <HAL_ADC_IRQHandler+0x336>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000cce:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f000 f8e2 	bl	8000ea0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ce4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	f003 0310 	and.w	r3, r3, #16
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d03d      	beq.n	8000d6c <HAL_ADC_IRQHandler+0x3bc>
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	f003 0310 	and.w	r3, r3, #16
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d038      	beq.n	8000d6c <HAL_ADC_IRQHandler+0x3bc>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d102      	bne.n	8000d08 <HAL_ADC_IRQHandler+0x358>
    {
      overrun_error = 1UL;
 8000d02:	2301      	movs	r3, #1
 8000d04:	61fb      	str	r3, [r7, #28]
 8000d06:	e01b      	b.n	8000d40 <HAL_ADC_IRQHandler+0x390>
    }
    else
    {
      /* Check DMA configuration */
      if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a06      	ldr	r2, [pc, #24]	@ (8000d28 <HAL_ADC_IRQHandler+0x378>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d00c      	beq.n	8000d2c <HAL_ADC_IRQHandler+0x37c>
            overrun_error = 1UL;
          }
        }
#else
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMNGT) != 0UL)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	f003 0303 	and.w	r3, r3, #3
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d00f      	beq.n	8000d40 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8000d20:	2301      	movs	r3, #1
 8000d22:	61fb      	str	r3, [r7, #28]
 8000d24:	e00c      	b.n	8000d40 <HAL_ADC_IRQHandler+0x390>
 8000d26:	bf00      	nop
 8000d28:	46021000 	.word	0x46021000
#endif /* ADC_MULTIMODE_SUPPORT */
      }
      else
      {
        /* Check DMA configuration */
        if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE_ADC4)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff fdf6 	bl	8000922 <LL_ADC_REG_GetDMATransfer>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d10e      	bne.n	8000d64 <HAL_ADC_IRQHandler+0x3b4>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000d4a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000d56:	f043 0202 	orr.w	r2, r3, #2
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	67da      	str	r2, [r3, #124]	@ 0x7c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8000d5e:	6878      	ldr	r0, [r7, #4]
 8000d60:	f000 f862 	bl	8000e28 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2210      	movs	r2, #16
 8000d6a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 8000d6c:	69bb      	ldr	r3, [r7, #24]
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d01b      	beq.n	8000dae <HAL_ADC_IRQHandler+0x3fe>
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	f003 0301 	and.w	r3, r3, #1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d016      	beq.n	8000dae <HAL_ADC_IRQHandler+0x3fe>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000d84:	f003 0310 	and.w	r3, r3, #16
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d105      	bne.n	8000d98 <HAL_ADC_IRQHandler+0x3e8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000d90:	f043 0201 	orr.w	r2, r3, #1
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	679a      	str	r2, [r3, #120]	@ 0x78

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f000 f863 	bl	8000e64 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	685a      	ldr	r2, [r3, #4]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f022 0201 	bic.w	r2, r2, #1
 8000dac:	605a      	str	r2, [r3, #4]
  }

  if (hadc->Instance == ADC4)  /* ADC4 */
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a17      	ldr	r2, [pc, #92]	@ (8000e10 <HAL_ADC_IRQHandler+0x460>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d126      	bne.n	8000e06 <HAL_ADC_IRQHandler+0x456>
  {
    /* ========== Check End of Calibration flag ========== */
    if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d00c      	beq.n	8000ddc <HAL_ADC_IRQHandler+0x42c>
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d007      	beq.n	8000ddc <HAL_ADC_IRQHandler+0x42c>
    {
      /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->CalibrationCpltCallback(hadc);
#else
      HAL_ADC_CalibrationCpltCallback(hadc);
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	f000 f835 	bl	8000e3c <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear end of calibration flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dda:	601a      	str	r2, [r3, #0]
    }

    /* ========== Check LDO ready flag ========== */
    if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 8000ddc:	69bb      	ldr	r3, [r7, #24]
 8000dde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d00f      	beq.n	8000e06 <HAL_ADC_IRQHandler+0x456>
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d00a      	beq.n	8000e06 <HAL_ADC_IRQHandler+0x456>
    {
      /* Voltage Regulator (LDO) Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->VoltageRegulatorCallback(hadc);
#else
      HAL_ADC_VoltageRegulatorCallback(hadc);
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f000 f82d 	bl	8000e50 <HAL_ADC_VoltageRegulatorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Disable Voltage Regulator (LDO) Ready interrupt source */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_LDORDY);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	685a      	ldr	r2, [r3, #4]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000e04:	605a      	str	r2, [r3, #4]
    }
  }
}
 8000e06:	bf00      	nop
 8000e08:	3720      	adds	r7, #32
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	46021000 	.word	0x46021000

08000e14 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000e30:	bf00      	nop
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <HAL_ADC_VoltageRegulatorCallback>:
  * @brief  Voltage Regulator (LDO) Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_VoltageRegulatorCallback(ADC_HandleTypeDef *hadc)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_VoltageRegulatorCallback must be implemented in the user file.
   */
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr

08000e64 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 8000e6c:	bf00      	nop
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8000e80:	bf00      	nop
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8000ea8:	bf00      	nop
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f0c <__NVIC_SetPriorityGrouping+0x44>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ede:	68ba      	ldr	r2, [r7, #8]
 8000ee0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ef0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ef4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000efa:	4a04      	ldr	r2, [pc, #16]	@ (8000f0c <__NVIC_SetPriorityGrouping+0x44>)
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	60d3      	str	r3, [r2, #12]
}
 8000f00:	bf00      	nop
 8000f02:	3714      	adds	r7, #20
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f14:	4b04      	ldr	r3, [pc, #16]	@ (8000f28 <__NVIC_GetPriorityGrouping+0x18>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	f003 0307 	and.w	r3, r3, #7
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	db0b      	blt.n	8000f56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	f003 021f 	and.w	r2, r3, #31
 8000f44:	4907      	ldr	r1, [pc, #28]	@ (8000f64 <__NVIC_EnableIRQ+0x38>)
 8000f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4a:	095b      	lsrs	r3, r3, #5
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	e000e100 	.word	0xe000e100

08000f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	6039      	str	r1, [r7, #0]
 8000f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	db0a      	blt.n	8000f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	490c      	ldr	r1, [pc, #48]	@ (8000fb4 <__NVIC_SetPriority+0x4c>)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	0112      	lsls	r2, r2, #4
 8000f88:	b2d2      	uxtb	r2, r2
 8000f8a:	440b      	add	r3, r1
 8000f8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f90:	e00a      	b.n	8000fa8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	4908      	ldr	r1, [pc, #32]	@ (8000fb8 <__NVIC_SetPriority+0x50>)
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	f003 030f 	and.w	r3, r3, #15
 8000f9e:	3b04      	subs	r3, #4
 8000fa0:	0112      	lsls	r2, r2, #4
 8000fa2:	b2d2      	uxtb	r2, r2
 8000fa4:	440b      	add	r3, r1
 8000fa6:	761a      	strb	r2, [r3, #24]
}
 8000fa8:	bf00      	nop
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	e000e100 	.word	0xe000e100
 8000fb8:	e000ed00 	.word	0xe000ed00

08000fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b089      	sub	sp, #36	@ 0x24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	f1c3 0307 	rsb	r3, r3, #7
 8000fd6:	2b04      	cmp	r3, #4
 8000fd8:	bf28      	it	cs
 8000fda:	2304      	movcs	r3, #4
 8000fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3304      	adds	r3, #4
 8000fe2:	2b06      	cmp	r3, #6
 8000fe4:	d902      	bls.n	8000fec <NVIC_EncodePriority+0x30>
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	3b03      	subs	r3, #3
 8000fea:	e000      	b.n	8000fee <NVIC_EncodePriority+0x32>
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	43da      	mvns	r2, r3
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	401a      	ands	r2, r3
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001004:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	fa01 f303 	lsl.w	r3, r1, r3
 800100e:	43d9      	mvns	r1, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001014:	4313      	orrs	r3, r2
         );
}
 8001016:	4618      	mov	r0, r3
 8001018:	3724      	adds	r7, #36	@ 0x24
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ff4c 	bl	8000ec8 <__NVIC_SetPriorityGrouping>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001046:	f7ff ff63 	bl	8000f10 <__NVIC_GetPriorityGrouping>
 800104a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	68b9      	ldr	r1, [r7, #8]
 8001050:	6978      	ldr	r0, [r7, #20]
 8001052:	f7ff ffb3 	bl	8000fbc <NVIC_EncodePriority>
 8001056:	4602      	mov	r2, r0
 8001058:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800105c:	4611      	mov	r1, r2
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff ff82 	bl	8000f68 <__NVIC_SetPriority>
}
 8001064:	bf00      	nop
 8001066:	3718      	adds	r7, #24
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff56 	bl	8000f2c <__NVIC_EnableIRQ>
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2b04      	cmp	r3, #4
 8001094:	d844      	bhi.n	8001120 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001096:	a201      	add	r2, pc, #4	@ (adr r2, 800109c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800109c:	080010bf 	.word	0x080010bf
 80010a0:	080010dd 	.word	0x080010dd
 80010a4:	080010ff 	.word	0x080010ff
 80010a8:	08001121 	.word	0x08001121
 80010ac:	080010b1 	.word	0x080010b1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80010b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a1e      	ldr	r2, [pc, #120]	@ (8001130 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010b6:	f043 0304 	orr.w	r3, r3, #4
 80010ba:	6013      	str	r3, [r2, #0]
      break;
 80010bc:	e031      	b.n	8001122 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80010be:	4b1c      	ldr	r3, [pc, #112]	@ (8001130 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a1b      	ldr	r2, [pc, #108]	@ (8001130 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010c4:	f023 0304 	bic.w	r3, r3, #4
 80010c8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80010ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001134 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d0:	4a18      	ldr	r2, [pc, #96]	@ (8001134 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010d2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80010d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80010da:	e022      	b.n	8001122 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80010dc:	4b14      	ldr	r3, [pc, #80]	@ (8001130 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a13      	ldr	r2, [pc, #76]	@ (8001130 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010e2:	f023 0304 	bic.w	r3, r3, #4
 80010e6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80010e8:	4b12      	ldr	r3, [pc, #72]	@ (8001134 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ee:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80010f2:	4a10      	ldr	r2, [pc, #64]	@ (8001134 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80010fc:	e011      	b.n	8001122 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80010fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001130 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a0b      	ldr	r2, [pc, #44]	@ (8001130 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001104:	f023 0304 	bic.w	r3, r3, #4
 8001108:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800110a:	4b0a      	ldr	r3, [pc, #40]	@ (8001134 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800110c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001110:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001114:	4a07      	ldr	r2, [pc, #28]	@ (8001134 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001116:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800111a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800111e:	e000      	b.n	8001122 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001120:	bf00      	nop
  }
}
 8001122:	bf00      	nop
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	e000e010 	.word	0xe000e010
 8001134:	46020c00 	.word	0x46020c00

08001138 <HAL_DCACHE_Init>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHE.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_DCACHE_Init(DCACHE_HandleTypeDef *hdcache)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the DCACHE handle allocation */
  if (hdcache == NULL)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <HAL_DCACHE_Init+0x12>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e037      	b.n	80011ba <HAL_DCACHE_Init+0x82>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));
  assert_param(IS_DCACHE_READ_BURST_TYPE(hdcache->Init.ReadBurstType));

  if (hdcache->State == HAL_DCACHE_STATE_RESET)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d119      	bne.n	800118a <HAL_DCACHE_Init+0x52>
  {
    /* Init the DCACHE Callback settings with legacy weak */
    hdcache->ErrorCallback                      = HAL_DCACHE_ErrorCallback;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a1a      	ldr	r2, [pc, #104]	@ (80011c4 <HAL_DCACHE_Init+0x8c>)
 800115a:	609a      	str	r2, [r3, #8]
    hdcache->CleanByAddrCallback                = HAL_DCACHE_CleanByAddrCallback;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a1a      	ldr	r2, [pc, #104]	@ (80011c8 <HAL_DCACHE_Init+0x90>)
 8001160:	60da      	str	r2, [r3, #12]
    hdcache->InvalidateByAddrCallback           = HAL_DCACHE_InvalidateByAddrCallback;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a19      	ldr	r2, [pc, #100]	@ (80011cc <HAL_DCACHE_Init+0x94>)
 8001166:	611a      	str	r2, [r3, #16]
    hdcache->InvalidateCompleteCallback         = HAL_DCACHE_InvalidateCompleteCallback;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a19      	ldr	r2, [pc, #100]	@ (80011d0 <HAL_DCACHE_Init+0x98>)
 800116c:	615a      	str	r2, [r3, #20]
    hdcache->CleanAndInvalidateByAddrCallback   = HAL_DCACHE_CleanAndInvalidateByAddrCallback;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a18      	ldr	r2, [pc, #96]	@ (80011d4 <HAL_DCACHE_Init+0x9c>)
 8001172:	619a      	str	r2, [r3, #24]

    if (hdcache->MspInitCallback == NULL)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	69db      	ldr	r3, [r3, #28]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d102      	bne.n	8001182 <HAL_DCACHE_Init+0x4a>
    {
      hdcache->MspInitCallback = HAL_DCACHE_MspInit;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a16      	ldr	r2, [pc, #88]	@ (80011d8 <HAL_DCACHE_Init+0xa0>)
 8001180:	61da      	str	r2, [r3, #28]
    }

    /* Init the low level hardware */
    hdcache->MspInitCallback(hdcache);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	69db      	ldr	r3, [r3, #28]
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	4798      	blx	r3
  }

  /* Init the error code */
  hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Init the DCACHE handle state */
  hdcache->State = HAL_DCACHE_STATE_READY;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2201      	movs	r2, #1
 8001194:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Set requested read burst type */
  MODIFY_REG(hdcache->Instance->CR, DCACHE_CR_HBURST, hdcache->Init.ReadBurstType);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685a      	ldr	r2, [r3, #4]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	430a      	orrs	r2, r1
 80011ac:	601a      	str	r2, [r3, #0]

  /* Enable the selected DCACHE peripheral */
  status = HAL_DCACHE_Enable(hdcache);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f000 f814 	bl	80011dc <HAL_DCACHE_Enable>
 80011b4:	4603      	mov	r3, r0
 80011b6:	73fb      	strb	r3, [r7, #15]

  return status;
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	0800127b 	.word	0x0800127b
 80011c8:	0800122b 	.word	0x0800122b
 80011cc:	0800123f 	.word	0x0800123f
 80011d0:	08001267 	.word	0x08001267
 80011d4:	08001253 	.word	0x08001253
 80011d8:	08000629 	.word	0x08000629

080011dc <HAL_DCACHE_Enable>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCACHE_Enable(DCACHE_HandleTypeDef *hdcache)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011e4:	2300      	movs	r3, #0
 80011e6:	73fb      	strb	r3, [r7, #15]

  /* Check the dcache handle allocation */
  if (hdcache == NULL)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d101      	bne.n	80011f2 <HAL_DCACHE_Enable+0x16>
  {
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e015      	b.n	800121e <HAL_DCACHE_Enable+0x42>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));

  /* Check no ongoing operation */
  if (READ_BIT(hdcache->Instance->SR, (DCACHE_SR_BUSYF | DCACHE_SR_BUSYCMDF)) != 0U)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f003 0309 	and.w	r3, r3, #9
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d002      	beq.n	8001206 <HAL_DCACHE_Enable+0x2a>
  {
    /* Return busy status */
    status =  HAL_BUSY;
 8001200:	2302      	movs	r3, #2
 8001202:	73fb      	strb	r3, [r7, #15]
 8001204:	e00a      	b.n	800121c <HAL_DCACHE_Enable+0x40>
  }
  else
  {
    /* Update the error code */
    hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2200      	movs	r2, #0
 800120a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Enable the selected DCACHE peripheral */
    SET_BIT(hdcache->Instance->CR, DCACHE_CR_EN);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f042 0201 	orr.w	r2, r2, #1
 800121a:	601a      	str	r2, [r3, #0]
  }

  return status;
 800121c:	7bfb      	ldrb	r3, [r7, #15]
}
 800121e:	4618      	mov	r0, r3
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <HAL_DCACHE_CleanByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 800122a:	b480      	push	{r7}
 800122c:	b083      	sub	sp, #12
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanByAddrCallback() should be implemented in the user file
   */
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <HAL_DCACHE_InvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 800123e:	b480      	push	{r7}
 8001240:	b083      	sub	sp, #12
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateByAddrCallback() should be implemented in the user file
   */
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <HAL_DCACHE_CleanAndInvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanAndInvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanAndInvalidateByAddrCallback() should be implemented in the user file
   */
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <HAL_DCACHE_InvalidateCompleteCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateCompleteCallback(DCACHE_HandleTypeDef *hdcache)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr

0800127a <HAL_DCACHE_ErrorCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_ErrorCallback(DCACHE_HandleTypeDef *hdcache)
{
 800127a:	b480      	push	{r7}
 800127c:	b083      	sub	sp, #12
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_ErrorCallback() should be implemented in the user file
   */
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b086      	sub	sp, #24
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800129e:	f023 030f 	bic.w	r3, r3, #15
 80012a2:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012ac:	3b50      	subs	r3, #80	@ 0x50
 80012ae:	09db      	lsrs	r3, r3, #7
 80012b0:	f003 031f 	and.w	r3, r3, #31
 80012b4:	2201      	movs	r2, #1
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4013      	ands	r3, r2
 80012c4:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	f000 813b 	beq.w	8001544 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	691b      	ldr	r3, [r3, #16]
 80012d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d011      	beq.n	8001300 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	695b      	ldr	r3, [r3, #20]
 80012e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d00a      	beq.n	8001300 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012f2:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012f8:	f043 0201 	orr.w	r2, r3, #1
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800130a:	2b00      	cmp	r3, #0
 800130c:	d011      	beq.n	8001332 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	695b      	ldr	r3, [r3, #20]
 8001314:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001318:	2b00      	cmp	r3, #0
 800131a:	d00a      	beq.n	8001332 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001324:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800132a:	f043 0202 	orr.w	r2, r3, #2
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	691b      	ldr	r3, [r3, #16]
 8001338:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d011      	beq.n	8001364 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	695b      	ldr	r3, [r3, #20]
 8001346:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d00a      	beq.n	8001364 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001356:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800135c:	f043 0204 	orr.w	r2, r3, #4
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	691b      	ldr	r3, [r3, #16]
 800136a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d011      	beq.n	8001396 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d00a      	beq.n	8001396 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001388:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800138e:	f043 0208 	orr.w	r2, r3, #8
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	691b      	ldr	r3, [r3, #16]
 800139c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d013      	beq.n	80013cc <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	695b      	ldr	r3, [r3, #20]
 80013aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d00c      	beq.n	80013cc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013ba:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d003      	beq.n	80013cc <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	691b      	ldr	r3, [r3, #16]
 80013d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d04c      	beq.n	8001474 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	695b      	ldr	r3, [r3, #20]
 80013e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d045      	beq.n	8001474 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013f0:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	2b04      	cmp	r3, #4
 80013fc:	d12e      	bne.n	800145c <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	695a      	ldr	r2, [r3, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800140c:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	695a      	ldr	r2, [r3, #20]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f042 0202 	orr.w	r2, r2, #2
 800141c:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2201      	movs	r2, #1
 8001422:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800142a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800142e:	2b00      	cmp	r3, #0
 8001430:	d007      	beq.n	8001442 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001436:	2201      	movs	r2, #1
 8001438:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2200      	movs	r2, #0
 8001440:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800144e:	2b00      	cmp	r3, #0
 8001450:	d07a      	beq.n	8001548 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	4798      	blx	r3
        }

        return;
 800145a:	e075      	b.n	8001548 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2205      	movs	r2, #5
 8001460:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	691b      	ldr	r3, [r3, #16]
 800147a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800147e:	2b00      	cmp	r3, #0
 8001480:	d039      	beq.n	80014f6 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	695b      	ldr	r3, [r3, #20]
 8001488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800148c:	2b00      	cmp	r3, #0
 800148e:	d032      	beq.n	80014f6 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001498:	2b00      	cmp	r3, #0
 800149a:	d012      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d116      	bne.n	80014d4 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d111      	bne.n	80014d4 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014bc:	2201      	movs	r2, #1
 80014be:	731a      	strb	r2, [r3, #12]
 80014c0:	e008      	b.n	80014d4 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d103      	bne.n	80014d4 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2201      	movs	r2, #1
 80014d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80014dc:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2200      	movs	r2, #0
 80014e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d003      	beq.n	80014f6 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d025      	beq.n	800154a <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	695a      	ldr	r2, [r3, #20]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f042 0202 	orr.w	r2, r2, #2
 800150c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2201      	movs	r2, #1
 8001512:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800151a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001526:	2201      	movs	r2, #1
 8001528:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001536:	2b00      	cmp	r3, #0
 8001538:	d007      	beq.n	800154a <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	4798      	blx	r3
 8001542:	e002      	b.n	800154a <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8001544:	bf00      	nop
 8001546:	e000      	b.n	800154a <HAL_DMA_IRQHandler+0x2bc>
        return;
 8001548:	bf00      	nop
    }
  }
}
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001558:	2300      	movs	r3, #0
 800155a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800155c:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	2b00      	cmp	r3, #0
 8001566:	d002      	beq.n	800156e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	73fb      	strb	r3, [r7, #15]
 800156c:	e007      	b.n	800157e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800156e:	4b07      	ldr	r3, [pc, #28]	@ (800158c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f023 0204 	bic.w	r2, r3, #4
 8001576:	4905      	ldr	r1, [pc, #20]	@ (800158c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4313      	orrs	r3, r2
 800157c:	600b      	str	r3, [r1, #0]
  }

  return status;
 800157e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	40030400 	.word	0x40030400

08001590 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001594:	4b05      	ldr	r3, [pc, #20]	@ (80015ac <HAL_ICACHE_Enable+0x1c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <HAL_ICACHE_Enable+0x1c>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	40030400 	.word	0x40030400

080015b0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80015b8:	4b39      	ldr	r3, [pc, #228]	@ (80016a0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80015ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015c0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d10b      	bne.n	80015e2 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015d0:	d905      	bls.n	80015de <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80015d2:	4b33      	ldr	r3, [pc, #204]	@ (80016a0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	4a32      	ldr	r2, [pc, #200]	@ (80016a0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80015d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015dc:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80015de:	2300      	movs	r3, #0
 80015e0:	e057      	b.n	8001692 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015e8:	d90a      	bls.n	8001600 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80015ea:	4b2d      	ldr	r3, [pc, #180]	@ (80016a0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	4a2a      	ldr	r2, [pc, #168]	@ (80016a0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80015f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015fc:	60d3      	str	r3, [r2, #12]
 80015fe:	e007      	b.n	8001610 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8001600:	4b27      	ldr	r3, [pc, #156]	@ (80016a0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8001608:	4925      	ldr	r1, [pc, #148]	@ (80016a0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4313      	orrs	r3, r2
 800160e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001610:	4b24      	ldr	r3, [pc, #144]	@ (80016a4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a24      	ldr	r2, [pc, #144]	@ (80016a8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001616:	fba2 2303 	umull	r2, r3, r2, r3
 800161a:	099b      	lsrs	r3, r3, #6
 800161c:	2232      	movs	r2, #50	@ 0x32
 800161e:	fb02 f303 	mul.w	r3, r2, r3
 8001622:	4a21      	ldr	r2, [pc, #132]	@ (80016a8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001624:	fba2 2303 	umull	r2, r3, r2, r3
 8001628:	099b      	lsrs	r3, r3, #6
 800162a:	3301      	adds	r3, #1
 800162c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800162e:	e002      	b.n	8001636 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	3b01      	subs	r3, #1
 8001634:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001636:	4b1a      	ldr	r3, [pc, #104]	@ (80016a0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d102      	bne.n	8001648 <HAL_PWREx_ControlVoltageScaling+0x98>
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d1f3      	bne.n	8001630 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d01b      	beq.n	8001686 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800164e:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a15      	ldr	r2, [pc, #84]	@ (80016a8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001654:	fba2 2303 	umull	r2, r3, r2, r3
 8001658:	099b      	lsrs	r3, r3, #6
 800165a:	2232      	movs	r2, #50	@ 0x32
 800165c:	fb02 f303 	mul.w	r3, r2, r3
 8001660:	4a11      	ldr	r2, [pc, #68]	@ (80016a8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001662:	fba2 2303 	umull	r2, r3, r2, r3
 8001666:	099b      	lsrs	r3, r3, #6
 8001668:	3301      	adds	r3, #1
 800166a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800166c:	e002      	b.n	8001674 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	3b01      	subs	r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001674:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001678:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d102      	bne.n	8001686 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f3      	bne.n	800166e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d101      	bne.n	8001690 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e000      	b.n	8001692 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	46020800 	.word	0x46020800
 80016a4:	20000000 	.word	0x20000000
 80016a8:	10624dd3 	.word	0x10624dd3

080016ac <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80016b0:	4b04      	ldr	r3, [pc, #16]	@ (80016c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80016b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	46020800 	.word	0x46020800

080016c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	@ 0x38
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80016d0:	2300      	movs	r3, #0
 80016d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d102      	bne.n	80016e2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	f000 bec8 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016e2:	4b99      	ldr	r3, [pc, #612]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	f003 030c 	and.w	r3, r3, #12
 80016ea:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016ec:	4b96      	ldr	r3, [pc, #600]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80016ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f0:	f003 0303 	and.w	r3, r3, #3
 80016f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0310 	and.w	r3, r3, #16
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 816c 	beq.w	80019dc <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001706:	2b00      	cmp	r3, #0
 8001708:	d007      	beq.n	800171a <HAL_RCC_OscConfig+0x52>
 800170a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800170c:	2b0c      	cmp	r3, #12
 800170e:	f040 80de 	bne.w	80018ce <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001714:	2b01      	cmp	r3, #1
 8001716:	f040 80da 	bne.w	80018ce <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d102      	bne.n	8001728 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	f000 bea5 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800172c:	4b86      	ldr	r3, [pc, #536]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d004      	beq.n	8001742 <HAL_RCC_OscConfig+0x7a>
 8001738:	4b83      	ldr	r3, [pc, #524]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001740:	e005      	b.n	800174e <HAL_RCC_OscConfig+0x86>
 8001742:	4b81      	ldr	r3, [pc, #516]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001744:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001748:	041b      	lsls	r3, r3, #16
 800174a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800174e:	4293      	cmp	r3, r2
 8001750:	d255      	bcs.n	80017fe <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001754:	2b00      	cmp	r3, #0
 8001756:	d10a      	bne.n	800176e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175c:	4618      	mov	r0, r3
 800175e:	f001 f9e9 	bl	8002b34 <RCC_SetFlashLatencyFromMSIRange>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d002      	beq.n	800176e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	f000 be82 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800176e:	4b76      	ldr	r3, [pc, #472]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	4a75      	ldr	r2, [pc, #468]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001774:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001778:	6093      	str	r3, [r2, #8]
 800177a:	4b73      	ldr	r3, [pc, #460]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001786:	4970      	ldr	r1, [pc, #448]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001788:	4313      	orrs	r3, r2
 800178a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001790:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001794:	d309      	bcc.n	80017aa <HAL_RCC_OscConfig+0xe2>
 8001796:	4b6c      	ldr	r3, [pc, #432]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	f023 021f 	bic.w	r2, r3, #31
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a1b      	ldr	r3, [r3, #32]
 80017a2:	4969      	ldr	r1, [pc, #420]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	60cb      	str	r3, [r1, #12]
 80017a8:	e07e      	b.n	80018a8 <HAL_RCC_OscConfig+0x1e0>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	da0a      	bge.n	80017c8 <HAL_RCC_OscConfig+0x100>
 80017b2:	4b65      	ldr	r3, [pc, #404]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a1b      	ldr	r3, [r3, #32]
 80017be:	015b      	lsls	r3, r3, #5
 80017c0:	4961      	ldr	r1, [pc, #388]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80017c2:	4313      	orrs	r3, r2
 80017c4:	60cb      	str	r3, [r1, #12]
 80017c6:	e06f      	b.n	80018a8 <HAL_RCC_OscConfig+0x1e0>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017d0:	d30a      	bcc.n	80017e8 <HAL_RCC_OscConfig+0x120>
 80017d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a1b      	ldr	r3, [r3, #32]
 80017de:	029b      	lsls	r3, r3, #10
 80017e0:	4959      	ldr	r1, [pc, #356]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80017e2:	4313      	orrs	r3, r2
 80017e4:	60cb      	str	r3, [r1, #12]
 80017e6:	e05f      	b.n	80018a8 <HAL_RCC_OscConfig+0x1e0>
 80017e8:	4b57      	ldr	r3, [pc, #348]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	03db      	lsls	r3, r3, #15
 80017f6:	4954      	ldr	r1, [pc, #336]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	60cb      	str	r3, [r1, #12]
 80017fc:	e054      	b.n	80018a8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80017fe:	4b52      	ldr	r3, [pc, #328]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	4a51      	ldr	r2, [pc, #324]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001804:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001808:	6093      	str	r3, [r2, #8]
 800180a:	4b4f      	ldr	r3, [pc, #316]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001816:	494c      	ldr	r1, [pc, #304]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001818:	4313      	orrs	r3, r2
 800181a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001820:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001824:	d309      	bcc.n	800183a <HAL_RCC_OscConfig+0x172>
 8001826:	4b48      	ldr	r3, [pc, #288]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	f023 021f 	bic.w	r2, r3, #31
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a1b      	ldr	r3, [r3, #32]
 8001832:	4945      	ldr	r1, [pc, #276]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001834:	4313      	orrs	r3, r2
 8001836:	60cb      	str	r3, [r1, #12]
 8001838:	e028      	b.n	800188c <HAL_RCC_OscConfig+0x1c4>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800183e:	2b00      	cmp	r3, #0
 8001840:	da0a      	bge.n	8001858 <HAL_RCC_OscConfig+0x190>
 8001842:	4b41      	ldr	r3, [pc, #260]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a1b      	ldr	r3, [r3, #32]
 800184e:	015b      	lsls	r3, r3, #5
 8001850:	493d      	ldr	r1, [pc, #244]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001852:	4313      	orrs	r3, r2
 8001854:	60cb      	str	r3, [r1, #12]
 8001856:	e019      	b.n	800188c <HAL_RCC_OscConfig+0x1c4>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800185c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001860:	d30a      	bcc.n	8001878 <HAL_RCC_OscConfig+0x1b0>
 8001862:	4b39      	ldr	r3, [pc, #228]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a1b      	ldr	r3, [r3, #32]
 800186e:	029b      	lsls	r3, r3, #10
 8001870:	4935      	ldr	r1, [pc, #212]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001872:	4313      	orrs	r3, r2
 8001874:	60cb      	str	r3, [r1, #12]
 8001876:	e009      	b.n	800188c <HAL_RCC_OscConfig+0x1c4>
 8001878:	4b33      	ldr	r3, [pc, #204]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a1b      	ldr	r3, [r3, #32]
 8001884:	03db      	lsls	r3, r3, #15
 8001886:	4930      	ldr	r1, [pc, #192]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001888:	4313      	orrs	r3, r2
 800188a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800188c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800188e:	2b00      	cmp	r3, #0
 8001890:	d10a      	bne.n	80018a8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001896:	4618      	mov	r0, r3
 8001898:	f001 f94c 	bl	8002b34 <RCC_SetFlashLatencyFromMSIRange>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d002      	beq.n	80018a8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	f000 bde5 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80018a8:	f001 f8de 	bl	8002a68 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80018ac:	4b27      	ldr	r3, [pc, #156]	@ (800194c <HAL_RCC_OscConfig+0x284>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7fe fedb 	bl	800066c <HAL_InitTick>
 80018b6:	4603      	mov	r3, r0
 80018b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80018bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	f000 808a 	beq.w	80019da <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80018c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018ca:	f000 bdd2 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	69db      	ldr	r3, [r3, #28]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d066      	beq.n	80019a4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80018d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a1b      	ldr	r2, [pc, #108]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80018e2:	f7fe ffff 	bl	80008e4 <HAL_GetTick>
 80018e6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80018e8:	e009      	b.n	80018fe <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018ea:	f7fe fffb 	bl	80008e4 <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d902      	bls.n	80018fe <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	f000 bdba 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80018fe:	4b12      	ldr	r3, [pc, #72]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0304 	and.w	r3, r3, #4
 8001906:	2b00      	cmp	r3, #0
 8001908:	d0ef      	beq.n	80018ea <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800190a:	4b0f      	ldr	r3, [pc, #60]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	4a0e      	ldr	r2, [pc, #56]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001910:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001914:	6093      	str	r3, [r2, #8]
 8001916:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001922:	4909      	ldr	r1, [pc, #36]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001924:	4313      	orrs	r3, r2
 8001926:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001930:	d30e      	bcc.n	8001950 <HAL_RCC_OscConfig+0x288>
 8001932:	4b05      	ldr	r3, [pc, #20]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	f023 021f 	bic.w	r2, r3, #31
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a1b      	ldr	r3, [r3, #32]
 800193e:	4902      	ldr	r1, [pc, #8]	@ (8001948 <HAL_RCC_OscConfig+0x280>)
 8001940:	4313      	orrs	r3, r2
 8001942:	60cb      	str	r3, [r1, #12]
 8001944:	e04a      	b.n	80019dc <HAL_RCC_OscConfig+0x314>
 8001946:	bf00      	nop
 8001948:	46020c00 	.word	0x46020c00
 800194c:	20000004 	.word	0x20000004
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001954:	2b00      	cmp	r3, #0
 8001956:	da0a      	bge.n	800196e <HAL_RCC_OscConfig+0x2a6>
 8001958:	4b98      	ldr	r3, [pc, #608]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a1b      	ldr	r3, [r3, #32]
 8001964:	015b      	lsls	r3, r3, #5
 8001966:	4995      	ldr	r1, [pc, #596]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001968:	4313      	orrs	r3, r2
 800196a:	60cb      	str	r3, [r1, #12]
 800196c:	e036      	b.n	80019dc <HAL_RCC_OscConfig+0x314>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001976:	d30a      	bcc.n	800198e <HAL_RCC_OscConfig+0x2c6>
 8001978:	4b90      	ldr	r3, [pc, #576]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	029b      	lsls	r3, r3, #10
 8001986:	498d      	ldr	r1, [pc, #564]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001988:	4313      	orrs	r3, r2
 800198a:	60cb      	str	r3, [r1, #12]
 800198c:	e026      	b.n	80019dc <HAL_RCC_OscConfig+0x314>
 800198e:	4b8b      	ldr	r3, [pc, #556]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a1b      	ldr	r3, [r3, #32]
 800199a:	03db      	lsls	r3, r3, #15
 800199c:	4987      	ldr	r1, [pc, #540]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	60cb      	str	r3, [r1, #12]
 80019a2:	e01b      	b.n	80019dc <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80019a4:	4b85      	ldr	r3, [pc, #532]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a84      	ldr	r2, [pc, #528]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 80019aa:	f023 0301 	bic.w	r3, r3, #1
 80019ae:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80019b0:	f7fe ff98 	bl	80008e4 <HAL_GetTick>
 80019b4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80019b6:	e009      	b.n	80019cc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019b8:	f7fe ff94 	bl	80008e4 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d902      	bls.n	80019cc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	f000 bd53 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80019cc:	4b7b      	ldr	r3, [pc, #492]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d1ef      	bne.n	80019b8 <HAL_RCC_OscConfig+0x2f0>
 80019d8:	e000      	b.n	80019dc <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80019da:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f000 808b 	beq.w	8001b00 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80019ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019ec:	2b08      	cmp	r3, #8
 80019ee:	d005      	beq.n	80019fc <HAL_RCC_OscConfig+0x334>
 80019f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019f2:	2b0c      	cmp	r3, #12
 80019f4:	d109      	bne.n	8001a0a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80019f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019f8:	2b03      	cmp	r3, #3
 80019fa:	d106      	bne.n	8001a0a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d17d      	bne.n	8001b00 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	f000 bd34 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a12:	d106      	bne.n	8001a22 <HAL_RCC_OscConfig+0x35a>
 8001a14:	4b69      	ldr	r3, [pc, #420]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a68      	ldr	r2, [pc, #416]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	e041      	b.n	8001aa6 <HAL_RCC_OscConfig+0x3de>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a2a:	d112      	bne.n	8001a52 <HAL_RCC_OscConfig+0x38a>
 8001a2c:	4b63      	ldr	r3, [pc, #396]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a62      	ldr	r2, [pc, #392]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a36:	6013      	str	r3, [r2, #0]
 8001a38:	4b60      	ldr	r3, [pc, #384]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a5f      	ldr	r2, [pc, #380]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a3e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001a42:	6013      	str	r3, [r2, #0]
 8001a44:	4b5d      	ldr	r3, [pc, #372]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a5c      	ldr	r2, [pc, #368]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a4e:	6013      	str	r3, [r2, #0]
 8001a50:	e029      	b.n	8001aa6 <HAL_RCC_OscConfig+0x3de>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001a5a:	d112      	bne.n	8001a82 <HAL_RCC_OscConfig+0x3ba>
 8001a5c:	4b57      	ldr	r3, [pc, #348]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a56      	ldr	r2, [pc, #344]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a66:	6013      	str	r3, [r2, #0]
 8001a68:	4b54      	ldr	r3, [pc, #336]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a53      	ldr	r2, [pc, #332]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a72:	6013      	str	r3, [r2, #0]
 8001a74:	4b51      	ldr	r3, [pc, #324]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a50      	ldr	r2, [pc, #320]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	e011      	b.n	8001aa6 <HAL_RCC_OscConfig+0x3de>
 8001a82:	4b4e      	ldr	r3, [pc, #312]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a4d      	ldr	r2, [pc, #308]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a8c:	6013      	str	r3, [r2, #0]
 8001a8e:	4b4b      	ldr	r3, [pc, #300]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a4a      	ldr	r2, [pc, #296]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a98:	6013      	str	r3, [r2, #0]
 8001a9a:	4b48      	ldr	r3, [pc, #288]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a47      	ldr	r2, [pc, #284]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001aa0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001aa4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d014      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8001aae:	f7fe ff19 	bl	80008e4 <HAL_GetTick>
 8001ab2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ab4:	e009      	b.n	8001aca <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab6:	f7fe ff15 	bl	80008e4 <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b64      	cmp	r3, #100	@ 0x64
 8001ac2:	d902      	bls.n	8001aca <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	f000 bcd4 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aca:	4b3c      	ldr	r3, [pc, #240]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0ef      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x3ee>
 8001ad6:	e013      	b.n	8001b00 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8001ad8:	f7fe ff04 	bl	80008e4 <HAL_GetTick>
 8001adc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ade:	e009      	b.n	8001af4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae0:	f7fe ff00 	bl	80008e4 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b64      	cmp	r3, #100	@ 0x64
 8001aec:	d902      	bls.n	8001af4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	f000 bcbf 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001af4:	4b31      	ldr	r3, [pc, #196]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d1ef      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d05f      	beq.n	8001bcc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d005      	beq.n	8001b1e <HAL_RCC_OscConfig+0x456>
 8001b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b14:	2b0c      	cmp	r3, #12
 8001b16:	d114      	bne.n	8001b42 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d111      	bne.n	8001b42 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d102      	bne.n	8001b2c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	f000 bca3 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001b2c:	4b23      	ldr	r3, [pc, #140]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	041b      	lsls	r3, r3, #16
 8001b3a:	4920      	ldr	r1, [pc, #128]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001b40:	e044      	b.n	8001bcc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d024      	beq.n	8001b94 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8001b4a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a1b      	ldr	r2, [pc, #108]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001b50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b54:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001b56:	f7fe fec5 	bl	80008e4 <HAL_GetTick>
 8001b5a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b5c:	e009      	b.n	8001b72 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b5e:	f7fe fec1 	bl	80008e4 <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d902      	bls.n	8001b72 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	f000 bc80 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b72:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0ef      	beq.n	8001b5e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001b80:	691b      	ldr	r3, [r3, #16]
 8001b82:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	691b      	ldr	r3, [r3, #16]
 8001b8a:	041b      	lsls	r3, r3, #16
 8001b8c:	490b      	ldr	r1, [pc, #44]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	610b      	str	r3, [r1, #16]
 8001b92:	e01b      	b.n	8001bcc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8001b94:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a08      	ldr	r2, [pc, #32]	@ (8001bbc <HAL_RCC_OscConfig+0x4f4>)
 8001b9a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b9e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001ba0:	f7fe fea0 	bl	80008e4 <HAL_GetTick>
 8001ba4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ba6:	e00b      	b.n	8001bc0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba8:	f7fe fe9c 	bl	80008e4 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d904      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	f000 bc5b 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
 8001bbc:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bc0:	4baf      	ldr	r3, [pc, #700]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1ed      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0308 	and.w	r3, r3, #8
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f000 80c8 	beq.w	8001d6a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001be0:	4ba7      	ldr	r3, [pc, #668]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001be6:	f003 0304 	and.w	r3, r3, #4
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d111      	bne.n	8001c12 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bee:	4ba4      	ldr	r3, [pc, #656]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bf4:	4aa2      	ldr	r2, [pc, #648]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001bf6:	f043 0304 	orr.w	r3, r3, #4
 8001bfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001bfe:	4ba0      	ldr	r3, [pc, #640]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001c00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c04:	f003 0304 	and.w	r3, r3, #4
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001c12:	4b9c      	ldr	r3, [pc, #624]	@ (8001e84 <HAL_RCC_OscConfig+0x7bc>)
 8001c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d119      	bne.n	8001c52 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001c1e:	4b99      	ldr	r3, [pc, #612]	@ (8001e84 <HAL_RCC_OscConfig+0x7bc>)
 8001c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c22:	4a98      	ldr	r2, [pc, #608]	@ (8001e84 <HAL_RCC_OscConfig+0x7bc>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c2a:	f7fe fe5b 	bl	80008e4 <HAL_GetTick>
 8001c2e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001c30:	e009      	b.n	8001c46 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c32:	f7fe fe57 	bl	80008e4 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d902      	bls.n	8001c46 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	f000 bc16 	b.w	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001c46:	4b8f      	ldr	r3, [pc, #572]	@ (8001e84 <HAL_RCC_OscConfig+0x7bc>)
 8001c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d0ef      	beq.n	8001c32 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d05f      	beq.n	8001d1a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8001c5a:	4b89      	ldr	r3, [pc, #548]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001c5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c60:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	699a      	ldr	r2, [r3, #24]
 8001c66:	6a3b      	ldr	r3, [r7, #32]
 8001c68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d037      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001c70:	6a3b      	ldr	r3, [r7, #32]
 8001c72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d006      	beq.n	8001c88 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8001c7a:	6a3b      	ldr	r3, [r7, #32]
 8001c7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d101      	bne.n	8001c88 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e3f4      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d01b      	beq.n	8001cca <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8001c92:	4b7b      	ldr	r3, [pc, #492]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001c94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c98:	4a79      	ldr	r2, [pc, #484]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001c9a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001c9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8001ca2:	f7fe fe1f 	bl	80008e4 <HAL_GetTick>
 8001ca6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001caa:	f7fe fe1b 	bl	80008e4 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b05      	cmp	r3, #5
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e3da      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001cbc:	4b70      	ldr	r3, [pc, #448]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001cbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d1ef      	bne.n	8001caa <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8001cca:	4b6d      	ldr	r3, [pc, #436]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001ccc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cd0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	4969      	ldr	r1, [pc, #420]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8001ce0:	4b67      	ldr	r3, [pc, #412]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001ce2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ce6:	4a66      	ldr	r2, [pc, #408]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001ce8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001cec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001cf0:	f7fe fdf8 	bl	80008e4 <HAL_GetTick>
 8001cf4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cf8:	f7fe fdf4 	bl	80008e4 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b05      	cmp	r3, #5
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e3b3      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001d0a:	4b5d      	ldr	r3, [pc, #372]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0ef      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x630>
 8001d18:	e01b      	b.n	8001d52 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8001d1a:	4b59      	ldr	r3, [pc, #356]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d20:	4a57      	ldr	r2, [pc, #348]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d22:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001d26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001d2a:	f7fe fddb 	bl	80008e4 <HAL_GetTick>
 8001d2e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001d30:	e008      	b.n	8001d44 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d32:	f7fe fdd7 	bl	80008e4 <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b05      	cmp	r3, #5
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e396      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001d44:	4b4e      	ldr	r3, [pc, #312]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1ef      	bne.n	8001d32 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d52:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d107      	bne.n	8001d6a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d5a:	4b49      	ldr	r3, [pc, #292]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d60:	4a47      	ldr	r2, [pc, #284]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d62:	f023 0304 	bic.w	r3, r3, #4
 8001d66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0304 	and.w	r3, r3, #4
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 8111 	beq.w	8001f9a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d7e:	4b40      	ldr	r3, [pc, #256]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d84:	f003 0304 	and.w	r3, r3, #4
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d111      	bne.n	8001db0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d8c:	4b3c      	ldr	r3, [pc, #240]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d92:	4a3b      	ldr	r2, [pc, #236]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d94:	f043 0304 	orr.w	r3, r3, #4
 8001d98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001d9c:	4b38      	ldr	r3, [pc, #224]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001da2:	f003 0304 	and.w	r3, r3, #4
 8001da6:	613b      	str	r3, [r7, #16]
 8001da8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8001daa:	2301      	movs	r3, #1
 8001dac:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001db0:	4b34      	ldr	r3, [pc, #208]	@ (8001e84 <HAL_RCC_OscConfig+0x7bc>)
 8001db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d118      	bne.n	8001dee <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001dbc:	4b31      	ldr	r3, [pc, #196]	@ (8001e84 <HAL_RCC_OscConfig+0x7bc>)
 8001dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc0:	4a30      	ldr	r2, [pc, #192]	@ (8001e84 <HAL_RCC_OscConfig+0x7bc>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc8:	f7fe fd8c 	bl	80008e4 <HAL_GetTick>
 8001dcc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd0:	f7fe fd88 	bl	80008e4 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e347      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001de2:	4b28      	ldr	r3, [pc, #160]	@ (8001e84 <HAL_RCC_OscConfig+0x7bc>)
 8001de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0f0      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d01f      	beq.n	8001e3a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f003 0304 	and.w	r3, r3, #4
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d010      	beq.n	8001e28 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e06:	4b1e      	ldr	r3, [pc, #120]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e0e:	f043 0304 	orr.w	r3, r3, #4
 8001e12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e16:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e1c:	4a18      	ldr	r2, [pc, #96]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e26:	e018      	b.n	8001e5a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e28:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e2e:	4a14      	ldr	r2, [pc, #80]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e38:	e00f      	b.n	8001e5a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e3a:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e40:	4a0f      	ldr	r2, [pc, #60]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e42:	f023 0301 	bic.w	r3, r3, #1
 8001e46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e50:	4a0b      	ldr	r2, [pc, #44]	@ (8001e80 <HAL_RCC_OscConfig+0x7b8>)
 8001e52:	f023 0304 	bic.w	r3, r3, #4
 8001e56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d057      	beq.n	8001f12 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8001e62:	f7fe fd3f 	bl	80008e4 <HAL_GetTick>
 8001e66:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e68:	e00e      	b.n	8001e88 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6a:	f7fe fd3b 	bl	80008e4 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d905      	bls.n	8001e88 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e2f8      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
 8001e80:	46020c00 	.word	0x46020c00
 8001e84:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e88:	4b9c      	ldr	r3, [pc, #624]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001e8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0e9      	beq.n	8001e6a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d01b      	beq.n	8001eda <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001ea2:	4b96      	ldr	r3, [pc, #600]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001ea4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ea8:	4a94      	ldr	r2, [pc, #592]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001eaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001eb2:	e00a      	b.n	8001eca <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb4:	f7fe fd16 	bl	80008e4 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e2d3      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001eca:	4b8c      	ldr	r3, [pc, #560]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ed0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0ed      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x7ec>
 8001ed8:	e053      	b.n	8001f82 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001eda:	4b88      	ldr	r3, [pc, #544]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001edc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ee0:	4a86      	ldr	r2, [pc, #536]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001ee2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ee6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001eea:	e00a      	b.n	8001f02 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eec:	f7fe fcfa 	bl	80008e4 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e2b7      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f02:	4b7e      	ldr	r3, [pc, #504]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001f04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1ed      	bne.n	8001eec <HAL_RCC_OscConfig+0x824>
 8001f10:	e037      	b.n	8001f82 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8001f12:	f7fe fce7 	bl	80008e4 <HAL_GetTick>
 8001f16:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f18:	e00a      	b.n	8001f30 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f1a:	f7fe fce3 	bl	80008e4 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e2a0      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f30:	4b72      	ldr	r3, [pc, #456]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001f32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1ed      	bne.n	8001f1a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001f3e:	4b6f      	ldr	r3, [pc, #444]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001f40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d01a      	beq.n	8001f82 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001f4c:	4b6b      	ldr	r3, [pc, #428]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001f4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f52:	4a6a      	ldr	r2, [pc, #424]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001f54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f58:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f5c:	e00a      	b.n	8001f74 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f5e:	f7fe fcc1 	bl	80008e4 <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e27e      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f74:	4b61      	ldr	r3, [pc, #388]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001f76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d1ed      	bne.n	8001f5e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f82:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d107      	bne.n	8001f9a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f8a:	4b5c      	ldr	r3, [pc, #368]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001f8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f90:	4a5a      	ldr	r2, [pc, #360]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001f92:	f023 0304 	bic.w	r3, r3, #4
 8001f96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0320 	and.w	r3, r3, #32
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d036      	beq.n	8002014 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d019      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8001fae:	4b53      	ldr	r3, [pc, #332]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a52      	ldr	r2, [pc, #328]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001fb4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fb8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001fba:	f7fe fc93 	bl	80008e4 <HAL_GetTick>
 8001fbe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fc2:	f7fe fc8f 	bl	80008e4 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e24e      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001fd4:	4b49      	ldr	r3, [pc, #292]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0f0      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x8fa>
 8001fe0:	e018      	b.n	8002014 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8001fe2:	4b46      	ldr	r3, [pc, #280]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a45      	ldr	r2, [pc, #276]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8001fe8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001fec:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001fee:	f7fe fc79 	bl	80008e4 <HAL_GetTick>
 8001ff2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ff6:	f7fe fc75 	bl	80008e4 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e234      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002008:	4b3c      	ldr	r3, [pc, #240]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1f0      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800201c:	2b00      	cmp	r3, #0
 800201e:	d036      	beq.n	800208e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002024:	2b00      	cmp	r3, #0
 8002026:	d019      	beq.n	800205c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8002028:	4b34      	ldr	r3, [pc, #208]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a33      	ldr	r2, [pc, #204]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 800202e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002032:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002034:	f7fe fc56 	bl	80008e4 <HAL_GetTick>
 8002038:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800203c:	f7fe fc52 	bl	80008e4 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e211      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800204e:	4b2b      	ldr	r3, [pc, #172]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d0f0      	beq.n	800203c <HAL_RCC_OscConfig+0x974>
 800205a:	e018      	b.n	800208e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800205c:	4b27      	ldr	r3, [pc, #156]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a26      	ldr	r2, [pc, #152]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8002062:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002066:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002068:	f7fe fc3c 	bl	80008e4 <HAL_GetTick>
 800206c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800206e:	e008      	b.n	8002082 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002070:	f7fe fc38 	bl	80008e4 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d901      	bls.n	8002082 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e1f7      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002082:	4b1e      	ldr	r3, [pc, #120]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1f0      	bne.n	8002070 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002096:	2b00      	cmp	r3, #0
 8002098:	d07f      	beq.n	800219a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d062      	beq.n	8002168 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80020a2:	4b16      	ldr	r3, [pc, #88]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	4a15      	ldr	r2, [pc, #84]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 80020a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020ac:	6093      	str	r3, [r2, #8]
 80020ae:	4b13      	ldr	r3, [pc, #76]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ba:	4910      	ldr	r1, [pc, #64]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 80020bc:	4313      	orrs	r3, r2
 80020be:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80020c8:	d309      	bcc.n	80020de <HAL_RCC_OscConfig+0xa16>
 80020ca:	4b0c      	ldr	r3, [pc, #48]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	f023 021f 	bic.w	r2, r3, #31
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	4909      	ldr	r1, [pc, #36]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	60cb      	str	r3, [r1, #12]
 80020dc:	e02a      	b.n	8002134 <HAL_RCC_OscConfig+0xa6c>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	da0c      	bge.n	8002100 <HAL_RCC_OscConfig+0xa38>
 80020e6:	4b05      	ldr	r3, [pc, #20]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	015b      	lsls	r3, r3, #5
 80020f4:	4901      	ldr	r1, [pc, #4]	@ (80020fc <HAL_RCC_OscConfig+0xa34>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	60cb      	str	r3, [r1, #12]
 80020fa:	e01b      	b.n	8002134 <HAL_RCC_OscConfig+0xa6c>
 80020fc:	46020c00 	.word	0x46020c00
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002108:	d30a      	bcc.n	8002120 <HAL_RCC_OscConfig+0xa58>
 800210a:	4ba1      	ldr	r3, [pc, #644]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	029b      	lsls	r3, r3, #10
 8002118:	499d      	ldr	r1, [pc, #628]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800211a:	4313      	orrs	r3, r2
 800211c:	60cb      	str	r3, [r1, #12]
 800211e:	e009      	b.n	8002134 <HAL_RCC_OscConfig+0xa6c>
 8002120:	4b9b      	ldr	r3, [pc, #620]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	03db      	lsls	r3, r3, #15
 800212e:	4998      	ldr	r1, [pc, #608]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002130:	4313      	orrs	r3, r2
 8002132:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8002134:	4b96      	ldr	r3, [pc, #600]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a95      	ldr	r2, [pc, #596]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800213a:	f043 0310 	orr.w	r3, r3, #16
 800213e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002140:	f7fe fbd0 	bl	80008e4 <HAL_GetTick>
 8002144:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8002146:	e008      	b.n	800215a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002148:	f7fe fbcc 	bl	80008e4 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b02      	cmp	r3, #2
 8002154:	d901      	bls.n	800215a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e18b      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800215a:	4b8d      	ldr	r3, [pc, #564]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0320 	and.w	r3, r3, #32
 8002162:	2b00      	cmp	r3, #0
 8002164:	d0f0      	beq.n	8002148 <HAL_RCC_OscConfig+0xa80>
 8002166:	e018      	b.n	800219a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8002168:	4b89      	ldr	r3, [pc, #548]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a88      	ldr	r2, [pc, #544]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800216e:	f023 0310 	bic.w	r3, r3, #16
 8002172:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002174:	f7fe fbb6 	bl	80008e4 <HAL_GetTick>
 8002178:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800217c:	f7fe fbb2 	bl	80008e4 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b02      	cmp	r3, #2
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e171      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800218e:	4b80      	ldr	r3, [pc, #512]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0320 	and.w	r3, r3, #32
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1f0      	bne.n	800217c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 8166 	beq.w	8002470 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80021a4:	2300      	movs	r3, #0
 80021a6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021aa:	4b79      	ldr	r3, [pc, #484]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f003 030c 	and.w	r3, r3, #12
 80021b2:	2b0c      	cmp	r3, #12
 80021b4:	f000 80f2 	beq.w	800239c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021bc:	2b02      	cmp	r3, #2
 80021be:	f040 80c5 	bne.w	800234c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80021c2:	4b73      	ldr	r3, [pc, #460]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a72      	ldr	r2, [pc, #456]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80021c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021cc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80021ce:	f7fe fb89 	bl	80008e4 <HAL_GetTick>
 80021d2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d6:	f7fe fb85 	bl	80008e4 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e144      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80021e8:	4b69      	ldr	r3, [pc, #420]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1f0      	bne.n	80021d6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021f4:	4b66      	ldr	r3, [pc, #408]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80021f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021fa:	f003 0304 	and.w	r3, r3, #4
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d111      	bne.n	8002226 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8002202:	4b63      	ldr	r3, [pc, #396]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002204:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002208:	4a61      	ldr	r2, [pc, #388]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800220a:	f043 0304 	orr.w	r3, r3, #4
 800220e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002212:	4b5f      	ldr	r3, [pc, #380]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002214:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8002220:	2301      	movs	r3, #1
 8002222:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8002226:	4b5b      	ldr	r3, [pc, #364]	@ (8002394 <HAL_RCC_OscConfig+0xccc>)
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800222e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002232:	d102      	bne.n	800223a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8002234:	2301      	movs	r3, #1
 8002236:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800223a:	4b56      	ldr	r3, [pc, #344]	@ (8002394 <HAL_RCC_OscConfig+0xccc>)
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	4a55      	ldr	r2, [pc, #340]	@ (8002394 <HAL_RCC_OscConfig+0xccc>)
 8002240:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002244:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002246:	4b52      	ldr	r3, [pc, #328]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800224a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800224e:	f023 0303 	bic.w	r3, r3, #3
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800225a:	3a01      	subs	r2, #1
 800225c:	0212      	lsls	r2, r2, #8
 800225e:	4311      	orrs	r1, r2
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002264:	430a      	orrs	r2, r1
 8002266:	494a      	ldr	r1, [pc, #296]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002268:	4313      	orrs	r3, r2
 800226a:	628b      	str	r3, [r1, #40]	@ 0x28
 800226c:	4b48      	ldr	r3, [pc, #288]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800226e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002270:	4b49      	ldr	r3, [pc, #292]	@ (8002398 <HAL_RCC_OscConfig+0xcd0>)
 8002272:	4013      	ands	r3, r2
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002278:	3a01      	subs	r2, #1
 800227a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002282:	3a01      	subs	r2, #1
 8002284:	0252      	lsls	r2, r2, #9
 8002286:	b292      	uxth	r2, r2
 8002288:	4311      	orrs	r1, r2
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800228e:	3a01      	subs	r2, #1
 8002290:	0412      	lsls	r2, r2, #16
 8002292:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002296:	4311      	orrs	r1, r2
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800229c:	3a01      	subs	r2, #1
 800229e:	0612      	lsls	r2, r2, #24
 80022a0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80022a4:	430a      	orrs	r2, r1
 80022a6:	493a      	ldr	r1, [pc, #232]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80022ac:	4b38      	ldr	r3, [pc, #224]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80022ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b0:	4a37      	ldr	r2, [pc, #220]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80022b2:	f023 0310 	bic.w	r3, r3, #16
 80022b6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022bc:	4a34      	ldr	r2, [pc, #208]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80022c2:	4b33      	ldr	r3, [pc, #204]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80022c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c6:	4a32      	ldr	r2, [pc, #200]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80022c8:	f043 0310 	orr.w	r3, r3, #16
 80022cc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80022ce:	4b30      	ldr	r3, [pc, #192]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80022d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d2:	f023 020c 	bic.w	r2, r3, #12
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022da:	492d      	ldr	r1, [pc, #180]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80022e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d105      	bne.n	80022f4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80022e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002394 <HAL_RCC_OscConfig+0xccc>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	4a29      	ldr	r2, [pc, #164]	@ (8002394 <HAL_RCC_OscConfig+0xccc>)
 80022ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022f2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80022f4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d107      	bne.n	800230c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80022fc:	4b24      	ldr	r3, [pc, #144]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 80022fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002302:	4a23      	ldr	r2, [pc, #140]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002304:	f023 0304 	bic.w	r3, r3, #4
 8002308:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800230c:	4b20      	ldr	r3, [pc, #128]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a1f      	ldr	r2, [pc, #124]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002312:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002316:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002318:	f7fe fae4 	bl	80008e4 <HAL_GetTick>
 800231c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002320:	f7fe fae0 	bl	80008e4 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e09f      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002332:	4b17      	ldr	r3, [pc, #92]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d0f0      	beq.n	8002320 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800233e:	4b14      	ldr	r3, [pc, #80]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002342:	4a13      	ldr	r2, [pc, #76]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002344:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002348:	6293      	str	r3, [r2, #40]	@ 0x28
 800234a:	e091      	b.n	8002470 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800234c:	4b10      	ldr	r3, [pc, #64]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a0f      	ldr	r2, [pc, #60]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002352:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002356:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002358:	f7fe fac4 	bl	80008e4 <HAL_GetTick>
 800235c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800235e:	e008      	b.n	8002372 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002360:	f7fe fac0 	bl	80008e4 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e07f      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002372:	4b07      	ldr	r3, [pc, #28]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1f0      	bne.n	8002360 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800237e:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002382:	4a03      	ldr	r2, [pc, #12]	@ (8002390 <HAL_RCC_OscConfig+0xcc8>)
 8002384:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002388:	f023 0303 	bic.w	r3, r3, #3
 800238c:	6293      	str	r3, [r2, #40]	@ 0x28
 800238e:	e06f      	b.n	8002470 <HAL_RCC_OscConfig+0xda8>
 8002390:	46020c00 	.word	0x46020c00
 8002394:	46020800 	.word	0x46020800
 8002398:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800239c:	4b37      	ldr	r3, [pc, #220]	@ (800247c <HAL_RCC_OscConfig+0xdb4>)
 800239e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80023a2:	4b36      	ldr	r3, [pc, #216]	@ (800247c <HAL_RCC_OscConfig+0xdb4>)
 80023a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023a6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d039      	beq.n	8002424 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	f003 0203 	and.w	r2, r3, #3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d132      	bne.n	8002424 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	0a1b      	lsrs	r3, r3, #8
 80023c2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ca:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d129      	bne.n	8002424 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80023da:	429a      	cmp	r2, r3
 80023dc:	d122      	bne.n	8002424 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023e8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d11a      	bne.n	8002424 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	0a5b      	lsrs	r3, r3, #9
 80023f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d111      	bne.n	8002424 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	0c1b      	lsrs	r3, r3, #16
 8002404:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800240c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800240e:	429a      	cmp	r2, r3
 8002410:	d108      	bne.n	8002424 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	0e1b      	lsrs	r3, r3, #24
 8002416:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800241e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002420:	429a      	cmp	r2, r3
 8002422:	d001      	beq.n	8002428 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e024      	b.n	8002472 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002428:	4b14      	ldr	r3, [pc, #80]	@ (800247c <HAL_RCC_OscConfig+0xdb4>)
 800242a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800242c:	08db      	lsrs	r3, r3, #3
 800242e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002436:	429a      	cmp	r2, r3
 8002438:	d01a      	beq.n	8002470 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800243a:	4b10      	ldr	r3, [pc, #64]	@ (800247c <HAL_RCC_OscConfig+0xdb4>)
 800243c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243e:	4a0f      	ldr	r2, [pc, #60]	@ (800247c <HAL_RCC_OscConfig+0xdb4>)
 8002440:	f023 0310 	bic.w	r3, r3, #16
 8002444:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002446:	f7fe fa4d 	bl	80008e4 <HAL_GetTick>
 800244a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 800244c:	bf00      	nop
 800244e:	f7fe fa49 	bl	80008e4 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002456:	4293      	cmp	r3, r2
 8002458:	d0f9      	beq.n	800244e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800245e:	4a07      	ldr	r2, [pc, #28]	@ (800247c <HAL_RCC_OscConfig+0xdb4>)
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002464:	4b05      	ldr	r3, [pc, #20]	@ (800247c <HAL_RCC_OscConfig+0xdb4>)
 8002466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002468:	4a04      	ldr	r2, [pc, #16]	@ (800247c <HAL_RCC_OscConfig+0xdb4>)
 800246a:	f043 0310 	orr.w	r3, r3, #16
 800246e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3738      	adds	r7, #56	@ 0x38
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	46020c00 	.word	0x46020c00

08002480 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e1d9      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002494:	4b9b      	ldr	r3, [pc, #620]	@ (8002704 <HAL_RCC_ClockConfig+0x284>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 030f 	and.w	r3, r3, #15
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d910      	bls.n	80024c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024a2:	4b98      	ldr	r3, [pc, #608]	@ (8002704 <HAL_RCC_ClockConfig+0x284>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f023 020f 	bic.w	r2, r3, #15
 80024aa:	4996      	ldr	r1, [pc, #600]	@ (8002704 <HAL_RCC_ClockConfig+0x284>)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b2:	4b94      	ldr	r3, [pc, #592]	@ (8002704 <HAL_RCC_ClockConfig+0x284>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	683a      	ldr	r2, [r7, #0]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e1c1      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0310 	and.w	r3, r3, #16
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d010      	beq.n	80024f2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	695a      	ldr	r2, [r3, #20]
 80024d4:	4b8c      	ldr	r3, [pc, #560]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 80024d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024dc:	429a      	cmp	r2, r3
 80024de:	d908      	bls.n	80024f2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80024e0:	4b89      	ldr	r3, [pc, #548]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 80024e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	695b      	ldr	r3, [r3, #20]
 80024ec:	4986      	ldr	r1, [pc, #536]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0308 	and.w	r3, r3, #8
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d012      	beq.n	8002524 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691a      	ldr	r2, [r3, #16]
 8002502:	4b81      	ldr	r3, [pc, #516]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	091b      	lsrs	r3, r3, #4
 8002508:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800250c:	429a      	cmp	r2, r3
 800250e:	d909      	bls.n	8002524 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002510:	4b7d      	ldr	r3, [pc, #500]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	011b      	lsls	r3, r3, #4
 800251e:	497a      	ldr	r1, [pc, #488]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002520:	4313      	orrs	r3, r2
 8002522:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0304 	and.w	r3, r3, #4
 800252c:	2b00      	cmp	r3, #0
 800252e:	d010      	beq.n	8002552 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	4b74      	ldr	r3, [pc, #464]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002536:	6a1b      	ldr	r3, [r3, #32]
 8002538:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800253c:	429a      	cmp	r2, r3
 800253e:	d908      	bls.n	8002552 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002540:	4b71      	ldr	r3, [pc, #452]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	496e      	ldr	r1, [pc, #440]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 800254e:	4313      	orrs	r3, r2
 8002550:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d010      	beq.n	8002580 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	4b69      	ldr	r3, [pc, #420]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	429a      	cmp	r2, r3
 800256c:	d908      	bls.n	8002580 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800256e:	4b66      	ldr	r3, [pc, #408]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002570:	6a1b      	ldr	r3, [r3, #32]
 8002572:	f023 020f 	bic.w	r2, r3, #15
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	4963      	ldr	r1, [pc, #396]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 800257c:	4313      	orrs	r3, r2
 800257e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b00      	cmp	r3, #0
 800258a:	f000 80d2 	beq.w	8002732 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800258e:	2300      	movs	r3, #0
 8002590:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b03      	cmp	r3, #3
 8002598:	d143      	bne.n	8002622 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800259a:	4b5b      	ldr	r3, [pc, #364]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 800259c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025a0:	f003 0304 	and.w	r3, r3, #4
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d110      	bne.n	80025ca <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80025a8:	4b57      	ldr	r3, [pc, #348]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 80025aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025ae:	4a56      	ldr	r2, [pc, #344]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 80025b0:	f043 0304 	orr.w	r3, r3, #4
 80025b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80025b8:	4b53      	ldr	r3, [pc, #332]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 80025ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025be:	f003 0304 	and.w	r3, r3, #4
 80025c2:	60bb      	str	r3, [r7, #8]
 80025c4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80025c6:	2301      	movs	r3, #1
 80025c8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80025ca:	f7fe f98b 	bl	80008e4 <HAL_GetTick>
 80025ce:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80025d0:	4b4e      	ldr	r3, [pc, #312]	@ (800270c <HAL_RCC_ClockConfig+0x28c>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00f      	beq.n	80025fc <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80025de:	f7fe f981 	bl	80008e4 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e12b      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80025f0:	4b46      	ldr	r3, [pc, #280]	@ (800270c <HAL_RCC_ClockConfig+0x28c>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80025fc:	7dfb      	ldrb	r3, [r7, #23]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d107      	bne.n	8002612 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002602:	4b41      	ldr	r3, [pc, #260]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002604:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002608:	4a3f      	ldr	r2, [pc, #252]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 800260a:	f023 0304 	bic.w	r3, r3, #4
 800260e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002612:	4b3d      	ldr	r3, [pc, #244]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d121      	bne.n	8002662 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e112      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	2b02      	cmp	r3, #2
 8002628:	d107      	bne.n	800263a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800262a:	4b37      	ldr	r3, [pc, #220]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d115      	bne.n	8002662 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e106      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d107      	bne.n	8002652 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002642:	4b31      	ldr	r3, [pc, #196]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0304 	and.w	r3, r3, #4
 800264a:	2b00      	cmp	r3, #0
 800264c:	d109      	bne.n	8002662 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e0fa      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002652:	4b2d      	ldr	r3, [pc, #180]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e0f2      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8002662:	4b29      	ldr	r3, [pc, #164]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	f023 0203 	bic.w	r2, r3, #3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	4926      	ldr	r1, [pc, #152]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 8002670:	4313      	orrs	r3, r2
 8002672:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8002674:	f7fe f936 	bl	80008e4 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b03      	cmp	r3, #3
 8002680:	d112      	bne.n	80026a8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002682:	e00a      	b.n	800269a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002684:	f7fe f92e 	bl	80008e4 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002692:	4293      	cmp	r3, r2
 8002694:	d901      	bls.n	800269a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e0d6      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800269a:	4b1b      	ldr	r3, [pc, #108]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	2b0c      	cmp	r3, #12
 80026a4:	d1ee      	bne.n	8002684 <HAL_RCC_ClockConfig+0x204>
 80026a6:	e044      	b.n	8002732 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d112      	bne.n	80026d6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026b0:	e00a      	b.n	80026c8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b2:	f7fe f917 	bl	80008e4 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e0bf      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 80026ca:	69db      	ldr	r3, [r3, #28]
 80026cc:	f003 030c 	and.w	r3, r3, #12
 80026d0:	2b08      	cmp	r3, #8
 80026d2:	d1ee      	bne.n	80026b2 <HAL_RCC_ClockConfig+0x232>
 80026d4:	e02d      	b.n	8002732 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d123      	bne.n	8002726 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80026de:	e00a      	b.n	80026f6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026e0:	f7fe f900 	bl	80008e4 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e0a8      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80026f6:	4b04      	ldr	r3, [pc, #16]	@ (8002708 <HAL_RCC_ClockConfig+0x288>)
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	f003 030c 	and.w	r3, r3, #12
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1ee      	bne.n	80026e0 <HAL_RCC_ClockConfig+0x260>
 8002702:	e016      	b.n	8002732 <HAL_RCC_ClockConfig+0x2b2>
 8002704:	40022000 	.word	0x40022000
 8002708:	46020c00 	.word	0x46020c00
 800270c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002710:	f7fe f8e8 	bl	80008e4 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800271e:	4293      	cmp	r3, r2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e090      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002726:	4b4a      	ldr	r3, [pc, #296]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 8002728:	69db      	ldr	r3, [r3, #28]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b04      	cmp	r3, #4
 8002730:	d1ee      	bne.n	8002710 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d010      	beq.n	8002760 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	4b43      	ldr	r3, [pc, #268]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	429a      	cmp	r2, r3
 800274c:	d208      	bcs.n	8002760 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800274e:	4b40      	ldr	r3, [pc, #256]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	f023 020f 	bic.w	r2, r3, #15
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	493d      	ldr	r1, [pc, #244]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 800275c:	4313      	orrs	r3, r2
 800275e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002760:	4b3c      	ldr	r3, [pc, #240]	@ (8002854 <HAL_RCC_ClockConfig+0x3d4>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 030f 	and.w	r3, r3, #15
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	429a      	cmp	r2, r3
 800276c:	d210      	bcs.n	8002790 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276e:	4b39      	ldr	r3, [pc, #228]	@ (8002854 <HAL_RCC_ClockConfig+0x3d4>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f023 020f 	bic.w	r2, r3, #15
 8002776:	4937      	ldr	r1, [pc, #220]	@ (8002854 <HAL_RCC_ClockConfig+0x3d4>)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	4313      	orrs	r3, r2
 800277c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800277e:	4b35      	ldr	r3, [pc, #212]	@ (8002854 <HAL_RCC_ClockConfig+0x3d4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 030f 	and.w	r3, r3, #15
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d001      	beq.n	8002790 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e05b      	b.n	8002848 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0304 	and.w	r3, r3, #4
 8002798:	2b00      	cmp	r3, #0
 800279a:	d010      	beq.n	80027be <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68da      	ldr	r2, [r3, #12]
 80027a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d208      	bcs.n	80027be <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80027ac:	4b28      	ldr	r3, [pc, #160]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	4925      	ldr	r1, [pc, #148]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0308 	and.w	r3, r3, #8
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d012      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	691a      	ldr	r2, [r3, #16]
 80027ce:	4b20      	ldr	r3, [pc, #128]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	091b      	lsrs	r3, r3, #4
 80027d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027d8:	429a      	cmp	r2, r3
 80027da:	d209      	bcs.n	80027f0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80027dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	011b      	lsls	r3, r3, #4
 80027ea:	4919      	ldr	r1, [pc, #100]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0310 	and.w	r3, r3, #16
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d010      	beq.n	800281e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	695a      	ldr	r2, [r3, #20]
 8002800:	4b13      	ldr	r3, [pc, #76]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 8002802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002804:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002808:	429a      	cmp	r2, r3
 800280a:	d208      	bcs.n	800281e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800280c:	4b10      	ldr	r3, [pc, #64]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 800280e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002810:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	695b      	ldr	r3, [r3, #20]
 8002818:	490d      	ldr	r1, [pc, #52]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 800281a:	4313      	orrs	r3, r2
 800281c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800281e:	f000 f821 	bl	8002864 <HAL_RCC_GetSysClockFreq>
 8002822:	4602      	mov	r2, r0
 8002824:	4b0a      	ldr	r3, [pc, #40]	@ (8002850 <HAL_RCC_ClockConfig+0x3d0>)
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	f003 030f 	and.w	r3, r3, #15
 800282c:	490a      	ldr	r1, [pc, #40]	@ (8002858 <HAL_RCC_ClockConfig+0x3d8>)
 800282e:	5ccb      	ldrb	r3, [r1, r3]
 8002830:	fa22 f303 	lsr.w	r3, r2, r3
 8002834:	4a09      	ldr	r2, [pc, #36]	@ (800285c <HAL_RCC_ClockConfig+0x3dc>)
 8002836:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002838:	4b09      	ldr	r3, [pc, #36]	@ (8002860 <HAL_RCC_ClockConfig+0x3e0>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f7fd ff15 	bl	800066c <HAL_InitTick>
 8002842:	4603      	mov	r3, r0
 8002844:	73fb      	strb	r3, [r7, #15]

  return status;
 8002846:	7bfb      	ldrb	r3, [r7, #15]
}
 8002848:	4618      	mov	r0, r3
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	46020c00 	.word	0x46020c00
 8002854:	40022000 	.word	0x40022000
 8002858:	0800681c 	.word	0x0800681c
 800285c:	20000000 	.word	0x20000000
 8002860:	20000004 	.word	0x20000004

08002864 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002864:	b480      	push	{r7}
 8002866:	b08b      	sub	sp, #44	@ 0x2c
 8002868:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800286a:	2300      	movs	r3, #0
 800286c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800286e:	2300      	movs	r3, #0
 8002870:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002872:	4b78      	ldr	r3, [pc, #480]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	f003 030c 	and.w	r3, r3, #12
 800287a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800287c:	4b75      	ldr	r3, [pc, #468]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800287e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002880:	f003 0303 	and.w	r3, r3, #3
 8002884:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d005      	beq.n	8002898 <HAL_RCC_GetSysClockFreq+0x34>
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	2b0c      	cmp	r3, #12
 8002890:	d121      	bne.n	80028d6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d11e      	bne.n	80028d6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8002898:	4b6e      	ldr	r3, [pc, #440]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d107      	bne.n	80028b4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80028a4:	4b6b      	ldr	r3, [pc, #428]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80028a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80028aa:	0b1b      	lsrs	r3, r3, #12
 80028ac:	f003 030f 	and.w	r3, r3, #15
 80028b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80028b2:	e005      	b.n	80028c0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80028b4:	4b67      	ldr	r3, [pc, #412]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	0f1b      	lsrs	r3, r3, #28
 80028ba:	f003 030f 	and.w	r3, r3, #15
 80028be:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80028c0:	4a65      	ldr	r2, [pc, #404]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80028c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d110      	bne.n	80028f2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80028d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80028d4:	e00d      	b.n	80028f2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028d6:	4b5f      	ldr	r3, [pc, #380]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	f003 030c 	and.w	r3, r3, #12
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d102      	bne.n	80028e8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028e2:	4b5e      	ldr	r3, [pc, #376]	@ (8002a5c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80028e4:	623b      	str	r3, [r7, #32]
 80028e6:	e004      	b.n	80028f2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	2b08      	cmp	r3, #8
 80028ec:	d101      	bne.n	80028f2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028ee:	4b5b      	ldr	r3, [pc, #364]	@ (8002a5c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80028f0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	2b0c      	cmp	r3, #12
 80028f6:	f040 80a5 	bne.w	8002a44 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80028fa:	4b56      	ldr	r3, [pc, #344]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80028fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002904:	4b53      	ldr	r3, [pc, #332]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002908:	0a1b      	lsrs	r3, r3, #8
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	3301      	adds	r3, #1
 8002910:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002912:	4b50      	ldr	r3, [pc, #320]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002916:	091b      	lsrs	r3, r3, #4
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800291e:	4b4d      	ldr	r3, [pc, #308]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002922:	08db      	lsrs	r3, r3, #3
 8002924:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	fb02 f303 	mul.w	r3, r2, r3
 800292e:	ee07 3a90 	vmov	s15, r3
 8002932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002936:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	2b02      	cmp	r3, #2
 800293e:	d003      	beq.n	8002948 <HAL_RCC_GetSysClockFreq+0xe4>
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	2b03      	cmp	r3, #3
 8002944:	d022      	beq.n	800298c <HAL_RCC_GetSysClockFreq+0x128>
 8002946:	e043      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	ee07 3a90 	vmov	s15, r3
 800294e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002952:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8002a60 <HAL_RCC_GetSysClockFreq+0x1fc>
 8002956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800295a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800295c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800295e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002962:	ee07 3a90 	vmov	s15, r3
 8002966:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800296a:	ed97 6a01 	vldr	s12, [r7, #4]
 800296e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8002a64 <HAL_RCC_GetSysClockFreq+0x200>
 8002972:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002976:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800297a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800297e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002986:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800298a:	e046      	b.n	8002a1a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	ee07 3a90 	vmov	s15, r3
 8002992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002996:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8002a60 <HAL_RCC_GetSysClockFreq+0x1fc>
 800299a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800299e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80029a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029a6:	ee07 3a90 	vmov	s15, r3
 80029aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80029ae:	ed97 6a01 	vldr	s12, [r7, #4]
 80029b2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8002a64 <HAL_RCC_GetSysClockFreq+0x200>
 80029b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80029be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80029ce:	e024      	b.n	8002a1a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d2:	ee07 3a90 	vmov	s15, r3
 80029d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	ee07 3a90 	vmov	s15, r3
 80029e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80029ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029f0:	ee07 3a90 	vmov	s15, r3
 80029f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80029f8:	ed97 6a01 	vldr	s12, [r7, #4]
 80029fc:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8002a64 <HAL_RCC_GetSysClockFreq+0x200>
 8002a00:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a04:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002a08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a14:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002a18:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8002a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a1e:	0e1b      	lsrs	r3, r3, #24
 8002a20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a24:	3301      	adds	r3, #1
 8002a26:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	ee07 3a90 	vmov	s15, r3
 8002a2e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a32:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a3e:	ee17 3a90 	vmov	r3, s15
 8002a42:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8002a44:	6a3b      	ldr	r3, [r7, #32]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	372c      	adds	r7, #44	@ 0x2c
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	46020c00 	.word	0x46020c00
 8002a58:	08006834 	.word	0x08006834
 8002a5c:	00f42400 	.word	0x00f42400
 8002a60:	4b742400 	.word	0x4b742400
 8002a64:	46000000 	.word	0x46000000

08002a68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002a6c:	f7ff fefa 	bl	8002864 <HAL_RCC_GetSysClockFreq>
 8002a70:	4602      	mov	r2, r0
 8002a72:	4b07      	ldr	r3, [pc, #28]	@ (8002a90 <HAL_RCC_GetHCLKFreq+0x28>)
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	4906      	ldr	r1, [pc, #24]	@ (8002a94 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002a7c:	5ccb      	ldrb	r3, [r1, r3]
 8002a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a82:	4a05      	ldr	r2, [pc, #20]	@ (8002a98 <HAL_RCC_GetHCLKFreq+0x30>)
 8002a84:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8002a86:	4b04      	ldr	r3, [pc, #16]	@ (8002a98 <HAL_RCC_GetHCLKFreq+0x30>)
 8002a88:	681b      	ldr	r3, [r3, #0]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	46020c00 	.word	0x46020c00
 8002a94:	0800681c 	.word	0x0800681c
 8002a98:	20000000 	.word	0x20000000

08002a9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8002aa0:	f7ff ffe2 	bl	8002a68 <HAL_RCC_GetHCLKFreq>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	4b05      	ldr	r3, [pc, #20]	@ (8002abc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
 8002aaa:	0a1b      	lsrs	r3, r3, #8
 8002aac:	f003 0307 	and.w	r3, r3, #7
 8002ab0:	4903      	ldr	r1, [pc, #12]	@ (8002ac0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ab2:	5ccb      	ldrb	r3, [r1, r3]
 8002ab4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	46020c00 	.word	0x46020c00
 8002ac0:	0800682c 	.word	0x0800682c

08002ac4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	221f      	movs	r2, #31
 8002ad2:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8002ad4:	4b15      	ldr	r3, [pc, #84]	@ (8002b2c <HAL_RCC_GetClockConfig+0x68>)
 8002ad6:	69db      	ldr	r3, [r3, #28]
 8002ad8:	f003 0203 	and.w	r2, r3, #3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 8002ae0:	4b12      	ldr	r3, [pc, #72]	@ (8002b2c <HAL_RCC_GetClockConfig+0x68>)
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	f003 020f 	and.w	r2, r3, #15
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 8002aec:	4b0f      	ldr	r3, [pc, #60]	@ (8002b2c <HAL_RCC_GetClockConfig+0x68>)
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 8002af8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b2c <HAL_RCC_GetClockConfig+0x68>)
 8002afa:	6a1b      	ldr	r3, [r3, #32]
 8002afc:	091b      	lsrs	r3, r3, #4
 8002afe:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 8002b06:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <HAL_RCC_GetClockConfig+0x68>)
 8002b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b12:	4b07      	ldr	r3, [pc, #28]	@ (8002b30 <HAL_RCC_GetClockConfig+0x6c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 020f 	and.w	r2, r3, #15
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	601a      	str	r2, [r3, #0]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	46020c00 	.word	0x46020c00
 8002b30:	40022000 	.word	0x40022000

08002b34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b3c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b42:	f003 0304 	and.w	r3, r3, #4
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b4a:	f7fe fdaf 	bl	80016ac <HAL_PWREx_GetVoltageRange>
 8002b4e:	6178      	str	r0, [r7, #20]
 8002b50:	e019      	b.n	8002b86 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b52:	4b39      	ldr	r3, [pc, #228]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b58:	4a37      	ldr	r2, [pc, #220]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002b5a:	f043 0304 	orr.w	r3, r3, #4
 8002b5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002b62:	4b35      	ldr	r3, [pc, #212]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	60fb      	str	r3, [r7, #12]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b70:	f7fe fd9c 	bl	80016ac <HAL_PWREx_GetVoltageRange>
 8002b74:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b76:	4b30      	ldr	r3, [pc, #192]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002b78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b7c:	4a2e      	ldr	r2, [pc, #184]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002b7e:	f023 0304 	bic.w	r3, r3, #4
 8002b82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002b8c:	d003      	beq.n	8002b96 <RCC_SetFlashLatencyFromMSIRange+0x62>
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b94:	d109      	bne.n	8002baa <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b9c:	d202      	bcs.n	8002ba4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002ba2:	e033      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002ba8:	e030      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002bb0:	d208      	bcs.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bb8:	d102      	bne.n	8002bc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8002bba:	2303      	movs	r3, #3
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	e025      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e035      	b.n	8002c30 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bca:	d90f      	bls.n	8002bec <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d109      	bne.n	8002be6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002bd8:	d902      	bls.n	8002be0 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8002bda:	2300      	movs	r3, #0
 8002bdc:	613b      	str	r3, [r7, #16]
 8002bde:	e015      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8002be0:	2301      	movs	r3, #1
 8002be2:	613b      	str	r3, [r7, #16]
 8002be4:	e012      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8002be6:	2300      	movs	r3, #0
 8002be8:	613b      	str	r3, [r7, #16]
 8002bea:	e00f      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002bf2:	d109      	bne.n	8002c08 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bfa:	d102      	bne.n	8002c02 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	613b      	str	r3, [r7, #16]
 8002c00:	e004      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8002c02:	2302      	movs	r3, #2
 8002c04:	613b      	str	r3, [r7, #16]
 8002c06:	e001      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8002c08:	2301      	movs	r3, #1
 8002c0a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c3c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f023 020f 	bic.w	r2, r3, #15
 8002c14:	4909      	ldr	r1, [pc, #36]	@ (8002c3c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002c1c:	4b07      	ldr	r3, [pc, #28]	@ (8002c3c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 030f 	and.w	r3, r3, #15
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d001      	beq.n	8002c2e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e000      	b.n	8002c30 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3718      	adds	r7, #24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	46020c00 	.word	0x46020c00
 8002c3c:	40022000 	.word	0x40022000

08002c40 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c44:	b0b6      	sub	sp, #216	@ 0xd8
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c52:	2300      	movs	r3, #0
 8002c54:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c60:	f002 0401 	and.w	r4, r2, #1
 8002c64:	2500      	movs	r5, #0
 8002c66:	ea54 0305 	orrs.w	r3, r4, r5
 8002c6a:	d00b      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002c6c:	4bc5      	ldr	r3, [pc, #788]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c72:	f023 0103 	bic.w	r1, r3, #3
 8002c76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c7c:	4ac1      	ldr	r2, [pc, #772]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002c7e:	430b      	orrs	r3, r1
 8002c80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	f002 0804 	and.w	r8, r2, #4
 8002c90:	f04f 0900 	mov.w	r9, #0
 8002c94:	ea58 0309 	orrs.w	r3, r8, r9
 8002c98:	d00b      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002c9a:	4bba      	ldr	r3, [pc, #744]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002c9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ca0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002ca4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002caa:	4ab6      	ldr	r2, [pc, #728]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002cac:	430b      	orrs	r3, r1
 8002cae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002cb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cba:	f002 0a08 	and.w	sl, r2, #8
 8002cbe:	f04f 0b00 	mov.w	fp, #0
 8002cc2:	ea5a 030b 	orrs.w	r3, sl, fp
 8002cc6:	d00b      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002cc8:	4bae      	ldr	r3, [pc, #696]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002cca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002cd2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd8:	4aaa      	ldr	r2, [pc, #680]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002cda:	430b      	orrs	r3, r1
 8002cdc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ce0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce8:	f002 0310 	and.w	r3, r2, #16
 8002cec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002cf6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	d00b      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002d00:	4ba0      	ldr	r3, [pc, #640]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d06:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002d0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d10:	4a9c      	ldr	r2, [pc, #624]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002d12:	430b      	orrs	r3, r1
 8002d14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d20:	f002 0320 	and.w	r3, r2, #32
 8002d24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d2e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002d32:	460b      	mov	r3, r1
 8002d34:	4313      	orrs	r3, r2
 8002d36:	d00b      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002d38:	4b92      	ldr	r3, [pc, #584]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002d3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d3e:	f023 0107 	bic.w	r1, r3, #7
 8002d42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d48:	4a8e      	ldr	r2, [pc, #568]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002d4a:	430b      	orrs	r3, r1
 8002d4c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d58:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8002d5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002d60:	2300      	movs	r3, #0
 8002d62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002d66:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	d00b      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002d70:	4b84      	ldr	r3, [pc, #528]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d76:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8002d7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d80:	4a80      	ldr	r2, [pc, #512]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002d82:	430b      	orrs	r3, r1
 8002d84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d90:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002d94:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002d98:	2300      	movs	r3, #0
 8002d9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002d9e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4313      	orrs	r3, r2
 8002da6:	d00b      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002da8:	4b76      	ldr	r3, [pc, #472]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002daa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002db2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002db6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002db8:	4a72      	ldr	r2, [pc, #456]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002dba:	430b      	orrs	r3, r1
 8002dbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8002dcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002dd6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8002dda:	460b      	mov	r3, r1
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	d00b      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8002de0:	4b68      	ldr	r3, [pc, #416]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002de2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002de6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002dea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002df0:	4a64      	ldr	r2, [pc, #400]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002df2:	430b      	orrs	r3, r1
 8002df4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002df8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e00:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002e04:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e08:	2300      	movs	r3, #0
 8002e0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002e0e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8002e12:	460b      	mov	r3, r1
 8002e14:	4313      	orrs	r3, r2
 8002e16:	d00b      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8002e18:	4b5a      	ldr	r3, [pc, #360]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002e1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e1e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8002e22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e28:	4a56      	ldr	r2, [pc, #344]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002e2a:	430b      	orrs	r3, r1
 8002e2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e30:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e38:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8002e3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002e40:	2300      	movs	r3, #0
 8002e42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002e46:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8002e4a:	460b      	mov	r3, r1
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	d00b      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002e50:	4b4c      	ldr	r3, [pc, #304]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002e52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e56:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8002e5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e60:	4a48      	ldr	r2, [pc, #288]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002e62:	430b      	orrs	r3, r1
 8002e64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002e68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e70:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002e74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002e78:	2300      	movs	r3, #0
 8002e7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002e7e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8002e82:	460b      	mov	r3, r1
 8002e84:	4313      	orrs	r3, r2
 8002e86:	d00b      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8002e88:	4b3e      	ldr	r3, [pc, #248]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e8e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8002e92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e98:	4a3a      	ldr	r2, [pc, #232]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002e9a:	430b      	orrs	r3, r1
 8002e9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8002ea0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002eac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002eae:	2300      	movs	r3, #0
 8002eb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002eb2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	d00b      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8002ebc:	4b31      	ldr	r3, [pc, #196]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002ebe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ec2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002ec6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002eca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ecc:	4a2d      	ldr	r2, [pc, #180]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002ece:	430b      	orrs	r3, r1
 8002ed0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ed4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002edc:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002ee0:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	677b      	str	r3, [r7, #116]	@ 0x74
 8002ee6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8002eea:	460b      	mov	r3, r1
 8002eec:	4313      	orrs	r3, r2
 8002eee:	d04f      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8002ef0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ef8:	2b80      	cmp	r3, #128	@ 0x80
 8002efa:	d02d      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8002efc:	2b80      	cmp	r3, #128	@ 0x80
 8002efe:	d827      	bhi.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002f00:	2b60      	cmp	r3, #96	@ 0x60
 8002f02:	d02b      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8002f04:	2b60      	cmp	r3, #96	@ 0x60
 8002f06:	d823      	bhi.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002f08:	2b40      	cmp	r3, #64	@ 0x40
 8002f0a:	d006      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002f0c:	2b40      	cmp	r3, #64	@ 0x40
 8002f0e:	d81f      	bhi.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d009      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8002f14:	2b20      	cmp	r3, #32
 8002f16:	d011      	beq.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8002f18:	e01a      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1e:	4a19      	ldr	r2, [pc, #100]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002f20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f24:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002f26:	e01a      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f2c:	3308      	adds	r3, #8
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 fbc4 	bl	80036bc <RCCEx_PLL2_Config>
 8002f34:	4603      	mov	r3, r0
 8002f36:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002f3a:	e010      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002f3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f40:	332c      	adds	r3, #44	@ 0x2c
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 fc52 	bl	80037ec <RCCEx_PLL3_Config>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002f4e:	e006      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002f56:	e002      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8002f58:	bf00      	nop
 8002f5a:	e000      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8002f5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f5e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d110      	bne.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8002f66:	4b07      	ldr	r3, [pc, #28]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002f68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002f6c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8002f70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f78:	4a02      	ldr	r2, [pc, #8]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002f7a:	430b      	orrs	r3, r1
 8002f7c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002f80:	e006      	b.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8002f82:	bf00      	nop
 8002f84:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f88:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002f8c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8002f90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f98:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002f9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002fa2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	d046      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8002fac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fb0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002fb4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002fb8:	d028      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002fba:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002fbe:	d821      	bhi.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8002fc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fc4:	d022      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002fc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fca:	d81b      	bhi.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8002fcc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002fd0:	d01c      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002fd2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002fd6:	d815      	bhi.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8002fd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fdc:	d008      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8002fde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fe2:	d80f      	bhi.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d011      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002fe8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fec:	d00e      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002fee:	e009      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ff0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ff4:	3308      	adds	r3, #8
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f000 fb60 	bl	80036bc <RCCEx_PLL2_Config>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003002:	e004      	b.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800300a:	e000      	b.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 800300c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800300e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10d      	bne.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003016:	4bb6      	ldr	r3, [pc, #728]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003018:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800301c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003020:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003024:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003028:	4ab1      	ldr	r2, [pc, #708]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800302a:	430b      	orrs	r3, r1
 800302c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003030:	e003      	b.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003032:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003036:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800303a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800303e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003042:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003046:	663b      	str	r3, [r7, #96]	@ 0x60
 8003048:	2300      	movs	r3, #0
 800304a:	667b      	str	r3, [r7, #100]	@ 0x64
 800304c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003050:	460b      	mov	r3, r1
 8003052:	4313      	orrs	r3, r2
 8003054:	d03e      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8003056:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800305a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800305e:	2b04      	cmp	r3, #4
 8003060:	d81d      	bhi.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8003062:	a201      	add	r2, pc, #4	@ (adr r2, 8003068 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8003064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003068:	080030a7 	.word	0x080030a7
 800306c:	0800307d 	.word	0x0800307d
 8003070:	0800308b 	.word	0x0800308b
 8003074:	080030a7 	.word	0x080030a7
 8003078:	080030a7 	.word	0x080030a7
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800307c:	4b9c      	ldr	r3, [pc, #624]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	4a9b      	ldr	r2, [pc, #620]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003082:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003086:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003088:	e00e      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800308a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800308e:	332c      	adds	r3, #44	@ 0x2c
 8003090:	4618      	mov	r0, r3
 8003092:	f000 fbab 	bl	80037ec <RCCEx_PLL3_Config>
 8003096:	4603      	mov	r3, r0
 8003098:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800309c:	e004      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80030a4:	e000      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 80030a6:	bf00      	nop
    }
    if (ret == HAL_OK)
 80030a8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d10d      	bne.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80030b0:	4b8f      	ldr	r3, [pc, #572]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80030b2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030b6:	f023 0107 	bic.w	r1, r3, #7
 80030ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030c2:	4a8b      	ldr	r2, [pc, #556]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80030c4:	430b      	orrs	r3, r1
 80030c6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80030ca:	e003      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030cc:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80030d0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80030d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030dc:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80030e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80030e2:	2300      	movs	r3, #0
 80030e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030e6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80030ea:	460b      	mov	r3, r1
 80030ec:	4313      	orrs	r3, r2
 80030ee:	d04a      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80030f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80030fc:	d028      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80030fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003102:	d821      	bhi.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003104:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003108:	d024      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800310a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800310e:	d81b      	bhi.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003110:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003114:	d00e      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8003116:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800311a:	d815      	bhi.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800311c:	2b00      	cmp	r3, #0
 800311e:	d01b      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003124:	d110      	bne.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003126:	4b72      	ldr	r3, [pc, #456]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800312a:	4a71      	ldr	r2, [pc, #452]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800312c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003130:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003132:	e012      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003134:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003138:	332c      	adds	r3, #44	@ 0x2c
 800313a:	4618      	mov	r0, r3
 800313c:	f000 fb56 	bl	80037ec <RCCEx_PLL3_Config>
 8003140:	4603      	mov	r3, r0
 8003142:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003146:	e008      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800314e:	e004      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8003150:	bf00      	nop
 8003152:	e002      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8003154:	bf00      	nop
 8003156:	e000      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8003158:	bf00      	nop
    }
    if (ret == HAL_OK)
 800315a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10d      	bne.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8003162:	4b63      	ldr	r3, [pc, #396]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003164:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003168:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800316c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003174:	4a5e      	ldr	r2, [pc, #376]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003176:	430b      	orrs	r3, r1
 8003178:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800317c:	e003      	b.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800317e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003182:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003186:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800318a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003192:	653b      	str	r3, [r7, #80]	@ 0x50
 8003194:	2300      	movs	r3, #0
 8003196:	657b      	str	r3, [r7, #84]	@ 0x54
 8003198:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800319c:	460b      	mov	r3, r1
 800319e:	4313      	orrs	r3, r2
 80031a0:	f000 80ba 	beq.w	8003318 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031a4:	2300      	movs	r3, #0
 80031a6:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031aa:	4b51      	ldr	r3, [pc, #324]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80031ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031b0:	f003 0304 	and.w	r3, r3, #4
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d113      	bne.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031b8:	4b4d      	ldr	r3, [pc, #308]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80031ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031be:	4a4c      	ldr	r2, [pc, #304]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80031c0:	f043 0304 	orr.w	r3, r3, #4
 80031c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80031c8:	4b49      	ldr	r3, [pc, #292]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80031ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031ce:	f003 0304 	and.w	r3, r3, #4
 80031d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 80031da:	2301      	movs	r3, #1
 80031dc:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80031e0:	4b44      	ldr	r3, [pc, #272]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80031e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e4:	4a43      	ldr	r2, [pc, #268]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031ec:	f7fd fb7a 	bl	80008e4 <HAL_GetTick>
 80031f0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80031f4:	e00b      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031f6:	f7fd fb75 	bl	80008e4 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d903      	bls.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800320c:	e005      	b.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800320e:	4b39      	ldr	r3, [pc, #228]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8003210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d0ed      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 800321a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800321e:	2b00      	cmp	r3, #0
 8003220:	d16a      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003222:	4b33      	ldr	r3, [pc, #204]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003224:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003228:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800322c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003230:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003234:	2b00      	cmp	r3, #0
 8003236:	d023      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8003238:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800323c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8003240:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003244:	4293      	cmp	r3, r2
 8003246:	d01b      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003248:	4b29      	ldr	r3, [pc, #164]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800324a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800324e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003252:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003256:	4b26      	ldr	r3, [pc, #152]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003258:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800325c:	4a24      	ldr	r2, [pc, #144]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800325e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003262:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003266:	4b22      	ldr	r3, [pc, #136]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003268:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800326c:	4a20      	ldr	r2, [pc, #128]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800326e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003272:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003276:	4a1e      	ldr	r2, [pc, #120]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003278:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800327c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003280:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003284:	f003 0301 	and.w	r3, r3, #1
 8003288:	2b00      	cmp	r3, #0
 800328a:	d019      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800328c:	f7fd fb2a 	bl	80008e4 <HAL_GetTick>
 8003290:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003294:	e00d      	b.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003296:	f7fd fb25 	bl	80008e4 <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80032a0:	1ad2      	subs	r2, r2, r3
 80032a2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d903      	bls.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 80032b0:	e006      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032b2:	4b0f      	ldr	r3, [pc, #60]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80032b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d0ea      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 80032c0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10d      	bne.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80032c8:	4b09      	ldr	r3, [pc, #36]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80032ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80032d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032d6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80032da:	4a05      	ldr	r2, [pc, #20]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80032dc:	430b      	orrs	r3, r1
 80032de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032e2:	e00d      	b.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80032e4:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80032e8:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 80032ec:	e008      	b.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 80032ee:	bf00      	nop
 80032f0:	46020c00 	.word	0x46020c00
 80032f4:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032f8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80032fc:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003300:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8003304:	2b01      	cmp	r3, #1
 8003306:	d107      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003308:	4bb2      	ldr	r3, [pc, #712]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800330a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800330e:	4ab1      	ldr	r2, [pc, #708]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003310:	f023 0304 	bic.w	r3, r3, #4
 8003314:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8003318:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800331c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003320:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003324:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003326:	2300      	movs	r3, #0
 8003328:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800332a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800332e:	460b      	mov	r3, r1
 8003330:	4313      	orrs	r3, r2
 8003332:	d042      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8003334:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003338:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800333c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003340:	d022      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8003342:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003346:	d81b      	bhi.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003348:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800334c:	d011      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x732>
 800334e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003352:	d815      	bhi.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003354:	2b00      	cmp	r3, #0
 8003356:	d019      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8003358:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800335c:	d110      	bne.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800335e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003362:	3308      	adds	r3, #8
 8003364:	4618      	mov	r0, r3
 8003366:	f000 f9a9 	bl	80036bc <RCCEx_PLL2_Config>
 800336a:	4603      	mov	r3, r0
 800336c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003370:	e00d      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003372:	4b98      	ldr	r3, [pc, #608]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003376:	4a97      	ldr	r2, [pc, #604]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003378:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800337c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800337e:	e006      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003386:	e002      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8003388:	bf00      	nop
 800338a:	e000      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 800338c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800338e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10d      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8003396:	4b8f      	ldr	r3, [pc, #572]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800339c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80033a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033a8:	4a8a      	ldr	r2, [pc, #552]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80033aa:	430b      	orrs	r3, r1
 80033ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80033b0:	e003      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80033b6:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80033ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80033c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80033c8:	2300      	movs	r3, #0
 80033ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80033cc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80033d0:	460b      	mov	r3, r1
 80033d2:	4313      	orrs	r3, r2
 80033d4:	d02d      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80033d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033e2:	d00b      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 80033e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033e8:	d804      	bhi.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d008      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80033ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033f2:	d007      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80033fa:	e004      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80033fc:	bf00      	nop
 80033fe:	e002      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8003400:	bf00      	nop
 8003402:	e000      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8003404:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003406:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10d      	bne.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800340e:	4b71      	ldr	r3, [pc, #452]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003410:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003414:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003418:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800341c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003420:	4a6c      	ldr	r2, [pc, #432]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003422:	430b      	orrs	r3, r1
 8003424:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003428:	e003      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800342a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800342e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8003432:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800343a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800343e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003440:	2300      	movs	r3, #0
 8003442:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003444:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003448:	460b      	mov	r3, r1
 800344a:	4313      	orrs	r3, r2
 800344c:	d00c      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800344e:	4b61      	ldr	r3, [pc, #388]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003450:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003454:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8003458:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800345c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003460:	4a5c      	ldr	r2, [pc, #368]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003462:	430b      	orrs	r3, r1
 8003464:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8003468:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800346c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003470:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003474:	633b      	str	r3, [r7, #48]	@ 0x30
 8003476:	2300      	movs	r3, #0
 8003478:	637b      	str	r3, [r7, #52]	@ 0x34
 800347a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800347e:	460b      	mov	r3, r1
 8003480:	4313      	orrs	r3, r2
 8003482:	d019      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8003484:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003488:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800348c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003490:	d105      	bne.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003492:	4b50      	ldr	r3, [pc, #320]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003496:	4a4f      	ldr	r2, [pc, #316]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800349c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800349e:	4b4d      	ldr	r3, [pc, #308]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80034a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80034a4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80034a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034b0:	4a48      	ldr	r2, [pc, #288]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80034b2:	430b      	orrs	r3, r1
 80034b4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80034b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80034c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034c6:	2300      	movs	r3, #0
 80034c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034ca:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80034ce:	460b      	mov	r3, r1
 80034d0:	4313      	orrs	r3, r2
 80034d2:	d00c      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80034d4:	4b3f      	ldr	r3, [pc, #252]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80034d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80034de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80034e6:	493b      	ldr	r1, [pc, #236]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80034ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80034fa:	623b      	str	r3, [r7, #32]
 80034fc:	2300      	movs	r3, #0
 80034fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003500:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003504:	460b      	mov	r3, r1
 8003506:	4313      	orrs	r3, r2
 8003508:	d00c      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800350a:	4b32      	ldr	r3, [pc, #200]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800350c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003510:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003514:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003518:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800351c:	492d      	ldr	r1, [pc, #180]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800351e:	4313      	orrs	r3, r2
 8003520:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003524:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003530:	61bb      	str	r3, [r7, #24]
 8003532:	2300      	movs	r3, #0
 8003534:	61fb      	str	r3, [r7, #28]
 8003536:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800353a:	460b      	mov	r3, r1
 800353c:	4313      	orrs	r3, r2
 800353e:	d00c      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003540:	4b24      	ldr	r3, [pc, #144]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003542:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003546:	f023 0218 	bic.w	r2, r3, #24
 800354a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800354e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003552:	4920      	ldr	r1, [pc, #128]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003554:	4313      	orrs	r3, r2
 8003556:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800355a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800355e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003562:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003566:	613b      	str	r3, [r7, #16]
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]
 800356c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003570:	460b      	mov	r3, r1
 8003572:	4313      	orrs	r3, r2
 8003574:	d034      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8003576:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800357a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800357e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003582:	d105      	bne.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003584:	4b13      	ldr	r3, [pc, #76]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003588:	4a12      	ldr	r2, [pc, #72]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800358a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800358e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8003590:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003594:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003598:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800359c:	d108      	bne.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800359e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035a2:	3308      	adds	r3, #8
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 f889 	bl	80036bc <RCCEx_PLL2_Config>
 80035aa:	4603      	mov	r3, r0
 80035ac:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 80035b0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10f      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80035b8:	4b06      	ldr	r3, [pc, #24]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80035ba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80035be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80035ca:	4902      	ldr	r1, [pc, #8]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80035d2:	e005      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 80035d4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80035dc:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80035e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e8:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80035ec:	60bb      	str	r3, [r7, #8]
 80035ee:	2300      	movs	r3, #0
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80035f6:	460b      	mov	r3, r1
 80035f8:	4313      	orrs	r3, r2
 80035fa:	d03a      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80035fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003604:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003608:	d00e      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 800360a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800360e:	d815      	bhi.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 8003610:	2b00      	cmp	r3, #0
 8003612:	d017      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003614:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003618:	d110      	bne.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800361a:	4b27      	ldr	r3, [pc, #156]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800361c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800361e:	4a26      	ldr	r2, [pc, #152]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003620:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003624:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8003626:	e00e      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003628:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800362c:	3308      	adds	r3, #8
 800362e:	4618      	mov	r0, r3
 8003630:	f000 f844 	bl	80036bc <RCCEx_PLL2_Config>
 8003634:	4603      	mov	r3, r0
 8003636:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800363a:	e004      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003642:	e000      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 8003644:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003646:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d10d      	bne.n	800366a <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800364e:	4b1a      	ldr	r3, [pc, #104]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003650:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003654:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003658:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800365c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003660:	4915      	ldr	r1, [pc, #84]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003662:	4313      	orrs	r3, r2
 8003664:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003668:	e003      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800366a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800366e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8003672:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	2300      	movs	r3, #0
 8003682:	607b      	str	r3, [r7, #4]
 8003684:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003688:	460b      	mov	r3, r1
 800368a:	4313      	orrs	r3, r2
 800368c:	d00c      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800368e:	4b0a      	ldr	r3, [pc, #40]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003690:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003694:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003698:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800369c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80036a0:	4905      	ldr	r1, [pc, #20]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80036a8:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	37d8      	adds	r7, #216	@ 0xd8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036b6:	bf00      	nop
 80036b8:	46020c00 	.word	0x46020c00

080036bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80036c4:	4b47      	ldr	r3, [pc, #284]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a46      	ldr	r2, [pc, #280]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 80036ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80036ce:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80036d0:	f7fd f908 	bl	80008e4 <HAL_GetTick>
 80036d4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80036d6:	e008      	b.n	80036ea <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80036d8:	f7fd f904 	bl	80008e4 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e077      	b.n	80037da <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80036ea:	4b3e      	ldr	r3, [pc, #248]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1f0      	bne.n	80036d8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80036f6:	4b3b      	ldr	r3, [pc, #236]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 80036f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80036fe:	f023 0303 	bic.w	r3, r3, #3
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6811      	ldr	r1, [r2, #0]
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	6852      	ldr	r2, [r2, #4]
 800370a:	3a01      	subs	r2, #1
 800370c:	0212      	lsls	r2, r2, #8
 800370e:	430a      	orrs	r2, r1
 8003710:	4934      	ldr	r1, [pc, #208]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 8003712:	4313      	orrs	r3, r2
 8003714:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8003716:	4b33      	ldr	r3, [pc, #204]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 8003718:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800371a:	4b33      	ldr	r3, [pc, #204]	@ (80037e8 <RCCEx_PLL2_Config+0x12c>)
 800371c:	4013      	ands	r3, r2
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6892      	ldr	r2, [r2, #8]
 8003722:	3a01      	subs	r2, #1
 8003724:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	68d2      	ldr	r2, [r2, #12]
 800372c:	3a01      	subs	r2, #1
 800372e:	0252      	lsls	r2, r2, #9
 8003730:	b292      	uxth	r2, r2
 8003732:	4311      	orrs	r1, r2
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6912      	ldr	r2, [r2, #16]
 8003738:	3a01      	subs	r2, #1
 800373a:	0412      	lsls	r2, r2, #16
 800373c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003740:	4311      	orrs	r1, r2
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	6952      	ldr	r2, [r2, #20]
 8003746:	3a01      	subs	r2, #1
 8003748:	0612      	lsls	r2, r2, #24
 800374a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800374e:	430a      	orrs	r2, r1
 8003750:	4924      	ldr	r1, [pc, #144]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 8003752:	4313      	orrs	r3, r2
 8003754:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8003756:	4b23      	ldr	r3, [pc, #140]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 8003758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375a:	f023 020c 	bic.w	r2, r3, #12
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	4920      	ldr	r1, [pc, #128]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 8003764:	4313      	orrs	r3, r2
 8003766:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8003768:	4b1e      	ldr	r3, [pc, #120]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 800376a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	491c      	ldr	r1, [pc, #112]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 8003772:	4313      	orrs	r3, r2
 8003774:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8003776:	4b1b      	ldr	r3, [pc, #108]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 8003778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377a:	4a1a      	ldr	r2, [pc, #104]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 800377c:	f023 0310 	bic.w	r3, r3, #16
 8003780:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003782:	4b18      	ldr	r3, [pc, #96]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800378a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	69d2      	ldr	r2, [r2, #28]
 8003792:	00d2      	lsls	r2, r2, #3
 8003794:	4913      	ldr	r1, [pc, #76]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 8003796:	4313      	orrs	r3, r2
 8003798:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800379a:	4b12      	ldr	r3, [pc, #72]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 800379c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379e:	4a11      	ldr	r2, [pc, #68]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 80037a0:	f043 0310 	orr.w	r3, r3, #16
 80037a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80037a6:	4b0f      	ldr	r3, [pc, #60]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a0e      	ldr	r2, [pc, #56]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 80037ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80037b0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80037b2:	f7fd f897 	bl	80008e4 <HAL_GetTick>
 80037b6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80037b8:	e008      	b.n	80037cc <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80037ba:	f7fd f893 	bl	80008e4 <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d901      	bls.n	80037cc <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80037c8:	2303      	movs	r3, #3
 80037ca:	e006      	b.n	80037da <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80037cc:	4b05      	ldr	r3, [pc, #20]	@ (80037e4 <RCCEx_PLL2_Config+0x128>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d0f0      	beq.n	80037ba <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80037d8:	2300      	movs	r3, #0

}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	46020c00 	.word	0x46020c00
 80037e8:	80800000 	.word	0x80800000

080037ec <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 80037f4:	4b47      	ldr	r3, [pc, #284]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a46      	ldr	r2, [pc, #280]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80037fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037fe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003800:	f7fd f870 	bl	80008e4 <HAL_GetTick>
 8003804:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003806:	e008      	b.n	800381a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003808:	f7fd f86c 	bl	80008e4 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d901      	bls.n	800381a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e077      	b.n	800390a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800381a:	4b3e      	ldr	r3, [pc, #248]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1f0      	bne.n	8003808 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8003826:	4b3b      	ldr	r3, [pc, #236]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800382e:	f023 0303 	bic.w	r3, r3, #3
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	6811      	ldr	r1, [r2, #0]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6852      	ldr	r2, [r2, #4]
 800383a:	3a01      	subs	r2, #1
 800383c:	0212      	lsls	r2, r2, #8
 800383e:	430a      	orrs	r2, r1
 8003840:	4934      	ldr	r1, [pc, #208]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 8003842:	4313      	orrs	r3, r2
 8003844:	630b      	str	r3, [r1, #48]	@ 0x30
 8003846:	4b33      	ldr	r3, [pc, #204]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 8003848:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800384a:	4b33      	ldr	r3, [pc, #204]	@ (8003918 <RCCEx_PLL3_Config+0x12c>)
 800384c:	4013      	ands	r3, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6892      	ldr	r2, [r2, #8]
 8003852:	3a01      	subs	r2, #1
 8003854:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	68d2      	ldr	r2, [r2, #12]
 800385c:	3a01      	subs	r2, #1
 800385e:	0252      	lsls	r2, r2, #9
 8003860:	b292      	uxth	r2, r2
 8003862:	4311      	orrs	r1, r2
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	6912      	ldr	r2, [r2, #16]
 8003868:	3a01      	subs	r2, #1
 800386a:	0412      	lsls	r2, r2, #16
 800386c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003870:	4311      	orrs	r1, r2
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6952      	ldr	r2, [r2, #20]
 8003876:	3a01      	subs	r2, #1
 8003878:	0612      	lsls	r2, r2, #24
 800387a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800387e:	430a      	orrs	r2, r1
 8003880:	4924      	ldr	r1, [pc, #144]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 8003882:	4313      	orrs	r3, r2
 8003884:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8003886:	4b23      	ldr	r3, [pc, #140]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	f023 020c 	bic.w	r2, r3, #12
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	4920      	ldr	r1, [pc, #128]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 8003894:	4313      	orrs	r3, r2
 8003896:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8003898:	4b1e      	ldr	r3, [pc, #120]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 800389a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	491c      	ldr	r1, [pc, #112]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80038a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038aa:	4a1a      	ldr	r2, [pc, #104]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038ac:	f023 0310 	bic.w	r3, r3, #16
 80038b0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80038b2:	4b18      	ldr	r3, [pc, #96]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038ba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	69d2      	ldr	r2, [r2, #28]
 80038c2:	00d2      	lsls	r2, r2, #3
 80038c4:	4913      	ldr	r1, [pc, #76]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80038ca:	4b12      	ldr	r3, [pc, #72]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ce:	4a11      	ldr	r2, [pc, #68]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038d0:	f043 0310 	orr.w	r3, r3, #16
 80038d4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80038d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a0e      	ldr	r2, [pc, #56]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038e0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80038e2:	f7fc ffff 	bl	80008e4 <HAL_GetTick>
 80038e6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80038e8:	e008      	b.n	80038fc <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80038ea:	f7fc fffb 	bl	80008e4 <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e006      	b.n	800390a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80038fc:	4b05      	ldr	r3, [pc, #20]	@ (8003914 <RCCEx_PLL3_Config+0x128>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0f0      	beq.n	80038ea <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	46020c00 	.word	0x46020c00
 8003918:	80800000 	.word	0x80800000

0800391c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e049      	b.n	80039c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d106      	bne.n	8003948 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 f841 	bl	80039ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2202      	movs	r2, #2
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3304      	adds	r3, #4
 8003958:	4619      	mov	r1, r3
 800395a:	4610      	mov	r0, r2
 800395c:	f000 fa58 	bl	8003e10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80039ca:	b480      	push	{r7}
 80039cc:	b083      	sub	sp, #12
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
	...

080039e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d001      	beq.n	80039f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e072      	b.n	8003ade <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2202      	movs	r2, #2
 80039fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68da      	ldr	r2, [r3, #12]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0201 	orr.w	r2, r2, #1
 8003a0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a35      	ldr	r2, [pc, #212]	@ (8003aec <HAL_TIM_Base_Start_IT+0x10c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d040      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a34      	ldr	r2, [pc, #208]	@ (8003af0 <HAL_TIM_Base_Start_IT+0x110>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d03b      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a2c:	d036      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a36:	d031      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a2d      	ldr	r2, [pc, #180]	@ (8003af4 <HAL_TIM_Base_Start_IT+0x114>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d02c      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a2c      	ldr	r2, [pc, #176]	@ (8003af8 <HAL_TIM_Base_Start_IT+0x118>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d027      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a2a      	ldr	r2, [pc, #168]	@ (8003afc <HAL_TIM_Base_Start_IT+0x11c>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d022      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a29      	ldr	r2, [pc, #164]	@ (8003b00 <HAL_TIM_Base_Start_IT+0x120>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d01d      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a27      	ldr	r2, [pc, #156]	@ (8003b04 <HAL_TIM_Base_Start_IT+0x124>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d018      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a26      	ldr	r2, [pc, #152]	@ (8003b08 <HAL_TIM_Base_Start_IT+0x128>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d013      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a24      	ldr	r2, [pc, #144]	@ (8003b0c <HAL_TIM_Base_Start_IT+0x12c>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d00e      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a23      	ldr	r2, [pc, #140]	@ (8003b10 <HAL_TIM_Base_Start_IT+0x130>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d009      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a21      	ldr	r2, [pc, #132]	@ (8003b14 <HAL_TIM_Base_Start_IT+0x134>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d004      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xbc>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a20      	ldr	r2, [pc, #128]	@ (8003b18 <HAL_TIM_Base_Start_IT+0x138>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d115      	bne.n	8003ac8 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b1c <HAL_TIM_Base_Start_IT+0x13c>)
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2b06      	cmp	r3, #6
 8003aac:	d015      	beq.n	8003ada <HAL_TIM_Base_Start_IT+0xfa>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ab4:	d011      	beq.n	8003ada <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f042 0201 	orr.w	r2, r2, #1
 8003ac4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ac6:	e008      	b.n	8003ada <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0201 	orr.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]
 8003ad8:	e000      	b.n	8003adc <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ada:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3714      	adds	r7, #20
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	40012c00 	.word	0x40012c00
 8003af0:	50012c00 	.word	0x50012c00
 8003af4:	40000400 	.word	0x40000400
 8003af8:	50000400 	.word	0x50000400
 8003afc:	40000800 	.word	0x40000800
 8003b00:	50000800 	.word	0x50000800
 8003b04:	40000c00 	.word	0x40000c00
 8003b08:	50000c00 	.word	0x50000c00
 8003b0c:	40013400 	.word	0x40013400
 8003b10:	50013400 	.word	0x50013400
 8003b14:	40014000 	.word	0x40014000
 8003b18:	50014000 	.word	0x50014000
 8003b1c:	00010007 	.word	0x00010007

08003b20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d020      	beq.n	8003b84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d01b      	beq.n	8003b84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f06f 0202 	mvn.w	r2, #2
 8003b54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	699b      	ldr	r3, [r3, #24]
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d003      	beq.n	8003b72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f000 f931 	bl	8003dd2 <HAL_TIM_IC_CaptureCallback>
 8003b70:	e005      	b.n	8003b7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 f923 	bl	8003dbe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f000 f934 	bl	8003de6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d020      	beq.n	8003bd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f003 0304 	and.w	r3, r3, #4
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d01b      	beq.n	8003bd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f06f 0204 	mvn.w	r2, #4
 8003ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2202      	movs	r2, #2
 8003ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d003      	beq.n	8003bbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 f90b 	bl	8003dd2 <HAL_TIM_IC_CaptureCallback>
 8003bbc:	e005      	b.n	8003bca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f8fd 	bl	8003dbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f90e 	bl	8003de6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	f003 0308 	and.w	r3, r3, #8
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d020      	beq.n	8003c1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f003 0308 	and.w	r3, r3, #8
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d01b      	beq.n	8003c1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f06f 0208 	mvn.w	r2, #8
 8003bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2204      	movs	r2, #4
 8003bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	f003 0303 	and.w	r3, r3, #3
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d003      	beq.n	8003c0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f8e5 	bl	8003dd2 <HAL_TIM_IC_CaptureCallback>
 8003c08:	e005      	b.n	8003c16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f8d7 	bl	8003dbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 f8e8 	bl	8003de6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	f003 0310 	and.w	r3, r3, #16
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d020      	beq.n	8003c68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d01b      	beq.n	8003c68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f06f 0210 	mvn.w	r2, #16
 8003c38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2208      	movs	r2, #8
 8003c3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f8bf 	bl	8003dd2 <HAL_TIM_IC_CaptureCallback>
 8003c54:	e005      	b.n	8003c62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f8b1 	bl	8003dbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f000 f8c2 	bl	8003de6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00c      	beq.n	8003c8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d007      	beq.n	8003c8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f06f 0201 	mvn.w	r2, #1
 8003c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7fc fc98 	bl	80005bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d104      	bne.n	8003ca0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00c      	beq.n	8003cba <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d007      	beq.n	8003cba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f9b5 	bl	8004024 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00c      	beq.n	8003cde <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d007      	beq.n	8003cde <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003cd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 f9ad 	bl	8004038 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00c      	beq.n	8003d02 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d007      	beq.n	8003d02 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 f87c 	bl	8003dfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	f003 0320 	and.w	r3, r3, #32
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00c      	beq.n	8003d26 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f003 0320 	and.w	r3, r3, #32
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d007      	beq.n	8003d26 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f06f 0220 	mvn.w	r2, #32
 8003d1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 f975 	bl	8004010 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00c      	beq.n	8003d4a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d007      	beq.n	8003d4a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003d42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f000 f981 	bl	800404c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00c      	beq.n	8003d6e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d007      	beq.n	8003d6e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003d66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 f979 	bl	8004060 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00c      	beq.n	8003d92 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d007      	beq.n	8003d92 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f971 	bl	8004074 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00c      	beq.n	8003db6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d007      	beq.n	8003db6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 f969 	bl	8004088 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003db6:	bf00      	nop
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b083      	sub	sp, #12
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003dc6:	bf00      	nop
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b083      	sub	sp, #12
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003de6:	b480      	push	{r7}
 8003de8:	b083      	sub	sp, #12
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
	...

08003e10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a6b      	ldr	r2, [pc, #428]	@ (8003fd0 <TIM_Base_SetConfig+0x1c0>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d02b      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a6a      	ldr	r2, [pc, #424]	@ (8003fd4 <TIM_Base_SetConfig+0x1c4>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d027      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e36:	d023      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e3e:	d01f      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a65      	ldr	r2, [pc, #404]	@ (8003fd8 <TIM_Base_SetConfig+0x1c8>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d01b      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a64      	ldr	r2, [pc, #400]	@ (8003fdc <TIM_Base_SetConfig+0x1cc>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d017      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a63      	ldr	r2, [pc, #396]	@ (8003fe0 <TIM_Base_SetConfig+0x1d0>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d013      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a62      	ldr	r2, [pc, #392]	@ (8003fe4 <TIM_Base_SetConfig+0x1d4>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d00f      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a61      	ldr	r2, [pc, #388]	@ (8003fe8 <TIM_Base_SetConfig+0x1d8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d00b      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a60      	ldr	r2, [pc, #384]	@ (8003fec <TIM_Base_SetConfig+0x1dc>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d007      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a5f      	ldr	r2, [pc, #380]	@ (8003ff0 <TIM_Base_SetConfig+0x1e0>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d003      	beq.n	8003e80 <TIM_Base_SetConfig+0x70>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a5e      	ldr	r2, [pc, #376]	@ (8003ff4 <TIM_Base_SetConfig+0x1e4>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d108      	bne.n	8003e92 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a4e      	ldr	r2, [pc, #312]	@ (8003fd0 <TIM_Base_SetConfig+0x1c0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d043      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a4d      	ldr	r2, [pc, #308]	@ (8003fd4 <TIM_Base_SetConfig+0x1c4>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d03f      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea8:	d03b      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003eb0:	d037      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a48      	ldr	r2, [pc, #288]	@ (8003fd8 <TIM_Base_SetConfig+0x1c8>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d033      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a47      	ldr	r2, [pc, #284]	@ (8003fdc <TIM_Base_SetConfig+0x1cc>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d02f      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a46      	ldr	r2, [pc, #280]	@ (8003fe0 <TIM_Base_SetConfig+0x1d0>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d02b      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a45      	ldr	r2, [pc, #276]	@ (8003fe4 <TIM_Base_SetConfig+0x1d4>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d027      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a44      	ldr	r2, [pc, #272]	@ (8003fe8 <TIM_Base_SetConfig+0x1d8>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d023      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a43      	ldr	r2, [pc, #268]	@ (8003fec <TIM_Base_SetConfig+0x1dc>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d01f      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a42      	ldr	r2, [pc, #264]	@ (8003ff0 <TIM_Base_SetConfig+0x1e0>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d01b      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a41      	ldr	r2, [pc, #260]	@ (8003ff4 <TIM_Base_SetConfig+0x1e4>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d017      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a40      	ldr	r2, [pc, #256]	@ (8003ff8 <TIM_Base_SetConfig+0x1e8>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d013      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a3f      	ldr	r2, [pc, #252]	@ (8003ffc <TIM_Base_SetConfig+0x1ec>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d00f      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a3e      	ldr	r2, [pc, #248]	@ (8004000 <TIM_Base_SetConfig+0x1f0>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d00b      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a3d      	ldr	r2, [pc, #244]	@ (8004004 <TIM_Base_SetConfig+0x1f4>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d007      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a3c      	ldr	r2, [pc, #240]	@ (8004008 <TIM_Base_SetConfig+0x1f8>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d003      	beq.n	8003f22 <TIM_Base_SetConfig+0x112>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a3b      	ldr	r2, [pc, #236]	@ (800400c <TIM_Base_SetConfig+0x1fc>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d108      	bne.n	8003f34 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	689a      	ldr	r2, [r3, #8]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a1e      	ldr	r2, [pc, #120]	@ (8003fd0 <TIM_Base_SetConfig+0x1c0>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d023      	beq.n	8003fa2 <TIM_Base_SetConfig+0x192>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd4 <TIM_Base_SetConfig+0x1c4>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d01f      	beq.n	8003fa2 <TIM_Base_SetConfig+0x192>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a22      	ldr	r2, [pc, #136]	@ (8003ff0 <TIM_Base_SetConfig+0x1e0>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d01b      	beq.n	8003fa2 <TIM_Base_SetConfig+0x192>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a21      	ldr	r2, [pc, #132]	@ (8003ff4 <TIM_Base_SetConfig+0x1e4>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d017      	beq.n	8003fa2 <TIM_Base_SetConfig+0x192>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a20      	ldr	r2, [pc, #128]	@ (8003ff8 <TIM_Base_SetConfig+0x1e8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d013      	beq.n	8003fa2 <TIM_Base_SetConfig+0x192>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8003ffc <TIM_Base_SetConfig+0x1ec>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d00f      	beq.n	8003fa2 <TIM_Base_SetConfig+0x192>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a1e      	ldr	r2, [pc, #120]	@ (8004000 <TIM_Base_SetConfig+0x1f0>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d00b      	beq.n	8003fa2 <TIM_Base_SetConfig+0x192>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8004004 <TIM_Base_SetConfig+0x1f4>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d007      	beq.n	8003fa2 <TIM_Base_SetConfig+0x192>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a1c      	ldr	r2, [pc, #112]	@ (8004008 <TIM_Base_SetConfig+0x1f8>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d003      	beq.n	8003fa2 <TIM_Base_SetConfig+0x192>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800400c <TIM_Base_SetConfig+0x1fc>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d103      	bne.n	8003faa <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	691a      	ldr	r2, [r3, #16]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f043 0204 	orr.w	r2, r3, #4
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	601a      	str	r2, [r3, #0]
}
 8003fc2:	bf00      	nop
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40012c00 	.word	0x40012c00
 8003fd4:	50012c00 	.word	0x50012c00
 8003fd8:	40000400 	.word	0x40000400
 8003fdc:	50000400 	.word	0x50000400
 8003fe0:	40000800 	.word	0x40000800
 8003fe4:	50000800 	.word	0x50000800
 8003fe8:	40000c00 	.word	0x40000c00
 8003fec:	50000c00 	.word	0x50000c00
 8003ff0:	40013400 	.word	0x40013400
 8003ff4:	50013400 	.word	0x50013400
 8003ff8:	40014000 	.word	0x40014000
 8003ffc:	50014000 	.word	0x50014000
 8004000:	40014400 	.word	0x40014400
 8004004:	50014400 	.word	0x50014400
 8004008:	40014800 	.word	0x40014800
 800400c:	50014800 	.word	0x50014800

08004010 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <__NVIC_SetPriority>:
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	4603      	mov	r3, r0
 80040a4:	6039      	str	r1, [r7, #0]
 80040a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	db0a      	blt.n	80040c6 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	b2da      	uxtb	r2, r3
 80040b4:	490c      	ldr	r1, [pc, #48]	@ (80040e8 <__NVIC_SetPriority+0x4c>)
 80040b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ba:	0112      	lsls	r2, r2, #4
 80040bc:	b2d2      	uxtb	r2, r2
 80040be:	440b      	add	r3, r1
 80040c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80040c4:	e00a      	b.n	80040dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	4908      	ldr	r1, [pc, #32]	@ (80040ec <__NVIC_SetPriority+0x50>)
 80040cc:	79fb      	ldrb	r3, [r7, #7]
 80040ce:	f003 030f 	and.w	r3, r3, #15
 80040d2:	3b04      	subs	r3, #4
 80040d4:	0112      	lsls	r2, r2, #4
 80040d6:	b2d2      	uxtb	r2, r2
 80040d8:	440b      	add	r3, r1
 80040da:	761a      	strb	r2, [r3, #24]
}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr
 80040e8:	e000e100 	.word	0xe000e100
 80040ec:	e000ed00 	.word	0xe000ed00

080040f0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 80040f4:	4b05      	ldr	r3, [pc, #20]	@ (800410c <SysTick_Handler+0x1c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80040f8:	f001 fade 	bl	80056b8 <xTaskGetSchedulerState>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d001      	beq.n	8004106 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004102:	f002 f8db 	bl	80062bc <xPortSysTickHandler>
  }
}
 8004106:	bf00      	nop
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	e000e010 	.word	0xe000e010

08004110 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 8004114:	2100      	movs	r1, #0
 8004116:	f06f 0004 	mvn.w	r0, #4
 800411a:	f7ff ffbf 	bl	800409c <__NVIC_SetPriority>
#endif
}
 800411e:	bf00      	nop
 8004120:	bd80      	pop	{r7, pc}

08004122 <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 8004122:	b580      	push	{r7, lr}
 8004124:	b086      	sub	sp, #24
 8004126:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 8004128:	2300      	movs	r3, #0
 800412a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800412c:	f3ef 8305 	mrs	r3, IPSR
 8004130:	60fb      	str	r3, [r7, #12]
  return(result);
 8004132:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 8004134:	2b00      	cmp	r3, #0
 8004136:	d002      	beq.n	800413e <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 8004138:	2301      	movs	r3, #1
 800413a:	617b      	str	r3, [r7, #20]
 800413c:	e013      	b.n	8004166 <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 800413e:	f001 fabb 	bl	80056b8 <xTaskGetSchedulerState>
 8004142:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d00d      	beq.n	8004166 <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800414a:	f3ef 8310 	mrs	r3, PRIMASK
 800414e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004150:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 8004152:	2b00      	cmp	r3, #0
 8004154:	d105      	bne.n	8004162 <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004156:	f3ef 8311 	mrs	r3, BASEPRI
 800415a:	607b      	str	r3, [r7, #4]
  return(result);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 8004162:	2301      	movs	r3, #1
 8004164:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 8004166:	697b      	ldr	r3, [r7, #20]
}
 8004168:	4618      	mov	r0, r3
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8004176:	f7ff ffd4 	bl	8004122 <IRQ_Context>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d003      	beq.n	8004188 <osKernelInitialize+0x18>
    stat = osErrorISR;
 8004180:	f06f 0305 	mvn.w	r3, #5
 8004184:	607b      	str	r3, [r7, #4]
 8004186:	e012      	b.n	80041ae <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 8004188:	f001 fa96 	bl	80056b8 <xTaskGetSchedulerState>
 800418c:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d109      	bne.n	80041a8 <osKernelInitialize+0x38>
 8004194:	4b08      	ldr	r3, [pc, #32]	@ (80041b8 <osKernelInitialize+0x48>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d105      	bne.n	80041a8 <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800419c:	4b06      	ldr	r3, [pc, #24]	@ (80041b8 <osKernelInitialize+0x48>)
 800419e:	2201      	movs	r2, #1
 80041a0:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80041a2:	2300      	movs	r3, #0
 80041a4:	607b      	str	r3, [r7, #4]
 80041a6:	e002      	b.n	80041ae <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 80041a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80041ac:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 80041ae:	687b      	ldr	r3, [r7, #4]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3708      	adds	r7, #8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	200000b0 	.word	0x200000b0

080041bc <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 80041c2:	f7ff ffae 	bl	8004122 <IRQ_Context>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d003      	beq.n	80041d4 <osKernelStart+0x18>
    stat = osErrorISR;
 80041cc:	f06f 0305 	mvn.w	r3, #5
 80041d0:	607b      	str	r3, [r7, #4]
 80041d2:	e016      	b.n	8004202 <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 80041d4:	f001 fa70 	bl	80056b8 <xTaskGetSchedulerState>
 80041d8:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d10d      	bne.n	80041fc <osKernelStart+0x40>
 80041e0:	4b0a      	ldr	r3, [pc, #40]	@ (800420c <osKernelStart+0x50>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d109      	bne.n	80041fc <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80041e8:	f7ff ff92 	bl	8004110 <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 80041ec:	4b07      	ldr	r3, [pc, #28]	@ (800420c <osKernelStart+0x50>)
 80041ee:	2202      	movs	r2, #2
 80041f0:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80041f2:	f000 fd2d 	bl	8004c50 <vTaskStartScheduler>
      stat = osOK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	e002      	b.n	8004202 <osKernelStart+0x46>
    } else {
      stat = osError;
 80041fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004200:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8004202:	687b      	ldr	r3, [r7, #4]
}
 8004204:	4618      	mov	r0, r3
 8004206:	3708      	adds	r7, #8
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	200000b0 	.word	0x200000b0

08004210 <osThreadFlagsSet>:

#if (configUSE_OS2_THREAD_FLAGS == 1)
/*
  Set the specified Thread Flags of a thread.
*/
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8004210:	b580      	push	{r7, lr}
 8004212:	b088      	sub	sp, #32
 8004214:	af02      	add	r7, sp, #8
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d002      	beq.n	800422a <osThreadFlagsSet+0x1a>
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	da03      	bge.n	8004232 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800422a:	f06f 0303 	mvn.w	r3, #3
 800422e:	613b      	str	r3, [r7, #16]
 8004230:	e038      	b.n	80042a4 <osThreadFlagsSet+0x94>
  }
  else {
    rflags = (uint32_t)osError;
 8004232:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004236:	613b      	str	r3, [r7, #16]

    if (IRQ_Context() != 0U) {
 8004238:	f7ff ff73 	bl	8004122 <IRQ_Context>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d01f      	beq.n	8004282 <osThreadFlagsSet+0x72>
      yield = pdFALSE;
 8004242:	2300      	movs	r3, #0
 8004244:	60fb      	str	r3, [r7, #12]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8004246:	f107 030c 	add.w	r3, r7, #12
 800424a:	9301      	str	r3, [sp, #4]
 800424c:	2300      	movs	r3, #0
 800424e:	9300      	str	r3, [sp, #0]
 8004250:	2301      	movs	r3, #1
 8004252:	683a      	ldr	r2, [r7, #0]
 8004254:	2100      	movs	r1, #0
 8004256:	6978      	ldr	r0, [r7, #20]
 8004258:	f001 fb4e 	bl	80058f8 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800425c:	2300      	movs	r3, #0
 800425e:	9301      	str	r3, [sp, #4]
 8004260:	f107 0310 	add.w	r3, r7, #16
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	2300      	movs	r3, #0
 8004268:	2200      	movs	r2, #0
 800426a:	2100      	movs	r1, #0
 800426c:	6978      	ldr	r0, [r7, #20]
 800426e:	f001 fb43 	bl	80058f8 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d015      	beq.n	80042a4 <osThreadFlagsSet+0x94>
 8004278:	4b0d      	ldr	r3, [pc, #52]	@ (80042b0 <osThreadFlagsSet+0xa0>)
 800427a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	e010      	b.n	80042a4 <osThreadFlagsSet+0x94>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8004282:	2300      	movs	r3, #0
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	2301      	movs	r3, #1
 8004288:	683a      	ldr	r2, [r7, #0]
 800428a:	2100      	movs	r1, #0
 800428c:	6978      	ldr	r0, [r7, #20]
 800428e:	f001 fa31 	bl	80056f4 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8004292:	f107 0310 	add.w	r3, r7, #16
 8004296:	9300      	str	r3, [sp, #0]
 8004298:	2300      	movs	r3, #0
 800429a:	2200      	movs	r2, #0
 800429c:	2100      	movs	r1, #0
 800429e:	6978      	ldr	r0, [r7, #20]
 80042a0:	f001 fa28 	bl	80056f4 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80042a4:	693b      	ldr	r3, [r7, #16]
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3718      	adds	r7, #24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	e000ed04 	.word	0xe000ed04

080042b4 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	4a07      	ldr	r2, [pc, #28]	@ (80042e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80042c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	4a06      	ldr	r2, [pc, #24]	@ (80042e4 <vApplicationGetIdleTaskMemory+0x30>)
 80042ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2280      	movs	r2, #128	@ 0x80
 80042d0:	601a      	str	r2, [r3, #0]
}
 80042d2:	bf00      	nop
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	200000b4 	.word	0x200000b4
 80042e4:	20000110 	.word	0x20000110

080042e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	4a07      	ldr	r2, [pc, #28]	@ (8004314 <vApplicationGetTimerTaskMemory+0x2c>)
 80042f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	4a06      	ldr	r2, [pc, #24]	@ (8004318 <vApplicationGetTimerTaskMemory+0x30>)
 80042fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2280      	movs	r2, #128	@ 0x80
 8004304:	601a      	str	r2, [r3, #0]
}
 8004306:	bf00      	nop
 8004308:	3714      	adds	r7, #20
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	20000310 	.word	0x20000310
 8004318:	2000036c 	.word	0x2000036c

0800431c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f103 0208 	add.w	r2, r3, #8
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004334:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f103 0208 	add.w	r2, r3, #8
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f103 0208 	add.w	r2, r3, #8
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800436a:	bf00      	nop
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004376:	b480      	push	{r7}
 8004378:	b085      	sub	sp, #20
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
 800437e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800438c:	d103      	bne.n	8004396 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	60fb      	str	r3, [r7, #12]
 8004394:	e00c      	b.n	80043b0 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	3308      	adds	r3, #8
 800439a:	60fb      	str	r3, [r7, #12]
 800439c:	e002      	b.n	80043a4 <vListInsert+0x2e>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d2f6      	bcs.n	800439e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	683a      	ldr	r2, [r7, #0]
 80043be:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	1c5a      	adds	r2, r3, #1
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	601a      	str	r2, [r3, #0]
}
 80043dc:	bf00      	nop
 80043de:	3714      	adds	r7, #20
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	6892      	ldr	r2, [r2, #8]
 80043fe:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6852      	ldr	r2, [r2, #4]
 8004408:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	429a      	cmp	r2, r3
 8004412:	d103      	bne.n	800441c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	1e5a      	subs	r2, r3, #1
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
}
 8004430:	4618      	mov	r0, r3
 8004432:	3714      	adds	r7, #20
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8004446:	2301      	movs	r3, #1
 8004448:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d103      	bne.n	800445c <xQueueGenericReset+0x20>
 8004454:	f002 f8d0 	bl	80065f8 <ulSetInterruptMask>
 8004458:	bf00      	nop
 800445a:	e7fd      	b.n	8004458 <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d057      	beq.n	8004512 <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8004466:	2b00      	cmp	r3, #0
 8004468:	d053      	beq.n	8004512 <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004472:	2100      	movs	r1, #0
 8004474:	fba3 2302 	umull	r2, r3, r3, r2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d000      	beq.n	800447e <xQueueGenericReset+0x42>
 800447c:	2101      	movs	r1, #1
 800447e:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8004480:	2b00      	cmp	r3, #0
 8004482:	d146      	bne.n	8004512 <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 8004484:	f001 feee 	bl	8006264 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004490:	68b9      	ldr	r1, [r7, #8]
 8004492:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004494:	fb01 f303 	mul.w	r3, r1, r3
 8004498:	441a      	add	r2, r3
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	2200      	movs	r2, #0
 80044a2:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044b4:	3b01      	subs	r3, #1
 80044b6:	68b9      	ldr	r1, [r7, #8]
 80044b8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044ba:	fb01 f303 	mul.w	r3, r1, r3
 80044be:	441a      	add	r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	22ff      	movs	r2, #255	@ 0xff
 80044c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	22ff      	movs	r2, #255	@ 0xff
 80044d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10e      	bne.n	80044f8 <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d014      	beq.n	800450c <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	3310      	adds	r3, #16
 80044e6:	4618      	mov	r0, r3
 80044e8:	f000 feda 	bl	80052a0 <xTaskRemoveFromEventList>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00c      	beq.n	800450c <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80044f2:	f001 fea5 	bl	8006240 <vPortYield>
 80044f6:	e009      	b.n	800450c <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	3310      	adds	r3, #16
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7ff ff0d 	bl	800431c <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	3324      	adds	r3, #36	@ 0x24
 8004506:	4618      	mov	r0, r3
 8004508:	f7ff ff08 	bl	800431c <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800450c:	f001 febc 	bl	8006288 <vPortExitCritical>
 8004510:	e001      	b.n	8004516 <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 8004512:	2300      	movs	r3, #0
 8004514:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d103      	bne.n	8004524 <xQueueGenericReset+0xe8>
 800451c:	f002 f86c 	bl	80065f8 <ulSetInterruptMask>
 8004520:	bf00      	nop
 8004522:	e7fd      	b.n	8004520 <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8004524:	68fb      	ldr	r3, [r7, #12]
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 800452e:	b580      	push	{r7, lr}
 8004530:	b088      	sub	sp, #32
 8004532:	af02      	add	r7, sp, #8
 8004534:	60f8      	str	r0, [r7, #12]
 8004536:	60b9      	str	r1, [r7, #8]
 8004538:	607a      	str	r2, [r7, #4]
 800453a:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 800453c:	2300      	movs	r3, #0
 800453e:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d103      	bne.n	800454e <xQueueGenericCreateStatic+0x20>
 8004546:	f002 f857 	bl	80065f8 <ulSetInterruptMask>
 800454a:	bf00      	nop
 800454c:	e7fd      	b.n	800454a <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d029      	beq.n	80045a8 <xQueueGenericCreateStatic+0x7a>
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d026      	beq.n	80045a8 <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d020      	beq.n	80045a8 <xQueueGenericCreateStatic+0x7a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d102      	bne.n	8004572 <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d11a      	bne.n	80045a8 <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8004572:	2350      	movs	r3, #80	@ 0x50
 8004574:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	2b50      	cmp	r3, #80	@ 0x50
 800457a:	d003      	beq.n	8004584 <xQueueGenericCreateStatic+0x56>
 800457c:	f002 f83c 	bl	80065f8 <ulSetInterruptMask>
 8004580:	bf00      	nop
 8004582:	e7fd      	b.n	8004580 <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8004584:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004592:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	4613      	mov	r3, r2
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	68b9      	ldr	r1, [r7, #8]
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f000 f80d 	bl	80045c0 <prvInitialiseNewQueue>
 80045a6:	e006      	b.n	80045b6 <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d103      	bne.n	80045b6 <xQueueGenericCreateStatic+0x88>
 80045ae:	f002 f823 	bl	80065f8 <ulSetInterruptMask>
 80045b2:	bf00      	nop
 80045b4:	e7fd      	b.n	80045b2 <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80045b6:	697b      	ldr	r3, [r7, #20]
    }
 80045b8:	4618      	mov	r0, r3
 80045ba:	3718      	adds	r7, #24
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
 80045cc:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d103      	bne.n	80045dc <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	601a      	str	r2, [r3, #0]
 80045da:	e002      	b.n	80045e2 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80045ee:	2101      	movs	r1, #1
 80045f0:	69b8      	ldr	r0, [r7, #24]
 80045f2:	f7ff ff23 	bl	800443c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	78fa      	ldrb	r2, [r7, #3]
 80045fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80045fe:	bf00      	nop
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b08a      	sub	sp, #40	@ 0x28
 800460a:	af00      	add	r7, sp, #0
 800460c:	60f8      	str	r0, [r7, #12]
 800460e:	60b9      	str	r1, [r7, #8]
 8004610:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004612:	2300      	movs	r3, #0
 8004614:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800461a:	6a3b      	ldr	r3, [r7, #32]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d103      	bne.n	8004628 <xQueueReceive+0x22>
 8004620:	f001 ffea 	bl	80065f8 <ulSetInterruptMask>
 8004624:	bf00      	nop
 8004626:	e7fd      	b.n	8004624 <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d103      	bne.n	8004636 <xQueueReceive+0x30>
 800462e:	6a3b      	ldr	r3, [r7, #32]
 8004630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <xQueueReceive+0x34>
 8004636:	2301      	movs	r3, #1
 8004638:	e000      	b.n	800463c <xQueueReceive+0x36>
 800463a:	2300      	movs	r3, #0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d103      	bne.n	8004648 <xQueueReceive+0x42>
 8004640:	f001 ffda 	bl	80065f8 <ulSetInterruptMask>
 8004644:	bf00      	nop
 8004646:	e7fd      	b.n	8004644 <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004648:	f001 f836 	bl	80056b8 <xTaskGetSchedulerState>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d102      	bne.n	8004658 <xQueueReceive+0x52>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <xQueueReceive+0x56>
 8004658:	2301      	movs	r3, #1
 800465a:	e000      	b.n	800465e <xQueueReceive+0x58>
 800465c:	2300      	movs	r3, #0
 800465e:	2b00      	cmp	r3, #0
 8004660:	d103      	bne.n	800466a <xQueueReceive+0x64>
 8004662:	f001 ffc9 	bl	80065f8 <ulSetInterruptMask>
 8004666:	bf00      	nop
 8004668:	e7fd      	b.n	8004666 <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800466a:	f001 fdfb 	bl	8006264 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800466e:	6a3b      	ldr	r3, [r7, #32]
 8004670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004672:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d019      	beq.n	80046ae <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800467a:	68b9      	ldr	r1, [r7, #8]
 800467c:	6a38      	ldr	r0, [r7, #32]
 800467e:	f000 f87e 	bl	800477e <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	1e5a      	subs	r2, r3, #1
 8004686:	6a3b      	ldr	r3, [r7, #32]
 8004688:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800468a:	6a3b      	ldr	r3, [r7, #32]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d009      	beq.n	80046a6 <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004692:	6a3b      	ldr	r3, [r7, #32]
 8004694:	3310      	adds	r3, #16
 8004696:	4618      	mov	r0, r3
 8004698:	f000 fe02 	bl	80052a0 <xTaskRemoveFromEventList>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80046a2:	f001 fdcd 	bl	8006240 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80046a6:	f001 fdef 	bl	8006288 <vPortExitCritical>
                return pdPASS;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e063      	b.n	8004776 <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d103      	bne.n	80046bc <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80046b4:	f001 fde8 	bl	8006288 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80046b8:	2300      	movs	r3, #0
 80046ba:	e05c      	b.n	8004776 <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 80046bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d106      	bne.n	80046d0 <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80046c2:	f107 0314 	add.w	r3, r7, #20
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 feb8 	bl	800543c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80046cc:	2301      	movs	r3, #1
 80046ce:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80046d0:	f001 fdda 	bl	8006288 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80046d4:	f000 fb18 	bl	8004d08 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80046d8:	f001 fdc4 	bl	8006264 <vPortEnterCritical>
 80046dc:	6a3b      	ldr	r3, [r7, #32]
 80046de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046e2:	b25b      	sxtb	r3, r3
 80046e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046e8:	d103      	bne.n	80046f2 <xQueueReceive+0xec>
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046f2:	6a3b      	ldr	r3, [r7, #32]
 80046f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046f8:	b25b      	sxtb	r3, r3
 80046fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046fe:	d103      	bne.n	8004708 <xQueueReceive+0x102>
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004708:	f001 fdbe 	bl	8006288 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800470c:	1d3a      	adds	r2, r7, #4
 800470e:	f107 0314 	add.w	r3, r7, #20
 8004712:	4611      	mov	r1, r2
 8004714:	4618      	mov	r0, r3
 8004716:	f000 fea7 	bl	8005468 <xTaskCheckForTimeOut>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d11d      	bne.n	800475c <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004720:	6a38      	ldr	r0, [r7, #32]
 8004722:	f000 f8a4 	bl	800486e <prvIsQueueEmpty>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d011      	beq.n	8004750 <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800472c:	6a3b      	ldr	r3, [r7, #32]
 800472e:	3324      	adds	r3, #36	@ 0x24
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	4611      	mov	r1, r2
 8004734:	4618      	mov	r0, r3
 8004736:	f000 fd57 	bl	80051e8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800473a:	6a38      	ldr	r0, [r7, #32]
 800473c:	f000 f845 	bl	80047ca <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004740:	f000 faf0 	bl	8004d24 <xTaskResumeAll>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d18f      	bne.n	800466a <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 800474a:	f001 fd79 	bl	8006240 <vPortYield>
 800474e:	e78c      	b.n	800466a <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8004750:	6a38      	ldr	r0, [r7, #32]
 8004752:	f000 f83a 	bl	80047ca <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004756:	f000 fae5 	bl	8004d24 <xTaskResumeAll>
 800475a:	e786      	b.n	800466a <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800475c:	6a38      	ldr	r0, [r7, #32]
 800475e:	f000 f834 	bl	80047ca <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004762:	f000 fadf 	bl	8004d24 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004766:	6a38      	ldr	r0, [r7, #32]
 8004768:	f000 f881 	bl	800486e <prvIsQueueEmpty>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	f43f af7b 	beq.w	800466a <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8004774:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8004776:	4618      	mov	r0, r3
 8004778:	3728      	adds	r7, #40	@ 0x28
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b082      	sub	sp, #8
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
 8004786:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478c:	2b00      	cmp	r3, #0
 800478e:	d018      	beq.n	80047c2 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68da      	ldr	r2, [r3, #12]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004798:	441a      	add	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	68da      	ldr	r2, [r3, #12]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d303      	bcc.n	80047b2 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68d9      	ldr	r1, [r3, #12]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ba:	461a      	mov	r2, r3
 80047bc:	6838      	ldr	r0, [r7, #0]
 80047be:	f002 f807 	bl	80067d0 <memcpy>
    }
}
 80047c2:	bf00      	nop
 80047c4:	3708      	adds	r7, #8
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b084      	sub	sp, #16
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80047d2:	f001 fd47 	bl	8006264 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047dc:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80047de:	e011      	b.n	8004804 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d012      	beq.n	800480e <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	3324      	adds	r3, #36	@ 0x24
 80047ec:	4618      	mov	r0, r3
 80047ee:	f000 fd57 	bl	80052a0 <xTaskRemoveFromEventList>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d001      	beq.n	80047fc <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80047f8:	f000 fe8e 	bl	8005518 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
 80047fe:	3b01      	subs	r3, #1
 8004800:	b2db      	uxtb	r3, r3
 8004802:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004804:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004808:	2b00      	cmp	r3, #0
 800480a:	dce9      	bgt.n	80047e0 <prvUnlockQueue+0x16>
 800480c:	e000      	b.n	8004810 <prvUnlockQueue+0x46>
                    break;
 800480e:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	22ff      	movs	r2, #255	@ 0xff
 8004814:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8004818:	f001 fd36 	bl	8006288 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800481c:	f001 fd22 	bl	8006264 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004826:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004828:	e011      	b.n	800484e <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d012      	beq.n	8004858 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	3310      	adds	r3, #16
 8004836:	4618      	mov	r0, r3
 8004838:	f000 fd32 	bl	80052a0 <xTaskRemoveFromEventList>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d001      	beq.n	8004846 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004842:	f000 fe69 	bl	8005518 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004846:	7bbb      	ldrb	r3, [r7, #14]
 8004848:	3b01      	subs	r3, #1
 800484a:	b2db      	uxtb	r3, r3
 800484c:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800484e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004852:	2b00      	cmp	r3, #0
 8004854:	dce9      	bgt.n	800482a <prvUnlockQueue+0x60>
 8004856:	e000      	b.n	800485a <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004858:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	22ff      	movs	r2, #255	@ 0xff
 800485e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8004862:	f001 fd11 	bl	8006288 <vPortExitCritical>
}
 8004866:	bf00      	nop
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}

0800486e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800486e:	b580      	push	{r7, lr}
 8004870:	b084      	sub	sp, #16
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004876:	f001 fcf5 	bl	8006264 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487e:	2b00      	cmp	r3, #0
 8004880:	d102      	bne.n	8004888 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004882:	2301      	movs	r3, #1
 8004884:	60fb      	str	r3, [r7, #12]
 8004886:	e001      	b.n	800488c <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004888:	2300      	movs	r3, #0
 800488a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800488c:	f001 fcfc 	bl	8006288 <vPortExitCritical>

    return xReturn;
 8004890:	68fb      	ldr	r3, [r7, #12]
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80048a6:	2300      	movs	r3, #0
 80048a8:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d103      	bne.n	80048b8 <vQueueAddToRegistry+0x1c>
 80048b0:	f001 fea2 	bl	80065f8 <ulSetInterruptMask>
 80048b4:	bf00      	nop
 80048b6:	e7fd      	b.n	80048b4 <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d024      	beq.n	8004908 <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80048be:	2300      	movs	r3, #0
 80048c0:	60fb      	str	r3, [r7, #12]
 80048c2:	e01e      	b.n	8004902 <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80048c4:	4a17      	ldr	r2, [pc, #92]	@ (8004924 <vQueueAddToRegistry+0x88>)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	00db      	lsls	r3, r3, #3
 80048ca:	4413      	add	r3, r2
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d105      	bne.n	80048e0 <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	4a12      	ldr	r2, [pc, #72]	@ (8004924 <vQueueAddToRegistry+0x88>)
 80048da:	4413      	add	r3, r2
 80048dc:	60bb      	str	r3, [r7, #8]
                    break;
 80048de:	e013      	b.n	8004908 <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10a      	bne.n	80048fc <vQueueAddToRegistry+0x60>
 80048e6:	4a0f      	ldr	r2, [pc, #60]	@ (8004924 <vQueueAddToRegistry+0x88>)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d104      	bne.n	80048fc <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	4a0b      	ldr	r2, [pc, #44]	@ (8004924 <vQueueAddToRegistry+0x88>)
 80048f8:	4413      	add	r3, r2
 80048fa:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	3301      	adds	r3, #1
 8004900:	60fb      	str	r3, [r7, #12]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2b07      	cmp	r3, #7
 8004906:	d9dd      	bls.n	80048c4 <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d005      	beq.n	800491a <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800491a:	bf00      	nop
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	2000056c 	.word	0x2000056c

08004928 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004928:	b580      	push	{r7, lr}
 800492a:	b086      	sub	sp, #24
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004938:	f001 fc94 	bl	8006264 <vPortEnterCritical>
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004942:	b25b      	sxtb	r3, r3
 8004944:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004948:	d103      	bne.n	8004952 <vQueueWaitForMessageRestricted+0x2a>
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004958:	b25b      	sxtb	r3, r3
 800495a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800495e:	d103      	bne.n	8004968 <vQueueWaitForMessageRestricted+0x40>
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004968:	f001 fc8e 	bl	8006288 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004970:	2b00      	cmp	r3, #0
 8004972:	d106      	bne.n	8004982 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	3324      	adds	r3, #36	@ 0x24
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	68b9      	ldr	r1, [r7, #8]
 800497c:	4618      	mov	r0, r3
 800497e:	f000 fc51 	bl	8005224 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8004982:	6978      	ldr	r0, [r7, #20]
 8004984:	f7ff ff21 	bl	80047ca <prvUnlockQueue>
    }
 8004988:	bf00      	nop
 800498a:	3718      	adds	r7, #24
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8004990:	b580      	push	{r7, lr}
 8004992:	b08c      	sub	sp, #48	@ 0x30
 8004994:	af04      	add	r7, sp, #16
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
 800499c:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 800499e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d103      	bne.n	80049ac <xTaskCreateStatic+0x1c>
 80049a4:	f001 fe28 	bl	80065f8 <ulSetInterruptMask>
 80049a8:	bf00      	nop
 80049aa:	e7fd      	b.n	80049a8 <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 80049ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d103      	bne.n	80049ba <xTaskCreateStatic+0x2a>
 80049b2:	f001 fe21 	bl	80065f8 <ulSetInterruptMask>
 80049b6:	bf00      	nop
 80049b8:	e7fd      	b.n	80049b6 <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 80049ba:	235c      	movs	r3, #92	@ 0x5c
 80049bc:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	2b5c      	cmp	r3, #92	@ 0x5c
 80049c2:	d003      	beq.n	80049cc <xTaskCreateStatic+0x3c>
 80049c4:	f001 fe18 	bl	80065f8 <ulSetInterruptMask>
 80049c8:	bf00      	nop
 80049ca:	e7fd      	b.n	80049c8 <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80049cc:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80049ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d023      	beq.n	8004a1c <xTaskCreateStatic+0x8c>
 80049d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d020      	beq.n	8004a1c <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80049da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049dc:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80049de:	225c      	movs	r2, #92	@ 0x5c
 80049e0:	2100      	movs	r1, #0
 80049e2:	69f8      	ldr	r0, [r7, #28]
 80049e4:	f001 fec8 	bl	8006778 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049ec:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	2202      	movs	r2, #2
 80049f2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80049f6:	2300      	movs	r3, #0
 80049f8:	9303      	str	r3, [sp, #12]
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	9302      	str	r3, [sp, #8]
 80049fe:	f107 0318 	add.w	r3, r7, #24
 8004a02:	9301      	str	r3, [sp, #4]
 8004a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a06:	9300      	str	r3, [sp, #0]
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	68b9      	ldr	r1, [r7, #8]
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 f80b 	bl	8004a2a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8004a14:	69f8      	ldr	r0, [r7, #28]
 8004a16:	f000 f88b 	bl	8004b30 <prvAddNewTaskToReadyList>
 8004a1a:	e001      	b.n	8004a20 <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8004a20:	69bb      	ldr	r3, [r7, #24]
    }
 8004a22:	4618      	mov	r0, r3
 8004a24:	3720      	adds	r7, #32
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}

08004a2a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b086      	sub	sp, #24
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	60f8      	str	r0, [r7, #12]
 8004a32:	60b9      	str	r1, [r7, #8]
 8004a34:	607a      	str	r2, [r7, #4]
 8004a36:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	461a      	mov	r2, r3
 8004a42:	21a5      	movs	r1, #165	@ 0xa5
 8004a44:	f001 fe98 	bl	8006778 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004a52:	3b01      	subs	r3, #1
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	4413      	add	r3, r2
 8004a58:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	f023 0307 	bic.w	r3, r3, #7
 8004a60:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <prvInitialiseNewTask+0x4a>
 8004a6c:	f001 fdc4 	bl	80065f8 <ulSetInterruptMask>
 8004a70:	bf00      	nop
 8004a72:	e7fd      	b.n	8004a70 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d01e      	beq.n	8004ab8 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	617b      	str	r3, [r7, #20]
 8004a7e:	e012      	b.n	8004aa6 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	4413      	add	r3, r2
 8004a86:	7819      	ldrb	r1, [r3, #0]
 8004a88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	3334      	adds	r3, #52	@ 0x34
 8004a90:	460a      	mov	r2, r1
 8004a92:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	4413      	add	r3, r2
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d006      	beq.n	8004aae <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	617b      	str	r3, [r7, #20]
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	2b0f      	cmp	r3, #15
 8004aaa:	d9e9      	bls.n	8004a80 <prvInitialiseNewTask+0x56>
 8004aac:	e000      	b.n	8004ab0 <prvInitialiseNewTask+0x86>
            {
                break;
 8004aae:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8004ab8:	6a3b      	ldr	r3, [r7, #32]
 8004aba:	2b37      	cmp	r3, #55	@ 0x37
 8004abc:	d903      	bls.n	8004ac6 <prvInitialiseNewTask+0x9c>
 8004abe:	f001 fd9b 	bl	80065f8 <ulSetInterruptMask>
 8004ac2:	bf00      	nop
 8004ac4:	e7fd      	b.n	8004ac2 <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ac6:	6a3b      	ldr	r3, [r7, #32]
 8004ac8:	2b37      	cmp	r3, #55	@ 0x37
 8004aca:	d901      	bls.n	8004ad0 <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004acc:	2337      	movs	r3, #55	@ 0x37
 8004ace:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad2:	6a3a      	ldr	r2, [r7, #32]
 8004ad4:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad8:	6a3a      	ldr	r2, [r7, #32]
 8004ada:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ade:	3304      	adds	r3, #4
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7ff fc3b 	bl	800435c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae8:	3318      	adds	r3, #24
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff fc36 	bl	800435c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004af4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004afe:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b04:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8004b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b08:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	6938      	ldr	r0, [r7, #16]
 8004b10:	f001 fc08 	bl	8006324 <pxPortInitialiseStack>
 8004b14:	4602      	mov	r2, r0
 8004b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b18:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d002      	beq.n	8004b26 <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b24:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004b26:	bf00      	nop
 8004b28:	3718      	adds	r7, #24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
	...

08004b30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004b38:	f001 fb94 	bl	8006264 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004b3c:	4b3e      	ldr	r3, [pc, #248]	@ (8004c38 <prvAddNewTaskToReadyList+0x108>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	3301      	adds	r3, #1
 8004b42:	4a3d      	ldr	r2, [pc, #244]	@ (8004c38 <prvAddNewTaskToReadyList+0x108>)
 8004b44:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8004b46:	4b3d      	ldr	r3, [pc, #244]	@ (8004c3c <prvAddNewTaskToReadyList+0x10c>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d109      	bne.n	8004b62 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004b4e:	4a3b      	ldr	r2, [pc, #236]	@ (8004c3c <prvAddNewTaskToReadyList+0x10c>)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b54:	4b38      	ldr	r3, [pc, #224]	@ (8004c38 <prvAddNewTaskToReadyList+0x108>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d110      	bne.n	8004b7e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004b5c:	f000 fcfa 	bl	8005554 <prvInitialiseTaskLists>
 8004b60:	e00d      	b.n	8004b7e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8004b62:	4b37      	ldr	r3, [pc, #220]	@ (8004c40 <prvAddNewTaskToReadyList+0x110>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d109      	bne.n	8004b7e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b6a:	4b34      	ldr	r3, [pc, #208]	@ (8004c3c <prvAddNewTaskToReadyList+0x10c>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d802      	bhi.n	8004b7e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8004b78:	4a30      	ldr	r2, [pc, #192]	@ (8004c3c <prvAddNewTaskToReadyList+0x10c>)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8004b7e:	4b31      	ldr	r3, [pc, #196]	@ (8004c44 <prvAddNewTaskToReadyList+0x114>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3301      	adds	r3, #1
 8004b84:	4a2f      	ldr	r2, [pc, #188]	@ (8004c44 <prvAddNewTaskToReadyList+0x114>)
 8004b86:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004b88:	4b2e      	ldr	r3, [pc, #184]	@ (8004c44 <prvAddNewTaskToReadyList+0x114>)
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b94:	4b2c      	ldr	r3, [pc, #176]	@ (8004c48 <prvAddNewTaskToReadyList+0x118>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d903      	bls.n	8004ba4 <prvAddNewTaskToReadyList+0x74>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba0:	4a29      	ldr	r2, [pc, #164]	@ (8004c48 <prvAddNewTaskToReadyList+0x118>)
 8004ba2:	6013      	str	r3, [r2, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ba8:	4928      	ldr	r1, [pc, #160]	@ (8004c4c <prvAddNewTaskToReadyList+0x11c>)
 8004baa:	4613      	mov	r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	4413      	add	r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	440b      	add	r3, r1
 8004bb4:	3304      	adds	r3, #4
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	60fb      	str	r3, [r7, #12]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68fa      	ldr	r2, [r7, #12]
 8004bbe:	609a      	str	r2, [r3, #8]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	60da      	str	r2, [r3, #12]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	3204      	adds	r2, #4
 8004bd0:	605a      	str	r2, [r3, #4]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	1d1a      	adds	r2, r3, #4
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	609a      	str	r2, [r3, #8]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bde:	4613      	mov	r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4413      	add	r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	4a19      	ldr	r2, [pc, #100]	@ (8004c4c <prvAddNewTaskToReadyList+0x11c>)
 8004be8:	441a      	add	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	615a      	str	r2, [r3, #20]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bf2:	4916      	ldr	r1, [pc, #88]	@ (8004c4c <prvAddNewTaskToReadyList+0x11c>)
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	440b      	add	r3, r1
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	1c59      	adds	r1, r3, #1
 8004c02:	4812      	ldr	r0, [pc, #72]	@ (8004c4c <prvAddNewTaskToReadyList+0x11c>)
 8004c04:	4613      	mov	r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	4413      	add	r3, r2
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	4403      	add	r3, r0
 8004c0e:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8004c10:	f001 fb3a 	bl	8006288 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8004c14:	4b0a      	ldr	r3, [pc, #40]	@ (8004c40 <prvAddNewTaskToReadyList+0x110>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d008      	beq.n	8004c2e <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c1c:	4b07      	ldr	r3, [pc, #28]	@ (8004c3c <prvAddNewTaskToReadyList+0x10c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d201      	bcs.n	8004c2e <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8004c2a:	f001 fb09 	bl	8006240 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004c2e:	bf00      	nop
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	20000a80 	.word	0x20000a80
 8004c3c:	200005ac 	.word	0x200005ac
 8004c40:	20000a8c 	.word	0x20000a8c
 8004c44:	20000a9c 	.word	0x20000a9c
 8004c48:	20000a88 	.word	0x20000a88
 8004c4c:	200005b0 	.word	0x200005b0

08004c50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b088      	sub	sp, #32
 8004c54:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8004c56:	2300      	movs	r3, #0
 8004c58:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004c5e:	463a      	mov	r2, r7
 8004c60:	1d39      	adds	r1, r7, #4
 8004c62:	f107 0308 	add.w	r3, r7, #8
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7ff fb24 	bl	80042b4 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8004c6c:	6839      	ldr	r1, [r7, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	9202      	str	r2, [sp, #8]
 8004c74:	9301      	str	r3, [sp, #4]
 8004c76:	2300      	movs	r3, #0
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	460a      	mov	r2, r1
 8004c7e:	491b      	ldr	r1, [pc, #108]	@ (8004cec <vTaskStartScheduler+0x9c>)
 8004c80:	481b      	ldr	r0, [pc, #108]	@ (8004cf0 <vTaskStartScheduler+0xa0>)
 8004c82:	f7ff fe85 	bl	8004990 <xTaskCreateStatic>
 8004c86:	4603      	mov	r3, r0
 8004c88:	4a1a      	ldr	r2, [pc, #104]	@ (8004cf4 <vTaskStartScheduler+0xa4>)
 8004c8a:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8004c8c:	4b19      	ldr	r3, [pc, #100]	@ (8004cf4 <vTaskStartScheduler+0xa4>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d002      	beq.n	8004c9a <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8004c94:	2301      	movs	r3, #1
 8004c96:	60fb      	str	r3, [r7, #12]
 8004c98:	e001      	b.n	8004c9e <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d102      	bne.n	8004caa <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 8004ca4:	f000 ffce 	bl	8005c44 <xTimerCreateTimerTask>
 8004ca8:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d10e      	bne.n	8004cce <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8004cb0:	f001 fca2 	bl	80065f8 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004cb4:	4b10      	ldr	r3, [pc, #64]	@ (8004cf8 <vTaskStartScheduler+0xa8>)
 8004cb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004cba:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8004cfc <vTaskStartScheduler+0xac>)
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8004d00 <vTaskStartScheduler+0xb0>)
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8004cc8:	f001 fbb6 	bl	8006438 <xPortStartScheduler>
 8004ccc:	e007      	b.n	8004cde <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cd4:	d103      	bne.n	8004cde <vTaskStartScheduler+0x8e>
 8004cd6:	f001 fc8f 	bl	80065f8 <ulSetInterruptMask>
 8004cda:	bf00      	nop
 8004cdc:	e7fd      	b.n	8004cda <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004cde:	4b09      	ldr	r3, [pc, #36]	@ (8004d04 <vTaskStartScheduler+0xb4>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
}
 8004ce2:	bf00      	nop
 8004ce4:	3710      	adds	r7, #16
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	08006804 	.word	0x08006804
 8004cf0:	08005531 	.word	0x08005531
 8004cf4:	20000aa4 	.word	0x20000aa4
 8004cf8:	20000aa0 	.word	0x20000aa0
 8004cfc:	20000a8c 	.word	0x20000a8c
 8004d00:	20000a84 	.word	0x20000a84
 8004d04:	08006874 	.word	0x08006874

08004d08 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004d08:	b480      	push	{r7}
 8004d0a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004d0c:	4b04      	ldr	r3, [pc, #16]	@ (8004d20 <vTaskSuspendAll+0x18>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	3301      	adds	r3, #1
 8004d12:	4a03      	ldr	r2, [pc, #12]	@ (8004d20 <vTaskSuspendAll+0x18>)
 8004d14:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8004d16:	bf00      	nop
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	20000aa8 	.word	0x20000aa8

08004d24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 8004d32:	4b6b      	ldr	r3, [pc, #428]	@ (8004ee0 <xTaskResumeAll+0x1bc>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d103      	bne.n	8004d42 <xTaskResumeAll+0x1e>
 8004d3a:	f001 fc5d 	bl	80065f8 <ulSetInterruptMask>
 8004d3e:	bf00      	nop
 8004d40:	e7fd      	b.n	8004d3e <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8004d42:	f001 fa8f 	bl	8006264 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8004d46:	4b66      	ldr	r3, [pc, #408]	@ (8004ee0 <xTaskResumeAll+0x1bc>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	4a64      	ldr	r2, [pc, #400]	@ (8004ee0 <xTaskResumeAll+0x1bc>)
 8004d4e:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004d50:	4b63      	ldr	r3, [pc, #396]	@ (8004ee0 <xTaskResumeAll+0x1bc>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	f040 80bb 	bne.w	8004ed0 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004d5a:	4b62      	ldr	r3, [pc, #392]	@ (8004ee4 <xTaskResumeAll+0x1c0>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 80b6 	beq.w	8004ed0 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d64:	e08b      	b.n	8004e7e <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d66:	4b60      	ldr	r3, [pc, #384]	@ (8004ee8 <xTaskResumeAll+0x1c4>)
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d72:	60bb      	str	r3, [r7, #8]
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	6a12      	ldr	r2, [r2, #32]
 8004d7c:	609a      	str	r2, [r3, #8]
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	69d2      	ldr	r2, [r2, #28]
 8004d86:	605a      	str	r2, [r3, #4]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	3318      	adds	r3, #24
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d103      	bne.n	8004d9c <xTaskResumeAll+0x78>
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	6a1a      	ldr	r2, [r3, #32]
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	605a      	str	r2, [r3, #4]
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	629a      	str	r2, [r3, #40]	@ 0x28
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	1e5a      	subs	r2, r3, #1
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	607b      	str	r3, [r7, #4]
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	697a      	ldr	r2, [r7, #20]
 8004db8:	68d2      	ldr	r2, [r2, #12]
 8004dba:	609a      	str	r2, [r3, #8]
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	6892      	ldr	r2, [r2, #8]
 8004dc4:	605a      	str	r2, [r3, #4]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	3304      	adds	r3, #4
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d103      	bne.n	8004dda <xTaskResumeAll+0xb6>
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	68da      	ldr	r2, [r3, #12]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	605a      	str	r2, [r3, #4]
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	615a      	str	r2, [r3, #20]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	1e5a      	subs	r2, r3, #1
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dee:	4b3f      	ldr	r3, [pc, #252]	@ (8004eec <xTaskResumeAll+0x1c8>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d903      	bls.n	8004dfe <xTaskResumeAll+0xda>
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfa:	4a3c      	ldr	r2, [pc, #240]	@ (8004eec <xTaskResumeAll+0x1c8>)
 8004dfc:	6013      	str	r3, [r2, #0]
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e02:	493b      	ldr	r1, [pc, #236]	@ (8004ef0 <xTaskResumeAll+0x1cc>)
 8004e04:	4613      	mov	r3, r2
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	4413      	add	r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	440b      	add	r3, r1
 8004e0e:	3304      	adds	r3, #4
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	603b      	str	r3, [r7, #0]
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	683a      	ldr	r2, [r7, #0]
 8004e18:	609a      	str	r2, [r3, #8]
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	689a      	ldr	r2, [r3, #8]
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	60da      	str	r2, [r3, #12]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	3204      	adds	r2, #4
 8004e2a:	605a      	str	r2, [r3, #4]
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	1d1a      	adds	r2, r3, #4
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	609a      	str	r2, [r3, #8]
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e38:	4613      	mov	r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	4413      	add	r3, r2
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4a2b      	ldr	r2, [pc, #172]	@ (8004ef0 <xTaskResumeAll+0x1cc>)
 8004e42:	441a      	add	r2, r3
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	615a      	str	r2, [r3, #20]
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e4c:	4928      	ldr	r1, [pc, #160]	@ (8004ef0 <xTaskResumeAll+0x1cc>)
 8004e4e:	4613      	mov	r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	4413      	add	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	440b      	add	r3, r1
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	1c59      	adds	r1, r3, #1
 8004e5c:	4824      	ldr	r0, [pc, #144]	@ (8004ef0 <xTaskResumeAll+0x1cc>)
 8004e5e:	4613      	mov	r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	4413      	add	r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	4403      	add	r3, r0
 8004e68:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e6e:	4b21      	ldr	r3, [pc, #132]	@ (8004ef4 <xTaskResumeAll+0x1d0>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d902      	bls.n	8004e7e <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 8004e78:	4b1f      	ldr	r3, [pc, #124]	@ (8004ef8 <xTaskResumeAll+0x1d4>)
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ee8 <xTaskResumeAll+0x1c4>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	f47f af6f 	bne.w	8004d66 <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004e8e:	f000 fbf7 	bl	8005680 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004e92:	4b1a      	ldr	r3, [pc, #104]	@ (8004efc <xTaskResumeAll+0x1d8>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d010      	beq.n	8004ec0 <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004e9e:	f000 f83f 	bl	8004f20 <xTaskIncrementTick>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d002      	beq.n	8004eae <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 8004ea8:	4b13      	ldr	r3, [pc, #76]	@ (8004ef8 <xTaskResumeAll+0x1d4>)
 8004eaa:	2201      	movs	r2, #1
 8004eac:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f1      	bne.n	8004e9e <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 8004eba:	4b10      	ldr	r3, [pc, #64]	@ (8004efc <xTaskResumeAll+0x1d8>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef8 <xTaskResumeAll+0x1d4>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8004ecc:	f001 f9b8 	bl	8006240 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004ed0:	f001 f9da 	bl	8006288 <vPortExitCritical>

    return xAlreadyYielded;
 8004ed4:	693b      	ldr	r3, [r7, #16]
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3718      	adds	r7, #24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	20000aa8 	.word	0x20000aa8
 8004ee4:	20000a80 	.word	0x20000a80
 8004ee8:	20000a40 	.word	0x20000a40
 8004eec:	20000a88 	.word	0x20000a88
 8004ef0:	200005b0 	.word	0x200005b0
 8004ef4:	200005ac 	.word	0x200005ac
 8004ef8:	20000a94 	.word	0x20000a94
 8004efc:	20000a90 	.word	0x20000a90

08004f00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004f06:	4b05      	ldr	r3, [pc, #20]	@ (8004f1c <xTaskGetTickCount+0x1c>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8004f0c:	687b      	ldr	r3, [r7, #4]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	20000a84 	.word	0x20000a84

08004f20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b088      	sub	sp, #32
 8004f24:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004f26:	2300      	movs	r3, #0
 8004f28:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004f2a:	4b7a      	ldr	r3, [pc, #488]	@ (8005114 <xTaskIncrementTick+0x1f4>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	f040 80e6 	bne.w	8005100 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004f34:	4b78      	ldr	r3, [pc, #480]	@ (8005118 <xTaskIncrementTick+0x1f8>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004f3c:	4a76      	ldr	r2, [pc, #472]	@ (8005118 <xTaskIncrementTick+0x1f8>)
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d119      	bne.n	8004f7c <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8004f48:	4b74      	ldr	r3, [pc, #464]	@ (800511c <xTaskIncrementTick+0x1fc>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <xTaskIncrementTick+0x3a>
 8004f52:	f001 fb51 	bl	80065f8 <ulSetInterruptMask>
 8004f56:	bf00      	nop
 8004f58:	e7fd      	b.n	8004f56 <xTaskIncrementTick+0x36>
 8004f5a:	4b70      	ldr	r3, [pc, #448]	@ (800511c <xTaskIncrementTick+0x1fc>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	617b      	str	r3, [r7, #20]
 8004f60:	4b6f      	ldr	r3, [pc, #444]	@ (8005120 <xTaskIncrementTick+0x200>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a6d      	ldr	r2, [pc, #436]	@ (800511c <xTaskIncrementTick+0x1fc>)
 8004f66:	6013      	str	r3, [r2, #0]
 8004f68:	4a6d      	ldr	r2, [pc, #436]	@ (8005120 <xTaskIncrementTick+0x200>)
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	6013      	str	r3, [r2, #0]
 8004f6e:	4b6d      	ldr	r3, [pc, #436]	@ (8005124 <xTaskIncrementTick+0x204>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	3301      	adds	r3, #1
 8004f74:	4a6b      	ldr	r2, [pc, #428]	@ (8005124 <xTaskIncrementTick+0x204>)
 8004f76:	6013      	str	r3, [r2, #0]
 8004f78:	f000 fb82 	bl	8005680 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004f7c:	4b6a      	ldr	r3, [pc, #424]	@ (8005128 <xTaskIncrementTick+0x208>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	f0c0 80a7 	bcc.w	80050d6 <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f88:	4b64      	ldr	r3, [pc, #400]	@ (800511c <xTaskIncrementTick+0x1fc>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d104      	bne.n	8004f9c <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f92:	4b65      	ldr	r3, [pc, #404]	@ (8005128 <xTaskIncrementTick+0x208>)
 8004f94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f98:	601a      	str	r2, [r3, #0]
                    break;
 8004f9a:	e09c      	b.n	80050d6 <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f9c:	4b5f      	ldr	r3, [pc, #380]	@ (800511c <xTaskIncrementTick+0x1fc>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8004fac:	69ba      	ldr	r2, [r7, #24]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d203      	bcs.n	8004fbc <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004fb4:	4a5c      	ldr	r2, [pc, #368]	@ (8005128 <xTaskIncrementTick+0x208>)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8004fba:	e08c      	b.n	80050d6 <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	60bb      	str	r3, [r7, #8]
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	68d2      	ldr	r2, [r2, #12]
 8004fca:	609a      	str	r2, [r3, #8]
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	6892      	ldr	r2, [r2, #8]
 8004fd4:	605a      	str	r2, [r3, #4]
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	685a      	ldr	r2, [r3, #4]
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	3304      	adds	r3, #4
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d103      	bne.n	8004fea <xTaskIncrementTick+0xca>
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	68da      	ldr	r2, [r3, #12]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	605a      	str	r2, [r3, #4]
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	2200      	movs	r2, #0
 8004fee:	615a      	str	r2, [r3, #20]
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	1e5a      	subs	r2, r3, #1
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d01e      	beq.n	8005040 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005006:	607b      	str	r3, [r7, #4]
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	69db      	ldr	r3, [r3, #28]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	6a12      	ldr	r2, [r2, #32]
 8005010:	609a      	str	r2, [r3, #8]
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	6a1b      	ldr	r3, [r3, #32]
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	69d2      	ldr	r2, [r2, #28]
 800501a:	605a      	str	r2, [r3, #4]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	3318      	adds	r3, #24
 8005024:	429a      	cmp	r2, r3
 8005026:	d103      	bne.n	8005030 <xTaskIncrementTick+0x110>
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	6a1a      	ldr	r2, [r3, #32]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	605a      	str	r2, [r3, #4]
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	2200      	movs	r2, #0
 8005034:	629a      	str	r2, [r3, #40]	@ 0x28
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	1e5a      	subs	r2, r3, #1
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005044:	4b39      	ldr	r3, [pc, #228]	@ (800512c <xTaskIncrementTick+0x20c>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d903      	bls.n	8005054 <xTaskIncrementTick+0x134>
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005050:	4a36      	ldr	r2, [pc, #216]	@ (800512c <xTaskIncrementTick+0x20c>)
 8005052:	6013      	str	r3, [r2, #0]
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005058:	4935      	ldr	r1, [pc, #212]	@ (8005130 <xTaskIncrementTick+0x210>)
 800505a:	4613      	mov	r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	440b      	add	r3, r1
 8005064:	3304      	adds	r3, #4
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	603b      	str	r3, [r7, #0]
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	609a      	str	r2, [r3, #8]
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	689a      	ldr	r2, [r3, #8]
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	60da      	str	r2, [r3, #12]
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	3204      	adds	r2, #4
 8005080:	605a      	str	r2, [r3, #4]
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1d1a      	adds	r2, r3, #4
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	609a      	str	r2, [r3, #8]
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800508e:	4613      	mov	r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	4413      	add	r3, r2
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	4a26      	ldr	r2, [pc, #152]	@ (8005130 <xTaskIncrementTick+0x210>)
 8005098:	441a      	add	r2, r3
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	615a      	str	r2, [r3, #20]
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050a2:	4923      	ldr	r1, [pc, #140]	@ (8005130 <xTaskIncrementTick+0x210>)
 80050a4:	4613      	mov	r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	440b      	add	r3, r1
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	1c59      	adds	r1, r3, #1
 80050b2:	481f      	ldr	r0, [pc, #124]	@ (8005130 <xTaskIncrementTick+0x210>)
 80050b4:	4613      	mov	r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	4413      	add	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	4403      	add	r3, r0
 80050be:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050c4:	4b1b      	ldr	r3, [pc, #108]	@ (8005134 <xTaskIncrementTick+0x214>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ca:	429a      	cmp	r2, r3
 80050cc:	f67f af5c 	bls.w	8004f88 <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 80050d0:	2301      	movs	r3, #1
 80050d2:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050d4:	e758      	b.n	8004f88 <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80050d6:	4b17      	ldr	r3, [pc, #92]	@ (8005134 <xTaskIncrementTick+0x214>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050dc:	4914      	ldr	r1, [pc, #80]	@ (8005130 <xTaskIncrementTick+0x210>)
 80050de:	4613      	mov	r3, r2
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	4413      	add	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	440b      	add	r3, r1
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d901      	bls.n	80050f2 <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 80050ee:	2301      	movs	r3, #1
 80050f0:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80050f2:	4b11      	ldr	r3, [pc, #68]	@ (8005138 <xTaskIncrementTick+0x218>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d007      	beq.n	800510a <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 80050fa:	2301      	movs	r3, #1
 80050fc:	61fb      	str	r3, [r7, #28]
 80050fe:	e004      	b.n	800510a <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8005100:	4b0e      	ldr	r3, [pc, #56]	@ (800513c <xTaskIncrementTick+0x21c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3301      	adds	r3, #1
 8005106:	4a0d      	ldr	r2, [pc, #52]	@ (800513c <xTaskIncrementTick+0x21c>)
 8005108:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800510a:	69fb      	ldr	r3, [r7, #28]
}
 800510c:	4618      	mov	r0, r3
 800510e:	3720      	adds	r7, #32
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	20000aa8 	.word	0x20000aa8
 8005118:	20000a84 	.word	0x20000a84
 800511c:	20000a38 	.word	0x20000a38
 8005120:	20000a3c 	.word	0x20000a3c
 8005124:	20000a98 	.word	0x20000a98
 8005128:	20000aa0 	.word	0x20000aa0
 800512c:	20000a88 	.word	0x20000a88
 8005130:	200005b0 	.word	0x200005b0
 8005134:	200005ac 	.word	0x200005ac
 8005138:	20000a94 	.word	0x20000a94
 800513c:	20000a90 	.word	0x20000a90

08005140 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8005146:	4b23      	ldr	r3, [pc, #140]	@ (80051d4 <vTaskSwitchContext+0x94>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800514e:	4b22      	ldr	r3, [pc, #136]	@ (80051d8 <vTaskSwitchContext+0x98>)
 8005150:	2201      	movs	r2, #1
 8005152:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8005154:	e039      	b.n	80051ca <vTaskSwitchContext+0x8a>
        xYieldPending = pdFALSE;
 8005156:	4b20      	ldr	r3, [pc, #128]	@ (80051d8 <vTaskSwitchContext+0x98>)
 8005158:	2200      	movs	r2, #0
 800515a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800515c:	4b1f      	ldr	r3, [pc, #124]	@ (80051dc <vTaskSwitchContext+0x9c>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	607b      	str	r3, [r7, #4]
 8005162:	e009      	b.n	8005178 <vTaskSwitchContext+0x38>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d103      	bne.n	8005172 <vTaskSwitchContext+0x32>
 800516a:	f001 fa45 	bl	80065f8 <ulSetInterruptMask>
 800516e:	bf00      	nop
 8005170:	e7fd      	b.n	800516e <vTaskSwitchContext+0x2e>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	3b01      	subs	r3, #1
 8005176:	607b      	str	r3, [r7, #4]
 8005178:	4919      	ldr	r1, [pc, #100]	@ (80051e0 <vTaskSwitchContext+0xa0>)
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	4613      	mov	r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	4413      	add	r3, r2
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	440b      	add	r3, r1
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d0eb      	beq.n	8005164 <vTaskSwitchContext+0x24>
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	4613      	mov	r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	4413      	add	r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	4a12      	ldr	r2, [pc, #72]	@ (80051e0 <vTaskSwitchContext+0xa0>)
 8005198:	4413      	add	r3, r2
 800519a:	603b      	str	r3, [r7, #0]
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	685a      	ldr	r2, [r3, #4]
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	605a      	str	r2, [r3, #4]
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	3308      	adds	r3, #8
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d103      	bne.n	80051ba <vTaskSwitchContext+0x7a>
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68da      	ldr	r2, [r3, #12]
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	605a      	str	r2, [r3, #4]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	4a08      	ldr	r2, [pc, #32]	@ (80051e4 <vTaskSwitchContext+0xa4>)
 80051c2:	6013      	str	r3, [r2, #0]
 80051c4:	4a05      	ldr	r2, [pc, #20]	@ (80051dc <vTaskSwitchContext+0x9c>)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6013      	str	r3, [r2, #0]
}
 80051ca:	bf00      	nop
 80051cc:	3708      	adds	r7, #8
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	20000aa8 	.word	0x20000aa8
 80051d8:	20000a94 	.word	0x20000a94
 80051dc:	20000a88 	.word	0x20000a88
 80051e0:	200005b0 	.word	0x200005b0
 80051e4:	200005ac 	.word	0x200005ac

080051e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d103      	bne.n	8005200 <vTaskPlaceOnEventList+0x18>
 80051f8:	f001 f9fe 	bl	80065f8 <ulSetInterruptMask>
 80051fc:	bf00      	nop
 80051fe:	e7fd      	b.n	80051fc <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005200:	4b07      	ldr	r3, [pc, #28]	@ (8005220 <vTaskPlaceOnEventList+0x38>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	3318      	adds	r3, #24
 8005206:	4619      	mov	r1, r3
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f7ff f8b4 	bl	8004376 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800520e:	2101      	movs	r1, #1
 8005210:	6838      	ldr	r0, [r7, #0]
 8005212:	f000 fca9 	bl	8005b68 <prvAddCurrentTaskToDelayedList>
}
 8005216:	bf00      	nop
 8005218:	3708      	adds	r7, #8
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	200005ac 	.word	0x200005ac

08005224 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8005224:	b580      	push	{r7, lr}
 8005226:	b086      	sub	sp, #24
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d103      	bne.n	800523e <vTaskPlaceOnEventListRestricted+0x1a>
 8005236:	f001 f9df 	bl	80065f8 <ulSetInterruptMask>
 800523a:	bf00      	nop
 800523c:	e7fd      	b.n	800523a <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	4b15      	ldr	r3, [pc, #84]	@ (800529c <vTaskPlaceOnEventListRestricted+0x78>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	61da      	str	r2, [r3, #28]
 800524c:	4b13      	ldr	r3, [pc, #76]	@ (800529c <vTaskPlaceOnEventListRestricted+0x78>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	6892      	ldr	r2, [r2, #8]
 8005254:	621a      	str	r2, [r3, #32]
 8005256:	4b11      	ldr	r3, [pc, #68]	@ (800529c <vTaskPlaceOnEventListRestricted+0x78>)
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	3218      	adds	r2, #24
 8005260:	605a      	str	r2, [r3, #4]
 8005262:	4b0e      	ldr	r3, [pc, #56]	@ (800529c <vTaskPlaceOnEventListRestricted+0x78>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f103 0218 	add.w	r2, r3, #24
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	609a      	str	r2, [r3, #8]
 800526e:	4b0b      	ldr	r3, [pc, #44]	@ (800529c <vTaskPlaceOnEventListRestricted+0x78>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	629a      	str	r2, [r3, #40]	@ 0x28
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	1c5a      	adds	r2, r3, #1
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d002      	beq.n	800528c <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 8005286:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800528a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800528c:	6879      	ldr	r1, [r7, #4]
 800528e:	68b8      	ldr	r0, [r7, #8]
 8005290:	f000 fc6a 	bl	8005b68 <prvAddCurrentTaskToDelayedList>
    }
 8005294:	bf00      	nop
 8005296:	3718      	adds	r7, #24
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	200005ac 	.word	0x200005ac

080052a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b088      	sub	sp, #32
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d103      	bne.n	80052be <xTaskRemoveFromEventList+0x1e>
 80052b6:	f001 f99f 	bl	80065f8 <ulSetInterruptMask>
 80052ba:	bf00      	nop
 80052bc:	e7fd      	b.n	80052ba <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c2:	617b      	str	r3, [r7, #20]
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	69db      	ldr	r3, [r3, #28]
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	6a12      	ldr	r2, [r2, #32]
 80052cc:	609a      	str	r2, [r3, #8]
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	69d2      	ldr	r2, [r2, #28]
 80052d6:	605a      	str	r2, [r3, #4]
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	3318      	adds	r3, #24
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d103      	bne.n	80052ec <xTaskRemoveFromEventList+0x4c>
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	6a1a      	ldr	r2, [r3, #32]
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	605a      	str	r2, [r3, #4]
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	2200      	movs	r2, #0
 80052f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	1e5a      	subs	r2, r3, #1
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80052fc:	4b49      	ldr	r3, [pc, #292]	@ (8005424 <xTaskRemoveFromEventList+0x184>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d15f      	bne.n	80053c4 <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	695b      	ldr	r3, [r3, #20]
 8005308:	60fb      	str	r3, [r7, #12]
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	69ba      	ldr	r2, [r7, #24]
 8005310:	68d2      	ldr	r2, [r2, #12]
 8005312:	609a      	str	r2, [r3, #8]
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	6892      	ldr	r2, [r2, #8]
 800531c:	605a      	str	r2, [r3, #4]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	3304      	adds	r3, #4
 8005326:	429a      	cmp	r2, r3
 8005328:	d103      	bne.n	8005332 <xTaskRemoveFromEventList+0x92>
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	605a      	str	r2, [r3, #4]
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	2200      	movs	r2, #0
 8005336:	615a      	str	r2, [r3, #20]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	1e5a      	subs	r2, r3, #1
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005346:	4b38      	ldr	r3, [pc, #224]	@ (8005428 <xTaskRemoveFromEventList+0x188>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	429a      	cmp	r2, r3
 800534c:	d903      	bls.n	8005356 <xTaskRemoveFromEventList+0xb6>
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005352:	4a35      	ldr	r2, [pc, #212]	@ (8005428 <xTaskRemoveFromEventList+0x188>)
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800535a:	4934      	ldr	r1, [pc, #208]	@ (800542c <xTaskRemoveFromEventList+0x18c>)
 800535c:	4613      	mov	r3, r2
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	4413      	add	r3, r2
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	440b      	add	r3, r1
 8005366:	3304      	adds	r3, #4
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	60bb      	str	r3, [r7, #8]
 800536c:	69bb      	ldr	r3, [r7, #24]
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	609a      	str	r2, [r3, #8]
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	689a      	ldr	r2, [r3, #8]
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	60da      	str	r2, [r3, #12]
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	3204      	adds	r2, #4
 8005382:	605a      	str	r2, [r3, #4]
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	1d1a      	adds	r2, r3, #4
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	609a      	str	r2, [r3, #8]
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005390:	4613      	mov	r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	4413      	add	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	4a24      	ldr	r2, [pc, #144]	@ (800542c <xTaskRemoveFromEventList+0x18c>)
 800539a:	441a      	add	r2, r3
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	615a      	str	r2, [r3, #20]
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a4:	4921      	ldr	r1, [pc, #132]	@ (800542c <xTaskRemoveFromEventList+0x18c>)
 80053a6:	4613      	mov	r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	4413      	add	r3, r2
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	440b      	add	r3, r1
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	1c59      	adds	r1, r3, #1
 80053b4:	481d      	ldr	r0, [pc, #116]	@ (800542c <xTaskRemoveFromEventList+0x18c>)
 80053b6:	4613      	mov	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4413      	add	r3, r2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	4403      	add	r3, r0
 80053c0:	6019      	str	r1, [r3, #0]
 80053c2:	e01b      	b.n	80053fc <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80053c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005430 <xTaskRemoveFromEventList+0x190>)
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	613b      	str	r3, [r7, #16]
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	61da      	str	r2, [r3, #28]
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	621a      	str	r2, [r3, #32]
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	69ba      	ldr	r2, [r7, #24]
 80053de:	3218      	adds	r2, #24
 80053e0:	605a      	str	r2, [r3, #4]
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	f103 0218 	add.w	r2, r3, #24
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	609a      	str	r2, [r3, #8]
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	4a10      	ldr	r2, [pc, #64]	@ (8005430 <xTaskRemoveFromEventList+0x190>)
 80053f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80053f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005430 <xTaskRemoveFromEventList+0x190>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	3301      	adds	r3, #1
 80053f8:	4a0d      	ldr	r2, [pc, #52]	@ (8005430 <xTaskRemoveFromEventList+0x190>)
 80053fa:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005400:	4b0c      	ldr	r3, [pc, #48]	@ (8005434 <xTaskRemoveFromEventList+0x194>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005406:	429a      	cmp	r2, r3
 8005408:	d905      	bls.n	8005416 <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800540a:	2301      	movs	r3, #1
 800540c:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800540e:	4b0a      	ldr	r3, [pc, #40]	@ (8005438 <xTaskRemoveFromEventList+0x198>)
 8005410:	2201      	movs	r2, #1
 8005412:	601a      	str	r2, [r3, #0]
 8005414:	e001      	b.n	800541a <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 8005416:	2300      	movs	r3, #0
 8005418:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 800541a:	69fb      	ldr	r3, [r7, #28]
}
 800541c:	4618      	mov	r0, r3
 800541e:	3720      	adds	r7, #32
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	20000aa8 	.word	0x20000aa8
 8005428:	20000a88 	.word	0x20000a88
 800542c:	200005b0 	.word	0x200005b0
 8005430:	20000a40 	.word	0x20000a40
 8005434:	200005ac 	.word	0x200005ac
 8005438:	20000a94 	.word	0x20000a94

0800543c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005444:	4b06      	ldr	r3, [pc, #24]	@ (8005460 <vTaskInternalSetTimeOutState+0x24>)
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800544c:	4b05      	ldr	r3, [pc, #20]	@ (8005464 <vTaskInternalSetTimeOutState+0x28>)
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	605a      	str	r2, [r3, #4]
}
 8005454:	bf00      	nop
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr
 8005460:	20000a98 	.word	0x20000a98
 8005464:	20000a84 	.word	0x20000a84

08005468 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d103      	bne.n	8005480 <xTaskCheckForTimeOut+0x18>
 8005478:	f001 f8be 	bl	80065f8 <ulSetInterruptMask>
 800547c:	bf00      	nop
 800547e:	e7fd      	b.n	800547c <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d103      	bne.n	800548e <xTaskCheckForTimeOut+0x26>
 8005486:	f001 f8b7 	bl	80065f8 <ulSetInterruptMask>
 800548a:	bf00      	nop
 800548c:	e7fd      	b.n	800548a <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 800548e:	f000 fee9 	bl	8006264 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8005492:	4b1f      	ldr	r3, [pc, #124]	@ (8005510 <xTaskCheckForTimeOut+0xa8>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	1ad3      	subs	r3, r2, r3
 80054a0:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054aa:	d102      	bne.n	80054b2 <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80054ac:	2300      	movs	r3, #0
 80054ae:	617b      	str	r3, [r7, #20]
 80054b0:	e026      	b.n	8005500 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	4b17      	ldr	r3, [pc, #92]	@ (8005514 <xTaskCheckForTimeOut+0xac>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d00a      	beq.n	80054d4 <xTaskCheckForTimeOut+0x6c>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d305      	bcc.n	80054d4 <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80054c8:	2301      	movs	r3, #1
 80054ca:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	2200      	movs	r2, #0
 80054d0:	601a      	str	r2, [r3, #0]
 80054d2:	e015      	b.n	8005500 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d20b      	bcs.n	80054f6 <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	1ad2      	subs	r2, r2, r3
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f7ff ffa6 	bl	800543c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80054f0:	2300      	movs	r3, #0
 80054f2:	617b      	str	r3, [r7, #20]
 80054f4:	e004      	b.n	8005500 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	2200      	movs	r2, #0
 80054fa:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80054fc:	2301      	movs	r3, #1
 80054fe:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8005500:	f000 fec2 	bl	8006288 <vPortExitCritical>

    return xReturn;
 8005504:	697b      	ldr	r3, [r7, #20]
}
 8005506:	4618      	mov	r0, r3
 8005508:	3718      	adds	r7, #24
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	20000a84 	.word	0x20000a84
 8005514:	20000a98 	.word	0x20000a98

08005518 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005518:	b480      	push	{r7}
 800551a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800551c:	4b03      	ldr	r3, [pc, #12]	@ (800552c <vTaskMissedYield+0x14>)
 800551e:	2201      	movs	r2, #1
 8005520:	601a      	str	r2, [r3, #0]
}
 8005522:	bf00      	nop
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr
 800552c:	20000a94 	.word	0x20000a94

08005530 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8005538:	f000 f84c 	bl	80055d4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800553c:	4b04      	ldr	r3, [pc, #16]	@ (8005550 <prvIdleTask+0x20>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d901      	bls.n	8005548 <prvIdleTask+0x18>
            {
                taskYIELD();
 8005544:	f000 fe7c 	bl	8006240 <vPortYield>
        #endif /* ( ( configUSE_PREEMPTION == 1 ) && ( configIDLE_SHOULD_YIELD == 1 ) ) */

        #if ( configUSE_IDLE_HOOK == 1 )
        {
            /* Call the user defined function from within the idle task. */
            vApplicationIdleHook();
 8005548:	f7fa ff18 	bl	800037c <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 800554c:	e7f4      	b.n	8005538 <prvIdleTask+0x8>
 800554e:	bf00      	nop
 8005550:	200005b0 	.word	0x200005b0

08005554 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b082      	sub	sp, #8
 8005558:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800555a:	2300      	movs	r3, #0
 800555c:	607b      	str	r3, [r7, #4]
 800555e:	e00c      	b.n	800557a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	4613      	mov	r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4413      	add	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4a12      	ldr	r2, [pc, #72]	@ (80055b4 <prvInitialiseTaskLists+0x60>)
 800556c:	4413      	add	r3, r2
 800556e:	4618      	mov	r0, r3
 8005570:	f7fe fed4 	bl	800431c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	3301      	adds	r3, #1
 8005578:	607b      	str	r3, [r7, #4]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b37      	cmp	r3, #55	@ 0x37
 800557e:	d9ef      	bls.n	8005560 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005580:	480d      	ldr	r0, [pc, #52]	@ (80055b8 <prvInitialiseTaskLists+0x64>)
 8005582:	f7fe fecb 	bl	800431c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005586:	480d      	ldr	r0, [pc, #52]	@ (80055bc <prvInitialiseTaskLists+0x68>)
 8005588:	f7fe fec8 	bl	800431c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800558c:	480c      	ldr	r0, [pc, #48]	@ (80055c0 <prvInitialiseTaskLists+0x6c>)
 800558e:	f7fe fec5 	bl	800431c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8005592:	480c      	ldr	r0, [pc, #48]	@ (80055c4 <prvInitialiseTaskLists+0x70>)
 8005594:	f7fe fec2 	bl	800431c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8005598:	480b      	ldr	r0, [pc, #44]	@ (80055c8 <prvInitialiseTaskLists+0x74>)
 800559a:	f7fe febf 	bl	800431c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800559e:	4b0b      	ldr	r3, [pc, #44]	@ (80055cc <prvInitialiseTaskLists+0x78>)
 80055a0:	4a05      	ldr	r2, [pc, #20]	@ (80055b8 <prvInitialiseTaskLists+0x64>)
 80055a2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80055a4:	4b0a      	ldr	r3, [pc, #40]	@ (80055d0 <prvInitialiseTaskLists+0x7c>)
 80055a6:	4a05      	ldr	r2, [pc, #20]	@ (80055bc <prvInitialiseTaskLists+0x68>)
 80055a8:	601a      	str	r2, [r3, #0]
}
 80055aa:	bf00      	nop
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	200005b0 	.word	0x200005b0
 80055b8:	20000a10 	.word	0x20000a10
 80055bc:	20000a24 	.word	0x20000a24
 80055c0:	20000a40 	.word	0x20000a40
 80055c4:	20000a54 	.word	0x20000a54
 80055c8:	20000a6c 	.word	0x20000a6c
 80055cc:	20000a38 	.word	0x20000a38
 80055d0:	20000a3c 	.word	0x20000a3c

080055d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80055da:	e019      	b.n	8005610 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80055dc:	f000 fe42 	bl	8006264 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055e0:	4b10      	ldr	r3, [pc, #64]	@ (8005624 <prvCheckTasksWaitingTermination+0x50>)
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	3304      	adds	r3, #4
 80055ec:	4618      	mov	r0, r3
 80055ee:	f7fe fefb 	bl	80043e8 <uxListRemove>
                --uxCurrentNumberOfTasks;
 80055f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005628 <prvCheckTasksWaitingTermination+0x54>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3b01      	subs	r3, #1
 80055f8:	4a0b      	ldr	r2, [pc, #44]	@ (8005628 <prvCheckTasksWaitingTermination+0x54>)
 80055fa:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 80055fc:	4b0b      	ldr	r3, [pc, #44]	@ (800562c <prvCheckTasksWaitingTermination+0x58>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	3b01      	subs	r3, #1
 8005602:	4a0a      	ldr	r2, [pc, #40]	@ (800562c <prvCheckTasksWaitingTermination+0x58>)
 8005604:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8005606:	f000 fe3f 	bl	8006288 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 f810 	bl	8005630 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005610:	4b06      	ldr	r3, [pc, #24]	@ (800562c <prvCheckTasksWaitingTermination+0x58>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1e1      	bne.n	80055dc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8005618:	bf00      	nop
 800561a:	bf00      	nop
 800561c:	3708      	adds	r7, #8
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	20000a54 	.word	0x20000a54
 8005628:	20000a80 	.word	0x20000a80
 800562c:	20000a68 	.word	0x20000a68

08005630 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800563e:	2b00      	cmp	r3, #0
 8005640:	d108      	bne.n	8005654 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005646:	4618      	mov	r0, r3
 8005648:	f001 f83e 	bl	80066c8 <vPortFree>
                vPortFree( pxTCB );
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f001 f83b 	bl	80066c8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8005652:	e011      	b.n	8005678 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800565a:	2b01      	cmp	r3, #1
 800565c:	d103      	bne.n	8005666 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f001 f832 	bl	80066c8 <vPortFree>
    }
 8005664:	e008      	b.n	8005678 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800566c:	2b02      	cmp	r3, #2
 800566e:	d003      	beq.n	8005678 <prvDeleteTCB+0x48>
 8005670:	f000 ffc2 	bl	80065f8 <ulSetInterruptMask>
 8005674:	bf00      	nop
 8005676:	e7fd      	b.n	8005674 <prvDeleteTCB+0x44>
    }
 8005678:	bf00      	nop
 800567a:	3708      	adds	r7, #8
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005680:	b480      	push	{r7}
 8005682:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005684:	4b0a      	ldr	r3, [pc, #40]	@ (80056b0 <prvResetNextTaskUnblockTime+0x30>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d104      	bne.n	8005698 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800568e:	4b09      	ldr	r3, [pc, #36]	@ (80056b4 <prvResetNextTaskUnblockTime+0x34>)
 8005690:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005694:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8005696:	e005      	b.n	80056a4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005698:	4b05      	ldr	r3, [pc, #20]	@ (80056b0 <prvResetNextTaskUnblockTime+0x30>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a04      	ldr	r2, [pc, #16]	@ (80056b4 <prvResetNextTaskUnblockTime+0x34>)
 80056a2:	6013      	str	r3, [r2, #0]
}
 80056a4:	bf00      	nop
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	20000a38 	.word	0x20000a38
 80056b4:	20000aa0 	.word	0x20000aa0

080056b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80056be:	4b0b      	ldr	r3, [pc, #44]	@ (80056ec <xTaskGetSchedulerState+0x34>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d102      	bne.n	80056cc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80056c6:	2301      	movs	r3, #1
 80056c8:	607b      	str	r3, [r7, #4]
 80056ca:	e008      	b.n	80056de <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80056cc:	4b08      	ldr	r3, [pc, #32]	@ (80056f0 <xTaskGetSchedulerState+0x38>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d102      	bne.n	80056da <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80056d4:	2302      	movs	r3, #2
 80056d6:	607b      	str	r3, [r7, #4]
 80056d8:	e001      	b.n	80056de <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80056da:	2300      	movs	r3, #0
 80056dc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80056de:	687b      	ldr	r3, [r7, #4]
    }
 80056e0:	4618      	mov	r0, r3
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr
 80056ec:	20000a8c 	.word	0x20000a8c
 80056f0:	20000aa8 	.word	0x20000aa8

080056f4 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b08a      	sub	sp, #40	@ 0x28
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
 8005700:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8005702:	2301      	movs	r3, #1
 8005704:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <xTaskGenericNotify+0x20>
 800570c:	f000 ff74 	bl	80065f8 <ulSetInterruptMask>
 8005710:	bf00      	nop
 8005712:	e7fd      	b.n	8005710 <xTaskGenericNotify+0x1c>
        configASSERT( xTaskToNotify );
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d103      	bne.n	8005722 <xTaskGenericNotify+0x2e>
 800571a:	f000 ff6d 	bl	80065f8 <ulSetInterruptMask>
 800571e:	bf00      	nop
 8005720:	e7fd      	b.n	800571e <xTaskGenericNotify+0x2a>
        pxTCB = xTaskToNotify;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	623b      	str	r3, [r7, #32]

        taskENTER_CRITICAL();
 8005726:	f000 fd9d 	bl	8006264 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800572a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572c:	2b00      	cmp	r3, #0
 800572e:	d007      	beq.n	8005740 <xTaskGenericNotify+0x4c>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8005730:	6a3a      	ldr	r2, [r7, #32]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	3314      	adds	r3, #20
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	4413      	add	r3, r2
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573e:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8005740:	6a3a      	ldr	r2, [r7, #32]
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	4413      	add	r3, r2
 8005746:	3358      	adds	r3, #88	@ 0x58
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	77fb      	strb	r3, [r7, #31]

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800574c:	6a3a      	ldr	r2, [r7, #32]
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	4413      	add	r3, r2
 8005752:	3358      	adds	r3, #88	@ 0x58
 8005754:	2202      	movs	r2, #2
 8005756:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8005758:	78fb      	ldrb	r3, [r7, #3]
 800575a:	2b04      	cmp	r3, #4
 800575c:	d83f      	bhi.n	80057de <xTaskGenericNotify+0xea>
 800575e:	a201      	add	r2, pc, #4	@ (adr r2, 8005764 <xTaskGenericNotify+0x70>)
 8005760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005764:	080057ef 	.word	0x080057ef
 8005768:	08005779 	.word	0x08005779
 800576c:	08005797 	.word	0x08005797
 8005770:	080057b3 	.word	0x080057b3
 8005774:	080057c3 	.word	0x080057c3
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8005778:	6a3a      	ldr	r2, [r7, #32]
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	3314      	adds	r3, #20
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	4413      	add	r3, r2
 8005782:	685a      	ldr	r2, [r3, #4]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	431a      	orrs	r2, r3
 8005788:	6a39      	ldr	r1, [r7, #32]
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	3314      	adds	r3, #20
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	440b      	add	r3, r1
 8005792:	605a      	str	r2, [r3, #4]
                    break;
 8005794:	e02e      	b.n	80057f4 <xTaskGenericNotify+0x100>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8005796:	6a3a      	ldr	r2, [r7, #32]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	3314      	adds	r3, #20
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	4413      	add	r3, r2
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	1c5a      	adds	r2, r3, #1
 80057a4:	6a39      	ldr	r1, [r7, #32]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	3314      	adds	r3, #20
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	440b      	add	r3, r1
 80057ae:	605a      	str	r2, [r3, #4]
                    break;
 80057b0:	e020      	b.n	80057f4 <xTaskGenericNotify+0x100>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80057b2:	6a3a      	ldr	r2, [r7, #32]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	3314      	adds	r3, #20
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	4413      	add	r3, r2
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	605a      	str	r2, [r3, #4]
                    break;
 80057c0:	e018      	b.n	80057f4 <xTaskGenericNotify+0x100>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80057c2:	7ffb      	ldrb	r3, [r7, #31]
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d007      	beq.n	80057d8 <xTaskGenericNotify+0xe4>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80057c8:	6a3a      	ldr	r2, [r7, #32]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	3314      	adds	r3, #20
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	4413      	add	r3, r2
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80057d6:	e00d      	b.n	80057f4 <xTaskGenericNotify+0x100>
                        xReturn = pdFAIL;
 80057d8:	2300      	movs	r3, #0
 80057da:	627b      	str	r3, [r7, #36]	@ 0x24
                    break;
 80057dc:	e00a      	b.n	80057f4 <xTaskGenericNotify+0x100>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80057de:	4b42      	ldr	r3, [pc, #264]	@ (80058e8 <xTaskGenericNotify+0x1f4>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d005      	beq.n	80057f2 <xTaskGenericNotify+0xfe>
 80057e6:	f000 ff07 	bl	80065f8 <ulSetInterruptMask>
 80057ea:	bf00      	nop
 80057ec:	e7fd      	b.n	80057ea <xTaskGenericNotify+0xf6>
                    break;
 80057ee:	bf00      	nop
 80057f0:	e000      	b.n	80057f4 <xTaskGenericNotify+0x100>

                    break;
 80057f2:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80057f4:	7ffb      	ldrb	r3, [r7, #31]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d16f      	bne.n	80058da <xTaskGenericNotify+0x1e6>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80057fa:	6a3b      	ldr	r3, [r7, #32]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	61bb      	str	r3, [r7, #24]
 8005800:	6a3b      	ldr	r3, [r7, #32]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	6a3a      	ldr	r2, [r7, #32]
 8005806:	68d2      	ldr	r2, [r2, #12]
 8005808:	609a      	str	r2, [r3, #8]
 800580a:	6a3b      	ldr	r3, [r7, #32]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	6a3a      	ldr	r2, [r7, #32]
 8005810:	6892      	ldr	r2, [r2, #8]
 8005812:	605a      	str	r2, [r3, #4]
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	6a3b      	ldr	r3, [r7, #32]
 800581a:	3304      	adds	r3, #4
 800581c:	429a      	cmp	r2, r3
 800581e:	d103      	bne.n	8005828 <xTaskGenericNotify+0x134>
 8005820:	6a3b      	ldr	r3, [r7, #32]
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	605a      	str	r2, [r3, #4]
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	2200      	movs	r2, #0
 800582c:	615a      	str	r2, [r3, #20]
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	1e5a      	subs	r2, r3, #1
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 8005838:	6a3b      	ldr	r3, [r7, #32]
 800583a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800583c:	4b2b      	ldr	r3, [pc, #172]	@ (80058ec <xTaskGenericNotify+0x1f8>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	429a      	cmp	r2, r3
 8005842:	d903      	bls.n	800584c <xTaskGenericNotify+0x158>
 8005844:	6a3b      	ldr	r3, [r7, #32]
 8005846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005848:	4a28      	ldr	r2, [pc, #160]	@ (80058ec <xTaskGenericNotify+0x1f8>)
 800584a:	6013      	str	r3, [r2, #0]
 800584c:	6a3b      	ldr	r3, [r7, #32]
 800584e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005850:	4927      	ldr	r1, [pc, #156]	@ (80058f0 <xTaskGenericNotify+0x1fc>)
 8005852:	4613      	mov	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	4413      	add	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	440b      	add	r3, r1
 800585c:	3304      	adds	r3, #4
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	617b      	str	r3, [r7, #20]
 8005862:	6a3b      	ldr	r3, [r7, #32]
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	609a      	str	r2, [r3, #8]
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	689a      	ldr	r2, [r3, #8]
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	60da      	str	r2, [r3, #12]
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	6a3a      	ldr	r2, [r7, #32]
 8005876:	3204      	adds	r2, #4
 8005878:	605a      	str	r2, [r3, #4]
 800587a:	6a3b      	ldr	r3, [r7, #32]
 800587c:	1d1a      	adds	r2, r3, #4
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	609a      	str	r2, [r3, #8]
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005886:	4613      	mov	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	4a18      	ldr	r2, [pc, #96]	@ (80058f0 <xTaskGenericNotify+0x1fc>)
 8005890:	441a      	add	r2, r3
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	615a      	str	r2, [r3, #20]
 8005896:	6a3b      	ldr	r3, [r7, #32]
 8005898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800589a:	4915      	ldr	r1, [pc, #84]	@ (80058f0 <xTaskGenericNotify+0x1fc>)
 800589c:	4613      	mov	r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	4413      	add	r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	440b      	add	r3, r1
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	1c59      	adds	r1, r3, #1
 80058aa:	4811      	ldr	r0, [pc, #68]	@ (80058f0 <xTaskGenericNotify+0x1fc>)
 80058ac:	4613      	mov	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	4413      	add	r3, r2
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	4403      	add	r3, r0
 80058b6:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d003      	beq.n	80058c8 <xTaskGenericNotify+0x1d4>
 80058c0:	f000 fe9a 	bl	80065f8 <ulSetInterruptMask>
 80058c4:	bf00      	nop
 80058c6:	e7fd      	b.n	80058c4 <xTaskGenericNotify+0x1d0>
                     * earliest possible time. */
                    prvResetNextTaskUnblockTime();
                }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058cc:	4b09      	ldr	r3, [pc, #36]	@ (80058f4 <xTaskGenericNotify+0x200>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d901      	bls.n	80058da <xTaskGenericNotify+0x1e6>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80058d6:	f000 fcb3 	bl	8006240 <vPortYield>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80058da:	f000 fcd5 	bl	8006288 <vPortExitCritical>

        return xReturn;
 80058de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80058e0:	4618      	mov	r0, r3
 80058e2:	3728      	adds	r7, #40	@ 0x28
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	20000a84 	.word	0x20000a84
 80058ec:	20000a88 	.word	0x20000a88
 80058f0:	200005b0 	.word	0x200005b0
 80058f4:	200005ac 	.word	0x200005ac

080058f8 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08c      	sub	sp, #48	@ 0x30
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	607a      	str	r2, [r7, #4]
 8005904:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8005906:	2301      	movs	r3, #1
 8005908:	62fb      	str	r3, [r7, #44]	@ 0x2c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d103      	bne.n	8005918 <xTaskGenericNotifyFromISR+0x20>
 8005910:	f000 fe72 	bl	80065f8 <ulSetInterruptMask>
 8005914:	bf00      	nop
 8005916:	e7fd      	b.n	8005914 <xTaskGenericNotifyFromISR+0x1c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d003      	beq.n	8005926 <xTaskGenericNotifyFromISR+0x2e>
 800591e:	f000 fe6b 	bl	80065f8 <ulSetInterruptMask>
 8005922:	bf00      	nop
 8005924:	e7fd      	b.n	8005922 <xTaskGenericNotifyFromISR+0x2a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005926:	f000 fe01 	bl	800652c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	62bb      	str	r3, [r7, #40]	@ 0x28

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800592e:	f000 fe63 	bl	80065f8 <ulSetInterruptMask>
 8005932:	6278      	str	r0, [r7, #36]	@ 0x24
        {
            if( pulPreviousNotificationValue != NULL )
 8005934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005936:	2b00      	cmp	r3, #0
 8005938:	d007      	beq.n	800594a <xTaskGenericNotifyFromISR+0x52>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800593a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	3314      	adds	r3, #20
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	4413      	add	r3, r2
 8005944:	685a      	ldr	r2, [r3, #4]
 8005946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005948:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800594a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	4413      	add	r3, r2
 8005950:	3358      	adds	r3, #88	@ 0x58
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8005958:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	4413      	add	r3, r2
 800595e:	3358      	adds	r3, #88	@ 0x58
 8005960:	2202      	movs	r2, #2
 8005962:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8005964:	78fb      	ldrb	r3, [r7, #3]
 8005966:	2b04      	cmp	r3, #4
 8005968:	d840      	bhi.n	80059ec <xTaskGenericNotifyFromISR+0xf4>
 800596a:	a201      	add	r2, pc, #4	@ (adr r2, 8005970 <xTaskGenericNotifyFromISR+0x78>)
 800596c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005970:	080059fd 	.word	0x080059fd
 8005974:	08005985 	.word	0x08005985
 8005978:	080059a3 	.word	0x080059a3
 800597c:	080059bf 	.word	0x080059bf
 8005980:	080059cf 	.word	0x080059cf
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8005984:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	3314      	adds	r3, #20
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	4413      	add	r3, r2
 800598e:	685a      	ldr	r2, [r3, #4]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	431a      	orrs	r2, r3
 8005994:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	3314      	adds	r3, #20
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	440b      	add	r3, r1
 800599e:	605a      	str	r2, [r3, #4]
                    break;
 80059a0:	e02f      	b.n	8005a02 <xTaskGenericNotifyFromISR+0x10a>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80059a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	3314      	adds	r3, #20
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	4413      	add	r3, r2
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	1c5a      	adds	r2, r3, #1
 80059b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	3314      	adds	r3, #20
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	440b      	add	r3, r1
 80059ba:	605a      	str	r2, [r3, #4]
                    break;
 80059bc:	e021      	b.n	8005a02 <xTaskGenericNotifyFromISR+0x10a>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80059be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	3314      	adds	r3, #20
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	605a      	str	r2, [r3, #4]
                    break;
 80059cc:	e019      	b.n	8005a02 <xTaskGenericNotifyFromISR+0x10a>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80059ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d007      	beq.n	80059e6 <xTaskGenericNotifyFromISR+0xee>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80059d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	3314      	adds	r3, #20
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	4413      	add	r3, r2
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80059e4:	e00d      	b.n	8005a02 <xTaskGenericNotifyFromISR+0x10a>
                        xReturn = pdFAIL;
 80059e6:	2300      	movs	r3, #0
 80059e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 80059ea:	e00a      	b.n	8005a02 <xTaskGenericNotifyFromISR+0x10a>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80059ec:	4b57      	ldr	r3, [pc, #348]	@ (8005b4c <xTaskGenericNotifyFromISR+0x254>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d005      	beq.n	8005a00 <xTaskGenericNotifyFromISR+0x108>
 80059f4:	f000 fe00 	bl	80065f8 <ulSetInterruptMask>
 80059f8:	bf00      	nop
 80059fa:	e7fd      	b.n	80059f8 <xTaskGenericNotifyFromISR+0x100>
                    break;
 80059fc:	bf00      	nop
 80059fe:	e000      	b.n	8005a02 <xTaskGenericNotifyFromISR+0x10a>
                    break;
 8005a00:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005a02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	f040 8098 	bne.w	8005b3c <xTaskGenericNotifyFromISR+0x244>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d003      	beq.n	8005a1c <xTaskGenericNotifyFromISR+0x124>
 8005a14:	f000 fdf0 	bl	80065f8 <ulSetInterruptMask>
 8005a18:	bf00      	nop
 8005a1a:	e7fd      	b.n	8005a18 <xTaskGenericNotifyFromISR+0x120>

                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005a1c:	4b4c      	ldr	r3, [pc, #304]	@ (8005b50 <xTaskGenericNotifyFromISR+0x258>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d15f      	bne.n	8005ae4 <xTaskGenericNotifyFromISR+0x1ec>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a26:	695b      	ldr	r3, [r3, #20]
 8005a28:	61bb      	str	r3, [r7, #24]
 8005a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a30:	68d2      	ldr	r2, [r2, #12]
 8005a32:	609a      	str	r2, [r3, #8]
 8005a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a3a:	6892      	ldr	r2, [r2, #8]
 8005a3c:	605a      	str	r2, [r3, #4]
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	685a      	ldr	r2, [r3, #4]
 8005a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a44:	3304      	adds	r3, #4
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d103      	bne.n	8005a52 <xTaskGenericNotifyFromISR+0x15a>
 8005a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4c:	68da      	ldr	r2, [r3, #12]
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	605a      	str	r2, [r3, #4]
 8005a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a54:	2200      	movs	r2, #0
 8005a56:	615a      	str	r2, [r3, #20]
 8005a58:	69bb      	ldr	r3, [r7, #24]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	1e5a      	subs	r2, r3, #1
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8005a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a66:	4b3b      	ldr	r3, [pc, #236]	@ (8005b54 <xTaskGenericNotifyFromISR+0x25c>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d903      	bls.n	8005a76 <xTaskGenericNotifyFromISR+0x17e>
 8005a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a72:	4a38      	ldr	r2, [pc, #224]	@ (8005b54 <xTaskGenericNotifyFromISR+0x25c>)
 8005a74:	6013      	str	r3, [r2, #0]
 8005a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a7a:	4937      	ldr	r1, [pc, #220]	@ (8005b58 <xTaskGenericNotifyFromISR+0x260>)
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	4413      	add	r3, r2
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	440b      	add	r3, r1
 8005a86:	3304      	adds	r3, #4
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	617b      	str	r3, [r7, #20]
 8005a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	609a      	str	r2, [r3, #8]
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	689a      	ldr	r2, [r3, #8]
 8005a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a98:	60da      	str	r2, [r3, #12]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005aa0:	3204      	adds	r2, #4
 8005aa2:	605a      	str	r2, [r3, #4]
 8005aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa6:	1d1a      	adds	r2, r3, #4
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	609a      	str	r2, [r3, #8]
 8005aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4413      	add	r3, r2
 8005ab6:	009b      	lsls	r3, r3, #2
 8005ab8:	4a27      	ldr	r2, [pc, #156]	@ (8005b58 <xTaskGenericNotifyFromISR+0x260>)
 8005aba:	441a      	add	r2, r3
 8005abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005abe:	615a      	str	r2, [r3, #20]
 8005ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ac4:	4924      	ldr	r1, [pc, #144]	@ (8005b58 <xTaskGenericNotifyFromISR+0x260>)
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	4413      	add	r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	440b      	add	r3, r1
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	1c59      	adds	r1, r3, #1
 8005ad4:	4820      	ldr	r0, [pc, #128]	@ (8005b58 <xTaskGenericNotifyFromISR+0x260>)
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	4413      	add	r3, r2
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	4403      	add	r3, r0
 8005ae0:	6019      	str	r1, [r3, #0]
 8005ae2:	e01b      	b.n	8005b1c <xTaskGenericNotifyFromISR+0x224>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8005b5c <xTaskGenericNotifyFromISR+0x264>)
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	61fb      	str	r3, [r7, #28]
 8005aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aec:	69fa      	ldr	r2, [r7, #28]
 8005aee:	61da      	str	r2, [r3, #28]
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	689a      	ldr	r2, [r3, #8]
 8005af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af6:	621a      	str	r2, [r3, #32]
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005afe:	3218      	adds	r2, #24
 8005b00:	605a      	str	r2, [r3, #4]
 8005b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b04:	f103 0218 	add.w	r2, r3, #24
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	609a      	str	r2, [r3, #8]
 8005b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0e:	4a13      	ldr	r2, [pc, #76]	@ (8005b5c <xTaskGenericNotifyFromISR+0x264>)
 8005b10:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b12:	4b12      	ldr	r3, [pc, #72]	@ (8005b5c <xTaskGenericNotifyFromISR+0x264>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	3301      	adds	r3, #1
 8005b18:	4a10      	ldr	r2, [pc, #64]	@ (8005b5c <xTaskGenericNotifyFromISR+0x264>)
 8005b1a:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b20:	4b0f      	ldr	r3, [pc, #60]	@ (8005b60 <xTaskGenericNotifyFromISR+0x268>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d908      	bls.n	8005b3c <xTaskGenericNotifyFromISR+0x244>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8005b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d002      	beq.n	8005b36 <xTaskGenericNotifyFromISR+0x23e>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8005b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b32:	2201      	movs	r2, #1
 8005b34:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8005b36:	4b0b      	ldr	r3, [pc, #44]	@ (8005b64 <xTaskGenericNotifyFromISR+0x26c>)
 8005b38:	2201      	movs	r2, #1
 8005b3a:	601a      	str	r2, [r3, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005b3c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b3e:	f000 fd68 	bl	8006612 <vClearInterruptMask>

        return xReturn;
 8005b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 8005b44:	4618      	mov	r0, r3
 8005b46:	3730      	adds	r7, #48	@ 0x30
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	20000a84 	.word	0x20000a84
 8005b50:	20000aa8 	.word	0x20000aa8
 8005b54:	20000a88 	.word	0x20000a88
 8005b58:	200005b0 	.word	0x200005b0
 8005b5c:	20000a40 	.word	0x20000a40
 8005b60:	200005ac 	.word	0x200005ac
 8005b64:	20000a94 	.word	0x20000a94

08005b68 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b086      	sub	sp, #24
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005b72:	4b2e      	ldr	r3, [pc, #184]	@ (8005c2c <prvAddCurrentTaskToDelayedList+0xc4>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b78:	4b2d      	ldr	r3, [pc, #180]	@ (8005c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	3304      	adds	r3, #4
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f7fe fc32 	bl	80043e8 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b8a:	d124      	bne.n	8005bd6 <prvAddCurrentTaskToDelayedList+0x6e>
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d021      	beq.n	8005bd6 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b92:	4b28      	ldr	r3, [pc, #160]	@ (8005c34 <prvAddCurrentTaskToDelayedList+0xcc>)
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	613b      	str	r3, [r7, #16]
 8005b98:	4b25      	ldr	r3, [pc, #148]	@ (8005c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	609a      	str	r2, [r3, #8]
 8005ba0:	4b23      	ldr	r3, [pc, #140]	@ (8005c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	6892      	ldr	r2, [r2, #8]
 8005ba8:	60da      	str	r2, [r3, #12]
 8005baa:	4b21      	ldr	r3, [pc, #132]	@ (8005c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	3204      	adds	r2, #4
 8005bb4:	605a      	str	r2, [r3, #4]
 8005bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8005c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	1d1a      	adds	r2, r3, #4
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	609a      	str	r2, [r3, #8]
 8005bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8005c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c34 <prvAddCurrentTaskToDelayedList+0xcc>)
 8005bc6:	615a      	str	r2, [r3, #20]
 8005bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8005c34 <prvAddCurrentTaskToDelayedList+0xcc>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	3301      	adds	r3, #1
 8005bce:	4a19      	ldr	r2, [pc, #100]	@ (8005c34 <prvAddCurrentTaskToDelayedList+0xcc>)
 8005bd0:	6013      	str	r3, [r2, #0]
 8005bd2:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005bd4:	e026      	b.n	8005c24 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8005bd6:	697a      	ldr	r2, [r7, #20]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4413      	add	r3, r2
 8005bdc:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005bde:	4b14      	ldr	r3, [pc, #80]	@ (8005c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d209      	bcs.n	8005c02 <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005bee:	4b12      	ldr	r3, [pc, #72]	@ (8005c38 <prvAddCurrentTaskToDelayedList+0xd0>)
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8005c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	4610      	mov	r0, r2
 8005bfc:	f7fe fbbb 	bl	8004376 <vListInsert>
}
 8005c00:	e010      	b.n	8005c24 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c02:	4b0e      	ldr	r3, [pc, #56]	@ (8005c3c <prvAddCurrentTaskToDelayedList+0xd4>)
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	4b0a      	ldr	r3, [pc, #40]	@ (8005c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	4610      	mov	r0, r2
 8005c10:	f7fe fbb1 	bl	8004376 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8005c14:	4b0a      	ldr	r3, [pc, #40]	@ (8005c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d202      	bcs.n	8005c24 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 8005c1e:	4a08      	ldr	r2, [pc, #32]	@ (8005c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6013      	str	r3, [r2, #0]
}
 8005c24:	bf00      	nop
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	20000a84 	.word	0x20000a84
 8005c30:	200005ac 	.word	0x200005ac
 8005c34:	20000a6c 	.word	0x20000a6c
 8005c38:	20000a3c 	.word	0x20000a3c
 8005c3c:	20000a38 	.word	0x20000a38
 8005c40:	20000aa0 	.word	0x20000aa0

08005c44 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b088      	sub	sp, #32
 8005c48:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8005c4e:	f000 fa5f 	bl	8006110 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8005c52:	4b18      	ldr	r3, [pc, #96]	@ (8005cb4 <xTimerCreateTimerTask+0x70>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d020      	beq.n	8005c9c <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005c62:	463a      	mov	r2, r7
 8005c64:	1d39      	adds	r1, r7, #4
 8005c66:	f107 0308 	add.w	r3, r7, #8
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f7fe fb3c 	bl	80042e8 <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8005c70:	6839      	ldr	r1, [r7, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	9202      	str	r2, [sp, #8]
 8005c78:	9301      	str	r3, [sp, #4]
 8005c7a:	2302      	movs	r3, #2
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	2300      	movs	r3, #0
 8005c80:	460a      	mov	r2, r1
 8005c82:	490d      	ldr	r1, [pc, #52]	@ (8005cb8 <xTimerCreateTimerTask+0x74>)
 8005c84:	480d      	ldr	r0, [pc, #52]	@ (8005cbc <xTimerCreateTimerTask+0x78>)
 8005c86:	f7fe fe83 	bl	8004990 <xTaskCreateStatic>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8005cc0 <xTimerCreateTimerTask+0x7c>)
 8005c8e:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8005c90:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc0 <xTimerCreateTimerTask+0x7c>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d001      	beq.n	8005c9c <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d103      	bne.n	8005caa <xTimerCreateTimerTask+0x66>
 8005ca2:	f000 fca9 	bl	80065f8 <ulSetInterruptMask>
 8005ca6:	bf00      	nop
 8005ca8:	e7fd      	b.n	8005ca6 <xTimerCreateTimerTask+0x62>
        return xReturn;
 8005caa:	68fb      	ldr	r3, [r7, #12]
    }
 8005cac:	4618      	mov	r0, r3
 8005cae:	3710      	adds	r7, #16
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	20000adc 	.word	0x20000adc
 8005cb8:	0800680c 	.word	0x0800680c
 8005cbc:	08005d69 	.word	0x08005d69
 8005cc0:	20000ae0 	.word	0x20000ae0

08005cc4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005cd0:	e008      	b.n	8005ce4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	68ba      	ldr	r2, [r7, #8]
 8005cd8:	4413      	add	r3, r2
 8005cda:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6a1b      	ldr	r3, [r3, #32]
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	699a      	ldr	r2, [r3, #24]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	18d1      	adds	r1, r2, r3
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	f000 f8d7 	bl	8005ea4 <prvInsertTimerInActiveList>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d1ea      	bne.n	8005cd2 <prvReloadTimer+0xe>
        }
    }
 8005cfc:	bf00      	nop
 8005cfe:	bf00      	nop
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
	...

08005d08 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d12:	4b14      	ldr	r3, [pc, #80]	@ (8005d64 <prvProcessExpiredTimer+0x5c>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	3304      	adds	r3, #4
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7fe fb61 	bl	80043e8 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d2c:	f003 0304 	and.w	r3, r3, #4
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d005      	beq.n	8005d40 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	6879      	ldr	r1, [r7, #4]
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f7ff ffc3 	bl	8005cc4 <prvReloadTimer>
 8005d3e:	e008      	b.n	8005d52 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d46:	f023 0301 	bic.w	r3, r3, #1
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6a1b      	ldr	r3, [r3, #32]
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	4798      	blx	r3
    }
 8005d5a:	bf00      	nop
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	bf00      	nop
 8005d64:	20000ad4 	.word	0x20000ad4

08005d68 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d70:	f107 0308 	add.w	r3, r7, #8
 8005d74:	4618      	mov	r0, r3
 8005d76:	f000 f851 	bl	8005e1c <prvGetNextExpireTime>
 8005d7a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	4619      	mov	r1, r3
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 f805 	bl	8005d90 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8005d86:	f000 f8cf 	bl	8005f28 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d8a:	bf00      	nop
 8005d8c:	e7f0      	b.n	8005d70 <prvTimerTask+0x8>
	...

08005d90 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005d9a:	f7fe ffb5 	bl	8004d08 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d9e:	f107 0308 	add.w	r3, r7, #8
 8005da2:	4618      	mov	r0, r3
 8005da4:	f000 f85e 	bl	8005e64 <prvSampleTimeNow>
 8005da8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d12a      	bne.n	8005e06 <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10a      	bne.n	8005dcc <prvProcessTimerOrBlockTask+0x3c>
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d806      	bhi.n	8005dcc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8005dbe:	f7fe ffb1 	bl	8004d24 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005dc2:	68f9      	ldr	r1, [r7, #12]
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f7ff ff9f 	bl	8005d08 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005dca:	e01e      	b.n	8005e0a <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d008      	beq.n	8005de4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005dd2:	4b10      	ldr	r3, [pc, #64]	@ (8005e14 <prvProcessTimerOrBlockTask+0x84>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d101      	bne.n	8005de0 <prvProcessTimerOrBlockTask+0x50>
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e000      	b.n	8005de2 <prvProcessTimerOrBlockTask+0x52>
 8005de0:	2300      	movs	r3, #0
 8005de2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005de4:	4b0c      	ldr	r3, [pc, #48]	@ (8005e18 <prvProcessTimerOrBlockTask+0x88>)
 8005de6:	6818      	ldr	r0, [r3, #0]
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	4619      	mov	r1, r3
 8005df2:	f7fe fd99 	bl	8004928 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005df6:	f7fe ff95 	bl	8004d24 <xTaskResumeAll>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d104      	bne.n	8005e0a <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 8005e00:	f000 fa1e 	bl	8006240 <vPortYield>
    }
 8005e04:	e001      	b.n	8005e0a <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 8005e06:	f7fe ff8d 	bl	8004d24 <xTaskResumeAll>
    }
 8005e0a:	bf00      	nop
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	20000ad8 	.word	0x20000ad8
 8005e18:	20000adc 	.word	0x20000adc

08005e1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005e24:	4b0e      	ldr	r3, [pc, #56]	@ (8005e60 <prvGetNextExpireTime+0x44>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <prvGetNextExpireTime+0x16>
 8005e2e:	2201      	movs	r2, #1
 8005e30:	e000      	b.n	8005e34 <prvGetNextExpireTime+0x18>
 8005e32:	2200      	movs	r2, #0
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d105      	bne.n	8005e4c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e40:	4b07      	ldr	r3, [pc, #28]	@ (8005e60 <prvGetNextExpireTime+0x44>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	60fb      	str	r3, [r7, #12]
 8005e4a:	e001      	b.n	8005e50 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8005e50:	68fb      	ldr	r3, [r7, #12]
    }
 8005e52:	4618      	mov	r0, r3
 8005e54:	3714      	adds	r7, #20
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	20000ad4 	.word	0x20000ad4

08005e64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8005e6c:	f7ff f848 	bl	8004f00 <xTaskGetTickCount>
 8005e70:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8005e72:	4b0b      	ldr	r3, [pc, #44]	@ (8005ea0 <prvSampleTimeNow+0x3c>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d205      	bcs.n	8005e88 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005e7c:	f000 f922 	bl	80060c4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	601a      	str	r2, [r3, #0]
 8005e86:	e002      	b.n	8005e8e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8005e8e:	4a04      	ldr	r2, [pc, #16]	@ (8005ea0 <prvSampleTimeNow+0x3c>)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8005e94:	68fb      	ldr	r3, [r7, #12]
    }
 8005e96:	4618      	mov	r0, r3
 8005e98:	3710      	adds	r7, #16
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	20000ae4 	.word	0x20000ae4

08005ea4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b086      	sub	sp, #24
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	607a      	str	r2, [r7, #4]
 8005eb0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8005ec2:	68ba      	ldr	r2, [r7, #8]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d812      	bhi.n	8005ef0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	1ad2      	subs	r2, r2, r3
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	699b      	ldr	r3, [r3, #24]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d302      	bcc.n	8005ede <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	617b      	str	r3, [r7, #20]
 8005edc:	e01b      	b.n	8005f16 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005ede:	4b10      	ldr	r3, [pc, #64]	@ (8005f20 <prvInsertTimerInActiveList+0x7c>)
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	3304      	adds	r3, #4
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	4610      	mov	r0, r2
 8005eea:	f7fe fa44 	bl	8004376 <vListInsert>
 8005eee:	e012      	b.n	8005f16 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d206      	bcs.n	8005f06 <prvInsertTimerInActiveList+0x62>
 8005ef8:	68ba      	ldr	r2, [r7, #8]
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d302      	bcc.n	8005f06 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005f00:	2301      	movs	r3, #1
 8005f02:	617b      	str	r3, [r7, #20]
 8005f04:	e007      	b.n	8005f16 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f06:	4b07      	ldr	r3, [pc, #28]	@ (8005f24 <prvInsertTimerInActiveList+0x80>)
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	4619      	mov	r1, r3
 8005f10:	4610      	mov	r0, r2
 8005f12:	f7fe fa30 	bl	8004376 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005f16:	697b      	ldr	r3, [r7, #20]
    }
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3718      	adds	r7, #24
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	20000ad8 	.word	0x20000ad8
 8005f24:	20000ad4 	.word	0x20000ad4

08005f28 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b088      	sub	sp, #32
 8005f2c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f2e:	e0b7      	b.n	80060a0 <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	da11      	bge.n	8005f5a <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005f36:	1d3b      	adds	r3, r7, #4
 8005f38:	3304      	adds	r3, #4
 8005f3a:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d103      	bne.n	8005f4a <prvProcessReceivedCommands+0x22>
 8005f42:	f000 fb59 	bl	80065f8 <ulSetInterruptMask>
 8005f46:	bf00      	nop
 8005f48:	e7fd      	b.n	8005f46 <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	69fa      	ldr	r2, [r7, #28]
 8005f50:	6850      	ldr	r0, [r2, #4]
 8005f52:	69fa      	ldr	r2, [r7, #28]
 8005f54:	6892      	ldr	r2, [r2, #8]
 8005f56:	4611      	mov	r1, r2
 8005f58:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f2c0 809f 	blt.w	80060a0 <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d004      	beq.n	8005f78 <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	3304      	adds	r3, #4
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7fe fa38 	bl	80043e8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f78:	463b      	mov	r3, r7
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7ff ff72 	bl	8005e64 <prvSampleTimeNow>
 8005f80:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	3b01      	subs	r3, #1
 8005f86:	2b08      	cmp	r3, #8
 8005f88:	f200 8087 	bhi.w	800609a <prvProcessReceivedCommands+0x172>
 8005f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f94 <prvProcessReceivedCommands+0x6c>)
 8005f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f92:	bf00      	nop
 8005f94:	08005fb9 	.word	0x08005fb9
 8005f98:	08005fb9 	.word	0x08005fb9
 8005f9c:	08006021 	.word	0x08006021
 8005fa0:	08006035 	.word	0x08006035
 8005fa4:	08006071 	.word	0x08006071
 8005fa8:	08005fb9 	.word	0x08005fb9
 8005fac:	08005fb9 	.word	0x08005fb9
 8005fb0:	08006021 	.word	0x08006021
 8005fb4:	08006035 	.word	0x08006035
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fbe:	f043 0301 	orr.w	r3, r3, #1
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005fca:	68ba      	ldr	r2, [r7, #8]
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	18d1      	adds	r1, r2, r3
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	69b8      	ldr	r0, [r7, #24]
 8005fd8:	f7ff ff64 	bl	8005ea4 <prvInsertTimerInActiveList>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d05d      	beq.n	800609e <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fe8:	f003 0304 	and.w	r3, r3, #4
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d009      	beq.n	8006004 <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	699b      	ldr	r3, [r3, #24]
 8005ff6:	4413      	add	r3, r2
 8005ff8:	697a      	ldr	r2, [r7, #20]
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	69b8      	ldr	r0, [r7, #24]
 8005ffe:	f7ff fe61 	bl	8005cc4 <prvReloadTimer>
 8006002:	e008      	b.n	8006016 <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800600a:	f023 0301 	bic.w	r3, r3, #1
 800600e:	b2da      	uxtb	r2, r3
 8006010:	69bb      	ldr	r3, [r7, #24]
 8006012:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	69b8      	ldr	r0, [r7, #24]
 800601c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800601e:	e03e      	b.n	800609e <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006026:	f023 0301 	bic.w	r3, r3, #1
 800602a:	b2da      	uxtb	r2, r3
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006032:	e035      	b.n	80060a0 <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800603a:	f043 0301 	orr.w	r3, r3, #1
 800603e:	b2da      	uxtb	r2, r3
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006046:	68ba      	ldr	r2, [r7, #8]
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d103      	bne.n	800605c <prvProcessReceivedCommands+0x134>
 8006054:	f000 fad0 	bl	80065f8 <ulSetInterruptMask>
 8006058:	bf00      	nop
 800605a:	e7fd      	b.n	8006058 <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	699a      	ldr	r2, [r3, #24]
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	18d1      	adds	r1, r2, r3
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	69b8      	ldr	r0, [r7, #24]
 800606a:	f7ff ff1b 	bl	8005ea4 <prvInsertTimerInActiveList>
                        break;
 800606e:	e017      	b.n	80060a0 <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d103      	bne.n	8006086 <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 800607e:	69b8      	ldr	r0, [r7, #24]
 8006080:	f000 fb22 	bl	80066c8 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8006084:	e00c      	b.n	80060a0 <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800608c:	f023 0301 	bic.w	r3, r3, #1
 8006090:	b2da      	uxtb	r2, r3
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006098:	e002      	b.n	80060a0 <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 800609a:	bf00      	nop
 800609c:	e000      	b.n	80060a0 <prvProcessReceivedCommands+0x178>
                        break;
 800609e:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060a0:	4b07      	ldr	r3, [pc, #28]	@ (80060c0 <prvProcessReceivedCommands+0x198>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	1d39      	adds	r1, r7, #4
 80060a6:	2200      	movs	r2, #0
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7fe faac 	bl	8004606 <xQueueReceive>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	f47f af3d 	bne.w	8005f30 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 80060b6:	bf00      	nop
 80060b8:	bf00      	nop
 80060ba:	3720      	adds	r7, #32
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	20000adc 	.word	0x20000adc

080060c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060ca:	e009      	b.n	80060e0 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060cc:	4b0e      	ldr	r3, [pc, #56]	@ (8006108 <prvSwitchTimerLists+0x44>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80060d6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80060da:	6838      	ldr	r0, [r7, #0]
 80060dc:	f7ff fe14 	bl	8005d08 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060e0:	4b09      	ldr	r3, [pc, #36]	@ (8006108 <prvSwitchTimerLists+0x44>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1f0      	bne.n	80060cc <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80060ea:	4b07      	ldr	r3, [pc, #28]	@ (8006108 <prvSwitchTimerLists+0x44>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80060f0:	4b06      	ldr	r3, [pc, #24]	@ (800610c <prvSwitchTimerLists+0x48>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a04      	ldr	r2, [pc, #16]	@ (8006108 <prvSwitchTimerLists+0x44>)
 80060f6:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80060f8:	4a04      	ldr	r2, [pc, #16]	@ (800610c <prvSwitchTimerLists+0x48>)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6013      	str	r3, [r2, #0]
    }
 80060fe:	bf00      	nop
 8006100:	3708      	adds	r7, #8
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	20000ad4 	.word	0x20000ad4
 800610c:	20000ad8 	.word	0x20000ad8

08006110 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8006116:	f000 f8a5 	bl	8006264 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800611a:	4b15      	ldr	r3, [pc, #84]	@ (8006170 <prvCheckForValidListAndQueue+0x60>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d120      	bne.n	8006164 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8006122:	4814      	ldr	r0, [pc, #80]	@ (8006174 <prvCheckForValidListAndQueue+0x64>)
 8006124:	f7fe f8fa 	bl	800431c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8006128:	4813      	ldr	r0, [pc, #76]	@ (8006178 <prvCheckForValidListAndQueue+0x68>)
 800612a:	f7fe f8f7 	bl	800431c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800612e:	4b13      	ldr	r3, [pc, #76]	@ (800617c <prvCheckForValidListAndQueue+0x6c>)
 8006130:	4a10      	ldr	r2, [pc, #64]	@ (8006174 <prvCheckForValidListAndQueue+0x64>)
 8006132:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8006134:	4b12      	ldr	r3, [pc, #72]	@ (8006180 <prvCheckForValidListAndQueue+0x70>)
 8006136:	4a10      	ldr	r2, [pc, #64]	@ (8006178 <prvCheckForValidListAndQueue+0x68>)
 8006138:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800613a:	2300      	movs	r3, #0
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	4b11      	ldr	r3, [pc, #68]	@ (8006184 <prvCheckForValidListAndQueue+0x74>)
 8006140:	4a11      	ldr	r2, [pc, #68]	@ (8006188 <prvCheckForValidListAndQueue+0x78>)
 8006142:	2110      	movs	r1, #16
 8006144:	200a      	movs	r0, #10
 8006146:	f7fe f9f2 	bl	800452e <xQueueGenericCreateStatic>
 800614a:	4603      	mov	r3, r0
 800614c:	4a08      	ldr	r2, [pc, #32]	@ (8006170 <prvCheckForValidListAndQueue+0x60>)
 800614e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8006150:	4b07      	ldr	r3, [pc, #28]	@ (8006170 <prvCheckForValidListAndQueue+0x60>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d005      	beq.n	8006164 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006158:	4b05      	ldr	r3, [pc, #20]	@ (8006170 <prvCheckForValidListAndQueue+0x60>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	490b      	ldr	r1, [pc, #44]	@ (800618c <prvCheckForValidListAndQueue+0x7c>)
 800615e:	4618      	mov	r0, r3
 8006160:	f7fe fb9c 	bl	800489c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006164:	f000 f890 	bl	8006288 <vPortExitCritical>
    }
 8006168:	bf00      	nop
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	20000adc 	.word	0x20000adc
 8006174:	20000aac 	.word	0x20000aac
 8006178:	20000ac0 	.word	0x20000ac0
 800617c:	20000ad4 	.word	0x20000ad4
 8006180:	20000ad8 	.word	0x20000ad8
 8006184:	20000b88 	.word	0x20000b88
 8006188:	20000ae8 	.word	0x20000ae8
 800618c:	08006814 	.word	0x08006814

08006190 <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8006190:	b480      	push	{r7}
 8006192:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006194:	4b0b      	ldr	r3, [pc, #44]	@ (80061c4 <vPortSetupTimerInterrupt+0x34>)
 8006196:	2200      	movs	r2, #0
 8006198:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800619a:	4b0b      	ldr	r3, [pc, #44]	@ (80061c8 <vPortSetupTimerInterrupt+0x38>)
 800619c:	2200      	movs	r2, #0
 800619e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80061a0:	4b0a      	ldr	r3, [pc, #40]	@ (80061cc <vPortSetupTimerInterrupt+0x3c>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a0a      	ldr	r2, [pc, #40]	@ (80061d0 <vPortSetupTimerInterrupt+0x40>)
 80061a6:	fba2 2303 	umull	r2, r3, r2, r3
 80061aa:	099b      	lsrs	r3, r3, #6
 80061ac:	4a09      	ldr	r2, [pc, #36]	@ (80061d4 <vPortSetupTimerInterrupt+0x44>)
 80061ae:	3b01      	subs	r3, #1
 80061b0:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80061b2:	4b04      	ldr	r3, [pc, #16]	@ (80061c4 <vPortSetupTimerInterrupt+0x34>)
 80061b4:	2207      	movs	r2, #7
 80061b6:	601a      	str	r2, [r3, #0]
}
 80061b8:	bf00      	nop
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	e000e010 	.word	0xe000e010
 80061c8:	e000e018 	.word	0xe000e018
 80061cc:	20000000 	.word	0x20000000
 80061d0:	10624dd3 	.word	0x10624dd3
 80061d4:	e000e014 	.word	0xe000e014

080061d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 80061de:	2300      	movs	r3, #0
 80061e0:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 80061e2:	4b0a      	ldr	r3, [pc, #40]	@ (800620c <prvTaskExitError+0x34>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061ea:	d003      	beq.n	80061f4 <prvTaskExitError+0x1c>
 80061ec:	f000 fa04 	bl	80065f8 <ulSetInterruptMask>
 80061f0:	bf00      	nop
 80061f2:	e7fd      	b.n	80061f0 <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 80061f4:	f000 fa00 	bl	80065f8 <ulSetInterruptMask>

    while( ulDummy == 0 )
 80061f8:	bf00      	nop
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d0fc      	beq.n	80061fa <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8006200:	bf00      	nop
 8006202:	bf00      	nop
 8006204:	3708      	adds	r7, #8
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	2000000c 	.word	0x2000000c

08006210 <prvSetupFPU>:
#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

#if ( configENABLE_FPU == 1 )
    static void prvSetupFPU( void ) /* PRIVILEGED_FUNCTION */
    {
 8006210:	b480      	push	{r7}
 8006212:	af00      	add	r7, sp, #0
        #endif /* configENABLE_TRUSTZONE */

        /* CP10 = 11 ==> Full access to FPU i.e. both privileged and
         * unprivileged code should be able to access FPU. CP11 should be
         * programmed to the same value as CP10. */
        *( portCPACR ) |= ( ( portCPACR_CP10_VALUE << portCPACR_CP10_POS ) |
 8006214:	4b08      	ldr	r3, [pc, #32]	@ (8006238 <prvSetupFPU+0x28>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a07      	ldr	r2, [pc, #28]	@ (8006238 <prvSetupFPU+0x28>)
 800621a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800621e:	6013      	str	r3, [r2, #0]
                            );

        /* ASPEN = 1 ==> Hardware should automatically preserve floating point
         * context on exception entry and restore on exception return.
         * LSPEN = 1 ==> Enable lazy context save of FP state. */
        *( portFPCCR ) |= ( portFPCCR_ASPEN_MASK | portFPCCR_LSPEN_MASK );
 8006220:	4b06      	ldr	r3, [pc, #24]	@ (800623c <prvSetupFPU+0x2c>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a05      	ldr	r2, [pc, #20]	@ (800623c <prvSetupFPU+0x2c>)
 8006226:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800622a:	6013      	str	r3, [r2, #0]
    }
 800622c:	bf00      	nop
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	e000ed88 	.word	0xe000ed88
 800623c:	e000ef34 	.word	0xe000ef34

08006240 <vPortYield>:
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8006240:	b480      	push	{r7}
 8006242:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006244:	4b06      	ldr	r3, [pc, #24]	@ (8006260 <vPortYield+0x20>)
 8006246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800624a:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 800624c:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8006250:	f3bf 8f6f 	isb	sy
}
 8006254:	bf00      	nop
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	e000ed04 	.word	0xe000ed04

08006264 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8006268:	f000 f9c6 	bl	80065f8 <ulSetInterruptMask>
    ulCriticalNesting++;
 800626c:	4b05      	ldr	r3, [pc, #20]	@ (8006284 <vPortEnterCritical+0x20>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3301      	adds	r3, #1
 8006272:	4a04      	ldr	r2, [pc, #16]	@ (8006284 <vPortEnterCritical+0x20>)
 8006274:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8006276:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 800627a:	f3bf 8f6f 	isb	sy
}
 800627e:	bf00      	nop
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	2000000c 	.word	0x2000000c

08006288 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 800628c:	4b0a      	ldr	r3, [pc, #40]	@ (80062b8 <vPortExitCritical+0x30>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d103      	bne.n	800629c <vPortExitCritical+0x14>
 8006294:	f000 f9b0 	bl	80065f8 <ulSetInterruptMask>
 8006298:	bf00      	nop
 800629a:	e7fd      	b.n	8006298 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 800629c:	4b06      	ldr	r3, [pc, #24]	@ (80062b8 <vPortExitCritical+0x30>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	3b01      	subs	r3, #1
 80062a2:	4a05      	ldr	r2, [pc, #20]	@ (80062b8 <vPortExitCritical+0x30>)
 80062a4:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 80062a6:	4b04      	ldr	r3, [pc, #16]	@ (80062b8 <vPortExitCritical+0x30>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d102      	bne.n	80062b4 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 80062ae:	2000      	movs	r0, #0
 80062b0:	f000 f9af 	bl	8006612 <vClearInterruptMask>
    }
}
 80062b4:	bf00      	nop
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	2000000c 	.word	0x2000000c

080062bc <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80062c2:	f000 f999 	bl	80065f8 <ulSetInterruptMask>
 80062c6:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80062c8:	f7fe fe2a 	bl	8004f20 <xTaskIncrementTick>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d003      	beq.n	80062da <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80062d2:	4b05      	ldr	r3, [pc, #20]	@ (80062e8 <xPortSysTickHandler+0x2c>)
 80062d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062d8:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 f999 	bl	8006612 <vClearInterruptMask>
}
 80062e0:	bf00      	nop
 80062e2:	3708      	adds	r7, #8
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	e000ed04 	.word	0xe000ed04

080062ec <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	3b02      	subs	r3, #2
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 8006302:	7afb      	ldrb	r3, [r7, #11]
 8006304:	2b66      	cmp	r3, #102	@ 0x66
 8006306:	d104      	bne.n	8006312 <vPortSVCHandler_C+0x26>
            #endif /* configENABLE_TRUSTZONE */

            #if ( configENABLE_FPU == 1 )
            {
                /* Setup the Floating Point Unit (FPU). */
                prvSetupFPU();
 8006308:	f7ff ff82 	bl	8006210 <prvSetupFPU>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 800630c:	f000 f940 	bl	8006590 <vRestoreContextOfFirstTask>
            break;
 8006310:	e003      	b.n	800631a <vPortSVCHandler_C+0x2e>
                break;
        #endif /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 1 ) */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8006312:	f000 f971 	bl	80065f8 <ulSetInterruptMask>
 8006316:	bf00      	nop
 8006318:	e7fd      	b.n	8006316 <vPortSVCHandler_C+0x2a>
    }
}
 800631a:	bf00      	nop
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
	...

08006324 <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
 8006330:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	3b04      	subs	r3, #4
 8006336:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800633e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	3b04      	subs	r3, #4
 8006344:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	3b04      	subs	r3, #4
 8006350:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 8006352:	4a38      	ldr	r2, [pc, #224]	@ (8006434 <pxPortInitialiseStack+0x110>)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	3b04      	subs	r3, #4
 800635c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8006364:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	3b04      	subs	r3, #4
 800636a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8006372:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	3b04      	subs	r3, #4
 8006378:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8006380:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	3b04      	subs	r3, #4
 8006386:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 800638e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	3b04      	subs	r3, #4
 8006394:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 8006396:	683a      	ldr	r2, [r7, #0]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	3b04      	subs	r3, #4
 80063a0:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 80063a8:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	3b04      	subs	r3, #4
 80063ae:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 80063b6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	3b04      	subs	r3, #4
 80063bc:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 80063c4:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	3b04      	subs	r3, #4
 80063ca:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 80063d2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	3b04      	subs	r3, #4
 80063d8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 80063e0:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	3b04      	subs	r3, #4
 80063e6:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 80063ee:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	3b04      	subs	r3, #4
 80063f4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 80063fc:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	3b04      	subs	r3, #4
 8006402:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 800640a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	3b04      	subs	r3, #4
 8006410:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8006418:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	3b04      	subs	r3, #4
 800641e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 8006420:	68ba      	ldr	r2, [r7, #8]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	601a      	str	r2, [r3, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 8006426:	68fb      	ldr	r3, [r7, #12]
    }
 8006428:	4618      	mov	r0, r3
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	080061d9 	.word	0x080061d9

08006438 <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800643e:	2300      	movs	r3, #0
 8006440:	60bb      	str	r3, [r7, #8]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = portNVIC_SHPR2_REG;
 8006442:	4b35      	ldr	r3, [pc, #212]	@ (8006518 <xPortStartScheduler+0xe0>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	60fb      	str	r3, [r7, #12]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        portNVIC_SHPR2_REG = 0xFF000000;
 8006448:	4b33      	ldr	r3, [pc, #204]	@ (8006518 <xPortStartScheduler+0xe0>)
 800644a:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 800644e:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8006450:	4b31      	ldr	r3, [pc, #196]	@ (8006518 <xPortStartScheduler+0xe0>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	0e1b      	lsrs	r3, r3, #24
 8006456:	b2db      	uxtb	r3, r3
 8006458:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800645a:	79fb      	ldrb	r3, [r7, #7]
 800645c:	b2db      	uxtb	r3, r3
 800645e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006462:	b2da      	uxtb	r2, r3
 8006464:	4b2d      	ldr	r3, [pc, #180]	@ (800651c <xPortStartScheduler+0xe4>)
 8006466:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8006468:	4b2c      	ldr	r3, [pc, #176]	@ (800651c <xPortStartScheduler+0xe4>)
 800646a:	781b      	ldrb	r3, [r3, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d103      	bne.n	8006478 <xPortStartScheduler+0x40>
 8006470:	f000 f8c2 	bl	80065f8 <ulSetInterruptMask>
 8006474:	bf00      	nop
 8006476:	e7fd      	b.n	8006474 <xPortStartScheduler+0x3c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8006478:	79fb      	ldrb	r3, [r7, #7]
 800647a:	b2db      	uxtb	r3, r3
 800647c:	43db      	mvns	r3, r3
 800647e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006482:	2b00      	cmp	r3, #0
 8006484:	d00b      	beq.n	800649e <xPortStartScheduler+0x66>
 8006486:	f000 f8b7 	bl	80065f8 <ulSetInterruptMask>
 800648a:	bf00      	nop
 800648c:	e7fd      	b.n	800648a <xPortStartScheduler+0x52>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	3301      	adds	r3, #1
 8006492:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006494:	79fb      	ldrb	r3, [r7, #7]
 8006496:	b2db      	uxtb	r3, r3
 8006498:	005b      	lsls	r3, r3, #1
 800649a:	b2db      	uxtb	r3, r3
 800649c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800649e:	79fb      	ldrb	r3, [r7, #7]
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064a6:	2b80      	cmp	r3, #128	@ 0x80
 80064a8:	d0f1      	beq.n	800648e <xPortStartScheduler+0x56>
        }

        if( ulImplementedPrioBits == 8 )
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	2b08      	cmp	r3, #8
 80064ae:	d103      	bne.n	80064b8 <xPortStartScheduler+0x80>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80064b0:	4b1b      	ldr	r3, [pc, #108]	@ (8006520 <xPortStartScheduler+0xe8>)
 80064b2:	2200      	movs	r2, #0
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	e004      	b.n	80064c2 <xPortStartScheduler+0x8a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	f1c3 0307 	rsb	r3, r3, #7
 80064be:	4a18      	ldr	r2, [pc, #96]	@ (8006520 <xPortStartScheduler+0xe8>)
 80064c0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80064c2:	4b17      	ldr	r3, [pc, #92]	@ (8006520 <xPortStartScheduler+0xe8>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	021b      	lsls	r3, r3, #8
 80064c8:	4a15      	ldr	r2, [pc, #84]	@ (8006520 <xPortStartScheduler+0xe8>)
 80064ca:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80064cc:	4b14      	ldr	r3, [pc, #80]	@ (8006520 <xPortStartScheduler+0xe8>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80064d4:	4a12      	ldr	r2, [pc, #72]	@ (8006520 <xPortStartScheduler+0xe8>)
 80064d6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        portNVIC_SHPR2_REG = ulOriginalPriority;
 80064d8:	4a0f      	ldr	r2, [pc, #60]	@ (8006518 <xPortStartScheduler+0xe0>)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) ) */

    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80064de:	4b11      	ldr	r3, [pc, #68]	@ (8006524 <xPortStartScheduler+0xec>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a10      	ldr	r2, [pc, #64]	@ (8006524 <xPortStartScheduler+0xec>)
 80064e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064e8:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80064ea:	4b0e      	ldr	r3, [pc, #56]	@ (8006524 <xPortStartScheduler+0xec>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a0d      	ldr	r2, [pc, #52]	@ (8006524 <xPortStartScheduler+0xec>)
 80064f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064f4:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80064f6:	f7ff fe4b 	bl	8006190 <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 80064fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006528 <xPortStartScheduler+0xf0>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 8006500:	f000 f866 	bl	80065d0 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8006504:	f7fe fe1c 	bl	8005140 <vTaskSwitchContext>
    prvTaskExitError();
 8006508:	f7ff fe66 	bl	80061d8 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	e000ed1c 	.word	0xe000ed1c
 800651c:	20000bd8 	.word	0x20000bd8
 8006520:	20000bdc 	.word	0x20000bdc
 8006524:	e000ed20 	.word	0xe000ed20
 8006528:	2000000c 	.word	0x2000000c

0800652c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )

    void vPortValidateInterruptPriority( void )
    {
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8006532:	f3ef 8305 	mrs	r3, IPSR
 8006536:	607b      	str	r3, [r7, #4]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2b0f      	cmp	r3, #15
 800653c:	d90d      	bls.n	800655a <vPortValidateInterruptPriority+0x2e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800653e:	4a0f      	ldr	r2, [pc, #60]	@ (800657c <vPortValidateInterruptPriority+0x50>)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4413      	add	r3, r2
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	70fb      	strb	r3, [r7, #3]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006548:	4b0d      	ldr	r3, [pc, #52]	@ (8006580 <vPortValidateInterruptPriority+0x54>)
 800654a:	781b      	ldrb	r3, [r3, #0]
 800654c:	78fa      	ldrb	r2, [r7, #3]
 800654e:	429a      	cmp	r2, r3
 8006550:	d203      	bcs.n	800655a <vPortValidateInterruptPriority+0x2e>
 8006552:	f000 f851 	bl	80065f8 <ulSetInterruptMask>
 8006556:	bf00      	nop
 8006558:	e7fd      	b.n	8006556 <vPortValidateInterruptPriority+0x2a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800655a:	4b0a      	ldr	r3, [pc, #40]	@ (8006584 <vPortValidateInterruptPriority+0x58>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006562:	4b09      	ldr	r3, [pc, #36]	@ (8006588 <vPortValidateInterruptPriority+0x5c>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	429a      	cmp	r2, r3
 8006568:	d903      	bls.n	8006572 <vPortValidateInterruptPriority+0x46>
 800656a:	f000 f845 	bl	80065f8 <ulSetInterruptMask>
 800656e:	bf00      	nop
 8006570:	e7fd      	b.n	800656e <vPortValidateInterruptPriority+0x42>
    }
 8006572:	bf00      	nop
 8006574:	3708      	adds	r7, #8
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	e000e3f0 	.word	0xe000e3f0
 8006580:	20000bd8 	.word	0x20000bd8
 8006584:	e000ed0c 	.word	0xe000ed0c
 8006588:	20000bdc 	.word	0x20000bdc
 800658c:	00000000 	.word	0x00000000

08006590 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8006590:	4a0b      	ldr	r2, [pc, #44]	@ (80065c0 <pxCurrentTCBConst2>)
 8006592:	6811      	ldr	r1, [r2, #0]
 8006594:	6808      	ldr	r0, [r1, #0]
 8006596:	c806      	ldmia	r0!, {r1, r2}
 8006598:	f381 880b 	msr	PSPLIM, r1
 800659c:	2102      	movs	r1, #2
 800659e:	f381 8814 	msr	CONTROL, r1
 80065a2:	3020      	adds	r0, #32
 80065a4:	f380 8809 	msr	PSP, r0
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	f04f 0000 	mov.w	r0, #0
 80065b0:	f380 8811 	msr	BASEPRI, r0
 80065b4:	4710      	bx	r2
 80065b6:	bf00      	nop
 80065b8:	f3af 8000 	nop.w
 80065bc:	f3af 8000 	nop.w

080065c0 <pxCurrentTCBConst2>:
 80065c0:	200005ac 	.word	0x200005ac
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
    }
 80065c4:	bf00      	nop
 80065c6:	bf00      	nop
	...

080065d0 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80065d0:	4807      	ldr	r0, [pc, #28]	@ (80065f0 <xVTORConst>)
 80065d2:	6800      	ldr	r0, [r0, #0]
 80065d4:	6800      	ldr	r0, [r0, #0]
 80065d6:	f380 8808 	msr	MSP, r0
 80065da:	b662      	cpsie	i
 80065dc:	b661      	cpsie	f
 80065de:	f3bf 8f4f 	dsb	sy
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	df66      	svc	102	@ 0x66
 80065e8:	bf00      	nop
 80065ea:	bf00      	nop
 80065ec:	f3af 8000 	nop.w

080065f0 <xVTORConst>:
 80065f0:	e000ed08 	.word	0xe000ed08
        "                                                   \n"
        "   .align 4                                        \n"
        "xVTORConst: .word 0xe000ed08                       \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 80065f4:	bf00      	nop
 80065f6:	bf00      	nop

080065f8 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80065f8:	f3ef 8011 	mrs	r0, BASEPRI
 80065fc:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8006600:	f381 8811 	msr	BASEPRI, r1
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	f3bf 8f6f 	isb	sy
 800660c:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800660e:	bf00      	nop
 8006610:	4618      	mov	r0, r3

08006612 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8006612:	f380 8811 	msr	BASEPRI, r0
 8006616:	f3bf 8f4f 	dsb	sy
 800661a:	f3bf 8f6f 	isb	sy
 800661e:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 8006620:	bf00      	nop
	...

08006630 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8006630:	f3ef 8009 	mrs	r0, PSP
 8006634:	f01e 0f10 	tst.w	lr, #16
 8006638:	bf08      	it	eq
 800663a:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800663e:	f3ef 820b 	mrs	r2, PSPLIM
 8006642:	4673      	mov	r3, lr
 8006644:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8006648:	4a11      	ldr	r2, [pc, #68]	@ (8006690 <pxCurrentTCBConst>)
 800664a:	6811      	ldr	r1, [r2, #0]
 800664c:	6008      	str	r0, [r1, #0]
 800664e:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006652:	f380 8811 	msr	BASEPRI, r0
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	f3bf 8f6f 	isb	sy
 800665e:	f7fe fd6f 	bl	8005140 <vTaskSwitchContext>
 8006662:	f04f 0000 	mov.w	r0, #0
 8006666:	f380 8811 	msr	BASEPRI, r0
 800666a:	4a09      	ldr	r2, [pc, #36]	@ (8006690 <pxCurrentTCBConst>)
 800666c:	6811      	ldr	r1, [r2, #0]
 800666e:	6808      	ldr	r0, [r1, #0]
 8006670:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8006674:	f013 0f10 	tst.w	r3, #16
 8006678:	bf08      	it	eq
 800667a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800667e:	f382 880b 	msr	PSPLIM, r2
 8006682:	f380 8809 	msr	PSP, r0
 8006686:	4718      	bx	r3
 8006688:	f3af 8000 	nop.w
 800668c:	f3af 8000 	nop.w

08006690 <pxCurrentTCBConst>:
 8006690:	200005ac 	.word	0x200005ac
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst: .word pxCurrentTCB              \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 8006694:	bf00      	nop
 8006696:	bf00      	nop
	...

080066a0 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80066a0:	f01e 0f04 	tst.w	lr, #4
 80066a4:	bf0c      	ite	eq
 80066a6:	f3ef 8008 	mrseq	r0, MSP
 80066aa:	f3ef 8009 	mrsne	r0, PSP
 80066ae:	4904      	ldr	r1, [pc, #16]	@ (80066c0 <svchandler_address_const>)
 80066b0:	4708      	bx	r1
 80066b2:	bf00      	nop
 80066b4:	f3af 8000 	nop.w
 80066b8:	f3af 8000 	nop.w
 80066bc:	f3af 8000 	nop.w

080066c0 <svchandler_address_const>:
 80066c0:	080062ed 	.word	0x080062ed
            "   bx r1                                           \n"
            "                                                   \n"
            "   .align 4                                        \n"
            "svchandler_address_const: .word vPortSVCHandler_C  \n"
        );
    }
 80066c4:	bf00      	nop
 80066c6:	bf00      	nop

080066c8 <vPortFree>:
    return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b086      	sub	sp, #24
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	613b      	str	r3, [r7, #16]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d045      	beq.n	8006766 <vPortFree+0x9e>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= heapSTRUCT_SIZE;
 80066da:	2308      	movs	r3, #8
 80066dc:	425b      	negs	r3, r3
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	4413      	add	r3, r2
 80066e2:	613b      	str	r3, [r7, #16]

        /* This unexpected casting is to keep some compilers from issuing
         * byte alignment warnings. */
        pxLink = ( void * ) puc;
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	60fb      	str	r3, [r7, #12]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	db03      	blt.n	80066f8 <vPortFree+0x30>
 80066f0:	f7ff ff82 	bl	80065f8 <ulSetInterruptMask>
 80066f4:	bf00      	nop
 80066f6:	e7fd      	b.n	80066f4 <vPortFree+0x2c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d003      	beq.n	8006708 <vPortFree+0x40>
 8006700:	f7ff ff7a 	bl	80065f8 <ulSetInterruptMask>
 8006704:	bf00      	nop
 8006706:	e7fd      	b.n	8006704 <vPortFree+0x3c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	da2a      	bge.n	8006766 <vPortFree+0x9e>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d126      	bne.n	8006766 <vPortFree+0x9e>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + heapSTRUCT_SIZE, 0, pxLink->xBlockSize - heapSTRUCT_SIZE );
                }
                #endif

                vTaskSuspendAll();
 8006724:	f7fe faf0 	bl	8004d08 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	60bb      	str	r3, [r7, #8]
 800672e:	4b10      	ldr	r3, [pc, #64]	@ (8006770 <vPortFree+0xa8>)
 8006730:	617b      	str	r3, [r7, #20]
 8006732:	e002      	b.n	800673a <vPortFree+0x72>
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	617b      	str	r3, [r7, #20]
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	429a      	cmp	r2, r3
 8006744:	d8f6      	bhi.n	8006734 <vPortFree+0x6c>
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	601a      	str	r2, [r3, #0]
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	601a      	str	r2, [r3, #0]
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	685a      	ldr	r2, [r3, #4]
 8006758:	4b06      	ldr	r3, [pc, #24]	@ (8006774 <vPortFree+0xac>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4413      	add	r3, r2
 800675e:	4a05      	ldr	r2, [pc, #20]	@ (8006774 <vPortFree+0xac>)
 8006760:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                }
                ( void ) xTaskResumeAll();
 8006762:	f7fe fadf 	bl	8004d24 <xTaskResumeAll>
            }
        }
    }
}
 8006766:	bf00      	nop
 8006768:	3718      	adds	r7, #24
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	20000be0 	.word	0x20000be0
 8006774:	20000010 	.word	0x20000010

08006778 <memset>:
 8006778:	4402      	add	r2, r0
 800677a:	4603      	mov	r3, r0
 800677c:	4293      	cmp	r3, r2
 800677e:	d100      	bne.n	8006782 <memset+0xa>
 8006780:	4770      	bx	lr
 8006782:	f803 1b01 	strb.w	r1, [r3], #1
 8006786:	e7f9      	b.n	800677c <memset+0x4>

08006788 <__libc_init_array>:
 8006788:	b570      	push	{r4, r5, r6, lr}
 800678a:	4d0d      	ldr	r5, [pc, #52]	@ (80067c0 <__libc_init_array+0x38>)
 800678c:	2600      	movs	r6, #0
 800678e:	4c0d      	ldr	r4, [pc, #52]	@ (80067c4 <__libc_init_array+0x3c>)
 8006790:	1b64      	subs	r4, r4, r5
 8006792:	10a4      	asrs	r4, r4, #2
 8006794:	42a6      	cmp	r6, r4
 8006796:	d109      	bne.n	80067ac <__libc_init_array+0x24>
 8006798:	4d0b      	ldr	r5, [pc, #44]	@ (80067c8 <__libc_init_array+0x40>)
 800679a:	2600      	movs	r6, #0
 800679c:	4c0b      	ldr	r4, [pc, #44]	@ (80067cc <__libc_init_array+0x44>)
 800679e:	f000 f825 	bl	80067ec <_init>
 80067a2:	1b64      	subs	r4, r4, r5
 80067a4:	10a4      	asrs	r4, r4, #2
 80067a6:	42a6      	cmp	r6, r4
 80067a8:	d105      	bne.n	80067b6 <__libc_init_array+0x2e>
 80067aa:	bd70      	pop	{r4, r5, r6, pc}
 80067ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80067b0:	3601      	adds	r6, #1
 80067b2:	4798      	blx	r3
 80067b4:	e7ee      	b.n	8006794 <__libc_init_array+0xc>
 80067b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80067ba:	3601      	adds	r6, #1
 80067bc:	4798      	blx	r3
 80067be:	e7f2      	b.n	80067a6 <__libc_init_array+0x1e>
 80067c0:	08006878 	.word	0x08006878
 80067c4:	08006878 	.word	0x08006878
 80067c8:	08006878 	.word	0x08006878
 80067cc:	0800687c 	.word	0x0800687c

080067d0 <memcpy>:
 80067d0:	440a      	add	r2, r1
 80067d2:	1e43      	subs	r3, r0, #1
 80067d4:	4291      	cmp	r1, r2
 80067d6:	d100      	bne.n	80067da <memcpy+0xa>
 80067d8:	4770      	bx	lr
 80067da:	b510      	push	{r4, lr}
 80067dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067e0:	4291      	cmp	r1, r2
 80067e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067e6:	d1f9      	bne.n	80067dc <memcpy+0xc>
 80067e8:	bd10      	pop	{r4, pc}
	...

080067ec <_init>:
 80067ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ee:	bf00      	nop
 80067f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067f2:	bc08      	pop	{r3}
 80067f4:	469e      	mov	lr, r3
 80067f6:	4770      	bx	lr

080067f8 <_fini>:
 80067f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067fa:	bf00      	nop
 80067fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067fe:	bc08      	pop	{r3}
 8006800:	469e      	mov	lr, r3
 8006802:	4770      	bx	lr
