Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/isa/Desktop/Audio_reproductor/audiosystem.qsys --block-symbol-file --output-directory=/home/isa/Desktop/Audio_reproductor/audiosystem --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Audio_reproductor/audiosystem.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIOCONFIG [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AUDIOCONFIG
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS2
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding anterior [altera_avalon_pio 18.1]
Progress: Parameterizing module anterior
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding fifo_0 [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_0
Progress: Adding fifo_1 [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_1
Progress: Adding filt1 [altera_avalon_pio 18.1]
Progress: Parameterizing module filt1
Progress: Adding filt2 [altera_avalon_pio 18.1]
Progress: Parameterizing module filt2
Progress: Adding filt3 [altera_avalon_pio 18.1]
Progress: Parameterizing module filt3
Progress: Adding filt4 [altera_avalon_pio 18.1]
Progress: Parameterizing module filt4
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding min1 [altera_avalon_pio 18.1]
Progress: Parameterizing module min1
Progress: Adding min2 [altera_avalon_pio 18.1]
Progress: Parameterizing module min2
Progress: Adding pausa [altera_avalon_pio 18.1]
Progress: Parameterizing module pausa
Progress: Adding seg1 [altera_avalon_pio 18.1]
Progress: Parameterizing module seg1
Progress: Adding seg2 [altera_avalon_pio 18.1]
Progress: Parameterizing module seg2
Progress: Adding siguiente [altera_avalon_pio 18.1]
Progress: Parameterizing module siguiente
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding vga_char_buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module vga_char_buffer
Progress: Adding vga_clk [altera_pll 18.1]
Progress: Parameterizing module vga_clk
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audiosystem.AUDIOCONFIG: The data format must be Left Justified, if using the Altera UP Audio IP Core.
Info: audiosystem.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: audiosystem.anterior: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.filt1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.filt2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.filt3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.filt4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: audiosystem.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: audiosystem.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: audiosystem.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: audiosystem.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: audiosystem.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: audiosystem.pausa: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.siguiente: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.vga_char_buffer: Character Resolution: 80 x 60
Info: audiosystem.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: audiosystem.vga_clk: Able to implement PLL with user settings
Info: audiosystem.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: audiosystem.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: audiosystem.vga_clk: vga_clk.locked must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/isa/Desktop/Audio_reproductor/audiosystem.qsys --synthesis=VERILOG --output-directory=/home/isa/Desktop/Audio_reproductor/audiosystem/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Audio_reproductor/audiosystem.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIOCONFIG [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AUDIOCONFIG
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS2
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding anterior [altera_avalon_pio 18.1]
Progress: Parameterizing module anterior
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding fifo_0 [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_0
Progress: Adding fifo_1 [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_1
Progress: Adding filt1 [altera_avalon_pio 18.1]
Progress: Parameterizing module filt1
Progress: Adding filt2 [altera_avalon_pio 18.1]
Progress: Parameterizing module filt2
Progress: Adding filt3 [altera_avalon_pio 18.1]
Progress: Parameterizing module filt3
Progress: Adding filt4 [altera_avalon_pio 18.1]
Progress: Parameterizing module filt4
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding min1 [altera_avalon_pio 18.1]
Progress: Parameterizing module min1
Progress: Adding min2 [altera_avalon_pio 18.1]
Progress: Parameterizing module min2
Progress: Adding pausa [altera_avalon_pio 18.1]
Progress: Parameterizing module pausa
Progress: Adding seg1 [altera_avalon_pio 18.1]
Progress: Parameterizing module seg1
Progress: Adding seg2 [altera_avalon_pio 18.1]
Progress: Parameterizing module seg2
Progress: Adding siguiente [altera_avalon_pio 18.1]
Progress: Parameterizing module siguiente
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding vga_char_buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module vga_char_buffer
Progress: Adding vga_clk [altera_pll 18.1]
Progress: Parameterizing module vga_clk
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audiosystem.AUDIOCONFIG: The data format must be Left Justified, if using the Altera UP Audio IP Core.
Info: audiosystem.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: audiosystem.anterior: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.filt1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.filt2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.filt3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.filt4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: audiosystem.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: audiosystem.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: audiosystem.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: audiosystem.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: audiosystem.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: audiosystem.pausa: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.siguiente: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audiosystem.vga_char_buffer: Character Resolution: 80 x 60
Info: audiosystem.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: audiosystem.vga_clk: Able to implement PLL with user settings
Info: audiosystem.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: audiosystem.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: audiosystem.vga_clk: vga_clk.locked must be exported, or connected to a matching conduit.
Info: audiosystem: Generating audiosystem "audiosystem" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: AUDIO: Starting Generation of Audio Controller
Info: AUDIO: "audiosystem" instantiated altera_up_avalon_audio "AUDIO"
Info: AUDIOCONFIG: Starting Generation of Audio and Video Config
Info: AUDIOCONFIG: "audiosystem" instantiated altera_up_avalon_audio_and_video_config "AUDIOCONFIG"
Info: JTAG: Starting RTL generation for module 'audiosystem_JTAG'
Info: JTAG:   Generation command is [exec /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audiosystem_JTAG --dir=/tmp/alt0255_8754277950630954845.dir/0004_JTAG_gen/ --quartus_dir=/home/isa/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0255_8754277950630954845.dir/0004_JTAG_gen//audiosystem_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'audiosystem_JTAG'
Info: JTAG: "audiosystem" instantiated altera_avalon_jtag_uart "JTAG"
Info: NIOS2: "audiosystem" instantiated altera_nios2_gen2 "NIOS2"
Info: RAM: Starting RTL generation for module 'audiosystem_RAM'
Info: RAM:   Generation command is [exec /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audiosystem_RAM --dir=/tmp/alt0255_8754277950630954845.dir/0005_RAM_gen/ --quartus_dir=/home/isa/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0255_8754277950630954845.dir/0005_RAM_gen//audiosystem_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'audiosystem_RAM'
Info: RAM: "audiosystem" instantiated altera_avalon_onchip_memory2 "RAM"
Info: anterior: Starting RTL generation for module 'audiosystem_anterior'
Info: anterior:   Generation command is [exec /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audiosystem_anterior --dir=/tmp/alt0255_8754277950630954845.dir/0006_anterior_gen/ --quartus_dir=/home/isa/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0255_8754277950630954845.dir/0006_anterior_gen//audiosystem_anterior_component_configuration.pl  --do_build_sim=0  ]
Info: anterior: Done RTL generation for module 'audiosystem_anterior'
Info: anterior: "audiosystem" instantiated altera_avalon_pio "anterior"
Info: audio_pll_0: "audiosystem" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: fifo_0: Starting RTL generation for module 'audiosystem_fifo_0'
Info: fifo_0:   Generation command is [exec /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=audiosystem_fifo_0 --dir=/tmp/alt0255_8754277950630954845.dir/0007_fifo_0_gen/ --quartus_dir=/home/isa/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0255_8754277950630954845.dir/0007_fifo_0_gen//audiosystem_fifo_0_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_0: Done RTL generation for module 'audiosystem_fifo_0'
Info: fifo_0: "audiosystem" instantiated altera_avalon_fifo "fifo_0"
Info: fifo_1: Starting RTL generation for module 'audiosystem_fifo_1'
Info: fifo_1:   Generation command is [exec /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=audiosystem_fifo_1 --dir=/tmp/alt0255_8754277950630954845.dir/0008_fifo_1_gen/ --quartus_dir=/home/isa/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0255_8754277950630954845.dir/0008_fifo_1_gen//audiosystem_fifo_1_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_1: Done RTL generation for module 'audiosystem_fifo_1'
Info: fifo_1: "audiosystem" instantiated altera_avalon_fifo "fifo_1"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "audiosystem" instantiated altera_hps "hps_0"
Info: min1: Starting RTL generation for module 'audiosystem_min1'
Info: min1:   Generation command is [exec /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/isa/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audiosystem_min1 --dir=/tmp/alt0255_8754277950630954845.dir/0009_min1_gen/ --quartus_dir=/home/isa/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0255_8754277950630954845.dir/0009_min1_gen//audiosystem_min1_component_configuration.pl  --do_build_sim=0  ]
Info: min1: Done RTL generation for module 'audiosystem_min1'
Info: min1: "audiosystem" instantiated altera_avalon_pio "min1"
Info: timer: Starting RTL generation for module 'audiosystem_timer'
Info: timer:   Generation command is [exec /home/isa/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/isa/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=audiosystem_timer --dir=/tmp/alt0255_8754277950630954845.dir/0010_timer_gen/ --quartus_dir=/home/isa/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0255_8754277950630954845.dir/0010_timer_gen//audiosystem_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'audiosystem_timer'
Info: timer: "audiosystem" instantiated altera_avalon_timer "timer"
Info: vga_char_buffer: Starting Generation of Character Buffer
Info: vga_char_buffer: "audiosystem" instantiated altera_up_avalon_video_character_buffer_with_dma "vga_char_buffer"
Info: vga_clk: "audiosystem" instantiated altera_pll "vga_clk"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "audiosystem" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "audiosystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "audiosystem" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "audiosystem" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "audiosystem" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'audiosystem_NIOS2_cpu'
Info: cpu:   Generation command is [exec /home/isa/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/isa/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/isa/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/isa/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audiosystem_NIOS2_cpu --dir=/tmp/alt0255_8754277950630954845.dir/0016_cpu_gen/ --quartus_bindir=/home/isa/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0255_8754277950630954845.dir/0016_cpu_gen//audiosystem_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.15 19:38:17 (*) Starting Nios II generation
Info: cpu: # 2025.06.15 19:38:17 (*)   Checking for plaintext license.
Info: cpu: # 2025.06.15 19:38:18 (*)   Couldn't query license setup in Quartus directory /home/isa/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2025.06.15 19:38:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.06.15 19:38:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.06.15 19:38:18 (*)   Plaintext license not found.
Info: cpu: # 2025.06.15 19:38:18 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.06.15 19:38:18 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.15 19:38:18 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.15 19:38:19 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.15 19:38:19 (*)   Creating plain-text RTL
Info: cpu: # 2025.06.15 19:38:19 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'audiosystem_NIOS2_cpu'
Info: cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info: AUDIO_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "AUDIO_avalon_audio_slave_translator"
Info: NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info: AUDIO_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "AUDIO_avalon_audio_slave_agent"
Info: AUDIO_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "AUDIO_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: vga_char_buffer_avalon_char_buffer_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "vga_char_buffer_avalon_char_buffer_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: vga_char_buffer_avalon_char_buffer_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "vga_char_buffer_avalon_char_buffer_slave_rsp_width_adapter"
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/isa/Desktop/Audio_reproductor/audiosystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: audiosystem: Done "audiosystem" with 60 modules, 155 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
