---
content_type: page
title: Calendar
uid: 66d6db4a-d9de-0386-3063-e4d902c6ff71
---

The first half of the class includes lectures on technology and scaling. In the second half of the course, students will work in small groups on large chip design projects with regular advisory meetings with the instructors.

The calendar below provides information on the course's lecture (L), tutorial (T), quiz (Q), and project (P) sessions. The last lecture or recitation is delivered midway through the course; after that date, class time is spent entirely on group projects.

| ses # | topics | key dates |
| --- | --- | --- |
|  {{< br >}}{{< br >}} L1 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Introduction {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} L2 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Digital Design Using Verilog {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Lab 1 assigned {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} L3 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} CMOS Technology and Logic Gates {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} T1 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Verilog Simulation I {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} L4 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Wires {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} L5 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Synthesis {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} T2 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Verilog Simulation II {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} L6 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Clocking {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Lab 1 due {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} L7 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Bluespec I: Motivation {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Lab 2 assigned {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} L8 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Bluespec II: Designing with Rules {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} L9 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Bluespec III: Modules and Interfaces {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Lab 2 due {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} L10 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Bluespec IV: Rule Scheduling and Synthesis {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} T3 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Bluespec {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Lab 3 assigned {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} L11 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Power {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Hand out project choices {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} L12 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Bluespec V: Processors {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} L13 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Bluespec VI: Modularity and Performance {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Lab 3 due {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} L14 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Transaction Level Design and Verification {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} L15 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Testing {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} Q1 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Quiz {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Preliminary project proposals due {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} P1 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Team Discussion on Preliminary Proposals (Groups 2, 3, 4) {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} P2 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Team Discussion on Preliminary Proposals (Groups 1, 5, 6) {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Project proposals due 2 days after project session 2 {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} P3 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Team Discussion on UTL Design (Groups 2, 3, 6) {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} P4 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Team Discussion on UTL Design (Groups 1, 4, 5) {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} High-level UTL architectural doc due 2 days after project session 4 {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} P5 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Team Discussion on Test Strategy (Groups 2, 3, 6) {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} P6 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Team Discussion on Test Strategy (Groups 1, 4, 5) {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Test strategy doc due 2 days after project session 6 {{< br >}}{{< br >}} Ref impl working with test harness and in CVS {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} P7 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Team Discussion on RTL (All Groups) {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Microarchitectural design doc due 2 days after project session 7 {{< br >}}{{< br >}} Initial RTL design working and in CVS {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} P8 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Team Discussion on Design Exploration (Groups 2, 3, 6) {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} P9 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Team Discussion on Design Exploration (Groups 1, 4, 5) {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Design exploration doc due 2 days after project session 9 {{< br >}}{{< br >}} Multiple alternative designs working and in CVS {{< br >}}{{< br >}}  |
|  {{< br >}}{{< br >}} P10 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Final Team Discussion (Groups 2, 3, 6) {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} P11 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Final Team Discussion (Groups 1, 4, 5) {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} P12 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Project Presentations (Groups 2, 3, 6) {{< br >}}{{< br >}}  |  |
|  {{< br >}}{{< br >}} P13 {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Project Presentations (Groups 1, 4, 5) {{< br >}}{{< br >}}  |  {{< br >}}{{< br >}} Final report due 2 days after project session 13 {{< br >}}{{< br >}}