
  Linking design 'design_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (13 designs)              /users/ugrad/2018/winter/jiajunc/Complete-RISC-V-Processor/Lab2/Lab_Files/qip/syn/design_top.db, etc
  saed32lvt_tt1p05vn40c (library) /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db
  saed32sram_tt1p05vn40c (library) /users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db
  dw_foundation.sldb (library) /ecelib/linware/synopsys15/dc/libraries/syn/dw_foundation.sldb

1
