
---------- Begin Simulation Statistics ----------
simSeconds                                   0.491797                       # Number of seconds simulated (Second)
simTicks                                 491796552000                       # Number of ticks simulated (Tick)
finalTick                                491796552000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  58198.18                       # Real time elapsed on the host (Second)
hostTickRate                                  8450376                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     724208                       # Number of bytes of host memory used (Byte)
simInsts                                   2540918284                       # Number of instructions simulated (Count)
simOps                                     3985162944                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    43660                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      68476                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       983593105                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.718808                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.391193                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     2539209132                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                 9194572                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    2491918855                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                781493                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined           387001054                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        275934688                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved            3194166                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          983405429                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.533969                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.113841                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                275037359     27.97%     27.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 91868848      9.34%     37.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                101404786     10.31%     47.62% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                185196015     18.83%     66.45% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                140648900     14.30%     80.76% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 98870526     10.05%     90.81% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 56441729      5.74%     96.55% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                 25444342      2.59%     99.14% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  8492924      0.86%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            983405429                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                3500098     12.75%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   115      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     5      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   10      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                1      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     12.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               6875296     25.04%     37.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite             10125625     36.88%     74.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          3417925     12.45%     87.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite         3539863     12.89%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass     80329845      3.22%      3.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu   1461283750     58.64%     61.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      2000157      0.08%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv           46      0.00%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      2130775      0.09%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           38      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         1128      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            6      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          490      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc      2131307      0.09%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd           19      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            9      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult           12      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead    562311347     22.57%     84.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite    349744095     14.04%     98.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     15648075      0.63%     99.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     16337754      0.66%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    2491918855                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.533485                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           27458938                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.011019                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              5913149142                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites             2879353578                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses     2430088095                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 82334428                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                57986912                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        33005077                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                 2394774898                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    44273050                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numRecvResp                     582724498                       # Number of received responses (Count)
system.cpu0.numRecvRespBytes               3985453295                       # Number of received response bytes (Byte)
system.cpu0.recvRespAvgBW                        4.05                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu0.recvRespAvgSize                      6.84                       # Average packet size per received response ((Byte/Count))
system.cpu0.recvRespAvgRate                      0.59                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu0.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu0.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu0.numSquashedInsts                 14648206                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           1583                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         187676                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads     593149884                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores    378460867                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads    173490387                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     74339955                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return     77020099     33.49%     33.49% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect     77360835     33.64%     67.13% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          520      0.00%     67.13% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     63280938     27.51%     94.64% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond     11287572      4.91%     99.55% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.55% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond      1038375      0.45%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total     229988339                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return     14392003     31.98%     31.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect     14733027     32.74%     64.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          227      0.00%     64.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond     11723200     26.05%     90.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond      4114467      9.14%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond        38116      0.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total     45001040                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return         1040      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          733      0.01%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          133      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond      5823330     94.08%     94.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          327      0.01%     94.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     94.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond       364168      5.88%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total      6189731                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return     62628096     33.86%     33.86% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect     62627808     33.86%     67.71% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          293      0.00%     67.71% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     51557732     27.87%     95.58% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      7173105      3.88%     99.46% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.46% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond      1000259      0.54%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total    184987293                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return         1030      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          509      0.01%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          129      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond      5788929     94.05%     94.08% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          178      0.00%     94.08% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.08% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond       364120      5.92%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total      6154895                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectCond      5788280    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::total      5788280                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::Return         1030      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallDirect          509      0.14%      0.42% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallIndirect          129      0.04%      0.45% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectCond          649      0.18%      0.63% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectUncond          178      0.05%      0.68% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.68% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       364120     99.32%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::total       366615                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget     31841653     13.84%     13.84% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB    120098643     52.22%     66.06% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS     77020099     33.49%     99.55% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect      1027944      0.45%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total    229988339                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch      3215517     51.95%     51.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return      2609301     42.16%     94.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect         1040      0.02%     94.12% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect       363860      5.88%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total      6189718                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         63280938                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     31454756                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect          6189731                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          1307                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.BTBLookups           229988339                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates             3215083                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits              141081753                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.613430                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1809                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups        1038895                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits           1027944                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses           10951                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return     77020099     33.49%     33.49% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect     77360835     33.64%     67.13% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          520      0.00%     67.13% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     63280938     27.51%     94.64% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond     11287572      4.91%     99.55% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.55% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond      1038375      0.45%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total    229988339                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return     77020099     86.63%     86.63% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         1003      0.00%     86.63% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          520      0.00%     86.63% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond     10846117     12.20%     98.83% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          472      0.00%     98.83% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     98.83% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond      1038375      1.17%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total     88906586                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          733      0.02%      0.02% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      0.02% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond      3214023     99.97%     99.99% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          327      0.01%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total      3215083                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          733      0.02%      0.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond      3214023     99.97%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          327      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total      3215083                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups      1038895                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits      1027944                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses        10951                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords       364301                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords      1403196                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes            91753358                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops              91753353                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes          29125257                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used              62628096                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct           62627066                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect             1030                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts      386095082                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls        6000406                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts          6188979                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    932512379                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.317827                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.991789                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      423335201     45.40%     45.40% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1      143581273     15.40%     60.79% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       43549936      4.67%     65.46% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       85270255      9.14%     74.61% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4       26624627      2.86%     77.46% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        9343251      1.00%     78.47% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6       15751520      1.69%     80.16% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7       53263692      5.71%     85.87% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8      131792624     14.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    932512379                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                    4000268                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls             62628101                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass     63128539      2.92%      2.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu   1276649006     59.07%     61.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      2000156      0.09%     62.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv           35      0.00%     62.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      2001630      0.09%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           26      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu          994      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          438      0.00%     62.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc      2002148      0.09%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd           19      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            9      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult           12      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     62.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead    503121520     23.28%     85.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite    302038772     13.97%     99.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      4229290      0.20%     99.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      6230027      0.29%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   2161402629                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples    131792624                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts          1368367470                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            2161402629                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP    1368367470                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      2161402629                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.718808                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.391193                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs         815619609                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts          15465562                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts       2085610452                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts       507350810                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts      308268799                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass     63128539      2.92%      2.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu   1276649006     59.07%     61.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      2000156      0.09%     62.08% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           35      0.00%     62.08% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd      2001630      0.09%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           26      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          994      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            6      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          438      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc      2002148      0.09%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd           19      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            9      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult           12      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     62.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead    503121520     23.28%     85.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite    302038772     13.97%     99.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead      4229290      0.20%     99.71% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      6230027      0.29%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   2161402629                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl    184987293                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl    121358645                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl     63628648                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     51557732                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl    133429561                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall     62628101                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn     62628096                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data    575137954                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total        575137954                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data    575167138                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total       575167138                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3460108                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3460108                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      3557092                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3557092                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 238579749484                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 238579749484                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 238579749484                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 238579749484                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data    578598062                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total    578598062                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data    578724230                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total    578724230                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.005980                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.005980                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.006146                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.006146                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 68951.532578                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 68951.532578                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 67071.571240                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 67071.571240                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        54199                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets      5702967                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         1899                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets       120976                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     28.540811                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    47.141309                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       810353                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           810353                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      2356532                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2356532                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      2356532                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2356532                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1103576                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1103576                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1200550                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1200550                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  85706386984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  85706386984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  92720973984                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  92720973984                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.001907                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.001907                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.002074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.002074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 77662.423779                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 77662.423779                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 77232.080283                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 77232.080283                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1199498                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data      2000120                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total      2000120                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           14                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           14                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       739500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       739500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data      2000134                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total      2000134                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.000007                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.000007                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 52821.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 52821.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           14                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           14                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data   7501976500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total   7501976500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.000007                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.000007                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 535855464.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 535855464.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data      2000134                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total      2000134                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data      2000134                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total      2000134                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data    269994551                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total      269994551                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2764838                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2764838                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 183252932500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 183252932500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data    272759389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total    272759389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.010137                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.010137                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 66279.808256                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 66279.808256                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      2356519                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2356519                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       408319                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       408319                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  31075185500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  31075185500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.001497                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.001497                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 76105.166549                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 76105.166549                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data        29184                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        29184                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data        96984                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total        96984                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data       126168                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total       126168                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.768689                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.768689                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data        96974                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total        96974                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data   7014587000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total   7014587000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.768610                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.768610                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 72334.718584                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 72334.718584                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data    305143403                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total     305143403                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       695270                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       695270                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  55326816984                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  55326816984                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data    305838673                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total    305838673                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.002273                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.002273                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 79576.016489                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 79576.016489                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           13                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           13                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       695257                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       695257                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  54631201484                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  54631201484                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.002273                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.002273                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 78576.988774                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 78576.988774                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.799603                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs           580367956                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1200548                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            483.419202                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.799603                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          973                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses        1166649544                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses       1166649544                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles               242081590                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            314760562                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                376921736                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             41950378                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               7691163                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved           115829140                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1081                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            2650664454                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5331                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.executeStats0.numInsts         2477270649                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches       207865137                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts      576519558                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts     361217378                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.518593                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     442557743                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    422316978                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads      20600783                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites     16694707                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads   2819003612                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites   1736141149                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs        937736936                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads   1293750313                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches         198146686                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    672321275                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles               15384446                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 378                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         2076                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          277                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                301792199                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes              5519456                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         983405429                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.778155                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.271310                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               512494774     52.11%     52.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                17392282      1.77%     53.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                12237570      1.24%     55.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                77392118      7.87%     63.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                39375029      4.00%     67.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                39579483      4.02%     71.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                74366318      7.56%     78.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                28129508      2.86%     81.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               182438347     18.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           983405429                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts           1708143918                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.736637                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches         229988339                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.233825                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles    303389200                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst    301789116                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        301789116                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst    301789116                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       301789116                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3082                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3082                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3082                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3082                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    223496497                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    223496497                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    223496497                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    223496497                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst    301792198                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    301792198                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst    301792198                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    301792198                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000010                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000010                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000010                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000010                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 72516.708955                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 72516.708955                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 72516.708955                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 72516.708955                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          931                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     71.615385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2305                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2305                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          518                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          518                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          518                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          518                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2564                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2564                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2564                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2564                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    189712997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    189712997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    189712997                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    189712997                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 73991.028471                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 73991.028471                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 73991.028471                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 73991.028471                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2305                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst    301789116                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      301789116                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3082                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3082                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    223496497                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    223496497                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst    301792198                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    301792198                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000010                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000010                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 72516.708955                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 72516.708955                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          518                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          518                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2564                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2564                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    189712997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    189712997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 73991.028471                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 73991.028471                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.772070                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs           301791679                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2563                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          117749.387046                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   255.772070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999110                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999110                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          255                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          128                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         603586959                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        603586959                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  7691163                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  63944937                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                28288160                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            2548403704                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                4637                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts               593149884                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts              378460867                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts              3064825                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    63044                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                26319471                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents       1935760                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect       2974544                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect      3327856                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts             6302400                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              2470666474                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             2463093172                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst               1590622279                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               2397034015                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.504179                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.663579                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                  299798284                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               85799074                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses              244983                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation            1935760                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              70192068                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                122455                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples         507225850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             2.696479                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            4.174405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9             506899526     99.94%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                7196      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               54182      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                2260      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 621      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                 688      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                2416      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                 656      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 736      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 965      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               174      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               851      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129              1105      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              1231      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            144237      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              5297      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              9021      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             42019      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              1199      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              1047      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             37354      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              1198      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               542      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               515      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               467      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               537      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               524      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               465      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               417      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               481      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            7923      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1055                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total           507225850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.addedLoadsAndStores        971610751                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu0.mmu.dtb.rdAccesses              575410003                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses              361330014                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     6364                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    11167                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              301792530                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      607                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               7691163                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles               262574046                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              103296358                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          1468                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                397409584                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            212432810                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            2615353791                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                 3975                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              31248037                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents              30613343                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             144142376                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands         3064222215                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 7638325757                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups              3004301228                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 22366120                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           2559378868                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps               504843318                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     47                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 48                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                221990661                       # count of insts added to the skid buffer (Count)
system.cpu0.rename.intReturned             1530874395                       # count of registers freed and written back to integer free list (Count)
system.cpu0.rename.fpReturned                 9235119                       # count of registers freed and written back to floating point free list (Count)
system.cpu0.rob.reads                      3341691570                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     5145903086                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts              1368367470                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                2161402629                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   45                       # Number of system calls (Count)
system.cpu1.numCycles                       743024316                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.633682                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.578079                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                     2092612488                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     237                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                    2063234284                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                410869                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined           268852377                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined        141035669                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                180                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          743006502                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.776872                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.057283                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                174212512     23.45%     23.45% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 52883182      7.12%     30.56% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 71831987      9.67%     40.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                165838293     22.32%     62.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                125175942     16.85%     79.40% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                 82478518     11.10%     90.50% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                 44098759      5.94%     96.44% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                 20415135      2.75%     99.18% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  6072174      0.82%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            743006502                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                1669528     12.28%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     12.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead               2928316     21.54%     33.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              5257734     38.67%     72.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          1956060     14.39%     86.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite         1783387     13.12%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass     66253711      3.21%      3.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu   1191032939     57.73%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd          133      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            2      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc          132      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead    483337623     23.43%     84.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite    304318239     14.75%     99.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      9561633      0.46%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      8729872      0.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total    2063234284                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.776806                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                           13595025                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.006589                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads              4842773972                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites             2332894766                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses     2025855933                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 40706985                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                28570469                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        16030431                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                 1988544247                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    22031351                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numRecvResp                     491415390                       # Number of received responses (Count)
system.cpu1.numRecvRespBytes               3378743979                       # Number of received response bytes (Byte)
system.cpu1.recvRespAvgBW                        4.55                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu1.recvRespAvgSize                      6.88                       # Average packet size per received response ((Byte/Count))
system.cpu1.recvRespAvgRate                      0.66                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu1.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu1.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu1.numSquashedInsts                 12262772                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            147                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          17814                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                   240568788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads     499988409                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores    321783679                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads    126577180                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores     49802444                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return     66306275     36.37%     36.37% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect     65696630     36.03%     72.40% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect           11      0.00%     72.40% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond     40603378     22.27%     94.67% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond      8686988      4.76%     99.43% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.43% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond      1037784      0.57%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total     182331066                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return     11680914     41.08%     41.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect     11071270     38.94%     80.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            7      0.00%     80.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond      2692260      9.47%     89.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond      2949962     10.38%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond        37786      0.13%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total     28432199                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return         1029      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           78      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            4      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond      5549988     93.83%     93.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           33      0.00%     93.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     93.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond       364004      6.15%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total      5915136                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return     54625361     35.49%     35.49% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect     54625360     35.49%     70.99% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            4      0.00%     70.99% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond     37911107     24.63%     95.62% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond      5737026      3.73%     99.35% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.35% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond       999998      0.65%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total    153898856                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return         1028      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           47      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            3      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond      5515651     93.79%     93.81% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           16      0.00%     93.81% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.81% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond       363993      6.19%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total      5880738                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectCond      5515576    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::total      5515576                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::Return         1028      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallDirect           47      0.01%      0.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallIndirect            3      0.00%      0.30% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectCond           75      0.02%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectUncond           16      0.00%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       363993     99.68%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::total       365162                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget     19280166     10.57%     10.57% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB     95717223     52.50%     63.07% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS     66306272     36.37%     99.44% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect      1027405      0.56%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total    182331066                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch      3075961     52.00%     52.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return      2474305     41.83%     93.83% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect         1029      0.02%     93.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect       363836      6.15%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total      5915131                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted         40603378                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken     21335312                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect          5915136                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           141                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.BTBLookups           182331066                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates             3075793                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits              112596405                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.617538                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            200                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups        1037795                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits           1027405                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses           10390                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return     66306275     36.37%     36.37% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect     65696630     36.03%     72.40% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect           11      0.00%     72.40% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond     40603378     22.27%     94.67% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond      8686988      4.76%     99.43% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.43% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond      1037784      0.57%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total    182331066                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return     66306275     95.08%     95.08% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          122      0.00%     95.08% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect           11      0.00%     95.08% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond      2390414      3.43%     98.51% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           55      0.00%     98.51% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     98.51% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond      1037784      1.49%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total     69734661                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           78      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond      3075682    100.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           33      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total      3075793                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           78      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond      3075682    100.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           33      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total      3075793                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups      1037795                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits      1027405                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses        10390                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords       364008                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords      1401803                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes            77377555                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops              77377552                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes          22752191                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used              54625361                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct           54624333                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect             1028                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts      268492621                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts          5915157                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    707379607                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.578192                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.053575                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      282094496     39.88%     39.88% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1      114245338     16.15%     56.03% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       38810806      5.49%     61.52% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       72016888     10.18%     71.70% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4       24294144      3.43%     75.13% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        6785125      0.96%     76.09% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6       11096957      1.57%     77.66% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7       46128066      6.52%     84.18% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8      111907787     15.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    707379607                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         36                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls             54625364                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass     55125370      3.02%      3.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu   1062125961     58.24%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd          129      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            2      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          129      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead    434277695     23.81%     85.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite    264773623     14.52%     99.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3728574      0.20%     99.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      3728832      0.20%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total   1823760315                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples    111907787                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts          1172550814                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps            1823760315                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP    1172550814                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP      1823760315                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.633682                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.578079                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs         706508724                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts           7457795                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts       1762792782                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts       438006269                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts      268502455                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass     55125370      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu   1062125961     58.24%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          129      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            2      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          129      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead    434277695     23.81%     85.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite    264773623     14.52%     99.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      3728574      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite      3728832      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total   1823760315                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl    153898857                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl     98273494                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl     55625363                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl     37911108                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl    115987749                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall     54625364                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn     54625361                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data    489427938                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total        489427938                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data    489457078                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total       489457078                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      1861277                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        1861277                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      1958277                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       1958277                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 136550112006                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 136550112006                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 136550112006                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 136550112006                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data    491289215                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total    491289215                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data    491415355                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total    491415355                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.003789                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.003789                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.003985                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.003985                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 73363.670215                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 73363.670215                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 69729.722611                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 69729.722611                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       173142                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets      3370128                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs         3656                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets        60598                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     47.358315                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    55.614509                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       487381                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           487381                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      1195552                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1195552                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      1195552                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1195552                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       665725                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       665725                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       762718                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       762718                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  50290460006                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  50290460006                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  57804112506                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  57804112506                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.001355                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.001355                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.001552                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.001552                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 75542.393640                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 75542.393640                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 75787.004510                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 75787.004510                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                761668                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            7                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            7                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           11                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data        77000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total        77000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           18                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           18                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.611111                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.611111                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data         7000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total         7000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           11                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           11                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data       213500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total       213500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.611111                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.611111                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 19409.090909                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 19409.090909                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           18                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           18                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           18                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           18                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data    221487733                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total      221487733                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      1479045                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1479045                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 107291978500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 107291978500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data    222966778                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total    222966778                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.006633                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.006633                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 72541.388869                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 72541.388869                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      1195548                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1195548                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       283497                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       283497                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  21414615500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  21414615500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.001271                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.001271                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 75537.361947                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 75537.361947                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data        29140                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total        29140                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data        97000                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total        97000                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data       126140                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total       126140                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.768987                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.768987                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data        96993                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total        96993                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data   7513652500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total   7513652500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.768931                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.768931                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 77465.925376                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 77465.925376                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data    267940205                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total     267940205                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       382232                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       382232                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  29258133506                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  29258133506                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data    268322437                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total    268322437                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.001425                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.001425                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 76545.484172                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 76545.484172                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            4                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       382228                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       382228                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  28875844506                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  28875844506                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.001425                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.001425                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 75546.125627                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 75546.125627                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          812.695291                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs           490219832                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            762713                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            642.731712                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick        79770116500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   812.695291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.793648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.793648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024           91                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           84                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.088867                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         983593495                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        983593495                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles               210019153                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            178452353                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                319662158                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             28707581                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles               6165257                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            92061425                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  114                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts            2163845382                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  610                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts         2050971505                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches       168831146                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts      491522500                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts     308300523                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           2.760302                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads     328572814                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites    317450076                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads       8726710                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites      7328297                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads   2360780047                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites   1447886077                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs        799823023                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads   1079672159                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches         163050900                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    482731386                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles               12330736                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          952                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                252731213                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes              4363016                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         743006502                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.974954                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.292477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               362040860     48.73%     48.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                14336814      1.93%     50.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 8712437      1.17%     51.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                62502160      8.41%     60.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                31072052      4.18%     64.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                31850439      4.29%     68.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                65378004      8.80%     77.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                21576407      2.90%     80.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8               145537329     19.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           743006502                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts           1422121193                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.913963                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches         182331066                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.245390                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles    254108655                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst    252730880                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total        252730880                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst    252730880                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total       252730880                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          333                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            333                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          333                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           333                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     24523500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     24523500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     24523500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     24523500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst    252731213                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total    252731213                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst    252731213                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total    252731213                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 73644.144144                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 73644.144144                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 73644.144144                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 73644.144144                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          288                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            72                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks           70                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total               70                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           55                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           55                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           55                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           55                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          278                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          278                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          278                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          278                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     20628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     20628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     20628000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     20628000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 74201.438849                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 74201.438849                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 74201.438849                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 74201.438849                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                    70                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst    252730880                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total      252730880                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          333                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          333                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     24523500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     24523500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst    252731213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total    252731213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 73644.144144                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 73644.144144                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           55                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           55                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          278                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          278                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     20628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     20628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 74201.438849                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 74201.438849                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          119.259112                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs           252731158                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               278                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          909104.884892                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick        79770014000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   119.259112                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.465856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.465856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          208                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          202                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         505462704                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        505462704                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                  6165257                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  29498274                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                19884709                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts            2092612725                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                4222                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts               499988409                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts              321783679                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   54                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      687                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                19877771                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           136                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect       2839401                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect      3187496                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts             6026897                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit              2046560870                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount             2041886364                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst               1312533813                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst               1985320490                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.748075                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.661119                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                  267540171                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads               61982137                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses              220834                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                136                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              53281224                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 63418                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples         437881308                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             2.657907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            4.116830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9             437606015     99.94%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                6718      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               54873      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                2527      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 494      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 545      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                6461      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                1529      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                1343      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                1139      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               145      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119              1056      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              1366      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              1129      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             96313      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              4203      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              7082      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             38327      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              1157      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               858      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             33614      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1118      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               565      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               522      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               731      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               741      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               700      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               597      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               545      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               581      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            8314      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1083                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total           437881308                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.addedLoadsAndStores        821772088                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu1.mmu.dtb.rdAccesses              490997070                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses              308413154                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     4323                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4331                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses              252731368                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      201                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  40514395000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  40514395000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  40514395000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 451282157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  40514395000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles               6165257                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles               224274973                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               50275286                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                333562847                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            128728139                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts            2140555082                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 2587                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               2347721                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents              23644717                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              98189551                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands         2395447565                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                 6184106964                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups              2479261025                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  9218557                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps           2081024422                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps               314423046                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                144040890                       # count of insts added to the skid buffer (Count)
system.cpu1.rename.intReturned             1295028326                       # count of registers freed and written back to integer free list (Count)
system.cpu1.rename.fpReturned                 3728963                       # count of registers freed and written back to floating point free list (Count)
system.cpu1.rob.reads                      2684474769                       # The number of ROB reads (Count)
system.cpu1.rob.writes                     4220147117                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts              1172550814                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                1823760315                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   374                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                132889                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    65                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                119005                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    252333                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  374                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data               132889                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   65                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data               119005                       # number of overall hits (Count)
system.l2.overallHits::total                   252333                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2188                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             1066773                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 213                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              643666                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1712840                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2188                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            1066773                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                213                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             643666                       # number of overall misses (Count)
system.l2.overallMisses::total                1712840                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      181762000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data    89441087500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst       19441000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    55347269000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       144989559500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     181762000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data   89441087500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst      19441000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   55347269000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      144989559500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2562                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1199662                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               278                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            762671                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1965173                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2562                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1199662                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              278                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           762671                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1965173                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.854020                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.889228                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.766187                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.843963                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.871598                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.854020                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.889228                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.766187                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.843963                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.871598                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 83072.212066                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 83842.661466                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 91272.300469                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 85987.560319                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84648.630053                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 83072.212066                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 83842.661466                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 91272.300469                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 85987.560319                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84648.630053                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1058829                       # number of writebacks (Count)
system.l2.writebacks::total                   1058829                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                37                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    51                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               37                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   51                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2181                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         1066771                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst             176                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          643661                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1712789                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2181                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        1066771                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst            176                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         643661                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1712789                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    159438500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data  78773187500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst     14531500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data  48910281000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   127857438500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    159438500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data  78773187500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst     14531500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data  48910281000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  127857438500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.851288                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.889226                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.633094                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.843956                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.871572                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.851288                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.889226                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.633094                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.843956                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.871572                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 73103.392939                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 73842.640548                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 82565.340909                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 75987.641010                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74648.680310                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 73103.392939                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 73842.640548                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 82565.340909                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 75987.641010                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74648.680310                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        2016115                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       191254                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         191254                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            374                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             65                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                439                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2188                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          213                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2401                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    181762000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst     19441000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    201203000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2562                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          278                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2840                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.854020                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.766187                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.845423                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 83072.212066                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 91272.300469                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83799.666805                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            7                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           37                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             44                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2181                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst          176                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2357                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    159438500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     14531500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    173970000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.851288                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.633094                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.829930                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 73103.392939                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 82565.340909                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73809.927874                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data             59182                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data             55146                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                114328                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          635635                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          327068                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              962703                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  52926232500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  27698964500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    80625197000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        694817                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        382214                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1077031                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.914824                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.855720                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.893849                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 83265.132505                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 84688.702349                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83748.775064                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       635635                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       327068                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          962703                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  46569882500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  24428284500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  70998167000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.914824                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.855720                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.893849                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 73265.132505                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 74688.702349                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73748.775064                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data         73707                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         63859                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            137566                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       431138                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       316598                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          747736                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  36514855000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  27648304500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  64163159500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       504845                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       380457                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        885302                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.854001                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.832152                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.844611                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 84694.123459                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 87329.371948                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85809.910851                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       431136                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       316593                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       747729                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  32203305000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  24481996500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  56685301500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.853997                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.832139                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.844603                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 74694.075651                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 77329.557192                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75809.954542                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        59000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         59000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.181818                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data        29500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        29500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        39000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        39000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.181818                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1297734                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1297734                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1297734                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1297734                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4094.610778                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3734314                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2020211                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.848477                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     597.678283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst        6.157937                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data     2040.659182                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.911177                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     1449.204198                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.145918                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.001503                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.498208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.353810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  194                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1431                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2471                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   33425171                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  33425171                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1058829.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      2180.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples   1065684.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       176.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    642769.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001972624750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        62634                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        62634                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4436101                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             998021                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1712788                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1058829                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1712788                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1058829                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1979                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1712788                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1058829                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1277904                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  276991                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  107689                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   33161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    9596                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    5442                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  25210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  26443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  48097                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  55454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  61296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  63335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  63865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  64161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  64766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  64833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  66067                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  65979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  65273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  65266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  66623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  63529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  65422                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  62928                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        62634                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      27.313999                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     25.090834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         62601     99.95%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511           29      0.05%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         62634                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        62634                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.904541                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.869956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.094706                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            35842     57.22%     57.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1014      1.62%     58.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            22364     35.71%     94.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             2885      4.61%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              428      0.68%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               75      0.12%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               17      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                5      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         62634                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  126656                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               109618432                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             67765056                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              222893860.38639817                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              137790831.84788167                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  491796515500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     177440.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       139520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     68203776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        11264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     41137216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     67763136                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 283694.546927201736                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 138682908.049343138933                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 22903.779935407110                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 83646816.621032342315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 137786927.794483602047                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         2180                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data      1066771                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          176                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       643661                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1058829                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     69550500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  34935703750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      7233250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  22408271500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 11778767156750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     31903.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     32749.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     41098.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     34813.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  11124333.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       139520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     68273344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        11264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     41194304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      109618432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       139520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        11264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       150784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     67765056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     67765056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data      1066771                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          176                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       643661                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1712788                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1058829                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1058829                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst        283695                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     138824365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         22904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      83762897                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         222893860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       283695                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        22904                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        306598                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    137790832                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        137790832                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    137790832                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       283695                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    138824365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        22904                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     83762897                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        360684692                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1710809                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1058799                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       106971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       106430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       106397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       106946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       106554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       106103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       108558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       106844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       106380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       106422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       107037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       107370                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       107408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       107044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       106531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       107814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        65799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        65730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        65886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        66044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        65903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        65791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        67775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        66296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        66146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        66099                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        66309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        66403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        66119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        65995                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        65774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        66730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             25343090250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8554045000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        57420759000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14813.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33563.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1297239                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             944342                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            75.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       528023                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   335.693377                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   194.563466                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   343.011941                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       183339     34.72%     34.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       128749     24.38%     59.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        28945      5.48%     64.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        38528      7.30%     71.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        37820      7.16%     79.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        14347      2.72%     81.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        13385      2.53%     84.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        18744      3.55%     87.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        64166     12.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       528023                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         109491776                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       67763136                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              222.636323                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              137.786928                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.82                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               80.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1885645440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1002240525                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     6103293420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2762549280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 38821891680.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 153295635270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  59758814880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  263630070495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   536.055142                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 153502687000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16422120000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 321871745000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1884467340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1001606760                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     6111882840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2764381500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 38821891680.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 152240272290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  60647541600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  263472044010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   535.733817                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 155764219750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16422120000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 319610212250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              750085                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1058829                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            649056                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                24                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             963138                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            962703                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         750085                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5133920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5133920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5133920                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    177383488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    177383488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                177383488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              457                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1713247                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1713247    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1713247                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          7968107000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         9101595000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3421132                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1708561                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             888623                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2356563                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2375                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1620718                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               33                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              33                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1077479                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1077479                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2842                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        885782                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7430                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      3599733                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          626                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      2287071                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5894860                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       311424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    128640960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        22272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     80003328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               208977984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2017067                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  67824576                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3982251                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.126788                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.332920                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3477595     87.33%     87.33% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  504411     12.67%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     245      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3982251                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 491796552000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3264949496                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3847993                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1800961740                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            436461                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy        1144227700                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3929677                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1964527                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         3666                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          500004                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       499759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          245                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
