#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001eb6d49c330 .scope module, "controller_tb" "controller_tb" 2 3;
 .timescale -9 -9;
v000001eb6d52f8e0_0 .net "ALUControl", 1 0, v000001eb6d52dd30_0;  1 drivers
v000001eb6d52e9e0_0 .var "ALUFlags", 3 0;
v000001eb6d52ec60_0 .net "ALUSrcA", 1 0, L_000001eb6d52f0c0;  1 drivers
v000001eb6d52e120_0 .net "ALUSrcB", 1 0, L_000001eb6d52f660;  1 drivers
v000001eb6d52ea80_0 .net "AdrSrc", 0 0, L_000001eb6d52eee0;  1 drivers
v000001eb6d52eda0_0 .net "IRWrite", 0 0, L_000001eb6d52e440;  1 drivers
v000001eb6d52f520_0 .net "ImmSrc", 1 0, L_000001eb6d4ce800;  1 drivers
v000001eb6d52e080_0 .var "Instr", 31 12;
v000001eb6d52ebc0_0 .net "MemWrite", 0 0, L_000001eb6d4ce870;  1 drivers
v000001eb6d52f5c0_0 .net "PCWrite", 0 0, L_000001eb6d4ce720;  1 drivers
v000001eb6d52f840_0 .net "RegSrc", 1 0, L_000001eb6d52e620;  1 drivers
v000001eb6d52e1c0_0 .net "RegWrite", 0 0, L_000001eb6d4cef70;  1 drivers
v000001eb6d52f700_0 .net "ResultSrc", 1 0, L_000001eb6d52ef80;  1 drivers
v000001eb6d52f980_0 .var "clk", 0 0;
v000001eb6d52f020_0 .var "reset", 0 0;
S_000001eb6d49c4c0 .scope module, "ctrl" "controller" 2 24, 3 4 0, S_000001eb6d49c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v000001eb6d52fe80_0 .net "ALUControl", 1 0, v000001eb6d52dd30_0;  alias, 1 drivers
v000001eb6d52ff20_0 .net "ALUFlags", 3 0, v000001eb6d52e9e0_0;  1 drivers
v000001eb6d52f480_0 .net "ALUSrcA", 1 0, L_000001eb6d52f0c0;  alias, 1 drivers
v000001eb6d52e3a0_0 .net "ALUSrcB", 1 0, L_000001eb6d52f660;  alias, 1 drivers
v000001eb6d52f200_0 .net "AdrSrc", 0 0, L_000001eb6d52eee0;  alias, 1 drivers
v000001eb6d52e260_0 .net "FlagW", 1 0, v000001eb6d52d1f0_0;  1 drivers
v000001eb6d52e8a0_0 .net "IRWrite", 0 0, L_000001eb6d52e440;  alias, 1 drivers
v000001eb6d52f7a0_0 .net "ImmSrc", 1 0, L_000001eb6d4ce800;  alias, 1 drivers
v000001eb6d52fc00_0 .net "Instr", 31 12, v000001eb6d52e080_0;  1 drivers
v000001eb6d52fd40_0 .net "MemW", 0 0, L_000001eb6d52e300;  1 drivers
v000001eb6d52eb20_0 .net "MemWrite", 0 0, L_000001eb6d4ce870;  alias, 1 drivers
v000001eb6d52f160_0 .net "NextPC", 0 0, L_000001eb6d52ed00;  1 drivers
v000001eb6d52e800_0 .net "PCS", 0 0, L_000001eb6d4cee20;  1 drivers
v000001eb6d52f2a0_0 .net "PCWrite", 0 0, L_000001eb6d4ce720;  alias, 1 drivers
v000001eb6d52e940_0 .net "RegSrc", 1 0, L_000001eb6d52e620;  alias, 1 drivers
v000001eb6d52fac0_0 .net "RegW", 0 0, L_000001eb6d52ee40;  1 drivers
v000001eb6d52f340_0 .net "RegWrite", 0 0, L_000001eb6d4cef70;  alias, 1 drivers
v000001eb6d52e580_0 .net "ResultSrc", 1 0, L_000001eb6d52ef80;  alias, 1 drivers
v000001eb6d52e760_0 .net "clk", 0 0, v000001eb6d52f980_0;  1 drivers
v000001eb6d52f3e0_0 .net "reset", 0 0, v000001eb6d52f020_0;  1 drivers
L_000001eb6d52cf70 .part v000001eb6d52e080_0, 14, 2;
L_000001eb6d531c70 .part v000001eb6d52e080_0, 8, 6;
L_000001eb6d5318b0 .part v000001eb6d52e080_0, 0, 4;
L_000001eb6d532530 .part v000001eb6d52e080_0, 16, 4;
S_000001eb6d49c650 .scope module, "cl" "condlogic" 3 61, 4 8 0, S_000001eb6d49c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_000001eb6d4ced40 .functor AND 2, v000001eb6d52d1f0_0, L_000001eb6d532670, C4<11>, C4<11>;
L_000001eb6d4cf3d0 .functor AND 1, L_000001eb6d4cee20, v000001eb6d4cbe40_0, C4<1>, C4<1>;
L_000001eb6d4ce720 .functor OR 1, L_000001eb6d52ed00, L_000001eb6d4cf3d0, C4<0>, C4<0>;
L_000001eb6d4cef70 .functor AND 1, L_000001eb6d52ee40, v000001eb6d4cbe40_0, C4<1>, C4<1>;
L_000001eb6d4ce870 .functor AND 1, L_000001eb6d52e300, v000001eb6d4cbe40_0, C4<1>, C4<1>;
v000001eb6d4cc3e0_0 .net "ALUFlags", 3 0, v000001eb6d52e9e0_0;  alias, 1 drivers
v000001eb6d4cc480_0 .net "Cond", 3 0, L_000001eb6d532530;  1 drivers
v000001eb6d4ca5e0_0 .net "CondEx", 0 0, v000001eb6d4cbee0_0;  1 drivers
v000001eb6d4ca720_0 .net "CondExReg", 0 0, v000001eb6d4cbe40_0;  1 drivers
v000001eb6d4ca860_0 .net "FlagW", 1 0, v000001eb6d52d1f0_0;  alias, 1 drivers
v000001eb6d4caf40_0 .net "FlagWrite", 1 0, v000001eb6d4cc2a0_0;  1 drivers
v000001eb6d4caa40_0 .net "Flags", 3 0, L_000001eb6d532850;  1 drivers
v000001eb6d4cae00_0 .net "MemW", 0 0, L_000001eb6d52e300;  alias, 1 drivers
v000001eb6d4c1b80_0 .net "MemWrite", 0 0, L_000001eb6d4ce870;  alias, 1 drivers
v000001eb6d4c1f40_0 .net "NextPC", 0 0, L_000001eb6d52ed00;  alias, 1 drivers
v000001eb6d4c1400_0 .net "PCS", 0 0, L_000001eb6d4cee20;  alias, 1 drivers
v000001eb6d4c2080_0 .net "PCWrite", 0 0, L_000001eb6d4ce720;  alias, 1 drivers
v000001eb6d4c2260_0 .net "RegW", 0 0, L_000001eb6d52ee40;  alias, 1 drivers
v000001eb6d4c14a0_0 .net "RegWrite", 0 0, L_000001eb6d4cef70;  alias, 1 drivers
v000001eb6d52c9d0_0 .net *"_ivl_0", 1 0, L_000001eb6d532670;  1 drivers
v000001eb6d52c7f0_0 .net *"_ivl_17", 0 0, L_000001eb6d4cf3d0;  1 drivers
v000001eb6d52dbf0_0 .net "clk", 0 0, v000001eb6d52f980_0;  alias, 1 drivers
v000001eb6d52d150_0 .net "reset", 0 0, v000001eb6d52f020_0;  alias, 1 drivers
L_000001eb6d532670 .concat [ 1 1 0 0], v000001eb6d4cbee0_0, v000001eb6d4cbee0_0;
L_000001eb6d532990 .part v000001eb6d4cc2a0_0, 0, 1;
L_000001eb6d532ad0 .part v000001eb6d52e9e0_0, 0, 2;
L_000001eb6d5327b0 .part v000001eb6d4cc2a0_0, 1, 1;
L_000001eb6d532d50 .part v000001eb6d52e9e0_0, 2, 2;
L_000001eb6d532850 .concat8 [ 2 2 0 0], v000001eb6d4cacc0_0, v000001eb6d4cb940_0;
S_000001eb6d49a690 .scope module, "cc" "condcheck" 4 71, 5 4 0, S_000001eb6d49c650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_000001eb6d4ceb10 .functor BUFZ 4, L_000001eb6d532850, C4<0000>, C4<0000>, C4<0000>;
L_000001eb6d4cf210 .functor XNOR 1, L_000001eb6d531b30, L_000001eb6d533750, C4<0>, C4<0>;
v000001eb6d4cb120_0 .net "Cond", 3 0, L_000001eb6d532530;  alias, 1 drivers
v000001eb6d4cbee0_0 .var "CondEx", 0 0;
v000001eb6d4cac20_0 .net "Flags", 3 0, L_000001eb6d532850;  alias, 1 drivers
v000001eb6d4cb440_0 .net *"_ivl_6", 3 0, L_000001eb6d4ceb10;  1 drivers
v000001eb6d4cc020_0 .net "carry", 0 0, L_000001eb6d533430;  1 drivers
v000001eb6d4cbb20_0 .net "ge", 0 0, L_000001eb6d4cf210;  1 drivers
v000001eb6d4cb4e0_0 .net "neg", 0 0, L_000001eb6d531b30;  1 drivers
v000001eb6d4cb6c0_0 .net "overflow", 0 0, L_000001eb6d533750;  1 drivers
v000001eb6d4cb9e0_0 .net "zero", 0 0, L_000001eb6d531db0;  1 drivers
E_000001eb6d47ce10/0 .event anyedge, v000001eb6d4cb120_0, v000001eb6d4cb9e0_0, v000001eb6d4cc020_0, v000001eb6d4cb4e0_0;
E_000001eb6d47ce10/1 .event anyedge, v000001eb6d4cb6c0_0, v000001eb6d4cbb20_0;
E_000001eb6d47ce10 .event/or E_000001eb6d47ce10/0, E_000001eb6d47ce10/1;
L_000001eb6d531b30 .part L_000001eb6d4ceb10, 3, 1;
L_000001eb6d531db0 .part L_000001eb6d4ceb10, 2, 1;
L_000001eb6d533430 .part L_000001eb6d4ceb10, 1, 1;
L_000001eb6d533750 .part L_000001eb6d4ceb10, 0, 1;
S_000001eb6d49a820 .scope module, "condexreg" "flopr" 4 64, 6 1 0, S_000001eb6d49c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000001eb6d47c710 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v000001eb6d4cb580_0 .net "clk", 0 0, v000001eb6d52f980_0;  alias, 1 drivers
v000001eb6d4cb760_0 .net "d", 0 0, v000001eb6d4cbee0_0;  alias, 1 drivers
v000001eb6d4cbe40_0 .var "q", 0 0;
v000001eb6d4cbbc0_0 .net "reset", 0 0, v000001eb6d52f020_0;  alias, 1 drivers
E_000001eb6d47c250 .event posedge, v000001eb6d4cbbc0_0, v000001eb6d4cb580_0;
S_000001eb6d4b2e20 .scope module, "flagsreg0" "flopenr" 4 48, 7 1 0, S_000001eb6d49c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000001eb6d47c2d0 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000010>;
v000001eb6d4cb620_0 .net "clk", 0 0, v000001eb6d52f980_0;  alias, 1 drivers
v000001eb6d4cab80_0 .net "d", 1 0, L_000001eb6d532ad0;  1 drivers
v000001eb6d4cb800_0 .net "en", 0 0, L_000001eb6d532990;  1 drivers
v000001eb6d4cacc0_0 .var "q", 1 0;
v000001eb6d4cb8a0_0 .net "reset", 0 0, v000001eb6d52f020_0;  alias, 1 drivers
S_000001eb6d4b2fb0 .scope module, "flagsreg1" "flopenr" 4 56, 7 1 0, S_000001eb6d49c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000001eb6d47c310 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000010>;
v000001eb6d4cc0c0_0 .net "clk", 0 0, v000001eb6d52f980_0;  alias, 1 drivers
v000001eb6d4cc160_0 .net "d", 1 0, L_000001eb6d532d50;  1 drivers
v000001eb6d4caae0_0 .net "en", 0 0, L_000001eb6d5327b0;  1 drivers
v000001eb6d4cb940_0 .var "q", 1 0;
v000001eb6d4cc200_0 .net "reset", 0 0, v000001eb6d52f020_0;  alias, 1 drivers
S_000001eb6d4b3140 .scope module, "flagwritereg" "flopr" 4 40, 6 1 0, S_000001eb6d49c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "d";
    .port_info 3 /OUTPUT 2 "q";
P_000001eb6d47c4d0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000010>;
v000001eb6d4ca680_0 .net "clk", 0 0, v000001eb6d52f980_0;  alias, 1 drivers
v000001eb6d4cad60_0 .net "d", 1 0, L_000001eb6d4ced40;  1 drivers
v000001eb6d4cc2a0_0 .var "q", 1 0;
v000001eb6d4cc340_0 .net "reset", 0 0, v000001eb6d52f020_0;  alias, 1 drivers
S_000001eb6d4a4890 .scope module, "dec" "decode" 3 41, 8 3 0, S_000001eb6d49c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_000001eb6d4cee90 .functor AND 1, L_000001eb6d52e4e0, L_000001eb6d52ee40, C4<1>, C4<1>;
L_000001eb6d4cee20 .functor OR 1, L_000001eb6d4cee90, L_000001eb6d52fa20, C4<0>, C4<0>;
L_000001eb6d4ce800 .functor BUFZ 2, L_000001eb6d52cf70, C4<00>, C4<00>, C4<00>;
v000001eb6d52dd30_0 .var "ALUControl", 1 0;
v000001eb6d52ccf0_0 .net "ALUOp", 0 0, L_000001eb6d52fca0;  1 drivers
v000001eb6d52cd90_0 .net "ALUSrcA", 1 0, L_000001eb6d52f0c0;  alias, 1 drivers
v000001eb6d52c750_0 .net "ALUSrcB", 1 0, L_000001eb6d52f660;  alias, 1 drivers
v000001eb6d52d830_0 .net "AdrSrc", 0 0, L_000001eb6d52eee0;  alias, 1 drivers
v000001eb6d52ce30_0 .net "Branch", 0 0, L_000001eb6d52fa20;  1 drivers
v000001eb6d52d1f0_0 .var "FlagW", 1 0;
v000001eb6d52d290_0 .net "Funct", 5 0, L_000001eb6d531c70;  1 drivers
v000001eb6d52cb10_0 .net "IRWrite", 0 0, L_000001eb6d52e440;  alias, 1 drivers
v000001eb6d52d330_0 .net "ImmSrc", 1 0, L_000001eb6d4ce800;  alias, 1 drivers
v000001eb6d52dc90_0 .net "MemW", 0 0, L_000001eb6d52e300;  alias, 1 drivers
v000001eb6d52d970_0 .net "NextPC", 0 0, L_000001eb6d52ed00;  alias, 1 drivers
v000001eb6d52c6b0_0 .net "Op", 1 0, L_000001eb6d52cf70;  1 drivers
v000001eb6d52cbb0_0 .net "PCS", 0 0, L_000001eb6d4cee20;  alias, 1 drivers
v000001eb6d52c430_0 .net "Rd", 3 0, L_000001eb6d5318b0;  1 drivers
v000001eb6d52df10_0 .net "RegSrc", 1 0, L_000001eb6d52e620;  alias, 1 drivers
v000001eb6d52d8d0_0 .net "RegW", 0 0, L_000001eb6d52ee40;  alias, 1 drivers
v000001eb6d52d510_0 .net "ResultSrc", 1 0, L_000001eb6d52ef80;  alias, 1 drivers
L_000001eb6d540088 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001eb6d52c570_0 .net/2u *"_ivl_0", 3 0, L_000001eb6d540088;  1 drivers
L_000001eb6d5400d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001eb6d52c070_0 .net/2u *"_ivl_12", 1 0, L_000001eb6d5400d0;  1 drivers
v000001eb6d52c110_0 .net *"_ivl_14", 0 0, L_000001eb6d52fde0;  1 drivers
L_000001eb6d540118 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001eb6d52d650_0 .net/2u *"_ivl_19", 1 0, L_000001eb6d540118;  1 drivers
v000001eb6d52d6f0_0 .net *"_ivl_2", 0 0, L_000001eb6d52e4e0;  1 drivers
v000001eb6d52d790_0 .net *"_ivl_21", 0 0, L_000001eb6d52e6c0;  1 drivers
v000001eb6d52c1b0_0 .net *"_ivl_4", 0 0, L_000001eb6d4cee90;  1 drivers
v000001eb6d52c2f0_0 .net "clk", 0 0, v000001eb6d52f980_0;  alias, 1 drivers
v000001eb6d52c4d0_0 .net "reset", 0 0, v000001eb6d52f020_0;  alias, 1 drivers
E_000001eb6d47c350 .event anyedge, v000001eb6d52ca70_0, v000001eb6d52d470_0, v000001eb6d52dd30_0;
L_000001eb6d52e4e0 .cmp/eq 4, L_000001eb6d5318b0, L_000001eb6d540088;
L_000001eb6d52fde0 .cmp/eq 2, L_000001eb6d52cf70, L_000001eb6d5400d0;
L_000001eb6d52e620 .concat8 [ 1 1 0 0], L_000001eb6d52e6c0, L_000001eb6d52fde0;
L_000001eb6d52e6c0 .cmp/eq 2, L_000001eb6d52cf70, L_000001eb6d540118;
S_000001eb6d49f8a0 .scope module, "fsm" "mainfsm" 8 45, 9 1 0, S_000001eb6d4a4890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_000001eb6d49fa30 .param/l "ALUWB" 1 9 43, C4<1000>;
P_000001eb6d49fa68 .param/l "BRANCH" 1 9 44, C4<1001>;
P_000001eb6d49faa0 .param/l "DECODE" 1 9 36, C4<0001>;
P_000001eb6d49fad8 .param/l "EXECUTEI" 1 9 42, C4<0111>;
P_000001eb6d49fb10 .param/l "EXECUTER" 1 9 41, C4<0110>;
P_000001eb6d49fb48 .param/l "FETCH" 1 9 35, C4<0000>;
P_000001eb6d49fb80 .param/l "MEMADR" 1 9 37, C4<0010>;
P_000001eb6d49fbb8 .param/l "MEMREAD" 1 9 38, C4<0011>;
P_000001eb6d49fbf0 .param/l "MEMWB" 1 9 39, C4<0100>;
P_000001eb6d49fc28 .param/l "MEMWRITE" 1 9 40, C4<0101>;
P_000001eb6d49fc60 .param/l "UNKNOWN" 1 9 45, C4<1010>;
v000001eb6d52ca70_0 .net "ALUOp", 0 0, L_000001eb6d52fca0;  alias, 1 drivers
v000001eb6d52d3d0_0 .net "ALUSrcA", 1 0, L_000001eb6d52f0c0;  alias, 1 drivers
v000001eb6d52da10_0 .net "ALUSrcB", 1 0, L_000001eb6d52f660;  alias, 1 drivers
v000001eb6d52c390_0 .net "AdrSrc", 0 0, L_000001eb6d52eee0;  alias, 1 drivers
v000001eb6d52ced0_0 .net "Branch", 0 0, L_000001eb6d52fa20;  alias, 1 drivers
v000001eb6d52d470_0 .net "Funct", 5 0, L_000001eb6d531c70;  alias, 1 drivers
v000001eb6d52d010_0 .net "IRWrite", 0 0, L_000001eb6d52e440;  alias, 1 drivers
v000001eb6d52dab0_0 .net "MemW", 0 0, L_000001eb6d52e300;  alias, 1 drivers
v000001eb6d52cc50_0 .net "NextPC", 0 0, L_000001eb6d52ed00;  alias, 1 drivers
v000001eb6d52c250_0 .net "Op", 1 0, L_000001eb6d52cf70;  alias, 1 drivers
v000001eb6d52c610_0 .net "RegW", 0 0, L_000001eb6d52ee40;  alias, 1 drivers
v000001eb6d52ddd0_0 .net "ResultSrc", 1 0, L_000001eb6d52ef80;  alias, 1 drivers
v000001eb6d52db50_0 .net *"_ivl_12", 12 0, v000001eb6d52c890_0;  1 drivers
v000001eb6d52de70_0 .net "clk", 0 0, v000001eb6d52f980_0;  alias, 1 drivers
v000001eb6d52c890_0 .var "controls", 12 0;
v000001eb6d52c930_0 .var "nextstate", 3 0;
v000001eb6d52d5b0_0 .net "reset", 0 0, v000001eb6d52f020_0;  alias, 1 drivers
v000001eb6d52d0b0_0 .var "state", 3 0;
E_000001eb6d47c650 .event anyedge, v000001eb6d52d0b0_0;
E_000001eb6d47b750 .event anyedge, v000001eb6d52d0b0_0, v000001eb6d52c250_0, v000001eb6d52d470_0;
L_000001eb6d52ed00 .part v000001eb6d52c890_0, 12, 1;
L_000001eb6d52fa20 .part v000001eb6d52c890_0, 11, 1;
L_000001eb6d52e300 .part v000001eb6d52c890_0, 10, 1;
L_000001eb6d52ee40 .part v000001eb6d52c890_0, 9, 1;
L_000001eb6d52e440 .part v000001eb6d52c890_0, 8, 1;
L_000001eb6d52eee0 .part v000001eb6d52c890_0, 7, 1;
L_000001eb6d52ef80 .part v000001eb6d52c890_0, 5, 2;
L_000001eb6d52f0c0 .part v000001eb6d52c890_0, 3, 2;
L_000001eb6d52f660 .part v000001eb6d52c890_0, 1, 2;
L_000001eb6d52fca0 .part v000001eb6d52c890_0, 0, 1;
    .scope S_000001eb6d49f8a0;
T_0 ;
    %wait E_000001eb6d47c250;
    %load/vec4 v000001eb6d52d5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eb6d52d0b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eb6d52c930_0;
    %assign/vec4 v000001eb6d52d0b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001eb6d49f8a0;
T_1 ;
    %wait E_000001eb6d47b750;
    %load/vec4 v000001eb6d52d0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v000001eb6d52c250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v000001eb6d52d470_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
T_1.18 ;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v000001eb6d52d470_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.22;
T_1.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eb6d52c930_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001eb6d49f8a0;
T_2 ;
    %wait E_000001eb6d47c650;
    %load/vec4 v000001eb6d52d0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 65, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 67, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 515, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 66, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 130, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 1154, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 674, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v000001eb6d52c890_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001eb6d4a4890;
T_3 ;
    %wait E_000001eb6d47c350;
    %load/vec4 v000001eb6d52ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001eb6d52d290_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001eb6d52dd30_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001eb6d52dd30_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001eb6d52dd30_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001eb6d52dd30_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001eb6d52dd30_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v000001eb6d52d290_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001eb6d52d1f0_0, 4, 1;
    %load/vec4 v000001eb6d52d290_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001eb6d52dd30_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001eb6d52dd30_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001eb6d52d1f0_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001eb6d52dd30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001eb6d52d1f0_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001eb6d4b3140;
T_4 ;
    %wait E_000001eb6d47c250;
    %load/vec4 v000001eb6d4cc340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eb6d4cc2a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001eb6d4cad60_0;
    %assign/vec4 v000001eb6d4cc2a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001eb6d4b2e20;
T_5 ;
    %wait E_000001eb6d47c250;
    %load/vec4 v000001eb6d4cb8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eb6d4cacc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001eb6d4cb800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001eb6d4cab80_0;
    %assign/vec4 v000001eb6d4cacc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001eb6d4b2fb0;
T_6 ;
    %wait E_000001eb6d47c250;
    %load/vec4 v000001eb6d4cc200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eb6d4cb940_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001eb6d4caae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001eb6d4cc160_0;
    %assign/vec4 v000001eb6d4cb940_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001eb6d49a820;
T_7 ;
    %wait E_000001eb6d47c250;
    %load/vec4 v000001eb6d4cbbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb6d4cbe40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001eb6d4cb760_0;
    %assign/vec4 v000001eb6d4cbe40_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001eb6d49a690;
T_8 ;
    %wait E_000001eb6d47ce10;
    %load/vec4 v000001eb6d4cb120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.0 ;
    %load/vec4 v000001eb6d4cb9e0_0;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.1 ;
    %load/vec4 v000001eb6d4cb9e0_0;
    %inv;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.2 ;
    %load/vec4 v000001eb6d4cc020_0;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.3 ;
    %load/vec4 v000001eb6d4cc020_0;
    %inv;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.4 ;
    %load/vec4 v000001eb6d4cb4e0_0;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.5 ;
    %load/vec4 v000001eb6d4cb4e0_0;
    %inv;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.6 ;
    %load/vec4 v000001eb6d4cb6c0_0;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.7 ;
    %load/vec4 v000001eb6d4cb6c0_0;
    %inv;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.8 ;
    %load/vec4 v000001eb6d4cc020_0;
    %load/vec4 v000001eb6d4cb9e0_0;
    %inv;
    %and;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.9 ;
    %load/vec4 v000001eb6d4cc020_0;
    %load/vec4 v000001eb6d4cb9e0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.10 ;
    %load/vec4 v000001eb6d4cbb20_0;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.11 ;
    %load/vec4 v000001eb6d4cbb20_0;
    %inv;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v000001eb6d4cb9e0_0;
    %inv;
    %load/vec4 v000001eb6d4cbb20_0;
    %and;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v000001eb6d4cb9e0_0;
    %inv;
    %load/vec4 v000001eb6d4cbb20_0;
    %and;
    %inv;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb6d4cbee0_0, 0, 1;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001eb6d49c330;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb6d52f980_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb6d52f980_0, 0;
    %delay 1, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001eb6d49c330;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb6d52f020_0, 0;
    %pushi/vec4 918768, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb6d52f020_0, 0;
    %delay 8, 0;
    %pushi/vec4 927745, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 926738, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 917523, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 923700, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 919571, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 925748, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 931907, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 918801, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 40960, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 923681, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 927761, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 940050, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 927781, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 940371, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 918818, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 765951, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 958464, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 917537, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %delay 8, 0;
    %pushi/vec4 940036, 0, 20;
    %assign/vec4 v000001eb6d52e080_0, 0;
    %vpi_call 2 92 "$display", "Simulation succeeded" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001eb6d49c330;
T_11 ;
    %vpi_call 2 98 "$dumpfile", "controller.vcd" {0 0 0};
    %vpi_call 2 99 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    ".\controller_tb.v";
    ".\controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopr.v";
    "./flopenr.v";
    "./decode.v";
    "./mainfsm.v";
