(S (NP (NNP MGSim)) (VP (VBZ is) (NP (NP (DT an) (ADJP (JJ open) (NN source)) (JJ discrete) (NN event) (NN simulator)) (PP (IN for) (NP (JJ on-chip) (NN hardware) (NNS components))) (, ,) (VP (VBN developed) (PP (IN at) (NP (NP (DT the) (NNP University)) (PP (IN of) (NP (NNP Amsterdam)))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBN intended) (S (VP (TO to) (VP (VB be) (NP (NP (DT a) (NN research) (CC and) (VBG teaching) (NN vehicle)) (SBAR (S (VP (TO to) (VP (VB study) (NP (NP (DT the) (JJ fine-grained) (NN hardware/software) (NNS interactions)) (PP (IN on) (NP (ADJP (NN many-core) (CC and) (NN hardware) (VBN multithreaded)) (NNS processors)))))))))))))) (. .))
(S (NP (PRP It)) (VP (VBZ includes) (NP (NP (NP (NN support)) (PP (IN for) (NP (NP (NN core) (NNS models)) (PP (IN with) (NP (JJ different) (NN instruction) (NNS sets)))))) (, ,) (NP (DT a) (JJ configurable) (NN multi-core) (NN interconnect)) (, ,) (NP (JJ multiple) (JJ configurable) (NN cache) (CC and) (NN memory) (NNS models)) (, ,) (NP (DT a) (JJ dedicated) (NNP I/O) (NN subsystem)) (, ,) (CC and) (NP (JJ comprehensive) (NN monitoring) (CC and) (NN interaction) (NNS facilities)))) (. .))
(S (NP (NP (DT The) (NN default) (NN model) (NN configuration)) (VP (VBN shipped) (PP (IN with) (NP (NNP MGSim))))) (VP (NNS implements) (NP (NP (NNP Microgrids)) (, ,) (NP (NP (DT a) (JJ many-core) (NN architecture)) (PP (IN with) (NP (NN hardware) (NN concurrency) (NN management)))))) (. .))
(S (NP (NNP MGSim)) (VP (VP (VBZ is) (ADVP (RB furthermore)) (VP (VBN written) (ADVP (RB mostly)) (PP (IN in) (NP (NNP C++))))) (CC and) (VP (VBZ uses) (NP (JJ object) (NNS classes)) (S (VP (TO to) (VP (VB represent) (NP (NN chip) (NNS components))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBN optimized) (PP (IN for) (NP (NP (NN architecture) (NNS models)) (SBAR (WHNP (WDT that)) (S (VP (MD can) (VP (VB be) (VP (VBN described) (PP (IN as) (NP (NN process) (NNS networks)))))))))))) (. .))
