<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <library expandedCategories="Library,Existing IP Variants,Project" />
 <window width="2165" height="1023" x="370" y="62" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
  </columns>
 </systemtable>
 <generation
   path=""
   documentation="0"
   block_symbol_file="0"
   simulation="VERILOG"
   clear_previous="1" />
</preferences>
