# Benchmark "control_merge_dataless" written by ABC on Sun Jul 13 20:30:33 2025
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs_valid index[0] \
 index[1] index_valid

.latch        n54 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n59 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n64 tehb.dataReg[0]  0
.latch        n69 tehb.dataReg[1]  0
.latch        n74 tehb.control.fullReg  0

.names ins_valid[0] tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n43
01 1
.names tehb.control.fullReg new_n43 ins_ready[1]
01 1
.names ins_valid[0] new_n43 new_n45
00 1
.names ins_valid[2] new_n45 new_n46
11 1
.names tehb.control.fullReg new_n46 ins_ready[2]
01 1
.names ins_valid[3] new_n45 new_n48
11 1
.names new_n46 new_n48 new_n49
01 1
.names tehb.control.fullReg new_n49 ins_ready[3]
01 1
.names new_n46 new_n49 new_n51
00 1
.names new_n45 new_n51 new_n52
11 1
.names ins_valid[4] new_n52 new_n53
11 1
.names tehb.control.fullReg new_n53 ins_ready[4]
01 1
.names new_n52 new_n53 new_n55
10 1
.names ins_valid[5] new_n55 new_n56
11 1
.names tehb.control.fullReg new_n56 ins_ready[5]
01 1
.names new_n55 new_n56 new_n58
10 1
.names ins_valid[6] new_n58 new_n59_1
11 1
.names tehb.control.fullReg new_n59_1 ins_ready[6]
01 1
.names new_n58 new_n59_1 new_n61
10 1
.names ins_valid[7] new_n61 new_n62
11 1
.names tehb.control.fullReg new_n62 ins_ready[7]
01 1
.names new_n61 new_n62 new_n64_1
10 1
.names ins_valid[8] new_n64_1 new_n65
11 1
.names tehb.control.fullReg new_n65 ins_ready[8]
01 1
.names new_n64_1 new_n65 new_n67
10 1
.names tehb.control.fullReg new_n67 new_n68
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n68 outs_valid
10 1
.names tehb.dataReg[0] tehb.control.fullReg new_n70
11 1
.names new_n43 new_n49 new_n71
00 1
.names new_n53 new_n71 new_n72
00 1
.names new_n56 new_n72 new_n73
00 1
.names new_n59_1 new_n73 new_n74_1
00 1
.names new_n62 new_n74_1 new_n75
00 1
.names new_n65 new_n75 new_n76
00 1
.names tehb.control.fullReg new_n76 new_n77
01 1
.names new_n70 new_n77 index[0]
00 0
.names tehb.dataReg[1] tehb.control.fullReg new_n79
11 1
.names new_n51 new_n59_1 new_n80
10 1
.names new_n62 new_n80 new_n81
01 1
.names new_n65 new_n81 new_n82
00 1
.names tehb.control.fullReg new_n82 new_n83
01 1
.names new_n79 new_n83 index[1]
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n68 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n86
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n87
01 1
.names new_n86 new_n87 new_n88
00 1
.names rst new_n88 new_n89
00 1
.names new_n68 new_n89 n74
01 1
.names new_n86 n74 n54
01 0
.names new_n87 n74 n59
01 0
.names tehb.control.fullReg new_n88 new_n93
00 1
.names new_n67 new_n93 new_n94
01 1
.names tehb.dataReg[0] new_n94 new_n95
10 1
.names new_n76 new_n94 new_n96
11 1
.names new_n95 new_n96 new_n97
00 1
.names rst new_n97 n64
00 1
.names tehb.dataReg[1] new_n94 new_n99
10 1
.names new_n82 new_n94 new_n100
11 1
.names new_n99 new_n100 new_n101
00 1
.names rst new_n101 n69
00 1
.end
