$date
	Tue Sep 17 17:51:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$scope module tm $end
$var wire 8 # in [7:0] $end
$var wire 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010101 $
b10101010 #
b10101010 "
b1010101 !
$end
#100
