-- -------------------------------------------------------------
--
-- Module: rx_ciccomp
-- Generated by MATLAB(R) 9.9 and Filter Design HDL Coder 3.1.8.
-- Generated on: 2021-02-11 22:35:31
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Code Generation Options:
--
-- TargetLanguage: VHDL
-- OptimizeForHDL: on
-- Name: rx_ciccomp
-- SerialPartition: 28
-- TestBenchName: rx_ciccomp_tb
-- TestBenchStimulus: impulse step ramp chirp noise 

-- Filter Specifications:
--
-- Sample Rate            : N/A (normalized frequency)
-- Response               : CIC Compensator
-- Specification          : Fp,Fst,Ap,Ast
-- Number of Sections     : 5
-- Differential Delay     : 1
-- CIC Rate Change Factor : 1280
-- Passband Ripple        : 1 dB
-- Stopband Edge          : 1
-- Stopband Atten.        : 60 dB
-- Passband Edge          : 0.9
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Implementation    : Fully Serial
-- Folding Factor        : 28
-- -------------------------------------------------------------
-- Filter Settings:
--
-- Discrete-Time FIR Filter (real)
-- -------------------------------
-- Filter Structure  : Direct-Form FIR
-- Filter Length     : 28
-- Stable            : Yes
-- Linear Phase      : Yes (Type 2)
-- Arithmetic        : fixed
-- Numerator         : s16,14 -> [-2 2)
-- Input             : s32,0 -> [-2147483648 2147483648)
-- Filter Internals  : Specify Precision
--   Output          : s32,0 -> [-2147483648 2147483648)
--   Product         : s47,15 -> [-2147483648 2147483648)
--   Accumulator     : s49,15 -> [-8589934592 8589934592)
--   Round Mode      : convergent
--   Overflow Mode   : wrap
-- -------------------------------------------------------------



LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.ALL;

ENTITY rx_ciccomp IS
   PORT( clk                             :   IN    std_logic; 
         clk_enable                      :   IN    std_logic; 
         reset                           :   IN    std_logic; 
         filter_in                       :   IN    std_logic_vector(31 DOWNTO 0); -- sfix32
         filter_out                      :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32
         );

END rx_ciccomp;


----------------------------------------------------------------
--Module Architecture: rx_ciccomp
----------------------------------------------------------------
ARCHITECTURE rtl OF rx_ciccomp IS
  -- Local Functions
  -- Type Definitions
  TYPE delay_pipeline_type IS ARRAY (NATURAL range <>) OF signed(31 DOWNTO 0); -- sfix32
  -- Constants
  CONSTANT coeff1                         : signed(15 DOWNTO 0) := to_signed(-640, 16); -- sfix16_En14
  CONSTANT coeff2                         : signed(15 DOWNTO 0) := to_signed(667, 16); -- sfix16_En14
  CONSTANT coeff3                         : signed(15 DOWNTO 0) := to_signed(-1001, 16); -- sfix16_En14
  CONSTANT coeff4                         : signed(15 DOWNTO 0) := to_signed(1434, 16); -- sfix16_En14
  CONSTANT coeff5                         : signed(15 DOWNTO 0) := to_signed(-1987, 16); -- sfix16_En14
  CONSTANT coeff6                         : signed(15 DOWNTO 0) := to_signed(2684, 16); -- sfix16_En14
  CONSTANT coeff7                         : signed(15 DOWNTO 0) := to_signed(-3558, 16); -- sfix16_En14
  CONSTANT coeff8                         : signed(15 DOWNTO 0) := to_signed(4655, 16); -- sfix16_En14
  CONSTANT coeff9                         : signed(15 DOWNTO 0) := to_signed(-6044, 16); -- sfix16_En14
  CONSTANT coeff10                        : signed(15 DOWNTO 0) := to_signed(7823, 16); -- sfix16_En14
  CONSTANT coeff11                        : signed(15 DOWNTO 0) := to_signed(-10140, 16); -- sfix16_En14
  CONSTANT coeff12                        : signed(15 DOWNTO 0) := to_signed(13161, 16); -- sfix16_En14
  CONSTANT coeff13                        : signed(15 DOWNTO 0) := to_signed(-16726, 16); -- sfix16_En14
  CONSTANT coeff14                        : signed(15 DOWNTO 0) := to_signed(17484, 16); -- sfix16_En14
  CONSTANT coeff15                        : signed(15 DOWNTO 0) := to_signed(17484, 16); -- sfix16_En14
  CONSTANT coeff16                        : signed(15 DOWNTO 0) := to_signed(-16726, 16); -- sfix16_En14
  CONSTANT coeff17                        : signed(15 DOWNTO 0) := to_signed(13161, 16); -- sfix16_En14
  CONSTANT coeff18                        : signed(15 DOWNTO 0) := to_signed(-10140, 16); -- sfix16_En14
  CONSTANT coeff19                        : signed(15 DOWNTO 0) := to_signed(7823, 16); -- sfix16_En14
  CONSTANT coeff20                        : signed(15 DOWNTO 0) := to_signed(-6044, 16); -- sfix16_En14
  CONSTANT coeff21                        : signed(15 DOWNTO 0) := to_signed(4655, 16); -- sfix16_En14
  CONSTANT coeff22                        : signed(15 DOWNTO 0) := to_signed(-3558, 16); -- sfix16_En14
  CONSTANT coeff23                        : signed(15 DOWNTO 0) := to_signed(2684, 16); -- sfix16_En14
  CONSTANT coeff24                        : signed(15 DOWNTO 0) := to_signed(-1987, 16); -- sfix16_En14
  CONSTANT coeff25                        : signed(15 DOWNTO 0) := to_signed(1434, 16); -- sfix16_En14
  CONSTANT coeff26                        : signed(15 DOWNTO 0) := to_signed(-1001, 16); -- sfix16_En14
  CONSTANT coeff27                        : signed(15 DOWNTO 0) := to_signed(667, 16); -- sfix16_En14
  CONSTANT coeff28                        : signed(15 DOWNTO 0) := to_signed(-640, 16); -- sfix16_En14

  -- Signals
  SIGNAL cur_count                        : unsigned(4 DOWNTO 0); -- ufix5
  SIGNAL phase_27                         : std_logic; -- boolean
  SIGNAL phase_0                          : std_logic; -- boolean
  SIGNAL delay_pipeline                   : delay_pipeline_type(0 TO 27); -- sfix32
  SIGNAL inputmux_1                       : signed(31 DOWNTO 0); -- sfix32
  SIGNAL acc_final                        : signed(48 DOWNTO 0); -- sfix49_En15
  SIGNAL acc_out_1                        : signed(48 DOWNTO 0); -- sfix49_En15
  SIGNAL product_1                        : signed(46 DOWNTO 0); -- sfix47_En15
  SIGNAL product_1_mux                    : signed(15 DOWNTO 0); -- sfix16_En14
  SIGNAL mul_temp                         : signed(47 DOWNTO 0); -- sfix48_En14
  SIGNAL prod_typeconvert_1               : signed(48 DOWNTO 0); -- sfix49_En15
  SIGNAL acc_sum_1                        : signed(48 DOWNTO 0); -- sfix49_En15
  SIGNAL acc_in_1                         : signed(48 DOWNTO 0); -- sfix49_En15
  SIGNAL add_temp                         : signed(49 DOWNTO 0); -- sfix50_En15
  SIGNAL output_typeconvert               : signed(31 DOWNTO 0); -- sfix32
  SIGNAL output_register                  : signed(31 DOWNTO 0); -- sfix32


BEGIN

  -- Block Statements
  Counter_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      cur_count <= to_unsigned(27, 5);
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        IF cur_count >= to_unsigned(27, 5) THEN
          cur_count <= to_unsigned(0, 5);
        ELSE
          cur_count <= cur_count + to_unsigned(1, 5);
        END IF;
      END IF;
    END IF; 
  END PROCESS Counter_process;

  phase_27 <= '1' WHEN cur_count = to_unsigned(27, 5) AND clk_enable = '1' ELSE '0';

  phase_0 <= '1' WHEN cur_count = to_unsigned(0, 5) AND clk_enable = '1' ELSE '0';

  Delay_Pipeline_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delay_pipeline(0 TO 27) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_27 = '1' THEN
        delay_pipeline(0) <= signed(filter_in);
        delay_pipeline(1 TO 27) <= delay_pipeline(0 TO 26);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_process;

  inputmux_1 <= delay_pipeline(0) WHEN ( cur_count = to_unsigned(0, 5) ) ELSE
                     delay_pipeline(1) WHEN ( cur_count = to_unsigned(1, 5) ) ELSE
                     delay_pipeline(2) WHEN ( cur_count = to_unsigned(2, 5) ) ELSE
                     delay_pipeline(3) WHEN ( cur_count = to_unsigned(3, 5) ) ELSE
                     delay_pipeline(4) WHEN ( cur_count = to_unsigned(4, 5) ) ELSE
                     delay_pipeline(5) WHEN ( cur_count = to_unsigned(5, 5) ) ELSE
                     delay_pipeline(6) WHEN ( cur_count = to_unsigned(6, 5) ) ELSE
                     delay_pipeline(7) WHEN ( cur_count = to_unsigned(7, 5) ) ELSE
                     delay_pipeline(8) WHEN ( cur_count = to_unsigned(8, 5) ) ELSE
                     delay_pipeline(9) WHEN ( cur_count = to_unsigned(9, 5) ) ELSE
                     delay_pipeline(10) WHEN ( cur_count = to_unsigned(10, 5) ) ELSE
                     delay_pipeline(11) WHEN ( cur_count = to_unsigned(11, 5) ) ELSE
                     delay_pipeline(12) WHEN ( cur_count = to_unsigned(12, 5) ) ELSE
                     delay_pipeline(13) WHEN ( cur_count = to_unsigned(13, 5) ) ELSE
                     delay_pipeline(14) WHEN ( cur_count = to_unsigned(14, 5) ) ELSE
                     delay_pipeline(15) WHEN ( cur_count = to_unsigned(15, 5) ) ELSE
                     delay_pipeline(16) WHEN ( cur_count = to_unsigned(16, 5) ) ELSE
                     delay_pipeline(17) WHEN ( cur_count = to_unsigned(17, 5) ) ELSE
                     delay_pipeline(18) WHEN ( cur_count = to_unsigned(18, 5) ) ELSE
                     delay_pipeline(19) WHEN ( cur_count = to_unsigned(19, 5) ) ELSE
                     delay_pipeline(20) WHEN ( cur_count = to_unsigned(20, 5) ) ELSE
                     delay_pipeline(21) WHEN ( cur_count = to_unsigned(21, 5) ) ELSE
                     delay_pipeline(22) WHEN ( cur_count = to_unsigned(22, 5) ) ELSE
                     delay_pipeline(23) WHEN ( cur_count = to_unsigned(23, 5) ) ELSE
                     delay_pipeline(24) WHEN ( cur_count = to_unsigned(24, 5) ) ELSE
                     delay_pipeline(25) WHEN ( cur_count = to_unsigned(25, 5) ) ELSE
                     delay_pipeline(26) WHEN ( cur_count = to_unsigned(26, 5) ) ELSE
                     delay_pipeline(27);

  --   ------------------ Serial partition # 1 ------------------

  product_1_mux <= coeff1 WHEN ( cur_count = to_unsigned(0, 5) ) ELSE
                        coeff2 WHEN ( cur_count = to_unsigned(1, 5) ) ELSE
                        coeff3 WHEN ( cur_count = to_unsigned(2, 5) ) ELSE
                        coeff4 WHEN ( cur_count = to_unsigned(3, 5) ) ELSE
                        coeff5 WHEN ( cur_count = to_unsigned(4, 5) ) ELSE
                        coeff6 WHEN ( cur_count = to_unsigned(5, 5) ) ELSE
                        coeff7 WHEN ( cur_count = to_unsigned(6, 5) ) ELSE
                        coeff8 WHEN ( cur_count = to_unsigned(7, 5) ) ELSE
                        coeff9 WHEN ( cur_count = to_unsigned(8, 5) ) ELSE
                        coeff10 WHEN ( cur_count = to_unsigned(9, 5) ) ELSE
                        coeff11 WHEN ( cur_count = to_unsigned(10, 5) ) ELSE
                        coeff12 WHEN ( cur_count = to_unsigned(11, 5) ) ELSE
                        coeff13 WHEN ( cur_count = to_unsigned(12, 5) ) ELSE
                        coeff14 WHEN ( cur_count = to_unsigned(13, 5) ) ELSE
                        coeff15 WHEN ( cur_count = to_unsigned(14, 5) ) ELSE
                        coeff16 WHEN ( cur_count = to_unsigned(15, 5) ) ELSE
                        coeff17 WHEN ( cur_count = to_unsigned(16, 5) ) ELSE
                        coeff18 WHEN ( cur_count = to_unsigned(17, 5) ) ELSE
                        coeff19 WHEN ( cur_count = to_unsigned(18, 5) ) ELSE
                        coeff20 WHEN ( cur_count = to_unsigned(19, 5) ) ELSE
                        coeff21 WHEN ( cur_count = to_unsigned(20, 5) ) ELSE
                        coeff22 WHEN ( cur_count = to_unsigned(21, 5) ) ELSE
                        coeff23 WHEN ( cur_count = to_unsigned(22, 5) ) ELSE
                        coeff24 WHEN ( cur_count = to_unsigned(23, 5) ) ELSE
                        coeff25 WHEN ( cur_count = to_unsigned(24, 5) ) ELSE
                        coeff26 WHEN ( cur_count = to_unsigned(25, 5) ) ELSE
                        coeff27 WHEN ( cur_count = to_unsigned(26, 5) ) ELSE
                        coeff28;
  mul_temp <= inputmux_1 * product_1_mux;
  product_1 <= resize(mul_temp(45 DOWNTO 0) & '0', 47);

  prod_typeconvert_1 <= resize(product_1, 49);

  add_temp <= resize(prod_typeconvert_1, 50) + resize(acc_out_1, 50);
  acc_sum_1 <= add_temp(48 DOWNTO 0);

  acc_in_1 <= prod_typeconvert_1 WHEN ( phase_0 = '1' ) ELSE
                   acc_sum_1;

  Acc_reg_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      acc_out_1 <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        acc_out_1 <= acc_in_1;
      END IF;
    END IF; 
  END PROCESS Acc_reg_1_process;

  Finalsum_reg_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      acc_final <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF phase_0 = '1' THEN
        acc_final <= acc_out_1;
      END IF;
    END IF; 
  END PROCESS Finalsum_reg_process;

  output_typeconvert <= resize(shift_right(acc_final(46 DOWNTO 0) + ( "0" & (acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15) & NOT acc_final(15))), 15), 32);

  Output_Register_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      output_register <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF phase_27 = '1' THEN
        output_register <= output_typeconvert;
      END IF;
    END IF; 
  END PROCESS Output_Register_process;

  -- Assignment Statements
  filter_out <= std_logic_vector(output_register);
END rtl;
