

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Wed Apr 10 17:50:27 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F47K42
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=4,class=CODE,delta=1
    10                           	psect	ivt0x4008,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 12/10/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F47K42 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     _PORTD	set	16333
    51   000000                     _PORTB	set	16331
    52   000000                     _IPR1bits	set	14721
    53   000000                     _PIR1bits	set	14753
    54   000000                     _PORTBbits	set	16331
    55   000000                     _PORTDbits	set	16333
    56   000000                     _INTCON0bits	set	16338
    57   000000                     _ANSELB	set	14928
    58   000000                     _LATB	set	16315
    59   000000                     _TRISB	set	16323
    60   000000                     _IVTBASEL	set	16341
    61   000000                     _IVTBASEH	set	16342
    62   000000                     _IVTBASEU	set	16343
    63   000000                     _PIE1bits	set	14737
    64   000000                     _TRISD	set	16325
    65   000000                     _LATD	set	16317
    66   000000                     _WPUB	set	14929
    67   000000                     _ANSELD	set	14960
    68                           
    69                           ; #config settings
    70                           
    71                           	psect	cinit
    72   0041A2                     __pcinit:
    73                           	callstack 0
    74   0041A2                     start_initialization:
    75                           	callstack 0
    76   0041A2                     __initialization:
    77                           	callstack 0
    78                           
    79                           ;
    80                           ; Setup IVTBASE
    81                           ;
    82   0041A2  0E08               	movlw	(ivt0x4008_base shr 0)& (0+255)
    83   0041A4  6ED5               	movwf	213,c
    84   0041A6  0E40               	movlw	(ivt0x4008_base shr (0+8))& (0+255)
    85   0041A8  6ED6               	movwf	214,c
    86   0041AA  0E00               	movlw	(ivt0x4008_base shr (0+16))& (0+255)
    87   0041AC  6ED7               	movwf	215,c
    88   0041AE                     end_of_initialization:
    89                           	callstack 0
    90   0041AE                     __end_of__initialization:
    91                           	callstack 0
    92   0041AE  0100               	movlb	0
    93   0041B0  EF92  F020         	goto	_main	;jump to C main() function
    94                           
    95                           	psect	cstackCOMRAM
    96   000001                     __pcstackCOMRAM:
    97                           	callstack 0
    98   000001                     ??_INT0_ISR:
    99   000001                     
   100                           ; 1 bytes @ 0x0
   101   000001                     	ds	2
   102   000003                     INT0_ISR@i:
   103                           	callstack 0
   104                           
   105                           ; 2 bytes @ 0x2
   106   000003                     	ds	2
   107   000005                     ??_main:
   108                           
   109                           ; 1 bytes @ 0x4
   110   000005                     	ds	2
   111                           
   112 ;;
   113 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   114 ;;
   115 ;; *************** function _main *****************
   116 ;; Defined at:
   117 ;;		line 119 in file "interrupt.c"
   118 ;; Parameters:    Size  Location     Type
   119 ;;		None
   120 ;; Auto vars:     Size  Location     Type
   121 ;;		None
   122 ;; Return value:  Size  Location     Type
   123 ;;                  1    wreg      void 
   124 ;; Registers used:
   125 ;;		wreg, status,2, cstack
   126 ;; Tracked objects:
   127 ;;		On entry : 0/0
   128 ;;		On exit  : 0/0
   129 ;;		Unchanged: 0/0
   130 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   131 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   132 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   133 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   134 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   135 ;;Total ram usage:        2 bytes
   136 ;; Hardware stack levels required when called: 2
   137 ;; This function calls:
   138 ;;		_INTERRUPT_Initialize
   139 ;; This function is called by:
   140 ;;		Startup code after reset
   141 ;; This function uses a non-reentrant model
   142 ;;
   143                           
   144                           	psect	text0
   145   004124                     __ptext0:
   146                           	callstack 0
   147   004124                     _main:
   148                           	callstack 29
   149   004124                     
   150                           ;interrupt.c: 124:     PORTB = 0;
   151   004124  0E00               	movlw	0
   152   004126  6ECB               	movwf	203,c	;volatile
   153   004128                     
   154                           ;interrupt.c: 125:     TRISB = 0b11111111;
   155   004128  68C3               	setf	195,c	;volatile
   156                           
   157                           ;interrupt.c: 126:     LATB = 0;
   158   00412A  0E00               	movlw	0
   159   00412C  6EBB               	movwf	187,c	;volatile
   160                           
   161                           ;interrupt.c: 127:     ANSELB = 0;
   162   00412E  0E00               	movlw	0
   163   004130  013A               	movlb	58	; () banked
   164   004132  6F50               	movwf	80,b	;volatile
   165                           
   166                           ;interrupt.c: 129:     PORTD = 0;
   167   004134  0E00               	movlw	0
   168   004136  6ECD               	movwf	205,c	;volatile
   169                           
   170                           ;interrupt.c: 130:     TRISD = 0;
   171   004138  0E00               	movlw	0
   172   00413A  6EC5               	movwf	197,c	;volatile
   173                           
   174                           ;interrupt.c: 131:     LATD = 0;
   175   00413C  0E00               	movlw	0
   176   00413E  6EBD               	movwf	189,c	;volatile
   177                           
   178                           ;interrupt.c: 132:     ANSELD = 0;
   179   004140  0E00               	movlw	0
   180   004142  6F70               	movwf	112,b	;volatile
   181                           
   182                           ;interrupt.c: 135:     WPUB = 1;
   183   004144  0E01               	movlw	1
   184   004146  6F51               	movwf	81,b	;volatile
   185   004148                     
   186                           ; BSR set to: 58
   187                           ;interrupt.c: 137:     INTERRUPT_Initialize();
   188   004148  ECC2  F020         	call	_INTERRUPT_Initialize	;wreg free
   189   00414C                     l759:
   190                           
   191                           ;interrupt.c: 142:         PORTDbits.RD1 = 1;
   192   00414C  82CD               	bsf	205,1,c	;volatile
   193   00414E                     
   194                           ;interrupt.c: 143:         _delay((unsigned long)((2000)*(4000000/4000.0)));
   195   00414E  0E0B               	movlw	11
   196   004150  6E06               	movwf	(??_main+1)^0,c
   197   004152  0E26               	movlw	38
   198   004154  6E05               	movwf	??_main^0,c
   199   004156  0E5E               	movlw	94
   200   004158                     u37:
   201   004158  2EE8               	decfsz	wreg,f,c
   202   00415A  D7FE               	bra	u37
   203   00415C  2E05               	decfsz	??_main^0,f,c
   204   00415E  D7FC               	bra	u37
   205   004160  2E06               	decfsz	(??_main+1)^0,f,c
   206   004162  D7FA               	bra	u37
   207   004164                     
   208                           ;interrupt.c: 144:         PORTDbits.RD1 = 0;
   209   004164  92CD               	bcf	205,1,c	;volatile
   210   004166                     
   211                           ;interrupt.c: 145:         _delay((unsigned long)((2000)*(4000000/4000.0)));
   212   004166  0E0B               	movlw	11
   213   004168  6E06               	movwf	(??_main+1)^0,c
   214   00416A  0E26               	movlw	38
   215   00416C  6E05               	movwf	??_main^0,c
   216   00416E  0E5E               	movlw	94
   217   004170                     u47:
   218   004170  2EE8               	decfsz	wreg,f,c
   219   004172  D7FE               	bra	u47
   220   004174  2E05               	decfsz	??_main^0,f,c
   221   004176  D7FC               	bra	u47
   222   004178  2E06               	decfsz	(??_main+1)^0,f,c
   223   00417A  D7FA               	bra	u47
   224   00417C  EFA6  F020         	goto	l759
   225   004180  EF57  F020         	goto	start
   226   004184                     __end_of_main:
   227                           	callstack 0
   228                           
   229 ;; *************** function _INTERRUPT_Initialize *****************
   230 ;; Defined at:
   231 ;;		line 94 in file "interrupt.c"
   232 ;; Parameters:    Size  Location     Type
   233 ;;		None
   234 ;; Auto vars:     Size  Location     Type
   235 ;;		None
   236 ;; Return value:  Size  Location     Type
   237 ;;                  1    wreg      void 
   238 ;; Registers used:
   239 ;;		wreg, status,2
   240 ;; Tracked objects:
   241 ;;		On entry : 0/0
   242 ;;		On exit  : 0/0
   243 ;;		Unchanged: 0/0
   244 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   245 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   246 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   247 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   248 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   249 ;;Total ram usage:        0 bytes
   250 ;; Hardware stack levels used: 1
   251 ;; Hardware stack levels required when called: 1
   252 ;; This function calls:
   253 ;;		Nothing
   254 ;; This function is called by:
   255 ;;		_main
   256 ;; This function uses a non-reentrant model
   257 ;;
   258                           
   259                           	psect	text1
   260   004184                     __ptext1:
   261                           	callstack 0
   262   004184                     _INTERRUPT_Initialize:
   263                           	callstack 29
   264   004184                     
   265                           ;interrupt.c: 97:     INTCON0bits.IPEN = 1;
   266   004184  8AD2               	bsf	210,5,c	;volatile
   267                           
   268                           ;interrupt.c: 99:     INTCON0bits.GIEH = 1;
   269   004186  8ED2               	bsf	210,7,c	;volatile
   270                           
   271                           ;interrupt.c: 101:     INTCON0bits.GIEL = 1;
   272   004188  8CD2               	bsf	210,6,c	;volatile
   273                           
   274                           ;interrupt.c: 103:     INTCON0bits.INT0EDG = 1;
   275   00418A  80D2               	bsf	210,0,c	;volatile
   276                           
   277                           ;interrupt.c: 105:     IPR1bits.INT0IP = 1;
   278   00418C  0139               	movlb	57	; () banked
   279   00418E  8181               	bsf	129,0,b	;volatile
   280                           
   281                           ;interrupt.c: 107:     PIE1bits.INT0IE = 1;
   282   004190  8191               	bsf	145,0,b	;volatile
   283                           
   284                           ;interrupt.c: 109:     PIR1bits.INT0IF = 0;
   285   004192  91A1               	bcf	161,0,b	;volatile
   286   004194                     
   287                           ; BSR set to: 57
   288                           ;interrupt.c: 113:     IVTBASEU = 0x00;
   289   004194  0E00               	movlw	0
   290   004196  6ED7               	movwf	215,c	;volatile
   291                           
   292                           ;interrupt.c: 115:     IVTBASEH = 0x40;
   293   004198  0E40               	movlw	64
   294   00419A  6ED6               	movwf	214,c	;volatile
   295                           
   296                           ;interrupt.c: 117:     IVTBASEL = 0x08;
   297   00419C  0E08               	movlw	8
   298   00419E  6ED5               	movwf	213,c	;volatile
   299   0041A0                     
   300                           ; BSR set to: 57
   301   0041A0  0012               	return		;funcret
   302   0041A2                     __end_of_INTERRUPT_Initialize:
   303                           	callstack 0
   304                           
   305 ;; *************** function _INT0_ISR *****************
   306 ;; Defined at:
   307 ;;		line 73 in file "interrupt.c"
   308 ;; Parameters:    Size  Location     Type
   309 ;;		None
   310 ;; Auto vars:     Size  Location     Type
   311 ;;  i               2    2[COMRAM] int 
   312 ;; Return value:  Size  Location     Type
   313 ;;                  1    wreg      void 
   314 ;; Registers used:
   315 ;;		wreg, status,2, status,0
   316 ;; Tracked objects:
   317 ;;		On entry : 0/0
   318 ;;		On exit  : 0/0
   319 ;;		Unchanged: 0/0
   320 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   321 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   322 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   323 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   324 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   325 ;;Total ram usage:        4 bytes
   326 ;; Hardware stack levels used: 1
   327 ;; This function calls:
   328 ;;		Nothing
   329 ;; This function is called by:
   330 ;;		Interrupt level 2
   331 ;; This function uses a non-reentrant model
   332 ;;
   333                           
   334                           	psect	text2
   335   0040B4                     __ptext2:
   336                           	callstack 0
   337   0040B4                     _INT0_ISR:
   338                           	callstack 29
   339   0040B4                     
   340                           ;interrupt.c: 79:     if(PORTBbits.RB0 == 1){
   341   0040B4  A0CB               	btfss	203,0,c	;volatile
   342   0040B6  EF5F  F020         	goto	i2u1_41
   343   0040BA  EF61  F020         	goto	i2u1_40
   344   0040BE                     i2u1_41:
   345   0040BE  EF8E  F020         	goto	i2l43
   346   0040C2                     i2u1_40:
   347   0040C2                     
   348                           ;interrupt.c: 80:         PORTDbits.RD1 = 0;
   349   0040C2  92CD               	bcf	205,1,c	;volatile
   350   0040C4                     
   351                           ;interrupt.c: 81:         for(int i = 0; i < 10; i++){
   352   0040C4  0E00               	movlw	0
   353   0040C6  6E04               	movwf	(INT0_ISR@i+1)^0,c
   354   0040C8  0E00               	movlw	0
   355   0040CA  6E03               	movwf	INT0_ISR@i^0,c
   356   0040CC                     i2l44:
   357                           
   358                           ;interrupt.c: 82:             PORTDbits.RD0 = 1;
   359   0040CC  80CD               	bsf	205,0,c	;volatile
   360   0040CE                     
   361                           ;interrupt.c: 83:             _delay((unsigned long)((500)*(4000000/4000.0)));
   362   0040CE  0E03               	movlw	3
   363   0040D0  6E02               	movwf	(??_INT0_ISR+1)^0,c
   364   0040D2  0E8A               	movlw	138
   365   0040D4  6E01               	movwf	??_INT0_ISR^0,c
   366   0040D6  0E56               	movlw	86
   367   0040D8                     i2u5_47:
   368   0040D8  2EE8               	decfsz	wreg,f,c
   369   0040DA  D7FE               	bra	i2u5_47
   370   0040DC  2E01               	decfsz	??_INT0_ISR^0,f,c
   371   0040DE  D7FC               	bra	i2u5_47
   372   0040E0  2E02               	decfsz	(??_INT0_ISR+1)^0,f,c
   373   0040E2  D7FA               	bra	i2u5_47
   374   0040E4                     
   375                           ;interrupt.c: 84:             PORTDbits.RD0 = 0;
   376   0040E4  90CD               	bcf	205,0,c	;volatile
   377                           
   378                           ;interrupt.c: 85:             _delay((unsigned long)((500)*(4000000/4000.0)));
   379   0040E6  0E03               	movlw	3
   380   0040E8  6E02               	movwf	(??_INT0_ISR+1)^0,c
   381   0040EA  0E8A               	movlw	138
   382   0040EC  6E01               	movwf	??_INT0_ISR^0,c
   383   0040EE  0E56               	movlw	86
   384   0040F0                     i2u6_47:
   385   0040F0  2EE8               	decfsz	wreg,f,c
   386   0040F2  D7FE               	bra	i2u6_47
   387   0040F4  2E01               	decfsz	??_INT0_ISR^0,f,c
   388   0040F6  D7FC               	bra	i2u6_47
   389   0040F8  2E02               	decfsz	(??_INT0_ISR+1)^0,f,c
   390   0040FA  D7FA               	bra	i2u6_47
   391   0040FC                     
   392                           ;interrupt.c: 86:         }
   393   0040FC  4A03               	infsnz	INT0_ISR@i^0,f,c
   394   0040FE  2A04               	incf	(INT0_ISR@i+1)^0,f,c
   395   004100  BE04               	btfsc	(INT0_ISR@i+1)^0,7,c
   396   004102  EF8C  F020         	goto	i2u2_41
   397   004106  5004               	movf	(INT0_ISR@i+1)^0,w,c
   398   004108  E109               	bnz	i2u2_40
   399   00410A  0E0A               	movlw	10
   400   00410C  5C03               	subwf	INT0_ISR@i^0,w,c
   401   00410E  A0D8               	btfss	status,0,c
   402   004110  EF8C  F020         	goto	i2u2_41
   403   004114  EF8E  F020         	goto	i2u2_40
   404   004118                     i2u2_41:
   405   004118  EF66  F020         	goto	i2l44
   406   00411C                     i2u2_40:
   407   00411C                     i2l43:
   408                           
   409                           ;interrupt.c: 89:     PIR1bits.INT0IF = 0;
   410   00411C  0139               	movlb	57	; () banked
   411   00411E  91A1               	bcf	161,0,b	;volatile
   412                           
   413                           ;interrupt.c: 90:     PORTDbits.RD0 = 0;
   414   004120  90CD               	bcf	205,0,c	;volatile
   415   004122                     
   416                           ; BSR set to: 57
   417   004122  0011               	retfie		f
   418   004124                     __end_of_INT0_ISR:
   419                           	callstack 0
   420                           
   421                           ;
   422                           ; H/W Interrupt Vector Table @ 0x4008
   423                           ;
   424                           
   425                           	psect	ivt0x4008
   426   004008                     __pivt0x4008:
   427                           	callstack 0
   428   004008                     ivt0x4008_base:
   429                           	callstack 0
   430                           
   431                           ; Vector 0 : SWINT
   432   004008  102B               	dw	ivt0x4008_undefint shr (0+2)
   433                           
   434                           ; Vector 1 : HLVD
   435   00400A  102B               	dw	ivt0x4008_undefint shr (0+2)
   436                           
   437                           ; Vector 2 : OSF
   438   00400C  102B               	dw	ivt0x4008_undefint shr (0+2)
   439                           
   440                           ; Vector 3 : CSW
   441   00400E  102B               	dw	ivt0x4008_undefint shr (0+2)
   442                           
   443                           ; Vector 4 : NVM
   444   004010  102B               	dw	ivt0x4008_undefint shr (0+2)
   445                           
   446                           ; Vector 5 : SCAN
   447   004012  102B               	dw	ivt0x4008_undefint shr (0+2)
   448                           
   449                           ; Vector 6 : CRC
   450   004014  102B               	dw	ivt0x4008_undefint shr (0+2)
   451                           
   452                           ; Vector 7 : IOC
   453   004016  102B               	dw	ivt0x4008_undefint shr (0+2)
   454                           
   455                           ; Vector 8 : INT0
   456   004018  102D               	dw	_INT0_ISR shr (0+2)
   457                           
   458                           ; Vector 9 : ZCD
   459   00401A  102B               	dw	ivt0x4008_undefint shr (0+2)
   460                           
   461                           ; Vector 10 : AD
   462   00401C  102B               	dw	ivt0x4008_undefint shr (0+2)
   463                           
   464                           ; Vector 11 : ADT
   465   00401E  102B               	dw	ivt0x4008_undefint shr (0+2)
   466                           
   467                           ; Vector 12 : CMP1
   468   004020  102B               	dw	ivt0x4008_undefint shr (0+2)
   469                           
   470                           ; Vector 13 : SMT1
   471   004022  102B               	dw	ivt0x4008_undefint shr (0+2)
   472                           
   473                           ; Vector 14 : SMT1PRA
   474   004024  102B               	dw	ivt0x4008_undefint shr (0+2)
   475                           
   476                           ; Vector 15 : SMT1PRW
   477   004026  102B               	dw	ivt0x4008_undefint shr (0+2)
   478                           
   479                           ; Vector 16 : DMA1SCNT
   480   004028  102B               	dw	ivt0x4008_undefint shr (0+2)
   481                           
   482                           ; Vector 17 : DMA1DCNT
   483   00402A  102B               	dw	ivt0x4008_undefint shr (0+2)
   484                           
   485                           ; Vector 18 : DMA1OR
   486   00402C  102B               	dw	ivt0x4008_undefint shr (0+2)
   487                           
   488                           ; Vector 19 : DMA1A
   489   00402E  102B               	dw	ivt0x4008_undefint shr (0+2)
   490                           
   491                           ; Vector 20 : SPI1RX
   492   004030  102B               	dw	ivt0x4008_undefint shr (0+2)
   493                           
   494                           ; Vector 21 : SPI1TX
   495   004032  102B               	dw	ivt0x4008_undefint shr (0+2)
   496                           
   497                           ; Vector 22 : SPI1
   498   004034  102B               	dw	ivt0x4008_undefint shr (0+2)
   499                           
   500                           ; Vector 23 : I2C1RX
   501   004036  102B               	dw	ivt0x4008_undefint shr (0+2)
   502                           
   503                           ; Vector 24 : I2C1TX
   504   004038  102B               	dw	ivt0x4008_undefint shr (0+2)
   505                           
   506                           ; Vector 25 : I2C1
   507   00403A  102B               	dw	ivt0x4008_undefint shr (0+2)
   508                           
   509                           ; Vector 26 : I2C1E
   510   00403C  102B               	dw	ivt0x4008_undefint shr (0+2)
   511                           
   512                           ; Vector 27 : U1RX
   513   00403E  102B               	dw	ivt0x4008_undefint shr (0+2)
   514                           
   515                           ; Vector 28 : U1TX
   516   004040  102B               	dw	ivt0x4008_undefint shr (0+2)
   517                           
   518                           ; Vector 29 : U1E
   519   004042  102B               	dw	ivt0x4008_undefint shr (0+2)
   520                           
   521                           ; Vector 30 : U1
   522   004044  102B               	dw	ivt0x4008_undefint shr (0+2)
   523                           
   524                           ; Vector 31 : TMR0
   525   004046  102B               	dw	ivt0x4008_undefint shr (0+2)
   526                           
   527                           ; Vector 32 : TMR1
   528   004048  102B               	dw	ivt0x4008_undefint shr (0+2)
   529                           
   530                           ; Vector 33 : TMR1G
   531   00404A  102B               	dw	ivt0x4008_undefint shr (0+2)
   532                           
   533                           ; Vector 34 : TMR2
   534   00404C  102B               	dw	ivt0x4008_undefint shr (0+2)
   535                           
   536                           ; Vector 35 : CCP1
   537   00404E  102B               	dw	ivt0x4008_undefint shr (0+2)
   538                           
   539                           ; Vector 36 : Undefined
   540   004050  102B               	dw	ivt0x4008_undefint shr (0+2)
   541                           
   542                           ; Vector 37 : NCO1
   543   004052  102B               	dw	ivt0x4008_undefint shr (0+2)
   544                           
   545                           ; Vector 38 : CWG1
   546   004054  102B               	dw	ivt0x4008_undefint shr (0+2)
   547                           
   548                           ; Vector 39 : CLC1
   549   004056  102B               	dw	ivt0x4008_undefint shr (0+2)
   550                           
   551                           ; Vector 40 : INT1
   552   004058  102B               	dw	ivt0x4008_undefint shr (0+2)
   553                           
   554                           ; Vector 41 : CMP2
   555   00405A  102B               	dw	ivt0x4008_undefint shr (0+2)
   556                           
   557                           ; Vector 42 : DMA2SCNT
   558   00405C  102B               	dw	ivt0x4008_undefint shr (0+2)
   559                           
   560                           ; Vector 43 : DMA2DCNT
   561   00405E  102B               	dw	ivt0x4008_undefint shr (0+2)
   562                           
   563                           ; Vector 44 : DMA2OR
   564   004060  102B               	dw	ivt0x4008_undefint shr (0+2)
   565                           
   566                           ; Vector 45 : DMA2A
   567   004062  102B               	dw	ivt0x4008_undefint shr (0+2)
   568                           
   569                           ; Vector 46 : I2C2RX
   570   004064  102B               	dw	ivt0x4008_undefint shr (0+2)
   571                           
   572                           ; Vector 47 : I2C2TX
   573   004066  102B               	dw	ivt0x4008_undefint shr (0+2)
   574                           
   575                           ; Vector 48 : I2C2
   576   004068  102B               	dw	ivt0x4008_undefint shr (0+2)
   577                           
   578                           ; Vector 49 : I2C2E
   579   00406A  102B               	dw	ivt0x4008_undefint shr (0+2)
   580                           
   581                           ; Vector 50 : U2RX
   582   00406C  102B               	dw	ivt0x4008_undefint shr (0+2)
   583                           
   584                           ; Vector 51 : U2TX
   585   00406E  102B               	dw	ivt0x4008_undefint shr (0+2)
   586                           
   587                           ; Vector 52 : U2E
   588   004070  102B               	dw	ivt0x4008_undefint shr (0+2)
   589                           
   590                           ; Vector 53 : U2
   591   004072  102B               	dw	ivt0x4008_undefint shr (0+2)
   592                           
   593                           ; Vector 54 : TMR3
   594   004074  102B               	dw	ivt0x4008_undefint shr (0+2)
   595                           
   596                           ; Vector 55 : TMR3G
   597   004076  102B               	dw	ivt0x4008_undefint shr (0+2)
   598                           
   599                           ; Vector 56 : TMR4
   600   004078  102B               	dw	ivt0x4008_undefint shr (0+2)
   601                           
   602                           ; Vector 57 : CCP2
   603   00407A  102B               	dw	ivt0x4008_undefint shr (0+2)
   604                           
   605                           ; Vector 58 : Undefined
   606   00407C  102B               	dw	ivt0x4008_undefint shr (0+2)
   607                           
   608                           ; Vector 59 : CWG2
   609   00407E  102B               	dw	ivt0x4008_undefint shr (0+2)
   610                           
   611                           ; Vector 60 : CLC2
   612   004080  102B               	dw	ivt0x4008_undefint shr (0+2)
   613                           
   614                           ; Vector 61 : INT2
   615   004082  102B               	dw	ivt0x4008_undefint shr (0+2)
   616                           
   617                           ; Vector 62 : Undefined
   618   004084  102B               	dw	ivt0x4008_undefint shr (0+2)
   619                           
   620                           ; Vector 63 : Undefined
   621   004086  102B               	dw	ivt0x4008_undefint shr (0+2)
   622                           
   623                           ; Vector 64 : Undefined
   624   004088  102B               	dw	ivt0x4008_undefint shr (0+2)
   625                           
   626                           ; Vector 65 : Undefined
   627   00408A  102B               	dw	ivt0x4008_undefint shr (0+2)
   628                           
   629                           ; Vector 66 : Undefined
   630   00408C  102B               	dw	ivt0x4008_undefint shr (0+2)
   631                           
   632                           ; Vector 67 : Undefined
   633   00408E  102B               	dw	ivt0x4008_undefint shr (0+2)
   634                           
   635                           ; Vector 68 : Undefined
   636   004090  102B               	dw	ivt0x4008_undefint shr (0+2)
   637                           
   638                           ; Vector 69 : Undefined
   639   004092  102B               	dw	ivt0x4008_undefint shr (0+2)
   640                           
   641                           ; Vector 70 : TMR5
   642   004094  102B               	dw	ivt0x4008_undefint shr (0+2)
   643                           
   644                           ; Vector 71 : TMR5G
   645   004096  102B               	dw	ivt0x4008_undefint shr (0+2)
   646                           
   647                           ; Vector 72 : TMR6
   648   004098  102B               	dw	ivt0x4008_undefint shr (0+2)
   649                           
   650                           ; Vector 73 : CCP3
   651   00409A  102B               	dw	ivt0x4008_undefint shr (0+2)
   652                           
   653                           ; Vector 74 : CWG3
   654   00409C  102B               	dw	ivt0x4008_undefint shr (0+2)
   655                           
   656                           ; Vector 75 : CLC3
   657   00409E  102B               	dw	ivt0x4008_undefint shr (0+2)
   658                           
   659                           ; Vector 76 : Undefined
   660   0040A0  102B               	dw	ivt0x4008_undefint shr (0+2)
   661                           
   662                           ; Vector 77 : Undefined
   663   0040A2  102B               	dw	ivt0x4008_undefint shr (0+2)
   664                           
   665                           ; Vector 78 : Undefined
   666   0040A4  102B               	dw	ivt0x4008_undefint shr (0+2)
   667                           
   668                           ; Vector 79 : Undefined
   669   0040A6  102B               	dw	ivt0x4008_undefint shr (0+2)
   670                           
   671                           ; Vector 80 : CCP4
   672   0040A8  102B               	dw	ivt0x4008_undefint shr (0+2)
   673                           
   674                           ; Vector 81 : CLC4
   675   0040AA  102B               	dw	ivt0x4008_undefint shr (0+2)
   676   0040AC                     ivt0x4008_undefint:
   677                           	callstack 0
   678   0040AC  00FF               	reset	
   679                           
   680                           	psect	smallconst
   681   002000                     __psmallconst:
   682                           	callstack 0
   683   002000  00                 	db	0
   684   002001  00                 	db	0	; dummy byte at the end
   685   000000                     
   686                           	psect	rparam
   687   000000                     
   688                           	psect	config
   689                           
   690                           ;Config register CONFIG1L @ 0x300000
   691                           ;	External Oscillator Selection
   692                           ;	FEXTOSC = LP, LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power
   693                           ;	Reset Oscillator Selection
   694                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   695   300000                     	org	3145728
   696   300000  F8                 	db	248
   697                           
   698                           ;Config register CONFIG1H @ 0x300001
   699                           ;	Clock out Enable bit
   700                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   701                           ;	PRLOCKED One-Way Set Enable bit
   702                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   703                           ;	Clock Switch Enable bit
   704                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   705                           ;	Fail-Safe Clock Monitor Enable bit
   706                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   707   300001                     	org	3145729
   708   300001  FF                 	db	255
   709                           
   710                           ;Config register CONFIG2L @ 0x300002
   711                           ;	MCLR Enable bit
   712                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   713                           ;	Power-up timer selection bits
   714                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   715                           ;	Multi-vector enable bit
   716                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   717                           ;	IVTLOCK bit One-way set enable bit
   718                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   719                           ;	Low Power BOR Enable bit
   720                           ;	LPBOREN = OFF, ULPBOR disabled
   721                           ;	Brown-out Reset Enable bits
   722                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   723   300002                     	org	3145730
   724   300002  FF                 	db	255
   725                           
   726                           ;Config register CONFIG2H @ 0x300003
   727                           ;	Brown-out Reset Voltage Selection bits
   728                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   729                           ;	ZCD Disable bit
   730                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   731                           ;	PPSLOCK bit One-Way Set Enable bit
   732                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   733                           ;	Stack Full/Underflow Reset Enable bit
   734                           ;	STVREN = ON, Stack full/underflow will cause Reset
   735                           ;	Debugger Enable bit
   736                           ;	DEBUG = OFF, Background debugger disabled
   737                           ;	Extended Instruction Set Enable bit
   738                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   739   300003                     	org	3145731
   740   300003  FF                 	db	255
   741                           
   742                           ;Config register CONFIG3L @ 0x300004
   743                           ;	WDT Period selection bits
   744                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   745                           ;	WDT operating mode
   746                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   747   300004                     	org	3145732
   748   300004  9F                 	db	159
   749                           
   750                           ;Config register CONFIG3H @ 0x300005
   751                           ;	WDT Window Select bits
   752                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   753                           ;	WDT input clock selector
   754                           ;	WDTCCS = SC, Software Control
   755   300005                     	org	3145733
   756   300005  FF                 	db	255
   757                           
   758                           ;Config register CONFIG4L @ 0x300006
   759                           ;	Boot Block Size selection bits
   760                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   761                           ;	Boot Block enable bit
   762                           ;	BBEN = OFF, Boot block disabled
   763                           ;	Storage Area Flash enable bit
   764                           ;	SAFEN = OFF, SAF disabled
   765                           ;	Application Block write protection bit
   766                           ;	WRTAPP = OFF, Application Block not write protected
   767   300006                     	org	3145734
   768   300006  FF                 	db	255
   769                           
   770                           ;Config register CONFIG4H @ 0x300007
   771                           ;	Boot Block Write Protection bit
   772                           ;	WRTB = OFF, Boot Block not write-protected
   773                           ;	Configuration Register Write Protection bit
   774                           ;	WRTC = OFF, Configuration registers not write-protected
   775                           ;	Data EEPROM Write Protection bit
   776                           ;	WRTD = OFF, Data EEPROM not write-protected
   777                           ;	SAF Write protection bit
   778                           ;	WRTSAF = OFF, SAF not Write Protected
   779                           ;	Low Voltage Programming Enable bit
   780                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   781   300007                     	org	3145735
   782   300007  FF                 	db	255
   783                           
   784                           ;Config register CONFIG5L @ 0x300008
   785                           ;	PFM and Data EEPROM Code Protection bit
   786                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   787   300008                     	org	3145736
   788   300008  FF                 	db	255
   789                           
   790                           ;Config register CONFIG5H @ 0x300009
   791                           ;	unspecified, using default values
   792   300009                     	org	3145737
   793   300009  FF                 	db	255
   794                           tosu	equ	0x3FFF
   795                           tosh	equ	0x3FFE
   796                           tosl	equ	0x3FFD
   797                           stkptr	equ	0x3FFC
   798                           pclatu	equ	0x3FFB
   799                           pclath	equ	0x3FFA
   800                           pcl	equ	0x3FF9
   801                           tblptru	equ	0x3FF8
   802                           tblptrh	equ	0x3FF7
   803                           tblptrl	equ	0x3FF6
   804                           tablat	equ	0x3FF5
   805                           prodh	equ	0x3FF4
   806                           prodl	equ	0x3FF3
   807                           indf0	equ	0x3FEF
   808                           postinc0	equ	0x3FEE
   809                           postdec0	equ	0x3FED
   810                           preinc0	equ	0x3FEC
   811                           plusw0	equ	0x3FEB
   812                           fsr0h	equ	0x3FEA
   813                           fsr0l	equ	0x3FE9
   814                           wreg	equ	0x3FE8
   815                           indf1	equ	0x3FE7
   816                           postinc1	equ	0x3FE6
   817                           postdec1	equ	0x3FE5
   818                           preinc1	equ	0x3FE4
   819                           plusw1	equ	0x3FE3
   820                           fsr1h	equ	0x3FE2
   821                           fsr1l	equ	0x3FE1
   822                           bsr	equ	0x3FE0
   823                           indf2	equ	0x3FDF
   824                           postinc2	equ	0x3FDE
   825                           postdec2	equ	0x3FDD
   826                           preinc2	equ	0x3FDC
   827                           plusw2	equ	0x3FDB
   828                           fsr2h	equ	0x3FDA
   829                           fsr2l	equ	0x3FD9
   830                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      6       6
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _INT0_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _INT0_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _INT0_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _INT0_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _INT0_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _INT0_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _INT0_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _INT0_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _INT0_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _INT0_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _INT0_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _INT0_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _INT0_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _INT0_ISR in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _INT0_ISR in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _INT0_ISR in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _INT0_ISR in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _INT0_ISR in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _INT0_ISR in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _INT0_ISR in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _INT0_ISR in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _INT0_ISR in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _INT0_ISR in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _INT0_ISR in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _INT0_ISR in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _INT0_ISR in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _INT0_ISR in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _INT0_ISR in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _INT0_ISR in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _INT0_ISR in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _INT0_ISR in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _INT0_ISR in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _INT0_ISR in BANK31

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              4 COMRAM     2     2      0
               _INTERRUPT_Initialize
 ---------------------------------------------------------------------------------
 (1) _INTERRUPT_Initialize                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _INT0_ISR                                             4     4      0      30
                                              0 COMRAM     4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _INTERRUPT_Initialize

 _INT0_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      6       6       1        6.3%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
ABS                  0      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15          100      0       0      35        0.0%
BANK15             100      0       0      36        0.0%
BITBANK16          100      0       0      37        0.0%
BANK16             100      0       0      38        0.0%
BITBANK17          100      0       0      39        0.0%
BANK17             100      0       0      40        0.0%
BITBANK18          100      0       0      41        0.0%
BANK18             100      0       0      42        0.0%
BITBANK19          100      0       0      43        0.0%
BANK19             100      0       0      44        0.0%
BITBANK20          100      0       0      45        0.0%
BANK20             100      0       0      46        0.0%
BITBANK21          100      0       0      47        0.0%
BANK21             100      0       0      48        0.0%
BITBANK22          100      0       0      49        0.0%
BANK22             100      0       0      50        0.0%
BITBANK23          100      0       0      51        0.0%
BANK23             100      0       0      52        0.0%
BITBANK24          100      0       0      53        0.0%
BANK24             100      0       0      54        0.0%
BITBANK25          100      0       0      55        0.0%
BANK25             100      0       0      56        0.0%
BITBANK26          100      0       0      57        0.0%
BANK26             100      0       0      58        0.0%
BITBANK27          100      0       0      59        0.0%
BANK27             100      0       0      60        0.0%
BITBANK28          100      0       0      61        0.0%
BANK28             100      0       0      62        0.0%
BITBANK29          100      0       0      63        0.0%
BANK29             100      0       0      64        0.0%
BITBANK30          100      0       0      65        0.0%
BANK30             100      0       0      66        0.0%
BITBANK31          100      0       0      67        0.0%
BANK31             100      0       0      68        0.0%
BITBIGSFRhhhh       28      0       0      69        0.0%
BITBIGSFRhhhl        2      0       0      70        0.0%
BITBIGSFRhhl         4      0       0      71        0.0%
BITBIGSFRhl          1      0       0      72        0.0%
BITBIGSFRlhhh        5      0       0      73        0.0%
BITBIGSFRlhhl        1      0       0      74        0.0%
BITBIGSFRlhlhh       5      0       0      75        0.0%
BITBIGSFRlhlhl       1      0       0      76        0.0%
BITBIGSFRlhllhh    54A      0       0      77        0.0%
BITBIGSFRlhllhl     1E      0       0      78        0.0%
BITBIGSFRlhlll      AE      0       0      79        0.0%
BITBIGSFRllhh        F      0       0      80        0.0%
BITBIGSFRllhl        F      0       0      81        0.0%
BITBIGSFRlll       181      0       0      82        0.0%
BIGRAM            1FFF      0       0      83        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Wed Apr 10 17:50:27 2024

                          l49 41A0                            u37 4158                            u47 4170  
                         l733 4184                           l735 4194                           l761 414E  
                         l753 4124                           l763 4164                           l755 4128  
                         l765 4166                           l757 4148                           l759 414C  
                         wreg 3FE8                          _LATB 3FBB                          _LATD 3FBD  
                        i2l43 411C                          i2l44 40CC                          i2l46 4122  
                        _WPUB 3A51                          _main 4124                          start 40AE  
                ___param_bank 0000              __end_of_INT0_ISR 4124                         ?_main 0001  
                       i2l741 40C4                         i2l751 40FC                         i2l737 40B4  
                       i2l747 40CE                         i2l739 40C2                         i2l749 40E4  
                       _PORTB 3FCB                         _PORTD 3FCD                         _TRISB 3FC3  
                       _TRISD 3FC5                         status 3FD8               __initialization 41A2  
                __end_of_main 4184                        ??_main 0005                 __activetblptr 0000  
                      _ANSELB 3A50                        _ANSELD 3A70                        i2u1_40 40C2  
                      i2u1_41 40BE                        i2u2_40 411C                        i2u2_41 4118  
                      i2u5_47 40D8                        i2u6_47 40F0                        isa$std 0001  
                __mediumconst 0000                    __accesstop 0060       __end_of__initialization 41AE  
                   ?_INT0_ISR 0001                 ___rparam_used 0001                     INT0_ISR@i 0003  
              __pcstackCOMRAM 0001                    ??_INT0_ISR 0001                       IVTBASEH 3FD6  
                     IVTBASEL 3FD5                       IVTBASEU 3FD7                       __Hparam 0000  
                     __Lparam 0000                  __psmallconst 2000                       __pcinit 41A2  
                     __ramtop 2000                 ivt0x4008_base 4008                       __ptext0 4124  
                     __ptext1 4184                       __ptext2 40B4          end_of_initialization 41AE  
                   _PORTBbits 3FCB                     _PORTDbits 3FCD  __end_of_INTERRUPT_Initialize 41A2  
         start_initialization 41A2                   __pivt0x4008 4008                   __smallconst 2000  
        _INTERRUPT_Initialize 4184                      _INT0_ISR 40B4                      _IPR1bits 3981  
                    _PIE1bits 3991                      _IVTBASEH 3FD6                      _IVTBASEL 3FD5  
                    _IVTBASEU 3FD7                      _PIR1bits 39A1             ivt0x4008_undefint 40AC  
                 _INTCON0bits 3FD2         ?_INTERRUPT_Initialize 0001                      __Hrparam 0000  
                    __Lrparam 0000                      isa$xinst 0000        ??_INTERRUPT_Initialize 0005  
                    intlevel2 0000  
