$date
	Sun Nov  2 02:01:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! Y [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$var reg 32 $ C [31:0] $end
$var reg 2 % S [1:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' seed [31:0] $end
$scope module dut $end
$var wire 32 ( A [31:0] $end
$var wire 32 ) B [31:0] $end
$var wire 32 * C [31:0] $end
$var wire 2 + S [1:0] $end
$var reg 32 , Y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b11011001001101001110110010110010 *
b11110100000011101010100111101 )
b10000000100000011010001000000001 (
b1011001001101001110101101001110 '
b0 &
b0 %
b11011001001101001110110010110010 $
b11110100000011101010100111101 #
b10000000100000011010001000000001 "
b0 !
$end
#1
b1 !
b1 ,
b1 %
b1 +
b11001100100110101101011010011001 $
b11001100100110101101011010011001 *
b10011000110000001011001000110001 #
b10011000110000001011001000110001 )
b10001010101000010110010000010101 "
b10001010101000010110010000010101 (
b1001100100110101101010111011101 '
b1 &
#2
b10 %
b10 +
b11110001110110011111110011100011 $
b11110001110110011111110011100011 *
b11010011010110010010111010100110 #
b11010011010110010010111010100110 )
b10001010101101100111110000010101 "
b10001010101101100111110000010101 (
b1110001110110011111101111011000 '
b10 &
#3
b11 %
b11 +
b10101101111110000001100001011011 $
b10101101111110000001100001011011 *
b1101000001111111111010111010000 #
b1101000001111111111010111010000 )
b10111001001100001010010001110010 "
b10111001001100001010010001110010 (
b101101111110000001011010101111 '
b11 &
#4
b100 &
