Initializing CoreGen with the user repository list from
'/home/student2/mzizovsk/.Xilinx/CoreGen/13.3/indexes/xil_index_map.xml'.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/CMC/tools/xilinx/13.3/ISE_DS/ISE/coregen/' [reloaded]
INFO:sim - Generating component instance 'sram' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/CMC/tools/xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Applying current project options...
Finished applying current project options.
Resolving generics for 'sram'...
WARNING:sim - A core named 'sram' already exists in the project. Output products
   for this core may be overwritten.
Applying external generics to 'sram'...
Delivering associated files for 'sram'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'sram'...
Generating implementation netlist for 'sram'...
INFO:sim - Pre-processing HDL files for 'sram'...
Running synthesis for 'sram'
Running ngcbuild...
Writing VEO instantiation template for 'sram'...
Writing Verilog behavioral simulation model for 'sram'...
Generating ASY schematic symbol...
INFO:sim - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sram'...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sram'.
