
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : Block_Summary.csv
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 23:37:10 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#
################################################################################
Set-Case-Analysis,0 
Assume-path,0 
CDC-False-Path,0 
Total Time,51 
Total flat instances,338 
Clocks,2 
Domains,2 
BB Clocks,0 
Resets,1 
BB Resets,0 
Regs missing clock definition(Clock_info03a),0 
Clock Convergences on unselected MUX(Clock_info05),0 
Clock convergences at unselected logic(Clock_info05b),0 
Clock re-definitions(Clock_check07),0 
Multi-sampled clock inputs(Clock_sync05),0 
Multi-transitioned clocks(Clock_sync06),0 
Non-converging buses crossing domain (Ac_conv04),1 
Multi-synchronized control signals(Ac_coherency06),6 
