
*** Running vivado
    with args -log design_1_PWM_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PWM_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_PWM_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Sandbox_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/IPFW_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/PWM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Policy_Server_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/RSA_32'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_PWM_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18563 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1563.887 ; gain = 83.867 ; free physical = 183 ; free virtual = 3244
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PWM_0_0' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_PWM_0_0/synth/design_1_PWM_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PWM' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/de54/sources_1/new/PWM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (1#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/de54/sources_1/new/PWM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PWM_0_0' (2#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_PWM_0_0/synth/design_1_PWM_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.645 ; gain = 130.625 ; free physical = 193 ; free virtual = 3259
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.645 ; gain = 130.625 ; free physical = 190 ; free virtual = 3259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.645 ; gain = 130.625 ; free physical = 190 ; free virtual = 3259
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.645 ; gain = 0.000 ; free physical = 111 ; free virtual = 2998
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.645 ; gain = 0.000 ; free physical = 102 ; free virtual = 2998
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1907.645 ; gain = 1.000 ; free physical = 131 ; free virtual = 2994
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1907.645 ; gain = 427.625 ; free physical = 171 ; free virtual = 3062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1907.645 ; gain = 427.625 ; free physical = 162 ; free virtual = 3062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1907.645 ; gain = 427.625 ; free physical = 164 ; free virtual = 3064
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pwm_signal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1907.648 ; gain = 427.629 ; free physical = 146 ; free virtual = 3058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst/pwm_signal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[0]' (FDR) to 'inst/pwm_signal_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[1]' (FDR) to 'inst/pwm_signal_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[2]' (FDR) to 'inst/pwm_signal_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[4]' (FDR) to 'inst/pwm_signal_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[5]' (FDR) to 'inst/pwm_signal_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[6]' (FDR) to 'inst/pwm_signal_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[7]' (FDR) to 'inst/pwm_signal_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[8]' (FDR) to 'inst/pwm_signal_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[9]' (FDR) to 'inst/pwm_signal_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[10]' (FDR) to 'inst/pwm_signal_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[11]' (FDR) to 'inst/pwm_signal_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[12]' (FDR) to 'inst/pwm_signal_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[13]' (FDR) to 'inst/pwm_signal_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[14]' (FDR) to 'inst/pwm_signal_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[15]' (FDR) to 'inst/pwm_signal_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[16]' (FDR) to 'inst/pwm_signal_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[17]' (FDR) to 'inst/pwm_signal_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[18]' (FDR) to 'inst/pwm_signal_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[19]' (FDR) to 'inst/pwm_signal_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[20]' (FDR) to 'inst/pwm_signal_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[21]' (FDR) to 'inst/pwm_signal_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[22]' (FDR) to 'inst/pwm_signal_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[23]' (FDR) to 'inst/pwm_signal_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[24]' (FDR) to 'inst/pwm_signal_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[25]' (FDR) to 'inst/pwm_signal_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[26]' (FDR) to 'inst/pwm_signal_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[27]' (FDR) to 'inst/pwm_signal_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[28]' (FDR) to 'inst/pwm_signal_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[29]' (FDR) to 'inst/pwm_signal_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/pwm_signal_reg[30]' (FDR) to 'inst/pwm_signal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pwm_signal_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1907.648 ; gain = 427.629 ; free physical = 122 ; free virtual = 3048
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1907.648 ; gain = 427.629 ; free physical = 124 ; free virtual = 2918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1907.648 ; gain = 427.629 ; free physical = 134 ; free virtual = 2917
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1918.672 ; gain = 438.652 ; free physical = 134 ; free virtual = 2917
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1918.676 ; gain = 438.656 ; free physical = 134 ; free virtual = 2917
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1918.676 ; gain = 438.656 ; free physical = 134 ; free virtual = 2917
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1918.676 ; gain = 438.656 ; free physical = 134 ; free virtual = 2917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1918.676 ; gain = 438.656 ; free physical = 134 ; free virtual = 2917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1918.676 ; gain = 438.656 ; free physical = 134 ; free virtual = 2917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1918.676 ; gain = 438.656 ; free physical = 134 ; free virtual = 2917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |    32|
|4     |LUT3   |     3|
|5     |LUT4   |     9|
|6     |LUT5   |     3|
|7     |LUT6   |     7|
|8     |FDRE   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    67|
|2     |  inst   |PWM    |    67|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1918.676 ; gain = 438.656 ; free physical = 134 ; free virtual = 2917
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1918.676 ; gain = 141.656 ; free physical = 189 ; free virtual = 2974
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1918.680 ; gain = 438.656 ; free physical = 183 ; free virtual = 2975
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1918.680 ; gain = 0.000 ; free physical = 122 ; free virtual = 2914
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1918.680 ; gain = 450.246 ; free physical = 171 ; free virtual = 2970
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1918.680 ; gain = 0.000 ; free physical = 163 ; free virtual = 2968
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_PWM_0_0_synth_1/design_1_PWM_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_PWM_0_0, cache-ID = fac3c8cb5dbab7fb
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1918.680 ; gain = 0.000 ; free physical = 132 ; free virtual = 2970
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_PWM_0_0_synth_1/design_1_PWM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PWM_0_0_utilization_synth.rpt -pb design_1_PWM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 22:16:22 2021...
