<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release PolarFire v2.2 (Version 12.200.30.10)</text>
<text>Date: Fri Sep 07 13:43:21 2018
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>9823</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0</cell>
 <cell>(1173, 162)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_Y</cell>
 <cell>7082</cell>
</row>
<row>
 <cell>3</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0_Y</cell>
 <cell>4887</cell>
</row>
<row>
 <cell>4</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/s1_RNIPSG9/U0</cell>
 <cell>(1170, 162)</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/s1_RNIPSG9/U0_Y</cell>
 <cell>3994</cell>
</row>
<row>
 <cell>5</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0_Y</cell>
 <cell>1778</cell>
</row>
<row>
 <cell>6</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_Y</cell>
 <cell>292</cell>
</row>
<row>
 <cell>7</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0_Y</cell>
 <cell>17</cell>
</row>
<row>
 <cell>8</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
</row>
<row>
 <cell>9</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0</cell>
 <cell>(1152, 163)</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]_CLK_GATING_AND2:Y</cell>
 <cell>(1962, 327)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int[0]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/s1_RNIPSG9_CLK_GATING_AND2:Y</cell>
 <cell>(2085, 324)</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/s1_RNIPSG9/U0</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/MSC_net_4_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9_CLK_GATING_AND2:Y</cell>
 <cell>(1301, 246)</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint_CLK_GATING_AND2:Y</cell>
 <cell>(836, 99)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/un1_duttck_i_0_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJTAG_0:UDRCK</cell>
 <cell>(504, 2)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint_NET</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD_CLK_GATING_AND2:Y</cell>
 <cell>(2077, 324)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/DFN1_CMD_Q_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT_NET</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>(2460, 377)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4_NET</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0_NET</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/pll_inst_0_DELAY:REF_CLK_0_OUT</cell>
 <cell>(2467, 376)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 377)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/REF_CLK_0_OUT</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0_DELAY:REF_CLK_0_OUT</cell>
 <cell>(7, 4)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 5)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/REF_CLK_0_OUT</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Clock Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Clock Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>9823</cell>
 <cell>1</cell>
 <cell>(1740, 285)</cell>
 <cell>50</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1740, 312)</cell>
 <cell>344</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1740, 339)</cell>
 <cell>668</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1740, 366)</cell>
 <cell>501</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1746, 258)</cell>
 <cell>166</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1746, 285)</cell>
 <cell>1387</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1746, 312)</cell>
 <cell>2341</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1746, 339)</cell>
 <cell>2277</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1746, 366)</cell>
 <cell>2089</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0</cell>
 <cell>(1173, 162)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_Y</cell>
 <cell>7082</cell>
 <cell>1</cell>
 <cell>(1743, 149)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1743, 179)</cell>
 <cell>175</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1743, 206)</cell>
 <cell>336</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1743, 233)</cell>
 <cell>1112</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1743, 260)</cell>
 <cell>920</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1743, 287)</cell>
 <cell>465</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1743, 314)</cell>
 <cell>433</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1743, 341)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1749, 149)</cell>
 <cell>311</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1749, 179)</cell>
 <cell>752</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1749, 206)</cell>
 <cell>914</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1749, 233)</cell>
 <cell>498</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1749, 260)</cell>
 <cell>835</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(1749, 287)</cell>
 <cell>285</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(1749, 314)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(1749, 368)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0_Y</cell>
 <cell>4887</cell>
 <cell>1</cell>
 <cell>(1744, 287)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 314)</cell>
 <cell>299</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 341)</cell>
 <cell>640</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 368)</cell>
 <cell>469</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1750, 260)</cell>
 <cell>153</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1750, 287)</cell>
 <cell>572</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1750, 314)</cell>
 <cell>573</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1750, 341)</cell>
 <cell>850</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1750, 368)</cell>
 <cell>1323</cell>
</row>
<row>
 <cell>4</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/s1_RNIPSG9/U0</cell>
 <cell>(1170, 162)</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/s1_RNIPSG9/U0_Y</cell>
 <cell>3994</cell>
 <cell>1</cell>
 <cell>(1742, 339)</cell>
 <cell>14</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1742, 366)</cell>
 <cell>28</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1748, 285)</cell>
 <cell>674</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1748, 312)</cell>
 <cell>1475</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1748, 339)</cell>
 <cell>1340</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1748, 366)</cell>
 <cell>463</cell>
</row>
<row>
 <cell>5</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0_Y</cell>
 <cell>1778</cell>
 <cell>1</cell>
 <cell>(1741, 260)</cell>
 <cell>52</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1741, 287)</cell>
 <cell>410</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1741, 314)</cell>
 <cell>423</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1747, 260)</cell>
 <cell>593</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1747, 287)</cell>
 <cell>272</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1747, 314)</cell>
 <cell>28</cell>
</row>
<row>
 <cell>6</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_Y</cell>
 <cell>292</cell>
 <cell>1</cell>
 <cell>(1743, 205)</cell>
 <cell>81</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1743, 232)</cell>
 <cell>211</cell>
</row>
<row>
 <cell>7</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0_Y</cell>
 <cell>17</cell>
 <cell> </cell>
 <cell>(585, 93)</cell>
 <cell>17</cell>
</row>
<row>
 <cell>8</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
 <cell> </cell>
 <cell>(1746, 367)</cell>
 <cell>3</cell>
</row>
<row>
 <cell>9</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0</cell>
 <cell>(1152, 163)</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(577, 12)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
</doc>
