
.\files\threadx.out:	file format elf32-littlearm

Disassembly of section .vectors:

00000000 <_vectors>:
       0: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x20 <reset_addr>
       4: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x24 <undefined_addr>
       8: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x28 <svc_addr>
       c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x2c <prefetch_abort_addr>
      10: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x30 <data_abort_addr>
      14: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x34 <reserved_addr>
      18: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x38 <irq_addr>
      1c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x3c <fiq_addr>

00000020 <reset_addr>:
      20: 94 6b 0b 70  	.word	0x700b6b94

00000024 <undefined_addr>:
      24: c1 5e 0b 70  	.word	0x700b5ec1

00000028 <svc_addr>:
      28: 00 62 0b 70  	.word	0x700b6200

0000002c <prefetch_abort_addr>:
      2c: 01 5f 0b 70  	.word	0x700b5f01

00000030 <data_abort_addr>:
      30: 00 60 0b 70  	.word	0x700b6000

00000034 <reserved_addr>:
      34: 81 5e 0b 70  	.word	0x700b5e81

00000038 <irq_addr>:
      38: 00 61 0b 70  	.word	0x700b6100

0000003c <fiq_addr>:
      3c: 11 5d 0b 70  	.word	0x700b5d11

Disassembly of section .text.hwi:

700b5600 <HwiP_enableInt>:
700b5600: b580         	push	{r7, lr}
700b5602: b084         	sub	sp, #0x10
700b5604: 9003         	str	r0, [sp, #0xc]
700b5606: f7ff ff73    	bl	0x700b54f0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x11a
700b560a: f248 3068    	movw	r0, #0x8368
700b560e: f2c7 000b    	movt	r0, #0x700b
700b5612: 6801         	ldr	r1, [r0]
700b5614: 9803         	ldr	r0, [sp, #0xc]
700b5616: f400 70f0    	and	r0, r0, #0x1e0
700b561a: 4408         	add	r0, r1
700b561c: f500 6081    	add.w	r0, r0, #0x408
700b5620: 9002         	str	r0, [sp, #0x8]
700b5622: 9803         	ldr	r0, [sp, #0xc]
700b5624: f000 001f    	and	r0, r0, #0x1f
700b5628: 9001         	str	r0, [sp, #0x4]
700b562a: 9901         	ldr	r1, [sp, #0x4]
700b562c: 2001         	movs	r0, #0x1
700b562e: 4088         	lsls	r0, r1
700b5630: 9902         	ldr	r1, [sp, #0x8]
700b5632: 6008         	str	r0, [r1]
700b5634: b004         	add	sp, #0x10
700b5636: bd80         	pop	{r7, pc}
700b5638: bf00         	nop
700b563a: bf00         	nop
700b563c: bf00         	nop
700b563e: bf00         	nop

700b5640 <HwiP_disableInt>:
700b5640: b580         	push	{r7, lr}
700b5642: b084         	sub	sp, #0x10
700b5644: 9003         	str	r0, [sp, #0xc]
700b5646: 2000         	movs	r0, #0x0
700b5648: 9000         	str	r0, [sp]
700b564a: f248 3068    	movw	r0, #0x8368
700b564e: f2c7 000b    	movt	r0, #0x700b
700b5652: 6801         	ldr	r1, [r0]
700b5654: 9803         	ldr	r0, [sp, #0xc]
700b5656: f400 70f0    	and	r0, r0, #0x1e0
700b565a: 4408         	add	r0, r1
700b565c: f200 400c    	addw	r0, r0, #0x40c
700b5660: 9002         	str	r0, [sp, #0x8]
700b5662: 9803         	ldr	r0, [sp, #0xc]
700b5664: f000 001f    	and	r0, r0, #0x1f
700b5668: 9001         	str	r0, [sp, #0x4]
700b566a: 9802         	ldr	r0, [sp, #0x8]
700b566c: 6800         	ldr	r0, [r0]
700b566e: 9901         	ldr	r1, [sp, #0x4]
700b5670: 40c8         	lsrs	r0, r1
700b5672: 07c0         	lsls	r0, r0, #0x1f
700b5674: b118         	cbz	r0, 0x700b567e <HwiP_disableInt+0x3e> @ imm = #0x6
700b5676: e7ff         	b	0x700b5678 <HwiP_disableInt+0x38> @ imm = #-0x2
700b5678: 2001         	movs	r0, #0x1
700b567a: 9000         	str	r0, [sp]
700b567c: e7ff         	b	0x700b567e <HwiP_disableInt+0x3e> @ imm = #-0x2
700b567e: 9901         	ldr	r1, [sp, #0x4]
700b5680: 2001         	movs	r0, #0x1
700b5682: 4088         	lsls	r0, r1
700b5684: 9902         	ldr	r1, [sp, #0x8]
700b5686: 6008         	str	r0, [r1]
700b5688: f7ff ff32    	bl	0x700b54f0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x19c
700b568c: 9800         	ldr	r0, [sp]
700b568e: b004         	add	sp, #0x10
700b5690: bd80         	pop	{r7, pc}
700b5692: bf00         	nop
700b5694: bf00         	nop
700b5696: bf00         	nop
700b5698: bf00         	nop
700b569a: bf00         	nop
700b569c: bf00         	nop
700b569e: bf00         	nop

700b56a0 <HwiP_restoreInt>:
700b56a0: b580         	push	{r7, lr}
700b56a2: b082         	sub	sp, #0x8
700b56a4: 9001         	str	r0, [sp, #0x4]
700b56a6: 9100         	str	r1, [sp]
700b56a8: 9800         	ldr	r0, [sp]
700b56aa: b120         	cbz	r0, 0x700b56b6 <HwiP_restoreInt+0x16> @ imm = #0x8
700b56ac: e7ff         	b	0x700b56ae <HwiP_restoreInt+0xe> @ imm = #-0x2
700b56ae: 9801         	ldr	r0, [sp, #0x4]
700b56b0: f7ff ffa6    	bl	0x700b5600 <HwiP_enableInt> @ imm = #-0xb4
700b56b4: e003         	b	0x700b56be <HwiP_restoreInt+0x1e> @ imm = #0x6
700b56b6: 9801         	ldr	r0, [sp, #0x4]
700b56b8: f7ff ffc2    	bl	0x700b5640 <HwiP_disableInt> @ imm = #-0x7c
700b56bc: e7ff         	b	0x700b56be <HwiP_restoreInt+0x1e> @ imm = #-0x2
700b56be: b002         	add	sp, #0x8
700b56c0: bd80         	pop	{r7, pc}
700b56c2: bf00         	nop
700b56c4: bf00         	nop
700b56c6: bf00         	nop
700b56c8: bf00         	nop
700b56ca: bf00         	nop
700b56cc: bf00         	nop
700b56ce: bf00         	nop

700b56d0 <HwiP_clearInt>:
700b56d0: b083         	sub	sp, #0xc
700b56d2: 9002         	str	r0, [sp, #0x8]
700b56d4: f248 3068    	movw	r0, #0x8368
700b56d8: f2c7 000b    	movt	r0, #0x700b
700b56dc: 6801         	ldr	r1, [r0]
700b56de: 9802         	ldr	r0, [sp, #0x8]
700b56e0: f400 70f0    	and	r0, r0, #0x1e0
700b56e4: 4408         	add	r0, r1
700b56e6: f200 4004    	addw	r0, r0, #0x404
700b56ea: 9001         	str	r0, [sp, #0x4]
700b56ec: 9802         	ldr	r0, [sp, #0x8]
700b56ee: f000 001f    	and	r0, r0, #0x1f
700b56f2: 9000         	str	r0, [sp]
700b56f4: 9900         	ldr	r1, [sp]
700b56f6: 2001         	movs	r0, #0x1
700b56f8: 4088         	lsls	r0, r1
700b56fa: 9901         	ldr	r1, [sp, #0x4]
700b56fc: 6008         	str	r0, [r1]
700b56fe: b003         	add	sp, #0xc
700b5700: 4770         	bx	lr
700b5702: bf00         	nop
700b5704: bf00         	nop
700b5706: bf00         	nop
700b5708: bf00         	nop
700b570a: bf00         	nop
700b570c: bf00         	nop
700b570e: bf00         	nop

700b5710 <HwiP_post>:
700b5710: b580         	push	{r7, lr}
700b5712: b084         	sub	sp, #0x10
700b5714: 9003         	str	r0, [sp, #0xc]
700b5716: f248 3068    	movw	r0, #0x8368
700b571a: f2c7 000b    	movt	r0, #0x700b
700b571e: 6801         	ldr	r1, [r0]
700b5720: 9803         	ldr	r0, [sp, #0xc]
700b5722: f400 70f0    	and	r0, r0, #0x1e0
700b5726: 4408         	add	r0, r1
700b5728: f500 6080    	add.w	r0, r0, #0x400
700b572c: 9002         	str	r0, [sp, #0x8]
700b572e: 9803         	ldr	r0, [sp, #0xc]
700b5730: f000 001f    	and	r0, r0, #0x1f
700b5734: 9001         	str	r0, [sp, #0x4]
700b5736: 9901         	ldr	r1, [sp, #0x4]
700b5738: 2001         	movs	r0, #0x1
700b573a: 4088         	lsls	r0, r1
700b573c: 9902         	ldr	r1, [sp, #0x8]
700b573e: 6008         	str	r0, [r1]
700b5740: f7ff fed6    	bl	0x700b54f0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x254
700b5744: b004         	add	sp, #0x10
700b5746: bd80         	pop	{r7, pc}
700b5748: bf00         	nop
700b574a: bf00         	nop
700b574c: bf00         	nop
700b574e: bf00         	nop

700b5750 <HwiP_Params_init>:
700b5750: b081         	sub	sp, #0x4
700b5752: 9000         	str	r0, [sp]
700b5754: 9900         	ldr	r1, [sp]
700b5756: 2000         	movs	r0, #0x0
700b5758: 6008         	str	r0, [r1]
700b575a: 9900         	ldr	r1, [sp]
700b575c: 6048         	str	r0, [r1, #0x4]
700b575e: 9900         	ldr	r1, [sp]
700b5760: 6088         	str	r0, [r1, #0x8]
700b5762: 9900         	ldr	r1, [sp]
700b5764: 8188         	strh	r0, [r1, #0xc]
700b5766: 9a00         	ldr	r2, [sp]
700b5768: 210f         	movs	r1, #0xf
700b576a: 7391         	strb	r1, [r2, #0xe]
700b576c: 9900         	ldr	r1, [sp]
700b576e: 73c8         	strb	r0, [r1, #0xf]
700b5770: 9900         	ldr	r1, [sp]
700b5772: 7408         	strb	r0, [r1, #0x10]
700b5774: b001         	add	sp, #0x4
700b5776: 4770         	bx	lr
700b5778: bf00         	nop
700b577a: bf00         	nop
700b577c: bf00         	nop
700b577e: bf00         	nop

700b5780 <HwiP_construct>:
700b5780: b580         	push	{r7, lr}
700b5782: b084         	sub	sp, #0x10
700b5784: 9003         	str	r0, [sp, #0xc]
700b5786: 9102         	str	r1, [sp, #0x8]
700b5788: 9803         	ldr	r0, [sp, #0xc]
700b578a: 9001         	str	r0, [sp, #0x4]
700b578c: 2001         	movs	r0, #0x1
700b578e: f001 fa97    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x152e
700b5792: 9802         	ldr	r0, [sp, #0x8]
700b5794: 6840         	ldr	r0, [r0, #0x4]
700b5796: 2800         	cmp	r0, #0x0
700b5798: bf18         	it	ne
700b579a: 2001         	movne	r0, #0x1
700b579c: f001 fa90    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x1520
700b57a0: 9802         	ldr	r0, [sp, #0x8]
700b57a2: 6801         	ldr	r1, [r0]
700b57a4: 2000         	movs	r0, #0x0
700b57a6: 9000         	str	r0, [sp]
700b57a8: f5b1 7f80    	cmp.w	r1, #0x100
700b57ac: bf38         	it	lo
700b57ae: 2001         	movlo	r0, #0x1
700b57b0: f001 fa86    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x150c
700b57b4: 9800         	ldr	r0, [sp]
700b57b6: 9902         	ldr	r1, [sp, #0x8]
700b57b8: 7b89         	ldrb	r1, [r1, #0xe]
700b57ba: 2910         	cmp	r1, #0x10
700b57bc: bf38         	it	lo
700b57be: 2001         	movlo	r0, #0x1
700b57c0: f001 fa7e    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x14fc
700b57c4: 9802         	ldr	r0, [sp, #0x8]
700b57c6: 6800         	ldr	r0, [r0]
700b57c8: f7ff ff3a    	bl	0x700b5640 <HwiP_disableInt> @ imm = #-0x18c
700b57cc: 9802         	ldr	r0, [sp, #0x8]
700b57ce: 6800         	ldr	r0, [r0]
700b57d0: f7ff ff7e    	bl	0x700b56d0 <HwiP_clearInt> @ imm = #-0x104
700b57d4: 9902         	ldr	r1, [sp, #0x8]
700b57d6: 6808         	ldr	r0, [r1]
700b57d8: 7bc9         	ldrb	r1, [r1, #0xf]
700b57da: f000 f841    	bl	0x700b5860 <HwiP_setAsFIQ> @ imm = #0x82
700b57de: 9902         	ldr	r1, [sp, #0x8]
700b57e0: 6808         	ldr	r0, [r1]
700b57e2: 7b89         	ldrb	r1, [r1, #0xe]
700b57e4: f000 f86c    	bl	0x700b58c0 <HwiP_setPri> @ imm = #0xd8
700b57e8: 9902         	ldr	r1, [sp, #0x8]
700b57ea: 6808         	ldr	r0, [r1]
700b57ec: 7c09         	ldrb	r1, [r1, #0x10]
700b57ee: f000 f87f    	bl	0x700b58f0 <HwiP_setAsPulse> @ imm = #0xfe
700b57f2: 9802         	ldr	r0, [sp, #0x8]
700b57f4: 7bc0         	ldrb	r0, [r0, #0xf]
700b57f6: b148         	cbz	r0, 0x700b580c <HwiP_construct+0x8c> @ imm = #0x12
700b57f8: e7ff         	b	0x700b57fa <HwiP_construct+0x7a> @ imm = #-0x2
700b57fa: 9802         	ldr	r0, [sp, #0x8]
700b57fc: 6800         	ldr	r0, [r0]
700b57fe: f645 5111    	movw	r1, #0x5d11
700b5802: f2c7 010b    	movt	r1, #0x700b
700b5806: f000 f8a3    	bl	0x700b5950 <HwiP_setVecAddr> @ imm = #0x146
700b580a: e008         	b	0x700b581e <HwiP_construct+0x9e> @ imm = #0x10
700b580c: 9802         	ldr	r0, [sp, #0x8]
700b580e: 6800         	ldr	r0, [r0]
700b5810: f246 1100    	movw	r1, #0x6100
700b5814: f2c7 010b    	movt	r1, #0x700b
700b5818: f000 f89a    	bl	0x700b5950 <HwiP_setVecAddr> @ imm = #0x134
700b581c: e7ff         	b	0x700b581e <HwiP_construct+0x9e> @ imm = #-0x2
700b581e: 9802         	ldr	r0, [sp, #0x8]
700b5820: 6802         	ldr	r2, [r0]
700b5822: 6840         	ldr	r0, [r0, #0x4]
700b5824: f648 710c    	movw	r1, #0x8f0c
700b5828: f2c7 0108    	movt	r1, #0x7008
700b582c: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b5830: 9802         	ldr	r0, [sp, #0x8]
700b5832: 6802         	ldr	r2, [r0]
700b5834: 6880         	ldr	r0, [r0, #0x8]
700b5836: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b583a: f8c1 0400    	str.w	r0, [r1, #0x400]
700b583e: 9802         	ldr	r0, [sp, #0x8]
700b5840: 6800         	ldr	r0, [r0]
700b5842: 9901         	ldr	r1, [sp, #0x4]
700b5844: 6008         	str	r0, [r1]
700b5846: 9802         	ldr	r0, [sp, #0x8]
700b5848: 6800         	ldr	r0, [r0]
700b584a: f7ff fed9    	bl	0x700b5600 <HwiP_enableInt> @ imm = #-0x24e
700b584e: 2000         	movs	r0, #0x0
700b5850: b004         	add	sp, #0x10
700b5852: bd80         	pop	{r7, pc}
700b5854: bf00         	nop
700b5856: bf00         	nop
700b5858: bf00         	nop
700b585a: bf00         	nop
700b585c: bf00         	nop
700b585e: bf00         	nop

700b5860 <HwiP_setAsFIQ>:
700b5860: b084         	sub	sp, #0x10
700b5862: 9003         	str	r0, [sp, #0xc]
700b5864: 9102         	str	r1, [sp, #0x8]
700b5866: f248 3068    	movw	r0, #0x8368
700b586a: f2c7 000b    	movt	r0, #0x700b
700b586e: 6801         	ldr	r1, [r0]
700b5870: 9803         	ldr	r0, [sp, #0xc]
700b5872: f400 70f0    	and	r0, r0, #0x1e0
700b5876: 4408         	add	r0, r1
700b5878: f500 6083    	add.w	r0, r0, #0x418
700b587c: 9001         	str	r0, [sp, #0x4]
700b587e: 9803         	ldr	r0, [sp, #0xc]
700b5880: f000 001f    	and	r0, r0, #0x1f
700b5884: 9000         	str	r0, [sp]
700b5886: 9802         	ldr	r0, [sp, #0x8]
700b5888: b148         	cbz	r0, 0x700b589e <HwiP_setAsFIQ+0x3e> @ imm = #0x12
700b588a: e7ff         	b	0x700b588c <HwiP_setAsFIQ+0x2c> @ imm = #-0x2
700b588c: 9900         	ldr	r1, [sp]
700b588e: 2001         	movs	r0, #0x1
700b5890: fa00 f201    	lsl.w	r2, r0, r1
700b5894: 9901         	ldr	r1, [sp, #0x4]
700b5896: 6808         	ldr	r0, [r1]
700b5898: 4310         	orrs	r0, r2
700b589a: 6008         	str	r0, [r1]
700b589c: e008         	b	0x700b58b0 <HwiP_setAsFIQ+0x50> @ imm = #0x10
700b589e: 9900         	ldr	r1, [sp]
700b58a0: 2001         	movs	r0, #0x1
700b58a2: fa00 f201    	lsl.w	r2, r0, r1
700b58a6: 9901         	ldr	r1, [sp, #0x4]
700b58a8: 6808         	ldr	r0, [r1]
700b58aa: 4390         	bics	r0, r2
700b58ac: 6008         	str	r0, [r1]
700b58ae: e7ff         	b	0x700b58b0 <HwiP_setAsFIQ+0x50> @ imm = #-0x2
700b58b0: b004         	add	sp, #0x10
700b58b2: 4770         	bx	lr
700b58b4: bf00         	nop
700b58b6: bf00         	nop
700b58b8: bf00         	nop
700b58ba: bf00         	nop
700b58bc: bf00         	nop
700b58be: bf00         	nop

700b58c0 <HwiP_setPri>:
700b58c0: b083         	sub	sp, #0xc
700b58c2: 9002         	str	r0, [sp, #0x8]
700b58c4: 9101         	str	r1, [sp, #0x4]
700b58c6: f248 3068    	movw	r0, #0x8368
700b58ca: f2c7 000b    	movt	r0, #0x700b
700b58ce: 6800         	ldr	r0, [r0]
700b58d0: 9902         	ldr	r1, [sp, #0x8]
700b58d2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b58d6: f500 5080    	add.w	r0, r0, #0x1000
700b58da: 9000         	str	r0, [sp]
700b58dc: 9801         	ldr	r0, [sp, #0x4]
700b58de: f000 000f    	and	r0, r0, #0xf
700b58e2: 9900         	ldr	r1, [sp]
700b58e4: 6008         	str	r0, [r1]
700b58e6: b003         	add	sp, #0xc
700b58e8: 4770         	bx	lr
700b58ea: bf00         	nop
700b58ec: bf00         	nop
700b58ee: bf00         	nop

700b58f0 <HwiP_setAsPulse>:
700b58f0: b084         	sub	sp, #0x10
700b58f2: 9003         	str	r0, [sp, #0xc]
700b58f4: 9102         	str	r1, [sp, #0x8]
700b58f6: f248 3068    	movw	r0, #0x8368
700b58fa: f2c7 000b    	movt	r0, #0x700b
700b58fe: 6801         	ldr	r1, [r0]
700b5900: 9803         	ldr	r0, [sp, #0xc]
700b5902: f400 70f0    	and	r0, r0, #0x1e0
700b5906: 4408         	add	r0, r1
700b5908: f200 401c    	addw	r0, r0, #0x41c
700b590c: 9001         	str	r0, [sp, #0x4]
700b590e: 9803         	ldr	r0, [sp, #0xc]
700b5910: f000 001f    	and	r0, r0, #0x1f
700b5914: 9000         	str	r0, [sp]
700b5916: 9802         	ldr	r0, [sp, #0x8]
700b5918: b148         	cbz	r0, 0x700b592e <HwiP_setAsPulse+0x3e> @ imm = #0x12
700b591a: e7ff         	b	0x700b591c <HwiP_setAsPulse+0x2c> @ imm = #-0x2
700b591c: 9900         	ldr	r1, [sp]
700b591e: 2001         	movs	r0, #0x1
700b5920: fa00 f201    	lsl.w	r2, r0, r1
700b5924: 9901         	ldr	r1, [sp, #0x4]
700b5926: 6808         	ldr	r0, [r1]
700b5928: 4310         	orrs	r0, r2
700b592a: 6008         	str	r0, [r1]
700b592c: e008         	b	0x700b5940 <HwiP_setAsPulse+0x50> @ imm = #0x10
700b592e: 9900         	ldr	r1, [sp]
700b5930: 2001         	movs	r0, #0x1
700b5932: fa00 f201    	lsl.w	r2, r0, r1
700b5936: 9901         	ldr	r1, [sp, #0x4]
700b5938: 6808         	ldr	r0, [r1]
700b593a: 4390         	bics	r0, r2
700b593c: 6008         	str	r0, [r1]
700b593e: e7ff         	b	0x700b5940 <HwiP_setAsPulse+0x50> @ imm = #-0x2
700b5940: b004         	add	sp, #0x10
700b5942: 4770         	bx	lr
700b5944: bf00         	nop
700b5946: bf00         	nop
700b5948: bf00         	nop
700b594a: bf00         	nop
700b594c: bf00         	nop
700b594e: bf00         	nop

700b5950 <HwiP_setVecAddr>:
700b5950: b083         	sub	sp, #0xc
700b5952: 9002         	str	r0, [sp, #0x8]
700b5954: 9101         	str	r1, [sp, #0x4]
700b5956: f248 3068    	movw	r0, #0x8368
700b595a: f2c7 000b    	movt	r0, #0x700b
700b595e: 6800         	ldr	r0, [r0]
700b5960: 9902         	ldr	r1, [sp, #0x8]
700b5962: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b5966: f500 5000    	add.w	r0, r0, #0x2000
700b596a: 9000         	str	r0, [sp]
700b596c: 9801         	ldr	r0, [sp, #0x4]
700b596e: f020 0003    	bic	r0, r0, #0x3
700b5972: 9900         	ldr	r1, [sp]
700b5974: 6008         	str	r0, [r1]
700b5976: b003         	add	sp, #0xc
700b5978: 4770         	bx	lr
700b597a: bf00         	nop
700b597c: bf00         	nop
700b597e: bf00         	nop

700b5980 <HwiP_destruct>:
700b5980: b580         	push	{r7, lr}
700b5982: b084         	sub	sp, #0x10
700b5984: 9003         	str	r0, [sp, #0xc]
700b5986: 9803         	ldr	r0, [sp, #0xc]
700b5988: 9002         	str	r0, [sp, #0x8]
700b598a: 9802         	ldr	r0, [sp, #0x8]
700b598c: 6800         	ldr	r0, [r0]
700b598e: f7ff fe57    	bl	0x700b5640 <HwiP_disableInt> @ imm = #-0x352
700b5992: 9802         	ldr	r0, [sp, #0x8]
700b5994: 6800         	ldr	r0, [r0]
700b5996: f7ff fe9b    	bl	0x700b56d0 <HwiP_clearInt> @ imm = #-0x2ca
700b599a: 9802         	ldr	r0, [sp, #0x8]
700b599c: 6800         	ldr	r0, [r0]
700b599e: 2100         	movs	r1, #0x0
700b59a0: 9101         	str	r1, [sp, #0x4]
700b59a2: f7ff ff5d    	bl	0x700b5860 <HwiP_setAsFIQ> @ imm = #-0x146
700b59a6: 9802         	ldr	r0, [sp, #0x8]
700b59a8: 6800         	ldr	r0, [r0]
700b59aa: 210f         	movs	r1, #0xf
700b59ac: f7ff ff88    	bl	0x700b58c0 <HwiP_setPri> @ imm = #-0xf0
700b59b0: 9901         	ldr	r1, [sp, #0x4]
700b59b2: 9802         	ldr	r0, [sp, #0x8]
700b59b4: 6800         	ldr	r0, [r0]
700b59b6: f7ff ff9b    	bl	0x700b58f0 <HwiP_setAsPulse> @ imm = #-0xca
700b59ba: 9802         	ldr	r0, [sp, #0x8]
700b59bc: 6800         	ldr	r0, [r0]
700b59be: f246 1100    	movw	r1, #0x6100
700b59c2: f2c7 010b    	movt	r1, #0x700b
700b59c6: f7ff ffc3    	bl	0x700b5950 <HwiP_setVecAddr> @ imm = #-0x7a
700b59ca: 9801         	ldr	r0, [sp, #0x4]
700b59cc: 9902         	ldr	r1, [sp, #0x8]
700b59ce: 680a         	ldr	r2, [r1]
700b59d0: f648 710c    	movw	r1, #0x8f0c
700b59d4: f2c7 0108    	movt	r1, #0x7008
700b59d8: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b59dc: 9a02         	ldr	r2, [sp, #0x8]
700b59de: 6812         	ldr	r2, [r2]
700b59e0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b59e4: f8c1 0400    	str.w	r0, [r1, #0x400]
700b59e8: b004         	add	sp, #0x10
700b59ea: bd80         	pop	{r7, pc}
700b59ec: bf00         	nop
700b59ee: bf00         	nop

700b59f0 <HwiP_init>:
700b59f0: b580         	push	{r7, lr}
700b59f2: b084         	sub	sp, #0x10
700b59f4: f000 eabe    	blx	0x700b5f74 <HwiP_disable> @ imm = #0x57c
700b59f8: f000 eac4    	blx	0x700b5f84 <HwiP_disableFIQ> @ imm = #0x588
700b59fc: f248 3068    	movw	r0, #0x8368
700b5a00: f2c7 000b    	movt	r0, #0x700b
700b5a04: 6800         	ldr	r0, [r0]
700b5a06: 2800         	cmp	r0, #0x0
700b5a08: bf18         	it	ne
700b5a0a: 2001         	movne	r0, #0x1
700b5a0c: f001 f958    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x12b0
700b5a10: f648 710c    	movw	r1, #0x8f0c
700b5a14: f2c7 0108    	movt	r1, #0x7008
700b5a18: 2000         	movs	r0, #0x0
700b5a1a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b5a1e: f8c1 0804    	str.w	r0, [r1, #0x804]
700b5a22: 9003         	str	r0, [sp, #0xc]
700b5a24: e7ff         	b	0x700b5a26 <HwiP_init+0x36> @ imm = #-0x2
700b5a26: 9803         	ldr	r0, [sp, #0xc]
700b5a28: 28ff         	cmp	r0, #0xff
700b5a2a: d81d         	bhi	0x700b5a68 <HwiP_init+0x78> @ imm = #0x3a
700b5a2c: e7ff         	b	0x700b5a2e <HwiP_init+0x3e> @ imm = #-0x2
700b5a2e: 9a03         	ldr	r2, [sp, #0xc]
700b5a30: f648 710c    	movw	r1, #0x8f0c
700b5a34: f2c7 0108    	movt	r1, #0x7008
700b5a38: 2000         	movs	r0, #0x0
700b5a3a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b5a3e: 9a03         	ldr	r2, [sp, #0xc]
700b5a40: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b5a44: f8c1 0400    	str.w	r0, [r1, #0x400]
700b5a48: 9803         	ldr	r0, [sp, #0xc]
700b5a4a: 210f         	movs	r1, #0xf
700b5a4c: f7ff ff38    	bl	0x700b58c0 <HwiP_setPri> @ imm = #-0x190
700b5a50: 9803         	ldr	r0, [sp, #0xc]
700b5a52: f246 1100    	movw	r1, #0x6100
700b5a56: f2c7 010b    	movt	r1, #0x700b
700b5a5a: f7ff ff79    	bl	0x700b5950 <HwiP_setVecAddr> @ imm = #-0x10e
700b5a5e: e7ff         	b	0x700b5a60 <HwiP_init+0x70> @ imm = #-0x2
700b5a60: 9803         	ldr	r0, [sp, #0xc]
700b5a62: 3001         	adds	r0, #0x1
700b5a64: 9003         	str	r0, [sp, #0xc]
700b5a66: e7de         	b	0x700b5a26 <HwiP_init+0x36> @ imm = #-0x44
700b5a68: 2000         	movs	r0, #0x0
700b5a6a: 9003         	str	r0, [sp, #0xc]
700b5a6c: e7ff         	b	0x700b5a6e <HwiP_init+0x7e> @ imm = #-0x2
700b5a6e: 9803         	ldr	r0, [sp, #0xc]
700b5a70: 2807         	cmp	r0, #0x7
700b5a72: d838         	bhi	0x700b5ae6 <HwiP_init+0xf6> @ imm = #0x70
700b5a74: e7ff         	b	0x700b5a76 <HwiP_init+0x86> @ imm = #-0x2
700b5a76: f248 3168    	movw	r1, #0x8368
700b5a7a: f2c7 010b    	movt	r1, #0x700b
700b5a7e: 6808         	ldr	r0, [r1]
700b5a80: 9a03         	ldr	r2, [sp, #0xc]
700b5a82: f002 020f    	and	r2, r2, #0xf
700b5a86: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b5a8a: f200 400c    	addw	r0, r0, #0x40c
700b5a8e: 9002         	str	r0, [sp, #0x8]
700b5a90: 9a02         	ldr	r2, [sp, #0x8]
700b5a92: f04f 30ff    	mov.w	r0, #0xffffffff
700b5a96: 6010         	str	r0, [r2]
700b5a98: 680a         	ldr	r2, [r1]
700b5a9a: 9b03         	ldr	r3, [sp, #0xc]
700b5a9c: f003 030f    	and	r3, r3, #0xf
700b5aa0: eb02 1243    	add.w	r2, r2, r3, lsl #5
700b5aa4: f202 4204    	addw	r2, r2, #0x404
700b5aa8: 9202         	str	r2, [sp, #0x8]
700b5aaa: 9a02         	ldr	r2, [sp, #0x8]
700b5aac: 6010         	str	r0, [r2]
700b5aae: 6808         	ldr	r0, [r1]
700b5ab0: 9a03         	ldr	r2, [sp, #0xc]
700b5ab2: f002 020f    	and	r2, r2, #0xf
700b5ab6: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b5aba: f200 401c    	addw	r0, r0, #0x41c
700b5abe: 9002         	str	r0, [sp, #0x8]
700b5ac0: 9a02         	ldr	r2, [sp, #0x8]
700b5ac2: 2000         	movs	r0, #0x0
700b5ac4: 6010         	str	r0, [r2]
700b5ac6: 6809         	ldr	r1, [r1]
700b5ac8: 9a03         	ldr	r2, [sp, #0xc]
700b5aca: f002 020f    	and	r2, r2, #0xf
700b5ace: eb01 1142    	add.w	r1, r1, r2, lsl #5
700b5ad2: f501 6183    	add.w	r1, r1, #0x418
700b5ad6: 9102         	str	r1, [sp, #0x8]
700b5ad8: 9902         	ldr	r1, [sp, #0x8]
700b5ada: 6008         	str	r0, [r1]
700b5adc: e7ff         	b	0x700b5ade <HwiP_init+0xee> @ imm = #-0x2
700b5ade: 9803         	ldr	r0, [sp, #0xc]
700b5ae0: 3001         	adds	r0, #0x1
700b5ae2: 9003         	str	r0, [sp, #0xc]
700b5ae4: e7c3         	b	0x700b5a6e <HwiP_init+0x7e> @ imm = #-0x7a
700b5ae6: f000 f81b    	bl	0x700b5b20 <HwiP_getIRQVecAddr> @ imm = #0x36
700b5aea: f247 11e4    	movw	r1, #0x71e4
700b5aee: f2c7 0108    	movt	r1, #0x7008
700b5af2: 9100         	str	r1, [sp]
700b5af4: 6008         	str	r0, [r1]
700b5af6: f000 f823    	bl	0x700b5b40 <HwiP_getFIQVecAddr> @ imm = #0x46
700b5afa: 9900         	ldr	r1, [sp]
700b5afc: 6008         	str	r0, [r1]
700b5afe: 2000         	movs	r0, #0x0
700b5b00: 9001         	str	r0, [sp, #0x4]
700b5b02: f000 f82d    	bl	0x700b5b60 <HwiP_ackIRQ> @ imm = #0x5a
700b5b06: 9801         	ldr	r0, [sp, #0x4]
700b5b08: f000 f83a    	bl	0x700b5b80 <HwiP_ackFIQ> @ imm = #0x74
700b5b0c: f000 ea56    	blx	0x700b5fbc <HwiP_enableVIC> @ imm = #0x4ac
700b5b10: f000 ea48    	blx	0x700b5fa4 <HwiP_enableFIQ> @ imm = #0x490
700b5b14: b004         	add	sp, #0x10
700b5b16: bd80         	pop	{r7, pc}
700b5b18: bf00         	nop
700b5b1a: bf00         	nop
700b5b1c: bf00         	nop
700b5b1e: bf00         	nop

700b5b20 <HwiP_getIRQVecAddr>:
700b5b20: b081         	sub	sp, #0x4
700b5b22: f248 3068    	movw	r0, #0x8368
700b5b26: f2c7 000b    	movt	r0, #0x700b
700b5b2a: 6800         	ldr	r0, [r0]
700b5b2c: 3018         	adds	r0, #0x18
700b5b2e: 9000         	str	r0, [sp]
700b5b30: 9800         	ldr	r0, [sp]
700b5b32: 6800         	ldr	r0, [r0]
700b5b34: b001         	add	sp, #0x4
700b5b36: 4770         	bx	lr
700b5b38: bf00         	nop
700b5b3a: bf00         	nop
700b5b3c: bf00         	nop
700b5b3e: bf00         	nop

700b5b40 <HwiP_getFIQVecAddr>:
700b5b40: b081         	sub	sp, #0x4
700b5b42: f248 3068    	movw	r0, #0x8368
700b5b46: f2c7 000b    	movt	r0, #0x700b
700b5b4a: 6800         	ldr	r0, [r0]
700b5b4c: 301c         	adds	r0, #0x1c
700b5b4e: 9000         	str	r0, [sp]
700b5b50: 9800         	ldr	r0, [sp]
700b5b52: 6800         	ldr	r0, [r0]
700b5b54: b001         	add	sp, #0x4
700b5b56: 4770         	bx	lr
700b5b58: bf00         	nop
700b5b5a: bf00         	nop
700b5b5c: bf00         	nop
700b5b5e: bf00         	nop

700b5b60 <HwiP_ackIRQ>:
700b5b60: b082         	sub	sp, #0x8
700b5b62: 9001         	str	r0, [sp, #0x4]
700b5b64: f248 3068    	movw	r0, #0x8368
700b5b68: f2c7 000b    	movt	r0, #0x700b
700b5b6c: 6800         	ldr	r0, [r0]
700b5b6e: 3018         	adds	r0, #0x18
700b5b70: 9000         	str	r0, [sp]
700b5b72: 9801         	ldr	r0, [sp, #0x4]
700b5b74: 9900         	ldr	r1, [sp]
700b5b76: 6008         	str	r0, [r1]
700b5b78: b002         	add	sp, #0x8
700b5b7a: 4770         	bx	lr
700b5b7c: bf00         	nop
700b5b7e: bf00         	nop

700b5b80 <HwiP_ackFIQ>:
700b5b80: b082         	sub	sp, #0x8
700b5b82: 9001         	str	r0, [sp, #0x4]
700b5b84: f248 3068    	movw	r0, #0x8368
700b5b88: f2c7 000b    	movt	r0, #0x700b
700b5b8c: 6800         	ldr	r0, [r0]
700b5b8e: 301c         	adds	r0, #0x1c
700b5b90: 9000         	str	r0, [sp]
700b5b92: 9801         	ldr	r0, [sp, #0x4]
700b5b94: 9900         	ldr	r1, [sp]
700b5b96: 6008         	str	r0, [r1]
700b5b98: b002         	add	sp, #0x8
700b5b9a: 4770         	bx	lr
700b5b9c: bf00         	nop
700b5b9e: bf00         	nop

700b5ba0 <HwiP_inISR>:
700b5ba0: b580         	push	{r7, lr}
700b5ba2: b082         	sub	sp, #0x8
700b5ba4: f000 ea1a    	blx	0x700b5fdc <HwiP_getCPSR> @ imm = #0x434
700b5ba8: f000 001f    	and	r0, r0, #0x1f
700b5bac: 9001         	str	r0, [sp, #0x4]
700b5bae: 2000         	movs	r0, #0x0
700b5bb0: 9000         	str	r0, [sp]
700b5bb2: 9801         	ldr	r0, [sp, #0x4]
700b5bb4: 281f         	cmp	r0, #0x1f
700b5bb6: d003         	beq	0x700b5bc0 <HwiP_inISR+0x20> @ imm = #0x6
700b5bb8: e7ff         	b	0x700b5bba <HwiP_inISR+0x1a> @ imm = #-0x2
700b5bba: 2001         	movs	r0, #0x1
700b5bbc: 9000         	str	r0, [sp]
700b5bbe: e7ff         	b	0x700b5bc0 <HwiP_inISR+0x20> @ imm = #-0x2
700b5bc0: 9800         	ldr	r0, [sp]
700b5bc2: b002         	add	sp, #0x8
700b5bc4: bd80         	pop	{r7, pc}
		...
700b5bce: 0000         	movs	r0, r0

700b5bd0 <HwiP_irq_handler_c>:
700b5bd0: b580         	push	{r7, lr}
700b5bd2: b086         	sub	sp, #0x18
700b5bd4: a804         	add	r0, sp, #0x10
700b5bd6: f000 f843    	bl	0x700b5c60 <HwiP_getIRQ> @ imm = #0x86
700b5bda: 9005         	str	r0, [sp, #0x14]
700b5bdc: 9805         	ldr	r0, [sp, #0x14]
700b5bde: bb68         	cbnz	r0, 0x700b5c3c <HwiP_irq_handler_c+0x6c> @ imm = #0x5a
700b5be0: e7ff         	b	0x700b5be2 <HwiP_irq_handler_c+0x12> @ imm = #-0x2
700b5be2: 9804         	ldr	r0, [sp, #0x10]
700b5be4: f000 f864    	bl	0x700b5cb0 <HwiP_isPulse> @ imm = #0xc8
700b5be8: 9003         	str	r0, [sp, #0xc]
700b5bea: 9803         	ldr	r0, [sp, #0xc]
700b5bec: b120         	cbz	r0, 0x700b5bf8 <HwiP_irq_handler_c+0x28> @ imm = #0x8
700b5bee: e7ff         	b	0x700b5bf0 <HwiP_irq_handler_c+0x20> @ imm = #-0x2
700b5bf0: 9804         	ldr	r0, [sp, #0x10]
700b5bf2: f7ff fd6d    	bl	0x700b56d0 <HwiP_clearInt> @ imm = #-0x526
700b5bf6: e7ff         	b	0x700b5bf8 <HwiP_irq_handler_c+0x28> @ imm = #-0x2
700b5bf8: 9904         	ldr	r1, [sp, #0x10]
700b5bfa: f648 700c    	movw	r0, #0x8f0c
700b5bfe: f2c7 0008    	movt	r0, #0x7008
700b5c02: f850 1021    	ldr.w	r1, [r0, r1, lsl #2]
700b5c06: 9102         	str	r1, [sp, #0x8]
700b5c08: 9904         	ldr	r1, [sp, #0x10]
700b5c0a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b5c0e: f8d0 0400    	ldr.w	r0, [r0, #0x400]
700b5c12: 9001         	str	r0, [sp, #0x4]
700b5c14: 9802         	ldr	r0, [sp, #0x8]
700b5c16: b120         	cbz	r0, 0x700b5c22 <HwiP_irq_handler_c+0x52> @ imm = #0x8
700b5c18: e7ff         	b	0x700b5c1a <HwiP_irq_handler_c+0x4a> @ imm = #-0x2
700b5c1a: 9902         	ldr	r1, [sp, #0x8]
700b5c1c: 9801         	ldr	r0, [sp, #0x4]
700b5c1e: 4788         	blx	r1
700b5c20: e7ff         	b	0x700b5c22 <HwiP_irq_handler_c+0x52> @ imm = #-0x2
700b5c22: f000 e9a8    	blx	0x700b5f74 <HwiP_disable> @ imm = #0x350
700b5c26: 9803         	ldr	r0, [sp, #0xc]
700b5c28: b920         	cbnz	r0, 0x700b5c34 <HwiP_irq_handler_c+0x64> @ imm = #0x8
700b5c2a: e7ff         	b	0x700b5c2c <HwiP_irq_handler_c+0x5c> @ imm = #-0x2
700b5c2c: 9804         	ldr	r0, [sp, #0x10]
700b5c2e: f7ff fd4f    	bl	0x700b56d0 <HwiP_clearInt> @ imm = #-0x562
700b5c32: e7ff         	b	0x700b5c34 <HwiP_irq_handler_c+0x64> @ imm = #-0x2
700b5c34: 9804         	ldr	r0, [sp, #0x10]
700b5c36: f000 f85b    	bl	0x700b5cf0 <HwiP_ackIRQ> @ imm = #0xb6
700b5c3a: e00c         	b	0x700b5c56 <HwiP_irq_handler_c+0x86> @ imm = #0x18
700b5c3c: f648 710c    	movw	r1, #0x8f0c
700b5c40: f2c7 0108    	movt	r1, #0x7008
700b5c44: f8d1 0800    	ldr.w	r0, [r1, #0x800]
700b5c48: 3001         	adds	r0, #0x1
700b5c4a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b5c4e: 2000         	movs	r0, #0x0
700b5c50: f000 f84e    	bl	0x700b5cf0 <HwiP_ackIRQ> @ imm = #0x9c
700b5c54: e7ff         	b	0x700b5c56 <HwiP_irq_handler_c+0x86> @ imm = #-0x2
700b5c56: b006         	add	sp, #0x18
700b5c58: bd80         	pop	{r7, pc}
700b5c5a: bf00         	nop
700b5c5c: bf00         	nop
700b5c5e: bf00         	nop

700b5c60 <HwiP_getIRQ>:
700b5c60: b084         	sub	sp, #0x10
700b5c62: 9003         	str	r0, [sp, #0xc]
700b5c64: f04f 30ff    	mov.w	r0, #0xffffffff
700b5c68: 9001         	str	r0, [sp, #0x4]
700b5c6a: 9903         	ldr	r1, [sp, #0xc]
700b5c6c: 2000         	movs	r0, #0x0
700b5c6e: 6008         	str	r0, [r1]
700b5c70: f248 3068    	movw	r0, #0x8368
700b5c74: f2c7 000b    	movt	r0, #0x700b
700b5c78: 6800         	ldr	r0, [r0]
700b5c7a: 3020         	adds	r0, #0x20
700b5c7c: 9002         	str	r0, [sp, #0x8]
700b5c7e: 9802         	ldr	r0, [sp, #0x8]
700b5c80: 6800         	ldr	r0, [r0]
700b5c82: 9000         	str	r0, [sp]
700b5c84: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b5c88: 0600         	lsls	r0, r0, #0x18
700b5c8a: 2800         	cmp	r0, #0x0
700b5c8c: d507         	bpl	0x700b5c9e <HwiP_getIRQ+0x3e> @ imm = #0xe
700b5c8e: e7ff         	b	0x700b5c90 <HwiP_getIRQ+0x30> @ imm = #-0x2
700b5c90: f89d 0000    	ldrb.w	r0, [sp]
700b5c94: 9903         	ldr	r1, [sp, #0xc]
700b5c96: 6008         	str	r0, [r1]
700b5c98: 2000         	movs	r0, #0x0
700b5c9a: 9001         	str	r0, [sp, #0x4]
700b5c9c: e7ff         	b	0x700b5c9e <HwiP_getIRQ+0x3e> @ imm = #-0x2
700b5c9e: 9801         	ldr	r0, [sp, #0x4]
700b5ca0: b004         	add	sp, #0x10
700b5ca2: 4770         	bx	lr
700b5ca4: bf00         	nop
700b5ca6: bf00         	nop
700b5ca8: bf00         	nop
700b5caa: bf00         	nop
700b5cac: bf00         	nop
700b5cae: bf00         	nop

700b5cb0 <HwiP_isPulse>:
700b5cb0: b083         	sub	sp, #0xc
700b5cb2: 9002         	str	r0, [sp, #0x8]
700b5cb4: f248 3068    	movw	r0, #0x8368
700b5cb8: f2c7 000b    	movt	r0, #0x700b
700b5cbc: 6801         	ldr	r1, [r0]
700b5cbe: 9802         	ldr	r0, [sp, #0x8]
700b5cc0: f400 70f0    	and	r0, r0, #0x1e0
700b5cc4: 4408         	add	r0, r1
700b5cc6: f200 401c    	addw	r0, r0, #0x41c
700b5cca: 9001         	str	r0, [sp, #0x4]
700b5ccc: 9802         	ldr	r0, [sp, #0x8]
700b5cce: f000 001f    	and	r0, r0, #0x1f
700b5cd2: 9000         	str	r0, [sp]
700b5cd4: 9801         	ldr	r0, [sp, #0x4]
700b5cd6: 6800         	ldr	r0, [r0]
700b5cd8: 9900         	ldr	r1, [sp]
700b5cda: 40c8         	lsrs	r0, r1
700b5cdc: f000 0001    	and	r0, r0, #0x1
700b5ce0: b003         	add	sp, #0xc
700b5ce2: 4770         	bx	lr
700b5ce4: bf00         	nop
700b5ce6: bf00         	nop
700b5ce8: bf00         	nop
700b5cea: bf00         	nop
700b5cec: bf00         	nop
700b5cee: bf00         	nop

700b5cf0 <HwiP_ackIRQ>:
700b5cf0: b082         	sub	sp, #0x8
700b5cf2: 9001         	str	r0, [sp, #0x4]
700b5cf4: f248 3068    	movw	r0, #0x8368
700b5cf8: f2c7 000b    	movt	r0, #0x700b
700b5cfc: 6800         	ldr	r0, [r0]
700b5cfe: 3018         	adds	r0, #0x18
700b5d00: 9000         	str	r0, [sp]
700b5d02: 9801         	ldr	r0, [sp, #0x4]
700b5d04: 9900         	ldr	r1, [sp]
700b5d06: 6008         	str	r0, [r1]
700b5d08: b002         	add	sp, #0x8
700b5d0a: 4770         	bx	lr
700b5d0c: bf00         	nop
700b5d0e: bf00         	nop

700b5d10 <HwiP_fiq_handler>:
700b5d10: b5df         	push	{r0, r1, r2, r3, r4, r6, r7, lr}
700b5d12: af06         	add	r7, sp, #0x18
700b5d14: b086         	sub	sp, #0x18
700b5d16: 466c         	mov	r4, sp
700b5d18: f36f 0402    	bfc	r4, #0, #3
700b5d1c: 46a5         	mov	sp, r4
700b5d1e: f000 f867    	bl	0x700b5df0 <HwiP_getFIQVecAddr> @ imm = #0xce
700b5d22: f247 18e0    	movw	r8, #0x71e0
700b5d26: f2c7 0808    	movt	r8, #0x7008
700b5d2a: f8c8 0000    	str.w	r0, [r8]
700b5d2e: a804         	add	r0, sp, #0x10
700b5d30: f000 f86e    	bl	0x700b5e10 <HwiP_getFIQ> @ imm = #0xdc
700b5d34: 9005         	str	r0, [sp, #0x14]
700b5d36: f8dd 8014    	ldr.w	r8, [sp, #0x14]
700b5d3a: f1b8 0f00    	cmp.w	r8, #0x0
700b5d3e: d13b         	bne	0x700b5db8 <HwiP_fiq_handler+0xa8> @ imm = #0x76
700b5d40: e7ff         	b	0x700b5d42 <HwiP_fiq_handler+0x32> @ imm = #-0x2
700b5d42: 9804         	ldr	r0, [sp, #0x10]
700b5d44: f7ff ffb4    	bl	0x700b5cb0 <HwiP_isPulse> @ imm = #-0x98
700b5d48: 9003         	str	r0, [sp, #0xc]
700b5d4a: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b5d4e: f1b8 0f00    	cmp.w	r8, #0x0
700b5d52: d004         	beq	0x700b5d5e <HwiP_fiq_handler+0x4e> @ imm = #0x8
700b5d54: e7ff         	b	0x700b5d56 <HwiP_fiq_handler+0x46> @ imm = #-0x2
700b5d56: 9804         	ldr	r0, [sp, #0x10]
700b5d58: f7ff fcba    	bl	0x700b56d0 <HwiP_clearInt> @ imm = #-0x68c
700b5d5c: e7ff         	b	0x700b5d5e <HwiP_fiq_handler+0x4e> @ imm = #-0x2
700b5d5e: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b5d62: f648 780c    	movw	r8, #0x8f0c
700b5d66: f2c7 0808    	movt	r8, #0x7008
700b5d6a: f858 9029    	ldr.w	r9, [r8, r9, lsl #2]
700b5d6e: f8cd 9008    	str.w	r9, [sp, #0x8]
700b5d72: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b5d76: eb08 0889    	add.w	r8, r8, r9, lsl #2
700b5d7a: f8d8 8400    	ldr.w	r8, [r8, #0x400]
700b5d7e: f8cd 8004    	str.w	r8, [sp, #0x4]
700b5d82: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b5d86: f1b8 0f00    	cmp.w	r8, #0x0
700b5d8a: d005         	beq	0x700b5d98 <HwiP_fiq_handler+0x88> @ imm = #0xa
700b5d8c: e7ff         	b	0x700b5d8e <HwiP_fiq_handler+0x7e> @ imm = #-0x2
700b5d8e: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b5d92: 9801         	ldr	r0, [sp, #0x4]
700b5d94: 47c0         	blx	r8
700b5d96: e7ff         	b	0x700b5d98 <HwiP_fiq_handler+0x88> @ imm = #-0x2
700b5d98: f000 e8f4    	blx	0x700b5f84 <HwiP_disableFIQ> @ imm = #0x1e8
700b5d9c: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b5da0: f1b8 0f00    	cmp.w	r8, #0x0
700b5da4: d104         	bne	0x700b5db0 <HwiP_fiq_handler+0xa0> @ imm = #0x8
700b5da6: e7ff         	b	0x700b5da8 <HwiP_fiq_handler+0x98> @ imm = #-0x2
700b5da8: 9804         	ldr	r0, [sp, #0x10]
700b5daa: f7ff fc91    	bl	0x700b56d0 <HwiP_clearInt> @ imm = #-0x6de
700b5dae: e7ff         	b	0x700b5db0 <HwiP_fiq_handler+0xa0> @ imm = #-0x2
700b5db0: 9804         	ldr	r0, [sp, #0x10]
700b5db2: f000 f855    	bl	0x700b5e60 <HwiP_ackFIQ> @ imm = #0xaa
700b5db6: e00d         	b	0x700b5dd4 <HwiP_fiq_handler+0xc4> @ imm = #0x1a
700b5db8: f648 790c    	movw	r9, #0x8f0c
700b5dbc: f2c7 0908    	movt	r9, #0x7008
700b5dc0: f8d9 8804    	ldr.w	r8, [r9, #0x804]
700b5dc4: f108 0801    	add.w	r8, r8, #0x1
700b5dc8: f8c9 8804    	str.w	r8, [r9, #0x804]
700b5dcc: 2000         	movs	r0, #0x0
700b5dce: f000 f847    	bl	0x700b5e60 <HwiP_ackFIQ> @ imm = #0x8e
700b5dd2: e7ff         	b	0x700b5dd4 <HwiP_fiq_handler+0xc4> @ imm = #-0x2
700b5dd4: f1a7 0418    	sub.w	r4, r7, #0x18
700b5dd8: 46a5         	mov	sp, r4
700b5dda: e8bd 40df    	pop.w	{r0, r1, r2, r3, r4, r6, r7, lr}
700b5dde: f3de 8f04    	subs	pc, lr, #0x4
700b5de2: bf00         	nop
700b5de4: bf00         	nop
700b5de6: bf00         	nop
700b5de8: bf00         	nop
700b5dea: bf00         	nop
700b5dec: bf00         	nop
700b5dee: bf00         	nop

700b5df0 <HwiP_getFIQVecAddr>:
700b5df0: b081         	sub	sp, #0x4
700b5df2: f248 3068    	movw	r0, #0x8368
700b5df6: f2c7 000b    	movt	r0, #0x700b
700b5dfa: 6800         	ldr	r0, [r0]
700b5dfc: 301c         	adds	r0, #0x1c
700b5dfe: 9000         	str	r0, [sp]
700b5e00: 9800         	ldr	r0, [sp]
700b5e02: 6800         	ldr	r0, [r0]
700b5e04: b001         	add	sp, #0x4
700b5e06: 4770         	bx	lr
700b5e08: bf00         	nop
700b5e0a: bf00         	nop
700b5e0c: bf00         	nop
700b5e0e: bf00         	nop

700b5e10 <HwiP_getFIQ>:
700b5e10: b084         	sub	sp, #0x10
700b5e12: 9003         	str	r0, [sp, #0xc]
700b5e14: f04f 30ff    	mov.w	r0, #0xffffffff
700b5e18: 9001         	str	r0, [sp, #0x4]
700b5e1a: 9903         	ldr	r1, [sp, #0xc]
700b5e1c: 2000         	movs	r0, #0x0
700b5e1e: 6008         	str	r0, [r1]
700b5e20: f248 3068    	movw	r0, #0x8368
700b5e24: f2c7 000b    	movt	r0, #0x700b
700b5e28: 6800         	ldr	r0, [r0]
700b5e2a: 3024         	adds	r0, #0x24
700b5e2c: 9002         	str	r0, [sp, #0x8]
700b5e2e: 9802         	ldr	r0, [sp, #0x8]
700b5e30: 6800         	ldr	r0, [r0]
700b5e32: 9000         	str	r0, [sp]
700b5e34: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b5e38: 0600         	lsls	r0, r0, #0x18
700b5e3a: 2800         	cmp	r0, #0x0
700b5e3c: d508         	bpl	0x700b5e50 <HwiP_getFIQ+0x40> @ imm = #0x10
700b5e3e: e7ff         	b	0x700b5e40 <HwiP_getFIQ+0x30> @ imm = #-0x2
700b5e40: 9800         	ldr	r0, [sp]
700b5e42: f36f 209f    	bfc	r0, #10, #22
700b5e46: 9903         	ldr	r1, [sp, #0xc]
700b5e48: 6008         	str	r0, [r1]
700b5e4a: 2000         	movs	r0, #0x0
700b5e4c: 9001         	str	r0, [sp, #0x4]
700b5e4e: e7ff         	b	0x700b5e50 <HwiP_getFIQ+0x40> @ imm = #-0x2
700b5e50: 9801         	ldr	r0, [sp, #0x4]
700b5e52: b004         	add	sp, #0x10
700b5e54: 4770         	bx	lr
700b5e56: bf00         	nop
700b5e58: bf00         	nop
700b5e5a: bf00         	nop
700b5e5c: bf00         	nop
700b5e5e: bf00         	nop

700b5e60 <HwiP_ackFIQ>:
700b5e60: b082         	sub	sp, #0x8
700b5e62: 9001         	str	r0, [sp, #0x4]
700b5e64: f248 3068    	movw	r0, #0x8368
700b5e68: f2c7 000b    	movt	r0, #0x700b
700b5e6c: 6800         	ldr	r0, [r0]
700b5e6e: 301c         	adds	r0, #0x1c
700b5e70: 9000         	str	r0, [sp]
700b5e72: 9801         	ldr	r0, [sp, #0x4]
700b5e74: 9900         	ldr	r1, [sp]
700b5e76: 6008         	str	r0, [r1]
700b5e78: b002         	add	sp, #0x8
700b5e7a: 4770         	bx	lr
700b5e7c: bf00         	nop
700b5e7e: bf00         	nop

700b5e80 <HwiP_reserved_handler>:
700b5e80: b5d0         	push	{r4, r6, r7, lr}
700b5e82: af02         	add	r7, sp, #0x8
700b5e84: b082         	sub	sp, #0x8
700b5e86: 466c         	mov	r4, sp
700b5e88: f36f 0402    	bfc	r4, #0, #3
700b5e8c: 46a5         	mov	sp, r4
700b5e8e: f04f 0e01    	mov.w	lr, #0x1
700b5e92: f8cd e004    	str.w	lr, [sp, #0x4]
700b5e96: e7ff         	b	0x700b5e98 <HwiP_reserved_handler+0x18> @ imm = #-0x2
700b5e98: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b5e9c: f1be 0f00    	cmp.w	lr, #0x0
700b5ea0: d001         	beq	0x700b5ea6 <HwiP_reserved_handler+0x26> @ imm = #0x2
700b5ea2: e7ff         	b	0x700b5ea4 <HwiP_reserved_handler+0x24> @ imm = #-0x2
700b5ea4: e7f8         	b	0x700b5e98 <HwiP_reserved_handler+0x18> @ imm = #-0x10
700b5ea6: f1a7 0408    	sub.w	r4, r7, #0x8
700b5eaa: 46a5         	mov	sp, r4
700b5eac: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b5eb0: f3de 8f00    	subs	pc, lr, #0x0
700b5eb4: bf00         	nop
700b5eb6: bf00         	nop
700b5eb8: bf00         	nop
700b5eba: bf00         	nop
700b5ebc: bf00         	nop
700b5ebe: bf00         	nop

700b5ec0 <HwiP_undefined_handler>:
700b5ec0: b5d0         	push	{r4, r6, r7, lr}
700b5ec2: af02         	add	r7, sp, #0x8
700b5ec4: b082         	sub	sp, #0x8
700b5ec6: 466c         	mov	r4, sp
700b5ec8: f36f 0402    	bfc	r4, #0, #3
700b5ecc: 46a5         	mov	sp, r4
700b5ece: f04f 0e01    	mov.w	lr, #0x1
700b5ed2: f8cd e004    	str.w	lr, [sp, #0x4]
700b5ed6: e7ff         	b	0x700b5ed8 <HwiP_undefined_handler+0x18> @ imm = #-0x2
700b5ed8: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b5edc: f1be 0f00    	cmp.w	lr, #0x0
700b5ee0: d001         	beq	0x700b5ee6 <HwiP_undefined_handler+0x26> @ imm = #0x2
700b5ee2: e7ff         	b	0x700b5ee4 <HwiP_undefined_handler+0x24> @ imm = #-0x2
700b5ee4: e7f8         	b	0x700b5ed8 <HwiP_undefined_handler+0x18> @ imm = #-0x10
700b5ee6: f1a7 0408    	sub.w	r4, r7, #0x8
700b5eea: 46a5         	mov	sp, r4
700b5eec: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b5ef0: f3de 8f00    	subs	pc, lr, #0x0
700b5ef4: bf00         	nop
700b5ef6: bf00         	nop
700b5ef8: bf00         	nop
700b5efa: bf00         	nop
700b5efc: bf00         	nop
700b5efe: bf00         	nop

700b5f00 <HwiP_prefetch_abort_handler>:
700b5f00: b5d0         	push	{r4, r6, r7, lr}
700b5f02: af02         	add	r7, sp, #0x8
700b5f04: b082         	sub	sp, #0x8
700b5f06: 466c         	mov	r4, sp
700b5f08: f36f 0402    	bfc	r4, #0, #3
700b5f0c: 46a5         	mov	sp, r4
700b5f0e: f04f 0e01    	mov.w	lr, #0x1
700b5f12: f8cd e004    	str.w	lr, [sp, #0x4]
700b5f16: e7ff         	b	0x700b5f18 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x2
700b5f18: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b5f1c: f1be 0f00    	cmp.w	lr, #0x0
700b5f20: d001         	beq	0x700b5f26 <HwiP_prefetch_abort_handler+0x26> @ imm = #0x2
700b5f22: e7ff         	b	0x700b5f24 <HwiP_prefetch_abort_handler+0x24> @ imm = #-0x2
700b5f24: e7f8         	b	0x700b5f18 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x10
700b5f26: f1a7 0408    	sub.w	r4, r7, #0x8
700b5f2a: 46a5         	mov	sp, r4
700b5f2c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b5f30: f3de 8f04    	subs	pc, lr, #0x4
700b5f34: bf00         	nop
700b5f36: bf00         	nop
700b5f38: bf00         	nop
700b5f3a: bf00         	nop
700b5f3c: bf00         	nop
700b5f3e: bf00         	nop

700b5f40 <HwiP_data_abort_handler_c>:
700b5f40: b5d0         	push	{r4, r6, r7, lr}
700b5f42: af02         	add	r7, sp, #0x8
700b5f44: b082         	sub	sp, #0x8
700b5f46: 466c         	mov	r4, sp
700b5f48: f36f 0402    	bfc	r4, #0, #3
700b5f4c: 46a5         	mov	sp, r4
700b5f4e: f04f 0e01    	mov.w	lr, #0x1
700b5f52: f8cd e004    	str.w	lr, [sp, #0x4]
700b5f56: e7ff         	b	0x700b5f58 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x2
700b5f58: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b5f5c: f1be 0f00    	cmp.w	lr, #0x0
700b5f60: d001         	beq	0x700b5f66 <HwiP_data_abort_handler_c+0x26> @ imm = #0x2
700b5f62: e7ff         	b	0x700b5f64 <HwiP_data_abort_handler_c+0x24> @ imm = #-0x2
700b5f64: e7f8         	b	0x700b5f58 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x10
700b5f66: f1a7 0408    	sub.w	r4, r7, #0x8
700b5f6a: 46a5         	mov	sp, r4
700b5f6c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b5f70: f3de 8f04    	subs	pc, lr, #0x4

700b5f74 <HwiP_disable>:
700b5f74: e10f0000     	mrs	r0, apsr
700b5f78: e380c080     	orr	r12, r0, #128
700b5f7c: e129f00c     	msr	CPSR_fc, r12
700b5f80: e12fff1e     	bx	lr

700b5f84 <HwiP_disableFIQ>:
700b5f84: e10f0000     	mrs	r0, apsr
700b5f88: e380c040     	orr	r12, r0, #64
700b5f8c: e129f00c     	msr	CPSR_fc, r12
700b5f90: e12fff1e     	bx	lr

700b5f94 <HwiP_enable>:
700b5f94: e10f0000     	mrs	r0, apsr
700b5f98: e3c0c080     	bic	r12, r0, #128
700b5f9c: e129f00c     	msr	CPSR_fc, r12
700b5fa0: e12fff1e     	bx	lr

700b5fa4 <HwiP_enableFIQ>:
700b5fa4: e10f0000     	mrs	r0, apsr
700b5fa8: e3c0c040     	bic	r12, r0, #64
700b5fac: e129f00c     	msr	CPSR_fc, r12
700b5fb0: e12fff1e     	bx	lr

700b5fb4 <HwiP_restore>:
700b5fb4: e129f000     	msr	CPSR_fc, r0
700b5fb8: e12fff1e     	bx	lr

700b5fbc <HwiP_enableVIC>:
700b5fbc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b5fc0: e3800401     	orr	r0, r0, #16777216
700b5fc4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b5fc8: e12fff1e     	bx	lr

700b5fcc <HwiP_disableVIC>:
700b5fcc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b5fd0: e3c00401     	bic	r0, r0, #16777216
700b5fd4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b5fd8: e12fff1e     	bx	lr

700b5fdc <HwiP_getCPSR>:
700b5fdc: e10f0000     	mrs	r0, apsr
700b5fe0: e12fff1e     	bx	lr
		...

700b6000 <HwiP_data_abort_handler>:
700b6000: e92d101f     	push	{r0, r1, r2, r3, r4, r12}
700b6004: e14f0000     	mrs	r0, spsr
700b6008: e2001020     	and	r1, r0, #32
700b600c: e3510000     	cmp	r1, #0
700b6010: 0a000000     	beq	0x700b6018 <ARM_STATE>  @ imm = #0x0
700b6014: e24ee002     	sub	lr, lr, #2

700b6018 <ARM_STATE>:
700b6018: e24ee004     	sub	lr, lr, #4

700b601c <END>:
700b601c: e52de004     	str	lr, [sp, #-0x4]!
700b6020: e14fe000     	mrs	lr, spsr
700b6024: e52de004     	str	lr, [sp, #-0x4]!
700b6028: e59f1014     	ldr	r1, [pc, #0x14]         @ 0x700b6044 <HwiP_data_abort_handler_const>
700b602c: e12fff31     	blx	r1
700b6030: e49de004     	ldr	lr, [sp], #4
700b6034: e16ff00e     	msr	SPSR_fsxc, lr
700b6038: e49de004     	ldr	lr, [sp], #4
700b603c: e8bd101f     	pop	{r0, r1, r2, r3, r4, r12}
700b6040: e1b0f00e     	movs	pc, lr

700b6044 <HwiP_data_abort_handler_const>:
700b6044: 41 5f 0b 70  	.word	0x700b5f41
700b6048: 00 f0 20 e3  	.word	0xe320f000
700b604c: 00 f0 20 e3  	.word	0xe320f000
700b6050: 00 f0 20 e3  	.word	0xe320f000
700b6054: 00 f0 20 e3  	.word	0xe320f000
700b6058: 00 f0 20 e3  	.word	0xe320f000
700b605c: 00 f0 20 e3  	.word	0xe320f000
700b6060: 00 f0 20 e3  	.word	0xe320f000
700b6064: 00 f0 20 e3  	.word	0xe320f000
700b6068: 00 f0 20 e3  	.word	0xe320f000
700b606c: 00 f0 20 e3  	.word	0xe320f000
700b6070: 00 f0 20 e3  	.word	0xe320f000
700b6074: 00 f0 20 e3  	.word	0xe320f000
700b6078: 00 f0 20 e3  	.word	0xe320f000
700b607c: 00 f0 20 e3  	.word	0xe320f000
700b6080: 00 f0 20 e3  	.word	0xe320f000
700b6084: 00 f0 20 e3  	.word	0xe320f000
700b6088: 00 f0 20 e3  	.word	0xe320f000
700b608c: 00 f0 20 e3  	.word	0xe320f000
700b6090: 00 f0 20 e3  	.word	0xe320f000
700b6094: 00 f0 20 e3  	.word	0xe320f000
700b6098: 00 f0 20 e3  	.word	0xe320f000
700b609c: 00 f0 20 e3  	.word	0xe320f000
700b60a0: 00 f0 20 e3  	.word	0xe320f000
700b60a4: 00 f0 20 e3  	.word	0xe320f000
700b60a8: 00 f0 20 e3  	.word	0xe320f000
700b60ac: 00 f0 20 e3  	.word	0xe320f000
700b60b0: 00 f0 20 e3  	.word	0xe320f000
700b60b4: 00 f0 20 e3  	.word	0xe320f000
700b60b8: 00 f0 20 e3  	.word	0xe320f000
700b60bc: 00 f0 20 e3  	.word	0xe320f000
700b60c0: 00 f0 20 e3  	.word	0xe320f000
700b60c4: 00 f0 20 e3  	.word	0xe320f000
700b60c8: 00 f0 20 e3  	.word	0xe320f000
700b60cc: 00 f0 20 e3  	.word	0xe320f000
700b60d0: 00 f0 20 e3  	.word	0xe320f000
700b60d4: 00 f0 20 e3  	.word	0xe320f000
700b60d8: 00 f0 20 e3  	.word	0xe320f000
700b60dc: 00 f0 20 e3  	.word	0xe320f000
700b60e0: 00 f0 20 e3  	.word	0xe320f000
700b60e4: 00 f0 20 e3  	.word	0xe320f000
700b60e8: 00 f0 20 e3  	.word	0xe320f000
700b60ec: 00 f0 20 e3  	.word	0xe320f000
700b60f0: 00 f0 20 e3  	.word	0xe320f000
700b60f4: 00 f0 20 e3  	.word	0xe320f000
700b60f8: 00 f0 20 e3  	.word	0xe320f000
700b60fc: 00 f0 20 e3  	.word	0xe320f000

700b6100 <HwiP_irq_handler>:
700b6100: eaffecfa     	b	0x700b14f0 <_tx_thread_context_save> @ imm = #-0x4c18

700b6104 <__tx_irq_processing_return>:
700b6104: fafffeb1     	blx	0x700b5bd0 <HwiP_irq_handler_c> @ imm = #-0x53c
700b6108: eaffd5bd     	b	0x700ab804 <_tx_thread_context_restore> @ imm = #-0xa90c
700b610c: eafffffe     	b	0x700b610c <__tx_irq_processing_return+0x8> @ imm = #-0x8
700b6110: e320f000     	nop
700b6114: e320f000     	nop
700b6118: e320f000     	nop
700b611c: e320f000     	nop
700b6120: e320f000     	nop
700b6124: e320f000     	nop
700b6128: e320f000     	nop
700b612c: e320f000     	nop
700b6130: e320f000     	nop
700b6134: e320f000     	nop
700b6138: e320f000     	nop
700b613c: e320f000     	nop
700b6140: e320f000     	nop
700b6144: e320f000     	nop
700b6148: e320f000     	nop
700b614c: e320f000     	nop
700b6150: e320f000     	nop
700b6154: e320f000     	nop
700b6158: e320f000     	nop
700b615c: e320f000     	nop
700b6160: e320f000     	nop
700b6164: e320f000     	nop
700b6168: e320f000     	nop
700b616c: e320f000     	nop
700b6170: e320f000     	nop
700b6174: e320f000     	nop
700b6178: e320f000     	nop
700b617c: e320f000     	nop
700b6180: e320f000     	nop
700b6184: e320f000     	nop
700b6188: e320f000     	nop
700b618c: e320f000     	nop
700b6190: e320f000     	nop
700b6194: e320f000     	nop
700b6198: e320f000     	nop
700b619c: e320f000     	nop
700b61a0: e320f000     	nop
700b61a4: e320f000     	nop
700b61a8: e320f000     	nop
700b61ac: e320f000     	nop
700b61b0: e320f000     	nop
700b61b4: e320f000     	nop
700b61b8: e320f000     	nop
700b61bc: e320f000     	nop
700b61c0: e320f000     	nop
700b61c4: e320f000     	nop
700b61c8: e320f000     	nop
700b61cc: e320f000     	nop
700b61d0: e320f000     	nop
700b61d4: e320f000     	nop
700b61d8: e320f000     	nop
700b61dc: e320f000     	nop
700b61e0: e320f000     	nop
700b61e4: e320f000     	nop
700b61e8: e320f000     	nop
700b61ec: e320f000     	nop
700b61f0: e320f000     	nop
700b61f4: e320f000     	nop
700b61f8: e320f000     	nop
700b61fc: e320f000     	nop

700b6200 <HwiP_svc_handler>:
700b6200: e320f000     	nop
700b6204: eafffffe     	b	0x700b6204 <HwiP_svc_handler+0x4> @ imm = #-0x8
700b6208: e320f000     	nop
700b620c: e12fff1e     	bx	lr
700b6210: e320f000     	nop
700b6214: e320f000     	nop
700b6218: e320f000     	nop
700b621c: e320f000     	nop
700b6220: e320f000     	nop
700b6224: e320f000     	nop
700b6228: e320f000     	nop
700b622c: e320f000     	nop
700b6230: e320f000     	nop
700b6234: e320f000     	nop
700b6238: e320f000     	nop
700b623c: e320f000     	nop
700b6240: e320f000     	nop
700b6244: e320f000     	nop
700b6248: e320f000     	nop
700b624c: e320f000     	nop
700b6250: e320f000     	nop
700b6254: e320f000     	nop
700b6258: e320f000     	nop
700b625c: e320f000     	nop
700b6260: e320f000     	nop
700b6264: e320f000     	nop
700b6268: e320f000     	nop
700b626c: e320f000     	nop
700b6270: e320f000     	nop
700b6274: e320f000     	nop
700b6278: e320f000     	nop
700b627c: e320f000     	nop
700b6280: e320f000     	nop
700b6284: e320f000     	nop
700b6288: e320f000     	nop
700b628c: e320f000     	nop
700b6290: e320f000     	nop
700b6294: e320f000     	nop
700b6298: e320f000     	nop
700b629c: e320f000     	nop
700b62a0: e320f000     	nop
700b62a4: e320f000     	nop
700b62a8: e320f000     	nop
700b62ac: e320f000     	nop
700b62b0: e320f000     	nop
700b62b4: e320f000     	nop
700b62b8: e320f000     	nop
700b62bc: e320f000     	nop
700b62c0: e320f000     	nop
700b62c4: e320f000     	nop
700b62c8: e320f000     	nop
700b62cc: e320f000     	nop
700b62d0: e320f000     	nop
700b62d4: e320f000     	nop
700b62d8: e320f000     	nop
700b62dc: e320f000     	nop
700b62e0: e320f000     	nop
700b62e4: e320f000     	nop
700b62e8: e320f000     	nop
700b62ec: e320f000     	nop
700b62f0: e320f000     	nop
700b62f4: e320f000     	nop
700b62f8: e320f000     	nop
700b62fc: e320f000     	nop

700b6300 <_tx_initialize_low_level>:
700b6300: e320f000     	nop
700b6304: e12fff1e     	bx	lr
		...

Disassembly of section .text.cache:

700b6400 <CacheP_disableL1d>:
700b6400: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6404: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6408: e3c00004     	bic	r0, r0, #4
700b640c: f57ff04f     	dsb	sy
700b6410: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6414: e306062c     	movw	r0, #0x662c
700b6418: e347000b     	movt	r0, #0x700b
700b641c: e12fff30     	blx	r0
700b6420: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6424: e12fff1e     	bx	lr

700b6428 <CacheP_disableL1p>:
700b6428: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b642c: e3c00a01     	bic	r0, r0, #4096
700b6430: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6434: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b6438: f57ff06f     	isb	sy
700b643c: e12fff1e     	bx	lr

700b6440 <CacheP_enableL1d>:
700b6440: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6444: e3800004     	orr	r0, r0, #4
700b6448: f57ff04f     	dsb	sy
700b644c: ee0f1f15     	mcr	p15, #0x0, r1, c15, c5, #0x0
700b6450: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6454: e12fff1e     	bx	lr

700b6458 <CacheP_enableL1p>:
700b6458: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b645c: e3800a01     	orr	r0, r0, #4096
700b6460: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b6464: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6468: f57ff06f     	isb	sy
700b646c: e12fff1e     	bx	lr

700b6470 <CacheP_invL1d>:
700b6470: e52d4004     	str	r4, [sp, #-0x4]!
700b6474: e0801001     	add	r1, r0, r1
700b6478: e59f3024     	ldr	r3, [pc, #0x24]         @ 0x700b64a4 <l1dCacheLineSizeInvL1dAddr>
700b647c: e5933000     	ldr	r3, [r3]
700b6480: e2434001     	sub	r4, r3, #1
700b6484: e1c00004     	bic	r0, r0, r4

700b6488 <invL1dCache_loop>:
700b6488: ee070f36     	mcr	p15, #0x0, r0, c7, c6, #0x1
700b648c: e0800003     	add	r0, r0, r3
700b6490: e1500001     	cmp	r0, r1
700b6494: 3afffffb     	blo	0x700b6488 <invL1dCache_loop> @ imm = #-0x14
700b6498: f57ff04f     	dsb	sy
700b649c: e49d4004     	ldr	r4, [sp], #4
700b64a0: e12fff1e     	bx	lr

700b64a4 <l1dCacheLineSizeInvL1dAddr>:
700b64a4: c4 7f 0b 70  	.word	0x700b7fc4

700b64a8 <CacheP_invL1p>:
700b64a8: e52d4004     	str	r4, [sp, #-0x4]!
700b64ac: e0801001     	add	r1, r0, r1
700b64b0: e59f3028     	ldr	r3, [pc, #0x28]         @ 0x700b64e0 <l1pCacheLineSizeAddr>
700b64b4: e5933000     	ldr	r3, [r3]
700b64b8: e2434001     	sub	r4, r3, #1
700b64bc: e1c00004     	bic	r0, r0, r4

700b64c0 <invL1pCache_loop>:
700b64c0: ee070f35     	mcr	p15, #0x0, r0, c7, c5, #0x1
700b64c4: e0800003     	add	r0, r0, r3
700b64c8: e1500001     	cmp	r0, r1
700b64cc: 3afffffb     	blo	0x700b64c0 <invL1pCache_loop> @ imm = #-0x14
700b64d0: f57ff04f     	dsb	sy
700b64d4: f57ff06f     	isb	sy
700b64d8: e49d4004     	ldr	r4, [sp], #4
700b64dc: e12fff1e     	bx	lr

700b64e0 <l1pCacheLineSizeAddr>:
700b64e0: c8 7f 0b 70  	.word	0x700b7fc8

700b64e4 <CacheP_invL1dAll>:
700b64e4: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b64e8: e12fff1e     	bx	lr

700b64ec <CacheP_invL1pAll>:
700b64ec: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b64f0: e12fff1e     	bx	lr

700b64f4 <CacheP_wb>:
700b64f4: e92d0030     	push	{r4, r5}
700b64f8: f57ff05f     	dmb	sy
700b64fc: e0801001     	add	r1, r0, r1
700b6500: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b652c <l1dCacheLineSizeWbAddr>
700b6504: e5944000     	ldr	r4, [r4]
700b6508: e2445001     	sub	r5, r4, #1
700b650c: e1c00005     	bic	r0, r0, r5

700b6510 <writeback>:
700b6510: ee070f3a     	mcr	p15, #0x0, r0, c7, c10, #0x1
700b6514: e0800004     	add	r0, r0, r4
700b6518: e1500001     	cmp	r0, r1
700b651c: 3afffffb     	blo	0x700b6510 <writeback>  @ imm = #-0x14
700b6520: f57ff04f     	dsb	sy
700b6524: e8bd0030     	pop	{r4, r5}
700b6528: e12fff1e     	bx	lr

700b652c <l1dCacheLineSizeWbAddr>:
700b652c: c4 7f 0b 70  	.word	0x700b7fc4

700b6530 <CacheP_wbInv>:
700b6530: e92d0030     	push	{r4, r5}
700b6534: f57ff05f     	dmb	sy
700b6538: e0801001     	add	r1, r0, r1
700b653c: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b6568 <l1dCacheLineSizeWbInvAddr>
700b6540: e5944000     	ldr	r4, [r4]
700b6544: e2445001     	sub	r5, r4, #1
700b6548: e1c00005     	bic	r0, r0, r5

700b654c <writebackInv>:
700b654c: ee070f3e     	mcr	p15, #0x0, r0, c7, c14, #0x1
700b6550: e0800004     	add	r0, r0, r4
700b6554: e1500001     	cmp	r0, r1
700b6558: 3afffffb     	blo	0x700b654c <writebackInv> @ imm = #-0x14
700b655c: f57ff04f     	dsb	sy
700b6560: e8bd0030     	pop	{r4, r5}
700b6564: e12fff1e     	bx	lr

700b6568 <l1dCacheLineSizeWbInvAddr>:
700b6568: c4 7f 0b 70  	.word	0x700b7fc4

700b656c <CacheP_wbAll>:
700b656c: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6570: f57ff05f     	dmb	sy
700b6574: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b6578: e2103407     	ands	r3, r0, #117440512
700b657c: e1a03ba3     	lsr	r3, r3, #23
700b6580: 0a00001d     	beq	0x700b65fc <wbafinished> @ imm = #0x74
700b6584: e3a0a000     	mov	r10, #0

700b6588 <wbaloop1>:
700b6588: e08a20aa     	add	r2, r10, r10, lsr #1
700b658c: e1a01230     	lsr	r1, r0, r2
700b6590: e2011007     	and	r1, r1, #7
700b6594: e3510002     	cmp	r1, #2
700b6598: ba000014     	blt	0x700b65f0 <wbaskip>    @ imm = #0x50
700b659c: e10f6000     	mrs	r6, apsr
700b65a0: f10c0080     	cpsid	i
700b65a4: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b65a8: f57ff06f     	isb	sy
700b65ac: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b65b0: e121f006     	msr	CPSR_c, r6
700b65b4: e2012007     	and	r2, r1, #7
700b65b8: e2822004     	add	r2, r2, #4
700b65bc: e30043ff     	movw	r4, #0x3ff
700b65c0: e01441a1     	ands	r4, r4, r1, lsr #3
700b65c4: e16f5f14     	clz	r5, r4
700b65c8: e3077fff     	movw	r7, #0x7fff
700b65cc: e01776a1     	ands	r7, r7, r1, lsr #13

700b65d0 <wbaloop2>:
700b65d0: e1a09004     	mov	r9, r4

700b65d4 <wbaloop3>:
700b65d4: e18ab519     	orr	r11, r10, r9, lsl r5
700b65d8: e18bb217     	orr	r11, r11, r7, lsl r2
700b65dc: ee07bf5a     	mcr	p15, #0x0, r11, c7, c10, #0x2
700b65e0: e2599001     	subs	r9, r9, #1
700b65e4: aafffffa     	bge	0x700b65d4 <wbaloop3>   @ imm = #-0x18
700b65e8: e2577001     	subs	r7, r7, #1
700b65ec: aafffff7     	bge	0x700b65d0 <wbaloop2>   @ imm = #-0x24

700b65f0 <wbaskip>:
700b65f0: e28aa002     	add	r10, r10, #2
700b65f4: e153000a     	cmp	r3, r10
700b65f8: caffffe2     	bgt	0x700b6588 <wbaloop1>   @ imm = #-0x78

700b65fc <wbafinished>:
700b65fc: e3a0a000     	mov	r10, #0
700b6600: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6604: f57ff04f     	dsb	sy
700b6608: f57ff06f     	isb	sy
700b660c: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6610: e12fff1e     	bx	lr

700b6614 <CacheP_wbInvAll>:
700b6614: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6618: e306062c     	movw	r0, #0x662c
700b661c: e347000b     	movt	r0, #0x700b
700b6620: e12fff30     	blx	r0
700b6624: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6628: e12fff1e     	bx	lr

700b662c <CacheP_wbInvAllAsm>:
700b662c: f57ff05f     	dmb	sy
700b6630: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b6634: e2103407     	ands	r3, r0, #117440512
700b6638: e1a03ba3     	lsr	r3, r3, #23
700b663c: 0a00001d     	beq	0x700b66b8 <finished>   @ imm = #0x74
700b6640: e3a0a000     	mov	r10, #0

700b6644 <loop1>:
700b6644: e08a20aa     	add	r2, r10, r10, lsr #1
700b6648: e1a01230     	lsr	r1, r0, r2
700b664c: e2011007     	and	r1, r1, #7
700b6650: e3510002     	cmp	r1, #2
700b6654: ba000014     	blt	0x700b66ac <skip>       @ imm = #0x50
700b6658: e10f6000     	mrs	r6, apsr
700b665c: f10c0080     	cpsid	i
700b6660: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6664: f57ff06f     	isb	sy
700b6668: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b666c: e121f006     	msr	CPSR_c, r6
700b6670: e2012007     	and	r2, r1, #7
700b6674: e2822004     	add	r2, r2, #4
700b6678: e30043ff     	movw	r4, #0x3ff
700b667c: e01441a1     	ands	r4, r4, r1, lsr #3
700b6680: e16f5f14     	clz	r5, r4
700b6684: e3077fff     	movw	r7, #0x7fff
700b6688: e01776a1     	ands	r7, r7, r1, lsr #13

700b668c <loop2>:
700b668c: e1a09004     	mov	r9, r4

700b6690 <loop3>:
700b6690: e18ab519     	orr	r11, r10, r9, lsl r5
700b6694: e18bb217     	orr	r11, r11, r7, lsl r2
700b6698: ee07bf5e     	mcr	p15, #0x0, r11, c7, c14, #0x2
700b669c: e2599001     	subs	r9, r9, #1
700b66a0: aafffffa     	bge	0x700b6690 <loop3>      @ imm = #-0x18
700b66a4: e2577001     	subs	r7, r7, #1
700b66a8: aafffff7     	bge	0x700b668c <loop2>      @ imm = #-0x24

700b66ac <skip>:
700b66ac: e28aa002     	add	r10, r10, #2
700b66b0: e153000a     	cmp	r3, r10
700b66b4: caffffe2     	bgt	0x700b6644 <loop1>      @ imm = #-0x78

700b66b8 <finished>:
700b66b8: e3a0a000     	mov	r10, #0
700b66bc: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b66c0: f57ff04f     	dsb	sy
700b66c4: f57ff06f     	isb	sy
700b66c8: e12fff1e     	bx	lr

700b66cc <CacheP_getEnabled>:
700b66cc: e3a00000     	mov	r0, #0
700b66d0: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b66d4: e3110a01     	tst	r1, #4096
700b66d8: 12800001     	addne	r0, r0, #1
700b66dc: e3110004     	tst	r1, #4
700b66e0: 12800002     	addne	r0, r0, #2
700b66e4: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b66e8: e3110002     	tst	r1, #2
700b66ec: 0a000003     	beq	0x700b6700 <getEnabledDone> @ imm = #0xc
700b66f0: e3100001     	tst	r0, #1
700b66f4: 12800004     	addne	r0, r0, #4
700b66f8: e3100002     	tst	r0, #2
700b66fc: 12800008     	addne	r0, r0, #8

700b6700 <getEnabledDone>:
700b6700: e12fff1e     	bx	lr

700b6704 <CacheP_getCacheLevelInfo>:
700b6704: ee400f10     	mcr	p15, #0x2, r0, c0, c0, #0x0
700b6708: ee300f10     	mrc	p15, #0x1, r0, c0, c0, #0x0
700b670c: e12fff1e     	bx	lr

700b6710 <CacheP_configForceWrThru>:
700b6710: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6714: e3500000     	cmp	r0, #0
700b6718: 0a000001     	beq	0x700b6724 <FWT_disable> @ imm = #0x4
700b671c: e3811c02     	orr	r1, r1, #512
700b6720: ea000000     	b	0x700b6728 <FWT_exit>   @ imm = #0x0

700b6724 <FWT_disable>:
700b6724: e3c11c02     	bic	r1, r1, #512

700b6728 <FWT_exit>:
700b6728: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b672c: e12fff1e     	bx	lr

700b6730 <CacheP_setDLFO>:
700b6730: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6734: e3811a02     	orr	r1, r1, #8192
700b6738: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b673c: e12fff1e     	bx	lr

700b6740 <CacheP_init>:
700b6740: b580         	push	{r7, lr}
700b6742: b084         	sub	sp, #0x10
700b6744: 2000         	movs	r0, #0x0
700b6746: f7ff efde    	blx	0x700b6704 <CacheP_getCacheLevelInfo> @ imm = #-0x44
700b674a: 9003         	str	r0, [sp, #0xc]
700b674c: 9803         	ldr	r0, [sp, #0xc]
700b674e: f000 0007    	and	r0, r0, #0x7
700b6752: 1c81         	adds	r1, r0, #0x2
700b6754: 2004         	movs	r0, #0x4
700b6756: 9001         	str	r0, [sp, #0x4]
700b6758: 4088         	lsls	r0, r1
700b675a: 3820         	subs	r0, #0x20
700b675c: fab0 f080    	clz	r0, r0
700b6760: 0940         	lsrs	r0, r0, #0x5
700b6762: f000 faad    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x55a
700b6766: 2001         	movs	r0, #0x1
700b6768: f7ff efcc    	blx	0x700b6704 <CacheP_getCacheLevelInfo> @ imm = #-0x68
700b676c: 4601         	mov	r1, r0
700b676e: 9801         	ldr	r0, [sp, #0x4]
700b6770: 9103         	str	r1, [sp, #0xc]
700b6772: 9903         	ldr	r1, [sp, #0xc]
700b6774: f001 0107    	and	r1, r1, #0x7
700b6778: 3102         	adds	r1, #0x2
700b677a: 4088         	lsls	r0, r1
700b677c: 3820         	subs	r0, #0x20
700b677e: fab0 f080    	clz	r0, r0
700b6782: 0940         	lsrs	r0, r0, #0x5
700b6784: f000 fa9c    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x538
700b6788: f7ff efa0    	blx	0x700b66cc <CacheP_getEnabled> @ imm = #-0xc0
700b678c: 9002         	str	r0, [sp, #0x8]
700b678e: 9802         	ldr	r0, [sp, #0x8]
700b6790: b120         	cbz	r0, 0x700b679c <CacheP_init+0x5c> @ imm = #0x8
700b6792: e7ff         	b	0x700b6794 <CacheP_init+0x54> @ imm = #-0x2
700b6794: 200f         	movs	r0, #0xf
700b6796: f000 f81b    	bl	0x700b67d0 <CacheP_disable> @ imm = #0x36
700b679a: e7ff         	b	0x700b679c <CacheP_init+0x5c> @ imm = #-0x2
700b679c: f247 10e8    	movw	r0, #0x71e8
700b67a0: f2c7 000b    	movt	r0, #0x700b
700b67a4: 6800         	ldr	r0, [r0]
700b67a6: b158         	cbz	r0, 0x700b67c0 <CacheP_init+0x80> @ imm = #0x16
700b67a8: e7ff         	b	0x700b67aa <CacheP_init+0x6a> @ imm = #-0x2
700b67aa: f247 10e8    	movw	r0, #0x71e8
700b67ae: f2c7 000b    	movt	r0, #0x700b
700b67b2: 6840         	ldr	r0, [r0, #0x4]
700b67b4: f7ff efac    	blx	0x700b6710 <CacheP_configForceWrThru> @ imm = #-0xa8
700b67b8: 200f         	movs	r0, #0xf
700b67ba: f000 f831    	bl	0x700b6820 <CacheP_enable> @ imm = #0x62
700b67be: e7ff         	b	0x700b67c0 <CacheP_init+0x80> @ imm = #-0x2
700b67c0: b004         	add	sp, #0x10
700b67c2: bd80         	pop	{r7, pc}
700b67c4: bf00         	nop
700b67c6: bf00         	nop
700b67c8: bf00         	nop
700b67ca: bf00         	nop
700b67cc: bf00         	nop
700b67ce: bf00         	nop

700b67d0 <CacheP_disable>:
700b67d0: b580         	push	{r7, lr}
700b67d2: b084         	sub	sp, #0x10
700b67d4: 9003         	str	r0, [sp, #0xc]
700b67d6: f7ff ef7a    	blx	0x700b66cc <CacheP_getEnabled> @ imm = #-0x10c
700b67da: 9002         	str	r0, [sp, #0x8]
700b67dc: 9902         	ldr	r1, [sp, #0x8]
700b67de: 9803         	ldr	r0, [sp, #0xc]
700b67e0: 4008         	ands	r0, r1
700b67e2: 0780         	lsls	r0, r0, #0x1e
700b67e4: 2800         	cmp	r0, #0x0
700b67e6: d509         	bpl	0x700b67fc <CacheP_disable+0x2c> @ imm = #0x12
700b67e8: e7ff         	b	0x700b67ea <CacheP_disable+0x1a> @ imm = #-0x2
700b67ea: f7ff ebc4    	blx	0x700b5f74 <HwiP_disable> @ imm = #-0x878
700b67ee: 9001         	str	r0, [sp, #0x4]
700b67f0: f7ff ee06    	blx	0x700b6400 <CacheP_disableL1d> @ imm = #-0x3f4
700b67f4: 9801         	ldr	r0, [sp, #0x4]
700b67f6: f7ff ebde    	blx	0x700b5fb4 <HwiP_restore> @ imm = #-0x844
700b67fa: e7ff         	b	0x700b67fc <CacheP_disable+0x2c> @ imm = #-0x2
700b67fc: 9902         	ldr	r1, [sp, #0x8]
700b67fe: 9803         	ldr	r0, [sp, #0xc]
700b6800: 4008         	ands	r0, r1
700b6802: 07c0         	lsls	r0, r0, #0x1f
700b6804: b148         	cbz	r0, 0x700b681a <CacheP_disable+0x4a> @ imm = #0x12
700b6806: e7ff         	b	0x700b6808 <CacheP_disable+0x38> @ imm = #-0x2
700b6808: f7ff ebb4    	blx	0x700b5f74 <HwiP_disable> @ imm = #-0x898
700b680c: 9001         	str	r0, [sp, #0x4]
700b680e: f7ff ee0c    	blx	0x700b6428 <CacheP_disableL1p> @ imm = #-0x3e8
700b6812: 9801         	ldr	r0, [sp, #0x4]
700b6814: f7ff ebce    	blx	0x700b5fb4 <HwiP_restore> @ imm = #-0x864
700b6818: e7ff         	b	0x700b681a <CacheP_disable+0x4a> @ imm = #-0x2
700b681a: b004         	add	sp, #0x10
700b681c: bd80         	pop	{r7, pc}
700b681e: bf00         	nop

700b6820 <CacheP_enable>:
700b6820: b580         	push	{r7, lr}
700b6822: b082         	sub	sp, #0x8
700b6824: 9001         	str	r0, [sp, #0x4]
700b6826: f7ff ef52    	blx	0x700b66cc <CacheP_getEnabled> @ imm = #-0x15c
700b682a: 43c0         	mvns	r0, r0
700b682c: 9000         	str	r0, [sp]
700b682e: 9900         	ldr	r1, [sp]
700b6830: 9801         	ldr	r0, [sp, #0x4]
700b6832: 4008         	ands	r0, r1
700b6834: 0780         	lsls	r0, r0, #0x1e
700b6836: 2800         	cmp	r0, #0x0
700b6838: d503         	bpl	0x700b6842 <CacheP_enable+0x22> @ imm = #0x6
700b683a: e7ff         	b	0x700b683c <CacheP_enable+0x1c> @ imm = #-0x2
700b683c: f7ff ee00    	blx	0x700b6440 <CacheP_enableL1d> @ imm = #-0x400
700b6840: e7ff         	b	0x700b6842 <CacheP_enable+0x22> @ imm = #-0x2
700b6842: 9900         	ldr	r1, [sp]
700b6844: 9801         	ldr	r0, [sp, #0x4]
700b6846: 4008         	ands	r0, r1
700b6848: 07c0         	lsls	r0, r0, #0x1f
700b684a: b118         	cbz	r0, 0x700b6854 <CacheP_enable+0x34> @ imm = #0x6
700b684c: e7ff         	b	0x700b684e <CacheP_enable+0x2e> @ imm = #-0x2
700b684e: f7ff ee04    	blx	0x700b6458 <CacheP_enableL1p> @ imm = #-0x3f8
700b6852: e7ff         	b	0x700b6854 <CacheP_enable+0x34> @ imm = #-0x2
700b6854: b002         	add	sp, #0x8
700b6856: bd80         	pop	{r7, pc}
700b6858: bf00         	nop
700b685a: bf00         	nop
700b685c: bf00         	nop
700b685e: bf00         	nop

700b6860 <CacheP_inv>:
700b6860: b580         	push	{r7, lr}
700b6862: b084         	sub	sp, #0x10
700b6864: 9003         	str	r0, [sp, #0xc]
700b6866: 9102         	str	r1, [sp, #0x8]
700b6868: 9201         	str	r2, [sp, #0x4]
700b686a: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b686e: 07c0         	lsls	r0, r0, #0x1f
700b6870: b128         	cbz	r0, 0x700b687e <CacheP_inv+0x1e> @ imm = #0xa
700b6872: e7ff         	b	0x700b6874 <CacheP_inv+0x14> @ imm = #-0x2
700b6874: 9803         	ldr	r0, [sp, #0xc]
700b6876: 9902         	ldr	r1, [sp, #0x8]
700b6878: f7ff ee16    	blx	0x700b64a8 <CacheP_invL1p> @ imm = #-0x3d4
700b687c: e7ff         	b	0x700b687e <CacheP_inv+0x1e> @ imm = #-0x2
700b687e: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b6882: 0780         	lsls	r0, r0, #0x1e
700b6884: 2800         	cmp	r0, #0x0
700b6886: d505         	bpl	0x700b6894 <CacheP_inv+0x34> @ imm = #0xa
700b6888: e7ff         	b	0x700b688a <CacheP_inv+0x2a> @ imm = #-0x2
700b688a: 9803         	ldr	r0, [sp, #0xc]
700b688c: 9902         	ldr	r1, [sp, #0x8]
700b688e: f7ff edf0    	blx	0x700b6470 <CacheP_invL1d> @ imm = #-0x420
700b6892: e7ff         	b	0x700b6894 <CacheP_inv+0x34> @ imm = #-0x2
700b6894: b004         	add	sp, #0x10
700b6896: bd80         	pop	{r7, pc}
		...

Disassembly of section .text.mpu:

700b68a0 <MpuP_RegionAttrs_init>:
700b68a0: b081         	sub	sp, #0x4
700b68a2: 9000         	str	r0, [sp]
700b68a4: 9900         	ldr	r1, [sp]
700b68a6: 2000         	movs	r0, #0x0
700b68a8: 7108         	strb	r0, [r1, #0x4]
700b68aa: 9a00         	ldr	r2, [sp]
700b68ac: 2102         	movs	r1, #0x2
700b68ae: 7191         	strb	r1, [r2, #0x6]
700b68b0: 9900         	ldr	r1, [sp]
700b68b2: 7148         	strb	r0, [r1, #0x5]
700b68b4: 9a00         	ldr	r2, [sp]
700b68b6: 2101         	movs	r1, #0x1
700b68b8: 70d1         	strb	r1, [r2, #0x3]
700b68ba: 9900         	ldr	r1, [sp]
700b68bc: 7048         	strb	r0, [r1, #0x1]
700b68be: 9900         	ldr	r1, [sp]
700b68c0: 7088         	strb	r0, [r1, #0x2]
700b68c2: 9900         	ldr	r1, [sp]
700b68c4: 7008         	strb	r0, [r1]
700b68c6: 9900         	ldr	r1, [sp]
700b68c8: 71c8         	strb	r0, [r1, #0x7]
700b68ca: b001         	add	sp, #0x4
700b68cc: 4770         	bx	lr
700b68ce: bf00         	nop

700b68d0 <MpuP_setRegion>:
700b68d0: b580         	push	{r7, lr}
700b68d2: b08a         	sub	sp, #0x28
700b68d4: 9009         	str	r0, [sp, #0x24]
700b68d6: 9108         	str	r1, [sp, #0x20]
700b68d8: 9207         	str	r2, [sp, #0x1c]
700b68da: 9306         	str	r3, [sp, #0x18]
700b68dc: 9807         	ldr	r0, [sp, #0x1c]
700b68de: 9000         	str	r0, [sp]
700b68e0: 9909         	ldr	r1, [sp, #0x24]
700b68e2: 2000         	movs	r0, #0x0
700b68e4: 2910         	cmp	r1, #0x10
700b68e6: bf38         	it	lo
700b68e8: 2001         	movlo	r0, #0x1
700b68ea: f000 f9e9    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x3d2
700b68ee: 9800         	ldr	r0, [sp]
700b68f0: f000 001f    	and	r0, r0, #0x1f
700b68f4: 9000         	str	r0, [sp]
700b68f6: 9806         	ldr	r0, [sp, #0x18]
700b68f8: 7801         	ldrb	r1, [r0]
700b68fa: 79c0         	ldrb	r0, [r0, #0x7]
700b68fc: 0200         	lsls	r0, r0, #0x8
700b68fe: 9a00         	ldr	r2, [sp]
700b6900: f002 021f    	and	r2, r2, #0x1f
700b6904: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b6908: f001 0101    	and	r1, r1, #0x1
700b690c: 4408         	add	r0, r1
700b690e: 9004         	str	r0, [sp, #0x10]
700b6910: 9808         	ldr	r0, [sp, #0x20]
700b6912: 9900         	ldr	r1, [sp]
700b6914: 1c4a         	adds	r2, r1, #0x1
700b6916: 2101         	movs	r1, #0x1
700b6918: 4091         	lsls	r1, r2
700b691a: 4249         	rsbs	r1, r1, #0
700b691c: 4008         	ands	r0, r1
700b691e: 9005         	str	r0, [sp, #0x14]
700b6920: 9806         	ldr	r0, [sp, #0x18]
700b6922: f000 f81d    	bl	0x700b6960 <MpuP_getAttrs> @ imm = #0x3a
700b6926: 9003         	str	r0, [sp, #0xc]
700b6928: f000 f84a    	bl	0x700b69c0 <MpuP_isEnable> @ imm = #0x94
700b692c: 9002         	str	r0, [sp, #0x8]
700b692e: f000 f84f    	bl	0x700b69d0 <MpuP_disable> @ imm = #0x9e
700b6932: f7ff eb20    	blx	0x700b5f74 <HwiP_disable> @ imm = #-0x9c0
700b6936: 9001         	str	r0, [sp, #0x4]
700b6938: 9809         	ldr	r0, [sp, #0x24]
700b693a: 9905         	ldr	r1, [sp, #0x14]
700b693c: 9a04         	ldr	r2, [sp, #0x10]
700b693e: 9b03         	ldr	r3, [sp, #0xc]
700b6940: f000 e90c    	blx	0x700b6b5c <MpuP_setRegionAsm> @ imm = #0x218
700b6944: 9801         	ldr	r0, [sp, #0x4]
700b6946: f7ff eb36    	blx	0x700b5fb4 <HwiP_restore> @ imm = #-0x994
700b694a: 9802         	ldr	r0, [sp, #0x8]
700b694c: b118         	cbz	r0, 0x700b6956 <MpuP_setRegion+0x86> @ imm = #0x6
700b694e: e7ff         	b	0x700b6950 <MpuP_setRegion+0x80> @ imm = #-0x2
700b6950: f000 f85e    	bl	0x700b6a10 <MpuP_enable> @ imm = #0xbc
700b6954: e7ff         	b	0x700b6956 <MpuP_setRegion+0x86> @ imm = #-0x2
700b6956: b00a         	add	sp, #0x28
700b6958: bd80         	pop	{r7, pc}
700b695a: bf00         	nop
700b695c: bf00         	nop
700b695e: bf00         	nop

700b6960 <MpuP_getAttrs>:
700b6960: b580         	push	{r7, lr}
700b6962: b082         	sub	sp, #0x8
700b6964: 9001         	str	r0, [sp, #0x4]
700b6966: f8dd c004    	ldr.w	r12, [sp, #0x4]
700b696a: f89c 2001    	ldrb.w	r2, [r12, #0x1]
700b696e: f89c 1002    	ldrb.w	r1, [r12, #0x2]
700b6972: f89c 3003    	ldrb.w	r3, [r12, #0x3]
700b6976: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700b697a: f000 0001    	and	r0, r0, #0x1
700b697e: 0300         	lsls	r0, r0, #0xc
700b6980: f89c e006    	ldrb.w	lr, [r12, #0x6]
700b6984: f00e 0e07    	and	lr, lr, #0x7
700b6988: ea40 200e    	orr.w	r0, r0, lr, lsl #8
700b698c: f89c c005    	ldrb.w	r12, [r12, #0x5]
700b6990: f00c 0c07    	and	r12, r12, #0x7
700b6994: ea40 00cc    	orr.w	r0, r0, r12, lsl #3
700b6998: f003 0301    	and	r3, r3, #0x1
700b699c: ea40 0083    	orr.w	r0, r0, r3, lsl #2
700b69a0: f002 0201    	and	r2, r2, #0x1
700b69a4: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b69a8: f001 0101    	and	r1, r1, #0x1
700b69ac: 4408         	add	r0, r1
700b69ae: 9000         	str	r0, [sp]
700b69b0: 9800         	ldr	r0, [sp]
700b69b2: b002         	add	sp, #0x8
700b69b4: bd80         	pop	{r7, pc}
700b69b6: bf00         	nop
700b69b8: bf00         	nop
700b69ba: bf00         	nop
700b69bc: bf00         	nop
700b69be: bf00         	nop

700b69c0 <MpuP_isEnable>:
700b69c0: b580         	push	{r7, lr}
700b69c2: f000 e8c2    	blx	0x700b6b48 <MpuP_isEnableAsm> @ imm = #0x184
700b69c6: bd80         	pop	{r7, pc}
700b69c8: bf00         	nop
700b69ca: bf00         	nop
700b69cc: bf00         	nop
700b69ce: bf00         	nop

700b69d0 <MpuP_disable>:
700b69d0: b580         	push	{r7, lr}
700b69d2: b082         	sub	sp, #0x8
700b69d4: f7ff fff4    	bl	0x700b69c0 <MpuP_isEnable> @ imm = #-0x18
700b69d8: b1a0         	cbz	r0, 0x700b6a04 <MpuP_disable+0x34> @ imm = #0x28
700b69da: e7ff         	b	0x700b69dc <MpuP_disable+0xc> @ imm = #-0x2
700b69dc: f7ff eaca    	blx	0x700b5f74 <HwiP_disable> @ imm = #-0xa6c
700b69e0: 9000         	str	r0, [sp]
700b69e2: f7ff ee74    	blx	0x700b66cc <CacheP_getEnabled> @ imm = #-0x318
700b69e6: 9001         	str	r0, [sp, #0x4]
700b69e8: 9801         	ldr	r0, [sp, #0x4]
700b69ea: f7ff fef1    	bl	0x700b67d0 <CacheP_disable> @ imm = #-0x21e
700b69ee: f3bf 8f4f    	dsb	sy
700b69f2: f000 e882    	blx	0x700b6af8 <MpuP_disableAsm> @ imm = #0x104
700b69f6: 9801         	ldr	r0, [sp, #0x4]
700b69f8: f7ff ff12    	bl	0x700b6820 <CacheP_enable> @ imm = #-0x1dc
700b69fc: 9800         	ldr	r0, [sp]
700b69fe: f7ff eada    	blx	0x700b5fb4 <HwiP_restore> @ imm = #-0xa4c
700b6a02: e7ff         	b	0x700b6a04 <MpuP_disable+0x34> @ imm = #-0x2
700b6a04: b002         	add	sp, #0x8
700b6a06: bd80         	pop	{r7, pc}
700b6a08: bf00         	nop
700b6a0a: bf00         	nop
700b6a0c: bf00         	nop
700b6a0e: bf00         	nop

700b6a10 <MpuP_enable>:
700b6a10: b580         	push	{r7, lr}
700b6a12: b082         	sub	sp, #0x8
700b6a14: f7ff ffd4    	bl	0x700b69c0 <MpuP_isEnable> @ imm = #-0x58
700b6a18: b9e0         	cbnz	r0, 0x700b6a54 <MpuP_enable+0x44> @ imm = #0x38
700b6a1a: e7ff         	b	0x700b6a1c <MpuP_enable+0xc> @ imm = #-0x2
700b6a1c: f7ff eaaa    	blx	0x700b5f74 <HwiP_disable> @ imm = #-0xaac
700b6a20: 9000         	str	r0, [sp]
700b6a22: f7ff ee54    	blx	0x700b66cc <CacheP_getEnabled> @ imm = #-0x358
700b6a26: 9001         	str	r0, [sp, #0x4]
700b6a28: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b6a2c: 0780         	lsls	r0, r0, #0x1e
700b6a2e: b120         	cbz	r0, 0x700b6a3a <MpuP_enable+0x2a> @ imm = #0x8
700b6a30: e7ff         	b	0x700b6a32 <MpuP_enable+0x22> @ imm = #-0x2
700b6a32: 2003         	movs	r0, #0x3
700b6a34: f7ff fecc    	bl	0x700b67d0 <CacheP_disable> @ imm = #-0x268
700b6a38: e7ff         	b	0x700b6a3a <MpuP_enable+0x2a> @ imm = #-0x2
700b6a3a: f000 e872    	blx	0x700b6b20 <MpuP_enableAsm> @ imm = #0xe4
700b6a3e: 9801         	ldr	r0, [sp, #0x4]
700b6a40: f7ff feee    	bl	0x700b6820 <CacheP_enable> @ imm = #-0x224
700b6a44: f3bf 8f4f    	dsb	sy
700b6a48: f3bf 8f6f    	isb	sy
700b6a4c: 9800         	ldr	r0, [sp]
700b6a4e: f7ff eab2    	blx	0x700b5fb4 <HwiP_restore> @ imm = #-0xa9c
700b6a52: e7ff         	b	0x700b6a54 <MpuP_enable+0x44> @ imm = #-0x2
700b6a54: b002         	add	sp, #0x8
700b6a56: bd80         	pop	{r7, pc}
700b6a58: bf00         	nop
700b6a5a: bf00         	nop
700b6a5c: bf00         	nop
700b6a5e: bf00         	nop

700b6a60 <MpuP_init>:
700b6a60: b580         	push	{r7, lr}
700b6a62: b082         	sub	sp, #0x8
700b6a64: f7ff ffac    	bl	0x700b69c0 <MpuP_isEnable> @ imm = #-0xa8
700b6a68: b118         	cbz	r0, 0x700b6a72 <MpuP_init+0x12> @ imm = #0x6
700b6a6a: e7ff         	b	0x700b6a6c <MpuP_init+0xc> @ imm = #-0x2
700b6a6c: f7ff ffb0    	bl	0x700b69d0 <MpuP_disable> @ imm = #-0xa0
700b6a70: e7ff         	b	0x700b6a72 <MpuP_init+0x12> @ imm = #-0x2
700b6a72: f000 e84e    	blx	0x700b6b10 <MpuP_disableBRAsm> @ imm = #0x9c
700b6a76: f247 10f0    	movw	r0, #0x71f0
700b6a7a: f2c7 000b    	movt	r0, #0x700b
700b6a7e: 6801         	ldr	r1, [r0]
700b6a80: 2000         	movs	r0, #0x0
700b6a82: 9000         	str	r0, [sp]
700b6a84: 2910         	cmp	r1, #0x10
700b6a86: bf38         	it	lo
700b6a88: 2001         	movlo	r0, #0x1
700b6a8a: f000 f919    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x232
700b6a8e: 9800         	ldr	r0, [sp]
700b6a90: 9001         	str	r0, [sp, #0x4]
700b6a92: e7ff         	b	0x700b6a94 <MpuP_init+0x34> @ imm = #-0x2
700b6a94: 9801         	ldr	r0, [sp, #0x4]
700b6a96: f247 11f0    	movw	r1, #0x71f0
700b6a9a: f2c7 010b    	movt	r1, #0x700b
700b6a9e: 6809         	ldr	r1, [r1]
700b6aa0: 4288         	cmp	r0, r1
700b6aa2: d212         	bhs	0x700b6aca <MpuP_init+0x6a> @ imm = #0x24
700b6aa4: e7ff         	b	0x700b6aa6 <MpuP_init+0x46> @ imm = #-0x2
700b6aa6: 9801         	ldr	r0, [sp, #0x4]
700b6aa8: f247 11fc    	movw	r1, #0x71fc
700b6aac: f2c7 010b    	movt	r1, #0x700b
700b6ab0: eb01 1300    	add.w	r3, r1, r0, lsl #4
700b6ab4: 0102         	lsls	r2, r0, #0x4
700b6ab6: 5889         	ldr	r1, [r1, r2]
700b6ab8: 685a         	ldr	r2, [r3, #0x4]
700b6aba: 3308         	adds	r3, #0x8
700b6abc: f7ff ff08    	bl	0x700b68d0 <MpuP_setRegion> @ imm = #-0x1f0
700b6ac0: e7ff         	b	0x700b6ac2 <MpuP_init+0x62> @ imm = #-0x2
700b6ac2: 9801         	ldr	r0, [sp, #0x4]
700b6ac4: 3001         	adds	r0, #0x1
700b6ac6: 9001         	str	r0, [sp, #0x4]
700b6ac8: e7e4         	b	0x700b6a94 <MpuP_init+0x34> @ imm = #-0x38
700b6aca: f247 10f0    	movw	r0, #0x71f0
700b6ace: f2c7 000b    	movt	r0, #0x700b
700b6ad2: 6840         	ldr	r0, [r0, #0x4]
700b6ad4: b118         	cbz	r0, 0x700b6ade <MpuP_init+0x7e> @ imm = #0x6
700b6ad6: e7ff         	b	0x700b6ad8 <MpuP_init+0x78> @ imm = #-0x2
700b6ad8: f000 e82e    	blx	0x700b6b38 <MpuP_enableBRAsm> @ imm = #0x5c
700b6adc: e7ff         	b	0x700b6ade <MpuP_init+0x7e> @ imm = #-0x2
700b6ade: f247 10f0    	movw	r0, #0x71f0
700b6ae2: f2c7 000b    	movt	r0, #0x700b
700b6ae6: 6880         	ldr	r0, [r0, #0x8]
700b6ae8: b118         	cbz	r0, 0x700b6af2 <MpuP_init+0x92> @ imm = #0x6
700b6aea: e7ff         	b	0x700b6aec <MpuP_init+0x8c> @ imm = #-0x2
700b6aec: f7ff ff90    	bl	0x700b6a10 <MpuP_enable> @ imm = #-0xe0
700b6af0: e7ff         	b	0x700b6af2 <MpuP_init+0x92> @ imm = #-0x2
700b6af2: b002         	add	sp, #0x8
700b6af4: bd80         	pop	{r7, pc}
700b6af6: 0000         	movs	r0, r0

700b6af8 <MpuP_disableAsm>:
700b6af8: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6afc: e3c00001     	bic	r0, r0, #1
700b6b00: f57ff04f     	dsb	sy
700b6b04: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6b08: f57ff06f     	isb	sy
700b6b0c: e12fff1e     	bx	lr

700b6b10 <MpuP_disableBRAsm>:
700b6b10: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6b14: e3c00802     	bic	r0, r0, #131072
700b6b18: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6b1c: e12fff1e     	bx	lr

700b6b20 <MpuP_enableAsm>:
700b6b20: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6b24: e3800001     	orr	r0, r0, #1
700b6b28: f57ff04f     	dsb	sy
700b6b2c: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6b30: f57ff06f     	isb	sy
700b6b34: e12fff1e     	bx	lr

700b6b38 <MpuP_enableBRAsm>:
700b6b38: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6b3c: e3800802     	orr	r0, r0, #131072
700b6b40: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6b44: e12fff1e     	bx	lr

700b6b48 <MpuP_isEnableAsm>:
700b6b48: e3a00000     	mov	r0, #0
700b6b4c: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b6b50: e3110001     	tst	r1, #1
700b6b54: 13a00001     	movne	r0, #1
700b6b58: e12fff1e     	bx	lr

700b6b5c <MpuP_setRegionAsm>:
700b6b5c: ee060f12     	mcr	p15, #0x0, r0, c6, c2, #0x0
700b6b60: ee061f11     	mcr	p15, #0x0, r1, c6, c1, #0x0
700b6b64: ee062f51     	mcr	p15, #0x0, r2, c6, c1, #0x2
700b6b68: ee063f91     	mcr	p15, #0x0, r3, c6, c1, #0x4
700b6b6c: e12fff1e     	bx	lr

Disassembly of section .text.boot:

700b6b70 <_c_int00_sbl>:
700b6b70: ee101fb0     	mrc	p15, #0x0, r1, c0, c0, #0x5
700b6b74: e7df141f     	bfc	r1, #8, #24
700b6b78: e3510000     	cmp	r1, #0
700b6b7c: 1a000001     	bne	0x700b6b88 <_sblLoopForever> @ imm = #0x4
700b6b80: e59f1008     	ldr	r1, [pc, #0x8]          @ 0x700b6b90 <_c_int00_addr>
700b6b84: e12fff31     	blx	r1

700b6b88 <_sblLoopForever>:
700b6b88: e320f003     	wfi
700b6b8c: eafffffd     	b	0x700b6b88 <_sblLoopForever> @ imm = #-0xc

700b6b90 <_c_int00_addr>:
700b6b90: 94 6b 0b 70  	.word	0x700b6b94

700b6b94 <_c_int00>:
700b6b94: e10f0000     	mrs	r0, apsr
700b6b98: e38000c0     	orr	r0, r0, #192
700b6b9c: e129f000     	msr	CPSR_fc, r0
700b6ba0: ee110f50     	mrc	p15, #0x0, r0, c1, c0, #0x2
700b6ba4: e3a0360f     	mov	r3, #15728640
700b6ba8: e1800003     	orr	r0, r0, r3
700b6bac: ee010f50     	mcr	p15, #0x0, r0, c1, c0, #0x2
700b6bb0: e3a00101     	mov	r0, #1073741824
700b6bb4: eee80a10     	vmsr	fpexc, r0
700b6bb8: e10f0000     	mrs	r0, apsr
700b6bbc: e3c0001f     	bic	r0, r0, #31
700b6bc0: e3800011     	orr	r0, r0, #17
700b6bc4: e129f000     	msr	CPSR_fc, r0
700b6bc8: e59fd0d4     	ldr	sp, [pc, #0xd4]         @ 0x700b6ca4 <c_FIQ_STACK_END>
700b6bcc: e10f0000     	mrs	r0, apsr
700b6bd0: e3c0001f     	bic	r0, r0, #31
700b6bd4: e3800012     	orr	r0, r0, #18
700b6bd8: e129f000     	msr	CPSR_fc, r0
700b6bdc: e59fd0bc     	ldr	sp, [pc, #0xbc]         @ 0x700b6ca0 <c_IRQ_STACK_END>
700b6be0: e10f0000     	mrs	r0, apsr
700b6be4: e3c0001f     	bic	r0, r0, #31
700b6be8: e3800013     	orr	r0, r0, #19
700b6bec: e129f000     	msr	CPSR_fc, r0
700b6bf0: e59fd0b0     	ldr	sp, [pc, #0xb0]         @ 0x700b6ca8 <c_SVC_STACK_END>
700b6bf4: e10f0000     	mrs	r0, apsr
700b6bf8: e3c0001f     	bic	r0, r0, #31
700b6bfc: e3800017     	orr	r0, r0, #23
700b6c00: e129f000     	msr	CPSR_fc, r0
700b6c04: e59fd0a0     	ldr	sp, [pc, #0xa0]         @ 0x700b6cac <c_ABORT_STACK_END>
700b6c08: e10f0000     	mrs	r0, apsr
700b6c0c: e3c0001f     	bic	r0, r0, #31
700b6c10: e380001b     	orr	r0, r0, #27
700b6c14: e129f000     	msr	CPSR_fc, r0
700b6c18: e59fd090     	ldr	sp, [pc, #0x90]         @ 0x700b6cb0 <c_UNDEFINED_STACK_END>
700b6c1c: e10f0000     	mrs	r0, apsr
700b6c20: e3c0001f     	bic	r0, r0, #31
700b6c24: e380001f     	orr	r0, r0, #31
700b6c28: e129f000     	msr	CPSR_fc, r0
700b6c2c: e59fd068     	ldr	sp, [pc, #0x68]         @ 0x700b6c9c <c_STACK_END>
700b6c30: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6c34: e3c00004     	bic	r0, r0, #4
700b6c38: e3c00a01     	bic	r0, r0, #4096
700b6c3c: f57ff04f     	dsb	sy
700b6c40: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6c44: f57ff06f     	isb	sy
700b6c48: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6c4c: e3811008     	orr	r1, r1, #8
700b6c50: e3811020     	orr	r1, r1, #32
700b6c54: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b6c58: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b6c5c: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b6c60: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6c64: e3800004     	orr	r0, r0, #4
700b6c68: e3800a01     	orr	r0, r0, #4096
700b6c6c: f57ff04f     	dsb	sy
700b6c70: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6c74: f57ff06f     	isb	sy
700b6c78: fa000028     	blx	0x700b6d20 <__mpu_init> @ imm = #0xa0
700b6c7c: fa00001b     	blx	0x700b6cf0 <_system_pre_init> @ imm = #0x6c
700b6c80: e3500000     	cmp	r0, #0
700b6c84: 0a000000     	beq	0x700b6c8c <bypass_auto_init> @ imm = #0x0
700b6c88: ebfff0a5     	bl	0x700b2f24 <__TI_auto_init_nobinit_nopinit> @ imm = #-0x3d6c

700b6c8c <bypass_auto_init>:
700b6c8c: fafffa37     	blx	0x700b5570 <main>       @ imm = #-0x1724
700b6c90: e3a00001     	mov	r0, #1
700b6c94: eb000025     	bl	0x700b6d30 <abort>      @ imm = #0x94

700b6c98 <L1>:
700b6c98: eafffffe     	b	0x700b6c98 <L1>         @ imm = #-0x8

700b6c9c <c_STACK_END>:
700b6c9c: 80 ea 09 70  	.word	0x7009ea80

700b6ca0 <c_IRQ_STACK_END>:
700b6ca0: 88 84 0b 70  	.word	0x700b8488

700b6ca4 <c_FIQ_STACK_END>:
700b6ca4: 88 85 0b 70  	.word	0x700b8588

700b6ca8 <c_SVC_STACK_END>:
700b6ca8: 88 95 0b 70  	.word	0x700b9588

700b6cac <c_ABORT_STACK_END>:
700b6cac: 88 96 0b 70  	.word	0x700b9688

700b6cb0 <c_UNDEFINED_STACK_END>:
700b6cb0: 88 97 0b 70  	.word	0x700b9788
700b6cb4: 00 00 00 00  	.word	0x00000000
700b6cb8: 00 00 00 00  	.word	0x00000000
700b6cbc: 00 00 00 00  	.word	0x00000000

700b6cc0 <_DebugP_assertNoLog>:
700b6cc0: b580         	push	{r7, lr}
700b6cc2: b082         	sub	sp, #0x8
700b6cc4: 9001         	str	r0, [sp, #0x4]
700b6cc6: 9801         	ldr	r0, [sp, #0x4]
700b6cc8: b950         	cbnz	r0, 0x700b6ce0 <_DebugP_assertNoLog+0x20> @ imm = #0x14
700b6cca: e7ff         	b	0x700b6ccc <_DebugP_assertNoLog+0xc> @ imm = #-0x2
700b6ccc: 2001         	movs	r0, #0x1
700b6cce: 9000         	str	r0, [sp]
700b6cd0: f7ff e950    	blx	0x700b5f74 <HwiP_disable> @ imm = #-0xd60
700b6cd4: e7ff         	b	0x700b6cd6 <_DebugP_assertNoLog+0x16> @ imm = #-0x2
700b6cd6: 9800         	ldr	r0, [sp]
700b6cd8: b108         	cbz	r0, 0x700b6cde <_DebugP_assertNoLog+0x1e> @ imm = #0x2
700b6cda: e7ff         	b	0x700b6cdc <_DebugP_assertNoLog+0x1c> @ imm = #-0x2
700b6cdc: e7fb         	b	0x700b6cd6 <_DebugP_assertNoLog+0x16> @ imm = #-0xa
700b6cde: e7ff         	b	0x700b6ce0 <_DebugP_assertNoLog+0x20> @ imm = #-0x2
700b6ce0: b002         	add	sp, #0x8
700b6ce2: bd80         	pop	{r7, pc}
		...

700b6cf0 <_system_pre_init>:
700b6cf0: b580         	push	{r7, lr}
700b6cf2: b082         	sub	sp, #0x8
700b6cf4: f240 0000    	movw	r0, #0x0
700b6cf8: f2c7 0008    	movt	r0, #0x7008
700b6cfc: f64a 2180    	movw	r1, #0xaa80
700b6d00: f2c7 0108    	movt	r1, #0x7008
700b6d04: 1a09         	subs	r1, r1, r0
700b6d06: 9101         	str	r1, [sp, #0x4]
700b6d08: 9901         	ldr	r1, [sp, #0x4]
700b6d0a: f7ea e8b4    	blx	0x700a0e74 <__aeabi_memclr8> @ imm = #-0x15e98
700b6d0e: 2001         	movs	r0, #0x1
700b6d10: b002         	add	sp, #0x8
700b6d12: bd80         	pop	{r7, pc}
		...

700b6d20 <__mpu_init>:
; {
700b6d20: b580         	push	{r7, lr}
;     MpuP_init();
700b6d22: f7ff fe9d    	bl	0x700b6a60 <MpuP_init>  @ imm = #-0x2c6
;     CacheP_init();
700b6d26: e8bd 4080    	pop.w	{r7, lr}
700b6d2a: f7ff bd09    	b.w	0x700b6740 <CacheP_init> @ imm = #-0x5ee
700b6d2e: 0000         	movs	r0, r0

Disassembly of section .text:abort:

700b6d30 <abort>:
700b6d30: e320f000     	nop
700b6d34: eafffffe     	b	0x700b6d34 <abort+0x4>  @ imm = #-0x8

Disassembly of section .text:

7009ea80 <__TI_printfi_nofloat>:
7009ea80: e92d4ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009ea84: e24ddf89     	sub	sp, sp, #548
7009ea88: e5907000     	ldr	r7, [r0]
7009ea8c: e1a08000     	mov	r8, r0
7009ea90: e1a05003     	mov	r5, r3
7009ea94: e1a06002     	mov	r6, r2
7009ea98: e58d1220     	str	r1, [sp, #0x220]
7009ea9c: e1a00007     	mov	r0, r7
7009eaa0: eb0058d9     	bl	0x700b4e0c <strlen>     @ imm = #0x16364
7009eaa4: e0879000     	add	r9, r7, r0
7009eaa8: e3a0a000     	mov	r10, #0
7009eaac: e28dbf83     	add	r11, sp, #524
7009eab0: e3a04000     	mov	r4, #0
7009eab4: e3e00000     	mvn	r0, #0
7009eab8: e58da21c     	str	r10, [sp, #0x21c]
7009eabc: e1570009     	cmp	r7, r9
7009eac0: 2a0000a0     	bhs	0x7009ed48 <__TI_printfi_nofloat+0x2c8> @ imm = #0x280
7009eac4: e2877001     	add	r7, r7, #1
7009eac8: e58da20c     	str	r10, [sp, #0x20c]
7009eacc: e5cda218     	strb	r10, [sp, #0x218]
7009ead0: e58da210     	str	r10, [sp, #0x210]
7009ead4: e58d0214     	str	r0, [sp, #0x214]
7009ead8: e5570001     	ldrb	r0, [r7, #-0x1]
7009eadc: e3500000     	cmp	r0, #0
7009eae0: 0a000098     	beq	0x7009ed48 <__TI_printfi_nofloat+0x2c8> @ imm = #0x260
7009eae4: e3500025     	cmp	r0, #37
7009eae8: 0a000005     	beq	0x7009eb04 <__TI_printfi_nofloat+0x84> @ imm = #0x14
7009eaec: e1a01006     	mov	r1, r6
7009eaf0: e5887000     	str	r7, [r8]
7009eaf4: e12fff35     	blx	r5
7009eaf8: e2844001     	add	r4, r4, #1
7009eafc: e2877001     	add	r7, r7, #1
7009eb00: eafffff4     	b	0x7009ead8 <__TI_printfi_nofloat+0x58> @ imm = #-0x30
7009eb04: e1a0000b     	mov	r0, r11
7009eb08: e1a01008     	mov	r1, r8
7009eb0c: e58d421c     	str	r4, [sp, #0x21c]
7009eb10: e5887000     	str	r7, [r8]
7009eb14: eb00008e     	bl	0x7009ed54 <pproc_fflags___TI_printfi_nofloat> @ imm = #0x238
7009eb18: e1a0000b     	mov	r0, r11
7009eb1c: e1a01008     	mov	r1, r8
7009eb20: e28d2e22     	add	r2, sp, #544
7009eb24: eb0000a6     	bl	0x7009edc4 <_pproc_fwp___TI_printfi_nofloat> @ imm = #0x298
7009eb28: e5981000     	ldr	r1, [r8]
7009eb2c: e5d12000     	ldrb	r2, [r1]
7009eb30: e2420068     	sub	r0, r2, #104
7009eb34: e1a030e0     	ror	r3, r0, #1
7009eb38: e3530009     	cmp	r3, #9
7009eb3c: 8a00002b     	bhi	0x7009ebf0 <__TI_printfi_nofloat+0x170> @ imm = #0xac
7009eb40: e28f7004     	add	r7, pc, #4
7009eb44: e2810001     	add	r0, r1, #1
7009eb48: e797f103     	ldr	pc, [r7, r3, lsl #2]
7009eb4c: 74 eb 09 70  	.word	0x7009eb74
7009eb50: b4 eb 09 70  	.word	0x7009ebb4
7009eb54: 90 eb 09 70  	.word	0x7009eb90
7009eb58: f0 eb 09 70  	.word	0x7009ebf0
7009eb5c: f0 eb 09 70  	.word	0x7009ebf0
7009eb60: f0 eb 09 70  	.word	0x7009ebf0
7009eb64: c0 eb 09 70  	.word	0x7009ebc0
7009eb68: f0 eb 09 70  	.word	0x7009ebf0
7009eb6c: f0 eb 09 70  	.word	0x7009ebf0
7009eb70: cc eb 09 70  	.word	0x7009ebcc
7009eb74: e1a00001     	mov	r0, r1
7009eb78: e59d220c     	ldr	r2, [sp, #0x20c]
7009eb7c: e5f03001     	ldrb	r3, [r0, #0x1]!
7009eb80: e3530068     	cmp	r3, #104
7009eb84: 1a000015     	bne	0x7009ebe0 <__TI_printfi_nofloat+0x160> @ imm = #0x54
7009eb88: e3822c02     	orr	r2, r2, #512
7009eb8c: ea000005     	b	0x7009eba8 <__TI_printfi_nofloat+0x128> @ imm = #0x14
7009eb90: e1a00001     	mov	r0, r1
7009eb94: e59d220c     	ldr	r2, [sp, #0x20c]
7009eb98: e5f03001     	ldrb	r3, [r0, #0x1]!
7009eb9c: e353006c     	cmp	r3, #108
7009eba0: 1a00000c     	bne	0x7009ebd8 <__TI_printfi_nofloat+0x158> @ imm = #0x30
7009eba4: e3822c01     	orr	r2, r2, #256
7009eba8: e2810002     	add	r0, r1, #2
7009ebac: e58d220c     	str	r2, [sp, #0x20c]
7009ebb0: ea00000c     	b	0x7009ebe8 <__TI_printfi_nofloat+0x168> @ imm = #0x30
7009ebb4: e59d120c     	ldr	r1, [sp, #0x20c]
7009ebb8: e3811b02     	orr	r1, r1, #2048
7009ebbc: ea000008     	b	0x7009ebe4 <__TI_printfi_nofloat+0x164> @ imm = #0x20
7009ebc0: e59d120c     	ldr	r1, [sp, #0x20c]
7009ebc4: e3811a02     	orr	r1, r1, #8192
7009ebc8: ea000005     	b	0x7009ebe4 <__TI_printfi_nofloat+0x164> @ imm = #0x14
7009ebcc: e59d120c     	ldr	r1, [sp, #0x20c]
7009ebd0: e3811a01     	orr	r1, r1, #4096
7009ebd4: ea000002     	b	0x7009ebe4 <__TI_printfi_nofloat+0x164> @ imm = #0x8
7009ebd8: e3821040     	orr	r1, r2, #64
7009ebdc: ea000000     	b	0x7009ebe4 <__TI_printfi_nofloat+0x164> @ imm = #0x0
7009ebe0: e3821020     	orr	r1, r2, #32
7009ebe4: e58d120c     	str	r1, [sp, #0x20c]
7009ebe8: e5d02000     	ldrb	r2, [r0]
7009ebec: e1a01000     	mov	r1, r0
7009ebf0: e2817001     	add	r7, r1, #1
7009ebf4: e5cd2218     	strb	r2, [sp, #0x218]
7009ebf8: e3520073     	cmp	r2, #115
7009ebfc: e5887000     	str	r7, [r8]
7009ec00: 0a00000e     	beq	0x7009ec40 <__TI_printfi_nofloat+0x1c0> @ imm = #0x38
7009ec04: e352006e     	cmp	r2, #110
7009ec08: 1a000016     	bne	0x7009ec68 <__TI_printfi_nofloat+0x1e8> @ imm = #0x58
7009ec0c: e59d020c     	ldr	r0, [sp, #0x20c]
7009ec10: e3031f60     	movw	r1, #0x3f60
7009ec14: e0000001     	and	r0, r0, r1
7009ec18: e3500020     	cmp	r0, #32
7009ec1c: 0a00003b     	beq	0x7009ed10 <__TI_printfi_nofloat+0x290> @ imm = #0xec
7009ec20: e3500040     	cmp	r0, #64
7009ec24: 13500a02     	cmpne	r0, #8192
7009ec28: 1a000029     	bne	0x7009ecd4 <__TI_printfi_nofloat+0x254> @ imm = #0xa4
7009ec2c: e59d0220     	ldr	r0, [sp, #0x220]
7009ec30: e4901004     	ldr	r1, [r0], #4
7009ec34: e58d0220     	str	r0, [sp, #0x220]
7009ec38: e5814000     	str	r4, [r1]
7009ec3c: ea00003c     	b	0x7009ed34 <__TI_printfi_nofloat+0x2b4> @ imm = #0xf0
7009ec40: e5dd020c     	ldrb	r0, [sp, #0x20c]
7009ec44: e3100040     	tst	r0, #64
7009ec48: 1a00001a     	bne	0x7009ecb8 <__TI_printfi_nofloat+0x238> @ imm = #0x68
7009ec4c: e1a0000b     	mov	r0, r11
7009ec50: e1a01006     	mov	r1, r6
7009ec54: e28d2e22     	add	r2, sp, #544
7009ec58: e28d3f87     	add	r3, sp, #540
7009ec5c: e58d5000     	str	r5, [sp]
7009ec60: eb0000fe     	bl	0x7009f060 <_pproc_str___TI_printfi_nofloat> @ imm = #0x3f8
7009ec64: ea000032     	b	0x7009ed34 <__TI_printfi_nofloat+0x2b4> @ imm = #0xc8
7009ec68: e1a0a009     	mov	r10, r9
7009ec6c: e1a0900b     	mov	r9, r11
7009ec70: e28db00e     	add	r11, sp, #14
7009ec74: e28d2e22     	add	r2, sp, #544
7009ec78: e1a01009     	mov	r1, r9
7009ec7c: e1a0000b     	mov	r0, r11
7009ec80: eb00013b     	bl	0x7009f174 <_setfield___TI_printfi_nofloat> @ imm = #0x4ec
7009ec84: e59d3248     	ldr	r3, [sp, #0x248]
7009ec88: e1a02000     	mov	r2, r0
7009ec8c: e1a0000b     	mov	r0, r11
7009ec90: e1a01006     	mov	r1, r6
7009ec94: e1a0b009     	mov	r11, r9
7009ec98: e1a0900a     	mov	r9, r10
7009ec9c: e3a0a000     	mov	r10, #0
7009eca0: e12fff33     	blx	r3
7009eca4: e3700001     	cmn	r0, #1
7009eca8: 10800004     	addne	r0, r0, r4
7009ecac: e1a04000     	mov	r4, r0
7009ecb0: e58d021c     	str	r0, [sp, #0x21c]
7009ecb4: ea00001f     	b	0x7009ed38 <__TI_printfi_nofloat+0x2b8> @ imm = #0x7c
7009ecb8: e1a0000b     	mov	r0, r11
7009ecbc: e1a01006     	mov	r1, r6
7009ecc0: e28d2e22     	add	r2, sp, #544
7009ecc4: e28d3f87     	add	r3, sp, #540
7009ecc8: e58d5000     	str	r5, [sp]
7009eccc: eb000093     	bl	0x7009ef20 <_pproc_wstr___TI_printfi_nofloat> @ imm = #0x24c
7009ecd0: ea000017     	b	0x7009ed34 <__TI_printfi_nofloat+0x2b4> @ imm = #0x5c
7009ecd4: e3500c02     	cmp	r0, #512
7009ecd8: 0a000011     	beq	0x7009ed24 <__TI_printfi_nofloat+0x2a4> @ imm = #0x44
7009ecdc: e1a01fc4     	asr	r1, r4, #31
7009ece0: e3500b02     	cmp	r0, #2048
7009ece4: 0a000003     	beq	0x7009ecf8 <__TI_printfi_nofloat+0x278> @ imm = #0xc
7009ece8: e3500a01     	cmp	r0, #4096
7009ecec: 0affffce     	beq	0x7009ec2c <__TI_printfi_nofloat+0x1ac> @ imm = #-0xc8
7009ecf0: e3500c01     	cmp	r0, #256
7009ecf4: 1affffcc     	bne	0x7009ec2c <__TI_printfi_nofloat+0x1ac> @ imm = #-0xd0
7009ecf8: e59d0220     	ldr	r0, [sp, #0x220]
7009ecfc: e4902004     	ldr	r2, [r0], #4
7009ed00: e58d0220     	str	r0, [sp, #0x220]
7009ed04: e5824000     	str	r4, [r2]
7009ed08: e5821004     	str	r1, [r2, #0x4]
7009ed0c: ea000008     	b	0x7009ed34 <__TI_printfi_nofloat+0x2b4> @ imm = #0x20
7009ed10: e59d0220     	ldr	r0, [sp, #0x220]
7009ed14: e4901004     	ldr	r1, [r0], #4
7009ed18: e58d0220     	str	r0, [sp, #0x220]
7009ed1c: e1c140b0     	strh	r4, [r1]
7009ed20: ea000003     	b	0x7009ed34 <__TI_printfi_nofloat+0x2b4> @ imm = #0xc
7009ed24: e59d0220     	ldr	r0, [sp, #0x220]
7009ed28: e4901004     	ldr	r1, [r0], #4
7009ed2c: e58d0220     	str	r0, [sp, #0x220]
7009ed30: e5c14000     	strb	r4, [r1]
7009ed34: e59d421c     	ldr	r4, [sp, #0x21c]
7009ed38: e3e00000     	mvn	r0, #0
7009ed3c: e3740001     	cmn	r4, #1
7009ed40: 1affff5d     	bne	0x7009eabc <__TI_printfi_nofloat+0x3c> @ imm = #-0x28c
7009ed44: e3e04000     	mvn	r4, #0
7009ed48: e1a00004     	mov	r0, r4
7009ed4c: e28ddf89     	add	sp, sp, #548
7009ed50: e8bd8ff0     	pop	{r4, r5, r6, r7, r8, r9, r10, r11, pc}

7009ed54 <pproc_fflags___TI_printfi_nofloat>:
7009ed54: e5912000     	ldr	r2, [r1]
7009ed58: e2822001     	add	r2, r2, #1
7009ed5c: e5523001     	ldrb	r3, [r2, #-0x1]
7009ed60: e3530030     	cmp	r3, #48
7009ed64: 0a00000f     	beq	0x7009eda8 <pproc_fflags___TI_printfi_nofloat+0x54> @ imm = #0x3c
7009ed68: e3530023     	cmp	r3, #35
7009ed6c: 0a000007     	beq	0x7009ed90 <pproc_fflags___TI_printfi_nofloat+0x3c> @ imm = #0x1c
7009ed70: e353002b     	cmp	r3, #43
7009ed74: 0a000009     	beq	0x7009eda0 <pproc_fflags___TI_printfi_nofloat+0x4c> @ imm = #0x24
7009ed78: e353002d     	cmp	r3, #45
7009ed7c: 0a000005     	beq	0x7009ed98 <pproc_fflags___TI_printfi_nofloat+0x44> @ imm = #0x14
7009ed80: e3530020     	cmp	r3, #32
7009ed84: 112fff1e     	bxne	lr
7009ed88: e3a0c004     	mov	r12, #4
7009ed8c: ea000006     	b	0x7009edac <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x18
7009ed90: e3a0c008     	mov	r12, #8
7009ed94: ea000004     	b	0x7009edac <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x10
7009ed98: e3a0c001     	mov	r12, #1
7009ed9c: ea000002     	b	0x7009edac <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x8
7009eda0: e3a0c002     	mov	r12, #2
7009eda4: ea000000     	b	0x7009edac <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x0
7009eda8: e3a0c010     	mov	r12, #16
7009edac: e5903000     	ldr	r3, [r0]
7009edb0: e5812000     	str	r2, [r1]
7009edb4: e2822001     	add	r2, r2, #1
7009edb8: e183300c     	orr	r3, r3, r12
7009edbc: e5803000     	str	r3, [r0]
7009edc0: eaffffe5     	b	0x7009ed5c <pproc_fflags___TI_printfi_nofloat+0x8> @ imm = #-0x6c

7009edc4 <_pproc_fwp___TI_printfi_nofloat>:
7009edc4: e92d48ff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r11, lr}
7009edc8: e1a05001     	mov	r5, r1
7009edcc: e5911000     	ldr	r1, [r1]
7009edd0: e1a06002     	mov	r6, r2
7009edd4: e1a04000     	mov	r4, r0
7009edd8: e5d13000     	ldrb	r3, [r1]
7009eddc: e353002a     	cmp	r3, #42
7009ede0: 1a00000f     	bne	0x7009ee24 <_pproc_fwp___TI_printfi_nofloat+0x60> @ imm = #0x3c
7009ede4: e5960000     	ldr	r0, [r6]
7009ede8: e2801004     	add	r1, r0, #4
7009edec: e5861000     	str	r1, [r6]
7009edf0: e5900000     	ldr	r0, [r0]
7009edf4: e3700001     	cmn	r0, #1
7009edf8: e5840004     	str	r0, [r4, #0x4]
7009edfc: ca000004     	bgt	0x7009ee14 <_pproc_fwp___TI_printfi_nofloat+0x50> @ imm = #0x10
7009ee00: e5941000     	ldr	r1, [r4]
7009ee04: e2600000     	rsb	r0, r0, #0
7009ee08: e3811001     	orr	r1, r1, #1
7009ee0c: e5840004     	str	r0, [r4, #0x4]
7009ee10: e5841000     	str	r1, [r4]
7009ee14: e5950000     	ldr	r0, [r5]
7009ee18: e2807001     	add	r7, r0, #1
7009ee1c: e5857000     	str	r7, [r5]
7009ee20: ea000015     	b	0x7009ee7c <_pproc_fwp___TI_printfi_nofloat+0xb8> @ imm = #0x54
7009ee24: e3a00000     	mov	r0, #0
7009ee28: e28d2006     	add	r2, sp, #6
7009ee2c: e2433030     	sub	r3, r3, #48
7009ee30: e3530009     	cmp	r3, #9
7009ee34: 8a000007     	bhi	0x7009ee58 <_pproc_fwp___TI_printfi_nofloat+0x94> @ imm = #0x1c
7009ee38: e0813000     	add	r3, r1, r0
7009ee3c: e2837001     	add	r7, r3, #1
7009ee40: e5857000     	str	r7, [r5]
7009ee44: e7d17000     	ldrb	r7, [r1, r0]
7009ee48: e5d33001     	ldrb	r3, [r3, #0x1]
7009ee4c: e7c27000     	strb	r7, [r2, r0]
7009ee50: e2800001     	add	r0, r0, #1
7009ee54: eafffff4     	b	0x7009ee2c <_pproc_fwp___TI_printfi_nofloat+0x68> @ imm = #-0x30
7009ee58: e3a03000     	mov	r3, #0
7009ee5c: e0817000     	add	r7, r1, r0
7009ee60: e7c23000     	strb	r3, [r2, r0]
7009ee64: e5dd2006     	ldrb	r2, [sp, #0x6]
7009ee68: e3520000     	cmp	r2, #0
7009ee6c: 0a000002     	beq	0x7009ee7c <_pproc_fwp___TI_printfi_nofloat+0xb8> @ imm = #0x8
7009ee70: e28d0006     	add	r0, sp, #6
7009ee74: eb004b07     	bl	0x700b1a98 <atoi>       @ imm = #0x12c1c
7009ee78: e5840004     	str	r0, [r4, #0x4]
7009ee7c: e5d70000     	ldrb	r0, [r7]
7009ee80: e350002e     	cmp	r0, #46
7009ee84: 18bd88ff     	popne	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009ee88: e2870001     	add	r0, r7, #1
7009ee8c: e5850000     	str	r0, [r5]
7009ee90: e5d72001     	ldrb	r2, [r7, #0x1]
7009ee94: e352002a     	cmp	r2, #42
7009ee98: 1a000008     	bne	0x7009eec0 <_pproc_fwp___TI_printfi_nofloat+0xfc> @ imm = #0x20
7009ee9c: e5960000     	ldr	r0, [r6]
7009eea0: e2801004     	add	r1, r0, #4
7009eea4: e5861000     	str	r1, [r6]
7009eea8: e5951000     	ldr	r1, [r5]
7009eeac: e5900000     	ldr	r0, [r0]
7009eeb0: e2811001     	add	r1, r1, #1
7009eeb4: e5840008     	str	r0, [r4, #0x8]
7009eeb8: e5851000     	str	r1, [r5]
7009eebc: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009eec0: e3a00000     	mov	r0, #0
7009eec4: e28d1006     	add	r1, sp, #6
7009eec8: e2422030     	sub	r2, r2, #48
7009eecc: e3520009     	cmp	r2, #9
7009eed0: 8a000007     	bhi	0x7009eef4 <_pproc_fwp___TI_printfi_nofloat+0x130> @ imm = #0x1c
7009eed4: e0872000     	add	r2, r7, r0
7009eed8: e2823002     	add	r3, r2, #2
7009eedc: e5853000     	str	r3, [r5]
7009eee0: e5d23001     	ldrb	r3, [r2, #0x1]
7009eee4: e5d22002     	ldrb	r2, [r2, #0x2]
7009eee8: e7c13000     	strb	r3, [r1, r0]
7009eeec: e2800001     	add	r0, r0, #1
7009eef0: eafffff4     	b	0x7009eec8 <_pproc_fwp___TI_printfi_nofloat+0x104> @ imm = #-0x30
7009eef4: e3a02000     	mov	r2, #0
7009eef8: e7c12000     	strb	r2, [r1, r0]
7009eefc: e5dd0006     	ldrb	r0, [sp, #0x6]
7009ef00: e3500000     	cmp	r0, #0
7009ef04: 0a000003     	beq	0x7009ef18 <_pproc_fwp___TI_printfi_nofloat+0x154> @ imm = #0xc
7009ef08: e28d0006     	add	r0, sp, #6
7009ef0c: eb004ae1     	bl	0x700b1a98 <atoi>       @ imm = #0x12b84
7009ef10: e5840008     	str	r0, [r4, #0x8]
7009ef14: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009ef18: e5842008     	str	r2, [r4, #0x8]
7009ef1c: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}

7009ef20 <_pproc_wstr___TI_printfi_nofloat>:
7009ef20: e92d4ff8     	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009ef24: e5927000     	ldr	r7, [r2]
7009ef28: e1a04001     	mov	r4, r1
7009ef2c: e59dc028     	ldr	r12, [sp, #0x28]
7009ef30: e2876004     	add	r6, r7, #4
7009ef34: e5826000     	str	r6, [r2]
7009ef38: e5977000     	ldr	r7, [r7]
7009ef3c: e3570000     	cmp	r7, #0
7009ef40: 0a00002d     	beq	0x7009effc <_pproc_wstr___TI_printfi_nofloat+0xdc> @ imm = #0xb4
7009ef44: e5906008     	ldr	r6, [r0, #0x8]
7009ef48: e1a05003     	mov	r5, r3
7009ef4c: e1a09000     	mov	r9, r0
7009ef50: e1a0800c     	mov	r8, r12
7009ef54: e3560000     	cmp	r6, #0
7009ef58: 4a000003     	bmi	0x7009ef6c <_pproc_wstr___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009ef5c: e1a00007     	mov	r0, r7
7009ef60: eb00575a     	bl	0x700b4cd0 <wcslen>     @ imm = #0x15d68
7009ef64: e1560000     	cmp	r6, r0
7009ef68: 3a000002     	blo	0x7009ef78 <_pproc_wstr___TI_printfi_nofloat+0x58> @ imm = #0x8
7009ef6c: e1a00007     	mov	r0, r7
7009ef70: eb005756     	bl	0x700b4cd0 <wcslen>     @ imm = #0x15d58
7009ef74: e1a06000     	mov	r6, r0
7009ef78: e599a004     	ldr	r10, [r9, #0x4]
7009ef7c: e1a0b006     	mov	r11, r6
7009ef80: e5950000     	ldr	r0, [r5]
7009ef84: e58d5000     	str	r5, [sp]
7009ef88: e15a0006     	cmp	r10, r6
7009ef8c: c1a0b00a     	movgt	r11, r10
7009ef90: e080000b     	add	r0, r0, r11
7009ef94: e5850000     	str	r0, [r5]
7009ef98: da00000b     	ble	0x7009efcc <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x2c
7009ef9c: e5d90000     	ldrb	r0, [r9]
7009efa0: e3100001     	tst	r0, #1
7009efa4: 1a000008     	bne	0x7009efcc <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x20
7009efa8: e04b0006     	sub	r0, r11, r6
7009efac: e1c05fc0     	bic	r5, r0, r0, asr #31
7009efb0: e3550000     	cmp	r5, #0
7009efb4: 0a000004     	beq	0x7009efcc <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x10
7009efb8: e3a00020     	mov	r0, #32
7009efbc: e1a01004     	mov	r1, r4
7009efc0: e12fff38     	blx	r8
7009efc4: e2455001     	sub	r5, r5, #1
7009efc8: eafffff8     	b	0x7009efb0 <_pproc_wstr___TI_printfi_nofloat+0x90> @ imm = #-0x20
7009efcc: e1c65fc6     	bic	r5, r6, r6, asr #31
7009efd0: e3550000     	cmp	r5, #0
7009efd4: 0a00000c     	beq	0x7009f00c <_pproc_wstr___TI_printfi_nofloat+0xec> @ imm = #0x30
7009efd8: e5970000     	ldr	r0, [r7]
7009efdc: e3500c01     	cmp	r0, #256
7009efe0: 2a000017     	bhs	0x7009f044 <_pproc_wstr___TI_printfi_nofloat+0x124> @ imm = #0x5c
7009efe4: e6ef0070     	uxtb	r0, r0
7009efe8: e1a01004     	mov	r1, r4
7009efec: e2877004     	add	r7, r7, #4
7009eff0: e12fff38     	blx	r8
7009eff4: e2455001     	sub	r5, r5, #1
7009eff8: eafffff4     	b	0x7009efd0 <_pproc_wstr___TI_printfi_nofloat+0xb0> @ imm = #-0x30
7009effc: e3a00000     	mov	r0, #0
7009f000: e1a01004     	mov	r1, r4
7009f004: e8bd4ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f008: e12fff1c     	bx	r12
7009f00c: e15a0006     	cmp	r10, r6
7009f010: da000011     	ble	0x7009f05c <_pproc_wstr___TI_printfi_nofloat+0x13c> @ imm = #0x44
7009f014: e5d90000     	ldrb	r0, [r9]
7009f018: e3100001     	tst	r0, #1
7009f01c: 08bd8ff8     	popeq	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f020: e04b0006     	sub	r0, r11, r6
7009f024: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f028: e3550000     	cmp	r5, #0
7009f02c: 0a00000a     	beq	0x7009f05c <_pproc_wstr___TI_printfi_nofloat+0x13c> @ imm = #0x28
7009f030: e3a00020     	mov	r0, #32
7009f034: e1a01004     	mov	r1, r4
7009f038: e12fff38     	blx	r8
7009f03c: e2455001     	sub	r5, r5, #1
7009f040: eafffff8     	b	0x7009f028 <_pproc_wstr___TI_printfi_nofloat+0x108> @ imm = #-0x20
7009f044: e3e00000     	mvn	r0, #0
7009f048: e59d1000     	ldr	r1, [sp]
7009f04c: e5810000     	str	r0, [r1]
7009f050: eb00048f     	bl	0x700a0294 <__aeabi_errno_addr> @ imm = #0x123c
7009f054: e3a01058     	mov	r1, #88
7009f058: e5801000     	str	r1, [r0]
7009f05c: e8bd8ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}

7009f060 <_pproc_str___TI_printfi_nofloat>:
7009f060: e92d4ff8     	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f064: e5927000     	ldr	r7, [r2]
7009f068: e1a04001     	mov	r4, r1
7009f06c: e59dc028     	ldr	r12, [sp, #0x28]
7009f070: e2876004     	add	r6, r7, #4
7009f074: e5826000     	str	r6, [r2]
7009f078: e5976000     	ldr	r6, [r7]
7009f07c: e3560000     	cmp	r6, #0
7009f080: 0a000037     	beq	0x7009f164 <_pproc_str___TI_printfi_nofloat+0x104> @ imm = #0xdc
7009f084: e590b008     	ldr	r11, [r0, #0x8]
7009f088: e1a05003     	mov	r5, r3
7009f08c: e1a08000     	mov	r8, r0
7009f090: e1a0700c     	mov	r7, r12
7009f094: e35b0000     	cmp	r11, #0
7009f098: 4a000003     	bmi	0x7009f0ac <_pproc_str___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009f09c: e1a00006     	mov	r0, r6
7009f0a0: eb005759     	bl	0x700b4e0c <strlen>     @ imm = #0x15d64
7009f0a4: e15b0000     	cmp	r11, r0
7009f0a8: 3a000002     	blo	0x7009f0b8 <_pproc_str___TI_printfi_nofloat+0x58> @ imm = #0x8
7009f0ac: e1a00006     	mov	r0, r6
7009f0b0: eb005755     	bl	0x700b4e0c <strlen>     @ imm = #0x15d54
7009f0b4: e1a0b000     	mov	r11, r0
7009f0b8: e598a004     	ldr	r10, [r8, #0x4]
7009f0bc: e1a0900b     	mov	r9, r11
7009f0c0: e5950000     	ldr	r0, [r5]
7009f0c4: e15a000b     	cmp	r10, r11
7009f0c8: c1a0900a     	movgt	r9, r10
7009f0cc: e0800009     	add	r0, r0, r9
7009f0d0: e5850000     	str	r0, [r5]
7009f0d4: da00000b     	ble	0x7009f108 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x2c
7009f0d8: e5d80000     	ldrb	r0, [r8]
7009f0dc: e3100001     	tst	r0, #1
7009f0e0: 1a000008     	bne	0x7009f108 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x20
7009f0e4: e049000b     	sub	r0, r9, r11
7009f0e8: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f0ec: e3550000     	cmp	r5, #0
7009f0f0: 0a000004     	beq	0x7009f108 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x10
7009f0f4: e3a00020     	mov	r0, #32
7009f0f8: e1a01004     	mov	r1, r4
7009f0fc: e12fff37     	blx	r7
7009f100: e2455001     	sub	r5, r5, #1
7009f104: eafffff8     	b	0x7009f0ec <_pproc_str___TI_printfi_nofloat+0x8c> @ imm = #-0x20
7009f108: e1cb5fcb     	bic	r5, r11, r11, asr #31
7009f10c: e3550000     	cmp	r5, #0
7009f110: 0a000004     	beq	0x7009f128 <_pproc_str___TI_printfi_nofloat+0xc8> @ imm = #0x10
7009f114: e4d60001     	ldrb	r0, [r6], #1
7009f118: e1a01004     	mov	r1, r4
7009f11c: e12fff37     	blx	r7
7009f120: e2455001     	sub	r5, r5, #1
7009f124: eafffff8     	b	0x7009f10c <_pproc_str___TI_printfi_nofloat+0xac> @ imm = #-0x20
7009f128: e15a000b     	cmp	r10, r11
7009f12c: da00000b     	ble	0x7009f160 <_pproc_str___TI_printfi_nofloat+0x100> @ imm = #0x2c
7009f130: e5d80000     	ldrb	r0, [r8]
7009f134: e3100001     	tst	r0, #1
7009f138: 08bd8ff8     	popeq	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f13c: e049000b     	sub	r0, r9, r11
7009f140: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f144: e3550000     	cmp	r5, #0
7009f148: 0a000004     	beq	0x7009f160 <_pproc_str___TI_printfi_nofloat+0x100> @ imm = #0x10
7009f14c: e3a00020     	mov	r0, #32
7009f150: e1a01004     	mov	r1, r4
7009f154: e12fff37     	blx	r7
7009f158: e2455001     	sub	r5, r5, #1
7009f15c: eafffff8     	b	0x7009f144 <_pproc_str___TI_printfi_nofloat+0xe4> @ imm = #-0x20
7009f160: e8bd8ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f164: e3a00000     	mov	r0, #0
7009f168: e1a01004     	mov	r1, r4
7009f16c: e8bd4ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f170: e12fff1c     	bx	r12

7009f174 <_setfield___TI_printfi_nofloat>:
7009f174: e92d4ffe     	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f178: e1a05001     	mov	r5, r1
7009f17c: e5918004     	ldr	r8, [r1, #0x4]
7009f180: e3a09000     	mov	r9, #0
7009f184: e1a06002     	mov	r6, r2
7009f188: e30011fd     	movw	r1, #0x1fd
7009f18c: e3a02020     	mov	r2, #32
7009f190: e1a04000     	mov	r4, r0
7009f194: e58d9004     	str	r9, [sp, #0x4]
7009f198: eb00589c     	bl	0x700b5410 <__aeabi_memset8> @ imm = #0x16270
7009f19c: e1a0b004     	mov	r11, r4
7009f1a0: e2842f7f     	add	r2, r4, #508
7009f1a4: e5eb91fd     	strb	r9, [r11, #0x1fd]!
7009f1a8: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f1ac: e58d2008     	str	r2, [sp, #0x8]
7009f1b0: e2401063     	sub	r1, r0, #99
7009f1b4: e3510015     	cmp	r1, #21
7009f1b8: 8a00002f     	bhi	0x7009f27c <_setfield___TI_printfi_nofloat+0x108> @ imm = #0xbc
7009f1bc: e59f2260     	ldr	r2, [pc, #0x260]        @ 0x7009f424 <_setfield___TI_printfi_nofloat+0x2b0>
7009f1c0: e3a03001     	mov	r3, #1
7009f1c4: e1120113     	tst	r2, r3, lsl r1
7009f1c8: 0a00001a     	beq	0x7009f238 <_setfield___TI_printfi_nofloat+0xc4> @ imm = #0x68
7009f1cc: e28d1004     	add	r1, sp, #4
7009f1d0: e28d2008     	add	r2, sp, #8
7009f1d4: e1a00005     	mov	r0, r5
7009f1d8: e1a03006     	mov	r3, r6
7009f1dc: eb000091     	bl	0x7009f428 <_pproc_diouxp___TI_printfi_nofloat> @ imm = #0x244
7009f1e0: e3a09000     	mov	r9, #0
7009f1e4: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f1e8: e3a0a000     	mov	r10, #0
7009f1ec: e240106f     	sub	r1, r0, #111
7009f1f0: e3510009     	cmp	r1, #9
7009f1f4: 8a000003     	bhi	0x7009f208 <_setfield___TI_printfi_nofloat+0x94> @ imm = #0xc
7009f1f8: e3a02001     	mov	r2, #1
7009f1fc: e3003243     	movw	r3, #0x243
7009f200: e1130112     	tst	r3, r2, lsl r1
7009f204: 1a000031     	bne	0x7009f2d0 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0xc4
7009f208: e3500058     	cmp	r0, #88
7009f20c: 0a00002f     	beq	0x7009f2d0 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0xbc
7009f210: e5950000     	ldr	r0, [r5]
7009f214: e59d1004     	ldr	r1, [sp, #0x4]
7009f218: e3510000     	cmp	r1, #0
7009f21c: 0a00001f     	beq	0x7009f2a0 <_setfield___TI_printfi_nofloat+0x12c> @ imm = #0x7c
7009f220: e3a0102d     	mov	r1, #45
7009f224: e59d2008     	ldr	r2, [sp, #0x8]
7009f228: e4421001     	strb	r1, [r2], #-1
7009f22c: e58d2008     	str	r2, [sp, #0x8]
7009f230: e7e0a0d0     	ubfx	r10, r0, #0x1, #0x1
7009f234: ea000025     	b	0x7009f2d0 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0x94
7009f238: e3510000     	cmp	r1, #0
7009f23c: 1a00000e     	bne	0x7009f27c <_setfield___TI_printfi_nofloat+0x108> @ imm = #0x38
7009f240: e5960000     	ldr	r0, [r6]
7009f244: e2801004     	add	r1, r0, #4
7009f248: e5861000     	str	r1, [r6]
7009f24c: e5900000     	ldr	r0, [r0]
7009f250: e6ef1070     	uxtb	r1, r0
7009f254: e5c401fc     	strb	r0, [r4, #0x1fc]
7009f258: e30001fb     	movw	r0, #0x1fb
7009f25c: e5952000     	ldr	r2, [r5]
7009f260: e16f1f11     	clz	r1, r1
7009f264: e0840000     	add	r0, r4, r0
7009f268: e3c22002     	bic	r2, r2, #2
7009f26c: e1a092a1     	lsr	r9, r1, #5
7009f270: e58d0008     	str	r0, [sp, #0x8]
7009f274: e5852000     	str	r2, [r5]
7009f278: eaffffd9     	b	0x7009f1e4 <_setfield___TI_printfi_nofloat+0x70> @ imm = #-0x9c
7009f27c: e3500025     	cmp	r0, #37
7009f280: 0a000002     	beq	0x7009f290 <_setfield___TI_printfi_nofloat+0x11c> @ imm = #0x8
7009f284: e3500058     	cmp	r0, #88
7009f288: 0affffcf     	beq	0x7009f1cc <_setfield___TI_printfi_nofloat+0x58> @ imm = #-0xc4
7009f28c: eaffffd5     	b	0x7009f1e8 <_setfield___TI_printfi_nofloat+0x74> @ imm = #-0xac
7009f290: e3a01025     	mov	r1, #37
7009f294: e3a00001     	mov	r0, #1
7009f298: e1c410b0     	strh	r1, [r4]
7009f29c: e8bd8ffe     	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f2a0: e3100002     	tst	r0, #2
7009f2a4: 1a000004     	bne	0x7009f2bc <_setfield___TI_printfi_nofloat+0x148> @ imm = #0x10
7009f2a8: e3100004     	tst	r0, #4
7009f2ac: 0a000007     	beq	0x7009f2d0 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0x1c
7009f2b0: e3a00020     	mov	r0, #32
7009f2b4: e59d1008     	ldr	r1, [sp, #0x8]
7009f2b8: ea000002     	b	0x7009f2c8 <_setfield___TI_printfi_nofloat+0x154> @ imm = #0x8
7009f2bc: e3a0002b     	mov	r0, #43
7009f2c0: e59d1008     	ldr	r1, [sp, #0x8]
7009f2c4: e3a0a001     	mov	r10, #1
7009f2c8: e4410001     	strb	r0, [r1], #-1
7009f2cc: e58d1008     	str	r1, [sp, #0x8]
7009f2d0: e5d51000     	ldrb	r1, [r5]
7009f2d4: e0847008     	add	r7, r4, r8
7009f2d8: e59d0008     	ldr	r0, [sp, #0x8]
7009f2dc: e1a06004     	mov	r6, r4
7009f2e0: e3110001     	tst	r1, #1
7009f2e4: 1a000006     	bne	0x7009f304 <_setfield___TI_printfi_nofloat+0x190> @ imm = #0x18
7009f2e8: e5952004     	ldr	r2, [r5, #0x4]
7009f2ec: e04b1000     	sub	r1, r11, r0
7009f2f0: e1a06004     	mov	r6, r4
7009f2f4: e1510002     	cmp	r1, r2
7009f2f8: ca000001     	bgt	0x7009f304 <_setfield___TI_printfi_nofloat+0x190> @ imm = #0x4
7009f2fc: e0471001     	sub	r1, r7, r1
7009f300: e2816001     	add	r6, r1, #1
7009f304: e2801001     	add	r1, r0, #1
7009f308: e1a00006     	mov	r0, r6
7009f30c: e3a02000     	mov	r2, #0
7009f310: e30031fe     	movw	r3, #0x1fe
7009f314: e3a08000     	mov	r8, #0
7009f318: eb004fff     	bl	0x700b331c <memccpy>    @ imm = #0x13ffc
7009f31c: e58d0008     	str	r0, [sp, #0x8]
7009f320: e3590000     	cmp	r9, #0
7009f324: 0a000001     	beq	0x7009f330 <_setfield___TI_printfi_nofloat+0x1bc> @ imm = #0x4
7009f328: e4c08001     	strb	r8, [r0], #1
7009f32c: e58d0008     	str	r0, [sp, #0x8]
7009f330: e1500007     	cmp	r0, r7
7009f334: 8a000006     	bhi	0x7009f354 <_setfield___TI_printfi_nofloat+0x1e0> @ imm = #0x18
7009f338: e0471000     	sub	r1, r7, r0
7009f33c: e2400001     	sub	r0, r0, #1
7009f340: e3a02020     	mov	r2, #32
7009f344: e2811001     	add	r1, r1, #1
7009f348: eb005830     	bl	0x700b5410 <__aeabi_memset8> @ imm = #0x160c0
7009f34c: e3a00000     	mov	r0, #0
7009f350: e5c70000     	strb	r0, [r7]
7009f354: e5d50000     	ldrb	r0, [r5]
7009f358: e3100010     	tst	r0, #16
7009f35c: 1a000004     	bne	0x7009f374 <_setfield___TI_printfi_nofloat+0x200> @ imm = #0x10
7009f360: e0461004     	sub	r1, r6, r4
7009f364: e1a00004     	mov	r0, r4
7009f368: e3a02020     	mov	r2, #32
7009f36c: eb005827     	bl	0x700b5410 <__aeabi_memset8> @ imm = #0x1609c
7009f370: ea000027     	b	0x7009f414 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x9c
7009f374: e1560004     	cmp	r6, r4
7009f378: 0a000025     	beq	0x7009f414 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x94
7009f37c: e0461004     	sub	r1, r6, r4
7009f380: e1a00004     	mov	r0, r4
7009f384: e3a02030     	mov	r2, #48
7009f388: e3a07030     	mov	r7, #48
7009f38c: eb00581f     	bl	0x700b5410 <__aeabi_memset8> @ imm = #0x1607c
7009f390: e59d0004     	ldr	r0, [sp, #0x4]
7009f394: e3500000     	cmp	r0, #0
7009f398: 13000001     	movwne	r0, #0x1
7009f39c: e190000a     	orrs	r0, r0, r10
7009f3a0: 1a000004     	bne	0x7009f3b8 <_setfield___TI_printfi_nofloat+0x244> @ imm = #0x10
7009f3a4: e5d50000     	ldrb	r0, [r5]
7009f3a8: e3100004     	tst	r0, #4
7009f3ac: 1a000001     	bne	0x7009f3b8 <_setfield___TI_printfi_nofloat+0x244> @ imm = #0x4
7009f3b0: e1a00004     	mov	r0, r4
7009f3b4: ea000003     	b	0x7009f3c8 <_setfield___TI_printfi_nofloat+0x254> @ imm = #0xc
7009f3b8: e5d61000     	ldrb	r1, [r6]
7009f3bc: e1a00004     	mov	r0, r4
7009f3c0: e4c01001     	strb	r1, [r0], #1
7009f3c4: e4c67001     	strb	r7, [r6], #1
7009f3c8: e5d5100c     	ldrb	r1, [r5, #0xc]
7009f3cc: e3510041     	cmp	r1, #65
7009f3d0: 0a00000b     	beq	0x7009f404 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x2c
7009f3d4: e3510058     	cmp	r1, #88
7009f3d8: 0a000004     	beq	0x7009f3f0 <_setfield___TI_printfi_nofloat+0x27c> @ imm = #0x10
7009f3dc: e3510061     	cmp	r1, #97
7009f3e0: 0a000007     	beq	0x7009f404 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x1c
7009f3e4: e3510078     	cmp	r1, #120
7009f3e8: 13510070     	cmpne	r1, #112
7009f3ec: 1a000008     	bne	0x7009f414 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x20
7009f3f0: e5d52000     	ldrb	r2, [r5]
7009f3f4: e3120008     	tst	r2, #8
7009f3f8: 1a000001     	bne	0x7009f404 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x4
7009f3fc: e3510061     	cmp	r1, #97
7009f400: 1a000003     	bne	0x7009f414 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0xc
7009f404: e5d61001     	ldrb	r1, [r6, #0x1]
7009f408: e3a02030     	mov	r2, #48
7009f40c: e5c01001     	strb	r1, [r0, #0x1]
7009f410: e5c62001     	strb	r2, [r6, #0x1]
7009f414: e1a00004     	mov	r0, r4
7009f418: eb00567b     	bl	0x700b4e0c <strlen>     @ imm = #0x159ec
7009f41c: e0800009     	add	r0, r0, r9
7009f420: e8bd8ffe     	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f424: 42 30 24 00  	.word	0x00243042

7009f428 <_pproc_diouxp___TI_printfi_nofloat>:
7009f428: e92d48fc     	push	{r2, r3, r4, r5, r6, r7, r11, lr}
7009f42c: e1a05000     	mov	r5, r0
7009f430: e5900008     	ldr	r0, [r0, #0x8]
7009f434: e1a04002     	mov	r4, r2
7009f438: e1a07001     	mov	r7, r1
7009f43c: e3a06010     	mov	r6, #16
7009f440: e3700001     	cmn	r0, #1
7009f444: c5950000     	ldrgt	r0, [r5]
7009f448: c3c00010     	bicgt	r0, r0, #16
7009f44c: c5850000     	strgt	r0, [r5]
7009f450: d3a00001     	movle	r0, #1
7009f454: d5850008     	strle	r0, [r5, #0x8]
7009f458: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f45c: e3500058     	cmp	r0, #88
7009f460: 0a000005     	beq	0x7009f47c <_pproc_diouxp___TI_printfi_nofloat+0x54> @ imm = #0x14
7009f464: e3500078     	cmp	r0, #120
7009f468: 13500070     	cmpne	r0, #112
7009f46c: 0a000002     	beq	0x7009f47c <_pproc_diouxp___TI_printfi_nofloat+0x54> @ imm = #0x8
7009f470: e350006f     	cmp	r0, #111
7009f474: 13a0600a     	movne	r6, #10
7009f478: 03a06008     	moveq	r6, #8
7009f47c: e1a00005     	mov	r0, r5
7009f480: e1a01003     	mov	r1, r3
7009f484: eb00004d     	bl	0x7009f5c0 <_getarg_diouxp___TI_printfi_nofloat> @ imm = #0x134
7009f488: e5952008     	ldr	r2, [r5, #0x8]
7009f48c: e3520000     	cmp	r2, #0
7009f490: 01902001     	orrseq	r2, r0, r1
7009f494: 0a000007     	beq	0x7009f4b8 <_pproc_diouxp___TI_printfi_nofloat+0x90> @ imm = #0x1c
7009f498: e5d5300c     	ldrb	r3, [r5, #0xc]
7009f49c: e3530064     	cmp	r3, #100
7009f4a0: 1a00000b     	bne	0x7009f4d4 <_pproc_diouxp___TI_printfi_nofloat+0xac> @ imm = #0x2c
7009f4a4: e3a02064     	mov	r2, #100
7009f4a8: e3a03064     	mov	r3, #100
7009f4ac: e3710001     	cmn	r1, #1
7009f4b0: ca000011     	bgt	0x7009f4fc <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x44
7009f4b4: ea00000b     	b	0x7009f4e8 <_pproc_diouxp___TI_printfi_nofloat+0xc0> @ imm = #0x2c
7009f4b8: e5d50000     	ldrb	r0, [r5]
7009f4bc: e3100008     	tst	r0, #8
7009f4c0: 0a00003d     	beq	0x7009f5bc <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0xf4
7009f4c4: e5d5300c     	ldrb	r3, [r5, #0xc]
7009f4c8: e3a00000     	mov	r0, #0
7009f4cc: e3a01000     	mov	r1, #0
7009f4d0: ea000009     	b	0x7009f4fc <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x24
7009f4d4: e3530069     	cmp	r3, #105
7009f4d8: 1a000007     	bne	0x7009f4fc <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x1c
7009f4dc: e3a02069     	mov	r2, #105
7009f4e0: e3510000     	cmp	r1, #0
7009f4e4: 5a000004     	bpl	0x7009f4fc <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x10
7009f4e8: e2700000     	rsbs	r0, r0, #0
7009f4ec: e3a0c001     	mov	r12, #1
7009f4f0: e2e11000     	rsc	r1, r1, #0
7009f4f4: e1a03002     	mov	r3, r2
7009f4f8: e587c000     	str	r12, [r7]
7009f4fc: e1a02006     	mov	r2, r6
7009f500: e58d4000     	str	r4, [sp]
7009f504: eb00009c     	bl	0x7009f77c <_ltostr___TI_printfi_nofloat> @ imm = #0x270
7009f508: e3a01030     	mov	r1, #48
7009f50c: e5952008     	ldr	r2, [r5, #0x8]
7009f510: e1500002     	cmp	r0, r2
7009f514: aa000005     	bge	0x7009f530 <_pproc_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x14
7009f518: e5942000     	ldr	r2, [r4]
7009f51c: e2800001     	add	r0, r0, #1
7009f520: e2423001     	sub	r3, r2, #1
7009f524: e5843000     	str	r3, [r4]
7009f528: e5c21000     	strb	r1, [r2]
7009f52c: eafffff6     	b	0x7009f50c <_pproc_diouxp___TI_printfi_nofloat+0xe4> @ imm = #-0x28
7009f530: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f534: e3500058     	cmp	r0, #88
7009f538: 13500078     	cmpne	r0, #120
7009f53c: 1a00000f     	bne	0x7009f580 <_pproc_diouxp___TI_printfi_nofloat+0x158> @ imm = #0x3c
7009f540: e5d51000     	ldrb	r1, [r5]
7009f544: e3110008     	tst	r1, #8
7009f548: 0a00000e     	beq	0x7009f588 <_pproc_diouxp___TI_printfi_nofloat+0x160> @ imm = #0x38
7009f54c: e5941000     	ldr	r1, [r4]
7009f550: e3500070     	cmp	r0, #112
7009f554: 03000078     	movweq	r0, #0x78
7009f558: e2412001     	sub	r2, r1, #1
7009f55c: e5842000     	str	r2, [r4]
7009f560: e3a02030     	mov	r2, #48
7009f564: e5c10000     	strb	r0, [r1]
7009f568: e5940000     	ldr	r0, [r4]
7009f56c: e2401001     	sub	r1, r0, #1
7009f570: e5841000     	str	r1, [r4]
7009f574: e5c02000     	strb	r2, [r0]
7009f578: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f57c: ea000001     	b	0x7009f588 <_pproc_diouxp___TI_printfi_nofloat+0x160> @ imm = #0x4
7009f580: e3500070     	cmp	r0, #112
7009f584: 0affffed     	beq	0x7009f540 <_pproc_diouxp___TI_printfi_nofloat+0x118> @ imm = #-0x4c
7009f588: e350006f     	cmp	r0, #111
7009f58c: 1a00000a     	bne	0x7009f5bc <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0x28
7009f590: e5d50000     	ldrb	r0, [r5]
7009f594: e3100008     	tst	r0, #8
7009f598: 0a000007     	beq	0x7009f5bc <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0x1c
7009f59c: e5940000     	ldr	r0, [r4]
7009f5a0: e5d01001     	ldrb	r1, [r0, #0x1]
7009f5a4: e3510030     	cmp	r1, #48
7009f5a8: 08bd88fc     	popeq	{r2, r3, r4, r5, r6, r7, r11, pc}
7009f5ac: e2401001     	sub	r1, r0, #1
7009f5b0: e3a02030     	mov	r2, #48
7009f5b4: e5841000     	str	r1, [r4]
7009f5b8: e5c02000     	strb	r2, [r0]
7009f5bc: e8bd88fc     	pop	{r2, r3, r4, r5, r6, r7, r11, pc}

7009f5c0 <_getarg_diouxp___TI_printfi_nofloat>:
7009f5c0: e92d4800     	push	{r11, lr}
7009f5c4: e5d0200c     	ldrb	r2, [r0, #0xc]
7009f5c8: e3520070     	cmp	r2, #112
7009f5cc: 1a000002     	bne	0x7009f5dc <_getarg_diouxp___TI_printfi_nofloat+0x1c> @ imm = #0x8
7009f5d0: e5910000     	ldr	r0, [r1]
7009f5d4: e3a03000     	mov	r3, #0
7009f5d8: ea000037     	b	0x7009f6bc <_getarg_diouxp___TI_printfi_nofloat+0xfc> @ imm = #0xdc
7009f5dc: e5900000     	ldr	r0, [r0]
7009f5e0: e3033f60     	movw	r3, #0x3f60
7009f5e4: e0000003     	and	r0, r0, r3
7009f5e8: e3500a02     	cmp	r0, #8192
7009f5ec: 13500040     	cmpne	r0, #64
7009f5f0: 1a000011     	bne	0x7009f63c <_getarg_diouxp___TI_printfi_nofloat+0x7c> @ imm = #0x44
7009f5f4: e3a03000     	mov	r3, #0
7009f5f8: e242e064     	sub	lr, r2, #100
7009f5fc: e35e0014     	cmp	lr, #20
7009f600: 8a00002a     	bhi	0x7009f6b0 <_getarg_diouxp___TI_printfi_nofloat+0xf0> @ imm = #0xa8
7009f604: e3000800     	movw	r0, #0x800
7009f608: e3a0c001     	mov	r12, #1
7009f60c: e3400012     	movt	r0, #0x12
7009f610: e1100e1c     	tst	r0, r12, lsl lr
7009f614: 1a000027     	bne	0x7009f6b8 <_getarg_diouxp___TI_printfi_nofloat+0xf8> @ imm = #0x9c
7009f618: e3a00021     	mov	r0, #33
7009f61c: e1100e1c     	tst	r0, r12, lsl lr
7009f620: 0a000022     	beq	0x7009f6b0 <_getarg_diouxp___TI_printfi_nofloat+0xf0> @ imm = #0x88
7009f624: e5910000     	ldr	r0, [r1]
7009f628: e2802004     	add	r2, r0, #4
7009f62c: e5812000     	str	r2, [r1]
7009f630: e5900000     	ldr	r0, [r0]
7009f634: e1a03fc0     	asr	r3, r0, #31
7009f638: ea000022     	b	0x7009f6c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x88
7009f63c: e3500c01     	cmp	r0, #256
7009f640: 0a000022     	beq	0x7009f6d0 <_getarg_diouxp___TI_printfi_nofloat+0x110> @ imm = #0x88
7009f644: e3500c02     	cmp	r0, #512
7009f648: 0a000036     	beq	0x7009f728 <_getarg_diouxp___TI_printfi_nofloat+0x168> @ imm = #0xd8
7009f64c: e3500b02     	cmp	r0, #2048
7009f650: 0a00001e     	beq	0x7009f6d0 <_getarg_diouxp___TI_printfi_nofloat+0x110> @ imm = #0x78
7009f654: e3a03000     	mov	r3, #0
7009f658: e242e064     	sub	lr, r2, #100
7009f65c: e3500a01     	cmp	r0, #4096
7009f660: 0affffe5     	beq	0x7009f5fc <_getarg_diouxp___TI_printfi_nofloat+0x3c> @ imm = #-0x6c
7009f664: e3500020     	cmp	r0, #32
7009f668: 1affffe3     	bne	0x7009f5fc <_getarg_diouxp___TI_printfi_nofloat+0x3c> @ imm = #-0x74
7009f66c: e35e0014     	cmp	lr, #20
7009f670: 8a000007     	bhi	0x7009f694 <_getarg_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x1c
7009f674: e3000800     	movw	r0, #0x800
7009f678: e3a0c001     	mov	r12, #1
7009f67c: e3400012     	movt	r0, #0x12
7009f680: e1100e1c     	tst	r0, r12, lsl lr
7009f684: 1a000004     	bne	0x7009f69c <_getarg_diouxp___TI_printfi_nofloat+0xdc> @ imm = #0x10
7009f688: e3a00021     	mov	r0, #33
7009f68c: e1100e1c     	tst	r0, r12, lsl lr
7009f690: 1affffe3     	bne	0x7009f624 <_getarg_diouxp___TI_printfi_nofloat+0x64> @ imm = #-0x74
7009f694: e3520058     	cmp	r2, #88
7009f698: 1a000035     	bne	0x7009f774 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0xd4
7009f69c: e5910000     	ldr	r0, [r1]
7009f6a0: e2802004     	add	r2, r0, #4
7009f6a4: e5812000     	str	r2, [r1]
7009f6a8: e1d000b0     	ldrh	r0, [r0]
7009f6ac: ea000005     	b	0x7009f6c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x14
7009f6b0: e3520058     	cmp	r2, #88
7009f6b4: 1a00002e     	bne	0x7009f774 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0xb8
7009f6b8: e5910000     	ldr	r0, [r1]
7009f6bc: e2802004     	add	r2, r0, #4
7009f6c0: e5812000     	str	r2, [r1]
7009f6c4: e5900000     	ldr	r0, [r0]
7009f6c8: e1a01003     	mov	r1, r3
7009f6cc: e8bd8800     	pop	{r11, pc}
7009f6d0: e2420064     	sub	r0, r2, #100
7009f6d4: e3500014     	cmp	r0, #20
7009f6d8: 8a000007     	bhi	0x7009f6fc <_getarg_diouxp___TI_printfi_nofloat+0x13c> @ imm = #0x1c
7009f6dc: e3003800     	movw	r3, #0x800
7009f6e0: e3a0c001     	mov	r12, #1
7009f6e4: e3403012     	movt	r3, #0x12
7009f6e8: e113001c     	tst	r3, r12, lsl r0
7009f6ec: 1a000006     	bne	0x7009f70c <_getarg_diouxp___TI_printfi_nofloat+0x14c> @ imm = #0x18
7009f6f0: e3a03021     	mov	r3, #33
7009f6f4: e113001c     	tst	r3, r12, lsl r0
7009f6f8: 1a000003     	bne	0x7009f70c <_getarg_diouxp___TI_printfi_nofloat+0x14c> @ imm = #0xc
7009f6fc: e3a00000     	mov	r0, #0
7009f700: e3a03000     	mov	r3, #0
7009f704: e3520058     	cmp	r2, #88
7009f708: 1affffee     	bne	0x7009f6c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0x48
7009f70c: e5910000     	ldr	r0, [r1]
7009f710: e2800007     	add	r0, r0, #7
7009f714: e3c00007     	bic	r0, r0, #7
7009f718: e2802008     	add	r2, r0, #8
7009f71c: e5812000     	str	r2, [r1]
7009f720: e8900009     	ldm	r0, {r0, r3}
7009f724: eaffffe7     	b	0x7009f6c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0x64
7009f728: e3a03000     	mov	r3, #0
7009f72c: e242e064     	sub	lr, r2, #100
7009f730: e35e0014     	cmp	lr, #20
7009f734: 8a000007     	bhi	0x7009f758 <_getarg_diouxp___TI_printfi_nofloat+0x198> @ imm = #0x1c
7009f738: e3000800     	movw	r0, #0x800
7009f73c: e3a0c001     	mov	r12, #1
7009f740: e3400012     	movt	r0, #0x12
7009f744: e1100e1c     	tst	r0, r12, lsl lr
7009f748: 1a000004     	bne	0x7009f760 <_getarg_diouxp___TI_printfi_nofloat+0x1a0> @ imm = #0x10
7009f74c: e3a00021     	mov	r0, #33
7009f750: e1100e1c     	tst	r0, r12, lsl lr
7009f754: 1affffb2     	bne	0x7009f624 <_getarg_diouxp___TI_printfi_nofloat+0x64> @ imm = #-0x138
7009f758: e3520058     	cmp	r2, #88
7009f75c: 1a000004     	bne	0x7009f774 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0x10
7009f760: e5910000     	ldr	r0, [r1]
7009f764: e2802004     	add	r2, r0, #4
7009f768: e5812000     	str	r2, [r1]
7009f76c: e5d00000     	ldrb	r0, [r0]
7009f770: eaffffd4     	b	0x7009f6c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0xb0
7009f774: e3a00000     	mov	r0, #0
7009f778: eaffffd2     	b	0x7009f6c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0xb8

7009f77c <_ltostr___TI_printfi_nofloat>:
7009f77c: e92d41f0     	push	{r4, r5, r6, r7, r8, lr}
7009f780: e59fc074     	ldr	r12, [pc, #0x74]        @ 0x7009f7fc <_ltostr___TI_printfi_nofloat+0x80>
7009f784: e1a04002     	mov	r4, r2
7009f788: e59f8070     	ldr	r8, [pc, #0x70]         @ 0x7009f800 <_ltostr___TI_printfi_nofloat+0x84>
7009f78c: e1a05000     	mov	r5, r0
7009f790: e59d7018     	ldr	r7, [sp, #0x18]
7009f794: e3530058     	cmp	r3, #88
7009f798: 01a0800c     	moveq	r8, r12
7009f79c: e1900001     	orrs	r0, r0, r1
7009f7a0: 1a00000f     	bne	0x7009f7e4 <_ltostr___TI_printfi_nofloat+0x68> @ imm = #0x3c
7009f7a4: e5970000     	ldr	r0, [r7]
7009f7a8: e3a03030     	mov	r3, #48
7009f7ac: e2402001     	sub	r2, r0, #1
7009f7b0: e5872000     	str	r2, [r7]
7009f7b4: e5c03000     	strb	r3, [r0]
7009f7b8: ea000009     	b	0x7009f7e4 <_ltostr___TI_printfi_nofloat+0x68> @ imm = #0x24
7009f7bc: e1a00005     	mov	r0, r5
7009f7c0: e1a02004     	mov	r2, r4
7009f7c4: eb00000e     	bl	0x7009f804 <_div___TI_printfi_nofloat> @ imm = #0x38
7009f7c8: e0625490     	mls	r2, r0, r4, r5
7009f7cc: e5973000     	ldr	r3, [r7]
7009f7d0: e1a05000     	mov	r5, r0
7009f7d4: e2436001     	sub	r6, r3, #1
7009f7d8: e7d82002     	ldrb	r2, [r8, r2]
7009f7dc: e5876000     	str	r6, [r7]
7009f7e0: e5c32000     	strb	r2, [r3]
7009f7e4: e1950001     	orrs	r0, r5, r1
7009f7e8: 1afffff3     	bne	0x7009f7bc <_ltostr___TI_printfi_nofloat+0x40> @ imm = #-0x34
7009f7ec: e5970000     	ldr	r0, [r7]
7009f7f0: eb005585     	bl	0x700b4e0c <strlen>     @ imm = #0x15614
7009f7f4: e2400001     	sub	r0, r0, #1
7009f7f8: e8bd81f0     	pop	{r4, r5, r6, r7, r8, pc}
7009f7fc: 0c 7a 0b 70  	.word	0x700b7a0c
7009f800: 1d 7a 0b 70  	.word	0x700b7a1d

7009f804 <_div___TI_printfi_nofloat>:
7009f804: e3520010     	cmp	r2, #16
7009f808: 0a000005     	beq	0x7009f824 <_div___TI_printfi_nofloat+0x20> @ imm = #0x14
7009f80c: e3520008     	cmp	r2, #8
7009f810: 1a000007     	bne	0x7009f834 <_div___TI_printfi_nofloat+0x30> @ imm = #0x1c
7009f814: e1a001a0     	lsr	r0, r0, #3
7009f818: e1800e81     	orr	r0, r0, r1, lsl #29
7009f81c: e1a011a1     	lsr	r1, r1, #3
7009f820: e12fff1e     	bx	lr
7009f824: e1a00220     	lsr	r0, r0, #4
7009f828: e1800e01     	orr	r0, r0, r1, lsl #28
7009f82c: e1a01221     	lsr	r1, r1, #4
7009f830: e12fff1e     	bx	lr
7009f834: e92d4800     	push	{r11, lr}
7009f838: e3510000     	cmp	r1, #0
7009f83c: 1a000003     	bne	0x7009f850 <_div___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009f840: e1a01002     	mov	r1, r2
7009f844: eb001b10     	bl	0x700a648c <__udivsi3>  @ imm = #0x6c40
7009f848: e3a01000     	mov	r1, #0
7009f84c: e8bd8800     	pop	{r11, pc}
7009f850: e3a03000     	mov	r3, #0
7009f854: eb005482     	bl	0x700b4a64 <__aeabi_uldivmod> @ imm = #0x15208
7009f858: e8bd8800     	pop	{r11, pc}

7009f85c <__aeabi_idiv0>:
7009f85c: e12fff1e     	bx	lr

7009f860 <_vsnprintf>:
7009f860: e92d 43f0    	push.w	{r4, r5, r6, r7, r8, r9, lr}
7009f864: b0c1         	sub	sp, #0x104
7009f866: f8dd c120    	ldr.w	r12, [sp, #0x120]
7009f86a: f8cd c100    	str.w	r12, [sp, #0x100]
7009f86e: 903f         	str	r0, [sp, #0xfc]
7009f870: 913e         	str	r1, [sp, #0xf8]
7009f872: 923d         	str	r2, [sp, #0xf4]
7009f874: 933c         	str	r3, [sp, #0xf0]
7009f876: 2000         	movs	r0, #0x0
7009f878: 9037         	str	r0, [sp, #0xdc]
7009f87a: 983e         	ldr	r0, [sp, #0xf8]
7009f87c: b930         	cbnz	r0, 0x7009f88c <_vsnprintf+0x2c> @ imm = #0xc
7009f87e: e7ff         	b	0x7009f880 <_vsnprintf+0x20> @ imm = #-0x2
7009f880: f245 4021    	movw	r0, #0x5421
7009f884: f2c7 000b    	movt	r0, #0x700b
7009f888: 903f         	str	r0, [sp, #0xfc]
7009f88a: e7ff         	b	0x7009f88c <_vsnprintf+0x2c> @ imm = #-0x2
7009f88c: e7ff         	b	0x7009f88e <_vsnprintf+0x2e> @ imm = #-0x2
7009f88e: 983c         	ldr	r0, [sp, #0xf0]
7009f890: 7800         	ldrb	r0, [r0]
7009f892: 2800         	cmp	r0, #0x0
7009f894: f000 84e3    	beq.w	0x700a025e <_vsnprintf+0x9fe> @ imm = #0x9c6
7009f898: e7ff         	b	0x7009f89a <_vsnprintf+0x3a> @ imm = #-0x2
7009f89a: 983c         	ldr	r0, [sp, #0xf0]
7009f89c: 7800         	ldrb	r0, [r0]
7009f89e: 2825         	cmp	r0, #0x25
7009f8a0: d00e         	beq	0x7009f8c0 <_vsnprintf+0x60> @ imm = #0x1c
7009f8a2: e7ff         	b	0x7009f8a4 <_vsnprintf+0x44> @ imm = #-0x2
7009f8a4: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f8a8: 983c         	ldr	r0, [sp, #0xf0]
7009f8aa: 7800         	ldrb	r0, [r0]
7009f8ac: 993e         	ldr	r1, [sp, #0xf8]
7009f8ae: 9a37         	ldr	r2, [sp, #0xdc]
7009f8b0: 1c53         	adds	r3, r2, #0x1
7009f8b2: 9337         	str	r3, [sp, #0xdc]
7009f8b4: 9b3d         	ldr	r3, [sp, #0xf4]
7009f8b6: 47e0         	blx	r12
7009f8b8: 983c         	ldr	r0, [sp, #0xf0]
7009f8ba: 3001         	adds	r0, #0x1
7009f8bc: 903c         	str	r0, [sp, #0xf0]
7009f8be: e7e6         	b	0x7009f88e <_vsnprintf+0x2e> @ imm = #-0x34
7009f8c0: 983c         	ldr	r0, [sp, #0xf0]
7009f8c2: 3001         	adds	r0, #0x1
7009f8c4: 903c         	str	r0, [sp, #0xf0]
7009f8c6: e7ff         	b	0x7009f8c8 <_vsnprintf+0x68> @ imm = #-0x2
7009f8c8: 2000         	movs	r0, #0x0
7009f8ca: 903b         	str	r0, [sp, #0xec]
7009f8cc: e7ff         	b	0x7009f8ce <_vsnprintf+0x6e> @ imm = #-0x2
7009f8ce: 983c         	ldr	r0, [sp, #0xf0]
7009f8d0: 7800         	ldrb	r0, [r0]
7009f8d2: 3820         	subs	r0, #0x20
7009f8d4: 4601         	mov	r1, r0
7009f8d6: 912a         	str	r1, [sp, #0xa8]
7009f8d8: 2810         	cmp	r0, #0x10
7009f8da: d83d         	bhi	0x7009f958 <_vsnprintf+0xf8> @ imm = #0x7a
7009f8dc: 992a         	ldr	r1, [sp, #0xa8]
7009f8de: e8df f001    	tbb	[pc, r1]
7009f8e2: 27 3b 3b 31  	.word	0x313b3b27
7009f8e6: 3b 3b 3b 3b  	.word	0x3b3b3b3b
7009f8ea: 3b 3b 3b 1d  	.word	0x1d3b3b3b
7009f8ee: 3b 13 3b 3b  	.word	0x3b3b133b
7009f8f2: 09 00        	.short	0x0009
7009f8f4: 983b         	ldr	r0, [sp, #0xec]
7009f8f6: f040 0001    	orr	r0, r0, #0x1
7009f8fa: 903b         	str	r0, [sp, #0xec]
7009f8fc: 983c         	ldr	r0, [sp, #0xf0]
7009f8fe: 3001         	adds	r0, #0x1
7009f900: 903c         	str	r0, [sp, #0xf0]
7009f902: 2001         	movs	r0, #0x1
7009f904: 9038         	str	r0, [sp, #0xe0]
7009f906: e02a         	b	0x7009f95e <_vsnprintf+0xfe> @ imm = #0x54
7009f908: 983b         	ldr	r0, [sp, #0xec]
7009f90a: f040 0002    	orr	r0, r0, #0x2
7009f90e: 903b         	str	r0, [sp, #0xec]
7009f910: 983c         	ldr	r0, [sp, #0xf0]
7009f912: 3001         	adds	r0, #0x1
7009f914: 903c         	str	r0, [sp, #0xf0]
7009f916: 2001         	movs	r0, #0x1
7009f918: 9038         	str	r0, [sp, #0xe0]
7009f91a: e020         	b	0x7009f95e <_vsnprintf+0xfe> @ imm = #0x40
7009f91c: 983b         	ldr	r0, [sp, #0xec]
7009f91e: f040 0004    	orr	r0, r0, #0x4
7009f922: 903b         	str	r0, [sp, #0xec]
7009f924: 983c         	ldr	r0, [sp, #0xf0]
7009f926: 3001         	adds	r0, #0x1
7009f928: 903c         	str	r0, [sp, #0xf0]
7009f92a: 2001         	movs	r0, #0x1
7009f92c: 9038         	str	r0, [sp, #0xe0]
7009f92e: e016         	b	0x7009f95e <_vsnprintf+0xfe> @ imm = #0x2c
7009f930: 983b         	ldr	r0, [sp, #0xec]
7009f932: f040 0008    	orr	r0, r0, #0x8
7009f936: 903b         	str	r0, [sp, #0xec]
7009f938: 983c         	ldr	r0, [sp, #0xf0]
7009f93a: 3001         	adds	r0, #0x1
7009f93c: 903c         	str	r0, [sp, #0xf0]
7009f93e: 2001         	movs	r0, #0x1
7009f940: 9038         	str	r0, [sp, #0xe0]
7009f942: e00c         	b	0x7009f95e <_vsnprintf+0xfe> @ imm = #0x18
7009f944: 983b         	ldr	r0, [sp, #0xec]
7009f946: f040 0010    	orr	r0, r0, #0x10
7009f94a: 903b         	str	r0, [sp, #0xec]
7009f94c: 983c         	ldr	r0, [sp, #0xf0]
7009f94e: 3001         	adds	r0, #0x1
7009f950: 903c         	str	r0, [sp, #0xf0]
7009f952: 2001         	movs	r0, #0x1
7009f954: 9038         	str	r0, [sp, #0xe0]
7009f956: e002         	b	0x7009f95e <_vsnprintf+0xfe> @ imm = #0x4
7009f958: 2000         	movs	r0, #0x0
7009f95a: 9038         	str	r0, [sp, #0xe0]
7009f95c: e7ff         	b	0x7009f95e <_vsnprintf+0xfe> @ imm = #-0x2
7009f95e: e7ff         	b	0x7009f960 <_vsnprintf+0x100> @ imm = #-0x2
7009f960: 9838         	ldr	r0, [sp, #0xe0]
7009f962: 2800         	cmp	r0, #0x0
7009f964: d1b3         	bne	0x7009f8ce <_vsnprintf+0x6e> @ imm = #-0x9a
7009f966: e7ff         	b	0x7009f968 <_vsnprintf+0x108> @ imm = #-0x2
7009f968: 2000         	movs	r0, #0x0
7009f96a: 903a         	str	r0, [sp, #0xe8]
7009f96c: 983c         	ldr	r0, [sp, #0xf0]
7009f96e: 7800         	ldrb	r0, [r0]
7009f970: f014 fd96    	bl	0x700b44a0 <_is_digit>  @ imm = #0x14b2c
7009f974: b128         	cbz	r0, 0x7009f982 <_vsnprintf+0x122> @ imm = #0xa
7009f976: e7ff         	b	0x7009f978 <_vsnprintf+0x118> @ imm = #-0x2
7009f978: a83c         	add	r0, sp, #0xf0
7009f97a: f014 faa1    	bl	0x700b3ec0 <_atoi>      @ imm = #0x14542
7009f97e: 903a         	str	r0, [sp, #0xe8]
7009f980: e01e         	b	0x7009f9c0 <_vsnprintf+0x160> @ imm = #0x3c
7009f982: 983c         	ldr	r0, [sp, #0xf0]
7009f984: 7800         	ldrb	r0, [r0]
7009f986: 282a         	cmp	r0, #0x2a
7009f988: d119         	bne	0x7009f9be <_vsnprintf+0x15e> @ imm = #0x32
7009f98a: e7ff         	b	0x7009f98c <_vsnprintf+0x12c> @ imm = #-0x2
7009f98c: 9840         	ldr	r0, [sp, #0x100]
7009f98e: 1d01         	adds	r1, r0, #0x4
7009f990: 9140         	str	r1, [sp, #0x100]
7009f992: 6800         	ldr	r0, [r0]
7009f994: 9036         	str	r0, [sp, #0xd8]
7009f996: 9836         	ldr	r0, [sp, #0xd8]
7009f998: f1b0 3fff    	cmp.w	r0, #0xffffffff
7009f99c: dc08         	bgt	0x7009f9b0 <_vsnprintf+0x150> @ imm = #0x10
7009f99e: e7ff         	b	0x7009f9a0 <_vsnprintf+0x140> @ imm = #-0x2
7009f9a0: 983b         	ldr	r0, [sp, #0xec]
7009f9a2: f040 0002    	orr	r0, r0, #0x2
7009f9a6: 903b         	str	r0, [sp, #0xec]
7009f9a8: 9836         	ldr	r0, [sp, #0xd8]
7009f9aa: 4240         	rsbs	r0, r0, #0
7009f9ac: 903a         	str	r0, [sp, #0xe8]
7009f9ae: e002         	b	0x7009f9b6 <_vsnprintf+0x156> @ imm = #0x4
7009f9b0: 9836         	ldr	r0, [sp, #0xd8]
7009f9b2: 903a         	str	r0, [sp, #0xe8]
7009f9b4: e7ff         	b	0x7009f9b6 <_vsnprintf+0x156> @ imm = #-0x2
7009f9b6: 983c         	ldr	r0, [sp, #0xf0]
7009f9b8: 3001         	adds	r0, #0x1
7009f9ba: 903c         	str	r0, [sp, #0xf0]
7009f9bc: e7ff         	b	0x7009f9be <_vsnprintf+0x15e> @ imm = #-0x2
7009f9be: e7ff         	b	0x7009f9c0 <_vsnprintf+0x160> @ imm = #-0x2
7009f9c0: 2000         	movs	r0, #0x0
7009f9c2: 9039         	str	r0, [sp, #0xe4]
7009f9c4: 983c         	ldr	r0, [sp, #0xf0]
7009f9c6: 7800         	ldrb	r0, [r0]
7009f9c8: 282e         	cmp	r0, #0x2e
7009f9ca: d12e         	bne	0x7009fa2a <_vsnprintf+0x1ca> @ imm = #0x5c
7009f9cc: e7ff         	b	0x7009f9ce <_vsnprintf+0x16e> @ imm = #-0x2
7009f9ce: 983b         	ldr	r0, [sp, #0xec]
7009f9d0: f440 6080    	orr	r0, r0, #0x400
7009f9d4: 903b         	str	r0, [sp, #0xec]
7009f9d6: 983c         	ldr	r0, [sp, #0xf0]
7009f9d8: 3001         	adds	r0, #0x1
7009f9da: 903c         	str	r0, [sp, #0xf0]
7009f9dc: 983c         	ldr	r0, [sp, #0xf0]
7009f9de: 7800         	ldrb	r0, [r0]
7009f9e0: f014 fd5e    	bl	0x700b44a0 <_is_digit>  @ imm = #0x14abc
7009f9e4: b128         	cbz	r0, 0x7009f9f2 <_vsnprintf+0x192> @ imm = #0xa
7009f9e6: e7ff         	b	0x7009f9e8 <_vsnprintf+0x188> @ imm = #-0x2
7009f9e8: a83c         	add	r0, sp, #0xf0
7009f9ea: f014 fa69    	bl	0x700b3ec0 <_atoi>      @ imm = #0x144d2
7009f9ee: 9039         	str	r0, [sp, #0xe4]
7009f9f0: e01a         	b	0x7009fa28 <_vsnprintf+0x1c8> @ imm = #0x34
7009f9f2: 983c         	ldr	r0, [sp, #0xf0]
7009f9f4: 7800         	ldrb	r0, [r0]
7009f9f6: 282a         	cmp	r0, #0x2a
7009f9f8: d115         	bne	0x7009fa26 <_vsnprintf+0x1c6> @ imm = #0x2a
7009f9fa: e7ff         	b	0x7009f9fc <_vsnprintf+0x19c> @ imm = #-0x2
7009f9fc: 9840         	ldr	r0, [sp, #0x100]
7009f9fe: 1d01         	adds	r1, r0, #0x4
7009fa00: 9140         	str	r1, [sp, #0x100]
7009fa02: 6800         	ldr	r0, [r0]
7009fa04: 9035         	str	r0, [sp, #0xd4]
7009fa06: 9835         	ldr	r0, [sp, #0xd4]
7009fa08: 2801         	cmp	r0, #0x1
7009fa0a: db03         	blt	0x7009fa14 <_vsnprintf+0x1b4> @ imm = #0x6
7009fa0c: e7ff         	b	0x7009fa0e <_vsnprintf+0x1ae> @ imm = #-0x2
7009fa0e: 9835         	ldr	r0, [sp, #0xd4]
7009fa10: 9029         	str	r0, [sp, #0xa4]
7009fa12: e002         	b	0x7009fa1a <_vsnprintf+0x1ba> @ imm = #0x4
7009fa14: 2000         	movs	r0, #0x0
7009fa16: 9029         	str	r0, [sp, #0xa4]
7009fa18: e7ff         	b	0x7009fa1a <_vsnprintf+0x1ba> @ imm = #-0x2
7009fa1a: 9829         	ldr	r0, [sp, #0xa4]
7009fa1c: 9039         	str	r0, [sp, #0xe4]
7009fa1e: 983c         	ldr	r0, [sp, #0xf0]
7009fa20: 3001         	adds	r0, #0x1
7009fa22: 903c         	str	r0, [sp, #0xf0]
7009fa24: e7ff         	b	0x7009fa26 <_vsnprintf+0x1c6> @ imm = #-0x2
7009fa26: e7ff         	b	0x7009fa28 <_vsnprintf+0x1c8> @ imm = #-0x2
7009fa28: e7ff         	b	0x7009fa2a <_vsnprintf+0x1ca> @ imm = #-0x2
7009fa2a: 983c         	ldr	r0, [sp, #0xf0]
7009fa2c: 7800         	ldrb	r0, [r0]
7009fa2e: 3868         	subs	r0, #0x68
7009fa30: 4601         	mov	r1, r0
7009fa32: 9128         	str	r1, [sp, #0xa0]
7009fa34: 2812         	cmp	r0, #0x12
7009fa36: d84e         	bhi	0x7009fad6 <_vsnprintf+0x276> @ imm = #0x9c
7009fa38: 9928         	ldr	r1, [sp, #0xa0]
7009fa3a: e8df f001    	tbb	[pc, r1]
7009fa3e: 1f 4c 3c 4c  	.word	0x4c3c4c1f
7009fa42: 0a 4c 4c 4c  	.word	0x4c4c4c0a
7009fa46: 4c 4c 4c 4c  	.word	0x4c4c4c4c
7009fa4a: 34 4c 4c 4c  	.word	0x4c4c4c34
7009fa4e: 4c 4c 44 00  	.word	0x00444c4c
7009fa52: 983b         	ldr	r0, [sp, #0xec]
7009fa54: f440 7080    	orr	r0, r0, #0x100
7009fa58: 903b         	str	r0, [sp, #0xec]
7009fa5a: 983c         	ldr	r0, [sp, #0xf0]
7009fa5c: 3001         	adds	r0, #0x1
7009fa5e: 903c         	str	r0, [sp, #0xf0]
7009fa60: 983c         	ldr	r0, [sp, #0xf0]
7009fa62: 7800         	ldrb	r0, [r0]
7009fa64: 286c         	cmp	r0, #0x6c
7009fa66: d108         	bne	0x7009fa7a <_vsnprintf+0x21a> @ imm = #0x10
7009fa68: e7ff         	b	0x7009fa6a <_vsnprintf+0x20a> @ imm = #-0x2
7009fa6a: 983b         	ldr	r0, [sp, #0xec]
7009fa6c: f440 7000    	orr	r0, r0, #0x200
7009fa70: 903b         	str	r0, [sp, #0xec]
7009fa72: 983c         	ldr	r0, [sp, #0xf0]
7009fa74: 3001         	adds	r0, #0x1
7009fa76: 903c         	str	r0, [sp, #0xf0]
7009fa78: e7ff         	b	0x7009fa7a <_vsnprintf+0x21a> @ imm = #-0x2
7009fa7a: e02d         	b	0x7009fad8 <_vsnprintf+0x278> @ imm = #0x5a
7009fa7c: 983b         	ldr	r0, [sp, #0xec]
7009fa7e: f040 0080    	orr	r0, r0, #0x80
7009fa82: 903b         	str	r0, [sp, #0xec]
7009fa84: 983c         	ldr	r0, [sp, #0xf0]
7009fa86: 3001         	adds	r0, #0x1
7009fa88: 903c         	str	r0, [sp, #0xf0]
7009fa8a: 983c         	ldr	r0, [sp, #0xf0]
7009fa8c: 7800         	ldrb	r0, [r0]
7009fa8e: 2868         	cmp	r0, #0x68
7009fa90: d108         	bne	0x7009faa4 <_vsnprintf+0x244> @ imm = #0x10
7009fa92: e7ff         	b	0x7009fa94 <_vsnprintf+0x234> @ imm = #-0x2
7009fa94: 983b         	ldr	r0, [sp, #0xec]
7009fa96: f040 0040    	orr	r0, r0, #0x40
7009fa9a: 903b         	str	r0, [sp, #0xec]
7009fa9c: 983c         	ldr	r0, [sp, #0xf0]
7009fa9e: 3001         	adds	r0, #0x1
7009faa0: 903c         	str	r0, [sp, #0xf0]
7009faa2: e7ff         	b	0x7009faa4 <_vsnprintf+0x244> @ imm = #-0x2
7009faa4: e018         	b	0x7009fad8 <_vsnprintf+0x278> @ imm = #0x30
7009faa6: 983b         	ldr	r0, [sp, #0xec]
7009faa8: f440 7080    	orr	r0, r0, #0x100
7009faac: 903b         	str	r0, [sp, #0xec]
7009faae: 983c         	ldr	r0, [sp, #0xf0]
7009fab0: 3001         	adds	r0, #0x1
7009fab2: 903c         	str	r0, [sp, #0xf0]
7009fab4: e010         	b	0x7009fad8 <_vsnprintf+0x278> @ imm = #0x20
7009fab6: 983b         	ldr	r0, [sp, #0xec]
7009fab8: f440 7000    	orr	r0, r0, #0x200
7009fabc: 903b         	str	r0, [sp, #0xec]
7009fabe: 983c         	ldr	r0, [sp, #0xf0]
7009fac0: 3001         	adds	r0, #0x1
7009fac2: 903c         	str	r0, [sp, #0xf0]
7009fac4: e008         	b	0x7009fad8 <_vsnprintf+0x278> @ imm = #0x10
7009fac6: 983b         	ldr	r0, [sp, #0xec]
7009fac8: f440 7080    	orr	r0, r0, #0x100
7009facc: 903b         	str	r0, [sp, #0xec]
7009face: 983c         	ldr	r0, [sp, #0xf0]
7009fad0: 3001         	adds	r0, #0x1
7009fad2: 903c         	str	r0, [sp, #0xf0]
7009fad4: e000         	b	0x7009fad8 <_vsnprintf+0x278> @ imm = #0x0
7009fad6: e7ff         	b	0x7009fad8 <_vsnprintf+0x278> @ imm = #-0x2
7009fad8: 983c         	ldr	r0, [sp, #0xf0]
7009fada: 7800         	ldrb	r0, [r0]
7009fadc: 3825         	subs	r0, #0x25
7009fade: 4601         	mov	r1, r0
7009fae0: 9127         	str	r1, [sp, #0x9c]
7009fae2: 2853         	cmp	r0, #0x53
7009fae4: f200 83ab    	bhi.w	0x700a023e <_vsnprintf+0x9de> @ imm = #0x756
7009fae8: 9927         	ldr	r1, [sp, #0x9c]
7009faea: e8df f011    	tbh	[pc, r1, lsl #1]
7009faee: 9b 03 a8 03  	.word	0x03a8039b
7009faf2: a8 03 a8 03  	.word	0x03a803a8
7009faf6: a8 03 a8 03  	.word	0x03a803a8
7009fafa: a8 03 a8 03  	.word	0x03a803a8
7009fafe: a8 03 a8 03  	.word	0x03a803a8
7009fb02: a8 03 a8 03  	.word	0x03a803a8
7009fb06: a8 03 a8 03  	.word	0x03a803a8
7009fb0a: a8 03 a8 03  	.word	0x03a803a8
7009fb0e: a8 03 a8 03  	.word	0x03a803a8
7009fb12: a8 03 a8 03  	.word	0x03a803a8
7009fb16: a8 03 a8 03  	.word	0x03a803a8
7009fb1a: a8 03 a8 03  	.word	0x03a803a8
7009fb1e: a8 03 a8 03  	.word	0x03a803a8
7009fb22: a8 03 a8 03  	.word	0x03a803a8
7009fb26: a8 03 a8 03  	.word	0x03a803a8
7009fb2a: a8 03 a8 03  	.word	0x03a803a8
7009fb2e: 5e 02 32 02  	.word	0x0232025e
7009fb32: 5e 02 a8 03  	.word	0x03a8025e
7009fb36: a8 03 a8 03  	.word	0x03a803a8
7009fb3a: a8 03 a8 03  	.word	0x03a803a8
7009fb3e: a8 03 a8 03  	.word	0x03a803a8
7009fb42: a8 03 a8 03  	.word	0x03a803a8
7009fb46: a8 03 a8 03  	.word	0x03a803a8
7009fb4a: a8 03 a8 03  	.word	0x03a803a8
7009fb4e: a8 03 a8 03  	.word	0x03a803a8
7009fb52: a8 03 54 00  	.word	0x005403a8
7009fb56: a8 03 a8 03  	.word	0x03a803a8
7009fb5a: a8 03 a8 03  	.word	0x03a803a8
7009fb5e: a8 03 a8 03  	.word	0x03a803a8
7009fb62: a8 03 a8 03  	.word	0x03a803a8
7009fb66: a8 03 54 00  	.word	0x005403a8
7009fb6a: 9e 02 54 00  	.word	0x0054029e
7009fb6e: 5e 02 32 02  	.word	0x0232025e
7009fb72: 5e 02 a8 03  	.word	0x03a8025e
7009fb76: 54 00 a8 03  	.word	0x03a80054
7009fb7a: a8 03 a8 03  	.word	0x03a803a8
7009fb7e: a8 03 a8 03  	.word	0x03a803a8
7009fb82: 54 00 6e 03  	.word	0x036e0054
7009fb86: a8 03 a8 03  	.word	0x03a803a8
7009fb8a: e2 02 a8 03  	.word	0x03a802e2
7009fb8e: 54 00 a8 03  	.word	0x03a80054
7009fb92: a8 03 54 00  	.word	0x005403a8
7009fb96: 983c         	ldr	r0, [sp, #0xf0]
7009fb98: 7800         	ldrb	r0, [r0]
7009fb9a: 2878         	cmp	r0, #0x78
7009fb9c: d005         	beq	0x7009fbaa <_vsnprintf+0x34a> @ imm = #0xa
7009fb9e: e7ff         	b	0x7009fba0 <_vsnprintf+0x340> @ imm = #-0x2
7009fba0: 983c         	ldr	r0, [sp, #0xf0]
7009fba2: 7800         	ldrb	r0, [r0]
7009fba4: 2858         	cmp	r0, #0x58
7009fba6: d103         	bne	0x7009fbb0 <_vsnprintf+0x350> @ imm = #0x6
7009fba8: e7ff         	b	0x7009fbaa <_vsnprintf+0x34a> @ imm = #-0x2
7009fbaa: 2010         	movs	r0, #0x10
7009fbac: 9034         	str	r0, [sp, #0xd0]
7009fbae: e018         	b	0x7009fbe2 <_vsnprintf+0x382> @ imm = #0x30
7009fbb0: 983c         	ldr	r0, [sp, #0xf0]
7009fbb2: 7800         	ldrb	r0, [r0]
7009fbb4: 286f         	cmp	r0, #0x6f
7009fbb6: d103         	bne	0x7009fbc0 <_vsnprintf+0x360> @ imm = #0x6
7009fbb8: e7ff         	b	0x7009fbba <_vsnprintf+0x35a> @ imm = #-0x2
7009fbba: 2008         	movs	r0, #0x8
7009fbbc: 9034         	str	r0, [sp, #0xd0]
7009fbbe: e00f         	b	0x7009fbe0 <_vsnprintf+0x380> @ imm = #0x1e
7009fbc0: 983c         	ldr	r0, [sp, #0xf0]
7009fbc2: 7800         	ldrb	r0, [r0]
7009fbc4: 2862         	cmp	r0, #0x62
7009fbc6: d103         	bne	0x7009fbd0 <_vsnprintf+0x370> @ imm = #0x6
7009fbc8: e7ff         	b	0x7009fbca <_vsnprintf+0x36a> @ imm = #-0x2
7009fbca: 2002         	movs	r0, #0x2
7009fbcc: 9034         	str	r0, [sp, #0xd0]
7009fbce: e006         	b	0x7009fbde <_vsnprintf+0x37e> @ imm = #0xc
7009fbd0: 200a         	movs	r0, #0xa
7009fbd2: 9034         	str	r0, [sp, #0xd0]
7009fbd4: 983b         	ldr	r0, [sp, #0xec]
7009fbd6: f020 0010    	bic	r0, r0, #0x10
7009fbda: 903b         	str	r0, [sp, #0xec]
7009fbdc: e7ff         	b	0x7009fbde <_vsnprintf+0x37e> @ imm = #-0x2
7009fbde: e7ff         	b	0x7009fbe0 <_vsnprintf+0x380> @ imm = #-0x2
7009fbe0: e7ff         	b	0x7009fbe2 <_vsnprintf+0x382> @ imm = #-0x2
7009fbe2: 983c         	ldr	r0, [sp, #0xf0]
7009fbe4: 7800         	ldrb	r0, [r0]
7009fbe6: 2858         	cmp	r0, #0x58
7009fbe8: d105         	bne	0x7009fbf6 <_vsnprintf+0x396> @ imm = #0xa
7009fbea: e7ff         	b	0x7009fbec <_vsnprintf+0x38c> @ imm = #-0x2
7009fbec: 983b         	ldr	r0, [sp, #0xec]
7009fbee: f040 0020    	orr	r0, r0, #0x20
7009fbf2: 903b         	str	r0, [sp, #0xec]
7009fbf4: e7ff         	b	0x7009fbf6 <_vsnprintf+0x396> @ imm = #-0x2
7009fbf6: 983c         	ldr	r0, [sp, #0xf0]
7009fbf8: 7800         	ldrb	r0, [r0]
7009fbfa: 2869         	cmp	r0, #0x69
7009fbfc: d00a         	beq	0x7009fc14 <_vsnprintf+0x3b4> @ imm = #0x14
7009fbfe: e7ff         	b	0x7009fc00 <_vsnprintf+0x3a0> @ imm = #-0x2
7009fc00: 983c         	ldr	r0, [sp, #0xf0]
7009fc02: 7800         	ldrb	r0, [r0]
7009fc04: 2864         	cmp	r0, #0x64
7009fc06: d005         	beq	0x7009fc14 <_vsnprintf+0x3b4> @ imm = #0xa
7009fc08: e7ff         	b	0x7009fc0a <_vsnprintf+0x3aa> @ imm = #-0x2
7009fc0a: 983b         	ldr	r0, [sp, #0xec]
7009fc0c: f020 000c    	bic	r0, r0, #0xc
7009fc10: 903b         	str	r0, [sp, #0xec]
7009fc12: e7ff         	b	0x7009fc14 <_vsnprintf+0x3b4> @ imm = #-0x2
7009fc14: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fc18: 0740         	lsls	r0, r0, #0x1d
7009fc1a: 2800         	cmp	r0, #0x0
7009fc1c: d505         	bpl	0x7009fc2a <_vsnprintf+0x3ca> @ imm = #0xa
7009fc1e: e7ff         	b	0x7009fc20 <_vsnprintf+0x3c0> @ imm = #-0x2
7009fc20: 983b         	ldr	r0, [sp, #0xec]
7009fc22: f020 0001    	bic	r0, r0, #0x1
7009fc26: 903b         	str	r0, [sp, #0xec]
7009fc28: e7ff         	b	0x7009fc2a <_vsnprintf+0x3ca> @ imm = #-0x2
7009fc2a: 983c         	ldr	r0, [sp, #0xf0]
7009fc2c: 7800         	ldrb	r0, [r0]
7009fc2e: 2869         	cmp	r0, #0x69
7009fc30: d006         	beq	0x7009fc40 <_vsnprintf+0x3e0> @ imm = #0xc
7009fc32: e7ff         	b	0x7009fc34 <_vsnprintf+0x3d4> @ imm = #-0x2
7009fc34: 983c         	ldr	r0, [sp, #0xf0]
7009fc36: 7800         	ldrb	r0, [r0]
7009fc38: 2864         	cmp	r0, #0x64
7009fc3a: f040 80e9    	bne.w	0x7009fe10 <_vsnprintf+0x5b0> @ imm = #0x1d2
7009fc3e: e7ff         	b	0x7009fc40 <_vsnprintf+0x3e0> @ imm = #-0x2
7009fc40: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fc44: 0780         	lsls	r0, r0, #0x1e
7009fc46: 2800         	cmp	r0, #0x0
7009fc48: d550         	bpl	0x7009fcec <_vsnprintf+0x48c> @ imm = #0xa0
7009fc4a: e7ff         	b	0x7009fc4c <_vsnprintf+0x3ec> @ imm = #-0x2
7009fc4c: 9840         	ldr	r0, [sp, #0x100]
7009fc4e: 3007         	adds	r0, #0x7
7009fc50: f020 0107    	bic	r1, r0, #0x7
7009fc54: f101 0008    	add.w	r0, r1, #0x8
7009fc58: 9040         	str	r0, [sp, #0x100]
7009fc5a: 6808         	ldr	r0, [r1]
7009fc5c: 6849         	ldr	r1, [r1, #0x4]
7009fc5e: 9133         	str	r1, [sp, #0xcc]
7009fc60: 9032         	str	r0, [sp, #0xc8]
7009fc62: 983f         	ldr	r0, [sp, #0xfc]
7009fc64: 9023         	str	r0, [sp, #0x8c]
7009fc66: 983e         	ldr	r0, [sp, #0xf8]
7009fc68: 9024         	str	r0, [sp, #0x90]
7009fc6a: 9837         	ldr	r0, [sp, #0xdc]
7009fc6c: 9025         	str	r0, [sp, #0x94]
7009fc6e: 983d         	ldr	r0, [sp, #0xf4]
7009fc70: 9026         	str	r0, [sp, #0x98]
7009fc72: 9932         	ldr	r1, [sp, #0xc8]
7009fc74: 9833         	ldr	r0, [sp, #0xcc]
7009fc76: 3901         	subs	r1, #0x1
7009fc78: f170 0000    	sbcs	r0, r0, #0x0
7009fc7c: db05         	blt	0x7009fc8a <_vsnprintf+0x42a> @ imm = #0xa
7009fc7e: e7ff         	b	0x7009fc80 <_vsnprintf+0x420> @ imm = #-0x2
7009fc80: 9932         	ldr	r1, [sp, #0xc8]
7009fc82: 9833         	ldr	r0, [sp, #0xcc]
7009fc84: 9121         	str	r1, [sp, #0x84]
7009fc86: 9022         	str	r0, [sp, #0x88]
7009fc88: e008         	b	0x7009fc9c <_vsnprintf+0x43c> @ imm = #0x10
7009fc8a: 9832         	ldr	r0, [sp, #0xc8]
7009fc8c: 9a33         	ldr	r2, [sp, #0xcc]
7009fc8e: 4241         	rsbs	r1, r0, #0
7009fc90: f04f 0000    	mov.w	r0, #0x0
7009fc94: 4190         	sbcs	r0, r2
7009fc96: 9121         	str	r1, [sp, #0x84]
7009fc98: 9022         	str	r0, [sp, #0x88]
7009fc9a: e7ff         	b	0x7009fc9c <_vsnprintf+0x43c> @ imm = #-0x2
7009fc9c: 9b26         	ldr	r3, [sp, #0x98]
7009fc9e: 9a25         	ldr	r2, [sp, #0x94]
7009fca0: 9924         	ldr	r1, [sp, #0x90]
7009fca2: 9823         	ldr	r0, [sp, #0x8c]
7009fca4: f8dd c084    	ldr.w	r12, [sp, #0x84]
7009fca8: 9c22         	ldr	r4, [sp, #0x88]
7009fcaa: 9d33         	ldr	r5, [sp, #0xcc]
7009fcac: 9e34         	ldr	r6, [sp, #0xd0]
7009fcae: 9f39         	ldr	r7, [sp, #0xe4]
7009fcb0: f8dd 80e8    	ldr.w	r8, [sp, #0xe8]
7009fcb4: f8dd 90ec    	ldr.w	r9, [sp, #0xec]
7009fcb8: 46ee         	mov	lr, sp
7009fcba: f8cd e080    	str.w	lr, [sp, #0x80]
7009fcbe: f8ce 9020    	str.w	r9, [lr, #0x20]
7009fcc2: f8ce 801c    	str.w	r8, [lr, #0x1c]
7009fcc6: f8ce 7018    	str.w	r7, [lr, #0x18]
7009fcca: 2700         	movs	r7, #0x0
7009fccc: f8ce 7014    	str.w	r7, [lr, #0x14]
7009fcd0: f8ce 6010    	str.w	r6, [lr, #0x10]
7009fcd4: ea4f 75d5    	lsr.w	r5, r5, #0x1f
7009fcd8: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fcdc: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fce0: f8ce c000    	str.w	r12, [lr]
7009fce4: f009 fe5c    	bl	0x700a99a0 <_ntoa_long_long> @ imm = #0x9cb8
7009fce8: 9037         	str	r0, [sp, #0xdc]
7009fcea: e090         	b	0x7009fe0e <_vsnprintf+0x5ae> @ imm = #0x120
7009fcec: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fcf0: 07c0         	lsls	r0, r0, #0x1f
7009fcf2: b3b0         	cbz	r0, 0x7009fd62 <_vsnprintf+0x502> @ imm = #0x6c
7009fcf4: e7ff         	b	0x7009fcf6 <_vsnprintf+0x496> @ imm = #-0x2
7009fcf6: 9840         	ldr	r0, [sp, #0x100]
7009fcf8: 1d01         	adds	r1, r0, #0x4
7009fcfa: 9140         	str	r1, [sp, #0x100]
7009fcfc: 6800         	ldr	r0, [r0]
7009fcfe: 9031         	str	r0, [sp, #0xc4]
7009fd00: 983f         	ldr	r0, [sp, #0xfc]
7009fd02: 901c         	str	r0, [sp, #0x70]
7009fd04: 983e         	ldr	r0, [sp, #0xf8]
7009fd06: 901d         	str	r0, [sp, #0x74]
7009fd08: 9837         	ldr	r0, [sp, #0xdc]
7009fd0a: 901e         	str	r0, [sp, #0x78]
7009fd0c: 983d         	ldr	r0, [sp, #0xf4]
7009fd0e: 901f         	str	r0, [sp, #0x7c]
7009fd10: 9831         	ldr	r0, [sp, #0xc4]
7009fd12: 2801         	cmp	r0, #0x1
7009fd14: db03         	blt	0x7009fd1e <_vsnprintf+0x4be> @ imm = #0x6
7009fd16: e7ff         	b	0x7009fd18 <_vsnprintf+0x4b8> @ imm = #-0x2
7009fd18: 9831         	ldr	r0, [sp, #0xc4]
7009fd1a: 901b         	str	r0, [sp, #0x6c]
7009fd1c: e003         	b	0x7009fd26 <_vsnprintf+0x4c6> @ imm = #0x6
7009fd1e: 9831         	ldr	r0, [sp, #0xc4]
7009fd20: 4240         	rsbs	r0, r0, #0
7009fd22: 901b         	str	r0, [sp, #0x6c]
7009fd24: e7ff         	b	0x7009fd26 <_vsnprintf+0x4c6> @ imm = #-0x2
7009fd26: 9b1f         	ldr	r3, [sp, #0x7c]
7009fd28: 9a1e         	ldr	r2, [sp, #0x78]
7009fd2a: 991d         	ldr	r1, [sp, #0x74]
7009fd2c: 981c         	ldr	r0, [sp, #0x70]
7009fd2e: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
7009fd32: 9c31         	ldr	r4, [sp, #0xc4]
7009fd34: 9d34         	ldr	r5, [sp, #0xd0]
7009fd36: 9e39         	ldr	r6, [sp, #0xe4]
7009fd38: 9f3a         	ldr	r7, [sp, #0xe8]
7009fd3a: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009fd3e: 46ee         	mov	lr, sp
7009fd40: f8ce 8014    	str.w	r8, [lr, #0x14]
7009fd44: f8ce 7010    	str.w	r7, [lr, #0x10]
7009fd48: f8ce 600c    	str.w	r6, [lr, #0xc]
7009fd4c: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fd50: 0fe4         	lsrs	r4, r4, #0x1f
7009fd52: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fd56: f8ce c000    	str.w	r12, [lr]
7009fd5a: f00b fcc9    	bl	0x700ab6f0 <_ntoa_long> @ imm = #0xb992
7009fd5e: 9037         	str	r0, [sp, #0xdc]
7009fd60: e054         	b	0x7009fe0c <_vsnprintf+0x5ac> @ imm = #0xa8
7009fd62: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009fd66: 0640         	lsls	r0, r0, #0x19
7009fd68: 2800         	cmp	r0, #0x0
7009fd6a: d506         	bpl	0x7009fd7a <_vsnprintf+0x51a> @ imm = #0xc
7009fd6c: e7ff         	b	0x7009fd6e <_vsnprintf+0x50e> @ imm = #-0x2
7009fd6e: 9840         	ldr	r0, [sp, #0x100]
7009fd70: 1d01         	adds	r1, r0, #0x4
7009fd72: 9140         	str	r1, [sp, #0x100]
7009fd74: 7800         	ldrb	r0, [r0]
7009fd76: 901a         	str	r0, [sp, #0x68]
7009fd78: e015         	b	0x7009fda6 <_vsnprintf+0x546> @ imm = #0x2a
7009fd7a: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009fd7e: 0600         	lsls	r0, r0, #0x18
7009fd80: 2800         	cmp	r0, #0x0
7009fd82: d507         	bpl	0x7009fd94 <_vsnprintf+0x534> @ imm = #0xe
7009fd84: e7ff         	b	0x7009fd86 <_vsnprintf+0x526> @ imm = #-0x2
7009fd86: 9840         	ldr	r0, [sp, #0x100]
7009fd88: 1d01         	adds	r1, r0, #0x4
7009fd8a: 9140         	str	r1, [sp, #0x100]
7009fd8c: f9b0 0000    	ldrsh.w	r0, [r0]
7009fd90: 9019         	str	r0, [sp, #0x64]
7009fd92: e005         	b	0x7009fda0 <_vsnprintf+0x540> @ imm = #0xa
7009fd94: 9840         	ldr	r0, [sp, #0x100]
7009fd96: 1d01         	adds	r1, r0, #0x4
7009fd98: 9140         	str	r1, [sp, #0x100]
7009fd9a: 6800         	ldr	r0, [r0]
7009fd9c: 9019         	str	r0, [sp, #0x64]
7009fd9e: e7ff         	b	0x7009fda0 <_vsnprintf+0x540> @ imm = #-0x2
7009fda0: 9819         	ldr	r0, [sp, #0x64]
7009fda2: 901a         	str	r0, [sp, #0x68]
7009fda4: e7ff         	b	0x7009fda6 <_vsnprintf+0x546> @ imm = #-0x2
7009fda6: 981a         	ldr	r0, [sp, #0x68]
7009fda8: 9030         	str	r0, [sp, #0xc0]
7009fdaa: 983f         	ldr	r0, [sp, #0xfc]
7009fdac: 9015         	str	r0, [sp, #0x54]
7009fdae: 983e         	ldr	r0, [sp, #0xf8]
7009fdb0: 9016         	str	r0, [sp, #0x58]
7009fdb2: 9837         	ldr	r0, [sp, #0xdc]
7009fdb4: 9017         	str	r0, [sp, #0x5c]
7009fdb6: 983d         	ldr	r0, [sp, #0xf4]
7009fdb8: 9018         	str	r0, [sp, #0x60]
7009fdba: 9830         	ldr	r0, [sp, #0xc0]
7009fdbc: 2801         	cmp	r0, #0x1
7009fdbe: db03         	blt	0x7009fdc8 <_vsnprintf+0x568> @ imm = #0x6
7009fdc0: e7ff         	b	0x7009fdc2 <_vsnprintf+0x562> @ imm = #-0x2
7009fdc2: 9830         	ldr	r0, [sp, #0xc0]
7009fdc4: 9014         	str	r0, [sp, #0x50]
7009fdc6: e003         	b	0x7009fdd0 <_vsnprintf+0x570> @ imm = #0x6
7009fdc8: 9830         	ldr	r0, [sp, #0xc0]
7009fdca: 4240         	rsbs	r0, r0, #0
7009fdcc: 9014         	str	r0, [sp, #0x50]
7009fdce: e7ff         	b	0x7009fdd0 <_vsnprintf+0x570> @ imm = #-0x2
7009fdd0: 9b18         	ldr	r3, [sp, #0x60]
7009fdd2: 9a17         	ldr	r2, [sp, #0x5c]
7009fdd4: 9916         	ldr	r1, [sp, #0x58]
7009fdd6: 9815         	ldr	r0, [sp, #0x54]
7009fdd8: f8dd c050    	ldr.w	r12, [sp, #0x50]
7009fddc: 9c30         	ldr	r4, [sp, #0xc0]
7009fdde: 9d34         	ldr	r5, [sp, #0xd0]
7009fde0: 9e39         	ldr	r6, [sp, #0xe4]
7009fde2: 9f3a         	ldr	r7, [sp, #0xe8]
7009fde4: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009fde8: 46ee         	mov	lr, sp
7009fdea: f8ce 8014    	str.w	r8, [lr, #0x14]
7009fdee: f8ce 7010    	str.w	r7, [lr, #0x10]
7009fdf2: f8ce 600c    	str.w	r6, [lr, #0xc]
7009fdf6: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fdfa: 0fe4         	lsrs	r4, r4, #0x1f
7009fdfc: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fe00: f8ce c000    	str.w	r12, [lr]
7009fe04: f00b fc74    	bl	0x700ab6f0 <_ntoa_long> @ imm = #0xb8e8
7009fe08: 9037         	str	r0, [sp, #0xdc]
7009fe0a: e7ff         	b	0x7009fe0c <_vsnprintf+0x5ac> @ imm = #-0x2
7009fe0c: e7ff         	b	0x7009fe0e <_vsnprintf+0x5ae> @ imm = #-0x2
7009fe0e: e09c         	b	0x7009ff4a <_vsnprintf+0x6ea> @ imm = #0x138
7009fe10: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fe14: 0780         	lsls	r0, r0, #0x1e
7009fe16: 2800         	cmp	r0, #0x0
7009fe18: d52f         	bpl	0x7009fe7a <_vsnprintf+0x61a> @ imm = #0x5e
7009fe1a: e7ff         	b	0x7009fe1c <_vsnprintf+0x5bc> @ imm = #-0x2
7009fe1c: 983f         	ldr	r0, [sp, #0xfc]
7009fe1e: 993e         	ldr	r1, [sp, #0xf8]
7009fe20: 9a37         	ldr	r2, [sp, #0xdc]
7009fe22: 9b3d         	ldr	r3, [sp, #0xf4]
7009fe24: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009fe28: f10c 0c07    	add.w	r12, r12, #0x7
7009fe2c: f02c 0e07    	bic	lr, r12, #0x7
7009fe30: f10e 0c08    	add.w	r12, lr, #0x8
7009fe34: f8cd c100    	str.w	r12, [sp, #0x100]
7009fe38: f8de c000    	ldr.w	r12, [lr]
7009fe3c: f8de 4004    	ldr.w	r4, [lr, #0x4]
7009fe40: 9e34         	ldr	r6, [sp, #0xd0]
7009fe42: 9d39         	ldr	r5, [sp, #0xe4]
7009fe44: 9f3a         	ldr	r7, [sp, #0xe8]
7009fe46: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009fe4a: 46ee         	mov	lr, sp
7009fe4c: f8cd e04c    	str.w	lr, [sp, #0x4c]
7009fe50: f8ce 8020    	str.w	r8, [lr, #0x20]
7009fe54: f8ce 701c    	str.w	r7, [lr, #0x1c]
7009fe58: f8ce 5018    	str.w	r5, [lr, #0x18]
7009fe5c: 2500         	movs	r5, #0x0
7009fe5e: f8ce 5014    	str.w	r5, [lr, #0x14]
7009fe62: f8ce 6010    	str.w	r6, [lr, #0x10]
7009fe66: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fe6a: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fe6e: f8ce c000    	str.w	r12, [lr]
7009fe72: f009 fd95    	bl	0x700a99a0 <_ntoa_long_long> @ imm = #0x9b2a
7009fe76: 9037         	str	r0, [sp, #0xdc]
7009fe78: e066         	b	0x7009ff48 <_vsnprintf+0x6e8> @ imm = #0xcc
7009fe7a: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fe7e: 07c0         	lsls	r0, r0, #0x1f
7009fe80: b310         	cbz	r0, 0x7009fec8 <_vsnprintf+0x668> @ imm = #0x44
7009fe82: e7ff         	b	0x7009fe84 <_vsnprintf+0x624> @ imm = #-0x2
7009fe84: 983f         	ldr	r0, [sp, #0xfc]
7009fe86: 993e         	ldr	r1, [sp, #0xf8]
7009fe88: 9a37         	ldr	r2, [sp, #0xdc]
7009fe8a: 9b3d         	ldr	r3, [sp, #0xf4]
7009fe8c: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009fe90: f10c 0e04    	add.w	lr, r12, #0x4
7009fe94: f8cd e100    	str.w	lr, [sp, #0x100]
7009fe98: f8dc c000    	ldr.w	r12, [r12]
7009fe9c: 9c34         	ldr	r4, [sp, #0xd0]
7009fe9e: 9d39         	ldr	r5, [sp, #0xe4]
7009fea0: 9e3a         	ldr	r6, [sp, #0xe8]
7009fea2: 9f3b         	ldr	r7, [sp, #0xec]
7009fea4: 46ee         	mov	lr, sp
7009fea6: f8ce 7014    	str.w	r7, [lr, #0x14]
7009feaa: f8ce 6010    	str.w	r6, [lr, #0x10]
7009feae: f8ce 500c    	str.w	r5, [lr, #0xc]
7009feb2: f8ce 4008    	str.w	r4, [lr, #0x8]
7009feb6: 2400         	movs	r4, #0x0
7009feb8: f8ce 4004    	str.w	r4, [lr, #0x4]
7009febc: f8ce c000    	str.w	r12, [lr]
7009fec0: f00b fc16    	bl	0x700ab6f0 <_ntoa_long> @ imm = #0xb82c
7009fec4: 9037         	str	r0, [sp, #0xdc]
7009fec6: e03e         	b	0x7009ff46 <_vsnprintf+0x6e6> @ imm = #0x7c
7009fec8: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009fecc: 0640         	lsls	r0, r0, #0x19
7009fece: 2800         	cmp	r0, #0x0
7009fed0: d506         	bpl	0x7009fee0 <_vsnprintf+0x680> @ imm = #0xc
7009fed2: e7ff         	b	0x7009fed4 <_vsnprintf+0x674> @ imm = #-0x2
7009fed4: 9840         	ldr	r0, [sp, #0x100]
7009fed6: 1d01         	adds	r1, r0, #0x4
7009fed8: 9140         	str	r1, [sp, #0x100]
7009feda: 7800         	ldrb	r0, [r0]
7009fedc: 9012         	str	r0, [sp, #0x48]
7009fede: e014         	b	0x7009ff0a <_vsnprintf+0x6aa> @ imm = #0x28
7009fee0: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009fee4: 0600         	lsls	r0, r0, #0x18
7009fee6: 2800         	cmp	r0, #0x0
7009fee8: d506         	bpl	0x7009fef8 <_vsnprintf+0x698> @ imm = #0xc
7009feea: e7ff         	b	0x7009feec <_vsnprintf+0x68c> @ imm = #-0x2
7009feec: 9840         	ldr	r0, [sp, #0x100]
7009feee: 1d01         	adds	r1, r0, #0x4
7009fef0: 9140         	str	r1, [sp, #0x100]
7009fef2: 8800         	ldrh	r0, [r0]
7009fef4: 9011         	str	r0, [sp, #0x44]
7009fef6: e005         	b	0x7009ff04 <_vsnprintf+0x6a4> @ imm = #0xa
7009fef8: 9840         	ldr	r0, [sp, #0x100]
7009fefa: 1d01         	adds	r1, r0, #0x4
7009fefc: 9140         	str	r1, [sp, #0x100]
7009fefe: 6800         	ldr	r0, [r0]
7009ff00: 9011         	str	r0, [sp, #0x44]
7009ff02: e7ff         	b	0x7009ff04 <_vsnprintf+0x6a4> @ imm = #-0x2
7009ff04: 9811         	ldr	r0, [sp, #0x44]
7009ff06: 9012         	str	r0, [sp, #0x48]
7009ff08: e7ff         	b	0x7009ff0a <_vsnprintf+0x6aa> @ imm = #-0x2
7009ff0a: 9812         	ldr	r0, [sp, #0x48]
7009ff0c: 902f         	str	r0, [sp, #0xbc]
7009ff0e: 983f         	ldr	r0, [sp, #0xfc]
7009ff10: 993e         	ldr	r1, [sp, #0xf8]
7009ff12: 9a37         	ldr	r2, [sp, #0xdc]
7009ff14: 9b3d         	ldr	r3, [sp, #0xf4]
7009ff16: f8dd c0bc    	ldr.w	r12, [sp, #0xbc]
7009ff1a: 9c34         	ldr	r4, [sp, #0xd0]
7009ff1c: 9d39         	ldr	r5, [sp, #0xe4]
7009ff1e: 9e3a         	ldr	r6, [sp, #0xe8]
7009ff20: 9f3b         	ldr	r7, [sp, #0xec]
7009ff22: 46ee         	mov	lr, sp
7009ff24: f8ce 7014    	str.w	r7, [lr, #0x14]
7009ff28: f8ce 6010    	str.w	r6, [lr, #0x10]
7009ff2c: f8ce 500c    	str.w	r5, [lr, #0xc]
7009ff30: f8ce 4008    	str.w	r4, [lr, #0x8]
7009ff34: 2400         	movs	r4, #0x0
7009ff36: f8ce 4004    	str.w	r4, [lr, #0x4]
7009ff3a: f8ce c000    	str.w	r12, [lr]
7009ff3e: f00b fbd7    	bl	0x700ab6f0 <_ntoa_long> @ imm = #0xb7ae
7009ff42: 9037         	str	r0, [sp, #0xdc]
7009ff44: e7ff         	b	0x7009ff46 <_vsnprintf+0x6e6> @ imm = #-0x2
7009ff46: e7ff         	b	0x7009ff48 <_vsnprintf+0x6e8> @ imm = #-0x2
7009ff48: e7ff         	b	0x7009ff4a <_vsnprintf+0x6ea> @ imm = #-0x2
7009ff4a: 983c         	ldr	r0, [sp, #0xf0]
7009ff4c: 3001         	adds	r0, #0x1
7009ff4e: 903c         	str	r0, [sp, #0xf0]
7009ff50: e183         	b	0x700a025a <_vsnprintf+0x9fa> @ imm = #0x306
7009ff52: 983c         	ldr	r0, [sp, #0xf0]
7009ff54: 7800         	ldrb	r0, [r0]
7009ff56: 2846         	cmp	r0, #0x46
7009ff58: d105         	bne	0x7009ff66 <_vsnprintf+0x706> @ imm = #0xa
7009ff5a: e7ff         	b	0x7009ff5c <_vsnprintf+0x6fc> @ imm = #-0x2
7009ff5c: 983b         	ldr	r0, [sp, #0xec]
7009ff5e: f040 0020    	orr	r0, r0, #0x20
7009ff62: 903b         	str	r0, [sp, #0xec]
7009ff64: e7ff         	b	0x7009ff66 <_vsnprintf+0x706> @ imm = #-0x2
7009ff66: 983f         	ldr	r0, [sp, #0xfc]
7009ff68: 993e         	ldr	r1, [sp, #0xf8]
7009ff6a: 9a37         	ldr	r2, [sp, #0xdc]
7009ff6c: 9b3d         	ldr	r3, [sp, #0xf4]
7009ff6e: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009ff72: f10c 0c07    	add.w	r12, r12, #0x7
7009ff76: f02c 0c07    	bic	r12, r12, #0x7
7009ff7a: f10c 0e08    	add.w	lr, r12, #0x8
7009ff7e: f8cd e100    	str.w	lr, [sp, #0x100]
7009ff82: ed9c 0b00    	vldr	d0, [r12]
7009ff86: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
7009ff8a: 9c3a         	ldr	r4, [sp, #0xe8]
7009ff8c: 9d3b         	ldr	r5, [sp, #0xec]
7009ff8e: 46ee         	mov	lr, sp
7009ff90: f8ce 5008    	str.w	r5, [lr, #0x8]
7009ff94: f8ce 4004    	str.w	r4, [lr, #0x4]
7009ff98: f8ce c000    	str.w	r12, [lr]
7009ff9c: f000 fc78    	bl	0x700a0890 <_ftoa>      @ imm = #0x8f0
7009ffa0: 9037         	str	r0, [sp, #0xdc]
7009ffa2: 983c         	ldr	r0, [sp, #0xf0]
7009ffa4: 3001         	adds	r0, #0x1
7009ffa6: 903c         	str	r0, [sp, #0xf0]
7009ffa8: e157         	b	0x700a025a <_vsnprintf+0x9fa> @ imm = #0x2ae
7009ffaa: 983c         	ldr	r0, [sp, #0xf0]
7009ffac: 7800         	ldrb	r0, [r0]
7009ffae: 2867         	cmp	r0, #0x67
7009ffb0: d005         	beq	0x7009ffbe <_vsnprintf+0x75e> @ imm = #0xa
7009ffb2: e7ff         	b	0x7009ffb4 <_vsnprintf+0x754> @ imm = #-0x2
7009ffb4: 983c         	ldr	r0, [sp, #0xf0]
7009ffb6: 7800         	ldrb	r0, [r0]
7009ffb8: 2847         	cmp	r0, #0x47
7009ffba: d105         	bne	0x7009ffc8 <_vsnprintf+0x768> @ imm = #0xa
7009ffbc: e7ff         	b	0x7009ffbe <_vsnprintf+0x75e> @ imm = #-0x2
7009ffbe: 983b         	ldr	r0, [sp, #0xec]
7009ffc0: f440 6000    	orr	r0, r0, #0x800
7009ffc4: 903b         	str	r0, [sp, #0xec]
7009ffc6: e7ff         	b	0x7009ffc8 <_vsnprintf+0x768> @ imm = #-0x2
7009ffc8: 983c         	ldr	r0, [sp, #0xf0]
7009ffca: 7800         	ldrb	r0, [r0]
7009ffcc: 2845         	cmp	r0, #0x45
7009ffce: d005         	beq	0x7009ffdc <_vsnprintf+0x77c> @ imm = #0xa
7009ffd0: e7ff         	b	0x7009ffd2 <_vsnprintf+0x772> @ imm = #-0x2
7009ffd2: 983c         	ldr	r0, [sp, #0xf0]
7009ffd4: 7800         	ldrb	r0, [r0]
7009ffd6: 2847         	cmp	r0, #0x47
7009ffd8: d105         	bne	0x7009ffe6 <_vsnprintf+0x786> @ imm = #0xa
7009ffda: e7ff         	b	0x7009ffdc <_vsnprintf+0x77c> @ imm = #-0x2
7009ffdc: 983b         	ldr	r0, [sp, #0xec]
7009ffde: f040 0020    	orr	r0, r0, #0x20
7009ffe2: 903b         	str	r0, [sp, #0xec]
7009ffe4: e7ff         	b	0x7009ffe6 <_vsnprintf+0x786> @ imm = #-0x2
7009ffe6: 983f         	ldr	r0, [sp, #0xfc]
7009ffe8: 993e         	ldr	r1, [sp, #0xf8]
7009ffea: 9a37         	ldr	r2, [sp, #0xdc]
7009ffec: 9b3d         	ldr	r3, [sp, #0xf4]
7009ffee: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009fff2: f10c 0c07    	add.w	r12, r12, #0x7
7009fff6: f02c 0c07    	bic	r12, r12, #0x7
7009fffa: f10c 0e08    	add.w	lr, r12, #0x8
7009fffe: f8cd e100    	str.w	lr, [sp, #0x100]
700a0002: ed9c 0b00    	vldr	d0, [r12]
700a0006: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
700a000a: 9c3a         	ldr	r4, [sp, #0xe8]
700a000c: 9d3b         	ldr	r5, [sp, #0xec]
700a000e: 46ee         	mov	lr, sp
700a0010: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0014: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0018: f8ce c000    	str.w	r12, [lr]
700a001c: f000 ff30    	bl	0x700a0e80 <_etoa>      @ imm = #0xe60
700a0020: 9037         	str	r0, [sp, #0xdc]
700a0022: 983c         	ldr	r0, [sp, #0xf0]
700a0024: 3001         	adds	r0, #0x1
700a0026: 903c         	str	r0, [sp, #0xf0]
700a0028: e117         	b	0x700a025a <_vsnprintf+0x9fa> @ imm = #0x22e
700a002a: 2001         	movs	r0, #0x1
700a002c: 902e         	str	r0, [sp, #0xb8]
700a002e: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a0032: 0780         	lsls	r0, r0, #0x1e
700a0034: 2800         	cmp	r0, #0x0
700a0036: d413         	bmi	0x700a0060 <_vsnprintf+0x800> @ imm = #0x26
700a0038: e7ff         	b	0x700a003a <_vsnprintf+0x7da> @ imm = #-0x2
700a003a: e7ff         	b	0x700a003c <_vsnprintf+0x7dc> @ imm = #-0x2
700a003c: 982e         	ldr	r0, [sp, #0xb8]
700a003e: 1c41         	adds	r1, r0, #0x1
700a0040: 912e         	str	r1, [sp, #0xb8]
700a0042: 993a         	ldr	r1, [sp, #0xe8]
700a0044: 4288         	cmp	r0, r1
700a0046: d20a         	bhs	0x700a005e <_vsnprintf+0x7fe> @ imm = #0x14
700a0048: e7ff         	b	0x700a004a <_vsnprintf+0x7ea> @ imm = #-0x2
700a004a: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a004e: 993e         	ldr	r1, [sp, #0xf8]
700a0050: 9a37         	ldr	r2, [sp, #0xdc]
700a0052: 1c50         	adds	r0, r2, #0x1
700a0054: 9037         	str	r0, [sp, #0xdc]
700a0056: 9b3d         	ldr	r3, [sp, #0xf4]
700a0058: 2020         	movs	r0, #0x20
700a005a: 47e0         	blx	r12
700a005c: e7ee         	b	0x700a003c <_vsnprintf+0x7dc> @ imm = #-0x24
700a005e: e7ff         	b	0x700a0060 <_vsnprintf+0x800> @ imm = #-0x2
700a0060: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0064: 9840         	ldr	r0, [sp, #0x100]
700a0066: 1d01         	adds	r1, r0, #0x4
700a0068: 9140         	str	r1, [sp, #0x100]
700a006a: 7800         	ldrb	r0, [r0]
700a006c: 993e         	ldr	r1, [sp, #0xf8]
700a006e: 9a37         	ldr	r2, [sp, #0xdc]
700a0070: 1c53         	adds	r3, r2, #0x1
700a0072: 9337         	str	r3, [sp, #0xdc]
700a0074: 9b3d         	ldr	r3, [sp, #0xf4]
700a0076: 47e0         	blx	r12
700a0078: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a007c: 0780         	lsls	r0, r0, #0x1e
700a007e: 2800         	cmp	r0, #0x0
700a0080: d513         	bpl	0x700a00aa <_vsnprintf+0x84a> @ imm = #0x26
700a0082: e7ff         	b	0x700a0084 <_vsnprintf+0x824> @ imm = #-0x2
700a0084: e7ff         	b	0x700a0086 <_vsnprintf+0x826> @ imm = #-0x2
700a0086: 982e         	ldr	r0, [sp, #0xb8]
700a0088: 1c41         	adds	r1, r0, #0x1
700a008a: 912e         	str	r1, [sp, #0xb8]
700a008c: 993a         	ldr	r1, [sp, #0xe8]
700a008e: 4288         	cmp	r0, r1
700a0090: d20a         	bhs	0x700a00a8 <_vsnprintf+0x848> @ imm = #0x14
700a0092: e7ff         	b	0x700a0094 <_vsnprintf+0x834> @ imm = #-0x2
700a0094: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0098: 993e         	ldr	r1, [sp, #0xf8]
700a009a: 9a37         	ldr	r2, [sp, #0xdc]
700a009c: 1c50         	adds	r0, r2, #0x1
700a009e: 9037         	str	r0, [sp, #0xdc]
700a00a0: 9b3d         	ldr	r3, [sp, #0xf4]
700a00a2: 2020         	movs	r0, #0x20
700a00a4: 47e0         	blx	r12
700a00a6: e7ee         	b	0x700a0086 <_vsnprintf+0x826> @ imm = #-0x24
700a00a8: e7ff         	b	0x700a00aa <_vsnprintf+0x84a> @ imm = #-0x2
700a00aa: 983c         	ldr	r0, [sp, #0xf0]
700a00ac: 3001         	adds	r0, #0x1
700a00ae: 903c         	str	r0, [sp, #0xf0]
700a00b0: e0d3         	b	0x700a025a <_vsnprintf+0x9fa> @ imm = #0x1a6
700a00b2: 9840         	ldr	r0, [sp, #0x100]
700a00b4: 1d01         	adds	r1, r0, #0x4
700a00b6: 9140         	str	r1, [sp, #0x100]
700a00b8: 6800         	ldr	r0, [r0]
700a00ba: 902d         	str	r0, [sp, #0xb4]
700a00bc: 982d         	ldr	r0, [sp, #0xb4]
700a00be: 9010         	str	r0, [sp, #0x40]
700a00c0: 9839         	ldr	r0, [sp, #0xe4]
700a00c2: b118         	cbz	r0, 0x700a00cc <_vsnprintf+0x86c> @ imm = #0x6
700a00c4: e7ff         	b	0x700a00c6 <_vsnprintf+0x866> @ imm = #-0x2
700a00c6: 9839         	ldr	r0, [sp, #0xe4]
700a00c8: 900f         	str	r0, [sp, #0x3c]
700a00ca: e003         	b	0x700a00d4 <_vsnprintf+0x874> @ imm = #0x6
700a00cc: f04f 30ff    	mov.w	r0, #0xffffffff
700a00d0: 900f         	str	r0, [sp, #0x3c]
700a00d2: e7ff         	b	0x700a00d4 <_vsnprintf+0x874> @ imm = #-0x2
700a00d4: 9810         	ldr	r0, [sp, #0x40]
700a00d6: 990f         	ldr	r1, [sp, #0x3c]
700a00d8: f013 fb2a    	bl	0x700b3730 <_strnlen_s> @ imm = #0x13654
700a00dc: 902c         	str	r0, [sp, #0xb0]
700a00de: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
700a00e2: 0740         	lsls	r0, r0, #0x1d
700a00e4: 2800         	cmp	r0, #0x0
700a00e6: d50e         	bpl	0x700a0106 <_vsnprintf+0x8a6> @ imm = #0x1c
700a00e8: e7ff         	b	0x700a00ea <_vsnprintf+0x88a> @ imm = #-0x2
700a00ea: 982c         	ldr	r0, [sp, #0xb0]
700a00ec: 9939         	ldr	r1, [sp, #0xe4]
700a00ee: 4288         	cmp	r0, r1
700a00f0: d203         	bhs	0x700a00fa <_vsnprintf+0x89a> @ imm = #0x6
700a00f2: e7ff         	b	0x700a00f4 <_vsnprintf+0x894> @ imm = #-0x2
700a00f4: 982c         	ldr	r0, [sp, #0xb0]
700a00f6: 900e         	str	r0, [sp, #0x38]
700a00f8: e002         	b	0x700a0100 <_vsnprintf+0x8a0> @ imm = #0x4
700a00fa: 9839         	ldr	r0, [sp, #0xe4]
700a00fc: 900e         	str	r0, [sp, #0x38]
700a00fe: e7ff         	b	0x700a0100 <_vsnprintf+0x8a0> @ imm = #-0x2
700a0100: 980e         	ldr	r0, [sp, #0x38]
700a0102: 902c         	str	r0, [sp, #0xb0]
700a0104: e7ff         	b	0x700a0106 <_vsnprintf+0x8a6> @ imm = #-0x2
700a0106: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a010a: 0780         	lsls	r0, r0, #0x1e
700a010c: 2800         	cmp	r0, #0x0
700a010e: d413         	bmi	0x700a0138 <_vsnprintf+0x8d8> @ imm = #0x26
700a0110: e7ff         	b	0x700a0112 <_vsnprintf+0x8b2> @ imm = #-0x2
700a0112: e7ff         	b	0x700a0114 <_vsnprintf+0x8b4> @ imm = #-0x2
700a0114: 982c         	ldr	r0, [sp, #0xb0]
700a0116: 1c41         	adds	r1, r0, #0x1
700a0118: 912c         	str	r1, [sp, #0xb0]
700a011a: 993a         	ldr	r1, [sp, #0xe8]
700a011c: 4288         	cmp	r0, r1
700a011e: d20a         	bhs	0x700a0136 <_vsnprintf+0x8d6> @ imm = #0x14
700a0120: e7ff         	b	0x700a0122 <_vsnprintf+0x8c2> @ imm = #-0x2
700a0122: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0126: 993e         	ldr	r1, [sp, #0xf8]
700a0128: 9a37         	ldr	r2, [sp, #0xdc]
700a012a: 1c50         	adds	r0, r2, #0x1
700a012c: 9037         	str	r0, [sp, #0xdc]
700a012e: 9b3d         	ldr	r3, [sp, #0xf4]
700a0130: 2020         	movs	r0, #0x20
700a0132: 47e0         	blx	r12
700a0134: e7ee         	b	0x700a0114 <_vsnprintf+0x8b4> @ imm = #-0x24
700a0136: e7ff         	b	0x700a0138 <_vsnprintf+0x8d8> @ imm = #-0x2
700a0138: e7ff         	b	0x700a013a <_vsnprintf+0x8da> @ imm = #-0x2
700a013a: 982d         	ldr	r0, [sp, #0xb4]
700a013c: 7801         	ldrb	r1, [r0]
700a013e: 2000         	movs	r0, #0x0
700a0140: 900d         	str	r0, [sp, #0x34]
700a0142: b1a1         	cbz	r1, 0x700a016e <_vsnprintf+0x90e> @ imm = #0x28
700a0144: e7ff         	b	0x700a0146 <_vsnprintf+0x8e6> @ imm = #-0x2
700a0146: 2001         	movs	r0, #0x1
700a0148: f89d 10ed    	ldrb.w	r1, [sp, #0xed]
700a014c: ea4f 7141    	lsl.w	r1, r1, #0x1d
700a0150: 2900         	cmp	r1, #0x0
700a0152: 900c         	str	r0, [sp, #0x30]
700a0154: d508         	bpl	0x700a0168 <_vsnprintf+0x908> @ imm = #0x10
700a0156: e7ff         	b	0x700a0158 <_vsnprintf+0x8f8> @ imm = #-0x2
700a0158: 9839         	ldr	r0, [sp, #0xe4]
700a015a: 1e41         	subs	r1, r0, #0x1
700a015c: 9139         	str	r1, [sp, #0xe4]
700a015e: 2800         	cmp	r0, #0x0
700a0160: bf18         	it	ne
700a0162: 2001         	movne	r0, #0x1
700a0164: 900c         	str	r0, [sp, #0x30]
700a0166: e7ff         	b	0x700a0168 <_vsnprintf+0x908> @ imm = #-0x2
700a0168: 980c         	ldr	r0, [sp, #0x30]
700a016a: 900d         	str	r0, [sp, #0x34]
700a016c: e7ff         	b	0x700a016e <_vsnprintf+0x90e> @ imm = #-0x2
700a016e: 980d         	ldr	r0, [sp, #0x34]
700a0170: 07c0         	lsls	r0, r0, #0x1f
700a0172: b168         	cbz	r0, 0x700a0190 <_vsnprintf+0x930> @ imm = #0x1a
700a0174: e7ff         	b	0x700a0176 <_vsnprintf+0x916> @ imm = #-0x2
700a0176: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a017a: 982d         	ldr	r0, [sp, #0xb4]
700a017c: 1c41         	adds	r1, r0, #0x1
700a017e: 912d         	str	r1, [sp, #0xb4]
700a0180: 7800         	ldrb	r0, [r0]
700a0182: 993e         	ldr	r1, [sp, #0xf8]
700a0184: 9a37         	ldr	r2, [sp, #0xdc]
700a0186: 1c53         	adds	r3, r2, #0x1
700a0188: 9337         	str	r3, [sp, #0xdc]
700a018a: 9b3d         	ldr	r3, [sp, #0xf4]
700a018c: 47e0         	blx	r12
700a018e: e7d4         	b	0x700a013a <_vsnprintf+0x8da> @ imm = #-0x58
700a0190: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a0194: 0780         	lsls	r0, r0, #0x1e
700a0196: 2800         	cmp	r0, #0x0
700a0198: d513         	bpl	0x700a01c2 <_vsnprintf+0x962> @ imm = #0x26
700a019a: e7ff         	b	0x700a019c <_vsnprintf+0x93c> @ imm = #-0x2
700a019c: e7ff         	b	0x700a019e <_vsnprintf+0x93e> @ imm = #-0x2
700a019e: 982c         	ldr	r0, [sp, #0xb0]
700a01a0: 1c41         	adds	r1, r0, #0x1
700a01a2: 912c         	str	r1, [sp, #0xb0]
700a01a4: 993a         	ldr	r1, [sp, #0xe8]
700a01a6: 4288         	cmp	r0, r1
700a01a8: d20a         	bhs	0x700a01c0 <_vsnprintf+0x960> @ imm = #0x14
700a01aa: e7ff         	b	0x700a01ac <_vsnprintf+0x94c> @ imm = #-0x2
700a01ac: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a01b0: 993e         	ldr	r1, [sp, #0xf8]
700a01b2: 9a37         	ldr	r2, [sp, #0xdc]
700a01b4: 1c50         	adds	r0, r2, #0x1
700a01b6: 9037         	str	r0, [sp, #0xdc]
700a01b8: 9b3d         	ldr	r3, [sp, #0xf4]
700a01ba: 2020         	movs	r0, #0x20
700a01bc: 47e0         	blx	r12
700a01be: e7ee         	b	0x700a019e <_vsnprintf+0x93e> @ imm = #-0x24
700a01c0: e7ff         	b	0x700a01c2 <_vsnprintf+0x962> @ imm = #-0x2
700a01c2: 983c         	ldr	r0, [sp, #0xf0]
700a01c4: 3001         	adds	r0, #0x1
700a01c6: 903c         	str	r0, [sp, #0xf0]
700a01c8: e047         	b	0x700a025a <_vsnprintf+0x9fa> @ imm = #0x8e
700a01ca: 2008         	movs	r0, #0x8
700a01cc: 903a         	str	r0, [sp, #0xe8]
700a01ce: 983b         	ldr	r0, [sp, #0xec]
700a01d0: f040 0021    	orr	r0, r0, #0x21
700a01d4: 903b         	str	r0, [sp, #0xec]
700a01d6: 2400         	movs	r4, #0x0
700a01d8: f88d 40af    	strb.w	r4, [sp, #0xaf]
700a01dc: 983f         	ldr	r0, [sp, #0xfc]
700a01de: 993e         	ldr	r1, [sp, #0xf8]
700a01e0: 9a37         	ldr	r2, [sp, #0xdc]
700a01e2: 9b3d         	ldr	r3, [sp, #0xf4]
700a01e4: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a01e8: f10c 0e04    	add.w	lr, r12, #0x4
700a01ec: f8cd e100    	str.w	lr, [sp, #0x100]
700a01f0: f8dc c000    	ldr.w	r12, [r12]
700a01f4: 9d39         	ldr	r5, [sp, #0xe4]
700a01f6: 9e3a         	ldr	r6, [sp, #0xe8]
700a01f8: 9f3b         	ldr	r7, [sp, #0xec]
700a01fa: 46ee         	mov	lr, sp
700a01fc: f8ce 7014    	str.w	r7, [lr, #0x14]
700a0200: f8ce 6010    	str.w	r6, [lr, #0x10]
700a0204: f8ce 500c    	str.w	r5, [lr, #0xc]
700a0208: 2510         	movs	r5, #0x10
700a020a: f8ce 5008    	str.w	r5, [lr, #0x8]
700a020e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0212: f8ce c000    	str.w	r12, [lr]
700a0216: f00b fa6b    	bl	0x700ab6f0 <_ntoa_long> @ imm = #0xb4d6
700a021a: 9037         	str	r0, [sp, #0xdc]
700a021c: 983c         	ldr	r0, [sp, #0xf0]
700a021e: 3001         	adds	r0, #0x1
700a0220: 903c         	str	r0, [sp, #0xf0]
700a0222: e01a         	b	0x700a025a <_vsnprintf+0x9fa> @ imm = #0x34
700a0224: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0228: 993e         	ldr	r1, [sp, #0xf8]
700a022a: 9a37         	ldr	r2, [sp, #0xdc]
700a022c: 1c50         	adds	r0, r2, #0x1
700a022e: 9037         	str	r0, [sp, #0xdc]
700a0230: 9b3d         	ldr	r3, [sp, #0xf4]
700a0232: 2025         	movs	r0, #0x25
700a0234: 47e0         	blx	r12
700a0236: 983c         	ldr	r0, [sp, #0xf0]
700a0238: 3001         	adds	r0, #0x1
700a023a: 903c         	str	r0, [sp, #0xf0]
700a023c: e00d         	b	0x700a025a <_vsnprintf+0x9fa> @ imm = #0x1a
700a023e: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0242: 983c         	ldr	r0, [sp, #0xf0]
700a0244: 7800         	ldrb	r0, [r0]
700a0246: 993e         	ldr	r1, [sp, #0xf8]
700a0248: 9a37         	ldr	r2, [sp, #0xdc]
700a024a: 1c53         	adds	r3, r2, #0x1
700a024c: 9337         	str	r3, [sp, #0xdc]
700a024e: 9b3d         	ldr	r3, [sp, #0xf4]
700a0250: 47e0         	blx	r12
700a0252: 983c         	ldr	r0, [sp, #0xf0]
700a0254: 3001         	adds	r0, #0x1
700a0256: 903c         	str	r0, [sp, #0xf0]
700a0258: e7ff         	b	0x700a025a <_vsnprintf+0x9fa> @ imm = #-0x2
700a025a: f7ff bb18    	b.w	0x7009f88e <_vsnprintf+0x2e> @ imm = #-0x9d0
700a025e: 983f         	ldr	r0, [sp, #0xfc]
700a0260: 900a         	str	r0, [sp, #0x28]
700a0262: 983e         	ldr	r0, [sp, #0xf8]
700a0264: 900b         	str	r0, [sp, #0x2c]
700a0266: 9837         	ldr	r0, [sp, #0xdc]
700a0268: 993d         	ldr	r1, [sp, #0xf4]
700a026a: 4288         	cmp	r0, r1
700a026c: d203         	bhs	0x700a0276 <_vsnprintf+0xa16> @ imm = #0x6
700a026e: e7ff         	b	0x700a0270 <_vsnprintf+0xa10> @ imm = #-0x2
700a0270: 9837         	ldr	r0, [sp, #0xdc]
700a0272: 9009         	str	r0, [sp, #0x24]
700a0274: e003         	b	0x700a027e <_vsnprintf+0xa1e> @ imm = #0x6
700a0276: 983d         	ldr	r0, [sp, #0xf4]
700a0278: 3801         	subs	r0, #0x1
700a027a: 9009         	str	r0, [sp, #0x24]
700a027c: e7ff         	b	0x700a027e <_vsnprintf+0xa1e> @ imm = #-0x2
700a027e: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a0282: 990b         	ldr	r1, [sp, #0x2c]
700a0284: 9a09         	ldr	r2, [sp, #0x24]
700a0286: 9b3d         	ldr	r3, [sp, #0xf4]
700a0288: 2000         	movs	r0, #0x0
700a028a: 47e0         	blx	r12
700a028c: 9837         	ldr	r0, [sp, #0xdc]
700a028e: b041         	add	sp, #0x104
700a0290: e8bd 83f0    	pop.w	{r4, r5, r6, r7, r8, r9, pc}

700a0294 <__aeabi_errno_addr>:
700a0294: e59f0000     	ldr	r0, [pc]                @ 0x700a029c <__aeabi_errno_addr+0x8>
700a0298: e12fff1e     	bx	lr
700a029c: 3c 83 0b 70  	.word	0x700b833c

700a02a0 <Sciclient_rmIrqRouteValidate>:
700a02a0: b580         	push	{r7, lr}
700a02a2: b09e         	sub	sp, #0x78
700a02a4: 901d         	str	r0, [sp, #0x74]
700a02a6: 2001         	movs	r0, #0x1
700a02a8: f88d 0073    	strb.w	r0, [sp, #0x73]
700a02ac: 2000         	movs	r0, #0x0
700a02ae: 9009         	str	r0, [sp, #0x24]
700a02b0: 9019         	str	r0, [sp, #0x64]
700a02b2: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a02b6: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a02ba: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a02be: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a02c2: 9014         	str	r0, [sp, #0x50]
700a02c4: 9013         	str	r0, [sp, #0x4c]
700a02c6: 9012         	str	r0, [sp, #0x48]
700a02c8: 9011         	str	r0, [sp, #0x44]
700a02ca: 9010         	str	r0, [sp, #0x40]
700a02cc: 900f         	str	r0, [sp, #0x3c]
700a02ce: 900e         	str	r0, [sp, #0x38]
700a02d0: 900d         	str	r0, [sp, #0x34]
700a02d2: 900c         	str	r0, [sp, #0x30]
700a02d4: 900b         	str	r0, [sp, #0x2c]
700a02d6: 900a         	str	r0, [sp, #0x28]
700a02d8: 981d         	ldr	r0, [sp, #0x74]
700a02da: 8a00         	ldrh	r0, [r0, #0x10]
700a02dc: 28ff         	cmp	r0, #0xff
700a02de: d12c         	bne	0x700a033a <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #0x58
700a02e0: e7ff         	b	0x700a02e2 <Sciclient_rmIrqRouteValidate+0x42> @ imm = #-0x2
700a02e2: 2000         	movs	r0, #0x0
700a02e4: f014 fd14    	bl	0x700b4d10 <Sciclient_rmPsGetIrqNode> @ imm = #0x14a28
700a02e8: 901a         	str	r0, [sp, #0x68]
700a02ea: 981a         	ldr	r0, [sp, #0x68]
700a02ec: b920         	cbnz	r0, 0x700a02f8 <Sciclient_rmIrqRouteValidate+0x58> @ imm = #0x8
700a02ee: e7ff         	b	0x700a02f0 <Sciclient_rmIrqRouteValidate+0x50> @ imm = #-0x2
700a02f0: 2000         	movs	r0, #0x0
700a02f2: f88d 0073    	strb.w	r0, [sp, #0x73]
700a02f6: e01f         	b	0x700a0338 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #0x3e
700a02f8: 981a         	ldr	r0, [sp, #0x68]
700a02fa: 6840         	ldr	r0, [r0, #0x4]
700a02fc: 9008         	str	r0, [sp, #0x20]
700a02fe: 2000         	movs	r0, #0x0
700a0300: f013 fb1e    	bl	0x700b3940 <Sciclient_rmPsGetIfIdx> @ imm = #0x1363c
700a0304: 4601         	mov	r1, r0
700a0306: 9808         	ldr	r0, [sp, #0x20]
700a0308: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a030c: 9018         	str	r0, [sp, #0x60]
700a030e: 981d         	ldr	r0, [sp, #0x74]
700a0310: 8900         	ldrh	r0, [r0, #0x8]
700a0312: 9918         	ldr	r1, [sp, #0x60]
700a0314: 8809         	ldrh	r1, [r1]
700a0316: 4288         	cmp	r0, r1
700a0318: db09         	blt	0x700a032e <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #0x12
700a031a: e7ff         	b	0x700a031c <Sciclient_rmIrqRouteValidate+0x7c> @ imm = #-0x2
700a031c: 981d         	ldr	r0, [sp, #0x74]
700a031e: 8900         	ldrh	r0, [r0, #0x8]
700a0320: 9a18         	ldr	r2, [sp, #0x60]
700a0322: 8811         	ldrh	r1, [r2]
700a0324: 8892         	ldrh	r2, [r2, #0x4]
700a0326: 4411         	add	r1, r2
700a0328: 4288         	cmp	r0, r1
700a032a: db04         	blt	0x700a0336 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #0x8
700a032c: e7ff         	b	0x700a032e <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #-0x2
700a032e: 2000         	movs	r0, #0x0
700a0330: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0334: e7ff         	b	0x700a0336 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #-0x2
700a0336: e7ff         	b	0x700a0338 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #-0x2
700a0338: e7ff         	b	0x700a033a <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #-0x2
700a033a: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a033e: 07c0         	lsls	r0, r0, #0x1f
700a0340: b148         	cbz	r0, 0x700a0356 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x12
700a0342: e7ff         	b	0x700a0344 <Sciclient_rmIrqRouteValidate+0xa4> @ imm = #-0x2
700a0344: f015 f8bc    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x15178
700a0348: 2801         	cmp	r0, #0x1
700a034a: d804         	bhi	0x700a0356 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x8
700a034c: e7ff         	b	0x700a034e <Sciclient_rmIrqRouteValidate+0xae> @ imm = #-0x2
700a034e: 2000         	movs	r0, #0x0
700a0350: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0354: e7ff         	b	0x700a0356 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #-0x2
700a0356: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a035a: 07c0         	lsls	r0, r0, #0x1f
700a035c: b150         	cbz	r0, 0x700a0374 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #0x14
700a035e: e7ff         	b	0x700a0360 <Sciclient_rmIrqRouteValidate+0xc0> @ imm = #-0x2
700a0360: 981d         	ldr	r0, [sp, #0x74]
700a0362: f00e fbb5    	bl	0x700aead0 <Sciclient_rmIrqCheckLoop> @ imm = #0xe76a
700a0366: b120         	cbz	r0, 0x700a0372 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #0x8
700a0368: e7ff         	b	0x700a036a <Sciclient_rmIrqRouteValidate+0xca> @ imm = #-0x2
700a036a: 2000         	movs	r0, #0x0
700a036c: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0370: e7ff         	b	0x700a0372 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #-0x2
700a0372: e7ff         	b	0x700a0374 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #-0x2
700a0374: 2000         	movs	r0, #0x0
700a0376: f8ad 0070    	strh.w	r0, [sp, #0x70]
700a037a: e7ff         	b	0x700a037c <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x2
700a037c: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0380: 9006         	str	r0, [sp, #0x18]
700a0382: f015 f89d    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x1513a
700a0386: 9906         	ldr	r1, [sp, #0x18]
700a0388: 4602         	mov	r2, r0
700a038a: 2000         	movs	r0, #0x0
700a038c: 4291         	cmp	r1, r2
700a038e: 9007         	str	r0, [sp, #0x1c]
700a0390: da04         	bge	0x700a039c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #0x8
700a0392: e7ff         	b	0x700a0394 <Sciclient_rmIrqRouteValidate+0xf4> @ imm = #-0x2
700a0394: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a0398: 9007         	str	r0, [sp, #0x1c]
700a039a: e7ff         	b	0x700a039c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #-0x2
700a039c: 9807         	ldr	r0, [sp, #0x1c]
700a039e: 07c0         	lsls	r0, r0, #0x1f
700a03a0: 2800         	cmp	r0, #0x0
700a03a2: f000 826f    	beq.w	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x4de
700a03a6: e7ff         	b	0x700a03a8 <Sciclient_rmIrqRouteValidate+0x108> @ imm = #-0x2
700a03a8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a03ac: f014 fcb0    	bl	0x700b4d10 <Sciclient_rmPsGetIrqNode> @ imm = #0x14960
700a03b0: 901a         	str	r0, [sp, #0x68]
700a03b2: 981a         	ldr	r0, [sp, #0x68]
700a03b4: 6840         	ldr	r0, [r0, #0x4]
700a03b6: 9004         	str	r0, [sp, #0x10]
700a03b8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a03bc: f013 fac0    	bl	0x700b3940 <Sciclient_rmPsGetIfIdx> @ imm = #0x13580
700a03c0: 4601         	mov	r1, r0
700a03c2: 9804         	ldr	r0, [sp, #0x10]
700a03c4: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a03c8: 9018         	str	r0, [sp, #0x60]
700a03ca: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a03ce: 9005         	str	r0, [sp, #0x14]
700a03d0: f015 f876    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x150ec
700a03d4: 4601         	mov	r1, r0
700a03d6: 9805         	ldr	r0, [sp, #0x14]
700a03d8: 3901         	subs	r1, #0x1
700a03da: 4288         	cmp	r0, r1
700a03dc: d20f         	bhs	0x700a03fe <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #0x1e
700a03de: e7ff         	b	0x700a03e0 <Sciclient_rmIrqRouteValidate+0x140> @ imm = #-0x2
700a03e0: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a03e4: 3001         	adds	r0, #0x1
700a03e6: b280         	uxth	r0, r0
700a03e8: f014 fc92    	bl	0x700b4d10 <Sciclient_rmPsGetIrqNode> @ imm = #0x14924
700a03ec: 9019         	str	r0, [sp, #0x64]
700a03ee: 9819         	ldr	r0, [sp, #0x64]
700a03f0: b920         	cbnz	r0, 0x700a03fc <Sciclient_rmIrqRouteValidate+0x15c> @ imm = #0x8
700a03f2: e7ff         	b	0x700a03f4 <Sciclient_rmIrqRouteValidate+0x154> @ imm = #-0x2
700a03f4: 2000         	movs	r0, #0x0
700a03f6: f88d 0073    	strb.w	r0, [sp, #0x73]
700a03fa: e243         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x486
700a03fc: e7ff         	b	0x700a03fe <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #-0x2
700a03fe: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0402: b158         	cbz	r0, 0x700a041c <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #0x16
700a0404: e7ff         	b	0x700a0406 <Sciclient_rmIrqRouteValidate+0x166> @ imm = #-0x2
700a0406: 981a         	ldr	r0, [sp, #0x68]
700a0408: 8800         	ldrh	r0, [r0]
700a040a: f014 f801    	bl	0x700b4410 <Sciclient_rmIrIsIr> @ imm = #0x14002
700a040e: b920         	cbnz	r0, 0x700a041a <Sciclient_rmIrqRouteValidate+0x17a> @ imm = #0x8
700a0410: e7ff         	b	0x700a0412 <Sciclient_rmIrqRouteValidate+0x172> @ imm = #-0x2
700a0412: 2000         	movs	r0, #0x0
700a0414: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0418: e234         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x468
700a041a: e7ff         	b	0x700a041c <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #-0x2
700a041c: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0420: 2800         	cmp	r0, #0x0
700a0422: f040 8080    	bne.w	0x700a0526 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0x100
700a0426: e7ff         	b	0x700a0428 <Sciclient_rmIrqRouteValidate+0x188> @ imm = #-0x2
700a0428: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a042c: 9003         	str	r0, [sp, #0xc]
700a042e: f015 f847    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x1508e
700a0432: 4601         	mov	r1, r0
700a0434: 9803         	ldr	r0, [sp, #0xc]
700a0436: 3901         	subs	r1, #0x1
700a0438: 4288         	cmp	r0, r1
700a043a: d274         	bhs	0x700a0526 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0xe8
700a043c: e7ff         	b	0x700a043e <Sciclient_rmIrqRouteValidate+0x19e> @ imm = #-0x2
700a043e: 981a         	ldr	r0, [sp, #0x68]
700a0440: 8800         	ldrh	r0, [r0]
700a0442: f013 ffcd    	bl	0x700b43e0 <Sciclient_rmIaIsIa> @ imm = #0x13f9a
700a0446: 2800         	cmp	r0, #0x0
700a0448: d049         	beq	0x700a04de <Sciclient_rmIrqRouteValidate+0x23e> @ imm = #0x92
700a044a: e7ff         	b	0x700a044c <Sciclient_rmIrqRouteValidate+0x1ac> @ imm = #-0x2
700a044c: 2000         	movs	r0, #0x0
700a044e: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0452: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a0456: 9a18         	ldr	r2, [sp, #0x60]
700a0458: 8850         	ldrh	r0, [r2, #0x2]
700a045a: 991d         	ldr	r1, [sp, #0x74]
700a045c: 8a49         	ldrh	r1, [r1, #0x12]
700a045e: 8812         	ldrh	r2, [r2]
700a0460: 1a89         	subs	r1, r1, r2
700a0462: 4408         	add	r0, r1
700a0464: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0468: 981d         	ldr	r0, [sp, #0x74]
700a046a: 8a40         	ldrh	r0, [r0, #0x12]
700a046c: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a0470: 2001         	movs	r0, #0x1
700a0472: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0476: 9819         	ldr	r0, [sp, #0x64]
700a0478: b160         	cbz	r0, 0x700a0494 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x18
700a047a: e7ff         	b	0x700a047c <Sciclient_rmIrqRouteValidate+0x1dc> @ imm = #-0x2
700a047c: 9819         	ldr	r0, [sp, #0x64]
700a047e: 8800         	ldrh	r0, [r0]
700a0480: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0484: f00c fafc    	bl	0x700aca80 <Sciclient_rmIrInpIsFree> @ imm = #0xc5f8
700a0488: b920         	cbnz	r0, 0x700a0494 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x8
700a048a: e7ff         	b	0x700a048c <Sciclient_rmIrqRouteValidate+0x1ec> @ imm = #-0x2
700a048c: 2001         	movs	r0, #0x1
700a048e: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a0492: e7ff         	b	0x700a0494 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #-0x2
700a0494: 981d         	ldr	r0, [sp, #0x74]
700a0496: 6800         	ldr	r0, [r0]
700a0498: 2110         	movs	r1, #0x10
700a049a: f014 f8c1    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x14182
700a049e: b1e8         	cbz	r0, 0x700a04dc <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #0x3a
700a04a0: e7ff         	b	0x700a04a2 <Sciclient_rmIrqRouteValidate+0x202> @ imm = #-0x2
700a04a2: 981d         	ldr	r0, [sp, #0x74]
700a04a4: 89c0         	ldrh	r0, [r0, #0xe]
700a04a6: 9016         	str	r0, [sp, #0x58]
700a04a8: 981a         	ldr	r0, [sp, #0x68]
700a04aa: 8800         	ldrh	r0, [r0]
700a04ac: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
700a04b0: f012 f8c6    	bl	0x700b2640 <Sciclient_rmIaValidateGlobalEvt> @ imm = #0x1218c
700a04b4: b968         	cbnz	r0, 0x700a04d2 <Sciclient_rmIrqRouteValidate+0x232> @ imm = #0x1a
700a04b6: e7ff         	b	0x700a04b8 <Sciclient_rmIrqRouteValidate+0x218> @ imm = #-0x2
700a04b8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a04bc: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
700a04c0: f012 feb6    	bl	0x700b3230 <Sciclient_rmPsSetInp> @ imm = #0x12d6c
700a04c4: b120         	cbz	r0, 0x700a04d0 <Sciclient_rmIrqRouteValidate+0x230> @ imm = #0x8
700a04c6: e7ff         	b	0x700a04c8 <Sciclient_rmIrqRouteValidate+0x228> @ imm = #-0x2
700a04c8: 2000         	movs	r0, #0x0
700a04ca: f88d 0073    	strb.w	r0, [sp, #0x73]
700a04ce: e1d9         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3b2
700a04d0: e003         	b	0x700a04da <Sciclient_rmIrqRouteValidate+0x23a> @ imm = #0x6
700a04d2: 2000         	movs	r0, #0x0
700a04d4: f88d 0073    	strb.w	r0, [sp, #0x73]
700a04d8: e1d4         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3a8
700a04da: e7ff         	b	0x700a04dc <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #-0x2
700a04dc: e022         	b	0x700a0524 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #0x44
700a04de: 2001         	movs	r0, #0x1
700a04e0: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a04e4: 2000         	movs	r0, #0x0
700a04e6: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a04ea: 981d         	ldr	r0, [sp, #0x74]
700a04ec: 8900         	ldrh	r0, [r0, #0x8]
700a04ee: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a04f2: 9a18         	ldr	r2, [sp, #0x60]
700a04f4: 8850         	ldrh	r0, [r2, #0x2]
700a04f6: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a04fa: 8812         	ldrh	r2, [r2]
700a04fc: 1a89         	subs	r1, r1, r2
700a04fe: 4408         	add	r0, r1
700a0500: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0504: 9819         	ldr	r0, [sp, #0x64]
700a0506: b160         	cbz	r0, 0x700a0522 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x18
700a0508: e7ff         	b	0x700a050a <Sciclient_rmIrqRouteValidate+0x26a> @ imm = #-0x2
700a050a: 9819         	ldr	r0, [sp, #0x64]
700a050c: 8800         	ldrh	r0, [r0]
700a050e: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0512: f00c fab5    	bl	0x700aca80 <Sciclient_rmIrInpIsFree> @ imm = #0xc56a
700a0516: b920         	cbnz	r0, 0x700a0522 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x8
700a0518: e7ff         	b	0x700a051a <Sciclient_rmIrqRouteValidate+0x27a> @ imm = #-0x2
700a051a: 2001         	movs	r0, #0x1
700a051c: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a0520: e7ff         	b	0x700a0522 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #-0x2
700a0522: e7ff         	b	0x700a0524 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #-0x2
700a0524: e7ff         	b	0x700a0526 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #-0x2
700a0526: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a052a: 2800         	cmp	r0, #0x0
700a052c: f000 80c4    	beq.w	0x700a06b8 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x188
700a0530: e7ff         	b	0x700a0532 <Sciclient_rmIrqRouteValidate+0x292> @ imm = #-0x2
700a0532: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0536: 9002         	str	r0, [sp, #0x8]
700a0538: f014 ffc2    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x14f84
700a053c: 4601         	mov	r1, r0
700a053e: 9802         	ldr	r0, [sp, #0x8]
700a0540: 3901         	subs	r1, #0x1
700a0542: 4288         	cmp	r0, r1
700a0544: f080 80b8    	bhs.w	0x700a06b8 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x170
700a0548: e7ff         	b	0x700a054a <Sciclient_rmIrqRouteValidate+0x2aa> @ imm = #-0x2
700a054a: 981d         	ldr	r0, [sp, #0x74]
700a054c: 7900         	ldrb	r0, [r0, #0x4]
700a054e: f88d 0053    	strb.w	r0, [sp, #0x53]
700a0552: 981a         	ldr	r0, [sp, #0x68]
700a0554: 8800         	ldrh	r0, [r0]
700a0556: f8ad 0050    	strh.w	r0, [sp, #0x50]
700a055a: 2000         	movs	r0, #0x0
700a055c: f88d 0052    	strb.w	r0, [sp, #0x52]
700a0560: a812         	add	r0, sp, #0x48
700a0562: a90e         	add	r1, sp, #0x38
700a0564: f04f 32ff    	mov.w	r2, #0xffffffff
700a0568: f010 fee2    	bl	0x700b1330 <Sciclient_rmGetResourceRange> @ imm = #0x10dc4
700a056c: b120         	cbz	r0, 0x700a0578 <Sciclient_rmIrqRouteValidate+0x2d8> @ imm = #0x8
700a056e: e7ff         	b	0x700a0570 <Sciclient_rmIrqRouteValidate+0x2d0> @ imm = #-0x2
700a0570: 2000         	movs	r0, #0x0
700a0572: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0576: e185         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30a
700a0578: 2080         	movs	r0, #0x80
700a057a: f88d 0053    	strb.w	r0, [sp, #0x53]
700a057e: a812         	add	r0, sp, #0x48
700a0580: a90a         	add	r1, sp, #0x28
700a0582: f04f 32ff    	mov.w	r2, #0xffffffff
700a0586: f010 fed3    	bl	0x700b1330 <Sciclient_rmGetResourceRange> @ imm = #0x10da6
700a058a: b120         	cbz	r0, 0x700a0596 <Sciclient_rmIrqRouteValidate+0x2f6> @ imm = #0x8
700a058c: e7ff         	b	0x700a058e <Sciclient_rmIrqRouteValidate+0x2ee> @ imm = #-0x2
700a058e: 2000         	movs	r0, #0x0
700a0590: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0594: e176         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x2ec
700a0596: 9818         	ldr	r0, [sp, #0x60]
700a0598: 8800         	ldrh	r0, [r0]
700a059a: f8ad 006e    	strh.w	r0, [sp, #0x6e]
700a059e: e7ff         	b	0x700a05a0 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x2
700a05a0: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a05a4: 9a18         	ldr	r2, [sp, #0x60]
700a05a6: 8811         	ldrh	r1, [r2]
700a05a8: 8892         	ldrh	r2, [r2, #0x4]
700a05aa: 4411         	add	r1, r2
700a05ac: 4288         	cmp	r0, r1
700a05ae: f280 8082    	bge.w	0x700a06b6 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0x104
700a05b2: e7ff         	b	0x700a05b4 <Sciclient_rmIrqRouteValidate+0x314> @ imm = #-0x2
700a05b4: 2000         	movs	r0, #0x0
700a05b6: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a05ba: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a05be: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a05c2: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a05c6: 9a18         	ldr	r2, [sp, #0x60]
700a05c8: 8850         	ldrh	r0, [r2, #0x2]
700a05ca: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a05ce: 8812         	ldrh	r2, [r2]
700a05d0: 1a89         	subs	r1, r1, r2
700a05d2: 4408         	add	r0, r1
700a05d4: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a05d8: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a05dc: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a05e0: 4288         	cmp	r0, r1
700a05e2: db0a         	blt	0x700a05fa <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #0x14
700a05e4: e7ff         	b	0x700a05e6 <Sciclient_rmIrqRouteValidate+0x346> @ imm = #-0x2
700a05e6: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a05ea: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a05ee: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
700a05f2: 4411         	add	r1, r2
700a05f4: 4288         	cmp	r0, r1
700a05f6: db33         	blt	0x700a0660 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x66
700a05f8: e7ff         	b	0x700a05fa <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #-0x2
700a05fa: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a05fe: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0602: 4288         	cmp	r0, r1
700a0604: db0a         	blt	0x700a061c <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #0x14
700a0606: e7ff         	b	0x700a0608 <Sciclient_rmIrqRouteValidate+0x368> @ imm = #-0x2
700a0608: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a060c: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0610: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
700a0614: 4411         	add	r1, r2
700a0616: 4288         	cmp	r0, r1
700a0618: db22         	blt	0x700a0660 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x44
700a061a: e7ff         	b	0x700a061c <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #-0x2
700a061c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0620: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0624: 4288         	cmp	r0, r1
700a0626: db0a         	blt	0x700a063e <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #0x14
700a0628: e7ff         	b	0x700a062a <Sciclient_rmIrqRouteValidate+0x38a> @ imm = #-0x2
700a062a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a062e: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0632: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
700a0636: 4411         	add	r1, r2
700a0638: 4288         	cmp	r0, r1
700a063a: db11         	blt	0x700a0660 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x22
700a063c: e7ff         	b	0x700a063e <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #-0x2
700a063e: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0642: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0646: 4288         	cmp	r0, r1
700a0648: db2e         	blt	0x700a06a8 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x5c
700a064a: e7ff         	b	0x700a064c <Sciclient_rmIrqRouteValidate+0x3ac> @ imm = #-0x2
700a064c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0650: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0654: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
700a0658: 4411         	add	r1, r2
700a065a: 4288         	cmp	r0, r1
700a065c: da24         	bge	0x700a06a8 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x48
700a065e: e7ff         	b	0x700a0660 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #-0x2
700a0660: 981a         	ldr	r0, [sp, #0x68]
700a0662: 8800         	ldrh	r0, [r0]
700a0664: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a0668: f00e fe0a    	bl	0x700af280 <Sciclient_rmIrOutpIsFree> @ imm = #0xec14
700a066c: b920         	cbnz	r0, 0x700a0678 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #0x8
700a066e: e7ff         	b	0x700a0670 <Sciclient_rmIrqRouteValidate+0x3d0> @ imm = #-0x2
700a0670: 2001         	movs	r0, #0x1
700a0672: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0676: e7ff         	b	0x700a0678 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #-0x2
700a0678: 9819         	ldr	r0, [sp, #0x64]
700a067a: 8800         	ldrh	r0, [r0]
700a067c: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0680: f00c f9fe    	bl	0x700aca80 <Sciclient_rmIrInpIsFree> @ imm = #0xc3fc
700a0684: b920         	cbnz	r0, 0x700a0690 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #0x8
700a0686: e7ff         	b	0x700a0688 <Sciclient_rmIrqRouteValidate+0x3e8> @ imm = #-0x2
700a0688: 2001         	movs	r0, #0x1
700a068a: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a068e: e7ff         	b	0x700a0690 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #-0x2
700a0690: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
700a0694: 07c0         	lsls	r0, r0, #0x1f
700a0696: b130         	cbz	r0, 0x700a06a6 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0xc
700a0698: e7ff         	b	0x700a069a <Sciclient_rmIrqRouteValidate+0x3fa> @ imm = #-0x2
700a069a: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
700a069e: 07c0         	lsls	r0, r0, #0x1f
700a06a0: b108         	cbz	r0, 0x700a06a6 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0x2
700a06a2: e7ff         	b	0x700a06a4 <Sciclient_rmIrqRouteValidate+0x404> @ imm = #-0x2
700a06a4: e007         	b	0x700a06b6 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0xe
700a06a6: e7ff         	b	0x700a06a8 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #-0x2
700a06a8: e7ff         	b	0x700a06aa <Sciclient_rmIrqRouteValidate+0x40a> @ imm = #-0x2
700a06aa: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a06ae: 3001         	adds	r0, #0x1
700a06b0: f8ad 006e    	strh.w	r0, [sp, #0x6e]
700a06b4: e774         	b	0x700a05a0 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x118
700a06b6: e7ff         	b	0x700a06b8 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #-0x2
700a06b8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a06bc: 9001         	str	r0, [sp, #0x4]
700a06be: f014 feff    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x14dfe
700a06c2: 4601         	mov	r1, r0
700a06c4: 9801         	ldr	r0, [sp, #0x4]
700a06c6: 3901         	subs	r1, #0x1
700a06c8: 4288         	cmp	r0, r1
700a06ca: f040 809f    	bne.w	0x700a080c <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #0x13e
700a06ce: e7ff         	b	0x700a06d0 <Sciclient_rmIrqRouteValidate+0x430> @ imm = #-0x2
700a06d0: 2000         	movs	r0, #0x0
700a06d2: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a06d6: 2101         	movs	r1, #0x1
700a06d8: f88d 105e    	strb.w	r1, [sp, #0x5e]
700a06dc: 991d         	ldr	r1, [sp, #0x74]
700a06de: 7909         	ldrb	r1, [r1, #0x4]
700a06e0: f88d 1053    	strb.w	r1, [sp, #0x53]
700a06e4: 991a         	ldr	r1, [sp, #0x68]
700a06e6: 8809         	ldrh	r1, [r1]
700a06e8: f8ad 1050    	strh.w	r1, [sp, #0x50]
700a06ec: f88d 0052    	strb.w	r0, [sp, #0x52]
700a06f0: a812         	add	r0, sp, #0x48
700a06f2: a90e         	add	r1, sp, #0x38
700a06f4: f04f 32ff    	mov.w	r2, #0xffffffff
700a06f8: f010 fe1a    	bl	0x700b1330 <Sciclient_rmGetResourceRange> @ imm = #0x10c34
700a06fc: b120         	cbz	r0, 0x700a0708 <Sciclient_rmIrqRouteValidate+0x468> @ imm = #0x8
700a06fe: e7ff         	b	0x700a0700 <Sciclient_rmIrqRouteValidate+0x460> @ imm = #-0x2
700a0700: 2000         	movs	r0, #0x0
700a0702: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0706: e0bd         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x17a
700a0708: 2080         	movs	r0, #0x80
700a070a: f88d 0053    	strb.w	r0, [sp, #0x53]
700a070e: a812         	add	r0, sp, #0x48
700a0710: a90a         	add	r1, sp, #0x28
700a0712: f04f 32ff    	mov.w	r2, #0xffffffff
700a0716: f010 fe0b    	bl	0x700b1330 <Sciclient_rmGetResourceRange> @ imm = #0x10c16
700a071a: b120         	cbz	r0, 0x700a0726 <Sciclient_rmIrqRouteValidate+0x486> @ imm = #0x8
700a071c: e7ff         	b	0x700a071e <Sciclient_rmIrqRouteValidate+0x47e> @ imm = #-0x2
700a071e: 2000         	movs	r0, #0x0
700a0720: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0724: e0ae         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x15c
700a0726: 9a18         	ldr	r2, [sp, #0x60]
700a0728: 8810         	ldrh	r0, [r2]
700a072a: 991d         	ldr	r1, [sp, #0x74]
700a072c: 8989         	ldrh	r1, [r1, #0xc]
700a072e: 8852         	ldrh	r2, [r2, #0x2]
700a0730: 1a89         	subs	r1, r1, r2
700a0732: 4408         	add	r0, r1
700a0734: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a0738: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a073c: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a0740: 4288         	cmp	r0, r1
700a0742: db0a         	blt	0x700a075a <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #0x14
700a0744: e7ff         	b	0x700a0746 <Sciclient_rmIrqRouteValidate+0x4a6> @ imm = #-0x2
700a0746: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a074a: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a074e: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
700a0752: 4411         	add	r1, r2
700a0754: 4288         	cmp	r0, r1
700a0756: db33         	blt	0x700a07c0 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x66
700a0758: e7ff         	b	0x700a075a <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #-0x2
700a075a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a075e: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0762: 4288         	cmp	r0, r1
700a0764: db0a         	blt	0x700a077c <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #0x14
700a0766: e7ff         	b	0x700a0768 <Sciclient_rmIrqRouteValidate+0x4c8> @ imm = #-0x2
700a0768: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a076c: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0770: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
700a0774: 4411         	add	r1, r2
700a0776: 4288         	cmp	r0, r1
700a0778: db22         	blt	0x700a07c0 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x44
700a077a: e7ff         	b	0x700a077c <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #-0x2
700a077c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0780: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0784: 4288         	cmp	r0, r1
700a0786: db0a         	blt	0x700a079e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #0x14
700a0788: e7ff         	b	0x700a078a <Sciclient_rmIrqRouteValidate+0x4ea> @ imm = #-0x2
700a078a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a078e: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0792: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
700a0796: 4411         	add	r1, r2
700a0798: 4288         	cmp	r0, r1
700a079a: db11         	blt	0x700a07c0 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x22
700a079c: e7ff         	b	0x700a079e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #-0x2
700a079e: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07a2: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a07a6: 4288         	cmp	r0, r1
700a07a8: db2f         	blt	0x700a080a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x5e
700a07aa: e7ff         	b	0x700a07ac <Sciclient_rmIrqRouteValidate+0x50c> @ imm = #-0x2
700a07ac: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07b0: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a07b4: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
700a07b8: 4411         	add	r1, r2
700a07ba: 4288         	cmp	r0, r1
700a07bc: da25         	bge	0x700a080a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x4a
700a07be: e7ff         	b	0x700a07c0 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #-0x2
700a07c0: 9818         	ldr	r0, [sp, #0x60]
700a07c2: 88c0         	ldrh	r0, [r0, #0x6]
700a07c4: 991d         	ldr	r1, [sp, #0x74]
700a07c6: 8949         	ldrh	r1, [r1, #0xa]
700a07c8: 4288         	cmp	r0, r1
700a07ca: d11d         	bne	0x700a0808 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x3a
700a07cc: e7ff         	b	0x700a07ce <Sciclient_rmIrqRouteValidate+0x52e> @ imm = #-0x2
700a07ce: 981d         	ldr	r0, [sp, #0x74]
700a07d0: 8980         	ldrh	r0, [r0, #0xc]
700a07d2: 9918         	ldr	r1, [sp, #0x60]
700a07d4: 8849         	ldrh	r1, [r1, #0x2]
700a07d6: 4288         	cmp	r0, r1
700a07d8: db16         	blt	0x700a0808 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x2c
700a07da: e7ff         	b	0x700a07dc <Sciclient_rmIrqRouteValidate+0x53c> @ imm = #-0x2
700a07dc: 981d         	ldr	r0, [sp, #0x74]
700a07de: 8980         	ldrh	r0, [r0, #0xc]
700a07e0: 9a18         	ldr	r2, [sp, #0x60]
700a07e2: 8851         	ldrh	r1, [r2, #0x2]
700a07e4: 8892         	ldrh	r2, [r2, #0x4]
700a07e6: 4411         	add	r1, r2
700a07e8: 4288         	cmp	r0, r1
700a07ea: da0d         	bge	0x700a0808 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x1a
700a07ec: e7ff         	b	0x700a07ee <Sciclient_rmIrqRouteValidate+0x54e> @ imm = #-0x2
700a07ee: 981a         	ldr	r0, [sp, #0x68]
700a07f0: 8800         	ldrh	r0, [r0]
700a07f2: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a07f6: f00e fd43    	bl	0x700af280 <Sciclient_rmIrOutpIsFree> @ imm = #0xea86
700a07fa: b920         	cbnz	r0, 0x700a0806 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #0x8
700a07fc: e7ff         	b	0x700a07fe <Sciclient_rmIrqRouteValidate+0x55e> @ imm = #-0x2
700a07fe: 2001         	movs	r0, #0x1
700a0800: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0804: e7ff         	b	0x700a0806 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #-0x2
700a0806: e7ff         	b	0x700a0808 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #-0x2
700a0808: e7ff         	b	0x700a080a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #-0x2
700a080a: e7ff         	b	0x700a080c <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #-0x2
700a080c: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
700a0810: 07c0         	lsls	r0, r0, #0x1f
700a0812: b360         	cbz	r0, 0x700a086e <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x58
700a0814: e7ff         	b	0x700a0816 <Sciclient_rmIrqRouteValidate+0x576> @ imm = #-0x2
700a0816: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
700a081a: 07c0         	lsls	r0, r0, #0x1f
700a081c: b338         	cbz	r0, 0x700a086e <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x4e
700a081e: e7ff         	b	0x700a0820 <Sciclient_rmIrqRouteValidate+0x580> @ imm = #-0x2
700a0820: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0824: 9000         	str	r0, [sp]
700a0826: f014 fe4b    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x14c96
700a082a: 4601         	mov	r1, r0
700a082c: 9800         	ldr	r0, [sp]
700a082e: 3901         	subs	r1, #0x1
700a0830: 4288         	cmp	r0, r1
700a0832: d20f         	bhs	0x700a0854 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #0x1e
700a0834: e7ff         	b	0x700a0836 <Sciclient_rmIrqRouteValidate+0x596> @ imm = #-0x2
700a0836: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a083a: 3001         	adds	r0, #0x1
700a083c: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0840: b280         	uxth	r0, r0
700a0842: f012 fcf5    	bl	0x700b3230 <Sciclient_rmPsSetInp> @ imm = #0x129ea
700a0846: b120         	cbz	r0, 0x700a0852 <Sciclient_rmIrqRouteValidate+0x5b2> @ imm = #0x8
700a0848: e7ff         	b	0x700a084a <Sciclient_rmIrqRouteValidate+0x5aa> @ imm = #-0x2
700a084a: 2000         	movs	r0, #0x0
700a084c: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0850: e018         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30
700a0852: e7ff         	b	0x700a0854 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #-0x2
700a0854: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0858: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a085c: f012 fd10    	bl	0x700b3280 <Sciclient_rmPsSetOutp> @ imm = #0x12a20
700a0860: b120         	cbz	r0, 0x700a086c <Sciclient_rmIrqRouteValidate+0x5cc> @ imm = #0x8
700a0862: e7ff         	b	0x700a0864 <Sciclient_rmIrqRouteValidate+0x5c4> @ imm = #-0x2
700a0864: 2000         	movs	r0, #0x0
700a0866: f88d 0073    	strb.w	r0, [sp, #0x73]
700a086a: e00b         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x16
700a086c: e003         	b	0x700a0876 <Sciclient_rmIrqRouteValidate+0x5d6> @ imm = #0x6
700a086e: 2000         	movs	r0, #0x0
700a0870: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0874: e006         	b	0x700a0884 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0xc
700a0876: e7ff         	b	0x700a0878 <Sciclient_rmIrqRouteValidate+0x5d8> @ imm = #-0x2
700a0878: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a087c: 3001         	adds	r0, #0x1
700a087e: f8ad 0070    	strh.w	r0, [sp, #0x70]
700a0882: e57b         	b	0x700a037c <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x50a
700a0884: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a0888: f000 0001    	and	r0, r0, #0x1
700a088c: b01e         	add	sp, #0x78
700a088e: bd80         	pop	{r7, pc}

700a0890 <_ftoa>:
700a0890: b570         	push	{r4, r5, r6, lr}
700a0892: b0a6         	sub	sp, #0x98
700a0894: f10d 0c34    	add.w	r12, sp, #0x34
700a0898: f8cd c020    	str.w	r12, [sp, #0x20]
700a089c: 4684         	mov	r12, r0
700a089e: 9808         	ldr	r0, [sp, #0x20]
700a08a0: f8dd e0b0    	ldr.w	lr, [sp, #0xb0]
700a08a4: f8dd e0ac    	ldr.w	lr, [sp, #0xac]
700a08a8: f8dd e0a8    	ldr.w	lr, [sp, #0xa8]
700a08ac: f8cd c090    	str.w	r12, [sp, #0x90]
700a08b0: 9123         	str	r1, [sp, #0x8c]
700a08b2: 9222         	str	r2, [sp, #0x88]
700a08b4: 9321         	str	r3, [sp, #0x84]
700a08b6: ed80 0b11    	vstr	d0, [r0, #68]
700a08ba: 2100         	movs	r1, #0x0
700a08bc: 9115         	str	r1, [sp, #0x54]
700a08be: 9113         	str	r1, [sp, #0x4c]
700a08c0: 9112         	str	r1, [sp, #0x48]
700a08c2: ed90 0b11    	vldr	d0, [r0, #68]
700a08c6: eeb4 0b40    	vcmp.f64	d0, d0
700a08ca: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a08ce: d71a         	bvc	0x700a0906 <_ftoa+0x76> @ imm = #0x34
700a08d0: e7ff         	b	0x700a08d2 <_ftoa+0x42> @ imm = #-0x2
700a08d2: 9824         	ldr	r0, [sp, #0x90]
700a08d4: 9923         	ldr	r1, [sp, #0x8c]
700a08d6: 9a22         	ldr	r2, [sp, #0x88]
700a08d8: 9b21         	ldr	r3, [sp, #0x84]
700a08da: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
700a08de: 9c2c         	ldr	r4, [sp, #0xb0]
700a08e0: 46ee         	mov	lr, sp
700a08e2: f8ce 400c    	str.w	r4, [lr, #0xc]
700a08e6: f8ce c008    	str.w	r12, [lr, #0x8]
700a08ea: f04f 0c03    	mov.w	r12, #0x3
700a08ee: f8ce c004    	str.w	r12, [lr, #0x4]
700a08f2: f647 7cd4    	movw	r12, #0x7fd4
700a08f6: f2c7 0c0b    	movt	r12, #0x700b
700a08fa: f8ce c000    	str.w	r12, [lr]
700a08fe: f00d f9e7    	bl	0x700adcd0 <_out_rev>   @ imm = #0xd3ce
700a0902: 9025         	str	r0, [sp, #0x94]
700a0904: e2b2         	b	0x700a0e6c <_ftoa+0x5dc> @ imm = #0x564
700a0906: 9808         	ldr	r0, [sp, #0x20]
700a0908: ed90 0b11    	vldr	d0, [r0, #68]
700a090c: ed9f 1bce    	vldr	d1, [pc, #824]          @ 0x700a0c48 <_ftoa+0x3b8>
700a0910: eeb4 0b41    	vcmp.f64	d0, d1
700a0914: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0918: d51a         	bpl	0x700a0950 <_ftoa+0xc0> @ imm = #0x34
700a091a: e7ff         	b	0x700a091c <_ftoa+0x8c> @ imm = #-0x2
700a091c: 9824         	ldr	r0, [sp, #0x90]
700a091e: 9923         	ldr	r1, [sp, #0x8c]
700a0920: 9a22         	ldr	r2, [sp, #0x88]
700a0922: 9b21         	ldr	r3, [sp, #0x84]
700a0924: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
700a0928: 9c2c         	ldr	r4, [sp, #0xb0]
700a092a: 46ee         	mov	lr, sp
700a092c: f8ce 400c    	str.w	r4, [lr, #0xc]
700a0930: f8ce c008    	str.w	r12, [lr, #0x8]
700a0934: f04f 0c04    	mov.w	r12, #0x4
700a0938: f8ce c004    	str.w	r12, [lr, #0x4]
700a093c: f647 7cb9    	movw	r12, #0x7fb9
700a0940: f2c7 0c0b    	movt	r12, #0x700b
700a0944: f8ce c000    	str.w	r12, [lr]
700a0948: f00d f9c2    	bl	0x700adcd0 <_out_rev>   @ imm = #0xd384
700a094c: 9025         	str	r0, [sp, #0x94]
700a094e: e28d         	b	0x700a0e6c <_ftoa+0x5dc> @ imm = #0x51a
700a0950: 9808         	ldr	r0, [sp, #0x20]
700a0952: ed90 0b11    	vldr	d0, [r0, #68]
700a0956: ed9f 1bbe    	vldr	d1, [pc, #760]          @ 0x700a0c50 <_ftoa+0x3c0>
700a095a: eeb4 0b41    	vcmp.f64	d0, d1
700a095e: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0962: dd26         	ble	0x700a09b2 <_ftoa+0x122> @ imm = #0x4c
700a0964: e7ff         	b	0x700a0966 <_ftoa+0xd6> @ imm = #-0x2
700a0966: 9824         	ldr	r0, [sp, #0x90]
700a0968: 9923         	ldr	r1, [sp, #0x8c]
700a096a: 9a22         	ldr	r2, [sp, #0x88]
700a096c: 9b21         	ldr	r3, [sp, #0x84]
700a096e: 9e2c         	ldr	r6, [sp, #0xb0]
700a0970: f006 0e04    	and	lr, r6, #0x4
700a0974: f647 74be    	movw	r4, #0x7fbe
700a0978: f2c7 040b    	movt	r4, #0x700b
700a097c: f647 7cd0    	movw	r12, #0x7fd0
700a0980: f2c7 0c0b    	movt	r12, #0x700b
700a0984: f1be 0f00    	cmp.w	lr, #0x0
700a0988: bf18         	it	ne
700a098a: 46a4         	movne	r12, r4
700a098c: 2403         	movs	r4, #0x3
700a098e: f1be 0f00    	cmp.w	lr, #0x0
700a0992: bf18         	it	ne
700a0994: 2404         	movne	r4, #0x4
700a0996: 9d2b         	ldr	r5, [sp, #0xac]
700a0998: 46ee         	mov	lr, sp
700a099a: f8ce 600c    	str.w	r6, [lr, #0xc]
700a099e: f8ce 5008    	str.w	r5, [lr, #0x8]
700a09a2: f8ce 4004    	str.w	r4, [lr, #0x4]
700a09a6: f8ce c000    	str.w	r12, [lr]
700a09aa: f00d f991    	bl	0x700adcd0 <_out_rev>   @ imm = #0xd322
700a09ae: 9025         	str	r0, [sp, #0x94]
700a09b0: e25c         	b	0x700a0e6c <_ftoa+0x5dc> @ imm = #0x4b8
700a09b2: 9808         	ldr	r0, [sp, #0x20]
700a09b4: ed90 0b11    	vldr	d0, [r0, #68]
700a09b8: ed9f 1ba7    	vldr	d1, [pc, #668]          @ 0x700a0c58 <_ftoa+0x3c8>
700a09bc: eeb4 0b41    	vcmp.f64	d0, d1
700a09c0: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a09c4: dc0b         	bgt	0x700a09de <_ftoa+0x14e> @ imm = #0x16
700a09c6: e7ff         	b	0x700a09c8 <_ftoa+0x138> @ imm = #-0x2
700a09c8: 9808         	ldr	r0, [sp, #0x20]
700a09ca: ed90 0b11    	vldr	d0, [r0, #68]
700a09ce: ed9f 1ba4    	vldr	d1, [pc, #656]          @ 0x700a0c60 <_ftoa+0x3d0>
700a09d2: eeb4 0b41    	vcmp.f64	d0, d1
700a09d6: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a09da: d517         	bpl	0x700a0a0c <_ftoa+0x17c> @ imm = #0x2e
700a09dc: e7ff         	b	0x700a09de <_ftoa+0x14e> @ imm = #-0x2
700a09de: f8dd c020    	ldr.w	r12, [sp, #0x20]
700a09e2: 9824         	ldr	r0, [sp, #0x90]
700a09e4: 9923         	ldr	r1, [sp, #0x8c]
700a09e6: 9a22         	ldr	r2, [sp, #0x88]
700a09e8: 9b21         	ldr	r3, [sp, #0x84]
700a09ea: ed9c 0b11    	vldr	d0, [r12, #68]
700a09ee: f8dd c0a8    	ldr.w	r12, [sp, #0xa8]
700a09f2: 9c2b         	ldr	r4, [sp, #0xac]
700a09f4: 9d2c         	ldr	r5, [sp, #0xb0]
700a09f6: 46ee         	mov	lr, sp
700a09f8: f8ce 5008    	str.w	r5, [lr, #0x8]
700a09fc: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0a00: f8ce c000    	str.w	r12, [lr]
700a0a04: f000 fa3c    	bl	0x700a0e80 <_etoa>      @ imm = #0x478
700a0a08: 9025         	str	r0, [sp, #0x94]
700a0a0a: e22f         	b	0x700a0e6c <_ftoa+0x5dc> @ imm = #0x45e
700a0a0c: 9808         	ldr	r0, [sp, #0x20]
700a0a0e: f04f 0100    	mov.w	r1, #0x0
700a0a12: f88d 1047    	strb.w	r1, [sp, #0x47]
700a0a16: ed90 0b11    	vldr	d0, [r0, #68]
700a0a1a: eeb5 0b40    	vcmp.f64	d0, #0
700a0a1e: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0a22: d50e         	bpl	0x700a0a42 <_ftoa+0x1b2> @ imm = #0x1c
700a0a24: e7ff         	b	0x700a0a26 <_ftoa+0x196> @ imm = #-0x2
700a0a26: 9808         	ldr	r0, [sp, #0x20]
700a0a28: f04f 0101    	mov.w	r1, #0x1
700a0a2c: f88d 1047    	strb.w	r1, [sp, #0x47]
700a0a30: ed90 1b11    	vldr	d1, [r0, #68]
700a0a34: ed9f 0b8c    	vldr	d0, [pc, #560]          @ 0x700a0c68 <_ftoa+0x3d8>
700a0a38: ee30 0b41    	vsub.f64	d0, d0, d1
700a0a3c: ed80 0b11    	vstr	d0, [r0, #68]
700a0a40: e7ff         	b	0x700a0a42 <_ftoa+0x1b2> @ imm = #-0x2
700a0a42: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0a46: ea4f 7040    	lsl.w	r0, r0, #0x1d
700a0a4a: 2800         	cmp	r0, #0x0
700a0a4c: d403         	bmi	0x700a0a56 <_ftoa+0x1c6> @ imm = #0x6
700a0a4e: e7ff         	b	0x700a0a50 <_ftoa+0x1c0> @ imm = #-0x2
700a0a50: 2006         	movs	r0, #0x6
700a0a52: 902a         	str	r0, [sp, #0xa8]
700a0a54: e7ff         	b	0x700a0a56 <_ftoa+0x1c6> @ imm = #-0x2
700a0a56: e7ff         	b	0x700a0a58 <_ftoa+0x1c8> @ imm = #-0x2
700a0a58: 9915         	ldr	r1, [sp, #0x54]
700a0a5a: 2000         	movs	r0, #0x0
700a0a5c: 291f         	cmp	r1, #0x1f
700a0a5e: 9007         	str	r0, [sp, #0x1c]
700a0a60: d807         	bhi	0x700a0a72 <_ftoa+0x1e2> @ imm = #0xe
700a0a62: e7ff         	b	0x700a0a64 <_ftoa+0x1d4> @ imm = #-0x2
700a0a64: 992a         	ldr	r1, [sp, #0xa8]
700a0a66: 2000         	movs	r0, #0x0
700a0a68: 2909         	cmp	r1, #0x9
700a0a6a: bf88         	it	hi
700a0a6c: 2001         	movhi	r0, #0x1
700a0a6e: 9007         	str	r0, [sp, #0x1c]
700a0a70: e7ff         	b	0x700a0a72 <_ftoa+0x1e2> @ imm = #-0x2
700a0a72: 9807         	ldr	r0, [sp, #0x1c]
700a0a74: 07c0         	lsls	r0, r0, #0x1f
700a0a76: b150         	cbz	r0, 0x700a0a8e <_ftoa+0x1fe> @ imm = #0x14
700a0a78: e7ff         	b	0x700a0a7a <_ftoa+0x1ea> @ imm = #-0x2
700a0a7a: 9a15         	ldr	r2, [sp, #0x54]
700a0a7c: 1c50         	adds	r0, r2, #0x1
700a0a7e: 9015         	str	r0, [sp, #0x54]
700a0a80: a916         	add	r1, sp, #0x58
700a0a82: 2030         	movs	r0, #0x30
700a0a84: 5488         	strb	r0, [r1, r2]
700a0a86: 982a         	ldr	r0, [sp, #0xa8]
700a0a88: 3801         	subs	r0, #0x1
700a0a8a: 902a         	str	r0, [sp, #0xa8]
700a0a8c: e7e4         	b	0x700a0a58 <_ftoa+0x1c8> @ imm = #-0x38
700a0a8e: 9808         	ldr	r0, [sp, #0x20]
700a0a90: ed90 0b11    	vldr	d0, [r0, #68]
700a0a94: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a0a98: ed80 0a03    	vstr	s0, [r0, #12]
700a0a9c: ed90 0b11    	vldr	d0, [r0, #68]
700a0aa0: ed90 1a03    	vldr	s2, [r0, #12]
700a0aa4: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0aa8: ee30 0b41    	vsub.f64	d0, d0, d1
700a0aac: 9a2a         	ldr	r2, [sp, #0xa8]
700a0aae: f247 31b0    	movw	r1, #0x73b0
700a0ab2: f2c7 010b    	movt	r1, #0x700b
700a0ab6: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700a0aba: ed91 1b00    	vldr	d1, [r1]
700a0abe: ee20 0b01    	vmul.f64	d0, d0, d1
700a0ac2: ed80 0b01    	vstr	d0, [r0, #4]
700a0ac6: ed90 0b01    	vldr	d0, [r0, #4]
700a0aca: eebc 0bc0    	vcvt.u32.f64	s0, d0
700a0ace: ed80 0a00    	vstr	s0, [r0]
700a0ad2: ed90 0b01    	vldr	d0, [r0, #4]
700a0ad6: ed90 1a00    	vldr	s2, [r0]
700a0ada: eeb8 1b41    	vcvt.f64.u32	d1, s2
700a0ade: ee30 0b41    	vsub.f64	d0, d0, d1
700a0ae2: ed80 0b05    	vstr	d0, [r0, #20]
700a0ae6: ed90 0b05    	vldr	d0, [r0, #20]
700a0aea: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0aee: eeb4 0b41    	vcmp.f64	d0, d1
700a0af2: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0af6: dd1f         	ble	0x700a0b38 <_ftoa+0x2a8> @ imm = #0x3e
700a0af8: e7ff         	b	0x700a0afa <_ftoa+0x26a> @ imm = #-0x2
700a0afa: 9808         	ldr	r0, [sp, #0x20]
700a0afc: 990d         	ldr	r1, [sp, #0x34]
700a0afe: 3101         	adds	r1, #0x1
700a0b00: 910d         	str	r1, [sp, #0x34]
700a0b02: ed90 0a00    	vldr	s0, [r0]
700a0b06: eeb8 0b40    	vcvt.f64.u32	d0, s0
700a0b0a: 992a         	ldr	r1, [sp, #0xa8]
700a0b0c: f247 30b0    	movw	r0, #0x73b0
700a0b10: f2c7 000b    	movt	r0, #0x700b
700a0b14: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a0b18: ed90 1b00    	vldr	d1, [r0]
700a0b1c: eeb4 0b41    	vcmp.f64	d0, d1
700a0b20: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0b24: db07         	blt	0x700a0b36 <_ftoa+0x2a6> @ imm = #0xe
700a0b26: e7ff         	b	0x700a0b28 <_ftoa+0x298> @ imm = #-0x2
700a0b28: f04f 0000    	mov.w	r0, #0x0
700a0b2c: 900d         	str	r0, [sp, #0x34]
700a0b2e: 9810         	ldr	r0, [sp, #0x40]
700a0b30: 3001         	adds	r0, #0x1
700a0b32: 9010         	str	r0, [sp, #0x40]
700a0b34: e7ff         	b	0x700a0b36 <_ftoa+0x2a6> @ imm = #-0x2
700a0b36: e019         	b	0x700a0b6c <_ftoa+0x2dc> @ imm = #0x32
700a0b38: 9808         	ldr	r0, [sp, #0x20]
700a0b3a: ed90 0b05    	vldr	d0, [r0, #20]
700a0b3e: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0b42: eeb4 0b41    	vcmp.f64	d0, d1
700a0b46: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0b4a: d501         	bpl	0x700a0b50 <_ftoa+0x2c0> @ imm = #0x2
700a0b4c: e7ff         	b	0x700a0b4e <_ftoa+0x2be> @ imm = #-0x2
700a0b4e: e00c         	b	0x700a0b6a <_ftoa+0x2da> @ imm = #0x18
700a0b50: 980d         	ldr	r0, [sp, #0x34]
700a0b52: b128         	cbz	r0, 0x700a0b60 <_ftoa+0x2d0> @ imm = #0xa
700a0b54: e7ff         	b	0x700a0b56 <_ftoa+0x2c6> @ imm = #-0x2
700a0b56: f89d 0034    	ldrb.w	r0, [sp, #0x34]
700a0b5a: 07c0         	lsls	r0, r0, #0x1f
700a0b5c: b120         	cbz	r0, 0x700a0b68 <_ftoa+0x2d8> @ imm = #0x8
700a0b5e: e7ff         	b	0x700a0b60 <_ftoa+0x2d0> @ imm = #-0x2
700a0b60: 980d         	ldr	r0, [sp, #0x34]
700a0b62: 3001         	adds	r0, #0x1
700a0b64: 900d         	str	r0, [sp, #0x34]
700a0b66: e7ff         	b	0x700a0b68 <_ftoa+0x2d8> @ imm = #-0x2
700a0b68: e7ff         	b	0x700a0b6a <_ftoa+0x2da> @ imm = #-0x2
700a0b6a: e7ff         	b	0x700a0b6c <_ftoa+0x2dc> @ imm = #-0x2
700a0b6c: 982a         	ldr	r0, [sp, #0xa8]
700a0b6e: bb58         	cbnz	r0, 0x700a0bc8 <_ftoa+0x338> @ imm = #0x56
700a0b70: e7ff         	b	0x700a0b72 <_ftoa+0x2e2> @ imm = #-0x2
700a0b72: 9808         	ldr	r0, [sp, #0x20]
700a0b74: ed90 0b11    	vldr	d0, [r0, #68]
700a0b78: ed90 1a03    	vldr	s2, [r0, #12]
700a0b7c: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0b80: ee30 0b41    	vsub.f64	d0, d0, d1
700a0b84: ed80 0b05    	vstr	d0, [r0, #20]
700a0b88: ed90 0b05    	vldr	d0, [r0, #20]
700a0b8c: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0b90: eeb4 0b41    	vcmp.f64	d0, d1
700a0b94: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0b98: d50b         	bpl	0x700a0bb2 <_ftoa+0x322> @ imm = #0x16
700a0b9a: e7ff         	b	0x700a0b9c <_ftoa+0x30c> @ imm = #-0x2
700a0b9c: 9808         	ldr	r0, [sp, #0x20]
700a0b9e: ed90 0b05    	vldr	d0, [r0, #20]
700a0ba2: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0ba6: eeb4 0b41    	vcmp.f64	d0, d1
700a0baa: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0bae: dd0a         	ble	0x700a0bc6 <_ftoa+0x336> @ imm = #0x14
700a0bb0: e7ff         	b	0x700a0bb2 <_ftoa+0x322> @ imm = #-0x2
700a0bb2: f89d 0040    	ldrb.w	r0, [sp, #0x40]
700a0bb6: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700a0bba: b120         	cbz	r0, 0x700a0bc6 <_ftoa+0x336> @ imm = #0x8
700a0bbc: e7ff         	b	0x700a0bbe <_ftoa+0x32e> @ imm = #-0x2
700a0bbe: 9810         	ldr	r0, [sp, #0x40]
700a0bc0: 3001         	adds	r0, #0x1
700a0bc2: 9010         	str	r0, [sp, #0x40]
700a0bc4: e7ff         	b	0x700a0bc6 <_ftoa+0x336> @ imm = #-0x2
700a0bc6: e0b0         	b	0x700a0d2a <_ftoa+0x49a> @ imm = #0x160
700a0bc8: 982a         	ldr	r0, [sp, #0xa8]
700a0bca: 900c         	str	r0, [sp, #0x30]
700a0bcc: 2001         	movs	r0, #0x1
700a0bce: 900b         	str	r0, [sp, #0x2c]
700a0bd0: 900a         	str	r0, [sp, #0x28]
700a0bd2: e7ff         	b	0x700a0bd4 <_ftoa+0x344> @ imm = #-0x2
700a0bd4: 9815         	ldr	r0, [sp, #0x54]
700a0bd6: 281f         	cmp	r0, #0x1f
700a0bd8: d85f         	bhi	0x700a0c9a <_ftoa+0x40a> @ imm = #0xbe
700a0bda: e7ff         	b	0x700a0bdc <_ftoa+0x34c> @ imm = #-0x2
700a0bdc: 980c         	ldr	r0, [sp, #0x30]
700a0bde: 3801         	subs	r0, #0x1
700a0be0: 900c         	str	r0, [sp, #0x30]
700a0be2: 980d         	ldr	r0, [sp, #0x34]
700a0be4: f64c 41cd    	movw	r1, #0xcccd
700a0be8: f6cc 41cc    	movt	r1, #0xcccc
700a0bec: fba0 2101    	umull	r2, r1, r0, r1
700a0bf0: ea4f 01d1    	lsr.w	r1, r1, #0x3
700a0bf4: eb01 0181    	add.w	r1, r1, r1, lsl #2
700a0bf8: eba0 0041    	sub.w	r0, r0, r1, lsl #1
700a0bfc: f040 0030    	orr	r0, r0, #0x30
700a0c00: f88d 0027    	strb.w	r0, [sp, #0x27]
700a0c04: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0c08: 0700         	lsls	r0, r0, #0x1c
700a0c0a: 2800         	cmp	r0, #0x0
700a0c0c: d518         	bpl	0x700a0c40 <_ftoa+0x3b0> @ imm = #0x30
700a0c0e: e7ff         	b	0x700a0c10 <_ftoa+0x380> @ imm = #-0x2
700a0c10: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0c14: 06c0         	lsls	r0, r0, #0x1b
700a0c16: 2800         	cmp	r0, #0x0
700a0c18: d412         	bmi	0x700a0c40 <_ftoa+0x3b0> @ imm = #0x24
700a0c1a: e7ff         	b	0x700a0c1c <_ftoa+0x38c> @ imm = #-0x2
700a0c1c: 980b         	ldr	r0, [sp, #0x2c]
700a0c1e: b170         	cbz	r0, 0x700a0c3e <_ftoa+0x3ae> @ imm = #0x1c
700a0c20: e7ff         	b	0x700a0c22 <_ftoa+0x392> @ imm = #-0x2
700a0c22: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a0c26: 2830         	cmp	r0, #0x30
700a0c28: d103         	bne	0x700a0c32 <_ftoa+0x3a2> @ imm = #0x6
700a0c2a: e7ff         	b	0x700a0c2c <_ftoa+0x39c> @ imm = #-0x2
700a0c2c: 2000         	movs	r0, #0x0
700a0c2e: 900a         	str	r0, [sp, #0x28]
700a0c30: e004         	b	0x700a0c3c <_ftoa+0x3ac> @ imm = #0x8
700a0c32: 2000         	movs	r0, #0x0
700a0c34: 900b         	str	r0, [sp, #0x2c]
700a0c36: 2001         	movs	r0, #0x1
700a0c38: 900a         	str	r0, [sp, #0x28]
700a0c3a: e7ff         	b	0x700a0c3c <_ftoa+0x3ac> @ imm = #-0x2
700a0c3c: e7ff         	b	0x700a0c3e <_ftoa+0x3ae> @ imm = #-0x2
700a0c3e: e7ff         	b	0x700a0c40 <_ftoa+0x3b0> @ imm = #-0x2
700a0c40: 980a         	ldr	r0, [sp, #0x28]
700a0c42: b1e8         	cbz	r0, 0x700a0c80 <_ftoa+0x3f0> @ imm = #0x3a
700a0c44: e014         	b	0x700a0c70 <_ftoa+0x3e0> @ imm = #0x28
700a0c46: bf00         	nop
700a0c48: ff ff ff ff  	.word	0xffffffff
700a0c4c: ff ff ef ff  	.word	0xffefffff
700a0c50: ff ff ff ff  	.word	0xffffffff
700a0c54: ff ff ef 7f  	.word	0x7fefffff
700a0c58: 00 00 00 00  	.word	0x00000000
700a0c5c: 65 cd cd 41  	.word	0x41cdcd65
700a0c60: 00 00 00 00  	.word	0x00000000
700a0c64: 65 cd cd c1  	.word	0xc1cdcd65
700a0c68: 00 00 00 00  	.word	0x00000000
700a0c6c: 00 00 00 00  	.word	0x00000000
700a0c70: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a0c74: 9a15         	ldr	r2, [sp, #0x54]
700a0c76: 1c51         	adds	r1, r2, #0x1
700a0c78: 9115         	str	r1, [sp, #0x54]
700a0c7a: a916         	add	r1, sp, #0x58
700a0c7c: 5488         	strb	r0, [r1, r2]
700a0c7e: e7ff         	b	0x700a0c80 <_ftoa+0x3f0> @ imm = #-0x2
700a0c80: 980d         	ldr	r0, [sp, #0x34]
700a0c82: f64c 41cd    	movw	r1, #0xcccd
700a0c86: f6cc 41cc    	movt	r1, #0xcccc
700a0c8a: fba0 1001    	umull	r1, r0, r0, r1
700a0c8e: 08c0         	lsrs	r0, r0, #0x3
700a0c90: 900d         	str	r0, [sp, #0x34]
700a0c92: b908         	cbnz	r0, 0x700a0c98 <_ftoa+0x408> @ imm = #0x2
700a0c94: e7ff         	b	0x700a0c96 <_ftoa+0x406> @ imm = #-0x2
700a0c96: e000         	b	0x700a0c9a <_ftoa+0x40a> @ imm = #0x0
700a0c98: e79c         	b	0x700a0bd4 <_ftoa+0x344> @ imm = #-0xc8
700a0c9a: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0c9e: 0700         	lsls	r0, r0, #0x1c
700a0ca0: 2800         	cmp	r0, #0x0
700a0ca2: d50a         	bpl	0x700a0cba <_ftoa+0x42a> @ imm = #0x14
700a0ca4: e7ff         	b	0x700a0ca6 <_ftoa+0x416> @ imm = #-0x2
700a0ca6: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0caa: 06c0         	lsls	r0, r0, #0x1b
700a0cac: 2800         	cmp	r0, #0x0
700a0cae: d404         	bmi	0x700a0cba <_ftoa+0x42a> @ imm = #0x8
700a0cb0: e7ff         	b	0x700a0cb2 <_ftoa+0x422> @ imm = #-0x2
700a0cb2: 980b         	ldr	r0, [sp, #0x2c]
700a0cb4: b108         	cbz	r0, 0x700a0cba <_ftoa+0x42a> @ imm = #0x2
700a0cb6: e7ff         	b	0x700a0cb8 <_ftoa+0x428> @ imm = #-0x2
700a0cb8: e01a         	b	0x700a0cf0 <_ftoa+0x460> @ imm = #0x34
700a0cba: e7ff         	b	0x700a0cbc <_ftoa+0x42c> @ imm = #-0x2
700a0cbc: 9915         	ldr	r1, [sp, #0x54]
700a0cbe: 2000         	movs	r0, #0x0
700a0cc0: 291f         	cmp	r1, #0x1f
700a0cc2: 9006         	str	r0, [sp, #0x18]
700a0cc4: d808         	bhi	0x700a0cd8 <_ftoa+0x448> @ imm = #0x10
700a0cc6: e7ff         	b	0x700a0cc8 <_ftoa+0x438> @ imm = #-0x2
700a0cc8: 980c         	ldr	r0, [sp, #0x30]
700a0cca: 1e41         	subs	r1, r0, #0x1
700a0ccc: 910c         	str	r1, [sp, #0x30]
700a0cce: 2800         	cmp	r0, #0x0
700a0cd0: bf18         	it	ne
700a0cd2: 2001         	movne	r0, #0x1
700a0cd4: 9006         	str	r0, [sp, #0x18]
700a0cd6: e7ff         	b	0x700a0cd8 <_ftoa+0x448> @ imm = #-0x2
700a0cd8: 9806         	ldr	r0, [sp, #0x18]
700a0cda: 07c0         	lsls	r0, r0, #0x1f
700a0cdc: b138         	cbz	r0, 0x700a0cee <_ftoa+0x45e> @ imm = #0xe
700a0cde: e7ff         	b	0x700a0ce0 <_ftoa+0x450> @ imm = #-0x2
700a0ce0: 9a15         	ldr	r2, [sp, #0x54]
700a0ce2: 1c50         	adds	r0, r2, #0x1
700a0ce4: 9015         	str	r0, [sp, #0x54]
700a0ce6: a916         	add	r1, sp, #0x58
700a0ce8: 2030         	movs	r0, #0x30
700a0cea: 5488         	strb	r0, [r1, r2]
700a0cec: e7e6         	b	0x700a0cbc <_ftoa+0x42c> @ imm = #-0x34
700a0cee: e7ff         	b	0x700a0cf0 <_ftoa+0x460> @ imm = #-0x2
700a0cf0: 9815         	ldr	r0, [sp, #0x54]
700a0cf2: 281f         	cmp	r0, #0x1f
700a0cf4: d818         	bhi	0x700a0d28 <_ftoa+0x498> @ imm = #0x30
700a0cf6: e7ff         	b	0x700a0cf8 <_ftoa+0x468> @ imm = #-0x2
700a0cf8: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0cfc: 0700         	lsls	r0, r0, #0x1c
700a0cfe: 2800         	cmp	r0, #0x0
700a0d00: d50a         	bpl	0x700a0d18 <_ftoa+0x488> @ imm = #0x14
700a0d02: e7ff         	b	0x700a0d04 <_ftoa+0x474> @ imm = #-0x2
700a0d04: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0d08: 06c0         	lsls	r0, r0, #0x1b
700a0d0a: 2800         	cmp	r0, #0x0
700a0d0c: d404         	bmi	0x700a0d18 <_ftoa+0x488> @ imm = #0x8
700a0d0e: e7ff         	b	0x700a0d10 <_ftoa+0x480> @ imm = #-0x2
700a0d10: 980b         	ldr	r0, [sp, #0x2c]
700a0d12: b108         	cbz	r0, 0x700a0d18 <_ftoa+0x488> @ imm = #0x2
700a0d14: e7ff         	b	0x700a0d16 <_ftoa+0x486> @ imm = #-0x2
700a0d16: e006         	b	0x700a0d26 <_ftoa+0x496> @ imm = #0xc
700a0d18: 9a15         	ldr	r2, [sp, #0x54]
700a0d1a: 1c50         	adds	r0, r2, #0x1
700a0d1c: 9015         	str	r0, [sp, #0x54]
700a0d1e: a916         	add	r1, sp, #0x58
700a0d20: 202e         	movs	r0, #0x2e
700a0d22: 5488         	strb	r0, [r1, r2]
700a0d24: e7ff         	b	0x700a0d26 <_ftoa+0x496> @ imm = #-0x2
700a0d26: e7ff         	b	0x700a0d28 <_ftoa+0x498> @ imm = #-0x2
700a0d28: e7ff         	b	0x700a0d2a <_ftoa+0x49a> @ imm = #-0x2
700a0d2a: e7ff         	b	0x700a0d2c <_ftoa+0x49c> @ imm = #-0x2
700a0d2c: 9815         	ldr	r0, [sp, #0x54]
700a0d2e: 281f         	cmp	r0, #0x1f
700a0d30: d820         	bhi	0x700a0d74 <_ftoa+0x4e4> @ imm = #0x40
700a0d32: e7ff         	b	0x700a0d34 <_ftoa+0x4a4> @ imm = #-0x2
700a0d34: 9810         	ldr	r0, [sp, #0x40]
700a0d36: f246 6167    	movw	r1, #0x6667
700a0d3a: f2c6 6166    	movt	r1, #0x6666
700a0d3e: fb50 f301    	smmul	r3, r0, r1
700a0d42: 089a         	lsrs	r2, r3, #0x2
700a0d44: eb02 72d3    	add.w	r2, r2, r3, lsr #31
700a0d48: eb02 0282    	add.w	r2, r2, r2, lsl #2
700a0d4c: eba0 0042    	sub.w	r0, r0, r2, lsl #1
700a0d50: 3030         	adds	r0, #0x30
700a0d52: 9b15         	ldr	r3, [sp, #0x54]
700a0d54: 1c5a         	adds	r2, r3, #0x1
700a0d56: 9215         	str	r2, [sp, #0x54]
700a0d58: aa16         	add	r2, sp, #0x58
700a0d5a: 54d0         	strb	r0, [r2, r3]
700a0d5c: 9810         	ldr	r0, [sp, #0x40]
700a0d5e: fb50 f101    	smmul	r1, r0, r1
700a0d62: ea4f 00a1    	asr.w	r0, r1, #0x2
700a0d66: eb00 70d1    	add.w	r0, r0, r1, lsr #31
700a0d6a: 9010         	str	r0, [sp, #0x40]
700a0d6c: b908         	cbnz	r0, 0x700a0d72 <_ftoa+0x4e2> @ imm = #0x2
700a0d6e: e7ff         	b	0x700a0d70 <_ftoa+0x4e0> @ imm = #-0x2
700a0d70: e000         	b	0x700a0d74 <_ftoa+0x4e4> @ imm = #0x0
700a0d72: e7db         	b	0x700a0d2c <_ftoa+0x49c> @ imm = #-0x4a
700a0d74: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0d78: 0780         	lsls	r0, r0, #0x1e
700a0d7a: 2800         	cmp	r0, #0x0
700a0d7c: d432         	bmi	0x700a0de4 <_ftoa+0x554> @ imm = #0x64
700a0d7e: e7ff         	b	0x700a0d80 <_ftoa+0x4f0> @ imm = #-0x2
700a0d80: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0d84: 07c0         	lsls	r0, r0, #0x1f
700a0d86: b368         	cbz	r0, 0x700a0de4 <_ftoa+0x554> @ imm = #0x5a
700a0d88: e7ff         	b	0x700a0d8a <_ftoa+0x4fa> @ imm = #-0x2
700a0d8a: 982b         	ldr	r0, [sp, #0xac]
700a0d8c: b178         	cbz	r0, 0x700a0dae <_ftoa+0x51e> @ imm = #0x1e
700a0d8e: e7ff         	b	0x700a0d90 <_ftoa+0x500> @ imm = #-0x2
700a0d90: f89d 0047    	ldrb.w	r0, [sp, #0x47]
700a0d94: 07c0         	lsls	r0, r0, #0x1f
700a0d96: b930         	cbnz	r0, 0x700a0da6 <_ftoa+0x516> @ imm = #0xc
700a0d98: e7ff         	b	0x700a0d9a <_ftoa+0x50a> @ imm = #-0x2
700a0d9a: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0d9e: f010 0f0c    	tst.w	r0, #0xc
700a0da2: d004         	beq	0x700a0dae <_ftoa+0x51e> @ imm = #0x8
700a0da4: e7ff         	b	0x700a0da6 <_ftoa+0x516> @ imm = #-0x2
700a0da6: 982b         	ldr	r0, [sp, #0xac]
700a0da8: 3801         	subs	r0, #0x1
700a0daa: 902b         	str	r0, [sp, #0xac]
700a0dac: e7ff         	b	0x700a0dae <_ftoa+0x51e> @ imm = #-0x2
700a0dae: e7ff         	b	0x700a0db0 <_ftoa+0x520> @ imm = #-0x2
700a0db0: 9915         	ldr	r1, [sp, #0x54]
700a0db2: 9a2b         	ldr	r2, [sp, #0xac]
700a0db4: 2000         	movs	r0, #0x0
700a0db6: 4291         	cmp	r1, r2
700a0db8: 9005         	str	r0, [sp, #0x14]
700a0dba: d207         	bhs	0x700a0dcc <_ftoa+0x53c> @ imm = #0xe
700a0dbc: e7ff         	b	0x700a0dbe <_ftoa+0x52e> @ imm = #-0x2
700a0dbe: 9915         	ldr	r1, [sp, #0x54]
700a0dc0: 2000         	movs	r0, #0x0
700a0dc2: 2920         	cmp	r1, #0x20
700a0dc4: bf38         	it	lo
700a0dc6: 2001         	movlo	r0, #0x1
700a0dc8: 9005         	str	r0, [sp, #0x14]
700a0dca: e7ff         	b	0x700a0dcc <_ftoa+0x53c> @ imm = #-0x2
700a0dcc: 9805         	ldr	r0, [sp, #0x14]
700a0dce: 07c0         	lsls	r0, r0, #0x1f
700a0dd0: b138         	cbz	r0, 0x700a0de2 <_ftoa+0x552> @ imm = #0xe
700a0dd2: e7ff         	b	0x700a0dd4 <_ftoa+0x544> @ imm = #-0x2
700a0dd4: 9a15         	ldr	r2, [sp, #0x54]
700a0dd6: 1c50         	adds	r0, r2, #0x1
700a0dd8: 9015         	str	r0, [sp, #0x54]
700a0dda: a916         	add	r1, sp, #0x58
700a0ddc: 2030         	movs	r0, #0x30
700a0dde: 5488         	strb	r0, [r1, r2]
700a0de0: e7e6         	b	0x700a0db0 <_ftoa+0x520> @ imm = #-0x34
700a0de2: e7ff         	b	0x700a0de4 <_ftoa+0x554> @ imm = #-0x2
700a0de4: 9815         	ldr	r0, [sp, #0x54]
700a0de6: 281f         	cmp	r0, #0x1f
700a0de8: d829         	bhi	0x700a0e3e <_ftoa+0x5ae> @ imm = #0x52
700a0dea: e7ff         	b	0x700a0dec <_ftoa+0x55c> @ imm = #-0x2
700a0dec: f89d 0047    	ldrb.w	r0, [sp, #0x47]
700a0df0: 07c0         	lsls	r0, r0, #0x1f
700a0df2: b138         	cbz	r0, 0x700a0e04 <_ftoa+0x574> @ imm = #0xe
700a0df4: e7ff         	b	0x700a0df6 <_ftoa+0x566> @ imm = #-0x2
700a0df6: 9a15         	ldr	r2, [sp, #0x54]
700a0df8: 1c50         	adds	r0, r2, #0x1
700a0dfa: 9015         	str	r0, [sp, #0x54]
700a0dfc: a916         	add	r1, sp, #0x58
700a0dfe: 202d         	movs	r0, #0x2d
700a0e00: 5488         	strb	r0, [r1, r2]
700a0e02: e01b         	b	0x700a0e3c <_ftoa+0x5ac> @ imm = #0x36
700a0e04: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0e08: 0740         	lsls	r0, r0, #0x1d
700a0e0a: 2800         	cmp	r0, #0x0
700a0e0c: d507         	bpl	0x700a0e1e <_ftoa+0x58e> @ imm = #0xe
700a0e0e: e7ff         	b	0x700a0e10 <_ftoa+0x580> @ imm = #-0x2
700a0e10: 9a15         	ldr	r2, [sp, #0x54]
700a0e12: 1c50         	adds	r0, r2, #0x1
700a0e14: 9015         	str	r0, [sp, #0x54]
700a0e16: a916         	add	r1, sp, #0x58
700a0e18: 202b         	movs	r0, #0x2b
700a0e1a: 5488         	strb	r0, [r1, r2]
700a0e1c: e00d         	b	0x700a0e3a <_ftoa+0x5aa> @ imm = #0x1a
700a0e1e: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0e22: 0700         	lsls	r0, r0, #0x1c
700a0e24: 2800         	cmp	r0, #0x0
700a0e26: d507         	bpl	0x700a0e38 <_ftoa+0x5a8> @ imm = #0xe
700a0e28: e7ff         	b	0x700a0e2a <_ftoa+0x59a> @ imm = #-0x2
700a0e2a: 9a15         	ldr	r2, [sp, #0x54]
700a0e2c: 1c50         	adds	r0, r2, #0x1
700a0e2e: 9015         	str	r0, [sp, #0x54]
700a0e30: a916         	add	r1, sp, #0x58
700a0e32: 2020         	movs	r0, #0x20
700a0e34: 5488         	strb	r0, [r1, r2]
700a0e36: e7ff         	b	0x700a0e38 <_ftoa+0x5a8> @ imm = #-0x2
700a0e38: e7ff         	b	0x700a0e3a <_ftoa+0x5aa> @ imm = #-0x2
700a0e3a: e7ff         	b	0x700a0e3c <_ftoa+0x5ac> @ imm = #-0x2
700a0e3c: e7ff         	b	0x700a0e3e <_ftoa+0x5ae> @ imm = #-0x2
700a0e3e: 9824         	ldr	r0, [sp, #0x90]
700a0e40: 9923         	ldr	r1, [sp, #0x8c]
700a0e42: 9a22         	ldr	r2, [sp, #0x88]
700a0e44: 9b21         	ldr	r3, [sp, #0x84]
700a0e46: f8dd c054    	ldr.w	r12, [sp, #0x54]
700a0e4a: 9c2b         	ldr	r4, [sp, #0xac]
700a0e4c: 9d2c         	ldr	r5, [sp, #0xb0]
700a0e4e: 46ee         	mov	lr, sp
700a0e50: f8ce 500c    	str.w	r5, [lr, #0xc]
700a0e54: f8ce 4008    	str.w	r4, [lr, #0x8]
700a0e58: f8ce c004    	str.w	r12, [lr, #0x4]
700a0e5c: f10d 0c58    	add.w	r12, sp, #0x58
700a0e60: f8ce c000    	str.w	r12, [lr]
700a0e64: f00c ff34    	bl	0x700adcd0 <_out_rev>   @ imm = #0xce68
700a0e68: 9025         	str	r0, [sp, #0x94]
700a0e6a: e7ff         	b	0x700a0e6c <_ftoa+0x5dc> @ imm = #-0x2
700a0e6c: 9825         	ldr	r0, [sp, #0x94]
700a0e6e: b026         	add	sp, #0x98
700a0e70: bd70         	pop	{r4, r5, r6, pc}
700a0e72: 0000         	movs	r0, r0

700a0e74 <__aeabi_memclr8>:
700a0e74: e1a02001     	mov	r2, r1
700a0e78: e3b01000     	movs	r1, #0
700a0e7c: ea005069     	b	0x700b5028 <TI_memset_small> @ imm = #0x141a4

700a0e80 <_etoa>:
700a0e80: b570         	push	{r4, r5, r6, lr}
700a0e82: b0a8         	sub	sp, #0xa0
700a0e84: f8dd c0b8    	ldr.w	r12, [sp, #0xb8]
700a0e88: f8dd c0b4    	ldr.w	r12, [sp, #0xb4]
700a0e8c: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a0e90: 9026         	str	r0, [sp, #0x98]
700a0e92: 9125         	str	r1, [sp, #0x94]
700a0e94: 9224         	str	r2, [sp, #0x90]
700a0e96: 9323         	str	r3, [sp, #0x8c]
700a0e98: ed8d 0b20    	vstr	d0, [sp, #128]
700a0e9c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0ea0: eeb4 0b40    	vcmp.f64	d0, d0
700a0ea4: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0ea8: d623         	bvs	0x700a0ef2 <_etoa+0x72> @ imm = #0x46
700a0eaa: e7ff         	b	0x700a0eac <_etoa+0x2c> @ imm = #-0x2
700a0eac: ed9d 0b20    	vldr	d0, [sp, #128]
700a0eb0: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a1218 <_etoa+0x398>
700a0eb4: eeb4 0b41    	vcmp.f64	d0, d1
700a0eb8: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0ebc: dc19         	bgt	0x700a0ef2 <_etoa+0x72> @ imm = #0x32
700a0ebe: e7ff         	b	0x700a0ec0 <_etoa+0x40> @ imm = #-0x2
700a0ec0: ed9d 0b20    	vldr	d0, [sp, #128]
700a0ec4: ed9f 1bd6    	vldr	d1, [pc, #856]          @ 0x700a1220 <_etoa+0x3a0>
700a0ec8: eeb4 0b41    	vcmp.f64	d0, d1
700a0ecc: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0ed0: d40f         	bmi	0x700a0ef2 <_etoa+0x72> @ imm = #0x1e
700a0ed2: e7ff         	b	0x700a0ed4 <_etoa+0x54> @ imm = #-0x2
700a0ed4: ed9d 0b20    	vldr	d0, [sp, #128]
700a0ed8: eeb5 0b40    	vcmp.f64	d0, #0
700a0edc: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0ee0: d11c         	bne	0x700a0f1c <_etoa+0x9c> @ imm = #0x38
700a0ee2: e7ff         	b	0x700a0ee4 <_etoa+0x64> @ imm = #-0x2
700a0ee4: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a0ee8: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a0eec: 2800         	cmp	r0, #0x0
700a0eee: d515         	bpl	0x700a0f1c <_etoa+0x9c> @ imm = #0x2a
700a0ef0: e7ff         	b	0x700a0ef2 <_etoa+0x72> @ imm = #-0x2
700a0ef2: 9826         	ldr	r0, [sp, #0x98]
700a0ef4: 9925         	ldr	r1, [sp, #0x94]
700a0ef6: 9a24         	ldr	r2, [sp, #0x90]
700a0ef8: 9b23         	ldr	r3, [sp, #0x8c]
700a0efa: ed9d 0b20    	vldr	d0, [sp, #128]
700a0efe: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a0f02: 9c2d         	ldr	r4, [sp, #0xb4]
700a0f04: 9d2e         	ldr	r5, [sp, #0xb8]
700a0f06: 46ee         	mov	lr, sp
700a0f08: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0f0c: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0f10: f8ce c000    	str.w	r12, [lr]
700a0f14: f7ff fcbc    	bl	0x700a0890 <_ftoa>      @ imm = #-0x688
700a0f18: 9027         	str	r0, [sp, #0x9c]
700a0f1a: e1e4         	b	0x700a12e6 <_etoa+0x466> @ imm = #0x3c8
700a0f1c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f20: f04f 0000    	mov.w	r0, #0x0
700a0f24: eeb5 0b40    	vcmp.f64	d0, #0
700a0f28: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0f2c: bf48         	it	mi
700a0f2e: 2001         	movmi	r0, #0x1
700a0f30: f88d 007f    	strb.w	r0, [sp, #0x7f]
700a0f34: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a0f38: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700a0f3c: b138         	cbz	r0, 0x700a0f4e <_etoa+0xce> @ imm = #0xe
700a0f3e: e7ff         	b	0x700a0f40 <_etoa+0xc0> @ imm = #-0x2
700a0f40: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f44: eeb1 0b40    	vneg.f64	d0, d0
700a0f48: ed8d 0b20    	vstr	d0, [sp, #128]
700a0f4c: e7ff         	b	0x700a0f4e <_etoa+0xce> @ imm = #-0x2
700a0f4e: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a0f52: 0740         	lsls	r0, r0, #0x1d
700a0f54: 2800         	cmp	r0, #0x0
700a0f56: d403         	bmi	0x700a0f60 <_etoa+0xe0> @ imm = #0x6
700a0f58: e7ff         	b	0x700a0f5a <_etoa+0xda> @ imm = #-0x2
700a0f5a: 2006         	movs	r0, #0x6
700a0f5c: 902c         	str	r0, [sp, #0xb0]
700a0f5e: e7ff         	b	0x700a0f60 <_etoa+0xe0> @ imm = #-0x2
700a0f60: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f64: ed8d 0b1c    	vstr	d0, [sp, #112]
700a0f68: 981d         	ldr	r0, [sp, #0x74]
700a0f6a: f3c0 500a    	ubfx	r0, r0, #0x14, #0xb
700a0f6e: f2a0 30ff    	subw	r0, r0, #0x3ff
700a0f72: 901b         	str	r0, [sp, #0x6c]
700a0f74: 981d         	ldr	r0, [sp, #0x74]
700a0f76: f240 31ff    	movw	r1, #0x3ff
700a0f7a: f361 501f    	bfi	r0, r1, #20, #12
700a0f7e: 901d         	str	r0, [sp, #0x74]
700a0f80: ed9d 0a1b    	vldr	s0, [sp, #108]
700a0f84: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a0f88: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a12f0 <_etoa+0x470>
700a0f8c: ee20 0b01    	vmul.f64	d0, d0, d1
700a0f90: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a12f8 <_etoa+0x478>
700a0f94: ee30 1b01    	vadd.f64	d1, d0, d1
700a0f98: ed9d 0b1c    	vldr	d0, [sp, #112]
700a0f9c: eebf 2b08    	vmov.f64	d2, #-1.500000e+00
700a0fa0: ee30 0b02    	vadd.f64	d0, d0, d2
700a0fa4: ed9f 2bd6    	vldr	d2, [pc, #856]          @ 0x700a1300 <_etoa+0x480>
700a0fa8: ee20 0b02    	vmul.f64	d0, d0, d2
700a0fac: ee30 0b01    	vadd.f64	d0, d0, d1
700a0fb0: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a0fb4: ed8d 0a1a    	vstr	s0, [sp, #104]
700a0fb8: ed9d 0a1a    	vldr	s0, [sp, #104]
700a0fbc: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a0fc0: ed9f 1bd1    	vldr	d1, [pc, #836]          @ 0x700a1308 <_etoa+0x488>
700a0fc4: ee20 0b01    	vmul.f64	d0, d0, d1
700a0fc8: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0fcc: ee30 0b01    	vadd.f64	d0, d0, d1
700a0fd0: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a0fd4: ed8d 0a1b    	vstr	s0, [sp, #108]
700a0fd8: ed9d 0a1a    	vldr	s0, [sp, #104]
700a0fdc: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a0fe0: ed9d 1a1b    	vldr	s2, [sp, #108]
700a0fe4: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0fe8: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a1310 <_etoa+0x490>
700a0fec: ee21 1b02    	vmul.f64	d1, d1, d2
700a0ff0: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a1318 <_etoa+0x498>
700a0ff4: ee20 0b02    	vmul.f64	d0, d0, d2
700a0ff8: ee30 0b01    	vadd.f64	d0, d0, d1
700a0ffc: ed8d 0b18    	vstr	d0, [sp, #96]
700a1000: ed9d 0b18    	vldr	d0, [sp, #96]
700a1004: ee20 0b00    	vmul.f64	d0, d0, d0
700a1008: ed8d 0b16    	vstr	d0, [sp, #88]
700a100c: 991b         	ldr	r1, [sp, #0x6c]
700a100e: 2000         	movs	r0, #0x0
700a1010: f6c3 70f0    	movt	r0, #0x3ff0
700a1014: eb00 5001    	add.w	r0, r0, r1, lsl #20
700a1018: 2100         	movs	r1, #0x0
700a101a: 911c         	str	r1, [sp, #0x70]
700a101c: 901d         	str	r0, [sp, #0x74]
700a101e: ed9d 2b18    	vldr	d2, [sp, #96]
700a1022: ee32 0b02    	vadd.f64	d0, d2, d2
700a1026: eeb0 1b00    	vmov.f64	d1, #2.000000e+00
700a102a: ee31 1b42    	vsub.f64	d1, d1, d2
700a102e: ed9d 2b16    	vldr	d2, [sp, #88]
700a1032: eeb2 3b0c    	vmov.f64	d3, #1.400000e+01
700a1036: ee82 3b03    	vdiv.f64	d3, d2, d3
700a103a: eeb2 4b04    	vmov.f64	d4, #1.000000e+01
700a103e: ee33 3b04    	vadd.f64	d3, d3, d4
700a1042: ee82 3b03    	vdiv.f64	d3, d2, d3
700a1046: eeb1 4b08    	vmov.f64	d4, #6.000000e+00
700a104a: ee33 3b04    	vadd.f64	d3, d3, d4
700a104e: ee82 2b03    	vdiv.f64	d2, d2, d3
700a1052: ee31 1b02    	vadd.f64	d1, d1, d2
700a1056: ee80 0b01    	vdiv.f64	d0, d0, d1
700a105a: eeb7 1b00    	vmov.f64	d1, #1.000000e+00
700a105e: ee30 1b01    	vadd.f64	d1, d0, d1
700a1062: ed9d 0b1c    	vldr	d0, [sp, #112]
700a1066: ee20 0b01    	vmul.f64	d0, d0, d1
700a106a: ed8d 0b1c    	vstr	d0, [sp, #112]
700a106e: ed9d 0b20    	vldr	d0, [sp, #128]
700a1072: ed9d 1b1c    	vldr	d1, [sp, #112]
700a1076: eeb4 0b41    	vcmp.f64	d0, d1
700a107a: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a107e: d50c         	bpl	0x700a109a <_etoa+0x21a> @ imm = #0x18
700a1080: e7ff         	b	0x700a1082 <_etoa+0x202> @ imm = #-0x2
700a1082: 981a         	ldr	r0, [sp, #0x68]
700a1084: 3801         	subs	r0, #0x1
700a1086: 901a         	str	r0, [sp, #0x68]
700a1088: ed9d 0b1c    	vldr	d0, [sp, #112]
700a108c: eeb2 1b04    	vmov.f64	d1, #1.000000e+01
700a1090: ee80 0b01    	vdiv.f64	d0, d0, d1
700a1094: ed8d 0b1c    	vstr	d0, [sp, #112]
700a1098: e7ff         	b	0x700a109a <_etoa+0x21a> @ imm = #-0x2
700a109a: ed9d 0b20    	vldr	d0, [sp, #128]
700a109e: eeb5 0b40    	vcmp.f64	d0, #0
700a10a2: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a10a6: d104         	bne	0x700a10b2 <_etoa+0x232> @ imm = #0x8
700a10a8: e7ff         	b	0x700a10aa <_etoa+0x22a> @ imm = #-0x2
700a10aa: f04f 0000    	mov.w	r0, #0x0
700a10ae: 901a         	str	r0, [sp, #0x68]
700a10b0: e7ff         	b	0x700a10b2 <_etoa+0x232> @ imm = #-0x2
700a10b2: 991a         	ldr	r1, [sp, #0x68]
700a10b4: f04f 0000    	mov.w	r0, #0x0
700a10b8: 2963         	cmp	r1, #0x63
700a10ba: 9012         	str	r0, [sp, #0x48]
700a10bc: dc08         	bgt	0x700a10d0 <_etoa+0x250> @ imm = #0x10
700a10be: e7ff         	b	0x700a10c0 <_etoa+0x240> @ imm = #-0x2
700a10c0: 991a         	ldr	r1, [sp, #0x68]
700a10c2: 2000         	movs	r0, #0x0
700a10c4: f111 0f64    	cmn.w	r1, #0x64
700a10c8: bfc8         	it	gt
700a10ca: 2001         	movgt	r0, #0x1
700a10cc: 9012         	str	r0, [sp, #0x48]
700a10ce: e7ff         	b	0x700a10d0 <_etoa+0x250> @ imm = #-0x2
700a10d0: 9812         	ldr	r0, [sp, #0x48]
700a10d2: 07c1         	lsls	r1, r0, #0x1f
700a10d4: 2005         	movs	r0, #0x5
700a10d6: 2900         	cmp	r1, #0x0
700a10d8: bf18         	it	ne
700a10da: 2004         	movne	r0, #0x4
700a10dc: 9015         	str	r0, [sp, #0x54]
700a10de: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a10e2: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a10e6: 2800         	cmp	r0, #0x0
700a10e8: d539         	bpl	0x700a115e <_etoa+0x2de> @ imm = #0x72
700a10ea: e7ff         	b	0x700a10ec <_etoa+0x26c> @ imm = #-0x2
700a10ec: ed9d 0b20    	vldr	d0, [sp, #128]
700a10f0: ed9f 1b8b    	vldr	d1, [pc, #556]          @ 0x700a1320 <_etoa+0x4a0>
700a10f4: eeb4 0b41    	vcmp.f64	d0, d1
700a10f8: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a10fc: db20         	blt	0x700a1140 <_etoa+0x2c0> @ imm = #0x40
700a10fe: e7ff         	b	0x700a1100 <_etoa+0x280> @ imm = #-0x2
700a1100: ed9d 0b20    	vldr	d0, [sp, #128]
700a1104: ed9f 1b88    	vldr	d1, [pc, #544]          @ 0x700a1328 <_etoa+0x4a8>
700a1108: eeb4 0b41    	vcmp.f64	d0, d1
700a110c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a1110: d516         	bpl	0x700a1140 <_etoa+0x2c0> @ imm = #0x2c
700a1112: e7ff         	b	0x700a1114 <_etoa+0x294> @ imm = #-0x2
700a1114: 982c         	ldr	r0, [sp, #0xb0]
700a1116: 991a         	ldr	r1, [sp, #0x68]
700a1118: 4288         	cmp	r0, r1
700a111a: dd06         	ble	0x700a112a <_etoa+0x2aa> @ imm = #0xc
700a111c: e7ff         	b	0x700a111e <_etoa+0x29e> @ imm = #-0x2
700a111e: 992c         	ldr	r1, [sp, #0xb0]
700a1120: 981a         	ldr	r0, [sp, #0x68]
700a1122: 43c0         	mvns	r0, r0
700a1124: 4408         	add	r0, r1
700a1126: 902c         	str	r0, [sp, #0xb0]
700a1128: e002         	b	0x700a1130 <_etoa+0x2b0> @ imm = #0x4
700a112a: 2000         	movs	r0, #0x0
700a112c: 902c         	str	r0, [sp, #0xb0]
700a112e: e7ff         	b	0x700a1130 <_etoa+0x2b0> @ imm = #-0x2
700a1130: 982e         	ldr	r0, [sp, #0xb8]
700a1132: f440 6080    	orr	r0, r0, #0x400
700a1136: 902e         	str	r0, [sp, #0xb8]
700a1138: 2000         	movs	r0, #0x0
700a113a: 9015         	str	r0, [sp, #0x54]
700a113c: 901a         	str	r0, [sp, #0x68]
700a113e: e00d         	b	0x700a115c <_etoa+0x2dc> @ imm = #0x1a
700a1140: 982c         	ldr	r0, [sp, #0xb0]
700a1142: b150         	cbz	r0, 0x700a115a <_etoa+0x2da> @ imm = #0x14
700a1144: e7ff         	b	0x700a1146 <_etoa+0x2c6> @ imm = #-0x2
700a1146: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a114a: 0740         	lsls	r0, r0, #0x1d
700a114c: 2800         	cmp	r0, #0x0
700a114e: d504         	bpl	0x700a115a <_etoa+0x2da> @ imm = #0x8
700a1150: e7ff         	b	0x700a1152 <_etoa+0x2d2> @ imm = #-0x2
700a1152: 982c         	ldr	r0, [sp, #0xb0]
700a1154: 3801         	subs	r0, #0x1
700a1156: 902c         	str	r0, [sp, #0xb0]
700a1158: e7ff         	b	0x700a115a <_etoa+0x2da> @ imm = #-0x2
700a115a: e7ff         	b	0x700a115c <_etoa+0x2dc> @ imm = #-0x2
700a115c: e7ff         	b	0x700a115e <_etoa+0x2de> @ imm = #-0x2
700a115e: 982d         	ldr	r0, [sp, #0xb4]
700a1160: 9014         	str	r0, [sp, #0x50]
700a1162: 982d         	ldr	r0, [sp, #0xb4]
700a1164: 9915         	ldr	r1, [sp, #0x54]
700a1166: 4288         	cmp	r0, r1
700a1168: d905         	bls	0x700a1176 <_etoa+0x2f6> @ imm = #0xa
700a116a: e7ff         	b	0x700a116c <_etoa+0x2ec> @ imm = #-0x2
700a116c: 9915         	ldr	r1, [sp, #0x54]
700a116e: 9814         	ldr	r0, [sp, #0x50]
700a1170: 1a40         	subs	r0, r0, r1
700a1172: 9014         	str	r0, [sp, #0x50]
700a1174: e002         	b	0x700a117c <_etoa+0x2fc> @ imm = #0x4
700a1176: 2000         	movs	r0, #0x0
700a1178: 9014         	str	r0, [sp, #0x50]
700a117a: e7ff         	b	0x700a117c <_etoa+0x2fc> @ imm = #-0x2
700a117c: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a1180: 0780         	lsls	r0, r0, #0x1e
700a1182: 2800         	cmp	r0, #0x0
700a1184: d506         	bpl	0x700a1194 <_etoa+0x314> @ imm = #0xc
700a1186: e7ff         	b	0x700a1188 <_etoa+0x308> @ imm = #-0x2
700a1188: 9815         	ldr	r0, [sp, #0x54]
700a118a: b118         	cbz	r0, 0x700a1194 <_etoa+0x314> @ imm = #0x6
700a118c: e7ff         	b	0x700a118e <_etoa+0x30e> @ imm = #-0x2
700a118e: 2000         	movs	r0, #0x0
700a1190: 9014         	str	r0, [sp, #0x50]
700a1192: e7ff         	b	0x700a1194 <_etoa+0x314> @ imm = #-0x2
700a1194: 981a         	ldr	r0, [sp, #0x68]
700a1196: b148         	cbz	r0, 0x700a11ac <_etoa+0x32c> @ imm = #0x12
700a1198: e7ff         	b	0x700a119a <_etoa+0x31a> @ imm = #-0x2
700a119a: ed9d 1b1c    	vldr	d1, [sp, #112]
700a119e: ed9d 0b20    	vldr	d0, [sp, #128]
700a11a2: ee80 0b01    	vdiv.f64	d0, d0, d1
700a11a6: ed8d 0b20    	vstr	d0, [sp, #128]
700a11aa: e7ff         	b	0x700a11ac <_etoa+0x32c> @ imm = #-0x2
700a11ac: 9824         	ldr	r0, [sp, #0x90]
700a11ae: 9013         	str	r0, [sp, #0x4c]
700a11b0: 9826         	ldr	r0, [sp, #0x98]
700a11b2: 900e         	str	r0, [sp, #0x38]
700a11b4: 9825         	ldr	r0, [sp, #0x94]
700a11b6: 900f         	str	r0, [sp, #0x3c]
700a11b8: 9824         	ldr	r0, [sp, #0x90]
700a11ba: 9010         	str	r0, [sp, #0x40]
700a11bc: 9823         	ldr	r0, [sp, #0x8c]
700a11be: 9011         	str	r0, [sp, #0x44]
700a11c0: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a11c4: 07c0         	lsls	r0, r0, #0x1f
700a11c6: b138         	cbz	r0, 0x700a11d8 <_etoa+0x358> @ imm = #0xe
700a11c8: e7ff         	b	0x700a11ca <_etoa+0x34a> @ imm = #-0x2
700a11ca: ed9d 0b20    	vldr	d0, [sp, #128]
700a11ce: eeb1 0b40    	vneg.f64	d0, d0
700a11d2: ed8d 0b0c    	vstr	d0, [sp, #48]
700a11d6: e004         	b	0x700a11e2 <_etoa+0x362> @ imm = #0x8
700a11d8: ed9d 0b20    	vldr	d0, [sp, #128]
700a11dc: ed8d 0b0c    	vstr	d0, [sp, #48]
700a11e0: e7ff         	b	0x700a11e2 <_etoa+0x362> @ imm = #-0x2
700a11e2: 9b11         	ldr	r3, [sp, #0x44]
700a11e4: 9a10         	ldr	r2, [sp, #0x40]
700a11e6: 990f         	ldr	r1, [sp, #0x3c]
700a11e8: 980e         	ldr	r0, [sp, #0x38]
700a11ea: ed9d 0b0c    	vldr	d0, [sp, #48]
700a11ee: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a11f2: 9c14         	ldr	r4, [sp, #0x50]
700a11f4: 9d2e         	ldr	r5, [sp, #0xb8]
700a11f6: 46ee         	mov	lr, sp
700a11f8: f8ce 5008    	str.w	r5, [lr, #0x8]
700a11fc: f8ce 4004    	str.w	r4, [lr, #0x4]
700a1200: f8ce c000    	str.w	r12, [lr]
700a1204: f7ff fb44    	bl	0x700a0890 <_ftoa>      @ imm = #-0x978
700a1208: 9024         	str	r0, [sp, #0x90]
700a120a: 9815         	ldr	r0, [sp, #0x54]
700a120c: 2800         	cmp	r0, #0x0
700a120e: d067         	beq	0x700a12e0 <_etoa+0x460> @ imm = #0xce
700a1210: e00a         	b	0x700a1228 <_etoa+0x3a8> @ imm = #0x14
700a1212: bf00         	nop
700a1214: bf00         	nop
700a1216: bf00         	nop
700a1218: ff ff ff ff  	.word	0xffffffff
700a121c: ff ff ef 7f  	.word	0x7fefffff
700a1220: ff ff ff ff  	.word	0xffffffff
700a1224: ff ff ef ff  	.word	0xffefffff
700a1228: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a122c: 982e         	ldr	r0, [sp, #0xb8]
700a122e: 0681         	lsls	r1, r0, #0x1a
700a1230: 2065         	movs	r0, #0x65
700a1232: 2900         	cmp	r1, #0x0
700a1234: bf48         	it	mi
700a1236: 2045         	movmi	r0, #0x45
700a1238: 9925         	ldr	r1, [sp, #0x94]
700a123a: 9a24         	ldr	r2, [sp, #0x90]
700a123c: 1c53         	adds	r3, r2, #0x1
700a123e: 9324         	str	r3, [sp, #0x90]
700a1240: 9b23         	ldr	r3, [sp, #0x8c]
700a1242: 47e0         	blx	r12
700a1244: 9826         	ldr	r0, [sp, #0x98]
700a1246: 9008         	str	r0, [sp, #0x20]
700a1248: 9825         	ldr	r0, [sp, #0x94]
700a124a: 9009         	str	r0, [sp, #0x24]
700a124c: 9824         	ldr	r0, [sp, #0x90]
700a124e: 900a         	str	r0, [sp, #0x28]
700a1250: 9823         	ldr	r0, [sp, #0x8c]
700a1252: 900b         	str	r0, [sp, #0x2c]
700a1254: 981a         	ldr	r0, [sp, #0x68]
700a1256: f1b0 3fff    	cmp.w	r0, #0xffffffff
700a125a: dc04         	bgt	0x700a1266 <_etoa+0x3e6> @ imm = #0x8
700a125c: e7ff         	b	0x700a125e <_etoa+0x3de> @ imm = #-0x2
700a125e: 981a         	ldr	r0, [sp, #0x68]
700a1260: 4240         	rsbs	r0, r0, #0
700a1262: 9007         	str	r0, [sp, #0x1c]
700a1264: e002         	b	0x700a126c <_etoa+0x3ec> @ imm = #0x4
700a1266: 981a         	ldr	r0, [sp, #0x68]
700a1268: 9007         	str	r0, [sp, #0x1c]
700a126a: e7ff         	b	0x700a126c <_etoa+0x3ec> @ imm = #-0x2
700a126c: 9b0b         	ldr	r3, [sp, #0x2c]
700a126e: 9a0a         	ldr	r2, [sp, #0x28]
700a1270: 9909         	ldr	r1, [sp, #0x24]
700a1272: 9808         	ldr	r0, [sp, #0x20]
700a1274: f8dd c01c    	ldr.w	r12, [sp, #0x1c]
700a1278: 9c1a         	ldr	r4, [sp, #0x68]
700a127a: f8dd e054    	ldr.w	lr, [sp, #0x54]
700a127e: f1ae 0501    	sub.w	r5, lr, #0x1
700a1282: 46ee         	mov	lr, sp
700a1284: 2605         	movs	r6, #0x5
700a1286: f8ce 6014    	str.w	r6, [lr, #0x14]
700a128a: f8ce 5010    	str.w	r5, [lr, #0x10]
700a128e: 2500         	movs	r5, #0x0
700a1290: f8ce 500c    	str.w	r5, [lr, #0xc]
700a1294: 250a         	movs	r5, #0xa
700a1296: f8ce 5008    	str.w	r5, [lr, #0x8]
700a129a: ea4f 74d4    	lsr.w	r4, r4, #0x1f
700a129e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a12a2: f8ce c000    	str.w	r12, [lr]
700a12a6: f00a fa23    	bl	0x700ab6f0 <_ntoa_long> @ imm = #0xa446
700a12aa: 9024         	str	r0, [sp, #0x90]
700a12ac: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a12b0: 0780         	lsls	r0, r0, #0x1e
700a12b2: 2800         	cmp	r0, #0x0
700a12b4: d513         	bpl	0x700a12de <_etoa+0x45e> @ imm = #0x26
700a12b6: e7ff         	b	0x700a12b8 <_etoa+0x438> @ imm = #-0x2
700a12b8: e7ff         	b	0x700a12ba <_etoa+0x43a> @ imm = #-0x2
700a12ba: 9824         	ldr	r0, [sp, #0x90]
700a12bc: 9913         	ldr	r1, [sp, #0x4c]
700a12be: 1a40         	subs	r0, r0, r1
700a12c0: 992d         	ldr	r1, [sp, #0xb4]
700a12c2: 4288         	cmp	r0, r1
700a12c4: d20a         	bhs	0x700a12dc <_etoa+0x45c> @ imm = #0x14
700a12c6: e7ff         	b	0x700a12c8 <_etoa+0x448> @ imm = #-0x2
700a12c8: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a12cc: 9925         	ldr	r1, [sp, #0x94]
700a12ce: 9a24         	ldr	r2, [sp, #0x90]
700a12d0: 1c50         	adds	r0, r2, #0x1
700a12d2: 9024         	str	r0, [sp, #0x90]
700a12d4: 9b23         	ldr	r3, [sp, #0x8c]
700a12d6: 2020         	movs	r0, #0x20
700a12d8: 47e0         	blx	r12
700a12da: e7ee         	b	0x700a12ba <_etoa+0x43a> @ imm = #-0x24
700a12dc: e7ff         	b	0x700a12de <_etoa+0x45e> @ imm = #-0x2
700a12de: e7ff         	b	0x700a12e0 <_etoa+0x460> @ imm = #-0x2
700a12e0: 9824         	ldr	r0, [sp, #0x90]
700a12e2: 9027         	str	r0, [sp, #0x9c]
700a12e4: e7ff         	b	0x700a12e6 <_etoa+0x466> @ imm = #-0x2
700a12e6: 9827         	ldr	r0, [sp, #0x9c]
700a12e8: b028         	add	sp, #0xa0
700a12ea: bd70         	pop	{r4, r5, r6, pc}
700a12ec: bf00         	nop
700a12ee: bf00         	nop
700a12f0: fb 79 9f 50  	.word	0x509f79fb
700a12f4: 13 44 d3 3f  	.word	0x3fd34413
700a12f8: b3 c8 60 8b  	.word	0x8b60c8b3
700a12fc: 28 8a c6 3f  	.word	0x3fc68a28
700a1300: 61 43 6f 63  	.word	0x636f4361
700a1304: a7 87 d2 3f  	.word	0x3fd287a7
700a1308: 71 a3 79 09  	.word	0x0979a371
700a130c: 4f 93 0a 40  	.word	0x400a934f
700a1310: ef 39 fa fe  	.word	0xfefa39ef
700a1314: 42 2e e6 bf  	.word	0xbfe62e42
700a1318: 16 55 b5 bb  	.word	0xbbb55516
700a131c: b1 6b 02 40  	.word	0x40026bb1
700a1320: 2d 43 1c eb  	.word	0xeb1c432d
700a1324: e2 36 1a 3f  	.word	0x3f1a36e2
700a1328: 00 00 00 00  	.word	0x00000000
700a132c: 80 84 2e 41  	.word	0x412e8480

700a1330 <UART_open>:
700a1330: b580         	push	{r7, lr}
700a1332: b092         	sub	sp, #0x48
700a1334: 9011         	str	r0, [sp, #0x44]
700a1336: 9110         	str	r1, [sp, #0x40]
700a1338: 2000         	movs	r0, #0x0
700a133a: 900f         	str	r0, [sp, #0x3c]
700a133c: 900e         	str	r0, [sp, #0x38]
700a133e: 900d         	str	r0, [sp, #0x34]
700a1340: 900c         	str	r0, [sp, #0x30]
700a1342: 9811         	ldr	r0, [sp, #0x44]
700a1344: f248 316c    	movw	r1, #0x836c
700a1348: f2c7 010b    	movt	r1, #0x700b
700a134c: 6809         	ldr	r1, [r1]
700a134e: 4288         	cmp	r0, r1
700a1350: d304         	blo	0x700a135c <UART_open+0x2c> @ imm = #0x8
700a1352: e7ff         	b	0x700a1354 <UART_open+0x24> @ imm = #-0x2
700a1354: f04f 30ff    	mov.w	r0, #0xffffffff
700a1358: 900f         	str	r0, [sp, #0x3c]
700a135a: e008         	b	0x700a136e <UART_open+0x3e> @ imm = #0x10
700a135c: 9911         	ldr	r1, [sp, #0x44]
700a135e: f248 3034    	movw	r0, #0x8334
700a1362: f2c7 000b    	movt	r0, #0x700b
700a1366: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a136a: 900d         	str	r0, [sp, #0x34]
700a136c: e7ff         	b	0x700a136e <UART_open+0x3e> @ imm = #-0x2
700a136e: f248 01b8    	movw	r1, #0x80b8
700a1372: f2c7 010b    	movt	r1, #0x700b
700a1376: f851 0b04    	ldr	r0, [r1], #4
700a137a: 9103         	str	r1, [sp, #0xc]
700a137c: 2800         	cmp	r0, #0x0
700a137e: bf18         	it	ne
700a1380: 2001         	movne	r0, #0x1
700a1382: f247 7171    	movw	r1, #0x7771
700a1386: f2c7 010b    	movt	r1, #0x700b
700a138a: 466a         	mov	r2, sp
700a138c: 6011         	str	r1, [r2]
700a138e: f647 11fa    	movw	r1, #0x79fa
700a1392: f2c7 010b    	movt	r1, #0x700b
700a1396: f647 3208    	movw	r2, #0x7b08
700a139a: f2c7 020b    	movt	r2, #0x700b
700a139e: f240 1301    	movw	r3, #0x101
700a13a2: f00f fbd5    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xf7aa
700a13a6: 9803         	ldr	r0, [sp, #0xc]
700a13a8: f04f 31ff    	mov.w	r1, #0xffffffff
700a13ac: f011 f8b8    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x11170
700a13b0: 980f         	ldr	r0, [sp, #0x3c]
700a13b2: bb38         	cbnz	r0, 0x700a1404 <UART_open+0xd4> @ imm = #0x4e
700a13b4: e7ff         	b	0x700a13b6 <UART_open+0x86> @ imm = #-0x2
700a13b6: 980d         	ldr	r0, [sp, #0x34]
700a13b8: 6840         	ldr	r0, [r0, #0x4]
700a13ba: 900c         	str	r0, [sp, #0x30]
700a13bc: 980d         	ldr	r0, [sp, #0x34]
700a13be: 6800         	ldr	r0, [r0]
700a13c0: 900b         	str	r0, [sp, #0x2c]
700a13c2: 980c         	ldr	r0, [sp, #0x30]
700a13c4: 2800         	cmp	r0, #0x0
700a13c6: bf18         	it	ne
700a13c8: 2001         	movne	r0, #0x1
700a13ca: f647 119f    	movw	r1, #0x799f
700a13ce: f2c7 010b    	movt	r1, #0x700b
700a13d2: 466a         	mov	r2, sp
700a13d4: 6011         	str	r1, [r2]
700a13d6: f647 11fa    	movw	r1, #0x79fa
700a13da: f2c7 010b    	movt	r1, #0x700b
700a13de: f647 3208    	movw	r2, #0x7b08
700a13e2: f2c7 020b    	movt	r2, #0x700b
700a13e6: f44f 7384    	mov.w	r3, #0x108
700a13ea: f00f fbb1    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xf762
700a13ee: 980c         	ldr	r0, [sp, #0x30]
700a13f0: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a13f4: 2801         	cmp	r0, #0x1
700a13f6: d104         	bne	0x700a1402 <UART_open+0xd2> @ imm = #0x8
700a13f8: e7ff         	b	0x700a13fa <UART_open+0xca> @ imm = #-0x2
700a13fa: f04f 30ff    	mov.w	r0, #0xffffffff
700a13fe: 900f         	str	r0, [sp, #0x3c]
700a1400: e7ff         	b	0x700a1402 <UART_open+0xd2> @ imm = #-0x2
700a1402: e7ff         	b	0x700a1404 <UART_open+0xd4> @ imm = #-0x2
700a1404: 980f         	ldr	r0, [sp, #0x3c]
700a1406: 2800         	cmp	r0, #0x0
700a1408: f040 80cd    	bne.w	0x700a15a6 <UART_open+0x276> @ imm = #0x19a
700a140c: e7ff         	b	0x700a140e <UART_open+0xde> @ imm = #-0x2
700a140e: 980d         	ldr	r0, [sp, #0x34]
700a1410: 990c         	ldr	r1, [sp, #0x30]
700a1412: 6008         	str	r0, [r1]
700a1414: 9810         	ldr	r0, [sp, #0x40]
700a1416: b138         	cbz	r0, 0x700a1428 <UART_open+0xf8> @ imm = #0xe
700a1418: e7ff         	b	0x700a141a <UART_open+0xea> @ imm = #-0x2
700a141a: 980c         	ldr	r0, [sp, #0x30]
700a141c: 3004         	adds	r0, #0x4
700a141e: 9910         	ldr	r1, [sp, #0x40]
700a1420: 2258         	movs	r2, #0x58
700a1422: f000 eb6c    	blx	0x700a1afc <__aeabi_memcpy8> @ imm = #0x6d8
700a1426: e004         	b	0x700a1432 <UART_open+0x102> @ imm = #0x8
700a1428: 980c         	ldr	r0, [sp, #0x30]
700a142a: 3004         	adds	r0, #0x4
700a142c: f00f fc50    	bl	0x700b0cd0 <UART_Params_init> @ imm = #0xf8a0
700a1430: e7ff         	b	0x700a1432 <UART_open+0x102> @ imm = #-0x2
700a1432: 990c         	ldr	r1, [sp, #0x30]
700a1434: f501 7022    	add.w	r0, r1, #0x288
700a1438: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a143c: 980c         	ldr	r0, [sp, #0x30]
700a143e: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a1442: 9005         	str	r0, [sp, #0x14]
700a1444: 990c         	ldr	r1, [sp, #0x30]
700a1446: f501 7040    	add.w	r0, r1, #0x300
700a144a: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700a144e: 980c         	ldr	r0, [sp, #0x30]
700a1450: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700a1454: 9004         	str	r0, [sp, #0x10]
700a1456: 9804         	ldr	r0, [sp, #0x10]
700a1458: 9905         	ldr	r1, [sp, #0x14]
700a145a: 6048         	str	r0, [r1, #0x4]
700a145c: 980b         	ldr	r0, [sp, #0x2c]
700a145e: 6800         	ldr	r0, [r0]
700a1460: 9905         	ldr	r1, [sp, #0x14]
700a1462: 6008         	str	r0, [r1]
700a1464: 980c         	ldr	r0, [sp, #0x30]
700a1466: 6800         	ldr	r0, [r0]
700a1468: 9905         	ldr	r1, [sp, #0x14]
700a146a: 6608         	str	r0, [r1, #0x60]
700a146c: 980c         	ldr	r0, [sp, #0x30]
700a146e: 6dc0         	ldr	r0, [r0, #0x5c]
700a1470: 9905         	ldr	r1, [sp, #0x14]
700a1472: 6088         	str	r0, [r1, #0x8]
700a1474: 980c         	ldr	r0, [sp, #0x30]
700a1476: 6e00         	ldr	r0, [r0, #0x60]
700a1478: 9905         	ldr	r1, [sp, #0x14]
700a147a: 60c8         	str	r0, [r1, #0xc]
700a147c: 980c         	ldr	r0, [sp, #0x30]
700a147e: 6e40         	ldr	r0, [r0, #0x64]
700a1480: 9905         	ldr	r1, [sp, #0x14]
700a1482: 6108         	str	r0, [r1, #0x10]
700a1484: 980c         	ldr	r0, [sp, #0x30]
700a1486: 6e80         	ldr	r0, [r0, #0x68]
700a1488: 9905         	ldr	r1, [sp, #0x14]
700a148a: 6148         	str	r0, [r1, #0x14]
700a148c: 980c         	ldr	r0, [sp, #0x30]
700a148e: 6ec0         	ldr	r0, [r0, #0x6c]
700a1490: 9905         	ldr	r1, [sp, #0x14]
700a1492: 6188         	str	r0, [r1, #0x18]
700a1494: 980c         	ldr	r0, [sp, #0x30]
700a1496: 6f00         	ldr	r0, [r0, #0x70]
700a1498: 9905         	ldr	r1, [sp, #0x14]
700a149a: 61c8         	str	r0, [r1, #0x1c]
700a149c: 980c         	ldr	r0, [sp, #0x30]
700a149e: 6f40         	ldr	r0, [r0, #0x74]
700a14a0: 9905         	ldr	r1, [sp, #0x14]
700a14a2: 6208         	str	r0, [r1, #0x20]
700a14a4: 980c         	ldr	r0, [sp, #0x30]
700a14a6: 6f80         	ldr	r0, [r0, #0x78]
700a14a8: 9905         	ldr	r1, [sp, #0x14]
700a14aa: 6248         	str	r0, [r1, #0x24]
700a14ac: 9905         	ldr	r1, [sp, #0x14]
700a14ae: 2000         	movs	r0, #0x0
700a14b0: 6548         	str	r0, [r1, #0x54]
700a14b2: 990b         	ldr	r1, [sp, #0x2c]
700a14b4: 6849         	ldr	r1, [r1, #0x4]
700a14b6: 9a04         	ldr	r2, [sp, #0x10]
700a14b8: 6011         	str	r1, [r2]
700a14ba: 990c         	ldr	r1, [sp, #0x30]
700a14bc: 6849         	ldr	r1, [r1, #0x4]
700a14be: 9a04         	ldr	r2, [sp, #0x10]
700a14c0: 6051         	str	r1, [r2, #0x4]
700a14c2: 990c         	ldr	r1, [sp, #0x30]
700a14c4: 6849         	ldr	r1, [r1, #0x4]
700a14c6: 9a04         	ldr	r2, [sp, #0x10]
700a14c8: 6051         	str	r1, [r2, #0x4]
700a14ca: 990c         	ldr	r1, [sp, #0x30]
700a14cc: 6889         	ldr	r1, [r1, #0x8]
700a14ce: 9a04         	ldr	r2, [sp, #0x10]
700a14d0: 6091         	str	r1, [r2, #0x8]
700a14d2: 990c         	ldr	r1, [sp, #0x30]
700a14d4: 68c9         	ldr	r1, [r1, #0xc]
700a14d6: 9a04         	ldr	r2, [sp, #0x10]
700a14d8: 60d1         	str	r1, [r2, #0xc]
700a14da: 990c         	ldr	r1, [sp, #0x30]
700a14dc: 6909         	ldr	r1, [r1, #0x10]
700a14de: 9a04         	ldr	r2, [sp, #0x10]
700a14e0: 6111         	str	r1, [r2, #0x10]
700a14e2: 990c         	ldr	r1, [sp, #0x30]
700a14e4: 6989         	ldr	r1, [r1, #0x18]
700a14e6: 9a04         	ldr	r2, [sp, #0x10]
700a14e8: 6151         	str	r1, [r2, #0x14]
700a14ea: 990c         	ldr	r1, [sp, #0x30]
700a14ec: 6a89         	ldr	r1, [r1, #0x28]
700a14ee: 9a04         	ldr	r2, [sp, #0x10]
700a14f0: 6191         	str	r1, [r2, #0x18]
700a14f2: 990c         	ldr	r1, [sp, #0x30]
700a14f4: 6ac9         	ldr	r1, [r1, #0x2c]
700a14f6: 9a04         	ldr	r2, [sp, #0x10]
700a14f8: 61d1         	str	r1, [r2, #0x1c]
700a14fa: 990c         	ldr	r1, [sp, #0x30]
700a14fc: 6b49         	ldr	r1, [r1, #0x34]
700a14fe: 9a04         	ldr	r2, [sp, #0x10]
700a1500: 6251         	str	r1, [r2, #0x24]
700a1502: 990c         	ldr	r1, [sp, #0x30]
700a1504: 6b09         	ldr	r1, [r1, #0x30]
700a1506: 9a04         	ldr	r2, [sp, #0x10]
700a1508: 6211         	str	r1, [r2, #0x20]
700a150a: 990c         	ldr	r1, [sp, #0x30]
700a150c: f891 1038    	ldrb.w	r1, [r1, #0x38]
700a1510: 9a04         	ldr	r2, [sp, #0x10]
700a1512: f882 1028    	strb.w	r1, [r2, #0x28]
700a1516: 990c         	ldr	r1, [sp, #0x30]
700a1518: 6c49         	ldr	r1, [r1, #0x44]
700a151a: 9a04         	ldr	r2, [sp, #0x10]
700a151c: 62d1         	str	r1, [r2, #0x2c]
700a151e: 990c         	ldr	r1, [sp, #0x30]
700a1520: 6c89         	ldr	r1, [r1, #0x48]
700a1522: 9a04         	ldr	r2, [sp, #0x10]
700a1524: 6391         	str	r1, [r2, #0x38]
700a1526: 990c         	ldr	r1, [sp, #0x30]
700a1528: 6cc9         	ldr	r1, [r1, #0x4c]
700a152a: 9a04         	ldr	r2, [sp, #0x10]
700a152c: 63d1         	str	r1, [r2, #0x3c]
700a152e: 9904         	ldr	r1, [sp, #0x10]
700a1530: 6488         	str	r0, [r1, #0x48]
700a1532: 9904         	ldr	r1, [sp, #0x10]
700a1534: 64c8         	str	r0, [r1, #0x4c]
700a1536: 980c         	ldr	r0, [sp, #0x30]
700a1538: 6d00         	ldr	r0, [r0, #0x50]
700a153a: 9904         	ldr	r1, [sp, #0x10]
700a153c: 6408         	str	r0, [r1, #0x40]
700a153e: 980c         	ldr	r0, [sp, #0x30]
700a1540: 6d40         	ldr	r0, [r0, #0x54]
700a1542: 9904         	ldr	r1, [sp, #0x10]
700a1544: 6448         	str	r0, [r1, #0x44]
700a1546: 980c         	ldr	r0, [sp, #0x30]
700a1548: 69c0         	ldr	r0, [r0, #0x1c]
700a154a: 9904         	ldr	r1, [sp, #0x10]
700a154c: 6348         	str	r0, [r1, #0x34]
700a154e: 980c         	ldr	r0, [sp, #0x30]
700a1550: 6940         	ldr	r0, [r0, #0x14]
700a1552: 9904         	ldr	r1, [sp, #0x10]
700a1554: 6308         	str	r0, [r1, #0x30]
700a1556: 980c         	ldr	r0, [sp, #0x30]
700a1558: 6d80         	ldr	r0, [r0, #0x58]
700a155a: 9904         	ldr	r1, [sp, #0x10]
700a155c: 6508         	str	r0, [r1, #0x50]
700a155e: 9904         	ldr	r1, [sp, #0x10]
700a1560: f245 5011    	movw	r0, #0x5511
700a1564: f2c7 000b    	movt	r0, #0x700b
700a1568: 6548         	str	r0, [r1, #0x54]
700a156a: 9904         	ldr	r1, [sp, #0x10]
700a156c: f644 4011    	movw	r0, #0x4c11
700a1570: f2c7 000b    	movt	r0, #0x700b
700a1574: 6588         	str	r0, [r1, #0x58]
700a1576: 9904         	ldr	r1, [sp, #0x10]
700a1578: f242 60a1    	movw	r0, #0x26a1
700a157c: f2c7 000b    	movt	r0, #0x700b
700a1580: 65c8         	str	r0, [r1, #0x5c]
700a1582: 9904         	ldr	r1, [sp, #0x10]
700a1584: f242 50e1    	movw	r0, #0x25e1
700a1588: f2c7 000b    	movt	r0, #0x700b
700a158c: 6608         	str	r0, [r1, #0x60]
700a158e: 9904         	ldr	r1, [sp, #0x10]
700a1590: f245 5031    	movw	r0, #0x5531
700a1594: f2c7 000b    	movt	r0, #0x700b
700a1598: 6648         	str	r0, [r1, #0x64]
700a159a: 980c         	ldr	r0, [sp, #0x30]
700a159c: 3004         	adds	r0, #0x4
700a159e: f012 f93f    	bl	0x700b3820 <UART_checkOpenParams> @ imm = #0x1227e
700a15a2: 900f         	str	r0, [sp, #0x3c]
700a15a4: e7ff         	b	0x700a15a6 <UART_open+0x276> @ imm = #-0x2
700a15a6: 980f         	ldr	r0, [sp, #0x3c]
700a15a8: 2800         	cmp	r0, #0x0
700a15aa: f040 80b8    	bne.w	0x700a171e <UART_open+0x3ee> @ imm = #0x170
700a15ae: e7ff         	b	0x700a15b0 <UART_open+0x280> @ imm = #-0x2
700a15b0: 9905         	ldr	r1, [sp, #0x14]
700a15b2: 2000         	movs	r0, #0x0
700a15b4: 6548         	str	r0, [r1, #0x54]
700a15b6: 980c         	ldr	r0, [sp, #0x30]
700a15b8: 6b00         	ldr	r0, [r0, #0x30]
700a15ba: 2803         	cmp	r0, #0x3
700a15bc: d117         	bne	0x700a15ee <UART_open+0x2be> @ imm = #0x2e
700a15be: e7ff         	b	0x700a15c0 <UART_open+0x290> @ imm = #-0x2
700a15c0: 9911         	ldr	r1, [sp, #0x44]
700a15c2: f248 0000    	movw	r0, #0x8000
700a15c6: f2c7 000b    	movt	r0, #0x700b
700a15ca: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a15ce: 9904         	ldr	r1, [sp, #0x10]
700a15d0: 6488         	str	r0, [r1, #0x48]
700a15d2: 9911         	ldr	r1, [sp, #0x44]
700a15d4: f248 3070    	movw	r0, #0x8370
700a15d8: f2c7 000b    	movt	r0, #0x700b
700a15dc: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a15e0: 9904         	ldr	r1, [sp, #0x10]
700a15e2: 64c8         	str	r0, [r1, #0x4c]
700a15e4: 9805         	ldr	r0, [sp, #0x14]
700a15e6: f007 fb63    	bl	0x700a8cb0 <UART_lld_initDma> @ imm = #0x76c6
700a15ea: 900f         	str	r0, [sp, #0x3c]
700a15ec: e008         	b	0x700a1600 <UART_open+0x2d0> @ imm = #0x10
700a15ee: 9805         	ldr	r0, [sp, #0x14]
700a15f0: f008 fce6    	bl	0x700a9fc0 <UART_lld_init> @ imm = #0x89cc
700a15f4: 900f         	str	r0, [sp, #0x3c]
700a15f6: 990c         	ldr	r1, [sp, #0x30]
700a15f8: 2000         	movs	r0, #0x0
700a15fa: f8c1 0280    	str.w	r0, [r1, #0x280]
700a15fe: e7ff         	b	0x700a1600 <UART_open+0x2d0> @ imm = #-0x2
700a1600: 980f         	ldr	r0, [sp, #0x3c]
700a1602: 2800         	cmp	r0, #0x0
700a1604: f040 808a    	bne.w	0x700a171c <UART_open+0x3ec> @ imm = #0x114
700a1608: e7ff         	b	0x700a160a <UART_open+0x2da> @ imm = #-0x2
700a160a: 980c         	ldr	r0, [sp, #0x30]
700a160c: 308c         	adds	r0, #0x8c
700a160e: f00e fd7f    	bl	0x700b0110 <SemaphoreP_constructMutex> @ imm = #0xeafe
700a1612: 900f         	str	r0, [sp, #0x3c]
700a1614: 980f         	ldr	r0, [sp, #0x3c]
700a1616: b930         	cbnz	r0, 0x700a1626 <UART_open+0x2f6> @ imm = #0xc
700a1618: e7ff         	b	0x700a161a <UART_open+0x2ea> @ imm = #-0x2
700a161a: 990c         	ldr	r1, [sp, #0x30]
700a161c: f101 008c    	add.w	r0, r1, #0x8c
700a1620: f8c1 0088    	str.w	r0, [r1, #0x88]
700a1624: e7ff         	b	0x700a1626 <UART_open+0x2f6> @ imm = #-0x2
700a1626: 980c         	ldr	r0, [sp, #0x30]
700a1628: f500 7094    	add.w	r0, r0, #0x128
700a162c: 2100         	movs	r1, #0x0
700a162e: f00e fcdf    	bl	0x700afff0 <SemaphoreP_constructBinary> @ imm = #0xe9be
700a1632: 4601         	mov	r1, r0
700a1634: 980f         	ldr	r0, [sp, #0x3c]
700a1636: 4408         	add	r0, r1
700a1638: 900f         	str	r0, [sp, #0x3c]
700a163a: 980f         	ldr	r0, [sp, #0x3c]
700a163c: b958         	cbnz	r0, 0x700a1656 <UART_open+0x326> @ imm = #0x16
700a163e: e7ff         	b	0x700a1640 <UART_open+0x310> @ imm = #-0x2
700a1640: 990c         	ldr	r1, [sp, #0x30]
700a1642: f501 7094    	add.w	r0, r1, #0x128
700a1646: f8c1 0124    	str.w	r0, [r1, #0x124]
700a164a: 980c         	ldr	r0, [sp, #0x30]
700a164c: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a1650: 9905         	ldr	r1, [sp, #0x14]
700a1652: 6588         	str	r0, [r1, #0x58]
700a1654: e7ff         	b	0x700a1656 <UART_open+0x326> @ imm = #-0x2
700a1656: 980c         	ldr	r0, [sp, #0x30]
700a1658: f500 70e2    	add.w	r0, r0, #0x1c4
700a165c: 2100         	movs	r1, #0x0
700a165e: f00e fcc7    	bl	0x700afff0 <SemaphoreP_constructBinary> @ imm = #0xe98e
700a1662: 4601         	mov	r1, r0
700a1664: 980f         	ldr	r0, [sp, #0x3c]
700a1666: 4408         	add	r0, r1
700a1668: 900f         	str	r0, [sp, #0x3c]
700a166a: 980f         	ldr	r0, [sp, #0x3c]
700a166c: b958         	cbnz	r0, 0x700a1686 <UART_open+0x356> @ imm = #0x16
700a166e: e7ff         	b	0x700a1670 <UART_open+0x340> @ imm = #-0x2
700a1670: 990c         	ldr	r1, [sp, #0x30]
700a1672: f501 70e2    	add.w	r0, r1, #0x1c4
700a1676: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a167a: 980c         	ldr	r0, [sp, #0x30]
700a167c: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a1680: 9905         	ldr	r1, [sp, #0x14]
700a1682: 65c8         	str	r0, [r1, #0x5c]
700a1684: e7ff         	b	0x700a1686 <UART_open+0x356> @ imm = #-0x2
700a1686: 980c         	ldr	r0, [sp, #0x30]
700a1688: 6b00         	ldr	r0, [r0, #0x30]
700a168a: 2801         	cmp	r0, #0x1
700a168c: d145         	bne	0x700a171a <UART_open+0x3ea> @ imm = #0x8a
700a168e: e7ff         	b	0x700a1690 <UART_open+0x360> @ imm = #-0x2
700a1690: 980c         	ldr	r0, [sp, #0x30]
700a1692: 6bc0         	ldr	r0, [r0, #0x3c]
700a1694: 2801         	cmp	r0, #0x1
700a1696: d040         	beq	0x700a171a <UART_open+0x3ea> @ imm = #0x80
700a1698: e7ff         	b	0x700a169a <UART_open+0x36a> @ imm = #-0x2
700a169a: 980c         	ldr	r0, [sp, #0x30]
700a169c: 6b40         	ldr	r0, [r0, #0x34]
700a169e: f64f 71ff    	movw	r1, #0xffff
700a16a2: 1a40         	subs	r0, r0, r1
700a16a4: bf18         	it	ne
700a16a6: 2001         	movne	r0, #0x1
700a16a8: f247 61d3    	movw	r1, #0x76d3
700a16ac: f2c7 010b    	movt	r1, #0x700b
700a16b0: 466a         	mov	r2, sp
700a16b2: 6011         	str	r1, [r2]
700a16b4: f647 11fa    	movw	r1, #0x79fa
700a16b8: f2c7 010b    	movt	r1, #0x700b
700a16bc: f647 3208    	movw	r2, #0x7b08
700a16c0: f2c7 020b    	movt	r2, #0x700b
700a16c4: f44f 73bf    	mov.w	r3, #0x17e
700a16c8: f00f fa42    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xf484
700a16cc: a806         	add	r0, sp, #0x18
700a16ce: 9002         	str	r0, [sp, #0x8]
700a16d0: f014 f83e    	bl	0x700b5750 <HwiP_Params_init> @ imm = #0x1407c
700a16d4: 9902         	ldr	r1, [sp, #0x8]
700a16d6: 980c         	ldr	r0, [sp, #0x30]
700a16d8: 6b40         	ldr	r0, [r0, #0x34]
700a16da: 9006         	str	r0, [sp, #0x18]
700a16dc: f644 1061    	movw	r0, #0x4961
700a16e0: f2c7 000a    	movt	r0, #0x700a
700a16e4: 9007         	str	r0, [sp, #0x1c]
700a16e6: 980c         	ldr	r0, [sp, #0x30]
700a16e8: f890 0038    	ldrb.w	r0, [r0, #0x38]
700a16ec: f88d 0026    	strb.w	r0, [sp, #0x26]
700a16f0: 9805         	ldr	r0, [sp, #0x14]
700a16f2: 9008         	str	r0, [sp, #0x20]
700a16f4: 980c         	ldr	r0, [sp, #0x30]
700a16f6: f500 7018    	add.w	r0, r0, #0x260
700a16fa: f014 f841    	bl	0x700b5780 <HwiP_construct> @ imm = #0x14082
700a16fe: 4601         	mov	r1, r0
700a1700: 980f         	ldr	r0, [sp, #0x3c]
700a1702: 4408         	add	r0, r1
700a1704: 900f         	str	r0, [sp, #0x3c]
700a1706: 980f         	ldr	r0, [sp, #0x3c]
700a1708: b930         	cbnz	r0, 0x700a1718 <UART_open+0x3e8> @ imm = #0xc
700a170a: e7ff         	b	0x700a170c <UART_open+0x3dc> @ imm = #-0x2
700a170c: 990c         	ldr	r1, [sp, #0x30]
700a170e: f501 7018    	add.w	r0, r1, #0x260
700a1712: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a1716: e7ff         	b	0x700a1718 <UART_open+0x3e8> @ imm = #-0x2
700a1718: e7ff         	b	0x700a171a <UART_open+0x3ea> @ imm = #-0x2
700a171a: e7ff         	b	0x700a171c <UART_open+0x3ec> @ imm = #-0x2
700a171c: e7ff         	b	0x700a171e <UART_open+0x3ee> @ imm = #-0x2
700a171e: 980f         	ldr	r0, [sp, #0x3c]
700a1720: b938         	cbnz	r0, 0x700a1732 <UART_open+0x402> @ imm = #0xe
700a1722: e7ff         	b	0x700a1724 <UART_open+0x3f4> @ imm = #-0x2
700a1724: 990c         	ldr	r1, [sp, #0x30]
700a1726: 2001         	movs	r0, #0x1
700a1728: f8c1 0084    	str.w	r0, [r1, #0x84]
700a172c: 980d         	ldr	r0, [sp, #0x34]
700a172e: 900e         	str	r0, [sp, #0x38]
700a1730: e7ff         	b	0x700a1732 <UART_open+0x402> @ imm = #-0x2
700a1732: f248 00b8    	movw	r0, #0x80b8
700a1736: f2c7 000b    	movt	r0, #0x700b
700a173a: 3004         	adds	r0, #0x4
700a173c: f011 ff80    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x11f00
700a1740: 980f         	ldr	r0, [sp, #0x3c]
700a1742: b140         	cbz	r0, 0x700a1756 <UART_open+0x426> @ imm = #0x10
700a1744: e7ff         	b	0x700a1746 <UART_open+0x416> @ imm = #-0x2
700a1746: 980d         	ldr	r0, [sp, #0x34]
700a1748: b120         	cbz	r0, 0x700a1754 <UART_open+0x424> @ imm = #0x8
700a174a: e7ff         	b	0x700a174c <UART_open+0x41c> @ imm = #-0x2
700a174c: 980d         	ldr	r0, [sp, #0x34]
700a174e: f005 fa27    	bl	0x700a6ba0 <UART_close> @ imm = #0x544e
700a1752: e7ff         	b	0x700a1754 <UART_open+0x424> @ imm = #-0x2
700a1754: e7ff         	b	0x700a1756 <UART_open+0x426> @ imm = #-0x2
700a1756: 980e         	ldr	r0, [sp, #0x38]
700a1758: b012         	add	sp, #0x48
700a175a: bd80         	pop	{r7, pc}

700a175c <__aeabi_ldiv0>:
700a175c: e12fff1e     	bx	lr

700a1760 <Udma_chAllocResource>:
700a1760: b580         	push	{r7, lr}
700a1762: b088         	sub	sp, #0x20
700a1764: 9007         	str	r0, [sp, #0x1c]
700a1766: 2000         	movs	r0, #0x0
700a1768: 9006         	str	r0, [sp, #0x18]
700a176a: f64f 70ff    	movw	r0, #0xffff
700a176e: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1772: 9807         	ldr	r0, [sp, #0x1c]
700a1774: 6e80         	ldr	r0, [r0, #0x68]
700a1776: 9004         	str	r0, [sp, #0x10]
700a1778: 9807         	ldr	r0, [sp, #0x1c]
700a177a: 7800         	ldrb	r0, [r0]
700a177c: 0740         	lsls	r0, r0, #0x1d
700a177e: 2800         	cmp	r0, #0x0
700a1780: d54d         	bpl	0x700a181e <Udma_chAllocResource+0xbe> @ imm = #0x9a
700a1782: e7ff         	b	0x700a1784 <Udma_chAllocResource+0x24> @ imm = #-0x2
700a1784: 9807         	ldr	r0, [sp, #0x1c]
700a1786: 7800         	ldrb	r0, [r0]
700a1788: 0640         	lsls	r0, r0, #0x19
700a178a: 2800         	cmp	r0, #0x0
700a178c: d508         	bpl	0x700a17a0 <Udma_chAllocResource+0x40> @ imm = #0x10
700a178e: e7ff         	b	0x700a1790 <Udma_chAllocResource+0x30> @ imm = #-0x2
700a1790: 9807         	ldr	r0, [sp, #0x1c]
700a1792: 6840         	ldr	r0, [r0, #0x4]
700a1794: 9904         	ldr	r1, [sp, #0x10]
700a1796: f008 fddb    	bl	0x700aa350 <Udma_rmAllocBlkCopyHcCh> @ imm = #0x8bb6
700a179a: 9907         	ldr	r1, [sp, #0x1c]
700a179c: 66c8         	str	r0, [r1, #0x6c]
700a179e: e016         	b	0x700a17ce <Udma_chAllocResource+0x6e> @ imm = #0x2c
700a17a0: 9807         	ldr	r0, [sp, #0x1c]
700a17a2: 7800         	ldrb	r0, [r0]
700a17a4: 0600         	lsls	r0, r0, #0x18
700a17a6: 2800         	cmp	r0, #0x0
700a17a8: d508         	bpl	0x700a17bc <Udma_chAllocResource+0x5c> @ imm = #0x10
700a17aa: e7ff         	b	0x700a17ac <Udma_chAllocResource+0x4c> @ imm = #-0x2
700a17ac: 9807         	ldr	r0, [sp, #0x1c]
700a17ae: 6840         	ldr	r0, [r0, #0x4]
700a17b0: 9904         	ldr	r1, [sp, #0x10]
700a17b2: f008 fe65    	bl	0x700aa480 <Udma_rmAllocBlkCopyUhcCh> @ imm = #0x8cca
700a17b6: 9907         	ldr	r1, [sp, #0x1c]
700a17b8: 66c8         	str	r0, [r1, #0x6c]
700a17ba: e007         	b	0x700a17cc <Udma_chAllocResource+0x6c> @ imm = #0xe
700a17bc: 9807         	ldr	r0, [sp, #0x1c]
700a17be: 6840         	ldr	r0, [r0, #0x4]
700a17c0: 9904         	ldr	r1, [sp, #0x10]
700a17c2: f008 fd2d    	bl	0x700aa220 <Udma_rmAllocBlkCopyCh> @ imm = #0x8a5a
700a17c6: 9907         	ldr	r1, [sp, #0x1c]
700a17c8: 66c8         	str	r0, [r1, #0x6c]
700a17ca: e7ff         	b	0x700a17cc <Udma_chAllocResource+0x6c> @ imm = #-0x2
700a17cc: e7ff         	b	0x700a17ce <Udma_chAllocResource+0x6e> @ imm = #-0x2
700a17ce: 9807         	ldr	r0, [sp, #0x1c]
700a17d0: 6ec0         	ldr	r0, [r0, #0x6c]
700a17d2: f510 3f80    	cmn.w	r0, #0x10000
700a17d6: d104         	bne	0x700a17e2 <Udma_chAllocResource+0x82> @ imm = #0x8
700a17d8: e7ff         	b	0x700a17da <Udma_chAllocResource+0x7a> @ imm = #-0x2
700a17da: f06f 0004    	mvn	r0, #0x4
700a17de: 9006         	str	r0, [sp, #0x18]
700a17e0: e01c         	b	0x700a181c <Udma_chAllocResource+0xbc> @ imm = #0x38
700a17e2: 9807         	ldr	r0, [sp, #0x1c]
700a17e4: 6e80         	ldr	r0, [r0, #0x68]
700a17e6: 6800         	ldr	r0, [r0]
700a17e8: 2801         	cmp	r0, #0x1
700a17ea: d10b         	bne	0x700a1804 <Udma_chAllocResource+0xa4> @ imm = #0x16
700a17ec: e7ff         	b	0x700a17ee <Udma_chAllocResource+0x8e> @ imm = #-0x2
700a17ee: 9907         	ldr	r1, [sp, #0x1c]
700a17f0: 2000         	movs	r0, #0x0
700a17f2: f6cf 70ff    	movt	r0, #0xffff
700a17f6: 6708         	str	r0, [r1, #0x70]
700a17f8: 9907         	ldr	r1, [sp, #0x1c]
700a17fa: 2004         	movs	r0, #0x4
700a17fc: f6cf 70ff    	movt	r0, #0xffff
700a1800: 67c8         	str	r0, [r1, #0x7c]
700a1802: e00a         	b	0x700a181a <Udma_chAllocResource+0xba> @ imm = #0x14
700a1804: 9907         	ldr	r1, [sp, #0x1c]
700a1806: 6ec8         	ldr	r0, [r1, #0x6c]
700a1808: 6708         	str	r0, [r1, #0x70]
700a180a: 9907         	ldr	r1, [sp, #0x1c]
700a180c: 6f08         	ldr	r0, [r1, #0x70]
700a180e: 9a04         	ldr	r2, [sp, #0x10]
700a1810: f8d2 20d8    	ldr.w	r2, [r2, #0xd8]
700a1814: 4410         	add	r0, r2
700a1816: 67c8         	str	r0, [r1, #0x7c]
700a1818: e7ff         	b	0x700a181a <Udma_chAllocResource+0xba> @ imm = #-0x2
700a181a: e7ff         	b	0x700a181c <Udma_chAllocResource+0xbc> @ imm = #-0x2
700a181c: e0bd         	b	0x700a199a <Udma_chAllocResource+0x23a> @ imm = #0x17a
700a181e: 9807         	ldr	r0, [sp, #0x1c]
700a1820: 7800         	ldrb	r0, [r0]
700a1822: 07c0         	lsls	r0, r0, #0x1f
700a1824: 2800         	cmp	r0, #0x0
700a1826: d03f         	beq	0x700a18a8 <Udma_chAllocResource+0x148> @ imm = #0x7e
700a1828: e7ff         	b	0x700a182a <Udma_chAllocResource+0xca> @ imm = #-0x2
700a182a: 9807         	ldr	r0, [sp, #0x1c]
700a182c: 7800         	ldrb	r0, [r0]
700a182e: 0640         	lsls	r0, r0, #0x19
700a1830: 2800         	cmp	r0, #0x0
700a1832: d508         	bpl	0x700a1846 <Udma_chAllocResource+0xe6> @ imm = #0x10
700a1834: e7ff         	b	0x700a1836 <Udma_chAllocResource+0xd6> @ imm = #-0x2
700a1836: 9807         	ldr	r0, [sp, #0x1c]
700a1838: 6840         	ldr	r0, [r0, #0x4]
700a183a: 9904         	ldr	r1, [sp, #0x10]
700a183c: f009 f918    	bl	0x700aaa70 <Udma_rmAllocTxHcCh> @ imm = #0x9230
700a1840: 9907         	ldr	r1, [sp, #0x1c]
700a1842: 66c8         	str	r0, [r1, #0x6c]
700a1844: e025         	b	0x700a1892 <Udma_chAllocResource+0x132> @ imm = #0x4a
700a1846: 9807         	ldr	r0, [sp, #0x1c]
700a1848: 7840         	ldrb	r0, [r0, #0x1]
700a184a: 07c0         	lsls	r0, r0, #0x1f
700a184c: b148         	cbz	r0, 0x700a1862 <Udma_chAllocResource+0x102> @ imm = #0x12
700a184e: e7ff         	b	0x700a1850 <Udma_chAllocResource+0xf0> @ imm = #-0x2
700a1850: 9a07         	ldr	r2, [sp, #0x1c]
700a1852: 9904         	ldr	r1, [sp, #0x10]
700a1854: 6850         	ldr	r0, [r2, #0x4]
700a1856: 68d2         	ldr	r2, [r2, #0xc]
700a1858: f007 f81a    	bl	0x700a8890 <Udma_rmAllocMappedTxCh> @ imm = #0x7034
700a185c: 9907         	ldr	r1, [sp, #0x1c]
700a185e: 66c8         	str	r0, [r1, #0x6c]
700a1860: e016         	b	0x700a1890 <Udma_chAllocResource+0x130> @ imm = #0x2c
700a1862: 9807         	ldr	r0, [sp, #0x1c]
700a1864: 7800         	ldrb	r0, [r0]
700a1866: 0600         	lsls	r0, r0, #0x18
700a1868: 2800         	cmp	r0, #0x0
700a186a: d508         	bpl	0x700a187e <Udma_chAllocResource+0x11e> @ imm = #0x10
700a186c: e7ff         	b	0x700a186e <Udma_chAllocResource+0x10e> @ imm = #-0x2
700a186e: 9807         	ldr	r0, [sp, #0x1c]
700a1870: 6840         	ldr	r0, [r0, #0x4]
700a1872: 9904         	ldr	r1, [sp, #0x10]
700a1874: f009 f994    	bl	0x700aaba0 <Udma_rmAllocTxUhcCh> @ imm = #0x9328
700a1878: 9907         	ldr	r1, [sp, #0x1c]
700a187a: 66c8         	str	r0, [r1, #0x6c]
700a187c: e007         	b	0x700a188e <Udma_chAllocResource+0x12e> @ imm = #0xe
700a187e: 9807         	ldr	r0, [sp, #0x1c]
700a1880: 6840         	ldr	r0, [r0, #0x4]
700a1882: 9904         	ldr	r1, [sp, #0x10]
700a1884: f009 f85c    	bl	0x700aa940 <Udma_rmAllocTxCh> @ imm = #0x90b8
700a1888: 9907         	ldr	r1, [sp, #0x1c]
700a188a: 66c8         	str	r0, [r1, #0x6c]
700a188c: e7ff         	b	0x700a188e <Udma_chAllocResource+0x12e> @ imm = #-0x2
700a188e: e7ff         	b	0x700a1890 <Udma_chAllocResource+0x130> @ imm = #-0x2
700a1890: e7ff         	b	0x700a1892 <Udma_chAllocResource+0x132> @ imm = #-0x2
700a1892: 9807         	ldr	r0, [sp, #0x1c]
700a1894: 6ec0         	ldr	r0, [r0, #0x6c]
700a1896: f510 3f80    	cmn.w	r0, #0x10000
700a189a: d104         	bne	0x700a18a6 <Udma_chAllocResource+0x146> @ imm = #0x8
700a189c: e7ff         	b	0x700a189e <Udma_chAllocResource+0x13e> @ imm = #-0x2
700a189e: f06f 0004    	mvn	r0, #0x4
700a18a2: 9006         	str	r0, [sp, #0x18]
700a18a4: e7ff         	b	0x700a18a6 <Udma_chAllocResource+0x146> @ imm = #-0x2
700a18a6: e05c         	b	0x700a1962 <Udma_chAllocResource+0x202> @ imm = #0xb8
700a18a8: 9807         	ldr	r0, [sp, #0x1c]
700a18aa: 7800         	ldrb	r0, [r0]
700a18ac: 0640         	lsls	r0, r0, #0x19
700a18ae: 2800         	cmp	r0, #0x0
700a18b0: d508         	bpl	0x700a18c4 <Udma_chAllocResource+0x164> @ imm = #0x10
700a18b2: e7ff         	b	0x700a18b4 <Udma_chAllocResource+0x154> @ imm = #-0x2
700a18b4: 9807         	ldr	r0, [sp, #0x1c]
700a18b6: 6840         	ldr	r0, [r0, #0x4]
700a18b8: 9904         	ldr	r1, [sp, #0x10]
700a18ba: f008 ff11    	bl	0x700aa6e0 <Udma_rmAllocRxHcCh> @ imm = #0x8e22
700a18be: 9907         	ldr	r1, [sp, #0x1c]
700a18c0: 6708         	str	r0, [r1, #0x70]
700a18c2: e026         	b	0x700a1912 <Udma_chAllocResource+0x1b2> @ imm = #0x4c
700a18c4: 9807         	ldr	r0, [sp, #0x1c]
700a18c6: 7840         	ldrb	r0, [r0, #0x1]
700a18c8: 07c0         	lsls	r0, r0, #0x1f
700a18ca: b150         	cbz	r0, 0x700a18e2 <Udma_chAllocResource+0x182> @ imm = #0x14
700a18cc: e7ff         	b	0x700a18ce <Udma_chAllocResource+0x16e> @ imm = #-0x2
700a18ce: 9a07         	ldr	r2, [sp, #0x1c]
700a18d0: 9904         	ldr	r1, [sp, #0x10]
700a18d2: 6850         	ldr	r0, [r2, #0x4]
700a18d4: 68d2         	ldr	r2, [r2, #0xc]
700a18d6: 3a04         	subs	r2, #0x4
700a18d8: f006 ff2a    	bl	0x700a8730 <Udma_rmAllocMappedRxCh> @ imm = #0x6e54
700a18dc: 9907         	ldr	r1, [sp, #0x1c]
700a18de: 6708         	str	r0, [r1, #0x70]
700a18e0: e016         	b	0x700a1910 <Udma_chAllocResource+0x1b0> @ imm = #0x2c
700a18e2: 9807         	ldr	r0, [sp, #0x1c]
700a18e4: 7800         	ldrb	r0, [r0]
700a18e6: 0600         	lsls	r0, r0, #0x18
700a18e8: 2800         	cmp	r0, #0x0
700a18ea: d508         	bpl	0x700a18fe <Udma_chAllocResource+0x19e> @ imm = #0x10
700a18ec: e7ff         	b	0x700a18ee <Udma_chAllocResource+0x18e> @ imm = #-0x2
700a18ee: 9807         	ldr	r0, [sp, #0x1c]
700a18f0: 6840         	ldr	r0, [r0, #0x4]
700a18f2: 9904         	ldr	r1, [sp, #0x10]
700a18f4: f008 ff8c    	bl	0x700aa810 <Udma_rmAllocRxUhcCh> @ imm = #0x8f18
700a18f8: 9907         	ldr	r1, [sp, #0x1c]
700a18fa: 6708         	str	r0, [r1, #0x70]
700a18fc: e007         	b	0x700a190e <Udma_chAllocResource+0x1ae> @ imm = #0xe
700a18fe: 9807         	ldr	r0, [sp, #0x1c]
700a1900: 6840         	ldr	r0, [r0, #0x4]
700a1902: 9904         	ldr	r1, [sp, #0x10]
700a1904: f008 fe54    	bl	0x700aa5b0 <Udma_rmAllocRxCh> @ imm = #0x8ca8
700a1908: 9907         	ldr	r1, [sp, #0x1c]
700a190a: 6708         	str	r0, [r1, #0x70]
700a190c: e7ff         	b	0x700a190e <Udma_chAllocResource+0x1ae> @ imm = #-0x2
700a190e: e7ff         	b	0x700a1910 <Udma_chAllocResource+0x1b0> @ imm = #-0x2
700a1910: e7ff         	b	0x700a1912 <Udma_chAllocResource+0x1b2> @ imm = #-0x2
700a1912: 9807         	ldr	r0, [sp, #0x1c]
700a1914: 6f00         	ldr	r0, [r0, #0x70]
700a1916: f510 3f80    	cmn.w	r0, #0x10000
700a191a: d104         	bne	0x700a1926 <Udma_chAllocResource+0x1c6> @ imm = #0x8
700a191c: e7ff         	b	0x700a191e <Udma_chAllocResource+0x1be> @ imm = #-0x2
700a191e: f06f 0004    	mvn	r0, #0x4
700a1922: 9006         	str	r0, [sp, #0x18]
700a1924: e01c         	b	0x700a1960 <Udma_chAllocResource+0x200> @ imm = #0x38
700a1926: 9907         	ldr	r1, [sp, #0x1c]
700a1928: f501 70e6    	add.w	r0, r1, #0x1cc
700a192c: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a1930: 9804         	ldr	r0, [sp, #0x10]
700a1932: 9907         	ldr	r1, [sp, #0x1c]
700a1934: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a1938: 6008         	str	r0, [r1]
700a193a: 9907         	ldr	r1, [sp, #0x1c]
700a193c: 6f08         	ldr	r0, [r1, #0x70]
700a193e: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a1942: 6048         	str	r0, [r1, #0x4]
700a1944: 9807         	ldr	r0, [sp, #0x1c]
700a1946: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a194a: 2001         	movs	r0, #0x1
700a194c: 6088         	str	r0, [r1, #0x8]
700a194e: 9807         	ldr	r0, [sp, #0x1c]
700a1950: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a1954: f64a 30cd    	movw	r0, #0xabcd
700a1958: f6ca 30dc    	movt	r0, #0xabdc
700a195c: 60c8         	str	r0, [r1, #0xc]
700a195e: e7ff         	b	0x700a1960 <Udma_chAllocResource+0x200> @ imm = #-0x2
700a1960: e7ff         	b	0x700a1962 <Udma_chAllocResource+0x202> @ imm = #-0x2
700a1962: 9806         	ldr	r0, [sp, #0x18]
700a1964: b9c0         	cbnz	r0, 0x700a1998 <Udma_chAllocResource+0x238> @ imm = #0x30
700a1966: e7ff         	b	0x700a1968 <Udma_chAllocResource+0x208> @ imm = #-0x2
700a1968: 9807         	ldr	r0, [sp, #0x1c]
700a196a: 7800         	ldrb	r0, [r0]
700a196c: 0700         	lsls	r0, r0, #0x1c
700a196e: 2800         	cmp	r0, #0x0
700a1970: d507         	bpl	0x700a1982 <Udma_chAllocResource+0x222> @ imm = #0xe
700a1972: e7ff         	b	0x700a1974 <Udma_chAllocResource+0x214> @ imm = #-0x2
700a1974: 9907         	ldr	r1, [sp, #0x1c]
700a1976: 6888         	ldr	r0, [r1, #0x8]
700a1978: 6788         	str	r0, [r1, #0x78]
700a197a: 9907         	ldr	r1, [sp, #0x1c]
700a197c: 6f88         	ldr	r0, [r1, #0x78]
700a197e: 67c8         	str	r0, [r1, #0x7c]
700a1980: e7ff         	b	0x700a1982 <Udma_chAllocResource+0x222> @ imm = #-0x2
700a1982: 9807         	ldr	r0, [sp, #0x1c]
700a1984: 7800         	ldrb	r0, [r0]
700a1986: 06c0         	lsls	r0, r0, #0x1b
700a1988: 2800         	cmp	r0, #0x0
700a198a: d504         	bpl	0x700a1996 <Udma_chAllocResource+0x236> @ imm = #0x8
700a198c: e7ff         	b	0x700a198e <Udma_chAllocResource+0x22e> @ imm = #-0x2
700a198e: 9907         	ldr	r1, [sp, #0x1c]
700a1990: 6888         	ldr	r0, [r1, #0x8]
700a1992: 67c8         	str	r0, [r1, #0x7c]
700a1994: e7ff         	b	0x700a1996 <Udma_chAllocResource+0x236> @ imm = #-0x2
700a1996: e7ff         	b	0x700a1998 <Udma_chAllocResource+0x238> @ imm = #-0x2
700a1998: e7ff         	b	0x700a199a <Udma_chAllocResource+0x23a> @ imm = #-0x2
700a199a: 9806         	ldr	r0, [sp, #0x18]
700a199c: 2800         	cmp	r0, #0x0
700a199e: f040 8088    	bne.w	0x700a1ab2 <Udma_chAllocResource+0x352> @ imm = #0x110
700a19a2: e7ff         	b	0x700a19a4 <Udma_chAllocResource+0x244> @ imm = #-0x2
700a19a4: 9807         	ldr	r0, [sp, #0x1c]
700a19a6: 6940         	ldr	r0, [r0, #0x14]
700a19a8: 2800         	cmp	r0, #0x0
700a19aa: f000 8081    	beq.w	0x700a1ab0 <Udma_chAllocResource+0x350> @ imm = #0x102
700a19ae: e7ff         	b	0x700a19b0 <Udma_chAllocResource+0x250> @ imm = #-0x2
700a19b0: 9807         	ldr	r0, [sp, #0x1c]
700a19b2: 7800         	ldrb	r0, [r0]
700a19b4: 0740         	lsls	r0, r0, #0x1d
700a19b6: 2800         	cmp	r0, #0x0
700a19b8: d505         	bpl	0x700a19c6 <Udma_chAllocResource+0x266> @ imm = #0xa
700a19ba: e7ff         	b	0x700a19bc <Udma_chAllocResource+0x25c> @ imm = #-0x2
700a19bc: 9807         	ldr	r0, [sp, #0x1c]
700a19be: 6ec0         	ldr	r0, [r0, #0x6c]
700a19c0: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a19c4: e044         	b	0x700a1a50 <Udma_chAllocResource+0x2f0> @ imm = #0x88
700a19c6: 9807         	ldr	r0, [sp, #0x1c]
700a19c8: 7840         	ldrb	r0, [r0, #0x1]
700a19ca: 07c0         	lsls	r0, r0, #0x1f
700a19cc: b338         	cbz	r0, 0x700a1a1e <Udma_chAllocResource+0x2be> @ imm = #0x4e
700a19ce: e7ff         	b	0x700a19d0 <Udma_chAllocResource+0x270> @ imm = #-0x2
700a19d0: 9907         	ldr	r1, [sp, #0x1c]
700a19d2: 68c8         	ldr	r0, [r1, #0xc]
700a19d4: 6288         	str	r0, [r1, #0x28]
700a19d6: 9807         	ldr	r0, [sp, #0x1c]
700a19d8: 7800         	ldrb	r0, [r0]
700a19da: 07c0         	lsls	r0, r0, #0x1f
700a19dc: b178         	cbz	r0, 0x700a19fe <Udma_chAllocResource+0x29e> @ imm = #0x1e
700a19de: e7ff         	b	0x700a19e0 <Udma_chAllocResource+0x280> @ imm = #-0x2
700a19e0: 9907         	ldr	r1, [sp, #0x1c]
700a19e2: 6ec8         	ldr	r0, [r1, #0x6c]
700a19e4: 62c8         	str	r0, [r1, #0x2c]
700a19e6: 9804         	ldr	r0, [sp, #0x10]
700a19e8: 9a07         	ldr	r2, [sp, #0x1c]
700a19ea: 68d1         	ldr	r1, [r2, #0xc]
700a19ec: 6ed2         	ldr	r2, [r2, #0x6c]
700a19ee: 466b         	mov	r3, sp
700a19f0: f00c fb9e    	bl	0x700ae130 <Udma_getMappedChRingAttributes> @ imm = #0xc73c
700a19f4: 9006         	str	r0, [sp, #0x18]
700a19f6: 9800         	ldr	r0, [sp]
700a19f8: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a19fc: e00e         	b	0x700a1a1c <Udma_chAllocResource+0x2bc> @ imm = #0x1c
700a19fe: 9907         	ldr	r1, [sp, #0x1c]
700a1a00: 6f08         	ldr	r0, [r1, #0x70]
700a1a02: 62c8         	str	r0, [r1, #0x2c]
700a1a04: 9804         	ldr	r0, [sp, #0x10]
700a1a06: 9a07         	ldr	r2, [sp, #0x1c]
700a1a08: 68d1         	ldr	r1, [r2, #0xc]
700a1a0a: 6f12         	ldr	r2, [r2, #0x70]
700a1a0c: 466b         	mov	r3, sp
700a1a0e: f00c fb8f    	bl	0x700ae130 <Udma_getMappedChRingAttributes> @ imm = #0xc71e
700a1a12: 9006         	str	r0, [sp, #0x18]
700a1a14: 9800         	ldr	r0, [sp]
700a1a16: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a1a: e7ff         	b	0x700a1a1c <Udma_chAllocResource+0x2bc> @ imm = #-0x2
700a1a1c: e017         	b	0x700a1a4e <Udma_chAllocResource+0x2ee> @ imm = #0x2e
700a1a1e: 9807         	ldr	r0, [sp, #0x1c]
700a1a20: 7800         	ldrb	r0, [r0]
700a1a22: 07c0         	lsls	r0, r0, #0x1f
700a1a24: b148         	cbz	r0, 0x700a1a3a <Udma_chAllocResource+0x2da> @ imm = #0x12
700a1a26: e7ff         	b	0x700a1a28 <Udma_chAllocResource+0x2c8> @ imm = #-0x2
700a1a28: 9807         	ldr	r0, [sp, #0x1c]
700a1a2a: 6ec0         	ldr	r0, [r0, #0x6c]
700a1a2c: 9904         	ldr	r1, [sp, #0x10]
700a1a2e: f8d1 110c    	ldr.w	r1, [r1, #0x10c]
700a1a32: 4408         	add	r0, r1
700a1a34: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a38: e008         	b	0x700a1a4c <Udma_chAllocResource+0x2ec> @ imm = #0x10
700a1a3a: 9807         	ldr	r0, [sp, #0x1c]
700a1a3c: 6f00         	ldr	r0, [r0, #0x70]
700a1a3e: 9904         	ldr	r1, [sp, #0x10]
700a1a40: f8d1 1114    	ldr.w	r1, [r1, #0x114]
700a1a44: 4408         	add	r0, r1
700a1a46: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a4a: e7ff         	b	0x700a1a4c <Udma_chAllocResource+0x2ec> @ imm = #-0x2
700a1a4c: e7ff         	b	0x700a1a4e <Udma_chAllocResource+0x2ee> @ imm = #-0x2
700a1a4e: e7ff         	b	0x700a1a50 <Udma_chAllocResource+0x2f0> @ imm = #-0x2
700a1a50: 9907         	ldr	r1, [sp, #0x1c]
700a1a52: f101 0090    	add.w	r0, r1, #0x90
700a1a56: f8c1 0080    	str.w	r0, [r1, #0x80]
700a1a5a: 9804         	ldr	r0, [sp, #0x10]
700a1a5c: 9b07         	ldr	r3, [sp, #0x1c]
700a1a5e: f8d3 1080    	ldr.w	r1, [r3, #0x80]
700a1a62: f8bd 200e    	ldrh.w	r2, [sp, #0xe]
700a1a66: 3314         	adds	r3, #0x14
700a1a68: f003 fe0a    	bl	0x700a5680 <Udma_ringAlloc> @ imm = #0x3c14
700a1a6c: 9006         	str	r0, [sp, #0x18]
700a1a6e: 9806         	ldr	r0, [sp, #0x18]
700a1a70: b128         	cbz	r0, 0x700a1a7e <Udma_chAllocResource+0x31e> @ imm = #0xa
700a1a72: e7ff         	b	0x700a1a74 <Udma_chAllocResource+0x314> @ imm = #-0x2
700a1a74: 9907         	ldr	r1, [sp, #0x1c]
700a1a76: 2000         	movs	r0, #0x0
700a1a78: f8c1 0080    	str.w	r0, [r1, #0x80]
700a1a7c: e017         	b	0x700a1aae <Udma_chAllocResource+0x34e> @ imm = #0x2e
700a1a7e: 9807         	ldr	r0, [sp, #0x1c]
700a1a80: 7840         	ldrb	r0, [r0, #0x1]
700a1a82: 07c0         	lsls	r0, r0, #0x1f
700a1a84: b190         	cbz	r0, 0x700a1aac <Udma_chAllocResource+0x34c> @ imm = #0x24
700a1a86: e7ff         	b	0x700a1a88 <Udma_chAllocResource+0x328> @ imm = #-0x2
700a1a88: 9807         	ldr	r0, [sp, #0x1c]
700a1a8a: 7800         	ldrb	r0, [r0]
700a1a8c: 0780         	lsls	r0, r0, #0x1e
700a1a8e: 2800         	cmp	r0, #0x0
700a1a90: d50c         	bpl	0x700a1aac <Udma_chAllocResource+0x34c> @ imm = #0x18
700a1a92: e7ff         	b	0x700a1a94 <Udma_chAllocResource+0x334> @ imm = #-0x2
700a1a94: 9907         	ldr	r1, [sp, #0x1c]
700a1a96: f8d1 0080    	ldr.w	r0, [r1, #0x80]
700a1a9a: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a1a9e: 8880         	ldrh	r0, [r0, #0x4]
700a1aa0: 9a04         	ldr	r2, [sp, #0x10]
700a1aa2: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a1aa6: 1a80         	subs	r0, r0, r2
700a1aa8: 6048         	str	r0, [r1, #0x4]
700a1aaa: e7ff         	b	0x700a1aac <Udma_chAllocResource+0x34c> @ imm = #-0x2
700a1aac: e7ff         	b	0x700a1aae <Udma_chAllocResource+0x34e> @ imm = #-0x2
700a1aae: e7ff         	b	0x700a1ab0 <Udma_chAllocResource+0x350> @ imm = #-0x2
700a1ab0: e7ff         	b	0x700a1ab2 <Udma_chAllocResource+0x352> @ imm = #-0x2
700a1ab2: 9806         	ldr	r0, [sp, #0x18]
700a1ab4: b930         	cbnz	r0, 0x700a1ac4 <Udma_chAllocResource+0x364> @ imm = #0xc
700a1ab6: e7ff         	b	0x700a1ab8 <Udma_chAllocResource+0x358> @ imm = #-0x2
700a1ab8: 9907         	ldr	r1, [sp, #0x1c]
700a1aba: f101 0090    	add.w	r0, r1, #0x90
700a1abe: f8c1 0084    	str.w	r0, [r1, #0x84]
700a1ac2: e7ff         	b	0x700a1ac4 <Udma_chAllocResource+0x364> @ imm = #-0x2
700a1ac4: 9806         	ldr	r0, [sp, #0x18]
700a1ac6: b928         	cbnz	r0, 0x700a1ad4 <Udma_chAllocResource+0x374> @ imm = #0xa
700a1ac8: e7ff         	b	0x700a1aca <Udma_chAllocResource+0x36a> @ imm = #-0x2
700a1aca: 9907         	ldr	r1, [sp, #0x1c]
700a1acc: 2000         	movs	r0, #0x0
700a1ace: f8c1 0088    	str.w	r0, [r1, #0x88]
700a1ad2: e7ff         	b	0x700a1ad4 <Udma_chAllocResource+0x374> @ imm = #-0x2
700a1ad4: 9806         	ldr	r0, [sp, #0x18]
700a1ad6: b148         	cbz	r0, 0x700a1aec <Udma_chAllocResource+0x38c> @ imm = #0x12
700a1ad8: e7ff         	b	0x700a1ada <Udma_chAllocResource+0x37a> @ imm = #-0x2
700a1ada: 9807         	ldr	r0, [sp, #0x1c]
700a1adc: f003 fff0    	bl	0x700a5ac0 <Udma_chFreeResource> @ imm = #0x3fe0
700a1ae0: 9005         	str	r0, [sp, #0x14]
700a1ae2: 9805         	ldr	r0, [sp, #0x14]
700a1ae4: b108         	cbz	r0, 0x700a1aea <Udma_chAllocResource+0x38a> @ imm = #0x2
700a1ae6: e7ff         	b	0x700a1ae8 <Udma_chAllocResource+0x388> @ imm = #-0x2
700a1ae8: e7ff         	b	0x700a1aea <Udma_chAllocResource+0x38a> @ imm = #-0x2
700a1aea: e004         	b	0x700a1af6 <Udma_chAllocResource+0x396> @ imm = #0x8
700a1aec: 9804         	ldr	r0, [sp, #0x10]
700a1aee: 9907         	ldr	r1, [sp, #0x1c]
700a1af0: f007 fade    	bl	0x700a90b0 <Udma_chAssignRegOverlay> @ imm = #0x75bc
700a1af4: e7ff         	b	0x700a1af6 <Udma_chAllocResource+0x396> @ imm = #-0x2
700a1af6: 9806         	ldr	r0, [sp, #0x18]
700a1af8: b008         	add	sp, #0x20
700a1afa: bd80         	pop	{r7, pc}

700a1afc <__aeabi_memcpy8>:
700a1afc: ea004ce2     	b	0x700b4e8c <TI_memcpy_small> @ imm = #0x13388

700a1b00 <strcmp>:
700a1b00: e5d02000     	ldrb	r2, [r0]
700a1b04: e5d13000     	ldrb	r3, [r1]
700a1b08: e3520001     	cmp	r2, #1
700a1b0c: 21520003     	cmphs	r2, r3
700a1b10: 1a004e7a     	bne	0x700b5500 <.Lfastpath_exit> @ imm = #0x139e8
700a1b14: e16d41f0     	strd	r4, r5, [sp, #-16]!
700a1b18: e1804001     	orr	r4, r0, r1
700a1b1c: e1cd60f8     	strd	r6, r7, [sp, #8]
700a1b20: e3e0c000     	mvn	r12, #0
700a1b24: e1a02e84     	lsl	r2, r4, #29
700a1b28: e3520000     	cmp	r2, #0
700a1b2c: 0a000013     	beq	0x700a1b80 <strcmp+0x80> @ imm = #0x4c
700a1b30: e0204001     	eor	r4, r0, r1
700a1b34: e3140007     	tst	r4, #7
700a1b38: 1a00003e     	bne	0x700a1c38 <strcmp+0x138> @ imm = #0xf8
700a1b3c: e2004007     	and	r4, r0, #7
700a1b40: e3c00007     	bic	r0, r0, #7
700a1b44: e2045003     	and	r5, r4, #3
700a1b48: e3c11007     	bic	r1, r1, #7
700a1b4c: e1a05185     	lsl	r5, r5, #3
700a1b50: e0c021d0     	ldrd	r2, r3, [r0], #16
700a1b54: e3140004     	tst	r4, #4
700a1b58: e0c161d0     	ldrd	r6, r7, [r1], #16
700a1b5c: e1e0451c     	mvn	r4, r12, lsl r5
700a1b60: e1822004     	orr	r2, r2, r4
700a1b64: e1866004     	orr	r6, r6, r4
700a1b68: 0a000006     	beq	0x700a1b88 <strcmp+0x88> @ imm = #0x18
700a1b6c: e1833004     	orr	r3, r3, r4
700a1b70: e1a0200c     	mov	r2, r12
700a1b74: e1877004     	orr	r7, r7, r4
700a1b78: e1a0600c     	mov	r6, r12
700a1b7c: ea000001     	b	0x700a1b88 <strcmp+0x88> @ imm = #0x4
700a1b80: e0c021d0     	ldrd	r2, r3, [r0], #16
700a1b84: e0c161d0     	ldrd	r6, r7, [r1], #16
700a1b88: e6525f9c     	uadd8	r5, r2, r12
700a1b8c: e0224006     	eor	r4, r2, r6
700a1b90: e6844fbc     	sel	r4, r4, r12
700a1b94: e3540000     	cmp	r4, #0
700a1b98: 1a00001b     	bne	0x700a1c0c <strcmp+0x10c> @ imm = #0x6c
700a1b9c: e6535f9c     	uadd8	r5, r3, r12
700a1ba0: e0235007     	eor	r5, r3, r7
700a1ba4: e6855fbc     	sel	r5, r5, r12
700a1ba8: e3550000     	cmp	r5, #0
700a1bac: 1a00000b     	bne	0x700a1be0 <strcmp+0xe0> @ imm = #0x2c
700a1bb0: e14020d8     	ldrd	r2, r3, [r0, #-8]
700a1bb4: e14160d8     	ldrd	r6, r7, [r1, #-8]
700a1bb8: e6525f9c     	uadd8	r5, r2, r12
700a1bbc: e0224006     	eor	r4, r2, r6
700a1bc0: e6844fbc     	sel	r4, r4, r12
700a1bc4: e6535f9c     	uadd8	r5, r3, r12
700a1bc8: e0235007     	eor	r5, r3, r7
700a1bcc: e6855fbc     	sel	r5, r5, r12
700a1bd0: e1955004     	orrs	r5, r5, r4
700a1bd4: 0affffe9     	beq	0x700a1b80 <strcmp+0x80> @ imm = #-0x5c
700a1bd8: e3540000     	cmp	r4, #0
700a1bdc: 1a00000a     	bne	0x700a1c0c <strcmp+0x10c> @ imm = #0x28
700a1be0: e6bf5f35     	rev	r5, r5
700a1be4: e16f4f15     	clz	r4, r5
700a1be8: e3c44007     	bic	r4, r4, #7
700a1bec: e1a01437     	lsr	r1, r7, r4
700a1bf0: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a1bf4: e1a03433     	lsr	r3, r3, r4
700a1bf8: e20300ff     	and	r0, r3, #255
700a1bfc: e20110ff     	and	r1, r1, #255
700a1c00: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1c04: e0400001     	sub	r0, r0, r1
700a1c08: e12fff1e     	bx	lr
700a1c0c: e6bf4f34     	rev	r4, r4
700a1c10: e16f4f14     	clz	r4, r4
700a1c14: e3c44007     	bic	r4, r4, #7
700a1c18: e1a01436     	lsr	r1, r6, r4
700a1c1c: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a1c20: e1a02432     	lsr	r2, r2, r4
700a1c24: e20200ff     	and	r0, r2, #255
700a1c28: e20110ff     	and	r1, r1, #255
700a1c2c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1c30: e0400001     	sub	r0, r0, r1
700a1c34: e12fff1e     	bx	lr
700a1c38: e3140003     	tst	r4, #3
700a1c3c: 1a000022     	bne	0x700a1ccc <strcmp+0x1cc> @ imm = #0x88
700a1c40: e2104003     	ands	r4, r0, #3
700a1c44: 1a000017     	bne	0x700a1ca8 <strcmp+0x1a8> @ imm = #0x5c
700a1c48: e4902008     	ldr	r2, [r0], #8
700a1c4c: e4913008     	ldr	r3, [r1], #8
700a1c50: e6525f9c     	uadd8	r5, r2, r12
700a1c54: e0225003     	eor	r5, r2, r3
700a1c58: e6855fbc     	sel	r5, r5, r12
700a1c5c: e3550000     	cmp	r5, #0
700a1c60: 1a000006     	bne	0x700a1c80 <strcmp+0x180> @ imm = #0x18
700a1c64: e5102004     	ldr	r2, [r0, #-0x4]
700a1c68: e5113004     	ldr	r3, [r1, #-0x4]
700a1c6c: e6525f9c     	uadd8	r5, r2, r12
700a1c70: e0225003     	eor	r5, r2, r3
700a1c74: e6855fbc     	sel	r5, r5, r12
700a1c78: e3550000     	cmp	r5, #0
700a1c7c: 0afffff1     	beq	0x700a1c48 <strcmp+0x148> @ imm = #-0x3c
700a1c80: e6bf5f35     	rev	r5, r5
700a1c84: e16f4f15     	clz	r4, r5
700a1c88: e3c44007     	bic	r4, r4, #7
700a1c8c: e1a01433     	lsr	r1, r3, r4
700a1c90: e1a02432     	lsr	r2, r2, r4
700a1c94: e20200ff     	and	r0, r2, #255
700a1c98: e20110ff     	and	r1, r1, #255
700a1c9c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1ca0: e0400001     	sub	r0, r0, r1
700a1ca4: e12fff1e     	bx	lr
700a1ca8: e1a04184     	lsl	r4, r4, #3
700a1cac: e3c00003     	bic	r0, r0, #3
700a1cb0: e4902008     	ldr	r2, [r0], #8
700a1cb4: e3c11003     	bic	r1, r1, #3
700a1cb8: e4913008     	ldr	r3, [r1], #8
700a1cbc: e1e0441c     	mvn	r4, r12, lsl r4
700a1cc0: e1822004     	orr	r2, r2, r4
700a1cc4: e1833004     	orr	r3, r3, r4
700a1cc8: eaffffe0     	b	0x700a1c50 <strcmp+0x150> @ imm = #-0x80
700a1ccc: e2104003     	ands	r4, r0, #3
700a1cd0: 0a000015     	beq	0x700a1d2c <strcmp+0x22c> @ imm = #0x54
700a1cd4: e0411004     	sub	r1, r1, r4
700a1cd8: e3c00003     	bic	r0, r0, #3
700a1cdc: e1b04f84     	lsls	r4, r4, #31
700a1ce0: e4902004     	ldr	r2, [r0], #4
700a1ce4: 0a000006     	beq	0x700a1d04 <strcmp+0x204> @ imm = #0x18
700a1ce8: 2a00000e     	bhs	0x700a1d28 <strcmp+0x228> @ imm = #0x38
700a1cec: e5d13002     	ldrb	r3, [r1, #0x2]
700a1cf0: e6ef4872     	uxtb	r4, r2, ror #16
700a1cf4: e0544003     	subs	r4, r4, r3
700a1cf8: 1a000007     	bne	0x700a1d1c <strcmp+0x21c> @ imm = #0x1c
700a1cfc: e3530000     	cmp	r3, #0
700a1d00: 0a000005     	beq	0x700a1d1c <strcmp+0x21c> @ imm = #0x14
700a1d04: e5d13003     	ldrb	r3, [r1, #0x3]
700a1d08: e6ef4c72     	uxtb	r4, r2, ror #24
700a1d0c: e0544003     	subs	r4, r4, r3
700a1d10: 1a000001     	bne	0x700a1d1c <strcmp+0x21c> @ imm = #0x4
700a1d14: e3530000     	cmp	r3, #0
700a1d18: 1a000002     	bne	0x700a1d28 <strcmp+0x228> @ imm = #0x8
700a1d1c: e1a00004     	mov	r0, r4
700a1d20: e49d4010     	ldr	r4, [sp], #16
700a1d24: e12fff1e     	bx	lr
700a1d28: e2811004     	add	r1, r1, #4
700a1d2c: e4902004     	ldr	r2, [r0], #4
700a1d30: e1b04f81     	lsls	r4, r1, #31
700a1d34: e3c11003     	bic	r1, r1, #3
700a1d38: e4913004     	ldr	r3, [r1], #4
700a1d3c: 8a00002f     	bhi	0x700a1e00 <strcmp+0x300> @ imm = #0xbc
700a1d40: 2a000017     	bhs	0x700a1da4 <strcmp+0x2a4> @ imm = #0x5c
700a1d44: e3c244ff     	bic	r4, r2, #-16777216
700a1d48: e6525f9c     	uadd8	r5, r2, r12
700a1d4c: e0345423     	eors	r5, r4, r3, lsr #8
700a1d50: e6855fbc     	sel	r5, r5, r12
700a1d54: 1a000007     	bne	0x700a1d78 <strcmp+0x278> @ imm = #0x1c
700a1d58: e3550000     	cmp	r5, #0
700a1d5c: 1a000007     	bne	0x700a1d80 <strcmp+0x280> @ imm = #0x1c
700a1d60: e4913004     	ldr	r3, [r1], #4
700a1d64: e0244002     	eor	r4, r4, r2
700a1d68: e1540c03     	cmp	r4, r3, lsl #24
700a1d6c: 1a000009     	bne	0x700a1d98 <strcmp+0x298> @ imm = #0x24
700a1d70: e4902004     	ldr	r2, [r0], #4
700a1d74: eafffff2     	b	0x700a1d44 <strcmp+0x244> @ imm = #-0x38
700a1d78: e1a03423     	lsr	r3, r3, #8
700a1d7c: ea000037     	b	0x700a1e60 <strcmp+0x360> @ imm = #0xdc
700a1d80: e3d554ff     	bics	r5, r5, #-16777216
700a1d84: 1a000032     	bne	0x700a1e54 <strcmp+0x354> @ imm = #0xc8
700a1d88: e5d10000     	ldrb	r0, [r1]
700a1d8c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1d90: e2600000     	rsb	r0, r0, #0
700a1d94: e12fff1e     	bx	lr
700a1d98: e1a02c22     	lsr	r2, r2, #24
700a1d9c: e20330ff     	and	r3, r3, #255
700a1da0: ea00002e     	b	0x700a1e60 <strcmp+0x360> @ imm = #0xb8
700a1da4: e002482c     	and	r4, r2, r12, lsr #16
700a1da8: e6525f9c     	uadd8	r5, r2, r12
700a1dac: e0345823     	eors	r5, r4, r3, lsr #16
700a1db0: e6855fbc     	sel	r5, r5, r12
700a1db4: 1a000007     	bne	0x700a1dd8 <strcmp+0x2d8> @ imm = #0x1c
700a1db8: e3550000     	cmp	r5, #0
700a1dbc: 1a000007     	bne	0x700a1de0 <strcmp+0x2e0> @ imm = #0x1c
700a1dc0: e4913004     	ldr	r3, [r1], #4
700a1dc4: e0244002     	eor	r4, r4, r2
700a1dc8: e1540803     	cmp	r4, r3, lsl #16
700a1dcc: 1a000008     	bne	0x700a1df4 <strcmp+0x2f4> @ imm = #0x20
700a1dd0: e4902004     	ldr	r2, [r0], #4
700a1dd4: eafffff2     	b	0x700a1da4 <strcmp+0x2a4> @ imm = #-0x38
700a1dd8: e1a03823     	lsr	r3, r3, #16
700a1ddc: ea00001f     	b	0x700a1e60 <strcmp+0x360> @ imm = #0x7c
700a1de0: e015582c     	ands	r5, r5, r12, lsr #16
700a1de4: 1a00001a     	bne	0x700a1e54 <strcmp+0x354> @ imm = #0x68
700a1de8: e1d130b0     	ldrh	r3, [r1]
700a1dec: e1a02822     	lsr	r2, r2, #16
700a1df0: ea00001a     	b	0x700a1e60 <strcmp+0x360> @ imm = #0x68
700a1df4: e1a02822     	lsr	r2, r2, #16
700a1df8: e003382c     	and	r3, r3, r12, lsr #16
700a1dfc: ea000017     	b	0x700a1e60 <strcmp+0x360> @ imm = #0x5c
700a1e00: e20240ff     	and	r4, r2, #255
700a1e04: e6525f9c     	uadd8	r5, r2, r12
700a1e08: e0345c23     	eors	r5, r4, r3, lsr #24
700a1e0c: e6855fbc     	sel	r5, r5, r12
700a1e10: 1a000007     	bne	0x700a1e34 <strcmp+0x334> @ imm = #0x1c
700a1e14: e3550000     	cmp	r5, #0
700a1e18: 1a000007     	bne	0x700a1e3c <strcmp+0x33c> @ imm = #0x1c
700a1e1c: e4913004     	ldr	r3, [r1], #4
700a1e20: e0244002     	eor	r4, r4, r2
700a1e24: e1540403     	cmp	r4, r3, lsl #8
700a1e28: 1a000006     	bne	0x700a1e48 <strcmp+0x348> @ imm = #0x18
700a1e2c: e4902004     	ldr	r2, [r0], #4
700a1e30: eafffff2     	b	0x700a1e00 <strcmp+0x300> @ imm = #-0x38
700a1e34: e1a03c23     	lsr	r3, r3, #24
700a1e38: ea000008     	b	0x700a1e60 <strcmp+0x360> @ imm = #0x20
700a1e3c: e31500ff     	tst	r5, #255
700a1e40: 1a000003     	bne	0x700a1e54 <strcmp+0x354> @ imm = #0xc
700a1e44: e5913000     	ldr	r3, [r1]
700a1e48: e1a02422     	lsr	r2, r2, #8
700a1e4c: e3c334ff     	bic	r3, r3, #-16777216
700a1e50: ea000002     	b	0x700a1e60 <strcmp+0x360> @ imm = #0x8
700a1e54: e3a00000     	mov	r0, #0
700a1e58: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1e5c: e12fff1e     	bx	lr
700a1e60: e6bf2f32     	rev	r2, r2
700a1e64: e6bf3f33     	rev	r3, r3
700a1e68: e6524f9c     	uadd8	r4, r2, r12
700a1e6c: e0224003     	eor	r4, r2, r3
700a1e70: e6845fbc     	sel	r5, r4, r12
700a1e74: e16f4f15     	clz	r4, r5
700a1e78: e1a02412     	lsl	r2, r2, r4
700a1e7c: e1a03413     	lsl	r3, r3, r4
700a1e80: e1a00c22     	lsr	r0, r2, #24
700a1e84: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1e88: e0400c23     	sub	r0, r0, r3, lsr #24
700a1e8c: e12fff1e     	bx	lr

700a1e90 <_tx_thread_suspend>:
700a1e90: b580         	push	{r7, lr}
700a1e92: b08c         	sub	sp, #0x30
700a1e94: 900a         	str	r0, [sp, #0x28]
700a1e96: f64a 2034    	movw	r0, #0xaa34
700a1e9a: f2c7 0008    	movt	r0, #0x7008
700a1e9e: 6800         	ldr	r0, [r0]
700a1ea0: 9008         	str	r0, [sp, #0x20]
700a1ea2: f001 e840    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #0x1080
700a1ea6: 9009         	str	r0, [sp, #0x24]
700a1ea8: 980a         	ldr	r0, [sp, #0x28]
700a1eaa: 9908         	ldr	r1, [sp, #0x20]
700a1eac: 4288         	cmp	r0, r1
700a1eae: d108         	bne	0x700a1ec2 <_tx_thread_suspend+0x32> @ imm = #0x10
700a1eb0: e7ff         	b	0x700a1eb2 <_tx_thread_suspend+0x22> @ imm = #-0x2
700a1eb2: 980a         	ldr	r0, [sp, #0x28]
700a1eb4: 69c0         	ldr	r0, [r0, #0x1c]
700a1eb6: f64a 216c    	movw	r1, #0xaa6c
700a1eba: f2c7 0108    	movt	r1, #0x7008
700a1ebe: 6008         	str	r0, [r1]
700a1ec0: e7ff         	b	0x700a1ec2 <_tx_thread_suspend+0x32> @ imm = #-0x2
700a1ec2: 980a         	ldr	r0, [sp, #0x28]
700a1ec4: 6b40         	ldr	r0, [r0, #0x34]
700a1ec6: 2800         	cmp	r0, #0x0
700a1ec8: f040 817e    	bne.w	0x700a21c8 <_tx_thread_suspend+0x338> @ imm = #0x2fc
700a1ecc: e7ff         	b	0x700a1ece <_tx_thread_suspend+0x3e> @ imm = #-0x2
700a1ece: 2000         	movs	r0, #0x0
700a1ed0: 9007         	str	r0, [sp, #0x1c]
700a1ed2: f248 3048    	movw	r0, #0x8348
700a1ed6: f2c7 000b    	movt	r0, #0x700b
700a1eda: 6800         	ldr	r0, [r0]
700a1edc: b988         	cbnz	r0, 0x700a1f02 <_tx_thread_suspend+0x72> @ imm = #0x22
700a1ede: e7ff         	b	0x700a1ee0 <_tx_thread_suspend+0x50> @ imm = #-0x2
700a1ee0: 9808         	ldr	r0, [sp, #0x20]
700a1ee2: 990a         	ldr	r1, [sp, #0x28]
700a1ee4: 4288         	cmp	r0, r1
700a1ee6: d10b         	bne	0x700a1f00 <_tx_thread_suspend+0x70> @ imm = #0x16
700a1ee8: e7ff         	b	0x700a1eea <_tx_thread_suspend+0x5a> @ imm = #-0x2
700a1eea: f64a 2044    	movw	r0, #0xaa44
700a1eee: f2c7 0008    	movt	r0, #0x7008
700a1ef2: 6800         	ldr	r0, [r0]
700a1ef4: b118         	cbz	r0, 0x700a1efe <_tx_thread_suspend+0x6e> @ imm = #0x6
700a1ef6: e7ff         	b	0x700a1ef8 <_tx_thread_suspend+0x68> @ imm = #-0x2
700a1ef8: 2014         	movs	r0, #0x14
700a1efa: 9007         	str	r0, [sp, #0x1c]
700a1efc: e7ff         	b	0x700a1efe <_tx_thread_suspend+0x6e> @ imm = #-0x2
700a1efe: e7ff         	b	0x700a1f00 <_tx_thread_suspend+0x70> @ imm = #-0x2
700a1f00: e7ff         	b	0x700a1f02 <_tx_thread_suspend+0x72> @ imm = #-0x2
700a1f02: 9807         	ldr	r0, [sp, #0x1c]
700a1f04: 2800         	cmp	r0, #0x0
700a1f06: f040 815e    	bne.w	0x700a21c6 <_tx_thread_suspend+0x336> @ imm = #0x2bc
700a1f0a: e7ff         	b	0x700a1f0c <_tx_thread_suspend+0x7c> @ imm = #-0x2
700a1f0c: 990a         	ldr	r1, [sp, #0x28]
700a1f0e: 2003         	movs	r0, #0x3
700a1f10: 6348         	str	r0, [r1, #0x34]
700a1f12: 980a         	ldr	r0, [sp, #0x28]
700a1f14: 6b00         	ldr	r0, [r0, #0x30]
700a1f16: 9006         	str	r0, [sp, #0x18]
700a1f18: 980a         	ldr	r0, [sp, #0x28]
700a1f1a: 6a00         	ldr	r0, [r0, #0x20]
700a1f1c: 9001         	str	r0, [sp, #0x4]
700a1f1e: 980a         	ldr	r0, [sp, #0x28]
700a1f20: 6a40         	ldr	r0, [r0, #0x24]
700a1f22: 9000         	str	r0, [sp]
700a1f24: 9801         	ldr	r0, [sp, #0x4]
700a1f26: 990a         	ldr	r1, [sp, #0x28]
700a1f28: 4288         	cmp	r0, r1
700a1f2a: d01b         	beq	0x700a1f64 <_tx_thread_suspend+0xd4> @ imm = #0x36
700a1f2c: e7ff         	b	0x700a1f2e <_tx_thread_suspend+0x9e> @ imm = #-0x2
700a1f2e: 9800         	ldr	r0, [sp]
700a1f30: 9901         	ldr	r1, [sp, #0x4]
700a1f32: 6248         	str	r0, [r1, #0x24]
700a1f34: 9801         	ldr	r0, [sp, #0x4]
700a1f36: 9900         	ldr	r1, [sp]
700a1f38: 6208         	str	r0, [r1, #0x20]
700a1f3a: 9906         	ldr	r1, [sp, #0x18]
700a1f3c: f64a 0004    	movw	r0, #0xa804
700a1f40: f2c7 0008    	movt	r0, #0x7008
700a1f44: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a1f48: 990a         	ldr	r1, [sp, #0x28]
700a1f4a: 4288         	cmp	r0, r1
700a1f4c: d109         	bne	0x700a1f62 <_tx_thread_suspend+0xd2> @ imm = #0x12
700a1f4e: e7ff         	b	0x700a1f50 <_tx_thread_suspend+0xc0> @ imm = #-0x2
700a1f50: 9801         	ldr	r0, [sp, #0x4]
700a1f52: 9a06         	ldr	r2, [sp, #0x18]
700a1f54: f64a 0104    	movw	r1, #0xa804
700a1f58: f2c7 0108    	movt	r1, #0x7008
700a1f5c: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a1f60: e7ff         	b	0x700a1f62 <_tx_thread_suspend+0xd2> @ imm = #-0x2
700a1f62: e0d6         	b	0x700a2112 <_tx_thread_suspend+0x282> @ imm = #0x1ac
700a1f64: 9a06         	ldr	r2, [sp, #0x18]
700a1f66: f64a 0004    	movw	r0, #0xa804
700a1f6a: f2c7 0008    	movt	r0, #0x7008
700a1f6e: 2100         	movs	r1, #0x0
700a1f70: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700a1f74: 9a06         	ldr	r2, [sp, #0x18]
700a1f76: 2001         	movs	r0, #0x1
700a1f78: 4090         	lsls	r0, r2
700a1f7a: 9003         	str	r0, [sp, #0xc]
700a1f7c: f64a 2048    	movw	r0, #0xaa48
700a1f80: f2c7 0008    	movt	r0, #0x7008
700a1f84: 6802         	ldr	r2, [r0]
700a1f86: 9b03         	ldr	r3, [sp, #0xc]
700a1f88: ea22 0203    	bic.w	r2, r2, r3
700a1f8c: 6002         	str	r2, [r0]
700a1f8e: 9105         	str	r1, [sp, #0x14]
700a1f90: 6800         	ldr	r0, [r0]
700a1f92: 9004         	str	r0, [sp, #0x10]
700a1f94: 9804         	ldr	r0, [sp, #0x10]
700a1f96: bb30         	cbnz	r0, 0x700a1fe6 <_tx_thread_suspend+0x156> @ imm = #0x4c
700a1f98: e7ff         	b	0x700a1f9a <_tx_thread_suspend+0x10a> @ imm = #-0x2
700a1f9a: f64a 213c    	movw	r1, #0xaa3c
700a1f9e: f2c7 0108    	movt	r1, #0x7008
700a1fa2: 2020         	movs	r0, #0x20
700a1fa4: 6008         	str	r0, [r1]
700a1fa6: f64a 2138    	movw	r1, #0xaa38
700a1faa: f2c7 0108    	movt	r1, #0x7008
700a1fae: 2000         	movs	r0, #0x0
700a1fb0: 6008         	str	r0, [r1]
700a1fb2: 9809         	ldr	r0, [sp, #0x24]
700a1fb4: f001 e936    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x126c
700a1fb8: f64a 2044    	movw	r0, #0xaa44
700a1fbc: f2c7 0008    	movt	r0, #0x7008
700a1fc0: 6800         	ldr	r0, [r0]
700a1fc2: 9002         	str	r0, [sp, #0x8]
700a1fc4: 9802         	ldr	r0, [sp, #0x8]
700a1fc6: f248 3148    	movw	r1, #0x8348
700a1fca: f2c7 010b    	movt	r1, #0x700b
700a1fce: 6809         	ldr	r1, [r1]
700a1fd0: 4308         	orrs	r0, r1
700a1fd2: 9002         	str	r0, [sp, #0x8]
700a1fd4: 9802         	ldr	r0, [sp, #0x8]
700a1fd6: b918         	cbnz	r0, 0x700a1fe0 <_tx_thread_suspend+0x150> @ imm = #0x6
700a1fd8: e7ff         	b	0x700a1fda <_tx_thread_suspend+0x14a> @ imm = #-0x2
700a1fda: f010 ed6a    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0x10ad4
700a1fde: e7ff         	b	0x700a1fe0 <_tx_thread_suspend+0x150> @ imm = #-0x2
700a1fe0: 2000         	movs	r0, #0x0
700a1fe2: 900b         	str	r0, [sp, #0x2c]
700a1fe4: e117         	b	0x700a2216 <_tx_thread_suspend+0x386> @ imm = #0x22e
700a1fe6: 2000         	movs	r0, #0x0
700a1fe8: 9003         	str	r0, [sp, #0xc]
700a1fea: 9804         	ldr	r0, [sp, #0x10]
700a1fec: 4241         	rsbs	r1, r0, #0
700a1fee: 4008         	ands	r0, r1
700a1ff0: 9004         	str	r0, [sp, #0x10]
700a1ff2: 9804         	ldr	r0, [sp, #0x10]
700a1ff4: 280f         	cmp	r0, #0xf
700a1ff6: d811         	bhi	0x700a201c <_tx_thread_suspend+0x18c> @ imm = #0x22
700a1ff8: e7ff         	b	0x700a1ffa <_tx_thread_suspend+0x16a> @ imm = #-0x2
700a1ffa: 9804         	ldr	r0, [sp, #0x10]
700a1ffc: 2804         	cmp	r0, #0x4
700a1ffe: d307         	blo	0x700a2010 <_tx_thread_suspend+0x180> @ imm = #0xe
700a2000: e7ff         	b	0x700a2002 <_tx_thread_suspend+0x172> @ imm = #-0x2
700a2002: 9804         	ldr	r0, [sp, #0x10]
700a2004: 0880         	lsrs	r0, r0, #0x2
700a2006: 9004         	str	r0, [sp, #0x10]
700a2008: 9803         	ldr	r0, [sp, #0xc]
700a200a: 3002         	adds	r0, #0x2
700a200c: 9003         	str	r0, [sp, #0xc]
700a200e: e7ff         	b	0x700a2010 <_tx_thread_suspend+0x180> @ imm = #-0x2
700a2010: 9803         	ldr	r0, [sp, #0xc]
700a2012: 9904         	ldr	r1, [sp, #0x10]
700a2014: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a2018: 9003         	str	r0, [sp, #0xc]
700a201a: e070         	b	0x700a20fe <_tx_thread_suspend+0x26e> @ imm = #0xe0
700a201c: 9804         	ldr	r0, [sp, #0x10]
700a201e: 28ff         	cmp	r0, #0xff
700a2020: d817         	bhi	0x700a2052 <_tx_thread_suspend+0x1c2> @ imm = #0x2e
700a2022: e7ff         	b	0x700a2024 <_tx_thread_suspend+0x194> @ imm = #-0x2
700a2024: 9804         	ldr	r0, [sp, #0x10]
700a2026: 0900         	lsrs	r0, r0, #0x4
700a2028: 9004         	str	r0, [sp, #0x10]
700a202a: 9803         	ldr	r0, [sp, #0xc]
700a202c: 3004         	adds	r0, #0x4
700a202e: 9003         	str	r0, [sp, #0xc]
700a2030: 9804         	ldr	r0, [sp, #0x10]
700a2032: 2804         	cmp	r0, #0x4
700a2034: d307         	blo	0x700a2046 <_tx_thread_suspend+0x1b6> @ imm = #0xe
700a2036: e7ff         	b	0x700a2038 <_tx_thread_suspend+0x1a8> @ imm = #-0x2
700a2038: 9804         	ldr	r0, [sp, #0x10]
700a203a: 0880         	lsrs	r0, r0, #0x2
700a203c: 9004         	str	r0, [sp, #0x10]
700a203e: 9803         	ldr	r0, [sp, #0xc]
700a2040: 3002         	adds	r0, #0x2
700a2042: 9003         	str	r0, [sp, #0xc]
700a2044: e7ff         	b	0x700a2046 <_tx_thread_suspend+0x1b6> @ imm = #-0x2
700a2046: 9803         	ldr	r0, [sp, #0xc]
700a2048: 9904         	ldr	r1, [sp, #0x10]
700a204a: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a204e: 9003         	str	r0, [sp, #0xc]
700a2050: e054         	b	0x700a20fc <_tx_thread_suspend+0x26c> @ imm = #0xa8
700a2052: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700a2056: bb10         	cbnz	r0, 0x700a209e <_tx_thread_suspend+0x20e> @ imm = #0x44
700a2058: e7ff         	b	0x700a205a <_tx_thread_suspend+0x1ca> @ imm = #-0x2
700a205a: 9804         	ldr	r0, [sp, #0x10]
700a205c: 0a00         	lsrs	r0, r0, #0x8
700a205e: 9004         	str	r0, [sp, #0x10]
700a2060: 9803         	ldr	r0, [sp, #0xc]
700a2062: 3008         	adds	r0, #0x8
700a2064: 9003         	str	r0, [sp, #0xc]
700a2066: 9804         	ldr	r0, [sp, #0x10]
700a2068: 2810         	cmp	r0, #0x10
700a206a: d307         	blo	0x700a207c <_tx_thread_suspend+0x1ec> @ imm = #0xe
700a206c: e7ff         	b	0x700a206e <_tx_thread_suspend+0x1de> @ imm = #-0x2
700a206e: 9804         	ldr	r0, [sp, #0x10]
700a2070: 0900         	lsrs	r0, r0, #0x4
700a2072: 9004         	str	r0, [sp, #0x10]
700a2074: 9803         	ldr	r0, [sp, #0xc]
700a2076: 3004         	adds	r0, #0x4
700a2078: 9003         	str	r0, [sp, #0xc]
700a207a: e7ff         	b	0x700a207c <_tx_thread_suspend+0x1ec> @ imm = #-0x2
700a207c: 9804         	ldr	r0, [sp, #0x10]
700a207e: 2804         	cmp	r0, #0x4
700a2080: d307         	blo	0x700a2092 <_tx_thread_suspend+0x202> @ imm = #0xe
700a2082: e7ff         	b	0x700a2084 <_tx_thread_suspend+0x1f4> @ imm = #-0x2
700a2084: 9804         	ldr	r0, [sp, #0x10]
700a2086: 0880         	lsrs	r0, r0, #0x2
700a2088: 9004         	str	r0, [sp, #0x10]
700a208a: 9803         	ldr	r0, [sp, #0xc]
700a208c: 3002         	adds	r0, #0x2
700a208e: 9003         	str	r0, [sp, #0xc]
700a2090: e7ff         	b	0x700a2092 <_tx_thread_suspend+0x202> @ imm = #-0x2
700a2092: 9803         	ldr	r0, [sp, #0xc]
700a2094: 9904         	ldr	r1, [sp, #0x10]
700a2096: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a209a: 9003         	str	r0, [sp, #0xc]
700a209c: e02d         	b	0x700a20fa <_tx_thread_suspend+0x26a> @ imm = #0x5a
700a209e: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700a20a2: 9004         	str	r0, [sp, #0x10]
700a20a4: 9803         	ldr	r0, [sp, #0xc]
700a20a6: 3010         	adds	r0, #0x10
700a20a8: 9003         	str	r0, [sp, #0xc]
700a20aa: 9804         	ldr	r0, [sp, #0x10]
700a20ac: f5b0 7f80    	cmp.w	r0, #0x100
700a20b0: d307         	blo	0x700a20c2 <_tx_thread_suspend+0x232> @ imm = #0xe
700a20b2: e7ff         	b	0x700a20b4 <_tx_thread_suspend+0x224> @ imm = #-0x2
700a20b4: 9804         	ldr	r0, [sp, #0x10]
700a20b6: 0a00         	lsrs	r0, r0, #0x8
700a20b8: 9004         	str	r0, [sp, #0x10]
700a20ba: 9803         	ldr	r0, [sp, #0xc]
700a20bc: 3008         	adds	r0, #0x8
700a20be: 9003         	str	r0, [sp, #0xc]
700a20c0: e7ff         	b	0x700a20c2 <_tx_thread_suspend+0x232> @ imm = #-0x2
700a20c2: 9804         	ldr	r0, [sp, #0x10]
700a20c4: 2810         	cmp	r0, #0x10
700a20c6: d307         	blo	0x700a20d8 <_tx_thread_suspend+0x248> @ imm = #0xe
700a20c8: e7ff         	b	0x700a20ca <_tx_thread_suspend+0x23a> @ imm = #-0x2
700a20ca: 9804         	ldr	r0, [sp, #0x10]
700a20cc: 0900         	lsrs	r0, r0, #0x4
700a20ce: 9004         	str	r0, [sp, #0x10]
700a20d0: 9803         	ldr	r0, [sp, #0xc]
700a20d2: 3004         	adds	r0, #0x4
700a20d4: 9003         	str	r0, [sp, #0xc]
700a20d6: e7ff         	b	0x700a20d8 <_tx_thread_suspend+0x248> @ imm = #-0x2
700a20d8: 9804         	ldr	r0, [sp, #0x10]
700a20da: 2804         	cmp	r0, #0x4
700a20dc: d307         	blo	0x700a20ee <_tx_thread_suspend+0x25e> @ imm = #0xe
700a20de: e7ff         	b	0x700a20e0 <_tx_thread_suspend+0x250> @ imm = #-0x2
700a20e0: 9804         	ldr	r0, [sp, #0x10]
700a20e2: 0880         	lsrs	r0, r0, #0x2
700a20e4: 9004         	str	r0, [sp, #0x10]
700a20e6: 9803         	ldr	r0, [sp, #0xc]
700a20e8: 3002         	adds	r0, #0x2
700a20ea: 9003         	str	r0, [sp, #0xc]
700a20ec: e7ff         	b	0x700a20ee <_tx_thread_suspend+0x25e> @ imm = #-0x2
700a20ee: 9803         	ldr	r0, [sp, #0xc]
700a20f0: 9904         	ldr	r1, [sp, #0x10]
700a20f2: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a20f6: 9003         	str	r0, [sp, #0xc]
700a20f8: e7ff         	b	0x700a20fa <_tx_thread_suspend+0x26a> @ imm = #-0x2
700a20fa: e7ff         	b	0x700a20fc <_tx_thread_suspend+0x26c> @ imm = #-0x2
700a20fc: e7ff         	b	0x700a20fe <_tx_thread_suspend+0x26e> @ imm = #-0x2
700a20fe: 9805         	ldr	r0, [sp, #0x14]
700a2100: 9903         	ldr	r1, [sp, #0xc]
700a2102: 4408         	add	r0, r1
700a2104: f64a 213c    	movw	r1, #0xaa3c
700a2108: f2c7 0108    	movt	r1, #0x7008
700a210c: 6008         	str	r0, [r1]
700a210e: e7ff         	b	0x700a2110 <_tx_thread_suspend+0x280> @ imm = #-0x2
700a2110: e7ff         	b	0x700a2112 <_tx_thread_suspend+0x282> @ imm = #-0x2
700a2112: 980a         	ldr	r0, [sp, #0x28]
700a2114: f64a 2138    	movw	r1, #0xaa38
700a2118: f2c7 0108    	movt	r1, #0x7008
700a211c: 6809         	ldr	r1, [r1]
700a211e: 4288         	cmp	r0, r1
700a2120: d12a         	bne	0x700a2178 <_tx_thread_suspend+0x2e8> @ imm = #0x54
700a2122: e7ff         	b	0x700a2124 <_tx_thread_suspend+0x294> @ imm = #-0x2
700a2124: f64a 203c    	movw	r0, #0xaa3c
700a2128: f2c7 0008    	movt	r0, #0x7008
700a212c: 6801         	ldr	r1, [r0]
700a212e: f64a 0004    	movw	r0, #0xa804
700a2132: f2c7 0008    	movt	r0, #0x7008
700a2136: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a213a: f64a 2138    	movw	r1, #0xaa38
700a213e: f2c7 0108    	movt	r1, #0x7008
700a2142: 6008         	str	r0, [r1]
700a2144: 9809         	ldr	r0, [sp, #0x24]
700a2146: f001 e86e    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x10dc
700a214a: f64a 2044    	movw	r0, #0xaa44
700a214e: f2c7 0008    	movt	r0, #0x7008
700a2152: 6800         	ldr	r0, [r0]
700a2154: 9002         	str	r0, [sp, #0x8]
700a2156: 9802         	ldr	r0, [sp, #0x8]
700a2158: f248 3148    	movw	r1, #0x8348
700a215c: f2c7 010b    	movt	r1, #0x700b
700a2160: 6809         	ldr	r1, [r1]
700a2162: 4308         	orrs	r0, r1
700a2164: 9002         	str	r0, [sp, #0x8]
700a2166: 9802         	ldr	r0, [sp, #0x8]
700a2168: b918         	cbnz	r0, 0x700a2172 <_tx_thread_suspend+0x2e2> @ imm = #0x6
700a216a: e7ff         	b	0x700a216c <_tx_thread_suspend+0x2dc> @ imm = #-0x2
700a216c: f010 eca0    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0x10940
700a2170: e7ff         	b	0x700a2172 <_tx_thread_suspend+0x2e2> @ imm = #-0x2
700a2172: 2000         	movs	r0, #0x0
700a2174: 900b         	str	r0, [sp, #0x2c]
700a2176: e04e         	b	0x700a2216 <_tx_thread_suspend+0x386> @ imm = #0x9c
700a2178: 9809         	ldr	r0, [sp, #0x24]
700a217a: f001 e854    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x10a8
700a217e: 9808         	ldr	r0, [sp, #0x20]
700a2180: f64a 2138    	movw	r1, #0xaa38
700a2184: f2c7 0108    	movt	r1, #0x7008
700a2188: 6809         	ldr	r1, [r1]
700a218a: 4288         	cmp	r0, r1
700a218c: d015         	beq	0x700a21ba <_tx_thread_suspend+0x32a> @ imm = #0x2a
700a218e: e7ff         	b	0x700a2190 <_tx_thread_suspend+0x300> @ imm = #-0x2
700a2190: f64a 2044    	movw	r0, #0xaa44
700a2194: f2c7 0008    	movt	r0, #0x7008
700a2198: 6800         	ldr	r0, [r0]
700a219a: 9002         	str	r0, [sp, #0x8]
700a219c: 9802         	ldr	r0, [sp, #0x8]
700a219e: f248 3148    	movw	r1, #0x8348
700a21a2: f2c7 010b    	movt	r1, #0x700b
700a21a6: 6809         	ldr	r1, [r1]
700a21a8: 4308         	orrs	r0, r1
700a21aa: 9002         	str	r0, [sp, #0x8]
700a21ac: 9802         	ldr	r0, [sp, #0x8]
700a21ae: b918         	cbnz	r0, 0x700a21b8 <_tx_thread_suspend+0x328> @ imm = #0x6
700a21b0: e7ff         	b	0x700a21b2 <_tx_thread_suspend+0x322> @ imm = #-0x2
700a21b2: f010 ec7e    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0x108fc
700a21b6: e7ff         	b	0x700a21b8 <_tx_thread_suspend+0x328> @ imm = #-0x2
700a21b8: e7ff         	b	0x700a21ba <_tx_thread_suspend+0x32a> @ imm = #-0x2
700a21ba: f000 eeb4    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #0xd68
700a21be: 9009         	str	r0, [sp, #0x24]
700a21c0: 2000         	movs	r0, #0x0
700a21c2: 9007         	str	r0, [sp, #0x1c]
700a21c4: e7ff         	b	0x700a21c6 <_tx_thread_suspend+0x336> @ imm = #-0x2
700a21c6: e020         	b	0x700a220a <_tx_thread_suspend+0x37a> @ imm = #0x40
700a21c8: 980a         	ldr	r0, [sp, #0x28]
700a21ca: 6b40         	ldr	r0, [r0, #0x34]
700a21cc: 2802         	cmp	r0, #0x2
700a21ce: d103         	bne	0x700a21d8 <_tx_thread_suspend+0x348> @ imm = #0x6
700a21d0: e7ff         	b	0x700a21d2 <_tx_thread_suspend+0x342> @ imm = #-0x2
700a21d2: 2014         	movs	r0, #0x14
700a21d4: 9007         	str	r0, [sp, #0x1c]
700a21d6: e017         	b	0x700a2208 <_tx_thread_suspend+0x378> @ imm = #0x2e
700a21d8: 980a         	ldr	r0, [sp, #0x28]
700a21da: 6b40         	ldr	r0, [r0, #0x34]
700a21dc: 2801         	cmp	r0, #0x1
700a21de: d103         	bne	0x700a21e8 <_tx_thread_suspend+0x358> @ imm = #0x6
700a21e0: e7ff         	b	0x700a21e2 <_tx_thread_suspend+0x352> @ imm = #-0x2
700a21e2: 2014         	movs	r0, #0x14
700a21e4: 9007         	str	r0, [sp, #0x1c]
700a21e6: e00e         	b	0x700a2206 <_tx_thread_suspend+0x376> @ imm = #0x1c
700a21e8: 980a         	ldr	r0, [sp, #0x28]
700a21ea: 6b40         	ldr	r0, [r0, #0x34]
700a21ec: 2803         	cmp	r0, #0x3
700a21ee: d103         	bne	0x700a21f8 <_tx_thread_suspend+0x368> @ imm = #0x6
700a21f0: e7ff         	b	0x700a21f2 <_tx_thread_suspend+0x362> @ imm = #-0x2
700a21f2: 2000         	movs	r0, #0x0
700a21f4: 9007         	str	r0, [sp, #0x1c]
700a21f6: e005         	b	0x700a2204 <_tx_thread_suspend+0x374> @ imm = #0xa
700a21f8: 990a         	ldr	r1, [sp, #0x28]
700a21fa: 2001         	movs	r0, #0x1
700a21fc: 6388         	str	r0, [r1, #0x38]
700a21fe: 2000         	movs	r0, #0x0
700a2200: 9007         	str	r0, [sp, #0x1c]
700a2202: e7ff         	b	0x700a2204 <_tx_thread_suspend+0x374> @ imm = #-0x2
700a2204: e7ff         	b	0x700a2206 <_tx_thread_suspend+0x376> @ imm = #-0x2
700a2206: e7ff         	b	0x700a2208 <_tx_thread_suspend+0x378> @ imm = #-0x2
700a2208: e7ff         	b	0x700a220a <_tx_thread_suspend+0x37a> @ imm = #-0x2
700a220a: 9809         	ldr	r0, [sp, #0x24]
700a220c: f001 e80a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x1014
700a2210: 9807         	ldr	r0, [sp, #0x1c]
700a2212: 900b         	str	r0, [sp, #0x2c]
700a2214: e7ff         	b	0x700a2216 <_tx_thread_suspend+0x386> @ imm = #-0x2
700a2216: 980b         	ldr	r0, [sp, #0x2c]
700a2218: b00c         	add	sp, #0x30
700a221a: bd80         	pop	{r7, pc}
700a221c: 0000         	movs	r0, r0
700a221e: 0000         	movs	r0, r0

700a2220 <Udma_chDisableTxChan>:
700a2220: b580         	push	{r7, lr}
700a2222: b09a         	sub	sp, #0x68
700a2224: 9019         	str	r0, [sp, #0x64]
700a2226: 9118         	str	r1, [sp, #0x60]
700a2228: 2000         	movs	r0, #0x0
700a222a: 9017         	str	r0, [sp, #0x5c]
700a222c: 9016         	str	r0, [sp, #0x58]
700a222e: 9015         	str	r0, [sp, #0x54]
700a2230: 9819         	ldr	r0, [sp, #0x64]
700a2232: 6e80         	ldr	r0, [r0, #0x68]
700a2234: 9014         	str	r0, [sp, #0x50]
700a2236: 2008         	movs	r0, #0x8
700a2238: 9008         	str	r0, [sp, #0x20]
700a223a: 9814         	ldr	r0, [sp, #0x50]
700a223c: 6800         	ldr	r0, [r0]
700a223e: 2801         	cmp	r0, #0x1
700a2240: d10e         	bne	0x700a2260 <Udma_chDisableTxChan+0x40> @ imm = #0x1c
700a2242: e7ff         	b	0x700a2244 <Udma_chDisableTxChan+0x24> @ imm = #-0x2
700a2244: 9a14         	ldr	r2, [sp, #0x50]
700a2246: f102 0008    	add.w	r0, r2, #0x8
700a224a: 9919         	ldr	r1, [sp, #0x64]
700a224c: 6ec9         	ldr	r1, [r1, #0x6c]
700a224e: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2252: 4411         	add	r1, r2
700a2254: 2300         	movs	r3, #0x0
700a2256: 461a         	mov	r2, r3
700a2258: f011 f9a2    	bl	0x700b35a0 <CSL_bcdmaTeardownTxChan> @ imm = #0x11344
700a225c: 9017         	str	r0, [sp, #0x5c]
700a225e: e00f         	b	0x700a2280 <Udma_chDisableTxChan+0x60> @ imm = #0x1e
700a2260: 9814         	ldr	r0, [sp, #0x50]
700a2262: 6800         	ldr	r0, [r0]
700a2264: 2802         	cmp	r0, #0x2
700a2266: d10a         	bne	0x700a227e <Udma_chDisableTxChan+0x5e> @ imm = #0x14
700a2268: e7ff         	b	0x700a226a <Udma_chDisableTxChan+0x4a> @ imm = #-0x2
700a226a: 9814         	ldr	r0, [sp, #0x50]
700a226c: 3054         	adds	r0, #0x54
700a226e: 9919         	ldr	r1, [sp, #0x64]
700a2270: 6ec9         	ldr	r1, [r1, #0x6c]
700a2272: 2300         	movs	r3, #0x0
700a2274: 461a         	mov	r2, r3
700a2276: f011 ff23    	bl	0x700b40c0 <CSL_pktdmaTeardownTxChan> @ imm = #0x11e46
700a227a: 9017         	str	r0, [sp, #0x5c]
700a227c: e7ff         	b	0x700a227e <Udma_chDisableTxChan+0x5e> @ imm = #-0x2
700a227e: e7ff         	b	0x700a2280 <Udma_chDisableTxChan+0x60> @ imm = #-0x2
700a2280: 9817         	ldr	r0, [sp, #0x5c]
700a2282: b108         	cbz	r0, 0x700a2288 <Udma_chDisableTxChan+0x68> @ imm = #0x2
700a2284: e7ff         	b	0x700a2286 <Udma_chDisableTxChan+0x66> @ imm = #-0x2
700a2286: e7ff         	b	0x700a2288 <Udma_chDisableTxChan+0x68> @ imm = #-0x2
700a2288: e7ff         	b	0x700a228a <Udma_chDisableTxChan+0x6a> @ imm = #-0x2
700a228a: 9817         	ldr	r0, [sp, #0x5c]
700a228c: bbc8         	cbnz	r0, 0x700a2302 <Udma_chDisableTxChan+0xe2> @ imm = #0x72
700a228e: e7ff         	b	0x700a2290 <Udma_chDisableTxChan+0x70> @ imm = #-0x2
700a2290: 9814         	ldr	r0, [sp, #0x50]
700a2292: 6800         	ldr	r0, [r0]
700a2294: 2801         	cmp	r0, #0x1
700a2296: d110         	bne	0x700a22ba <Udma_chDisableTxChan+0x9a> @ imm = #0x20
700a2298: e7ff         	b	0x700a229a <Udma_chDisableTxChan+0x7a> @ imm = #-0x2
700a229a: 9a14         	ldr	r2, [sp, #0x50]
700a229c: f102 0008    	add.w	r0, r2, #0x8
700a22a0: 9919         	ldr	r1, [sp, #0x64]
700a22a2: 6ec9         	ldr	r1, [r1, #0x6c]
700a22a4: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a22a8: 4411         	add	r1, r2
700a22aa: aa0e         	add	r2, sp, #0x38
700a22ac: f012 f928    	bl	0x700b4500 <CSL_bcdmaGetTxRT> @ imm = #0x12250
700a22b0: 980e         	ldr	r0, [sp, #0x38]
700a22b2: b908         	cbnz	r0, 0x700a22b8 <Udma_chDisableTxChan+0x98> @ imm = #0x2
700a22b4: e7ff         	b	0x700a22b6 <Udma_chDisableTxChan+0x96> @ imm = #-0x2
700a22b6: e024         	b	0x700a2302 <Udma_chDisableTxChan+0xe2> @ imm = #0x48
700a22b8: e011         	b	0x700a22de <Udma_chDisableTxChan+0xbe> @ imm = #0x22
700a22ba: 9814         	ldr	r0, [sp, #0x50]
700a22bc: 6800         	ldr	r0, [r0]
700a22be: 2802         	cmp	r0, #0x2
700a22c0: d10c         	bne	0x700a22dc <Udma_chDisableTxChan+0xbc> @ imm = #0x18
700a22c2: e7ff         	b	0x700a22c4 <Udma_chDisableTxChan+0xa4> @ imm = #-0x2
700a22c4: 9814         	ldr	r0, [sp, #0x50]
700a22c6: 3054         	adds	r0, #0x54
700a22c8: 9919         	ldr	r1, [sp, #0x64]
700a22ca: 6ec9         	ldr	r1, [r1, #0x6c]
700a22cc: aa09         	add	r2, sp, #0x24
700a22ce: f011 f877    	bl	0x700b33c0 <CSL_pktdmaGetTxRT> @ imm = #0x110ee
700a22d2: 9809         	ldr	r0, [sp, #0x24]
700a22d4: b908         	cbnz	r0, 0x700a22da <Udma_chDisableTxChan+0xba> @ imm = #0x2
700a22d6: e7ff         	b	0x700a22d8 <Udma_chDisableTxChan+0xb8> @ imm = #-0x2
700a22d8: e013         	b	0x700a2302 <Udma_chDisableTxChan+0xe2> @ imm = #0x26
700a22da: e7ff         	b	0x700a22dc <Udma_chDisableTxChan+0xbc> @ imm = #-0x2
700a22dc: e7ff         	b	0x700a22de <Udma_chDisableTxChan+0xbe> @ imm = #-0x2
700a22de: 9815         	ldr	r0, [sp, #0x54]
700a22e0: 9918         	ldr	r1, [sp, #0x60]
700a22e2: 4288         	cmp	r0, r1
700a22e4: d904         	bls	0x700a22f0 <Udma_chDisableTxChan+0xd0> @ imm = #0x8
700a22e6: e7ff         	b	0x700a22e8 <Udma_chDisableTxChan+0xc8> @ imm = #-0x2
700a22e8: f06f 0003    	mvn	r0, #0x3
700a22ec: 9017         	str	r0, [sp, #0x5c]
700a22ee: e007         	b	0x700a2300 <Udma_chDisableTxChan+0xe0> @ imm = #0xe
700a22f0: f44f 707a    	mov.w	r0, #0x3e8
700a22f4: f00e feac    	bl	0x700b1050 <ClockP_usleep> @ imm = #0xed58
700a22f8: 9815         	ldr	r0, [sp, #0x54]
700a22fa: 3001         	adds	r0, #0x1
700a22fc: 9015         	str	r0, [sp, #0x54]
700a22fe: e7ff         	b	0x700a2300 <Udma_chDisableTxChan+0xe0> @ imm = #-0x2
700a2300: e7c3         	b	0x700a228a <Udma_chDisableTxChan+0x6a> @ imm = #-0x7a
700a2302: 9817         	ldr	r0, [sp, #0x5c]
700a2304: 2800         	cmp	r0, #0x0
700a2306: f000 80e4    	beq.w	0x700a24d2 <Udma_chDisableTxChan+0x2b2> @ imm = #0x1c8
700a230a: e7ff         	b	0x700a230c <Udma_chDisableTxChan+0xec> @ imm = #-0x2
700a230c: 9814         	ldr	r0, [sp, #0x50]
700a230e: 6800         	ldr	r0, [r0]
700a2310: 2801         	cmp	r0, #0x1
700a2312: d10e         	bne	0x700a2332 <Udma_chDisableTxChan+0x112> @ imm = #0x1c
700a2314: e7ff         	b	0x700a2316 <Udma_chDisableTxChan+0xf6> @ imm = #-0x2
700a2316: 9a14         	ldr	r2, [sp, #0x50]
700a2318: f102 0008    	add.w	r0, r2, #0x8
700a231c: 9919         	ldr	r1, [sp, #0x64]
700a231e: 6ec9         	ldr	r1, [r1, #0x6c]
700a2320: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2324: 4411         	add	r1, r2
700a2326: 2201         	movs	r2, #0x1
700a2328: 2300         	movs	r3, #0x0
700a232a: f011 f939    	bl	0x700b35a0 <CSL_bcdmaTeardownTxChan> @ imm = #0x11272
700a232e: 9017         	str	r0, [sp, #0x5c]
700a2330: e00f         	b	0x700a2352 <Udma_chDisableTxChan+0x132> @ imm = #0x1e
700a2332: 9814         	ldr	r0, [sp, #0x50]
700a2334: 6800         	ldr	r0, [r0]
700a2336: 2802         	cmp	r0, #0x2
700a2338: d10a         	bne	0x700a2350 <Udma_chDisableTxChan+0x130> @ imm = #0x14
700a233a: e7ff         	b	0x700a233c <Udma_chDisableTxChan+0x11c> @ imm = #-0x2
700a233c: 9814         	ldr	r0, [sp, #0x50]
700a233e: 3054         	adds	r0, #0x54
700a2340: 9919         	ldr	r1, [sp, #0x64]
700a2342: 6ec9         	ldr	r1, [r1, #0x6c]
700a2344: 2201         	movs	r2, #0x1
700a2346: 2300         	movs	r3, #0x0
700a2348: f011 feba    	bl	0x700b40c0 <CSL_pktdmaTeardownTxChan> @ imm = #0x11d74
700a234c: 9017         	str	r0, [sp, #0x5c]
700a234e: e7ff         	b	0x700a2350 <Udma_chDisableTxChan+0x130> @ imm = #-0x2
700a2350: e7ff         	b	0x700a2352 <Udma_chDisableTxChan+0x132> @ imm = #-0x2
700a2352: 9817         	ldr	r0, [sp, #0x5c]
700a2354: b108         	cbz	r0, 0x700a235a <Udma_chDisableTxChan+0x13a> @ imm = #0x2
700a2356: e7ff         	b	0x700a2358 <Udma_chDisableTxChan+0x138> @ imm = #-0x2
700a2358: e7ff         	b	0x700a235a <Udma_chDisableTxChan+0x13a> @ imm = #-0x2
700a235a: 9814         	ldr	r0, [sp, #0x50]
700a235c: 6800         	ldr	r0, [r0]
700a235e: 2801         	cmp	r0, #0x1
700a2360: d128         	bne	0x700a23b4 <Udma_chDisableTxChan+0x194> @ imm = #0x50
700a2362: e7ff         	b	0x700a2364 <Udma_chDisableTxChan+0x144> @ imm = #-0x2
700a2364: 9a14         	ldr	r2, [sp, #0x50]
700a2366: f102 0008    	add.w	r0, r2, #0x8
700a236a: 9919         	ldr	r1, [sp, #0x64]
700a236c: 6ec9         	ldr	r1, [r1, #0x6c]
700a236e: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2372: 4411         	add	r1, r2
700a2374: 9b08         	ldr	r3, [sp, #0x20]
700a2376: 46ec         	mov	r12, sp
700a2378: aa16         	add	r2, sp, #0x58
700a237a: 9206         	str	r2, [sp, #0x18]
700a237c: f8cc 2000    	str.w	r2, [r12]
700a2380: 2200         	movs	r2, #0x0
700a2382: 9207         	str	r2, [sp, #0x1c]
700a2384: f011 f9ac    	bl	0x700b36e0 <CSL_bcdmaGetChanPeerReg> @ imm = #0x11358
700a2388: f8dd c018    	ldr.w	r12, [sp, #0x18]
700a238c: 9a07         	ldr	r2, [sp, #0x1c]
700a238e: 9816         	ldr	r0, [sp, #0x58]
700a2390: f040 5080    	orr	r0, r0, #0x10000000
700a2394: 9016         	str	r0, [sp, #0x58]
700a2396: 9b14         	ldr	r3, [sp, #0x50]
700a2398: f103 0008    	add.w	r0, r3, #0x8
700a239c: 9919         	ldr	r1, [sp, #0x64]
700a239e: 6ec9         	ldr	r1, [r1, #0x6c]
700a23a0: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a23a4: 4419         	add	r1, r3
700a23a6: 9b08         	ldr	r3, [sp, #0x20]
700a23a8: 46ee         	mov	lr, sp
700a23aa: f8ce c000    	str.w	r12, [lr]
700a23ae: f011 fbe7    	bl	0x700b3b80 <CSL_bcdmaSetChanPeerReg> @ imm = #0x117ce
700a23b2: e025         	b	0x700a2400 <Udma_chDisableTxChan+0x1e0> @ imm = #0x4a
700a23b4: 9814         	ldr	r0, [sp, #0x50]
700a23b6: 6800         	ldr	r0, [r0]
700a23b8: 2802         	cmp	r0, #0x2
700a23ba: d120         	bne	0x700a23fe <Udma_chDisableTxChan+0x1de> @ imm = #0x40
700a23bc: e7ff         	b	0x700a23be <Udma_chDisableTxChan+0x19e> @ imm = #-0x2
700a23be: 9814         	ldr	r0, [sp, #0x50]
700a23c0: 3054         	adds	r0, #0x54
700a23c2: 9919         	ldr	r1, [sp, #0x64]
700a23c4: 6ec9         	ldr	r1, [r1, #0x6c]
700a23c6: 9b08         	ldr	r3, [sp, #0x20]
700a23c8: 46ec         	mov	r12, sp
700a23ca: aa16         	add	r2, sp, #0x58
700a23cc: 9204         	str	r2, [sp, #0x10]
700a23ce: f8cc 2000    	str.w	r2, [r12]
700a23d2: 2200         	movs	r2, #0x0
700a23d4: 9205         	str	r2, [sp, #0x14]
700a23d6: f011 ff73    	bl	0x700b42c0 <CSL_pktdmaGetChanPeerReg> @ imm = #0x11ee6
700a23da: f8dd c010    	ldr.w	r12, [sp, #0x10]
700a23de: 9a05         	ldr	r2, [sp, #0x14]
700a23e0: 9816         	ldr	r0, [sp, #0x58]
700a23e2: f040 5080    	orr	r0, r0, #0x10000000
700a23e6: 9016         	str	r0, [sp, #0x58]
700a23e8: 9814         	ldr	r0, [sp, #0x50]
700a23ea: 3054         	adds	r0, #0x54
700a23ec: 9919         	ldr	r1, [sp, #0x64]
700a23ee: 6ec9         	ldr	r1, [r1, #0x6c]
700a23f0: 9b08         	ldr	r3, [sp, #0x20]
700a23f2: 46ee         	mov	lr, sp
700a23f4: f8ce c000    	str.w	r12, [lr]
700a23f8: f011 ff7a    	bl	0x700b42f0 <CSL_pktdmaSetChanPeerReg> @ imm = #0x11ef4
700a23fc: e7ff         	b	0x700a23fe <Udma_chDisableTxChan+0x1de> @ imm = #-0x2
700a23fe: e7ff         	b	0x700a2400 <Udma_chDisableTxChan+0x1e0> @ imm = #-0x2
700a2400: 2000         	movs	r0, #0x0
700a2402: 9015         	str	r0, [sp, #0x54]
700a2404: e7ff         	b	0x700a2406 <Udma_chDisableTxChan+0x1e6> @ imm = #-0x2
700a2406: 9817         	ldr	r0, [sp, #0x5c]
700a2408: 2800         	cmp	r0, #0x0
700a240a: d161         	bne	0x700a24d0 <Udma_chDisableTxChan+0x2b0> @ imm = #0xc2
700a240c: e7ff         	b	0x700a240e <Udma_chDisableTxChan+0x1ee> @ imm = #-0x2
700a240e: 9814         	ldr	r0, [sp, #0x50]
700a2410: 6800         	ldr	r0, [r0]
700a2412: 2801         	cmp	r0, #0x1
700a2414: d126         	bne	0x700a2464 <Udma_chDisableTxChan+0x244> @ imm = #0x4c
700a2416: e7ff         	b	0x700a2418 <Udma_chDisableTxChan+0x1f8> @ imm = #-0x2
700a2418: 9a14         	ldr	r2, [sp, #0x50]
700a241a: f102 0008    	add.w	r0, r2, #0x8
700a241e: 9919         	ldr	r1, [sp, #0x64]
700a2420: 6ec9         	ldr	r1, [r1, #0x6c]
700a2422: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2426: 4411         	add	r1, r2
700a2428: aa0e         	add	r2, sp, #0x38
700a242a: f012 f869    	bl	0x700b4500 <CSL_bcdmaGetTxRT> @ imm = #0x120d2
700a242e: 9a14         	ldr	r2, [sp, #0x50]
700a2430: f102 0008    	add.w	r0, r2, #0x8
700a2434: 9919         	ldr	r1, [sp, #0x64]
700a2436: 6ec9         	ldr	r1, [r1, #0x6c]
700a2438: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a243c: 4411         	add	r1, r2
700a243e: 9b08         	ldr	r3, [sp, #0x20]
700a2440: 46ec         	mov	r12, sp
700a2442: aa16         	add	r2, sp, #0x58
700a2444: f8cc 2000    	str.w	r2, [r12]
700a2448: 2200         	movs	r2, #0x0
700a244a: f011 f949    	bl	0x700b36e0 <CSL_bcdmaGetChanPeerReg> @ imm = #0x11292
700a244e: 980e         	ldr	r0, [sp, #0x38]
700a2450: b938         	cbnz	r0, 0x700a2462 <Udma_chDisableTxChan+0x242> @ imm = #0xe
700a2452: e7ff         	b	0x700a2454 <Udma_chDisableTxChan+0x234> @ imm = #-0x2
700a2454: 9916         	ldr	r1, [sp, #0x58]
700a2456: 2000         	movs	r0, #0x0
700a2458: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a245c: d101         	bne	0x700a2462 <Udma_chDisableTxChan+0x242> @ imm = #0x2
700a245e: e7ff         	b	0x700a2460 <Udma_chDisableTxChan+0x240> @ imm = #-0x2
700a2460: e036         	b	0x700a24d0 <Udma_chDisableTxChan+0x2b0> @ imm = #0x6c
700a2462: e023         	b	0x700a24ac <Udma_chDisableTxChan+0x28c> @ imm = #0x46
700a2464: 9814         	ldr	r0, [sp, #0x50]
700a2466: 6800         	ldr	r0, [r0]
700a2468: 2802         	cmp	r0, #0x2
700a246a: d11e         	bne	0x700a24aa <Udma_chDisableTxChan+0x28a> @ imm = #0x3c
700a246c: e7ff         	b	0x700a246e <Udma_chDisableTxChan+0x24e> @ imm = #-0x2
700a246e: 9814         	ldr	r0, [sp, #0x50]
700a2470: 3054         	adds	r0, #0x54
700a2472: 9919         	ldr	r1, [sp, #0x64]
700a2474: 6ec9         	ldr	r1, [r1, #0x6c]
700a2476: aa09         	add	r2, sp, #0x24
700a2478: f010 ffa2    	bl	0x700b33c0 <CSL_pktdmaGetTxRT> @ imm = #0x10f44
700a247c: 9814         	ldr	r0, [sp, #0x50]
700a247e: 3054         	adds	r0, #0x54
700a2480: 9919         	ldr	r1, [sp, #0x64]
700a2482: 6ec9         	ldr	r1, [r1, #0x6c]
700a2484: 9b08         	ldr	r3, [sp, #0x20]
700a2486: 46ec         	mov	r12, sp
700a2488: aa16         	add	r2, sp, #0x58
700a248a: f8cc 2000    	str.w	r2, [r12]
700a248e: 2200         	movs	r2, #0x0
700a2490: f011 ff16    	bl	0x700b42c0 <CSL_pktdmaGetChanPeerReg> @ imm = #0x11e2c
700a2494: 9809         	ldr	r0, [sp, #0x24]
700a2496: b938         	cbnz	r0, 0x700a24a8 <Udma_chDisableTxChan+0x288> @ imm = #0xe
700a2498: e7ff         	b	0x700a249a <Udma_chDisableTxChan+0x27a> @ imm = #-0x2
700a249a: 9916         	ldr	r1, [sp, #0x58]
700a249c: 2000         	movs	r0, #0x0
700a249e: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a24a2: d101         	bne	0x700a24a8 <Udma_chDisableTxChan+0x288> @ imm = #0x2
700a24a4: e7ff         	b	0x700a24a6 <Udma_chDisableTxChan+0x286> @ imm = #-0x2
700a24a6: e013         	b	0x700a24d0 <Udma_chDisableTxChan+0x2b0> @ imm = #0x26
700a24a8: e7ff         	b	0x700a24aa <Udma_chDisableTxChan+0x28a> @ imm = #-0x2
700a24aa: e7ff         	b	0x700a24ac <Udma_chDisableTxChan+0x28c> @ imm = #-0x2
700a24ac: 9815         	ldr	r0, [sp, #0x54]
700a24ae: 9918         	ldr	r1, [sp, #0x60]
700a24b0: 4288         	cmp	r0, r1
700a24b2: d904         	bls	0x700a24be <Udma_chDisableTxChan+0x29e> @ imm = #0x8
700a24b4: e7ff         	b	0x700a24b6 <Udma_chDisableTxChan+0x296> @ imm = #-0x2
700a24b6: f06f 0003    	mvn	r0, #0x3
700a24ba: 9017         	str	r0, [sp, #0x5c]
700a24bc: e007         	b	0x700a24ce <Udma_chDisableTxChan+0x2ae> @ imm = #0xe
700a24be: f44f 707a    	mov.w	r0, #0x3e8
700a24c2: f00e fdc5    	bl	0x700b1050 <ClockP_usleep> @ imm = #0xeb8a
700a24c6: 9815         	ldr	r0, [sp, #0x54]
700a24c8: 3001         	adds	r0, #0x1
700a24ca: 9015         	str	r0, [sp, #0x54]
700a24cc: e7ff         	b	0x700a24ce <Udma_chDisableTxChan+0x2ae> @ imm = #-0x2
700a24ce: e79a         	b	0x700a2406 <Udma_chDisableTxChan+0x1e6> @ imm = #-0xcc
700a24d0: e7ff         	b	0x700a24d2 <Udma_chDisableTxChan+0x2b2> @ imm = #-0x2
700a24d2: 9817         	ldr	r0, [sp, #0x5c]
700a24d4: 2800         	cmp	r0, #0x0
700a24d6: d150         	bne	0x700a257a <Udma_chDisableTxChan+0x35a> @ imm = #0xa0
700a24d8: e7ff         	b	0x700a24da <Udma_chDisableTxChan+0x2ba> @ imm = #-0x2
700a24da: 9814         	ldr	r0, [sp, #0x50]
700a24dc: 6800         	ldr	r0, [r0]
700a24de: 2801         	cmp	r0, #0x1
700a24e0: d126         	bne	0x700a2530 <Udma_chDisableTxChan+0x310> @ imm = #0x4c
700a24e2: e7ff         	b	0x700a24e4 <Udma_chDisableTxChan+0x2c4> @ imm = #-0x2
700a24e4: 2000         	movs	r0, #0x0
700a24e6: 9003         	str	r0, [sp, #0xc]
700a24e8: 900e         	str	r0, [sp, #0x38]
700a24ea: 900f         	str	r0, [sp, #0x3c]
700a24ec: 9012         	str	r0, [sp, #0x48]
700a24ee: 9816         	ldr	r0, [sp, #0x58]
700a24f0: f020 4080    	bic	r0, r0, #0x40000000
700a24f4: 9016         	str	r0, [sp, #0x58]
700a24f6: 9a14         	ldr	r2, [sp, #0x50]
700a24f8: f102 0008    	add.w	r0, r2, #0x8
700a24fc: 9919         	ldr	r1, [sp, #0x64]
700a24fe: 6ec9         	ldr	r1, [r1, #0x6c]
700a2500: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2504: 4411         	add	r1, r2
700a2506: aa0e         	add	r2, sp, #0x38
700a2508: f012 f82a    	bl	0x700b4560 <CSL_bcdmaSetTxRT> @ imm = #0x12054
700a250c: 9a03         	ldr	r2, [sp, #0xc]
700a250e: 9b14         	ldr	r3, [sp, #0x50]
700a2510: f103 0008    	add.w	r0, r3, #0x8
700a2514: 9919         	ldr	r1, [sp, #0x64]
700a2516: 6ec9         	ldr	r1, [r1, #0x6c]
700a2518: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a251c: 4419         	add	r1, r3
700a251e: 9b08         	ldr	r3, [sp, #0x20]
700a2520: 46ee         	mov	lr, sp
700a2522: f10d 0c58    	add.w	r12, sp, #0x58
700a2526: f8ce c000    	str.w	r12, [lr]
700a252a: f011 fb29    	bl	0x700b3b80 <CSL_bcdmaSetChanPeerReg> @ imm = #0x11652
700a252e: e023         	b	0x700a2578 <Udma_chDisableTxChan+0x358> @ imm = #0x46
700a2530: 9814         	ldr	r0, [sp, #0x50]
700a2532: 6800         	ldr	r0, [r0]
700a2534: 2802         	cmp	r0, #0x2
700a2536: d11e         	bne	0x700a2576 <Udma_chDisableTxChan+0x356> @ imm = #0x3c
700a2538: e7ff         	b	0x700a253a <Udma_chDisableTxChan+0x31a> @ imm = #-0x2
700a253a: 2000         	movs	r0, #0x0
700a253c: 9002         	str	r0, [sp, #0x8]
700a253e: 9009         	str	r0, [sp, #0x24]
700a2540: 900a         	str	r0, [sp, #0x28]
700a2542: 900d         	str	r0, [sp, #0x34]
700a2544: 9816         	ldr	r0, [sp, #0x58]
700a2546: f020 4080    	bic	r0, r0, #0x40000000
700a254a: 9016         	str	r0, [sp, #0x58]
700a254c: 9814         	ldr	r0, [sp, #0x50]
700a254e: 3054         	adds	r0, #0x54
700a2550: 9919         	ldr	r1, [sp, #0x64]
700a2552: 6ec9         	ldr	r1, [r1, #0x6c]
700a2554: aa09         	add	r2, sp, #0x24
700a2556: f011 fb73    	bl	0x700b3c40 <CSL_pktdmaSetTxRT> @ imm = #0x116e6
700a255a: 9a02         	ldr	r2, [sp, #0x8]
700a255c: 9814         	ldr	r0, [sp, #0x50]
700a255e: 3054         	adds	r0, #0x54
700a2560: 9919         	ldr	r1, [sp, #0x64]
700a2562: 6ec9         	ldr	r1, [r1, #0x6c]
700a2564: 9b08         	ldr	r3, [sp, #0x20]
700a2566: 46ee         	mov	lr, sp
700a2568: f10d 0c58    	add.w	r12, sp, #0x58
700a256c: f8ce c000    	str.w	r12, [lr]
700a2570: f011 febe    	bl	0x700b42f0 <CSL_pktdmaSetChanPeerReg> @ imm = #0x11d7c
700a2574: e7ff         	b	0x700a2576 <Udma_chDisableTxChan+0x356> @ imm = #-0x2
700a2576: e7ff         	b	0x700a2578 <Udma_chDisableTxChan+0x358> @ imm = #-0x2
700a2578: e7ff         	b	0x700a257a <Udma_chDisableTxChan+0x35a> @ imm = #-0x2
700a257a: 9817         	ldr	r0, [sp, #0x5c]
700a257c: b01a         	add	sp, #0x68
700a257e: bd80         	pop	{r7, pc}

700a2580 <Udma_eventConfig>:
700a2580: b580         	push	{r7, lr}
700a2582: b098         	sub	sp, #0x60
700a2584: 9017         	str	r0, [sp, #0x5c]
700a2586: 9116         	str	r1, [sp, #0x58]
700a2588: 2000         	movs	r0, #0x0
700a258a: 9001         	str	r0, [sp, #0x4]
700a258c: 9015         	str	r0, [sp, #0x54]
700a258e: 9916         	ldr	r1, [sp, #0x58]
700a2590: 3108         	adds	r1, #0x8
700a2592: 9110         	str	r1, [sp, #0x40]
700a2594: 9006         	str	r0, [sp, #0x18]
700a2596: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a259a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a259e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a25a2: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a25a6: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a25aa: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a25ae: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a25b2: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a25b6: 20ff         	movs	r0, #0xff
700a25b8: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a25bc: 9810         	ldr	r0, [sp, #0x40]
700a25be: 6800         	ldr	r0, [r0]
700a25c0: 2805         	cmp	r0, #0x5
700a25c2: d00a         	beq	0x700a25da <Udma_eventConfig+0x5a> @ imm = #0x14
700a25c4: e7ff         	b	0x700a25c6 <Udma_eventConfig+0x46> @ imm = #-0x2
700a25c6: 9806         	ldr	r0, [sp, #0x18]
700a25c8: f040 0010    	orr	r0, r0, #0x10
700a25cc: 9006         	str	r0, [sp, #0x18]
700a25ce: 9816         	ldr	r0, [sp, #0x58]
700a25d0: f010 fe7e    	bl	0x700b32d0 <Udma_eventGetId> @ imm = #0x10cfc
700a25d4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a25d8: e7ff         	b	0x700a25da <Udma_eventConfig+0x5a> @ imm = #-0x2
700a25da: 9816         	ldr	r0, [sp, #0x58]
700a25dc: 6d80         	ldr	r0, [r0, #0x58]
700a25de: f510 3f80    	cmn.w	r0, #0x10000
700a25e2: d012         	beq	0x700a260a <Udma_eventConfig+0x8a> @ imm = #0x24
700a25e4: e7ff         	b	0x700a25e6 <Udma_eventConfig+0x66> @ imm = #-0x2
700a25e6: 9806         	ldr	r0, [sp, #0x18]
700a25e8: f040 0001    	orr	r0, r0, #0x1
700a25ec: 9006         	str	r0, [sp, #0x18]
700a25ee: 9806         	ldr	r0, [sp, #0x18]
700a25f0: f040 0002    	orr	r0, r0, #0x2
700a25f4: 9006         	str	r0, [sp, #0x18]
700a25f6: 9817         	ldr	r0, [sp, #0x5c]
700a25f8: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a25fc: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a2600: 9816         	ldr	r0, [sp, #0x58]
700a2602: 6d80         	ldr	r0, [r0, #0x58]
700a2604: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a2608: e7ff         	b	0x700a260a <Udma_eventConfig+0x8a> @ imm = #-0x2
700a260a: 9816         	ldr	r0, [sp, #0x58]
700a260c: 6980         	ldr	r0, [r0, #0x18]
700a260e: b128         	cbz	r0, 0x700a261c <Udma_eventConfig+0x9c> @ imm = #0xa
700a2610: e7ff         	b	0x700a2612 <Udma_eventConfig+0x92> @ imm = #-0x2
700a2612: 9816         	ldr	r0, [sp, #0x58]
700a2614: 6980         	ldr	r0, [r0, #0x18]
700a2616: 6cc0         	ldr	r0, [r0, #0x4c]
700a2618: 9014         	str	r0, [sp, #0x50]
700a261a: e003         	b	0x700a2624 <Udma_eventConfig+0xa4> @ imm = #0x6
700a261c: 9816         	ldr	r0, [sp, #0x58]
700a261e: 6cc0         	ldr	r0, [r0, #0x4c]
700a2620: 9014         	str	r0, [sp, #0x50]
700a2622: e7ff         	b	0x700a2624 <Udma_eventConfig+0xa4> @ imm = #-0x2
700a2624: 9806         	ldr	r0, [sp, #0x18]
700a2626: f040 0004    	orr	r0, r0, #0x4
700a262a: 9006         	str	r0, [sp, #0x18]
700a262c: 9806         	ldr	r0, [sp, #0x18]
700a262e: f040 0008    	orr	r0, r0, #0x8
700a2632: 9006         	str	r0, [sp, #0x18]
700a2634: 9817         	ldr	r0, [sp, #0x5c]
700a2636: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a263a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a263e: 9814         	ldr	r0, [sp, #0x50]
700a2640: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a2644: 9816         	ldr	r0, [sp, #0x58]
700a2646: 6d00         	ldr	r0, [r0, #0x50]
700a2648: f64f 71ff    	movw	r1, #0xffff
700a264c: 4288         	cmp	r0, r1
700a264e: d009         	beq	0x700a2664 <Udma_eventConfig+0xe4> @ imm = #0x12
700a2650: e7ff         	b	0x700a2652 <Udma_eventConfig+0xd2> @ imm = #-0x2
700a2652: 9806         	ldr	r0, [sp, #0x18]
700a2654: f040 0020    	orr	r0, r0, #0x20
700a2658: 9006         	str	r0, [sp, #0x18]
700a265a: 9816         	ldr	r0, [sp, #0x58]
700a265c: 6d00         	ldr	r0, [r0, #0x50]
700a265e: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a2662: e7ff         	b	0x700a2664 <Udma_eventConfig+0xe4> @ imm = #-0x2
700a2664: 9810         	ldr	r0, [sp, #0x40]
700a2666: 6800         	ldr	r0, [r0]
700a2668: 2801         	cmp	r0, #0x1
700a266a: d00a         	beq	0x700a2682 <Udma_eventConfig+0x102> @ imm = #0x14
700a266c: e7ff         	b	0x700a266e <Udma_eventConfig+0xee> @ imm = #-0x2
700a266e: 9810         	ldr	r0, [sp, #0x40]
700a2670: 6800         	ldr	r0, [r0]
700a2672: 2802         	cmp	r0, #0x2
700a2674: d005         	beq	0x700a2682 <Udma_eventConfig+0x102> @ imm = #0xa
700a2676: e7ff         	b	0x700a2678 <Udma_eventConfig+0xf8> @ imm = #-0x2
700a2678: 9810         	ldr	r0, [sp, #0x40]
700a267a: 6800         	ldr	r0, [r0]
700a267c: 2806         	cmp	r0, #0x6
700a267e: d14d         	bne	0x700a271c <Udma_eventConfig+0x19c> @ imm = #0x9a
700a2680: e7ff         	b	0x700a2682 <Udma_eventConfig+0x102> @ imm = #-0x2
700a2682: 9810         	ldr	r0, [sp, #0x40]
700a2684: 6880         	ldr	r0, [r0, #0x8]
700a2686: 9012         	str	r0, [sp, #0x48]
700a2688: 9817         	ldr	r0, [sp, #0x5c]
700a268a: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a268e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2692: 9810         	ldr	r0, [sp, #0x40]
700a2694: 6800         	ldr	r0, [r0]
700a2696: 2801         	cmp	r0, #0x1
700a2698: d005         	beq	0x700a26a6 <Udma_eventConfig+0x126> @ imm = #0xa
700a269a: e7ff         	b	0x700a269c <Udma_eventConfig+0x11c> @ imm = #-0x2
700a269c: 9810         	ldr	r0, [sp, #0x40]
700a269e: 6800         	ldr	r0, [r0]
700a26a0: 2806         	cmp	r0, #0x6
700a26a2: d12e         	bne	0x700a2702 <Udma_eventConfig+0x182> @ imm = #0x5c
700a26a4: e7ff         	b	0x700a26a6 <Udma_eventConfig+0x126> @ imm = #-0x2
700a26a6: 9812         	ldr	r0, [sp, #0x48]
700a26a8: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a26ac: 8880         	ldrh	r0, [r0, #0x4]
700a26ae: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a26b2: 9812         	ldr	r0, [sp, #0x48]
700a26b4: 7800         	ldrb	r0, [r0]
700a26b6: 0740         	lsls	r0, r0, #0x1d
700a26b8: 2800         	cmp	r0, #0x0
700a26ba: d509         	bpl	0x700a26d0 <Udma_eventConfig+0x150> @ imm = #0x12
700a26bc: e7ff         	b	0x700a26be <Udma_eventConfig+0x13e> @ imm = #-0x2
700a26be: 9817         	ldr	r0, [sp, #0x5c]
700a26c0: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a26c4: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a26c8: 4408         	add	r0, r1
700a26ca: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a26ce: e017         	b	0x700a2700 <Udma_eventConfig+0x180> @ imm = #0x2e
700a26d0: 9812         	ldr	r0, [sp, #0x48]
700a26d2: 7800         	ldrb	r0, [r0]
700a26d4: 07c0         	lsls	r0, r0, #0x1f
700a26d6: b148         	cbz	r0, 0x700a26ec <Udma_eventConfig+0x16c> @ imm = #0x12
700a26d8: e7ff         	b	0x700a26da <Udma_eventConfig+0x15a> @ imm = #-0x2
700a26da: 9817         	ldr	r0, [sp, #0x5c]
700a26dc: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a26e0: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a26e4: 4408         	add	r0, r1
700a26e6: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a26ea: e008         	b	0x700a26fe <Udma_eventConfig+0x17e> @ imm = #0x10
700a26ec: 9817         	ldr	r0, [sp, #0x5c]
700a26ee: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a26f2: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a26f6: 4408         	add	r0, r1
700a26f8: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a26fc: e7ff         	b	0x700a26fe <Udma_eventConfig+0x17e> @ imm = #-0x2
700a26fe: e7ff         	b	0x700a2700 <Udma_eventConfig+0x180> @ imm = #-0x2
700a2700: e00b         	b	0x700a271a <Udma_eventConfig+0x19a> @ imm = #0x16
700a2702: 9812         	ldr	r0, [sp, #0x48]
700a2704: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a2708: 8880         	ldrh	r0, [r0, #0x4]
700a270a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a270e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2712: 3014         	adds	r0, #0x14
700a2714: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2718: e7ff         	b	0x700a271a <Udma_eventConfig+0x19a> @ imm = #-0x2
700a271a: e7ff         	b	0x700a271c <Udma_eventConfig+0x19c> @ imm = #-0x2
700a271c: 9810         	ldr	r0, [sp, #0x40]
700a271e: 6800         	ldr	r0, [r0]
700a2720: 2803         	cmp	r0, #0x3
700a2722: d156         	bne	0x700a27d2 <Udma_eventConfig+0x252> @ imm = #0xac
700a2724: e7ff         	b	0x700a2726 <Udma_eventConfig+0x1a6> @ imm = #-0x2
700a2726: 9817         	ldr	r0, [sp, #0x5c]
700a2728: 6800         	ldr	r0, [r0]
700a272a: 2802         	cmp	r0, #0x2
700a272c: d104         	bne	0x700a2738 <Udma_eventConfig+0x1b8> @ imm = #0x8
700a272e: e7ff         	b	0x700a2730 <Udma_eventConfig+0x1b0> @ imm = #-0x2
700a2730: f04f 30ff    	mov.w	r0, #0xffffffff
700a2734: 9015         	str	r0, [sp, #0x54]
700a2736: e04b         	b	0x700a27d0 <Udma_eventConfig+0x250> @ imm = #0x96
700a2738: 9810         	ldr	r0, [sp, #0x40]
700a273a: 6880         	ldr	r0, [r0, #0x8]
700a273c: 9012         	str	r0, [sp, #0x48]
700a273e: 9817         	ldr	r0, [sp, #0x5c]
700a2740: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a2744: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2748: 9812         	ldr	r0, [sp, #0x48]
700a274a: 7800         	ldrb	r0, [r0]
700a274c: 0740         	lsls	r0, r0, #0x1d
700a274e: 2800         	cmp	r0, #0x0
700a2750: d50d         	bpl	0x700a276e <Udma_eventConfig+0x1ee> @ imm = #0x1a
700a2752: e7ff         	b	0x700a2754 <Udma_eventConfig+0x1d4> @ imm = #-0x2
700a2754: 9812         	ldr	r0, [sp, #0x48]
700a2756: 6ec0         	ldr	r0, [r0, #0x6c]
700a2758: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a275c: 9817         	ldr	r0, [sp, #0x5c]
700a275e: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a2762: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2766: 4408         	add	r0, r1
700a2768: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a276c: e02f         	b	0x700a27ce <Udma_eventConfig+0x24e> @ imm = #0x5e
700a276e: 9812         	ldr	r0, [sp, #0x48]
700a2770: 7800         	ldrb	r0, [r0]
700a2772: 0780         	lsls	r0, r0, #0x1e
700a2774: 2800         	cmp	r0, #0x0
700a2776: d50d         	bpl	0x700a2794 <Udma_eventConfig+0x214> @ imm = #0x1a
700a2778: e7ff         	b	0x700a277a <Udma_eventConfig+0x1fa> @ imm = #-0x2
700a277a: 9812         	ldr	r0, [sp, #0x48]
700a277c: 6f00         	ldr	r0, [r0, #0x70]
700a277e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2782: 9817         	ldr	r0, [sp, #0x5c]
700a2784: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a2788: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a278c: 4408         	add	r0, r1
700a278e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2792: e01b         	b	0x700a27cc <Udma_eventConfig+0x24c> @ imm = #0x36
700a2794: 9812         	ldr	r0, [sp, #0x48]
700a2796: 7800         	ldrb	r0, [r0]
700a2798: 07c0         	lsls	r0, r0, #0x1f
700a279a: b168         	cbz	r0, 0x700a27b8 <Udma_eventConfig+0x238> @ imm = #0x1a
700a279c: e7ff         	b	0x700a279e <Udma_eventConfig+0x21e> @ imm = #-0x2
700a279e: 9812         	ldr	r0, [sp, #0x48]
700a27a0: 6ec0         	ldr	r0, [r0, #0x6c]
700a27a2: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a27a6: 9817         	ldr	r0, [sp, #0x5c]
700a27a8: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a27ac: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a27b0: 4408         	add	r0, r1
700a27b2: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a27b6: e008         	b	0x700a27ca <Udma_eventConfig+0x24a> @ imm = #0x10
700a27b8: 9817         	ldr	r0, [sp, #0x5c]
700a27ba: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a27be: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a27c2: 2000         	movs	r0, #0x0
700a27c4: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a27c8: e7ff         	b	0x700a27ca <Udma_eventConfig+0x24a> @ imm = #-0x2
700a27ca: e7ff         	b	0x700a27cc <Udma_eventConfig+0x24c> @ imm = #-0x2
700a27cc: e7ff         	b	0x700a27ce <Udma_eventConfig+0x24e> @ imm = #-0x2
700a27ce: e7ff         	b	0x700a27d0 <Udma_eventConfig+0x250> @ imm = #-0x2
700a27d0: e7ff         	b	0x700a27d2 <Udma_eventConfig+0x252> @ imm = #-0x2
700a27d2: 9810         	ldr	r0, [sp, #0x40]
700a27d4: 6800         	ldr	r0, [r0]
700a27d6: 2804         	cmp	r0, #0x4
700a27d8: d130         	bne	0x700a283c <Udma_eventConfig+0x2bc> @ imm = #0x60
700a27da: e7ff         	b	0x700a27dc <Udma_eventConfig+0x25c> @ imm = #-0x2
700a27dc: 9810         	ldr	r0, [sp, #0x40]
700a27de: 68c0         	ldr	r0, [r0, #0xc]
700a27e0: 9011         	str	r0, [sp, #0x44]
700a27e2: 9817         	ldr	r0, [sp, #0x5c]
700a27e4: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a27e8: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a27ec: 9811         	ldr	r0, [sp, #0x44]
700a27ee: 8880         	ldrh	r0, [r0, #0x4]
700a27f0: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a27f4: 9817         	ldr	r0, [sp, #0x5c]
700a27f6: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a27fa: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a27fe: 4408         	add	r0, r1
700a2800: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2804: 9811         	ldr	r0, [sp, #0x44]
700a2806: 6dc0         	ldr	r0, [r0, #0x5c]
700a2808: 2804         	cmp	r0, #0x4
700a280a: d316         	blo	0x700a283a <Udma_eventConfig+0x2ba> @ imm = #0x2c
700a280c: e7ff         	b	0x700a280e <Udma_eventConfig+0x28e> @ imm = #-0x2
700a280e: 9811         	ldr	r0, [sp, #0x44]
700a2810: 6dc0         	ldr	r0, [r0, #0x5c]
700a2812: 2807         	cmp	r0, #0x7
700a2814: d811         	bhi	0x700a283a <Udma_eventConfig+0x2ba> @ imm = #0x22
700a2816: e7ff         	b	0x700a2818 <Udma_eventConfig+0x298> @ imm = #-0x2
700a2818: 9817         	ldr	r0, [sp, #0x5c]
700a281a: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a281e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2822: 1a40         	subs	r0, r0, r1
700a2824: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2828: 9817         	ldr	r0, [sp, #0x5c]
700a282a: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a282e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2832: 4408         	add	r0, r1
700a2834: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2838: e7ff         	b	0x700a283a <Udma_eventConfig+0x2ba> @ imm = #-0x2
700a283a: e7ff         	b	0x700a283c <Udma_eventConfig+0x2bc> @ imm = #-0x2
700a283c: 9815         	ldr	r0, [sp, #0x54]
700a283e: b9d8         	cbnz	r0, 0x700a2878 <Udma_eventConfig+0x2f8> @ imm = #0x36
700a2840: e7ff         	b	0x700a2842 <Udma_eventConfig+0x2c2> @ imm = #-0x2
700a2842: 9817         	ldr	r0, [sp, #0x5c]
700a2844: 9916         	ldr	r1, [sp, #0x58]
700a2846: f011 ff93    	bl	0x700b4770 <Udma_eventProgramSteering> @ imm = #0x11f26
700a284a: 9817         	ldr	r0, [sp, #0x5c]
700a284c: 6800         	ldr	r0, [r0]
700a284e: b130         	cbz	r0, 0x700a285e <Udma_eventConfig+0x2de> @ imm = #0xc
700a2850: e7ff         	b	0x700a2852 <Udma_eventConfig+0x2d2> @ imm = #-0x2
700a2852: 9810         	ldr	r0, [sp, #0x40]
700a2854: 6800         	ldr	r0, [r0]
700a2856: 2805         	cmp	r0, #0x5
700a2858: d101         	bne	0x700a285e <Udma_eventConfig+0x2de> @ imm = #0x2
700a285a: e7ff         	b	0x700a285c <Udma_eventConfig+0x2dc> @ imm = #-0x2
700a285c: e00b         	b	0x700a2876 <Udma_eventConfig+0x2f6> @ imm = #0x16
700a285e: a804         	add	r0, sp, #0x10
700a2860: a902         	add	r1, sp, #0x8
700a2862: f04f 32ff    	mov.w	r2, #0xffffffff
700a2866: f012 fb73    	bl	0x700b4f50 <Sciclient_rmIrqSet> @ imm = #0x126e6
700a286a: 9015         	str	r0, [sp, #0x54]
700a286c: 9815         	ldr	r0, [sp, #0x54]
700a286e: b108         	cbz	r0, 0x700a2874 <Udma_eventConfig+0x2f4> @ imm = #0x2
700a2870: e7ff         	b	0x700a2872 <Udma_eventConfig+0x2f2> @ imm = #-0x2
700a2872: e7ff         	b	0x700a2874 <Udma_eventConfig+0x2f4> @ imm = #-0x2
700a2874: e7ff         	b	0x700a2876 <Udma_eventConfig+0x2f6> @ imm = #-0x2
700a2876: e7ff         	b	0x700a2878 <Udma_eventConfig+0x2f8> @ imm = #-0x2
700a2878: 9815         	ldr	r0, [sp, #0x54]
700a287a: bb58         	cbnz	r0, 0x700a28d4 <Udma_eventConfig+0x354> @ imm = #0x56
700a287c: e7ff         	b	0x700a287e <Udma_eventConfig+0x2fe> @ imm = #-0x2
700a287e: 9816         	ldr	r0, [sp, #0x58]
700a2880: 6d80         	ldr	r0, [r0, #0x58]
700a2882: f510 3f80    	cmn.w	r0, #0x10000
700a2886: d024         	beq	0x700a28d2 <Udma_eventConfig+0x352> @ imm = #0x48
700a2888: e7ff         	b	0x700a288a <Udma_eventConfig+0x30a> @ imm = #-0x2
700a288a: 9816         	ldr	r0, [sp, #0x58]
700a288c: 6d80         	ldr	r0, [r0, #0x58]
700a288e: 9013         	str	r0, [sp, #0x4c]
700a2890: a80b         	add	r0, sp, #0x2c
700a2892: 9000         	str	r0, [sp]
700a2894: f012 ff5c    	bl	0x700b5750 <HwiP_Params_init> @ imm = #0x12eb8
700a2898: 9900         	ldr	r1, [sp]
700a289a: 9813         	ldr	r0, [sp, #0x4c]
700a289c: 900b         	str	r0, [sp, #0x2c]
700a289e: f24c 2041    	movw	r0, #0xc241
700a28a2: f2c7 000a    	movt	r0, #0x700a
700a28a6: 900c         	str	r0, [sp, #0x30]
700a28a8: 9816         	ldr	r0, [sp, #0x58]
700a28aa: 900d         	str	r0, [sp, #0x34]
700a28ac: 9816         	ldr	r0, [sp, #0x58]
700a28ae: 6a00         	ldr	r0, [r0, #0x20]
700a28b0: f88d 003a    	strb.w	r0, [sp, #0x3a]
700a28b4: 9816         	ldr	r0, [sp, #0x58]
700a28b6: 3068         	adds	r0, #0x68
700a28b8: f012 ff62    	bl	0x700b5780 <HwiP_construct> @ imm = #0x12ec4
700a28bc: 9015         	str	r0, [sp, #0x54]
700a28be: 9815         	ldr	r0, [sp, #0x54]
700a28c0: b108         	cbz	r0, 0x700a28c6 <Udma_eventConfig+0x346> @ imm = #0x2
700a28c2: e7ff         	b	0x700a28c4 <Udma_eventConfig+0x344> @ imm = #-0x2
700a28c4: e004         	b	0x700a28d0 <Udma_eventConfig+0x350> @ imm = #0x8
700a28c6: 9916         	ldr	r1, [sp, #0x58]
700a28c8: f101 0068    	add.w	r0, r1, #0x68
700a28cc: 6648         	str	r0, [r1, #0x64]
700a28ce: e7ff         	b	0x700a28d0 <Udma_eventConfig+0x350> @ imm = #-0x2
700a28d0: e7ff         	b	0x700a28d2 <Udma_eventConfig+0x352> @ imm = #-0x2
700a28d2: e7ff         	b	0x700a28d4 <Udma_eventConfig+0x354> @ imm = #-0x2
700a28d4: 9815         	ldr	r0, [sp, #0x54]
700a28d6: b018         	add	sp, #0x60
700a28d8: bd80         	pop	{r7, pc}
700a28da: 0000         	movs	r0, r0
700a28dc: 0000         	movs	r0, r0
700a28de: 0000         	movs	r0, r0

700a28e0 <_tx_mutex_put>:
700a28e0: b580         	push	{r7, lr}
700a28e2: b092         	sub	sp, #0x48
700a28e4: 9011         	str	r0, [sp, #0x44]
700a28e6: 2020         	movs	r0, #0x20
700a28e8: 900c         	str	r0, [sp, #0x30]
700a28ea: f000 eb1c    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #0x638
700a28ee: 9010         	str	r0, [sp, #0x40]
700a28f0: 9811         	ldr	r0, [sp, #0x44]
700a28f2: 6880         	ldr	r0, [r0, #0x8]
700a28f4: 2800         	cmp	r0, #0x0
700a28f6: f000 8188    	beq.w	0x700a2c0a <_tx_mutex_put+0x32a> @ imm = #0x310
700a28fa: e7ff         	b	0x700a28fc <_tx_mutex_put+0x1c> @ imm = #-0x2
700a28fc: 9811         	ldr	r0, [sp, #0x44]
700a28fe: 68c0         	ldr	r0, [r0, #0xc]
700a2900: 900f         	str	r0, [sp, #0x3c]
700a2902: f64a 2034    	movw	r0, #0xaa34
700a2906: f2c7 0008    	movt	r0, #0x7008
700a290a: 6800         	ldr	r0, [r0]
700a290c: 9007         	str	r0, [sp, #0x1c]
700a290e: 9811         	ldr	r0, [sp, #0x44]
700a2910: 68c0         	ldr	r0, [r0, #0xc]
700a2912: 9907         	ldr	r1, [sp, #0x1c]
700a2914: 4288         	cmp	r0, r1
700a2916: d00e         	beq	0x700a2936 <_tx_mutex_put+0x56> @ imm = #0x1c
700a2918: e7ff         	b	0x700a291a <_tx_mutex_put+0x3a> @ imm = #-0x2
700a291a: f64a 2044    	movw	r0, #0xaa44
700a291e: f2c7 0008    	movt	r0, #0x7008
700a2922: 6800         	ldr	r0, [r0]
700a2924: b930         	cbnz	r0, 0x700a2934 <_tx_mutex_put+0x54> @ imm = #0xc
700a2926: e7ff         	b	0x700a2928 <_tx_mutex_put+0x48> @ imm = #-0x2
700a2928: 9810         	ldr	r0, [sp, #0x40]
700a292a: f000 ec7c    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x8f8
700a292e: 201e         	movs	r0, #0x1e
700a2930: 900c         	str	r0, [sp, #0x30]
700a2932: e7ff         	b	0x700a2934 <_tx_mutex_put+0x54> @ imm = #-0x2
700a2934: e7ff         	b	0x700a2936 <_tx_mutex_put+0x56> @ imm = #-0x2
700a2936: 980c         	ldr	r0, [sp, #0x30]
700a2938: 2820         	cmp	r0, #0x20
700a293a: f040 8165    	bne.w	0x700a2c08 <_tx_mutex_put+0x328> @ imm = #0x2ca
700a293e: e7ff         	b	0x700a2940 <_tx_mutex_put+0x60> @ imm = #-0x2
700a2940: 9911         	ldr	r1, [sp, #0x44]
700a2942: 6888         	ldr	r0, [r1, #0x8]
700a2944: 3801         	subs	r0, #0x1
700a2946: 6088         	str	r0, [r1, #0x8]
700a2948: 9811         	ldr	r0, [sp, #0x44]
700a294a: 6880         	ldr	r0, [r0, #0x8]
700a294c: b130         	cbz	r0, 0x700a295c <_tx_mutex_put+0x7c> @ imm = #0xc
700a294e: e7ff         	b	0x700a2950 <_tx_mutex_put+0x70> @ imm = #-0x2
700a2950: 9810         	ldr	r0, [sp, #0x40]
700a2952: f000 ec68    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x8d0
700a2956: 2000         	movs	r0, #0x0
700a2958: 900c         	str	r0, [sp, #0x30]
700a295a: e154         	b	0x700a2c06 <_tx_mutex_put+0x326> @ imm = #0x2a8
700a295c: 980f         	ldr	r0, [sp, #0x3c]
700a295e: b930         	cbnz	r0, 0x700a296e <_tx_mutex_put+0x8e> @ imm = #0xc
700a2960: e7ff         	b	0x700a2962 <_tx_mutex_put+0x82> @ imm = #-0x2
700a2962: 9810         	ldr	r0, [sp, #0x40]
700a2964: f000 ec5e    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x8bc
700a2968: 2000         	movs	r0, #0x0
700a296a: 900c         	str	r0, [sp, #0x30]
700a296c: e14a         	b	0x700a2c04 <_tx_mutex_put+0x324> @ imm = #0x294
700a296e: 990f         	ldr	r1, [sp, #0x3c]
700a2970: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a2974: 3801         	subs	r0, #0x1
700a2976: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a297a: 980f         	ldr	r0, [sp, #0x3c]
700a297c: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a2980: b928         	cbnz	r0, 0x700a298e <_tx_mutex_put+0xae> @ imm = #0xa
700a2982: e7ff         	b	0x700a2984 <_tx_mutex_put+0xa4> @ imm = #-0x2
700a2984: 990f         	ldr	r1, [sp, #0x3c]
700a2986: 2000         	movs	r0, #0x0
700a2988: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a298c: e018         	b	0x700a29c0 <_tx_mutex_put+0xe0> @ imm = #0x30
700a298e: 9811         	ldr	r0, [sp, #0x44]
700a2990: 6ac0         	ldr	r0, [r0, #0x2c]
700a2992: 900b         	str	r0, [sp, #0x2c]
700a2994: 9811         	ldr	r0, [sp, #0x44]
700a2996: 6b00         	ldr	r0, [r0, #0x30]
700a2998: 900a         	str	r0, [sp, #0x28]
700a299a: 980a         	ldr	r0, [sp, #0x28]
700a299c: 990b         	ldr	r1, [sp, #0x2c]
700a299e: 6308         	str	r0, [r1, #0x30]
700a29a0: 980b         	ldr	r0, [sp, #0x2c]
700a29a2: 990a         	ldr	r1, [sp, #0x28]
700a29a4: 62c8         	str	r0, [r1, #0x2c]
700a29a6: 980f         	ldr	r0, [sp, #0x3c]
700a29a8: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a29ac: 9911         	ldr	r1, [sp, #0x44]
700a29ae: 4288         	cmp	r0, r1
700a29b0: d105         	bne	0x700a29be <_tx_mutex_put+0xde> @ imm = #0xa
700a29b2: e7ff         	b	0x700a29b4 <_tx_mutex_put+0xd4> @ imm = #-0x2
700a29b4: 980b         	ldr	r0, [sp, #0x2c]
700a29b6: 990f         	ldr	r1, [sp, #0x3c]
700a29b8: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a29bc: e7ff         	b	0x700a29be <_tx_mutex_put+0xde> @ imm = #-0x2
700a29be: e7ff         	b	0x700a29c0 <_tx_mutex_put+0xe0> @ imm = #-0x2
700a29c0: 9811         	ldr	r0, [sp, #0x44]
700a29c2: 6980         	ldr	r0, [r0, #0x18]
700a29c4: b978         	cbnz	r0, 0x700a29e6 <_tx_mutex_put+0x106> @ imm = #0x1e
700a29c6: e7ff         	b	0x700a29c8 <_tx_mutex_put+0xe8> @ imm = #-0x2
700a29c8: 9811         	ldr	r0, [sp, #0x44]
700a29ca: 6900         	ldr	r0, [r0, #0x10]
700a29cc: b950         	cbnz	r0, 0x700a29e4 <_tx_mutex_put+0x104> @ imm = #0x14
700a29ce: e7ff         	b	0x700a29d0 <_tx_mutex_put+0xf0> @ imm = #-0x2
700a29d0: 9911         	ldr	r1, [sp, #0x44]
700a29d2: 2000         	movs	r0, #0x0
700a29d4: 9002         	str	r0, [sp, #0x8]
700a29d6: 60c8         	str	r0, [r1, #0xc]
700a29d8: 9810         	ldr	r0, [sp, #0x40]
700a29da: f000 ec24    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x848
700a29de: 9802         	ldr	r0, [sp, #0x8]
700a29e0: 900c         	str	r0, [sp, #0x30]
700a29e2: e7ff         	b	0x700a29e4 <_tx_mutex_put+0x104> @ imm = #-0x2
700a29e4: e7ff         	b	0x700a29e6 <_tx_mutex_put+0x106> @ imm = #-0x2
700a29e6: 980c         	ldr	r0, [sp, #0x30]
700a29e8: 2820         	cmp	r0, #0x20
700a29ea: f040 810a    	bne.w	0x700a2c02 <_tx_mutex_put+0x322> @ imm = #0x214
700a29ee: e7ff         	b	0x700a29f0 <_tx_mutex_put+0x110> @ imm = #-0x2
700a29f0: 2000         	movs	r0, #0x0
700a29f2: 900e         	str	r0, [sp, #0x38]
700a29f4: 980f         	ldr	r0, [sp, #0x3c]
700a29f6: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700a29fa: 900d         	str	r0, [sp, #0x34]
700a29fc: 9811         	ldr	r0, [sp, #0x44]
700a29fe: 6900         	ldr	r0, [r0, #0x10]
700a2a00: 2801         	cmp	r0, #0x1
700a2a02: d135         	bne	0x700a2a70 <_tx_mutex_put+0x190> @ imm = #0x6a
700a2a04: e7ff         	b	0x700a2a06 <_tx_mutex_put+0x126> @ imm = #-0x2
700a2a06: 2020         	movs	r0, #0x20
700a2a08: 9003         	str	r0, [sp, #0xc]
700a2a0a: 980f         	ldr	r0, [sp, #0x3c]
700a2a0c: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a2a10: 900b         	str	r0, [sp, #0x2c]
700a2a12: e7ff         	b	0x700a2a14 <_tx_mutex_put+0x134> @ imm = #-0x2
700a2a14: 980b         	ldr	r0, [sp, #0x2c]
700a2a16: b1f0         	cbz	r0, 0x700a2a56 <_tx_mutex_put+0x176> @ imm = #0x3c
700a2a18: e7ff         	b	0x700a2a1a <_tx_mutex_put+0x13a> @ imm = #-0x2
700a2a1a: 980b         	ldr	r0, [sp, #0x2c]
700a2a1c: 6900         	ldr	r0, [r0, #0x10]
700a2a1e: 2801         	cmp	r0, #0x1
700a2a20: d10b         	bne	0x700a2a3a <_tx_mutex_put+0x15a> @ imm = #0x16
700a2a22: e7ff         	b	0x700a2a24 <_tx_mutex_put+0x144> @ imm = #-0x2
700a2a24: 980b         	ldr	r0, [sp, #0x2c]
700a2a26: 6a80         	ldr	r0, [r0, #0x28]
700a2a28: 9903         	ldr	r1, [sp, #0xc]
700a2a2a: 4288         	cmp	r0, r1
700a2a2c: d204         	bhs	0x700a2a38 <_tx_mutex_put+0x158> @ imm = #0x8
700a2a2e: e7ff         	b	0x700a2a30 <_tx_mutex_put+0x150> @ imm = #-0x2
700a2a30: 980b         	ldr	r0, [sp, #0x2c]
700a2a32: 6a80         	ldr	r0, [r0, #0x28]
700a2a34: 9003         	str	r0, [sp, #0xc]
700a2a36: e7ff         	b	0x700a2a38 <_tx_mutex_put+0x158> @ imm = #-0x2
700a2a38: e7ff         	b	0x700a2a3a <_tx_mutex_put+0x15a> @ imm = #-0x2
700a2a3a: 980b         	ldr	r0, [sp, #0x2c]
700a2a3c: 6ac0         	ldr	r0, [r0, #0x2c]
700a2a3e: 900b         	str	r0, [sp, #0x2c]
700a2a40: 980b         	ldr	r0, [sp, #0x2c]
700a2a42: 990f         	ldr	r1, [sp, #0x3c]
700a2a44: f8d1 10a8    	ldr.w	r1, [r1, #0xa8]
700a2a48: 4288         	cmp	r0, r1
700a2a4a: d103         	bne	0x700a2a54 <_tx_mutex_put+0x174> @ imm = #0x6
700a2a4c: e7ff         	b	0x700a2a4e <_tx_mutex_put+0x16e> @ imm = #-0x2
700a2a4e: 2000         	movs	r0, #0x0
700a2a50: 900b         	str	r0, [sp, #0x2c]
700a2a52: e7ff         	b	0x700a2a54 <_tx_mutex_put+0x174> @ imm = #-0x2
700a2a54: e7de         	b	0x700a2a14 <_tx_mutex_put+0x134> @ imm = #-0x44
700a2a56: 9803         	ldr	r0, [sp, #0xc]
700a2a58: 990f         	ldr	r1, [sp, #0x3c]
700a2a5a: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a2a5e: 9803         	ldr	r0, [sp, #0xc]
700a2a60: 990d         	ldr	r1, [sp, #0x34]
700a2a62: 4288         	cmp	r0, r1
700a2a64: d203         	bhs	0x700a2a6e <_tx_mutex_put+0x18e> @ imm = #0x6
700a2a66: e7ff         	b	0x700a2a68 <_tx_mutex_put+0x188> @ imm = #-0x2
700a2a68: 9803         	ldr	r0, [sp, #0xc]
700a2a6a: 900d         	str	r0, [sp, #0x34]
700a2a6c: e7ff         	b	0x700a2a6e <_tx_mutex_put+0x18e> @ imm = #-0x2
700a2a6e: e7ff         	b	0x700a2a70 <_tx_mutex_put+0x190> @ imm = #-0x2
700a2a70: 9811         	ldr	r0, [sp, #0x44]
700a2a72: 69c0         	ldr	r0, [r0, #0x1c]
700a2a74: 2802         	cmp	r0, #0x2
700a2a76: d30a         	blo	0x700a2a8e <_tx_mutex_put+0x1ae> @ imm = #0x14
700a2a78: e7ff         	b	0x700a2a7a <_tx_mutex_put+0x19a> @ imm = #-0x2
700a2a7a: 9811         	ldr	r0, [sp, #0x44]
700a2a7c: 6900         	ldr	r0, [r0, #0x10]
700a2a7e: 2801         	cmp	r0, #0x1
700a2a80: d104         	bne	0x700a2a8c <_tx_mutex_put+0x1ac> @ imm = #0x8
700a2a82: e7ff         	b	0x700a2a84 <_tx_mutex_put+0x1a4> @ imm = #-0x2
700a2a84: 9811         	ldr	r0, [sp, #0x44]
700a2a86: f005 fcf3    	bl	0x700a8470 <_tx_mutex_prioritize> @ imm = #0x59e6
700a2a8a: e7ff         	b	0x700a2a8c <_tx_mutex_put+0x1ac> @ imm = #-0x2
700a2a8c: e7ff         	b	0x700a2a8e <_tx_mutex_put+0x1ae> @ imm = #-0x2
700a2a8e: 9811         	ldr	r0, [sp, #0x44]
700a2a90: 6980         	ldr	r0, [r0, #0x18]
700a2a92: b9e0         	cbnz	r0, 0x700a2ace <_tx_mutex_put+0x1ee> @ imm = #0x38
700a2a94: e7ff         	b	0x700a2a96 <_tx_mutex_put+0x1b6> @ imm = #-0x2
700a2a96: 9911         	ldr	r1, [sp, #0x44]
700a2a98: 2020         	movs	r0, #0x20
700a2a9a: 6288         	str	r0, [r1, #0x28]
700a2a9c: 9811         	ldr	r0, [sp, #0x44]
700a2a9e: 68c0         	ldr	r0, [r0, #0xc]
700a2aa0: 6b00         	ldr	r0, [r0, #0x30]
700a2aa2: 990d         	ldr	r1, [sp, #0x34]
700a2aa4: 4288         	cmp	r0, r1
700a2aa6: d006         	beq	0x700a2ab6 <_tx_mutex_put+0x1d6> @ imm = #0xc
700a2aa8: e7ff         	b	0x700a2aaa <_tx_mutex_put+0x1ca> @ imm = #-0x2
700a2aaa: 9811         	ldr	r0, [sp, #0x44]
700a2aac: 68c0         	ldr	r0, [r0, #0xc]
700a2aae: 990d         	ldr	r1, [sp, #0x34]
700a2ab0: f006 f84e    	bl	0x700a8b50 <_tx_mutex_priority_change> @ imm = #0x609c
700a2ab4: e7ff         	b	0x700a2ab6 <_tx_mutex_put+0x1d6> @ imm = #-0x2
700a2ab6: 9911         	ldr	r1, [sp, #0x44]
700a2ab8: 2000         	movs	r0, #0x0
700a2aba: 9001         	str	r0, [sp, #0x4]
700a2abc: 60c8         	str	r0, [r1, #0xc]
700a2abe: 9810         	ldr	r0, [sp, #0x40]
700a2ac0: f000 ebb0    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x760
700a2ac4: f010 fa04    	bl	0x700b2ed0 <_tx_thread_system_preempt_check> @ imm = #0x10408
700a2ac8: 9801         	ldr	r0, [sp, #0x4]
700a2aca: 900c         	str	r0, [sp, #0x30]
700a2acc: e098         	b	0x700a2c00 <_tx_mutex_put+0x320> @ imm = #0x130
700a2ace: 9811         	ldr	r0, [sp, #0x44]
700a2ad0: 6980         	ldr	r0, [r0, #0x18]
700a2ad2: 900f         	str	r0, [sp, #0x3c]
700a2ad4: 9811         	ldr	r0, [sp, #0x44]
700a2ad6: 6900         	ldr	r0, [r0, #0x10]
700a2ad8: 2801         	cmp	r0, #0x1
700a2ada: d10b         	bne	0x700a2af4 <_tx_mutex_put+0x214> @ imm = #0x16
700a2adc: e7ff         	b	0x700a2ade <_tx_mutex_put+0x1fe> @ imm = #-0x2
700a2ade: 9811         	ldr	r0, [sp, #0x44]
700a2ae0: 68c0         	ldr	r0, [r0, #0xc]
700a2ae2: 900e         	str	r0, [sp, #0x38]
700a2ae4: 980f         	ldr	r0, [sp, #0x3c]
700a2ae6: 6b00         	ldr	r0, [r0, #0x30]
700a2ae8: 9911         	ldr	r1, [sp, #0x44]
700a2aea: 6148         	str	r0, [r1, #0x14]
700a2aec: 9911         	ldr	r1, [sp, #0x44]
700a2aee: 2020         	movs	r0, #0x20
700a2af0: 6288         	str	r0, [r1, #0x28]
700a2af2: e7ff         	b	0x700a2af4 <_tx_mutex_put+0x214> @ imm = #-0x2
700a2af4: 980f         	ldr	r0, [sp, #0x3c]
700a2af6: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a2afa: 9009         	str	r0, [sp, #0x24]
700a2afc: 9809         	ldr	r0, [sp, #0x24]
700a2afe: b948         	cbnz	r0, 0x700a2b14 <_tx_mutex_put+0x234> @ imm = #0x12
700a2b00: e7ff         	b	0x700a2b02 <_tx_mutex_put+0x222> @ imm = #-0x2
700a2b02: 9811         	ldr	r0, [sp, #0x44]
700a2b04: 990f         	ldr	r1, [sp, #0x3c]
700a2b06: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a2b0a: 9811         	ldr	r0, [sp, #0x44]
700a2b0c: 62c0         	str	r0, [r0, #0x2c]
700a2b0e: 9811         	ldr	r0, [sp, #0x44]
700a2b10: 6300         	str	r0, [r0, #0x30]
700a2b12: e013         	b	0x700a2b3c <_tx_mutex_put+0x25c> @ imm = #0x26
700a2b14: 980f         	ldr	r0, [sp, #0x3c]
700a2b16: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a2b1a: 900b         	str	r0, [sp, #0x2c]
700a2b1c: 980b         	ldr	r0, [sp, #0x2c]
700a2b1e: 6b00         	ldr	r0, [r0, #0x30]
700a2b20: 900a         	str	r0, [sp, #0x28]
700a2b22: 9811         	ldr	r0, [sp, #0x44]
700a2b24: 990b         	ldr	r1, [sp, #0x2c]
700a2b26: 6308         	str	r0, [r1, #0x30]
700a2b28: 9811         	ldr	r0, [sp, #0x44]
700a2b2a: 990a         	ldr	r1, [sp, #0x28]
700a2b2c: 62c8         	str	r0, [r1, #0x2c]
700a2b2e: 980a         	ldr	r0, [sp, #0x28]
700a2b30: 9911         	ldr	r1, [sp, #0x44]
700a2b32: 6308         	str	r0, [r1, #0x30]
700a2b34: 980b         	ldr	r0, [sp, #0x2c]
700a2b36: 9911         	ldr	r1, [sp, #0x44]
700a2b38: 62c8         	str	r0, [r1, #0x2c]
700a2b3a: e7ff         	b	0x700a2b3c <_tx_mutex_put+0x25c> @ imm = #-0x2
700a2b3c: 9809         	ldr	r0, [sp, #0x24]
700a2b3e: 3001         	adds	r0, #0x1
700a2b40: 990f         	ldr	r1, [sp, #0x3c]
700a2b42: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a2b46: 9911         	ldr	r1, [sp, #0x44]
700a2b48: 2001         	movs	r0, #0x1
700a2b4a: 6088         	str	r0, [r1, #0x8]
700a2b4c: 980f         	ldr	r0, [sp, #0x3c]
700a2b4e: 9911         	ldr	r1, [sp, #0x44]
700a2b50: 60c8         	str	r0, [r1, #0xc]
700a2b52: 9911         	ldr	r1, [sp, #0x44]
700a2b54: 69c8         	ldr	r0, [r1, #0x1c]
700a2b56: 3801         	subs	r0, #0x1
700a2b58: 61c8         	str	r0, [r1, #0x1c]
700a2b5a: 9811         	ldr	r0, [sp, #0x44]
700a2b5c: 69c0         	ldr	r0, [r0, #0x1c]
700a2b5e: 9008         	str	r0, [sp, #0x20]
700a2b60: 9808         	ldr	r0, [sp, #0x20]
700a2b62: b920         	cbnz	r0, 0x700a2b6e <_tx_mutex_put+0x28e> @ imm = #0x8
700a2b64: e7ff         	b	0x700a2b66 <_tx_mutex_put+0x286> @ imm = #-0x2
700a2b66: 9911         	ldr	r1, [sp, #0x44]
700a2b68: 2000         	movs	r0, #0x0
700a2b6a: 6188         	str	r0, [r1, #0x18]
700a2b6c: e00f         	b	0x700a2b8e <_tx_mutex_put+0x2ae> @ imm = #0x1e
700a2b6e: 980f         	ldr	r0, [sp, #0x3c]
700a2b70: 6f40         	ldr	r0, [r0, #0x74]
700a2b72: 9006         	str	r0, [sp, #0x18]
700a2b74: 9806         	ldr	r0, [sp, #0x18]
700a2b76: 9911         	ldr	r1, [sp, #0x44]
700a2b78: 6188         	str	r0, [r1, #0x18]
700a2b7a: 980f         	ldr	r0, [sp, #0x3c]
700a2b7c: 6f80         	ldr	r0, [r0, #0x78]
700a2b7e: 9005         	str	r0, [sp, #0x14]
700a2b80: 9805         	ldr	r0, [sp, #0x14]
700a2b82: 9906         	ldr	r1, [sp, #0x18]
700a2b84: 6788         	str	r0, [r1, #0x78]
700a2b86: 9806         	ldr	r0, [sp, #0x18]
700a2b88: 9905         	ldr	r1, [sp, #0x14]
700a2b8a: 6748         	str	r0, [r1, #0x74]
700a2b8c: e7ff         	b	0x700a2b8e <_tx_mutex_put+0x2ae> @ imm = #-0x2
700a2b8e: 990f         	ldr	r1, [sp, #0x3c]
700a2b90: 2000         	movs	r0, #0x0
700a2b92: 66c8         	str	r0, [r1, #0x6c]
700a2b94: 990f         	ldr	r1, [sp, #0x3c]
700a2b96: f8c1 0088    	str.w	r0, [r1, #0x88]
700a2b9a: 9811         	ldr	r0, [sp, #0x44]
700a2b9c: 6900         	ldr	r0, [r0, #0x10]
700a2b9e: 2801         	cmp	r0, #0x1
700a2ba0: d125         	bne	0x700a2bee <_tx_mutex_put+0x30e> @ imm = #0x4a
700a2ba2: e7ff         	b	0x700a2ba4 <_tx_mutex_put+0x2c4> @ imm = #-0x2
700a2ba4: 9811         	ldr	r0, [sp, #0x44]
700a2ba6: 69c0         	ldr	r0, [r0, #0x1c]
700a2ba8: b1a8         	cbz	r0, 0x700a2bd6 <_tx_mutex_put+0x2f6> @ imm = #0x2a
700a2baa: e7ff         	b	0x700a2bac <_tx_mutex_put+0x2cc> @ imm = #-0x2
700a2bac: 9811         	ldr	r0, [sp, #0x44]
700a2bae: 69c0         	ldr	r0, [r0, #0x1c]
700a2bb0: 2802         	cmp	r0, #0x2
700a2bb2: d304         	blo	0x700a2bbe <_tx_mutex_put+0x2de> @ imm = #0x8
700a2bb4: e7ff         	b	0x700a2bb6 <_tx_mutex_put+0x2d6> @ imm = #-0x2
700a2bb6: 9811         	ldr	r0, [sp, #0x44]
700a2bb8: f005 fc5a    	bl	0x700a8470 <_tx_mutex_prioritize> @ imm = #0x58b4
700a2bbc: e7ff         	b	0x700a2bbe <_tx_mutex_put+0x2de> @ imm = #-0x2
700a2bbe: 9811         	ldr	r0, [sp, #0x44]
700a2bc0: 6980         	ldr	r0, [r0, #0x18]
700a2bc2: 9004         	str	r0, [sp, #0x10]
700a2bc4: 9804         	ldr	r0, [sp, #0x10]
700a2bc6: b128         	cbz	r0, 0x700a2bd4 <_tx_mutex_put+0x2f4> @ imm = #0xa
700a2bc8: e7ff         	b	0x700a2bca <_tx_mutex_put+0x2ea> @ imm = #-0x2
700a2bca: 9804         	ldr	r0, [sp, #0x10]
700a2bcc: 6b00         	ldr	r0, [r0, #0x30]
700a2bce: 9911         	ldr	r1, [sp, #0x44]
700a2bd0: 6288         	str	r0, [r1, #0x28]
700a2bd2: e7ff         	b	0x700a2bd4 <_tx_mutex_put+0x2f4> @ imm = #-0x2
700a2bd4: e7ff         	b	0x700a2bd6 <_tx_mutex_put+0x2f6> @ imm = #-0x2
700a2bd6: 980e         	ldr	r0, [sp, #0x38]
700a2bd8: 6b00         	ldr	r0, [r0, #0x30]
700a2bda: 990d         	ldr	r1, [sp, #0x34]
700a2bdc: 4288         	cmp	r0, r1
700a2bde: d005         	beq	0x700a2bec <_tx_mutex_put+0x30c> @ imm = #0xa
700a2be0: e7ff         	b	0x700a2be2 <_tx_mutex_put+0x302> @ imm = #-0x2
700a2be2: 980e         	ldr	r0, [sp, #0x38]
700a2be4: 990d         	ldr	r1, [sp, #0x34]
700a2be6: f005 ffb3    	bl	0x700a8b50 <_tx_mutex_priority_change> @ imm = #0x5f66
700a2bea: e7ff         	b	0x700a2bec <_tx_mutex_put+0x30c> @ imm = #-0x2
700a2bec: e7ff         	b	0x700a2bee <_tx_mutex_put+0x30e> @ imm = #-0x2
700a2bee: 980f         	ldr	r0, [sp, #0x3c]
700a2bf0: f004 fe4e    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #0x4c9c
700a2bf4: 9810         	ldr	r0, [sp, #0x40]
700a2bf6: f000 eb16    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x62c
700a2bfa: 2000         	movs	r0, #0x0
700a2bfc: 900c         	str	r0, [sp, #0x30]
700a2bfe: e7ff         	b	0x700a2c00 <_tx_mutex_put+0x320> @ imm = #-0x2
700a2c00: e7ff         	b	0x700a2c02 <_tx_mutex_put+0x322> @ imm = #-0x2
700a2c02: e7ff         	b	0x700a2c04 <_tx_mutex_put+0x324> @ imm = #-0x2
700a2c04: e7ff         	b	0x700a2c06 <_tx_mutex_put+0x326> @ imm = #-0x2
700a2c06: e7ff         	b	0x700a2c08 <_tx_mutex_put+0x328> @ imm = #-0x2
700a2c08: e005         	b	0x700a2c16 <_tx_mutex_put+0x336> @ imm = #0xa
700a2c0a: 9810         	ldr	r0, [sp, #0x40]
700a2c0c: f000 eb0a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #0x614
700a2c10: 201e         	movs	r0, #0x1e
700a2c12: 900c         	str	r0, [sp, #0x30]
700a2c14: e7ff         	b	0x700a2c16 <_tx_mutex_put+0x336> @ imm = #-0x2
700a2c16: 980c         	ldr	r0, [sp, #0x30]
700a2c18: b012         	add	sp, #0x48
700a2c1a: bd80         	pop	{r7, pc}
700a2c1c: 0000         	movs	r0, r0
700a2c1e: 0000         	movs	r0, r0

700a2c20 <Sciclient_rmIrqGetRoute>:
700a2c20: b580         	push	{r7, lr}
700a2c22: b08e         	sub	sp, #0x38
700a2c24: 900d         	str	r0, [sp, #0x34]
700a2c26: 2000         	movs	r0, #0x0
700a2c28: 900c         	str	r0, [sp, #0x30]
700a2c2a: 980d         	ldr	r0, [sp, #0x34]
700a2c2c: 88c0         	ldrh	r0, [r0, #0x6]
700a2c2e: f011 fbef    	bl	0x700b4410 <Sciclient_rmIrIsIr> @ imm = #0x117de
700a2c32: b930         	cbnz	r0, 0x700a2c42 <Sciclient_rmIrqGetRoute+0x22> @ imm = #0xc
700a2c34: e7ff         	b	0x700a2c36 <Sciclient_rmIrqGetRoute+0x16> @ imm = #-0x2
700a2c36: 980d         	ldr	r0, [sp, #0x34]
700a2c38: 8940         	ldrh	r0, [r0, #0xa]
700a2c3a: f011 fbe9    	bl	0x700b4410 <Sciclient_rmIrIsIr> @ imm = #0x117d2
700a2c3e: b120         	cbz	r0, 0x700a2c4a <Sciclient_rmIrqGetRoute+0x2a> @ imm = #0x8
700a2c40: e7ff         	b	0x700a2c42 <Sciclient_rmIrqGetRoute+0x22> @ imm = #-0x2
700a2c42: f06f 0001    	mvn	r0, #0x1
700a2c46: 900c         	str	r0, [sp, #0x30]
700a2c48: e7ff         	b	0x700a2c4a <Sciclient_rmIrqGetRoute+0x2a> @ imm = #-0x2
700a2c4a: 980c         	ldr	r0, [sp, #0x30]
700a2c4c: 2800         	cmp	r0, #0x0
700a2c4e: d156         	bne	0x700a2cfe <Sciclient_rmIrqGetRoute+0xde> @ imm = #0xac
700a2c50: e7ff         	b	0x700a2c52 <Sciclient_rmIrqGetRoute+0x32> @ imm = #-0x2
700a2c52: 980d         	ldr	r0, [sp, #0x34]
700a2c54: 8a00         	ldrh	r0, [r0, #0x10]
700a2c56: 28ff         	cmp	r0, #0xff
700a2c58: d042         	beq	0x700a2ce0 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x84
700a2c5a: e7ff         	b	0x700a2c5c <Sciclient_rmIrqGetRoute+0x3c> @ imm = #-0x2
700a2c5c: 980d         	ldr	r0, [sp, #0x34]
700a2c5e: 6800         	ldr	r0, [r0]
700a2c60: 2104         	movs	r1, #0x4
700a2c62: f011 fcdd    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x119ba
700a2c66: b3d8         	cbz	r0, 0x700a2ce0 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x76
700a2c68: e7ff         	b	0x700a2c6a <Sciclient_rmIrqGetRoute+0x4a> @ imm = #-0x2
700a2c6a: 980d         	ldr	r0, [sp, #0x34]
700a2c6c: 6800         	ldr	r0, [r0]
700a2c6e: 2108         	movs	r1, #0x8
700a2c70: f011 fcd6    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x119ac
700a2c74: b3a0         	cbz	r0, 0x700a2ce0 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x68
700a2c76: e7ff         	b	0x700a2c78 <Sciclient_rmIrqGetRoute+0x58> @ imm = #-0x2
700a2c78: 980d         	ldr	r0, [sp, #0x34]
700a2c7a: 6800         	ldr	r0, [r0]
700a2c7c: 2110         	movs	r1, #0x10
700a2c7e: f011 fccf    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x1199e
700a2c82: b1d0         	cbz	r0, 0x700a2cba <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x34
700a2c84: e7ff         	b	0x700a2c86 <Sciclient_rmIrqGetRoute+0x66> @ imm = #-0x2
700a2c86: 980d         	ldr	r0, [sp, #0x34]
700a2c88: 6800         	ldr	r0, [r0]
700a2c8a: 2120         	movs	r1, #0x20
700a2c8c: f011 fcc8    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x11990
700a2c90: b198         	cbz	r0, 0x700a2cba <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x26
700a2c92: e7ff         	b	0x700a2c94 <Sciclient_rmIrqGetRoute+0x74> @ imm = #-0x2
700a2c94: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a2c98: f8bc 1010    	ldrh.w	r1, [r12, #0x10]
700a2c9c: f8bc 2012    	ldrh.w	r2, [r12, #0x12]
700a2ca0: f8bc 300e    	ldrh.w	r3, [r12, #0xe]
700a2ca4: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700a2ca8: f89c c014    	ldrb.w	r12, [r12, #0x14]
700a2cac: 46ee         	mov	lr, sp
700a2cae: f8ce c000    	str.w	r12, [lr]
700a2cb2: f006 fbf5    	bl	0x700a94a0 <Sciclient_rmIaValidateMapping> @ imm = #0x67ea
700a2cb6: 900c         	str	r0, [sp, #0x30]
700a2cb8: e7ff         	b	0x700a2cba <Sciclient_rmIrqGetRoute+0x9a> @ imm = #-0x2
700a2cba: 980c         	ldr	r0, [sp, #0x30]
700a2cbc: b978         	cbnz	r0, 0x700a2cde <Sciclient_rmIrqGetRoute+0xbe> @ imm = #0x1e
700a2cbe: e7ff         	b	0x700a2cc0 <Sciclient_rmIrqGetRoute+0xa0> @ imm = #-0x2
700a2cc0: 980d         	ldr	r0, [sp, #0x34]
700a2cc2: 89c0         	ldrh	r0, [r0, #0xe]
700a2cc4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a2cc8: 980d         	ldr	r0, [sp, #0x34]
700a2cca: 8a40         	ldrh	r0, [r0, #0x12]
700a2ccc: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a2cd0: 980d         	ldr	r0, [sp, #0x34]
700a2cd2: 8a00         	ldrh	r0, [r0, #0x10]
700a2cd4: a906         	add	r1, sp, #0x18
700a2cd6: f009 fd0b    	bl	0x700ac6f0 <Sciclient_rmIrqGetNode> @ imm = #0x9a16
700a2cda: 900c         	str	r0, [sp, #0x30]
700a2cdc: e7ff         	b	0x700a2cde <Sciclient_rmIrqGetRoute+0xbe> @ imm = #-0x2
700a2cde: e00d         	b	0x700a2cfc <Sciclient_rmIrqGetRoute+0xdc> @ imm = #0x1a
700a2ce0: 2000         	movs	r0, #0x0
700a2ce2: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a2ce6: 980d         	ldr	r0, [sp, #0x34]
700a2ce8: 8900         	ldrh	r0, [r0, #0x8]
700a2cea: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a2cee: 980d         	ldr	r0, [sp, #0x34]
700a2cf0: 88c0         	ldrh	r0, [r0, #0x6]
700a2cf2: a906         	add	r1, sp, #0x18
700a2cf4: f009 fcfc    	bl	0x700ac6f0 <Sciclient_rmIrqGetNode> @ imm = #0x99f8
700a2cf8: 900c         	str	r0, [sp, #0x30]
700a2cfa: e7ff         	b	0x700a2cfc <Sciclient_rmIrqGetRoute+0xdc> @ imm = #-0x2
700a2cfc: e7ff         	b	0x700a2cfe <Sciclient_rmIrqGetRoute+0xde> @ imm = #-0x2
700a2cfe: 980c         	ldr	r0, [sp, #0x30]
700a2d00: b948         	cbnz	r0, 0x700a2d16 <Sciclient_rmIrqGetRoute+0xf6> @ imm = #0x12
700a2d02: e7ff         	b	0x700a2d04 <Sciclient_rmIrqGetRoute+0xe4> @ imm = #-0x2
700a2d04: 2001         	movs	r0, #0x1
700a2d06: f88d 0021    	strb.w	r0, [sp, #0x21]
700a2d0a: 2000         	movs	r0, #0x0
700a2d0c: f88d 0020    	strb.w	r0, [sp, #0x20]
700a2d10: f012 f80e    	bl	0x700b4d30 <Sciclient_rmPsInit> @ imm = #0x1201c
700a2d14: e003         	b	0x700a2d1e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #0x6
700a2d16: 2000         	movs	r0, #0x0
700a2d18: f88d 0021    	strb.w	r0, [sp, #0x21]
700a2d1c: e7ff         	b	0x700a2d1e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #-0x2
700a2d1e: 2000         	movs	r0, #0x0
700a2d20: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a2d24: e7ff         	b	0x700a2d26 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x2
700a2d26: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2d2a: 9002         	str	r0, [sp, #0x8]
700a2d2c: f012 fc18    	bl	0x700b5560 <Sciclient_rmPsGetMaxPsp> @ imm = #0x12830
700a2d30: 9902         	ldr	r1, [sp, #0x8]
700a2d32: 4602         	mov	r2, r0
700a2d34: 2000         	movs	r0, #0x0
700a2d36: 4291         	cmp	r1, r2
700a2d38: 9003         	str	r0, [sp, #0xc]
700a2d3a: da04         	bge	0x700a2d46 <Sciclient_rmIrqGetRoute+0x126> @ imm = #0x8
700a2d3c: e7ff         	b	0x700a2d3e <Sciclient_rmIrqGetRoute+0x11e> @ imm = #-0x2
700a2d3e: f89d 0021    	ldrb.w	r0, [sp, #0x21]
700a2d42: 9003         	str	r0, [sp, #0xc]
700a2d44: e7ff         	b	0x700a2d46 <Sciclient_rmIrqGetRoute+0x126> @ imm = #-0x2
700a2d46: 9803         	ldr	r0, [sp, #0xc]
700a2d48: 07c0         	lsls	r0, r0, #0x1f
700a2d4a: 2800         	cmp	r0, #0x0
700a2d4c: f000 80d8    	beq.w	0x700a2f00 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x1b0
700a2d50: e7ff         	b	0x700a2d52 <Sciclient_rmIrqGetRoute+0x132> @ imm = #-0x2
700a2d52: 2000         	movs	r0, #0x0
700a2d54: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a2d58: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a2d5c: e7ff         	b	0x700a2d5e <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0x2
700a2d5e: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a2d62: 9906         	ldr	r1, [sp, #0x18]
700a2d64: 8849         	ldrh	r1, [r1, #0x2]
700a2d66: 4288         	cmp	r0, r1
700a2d68: da6b         	bge	0x700a2e42 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xd6
700a2d6a: e7ff         	b	0x700a2d6c <Sciclient_rmIrqGetRoute+0x14c> @ imm = #-0x2
700a2d6c: 9806         	ldr	r0, [sp, #0x18]
700a2d6e: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a2d72: aa04         	add	r2, sp, #0x10
700a2d74: f010 fd2c    	bl	0x700b37d0 <Sciclient_rmIrqGetNodeItf> @ imm = #0x10a58
700a2d78: 900c         	str	r0, [sp, #0x30]
700a2d7a: 980c         	ldr	r0, [sp, #0x30]
700a2d7c: b108         	cbz	r0, 0x700a2d82 <Sciclient_rmIrqGetRoute+0x162> @ imm = #0x2
700a2d7e: e7ff         	b	0x700a2d80 <Sciclient_rmIrqGetRoute+0x160> @ imm = #-0x2
700a2d80: e05f         	b	0x700a2e42 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xbe
700a2d82: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a2d86: 9904         	ldr	r1, [sp, #0x10]
700a2d88: 8809         	ldrh	r1, [r1]
700a2d8a: 4288         	cmp	r0, r1
700a2d8c: db52         	blt	0x700a2e34 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0xa4
700a2d8e: e7ff         	b	0x700a2d90 <Sciclient_rmIrqGetRoute+0x170> @ imm = #-0x2
700a2d90: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a2d94: 9a04         	ldr	r2, [sp, #0x10]
700a2d96: 8811         	ldrh	r1, [r2]
700a2d98: 8892         	ldrh	r2, [r2, #0x4]
700a2d9a: 4411         	add	r1, r2
700a2d9c: 4288         	cmp	r0, r1
700a2d9e: da49         	bge	0x700a2e34 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0x92
700a2da0: e7ff         	b	0x700a2da2 <Sciclient_rmIrqGetRoute+0x182> @ imm = #-0x2
700a2da2: 9804         	ldr	r0, [sp, #0x10]
700a2da4: 88c0         	ldrh	r0, [r0, #0x6]
700a2da6: 990d         	ldr	r1, [sp, #0x34]
700a2da8: 8949         	ldrh	r1, [r1, #0xa]
700a2daa: 4288         	cmp	r0, r1
700a2dac: d110         	bne	0x700a2dd0 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x20
700a2dae: e7ff         	b	0x700a2db0 <Sciclient_rmIrqGetRoute+0x190> @ imm = #-0x2
700a2db0: 9a04         	ldr	r2, [sp, #0x10]
700a2db2: 8850         	ldrh	r0, [r2, #0x2]
700a2db4: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a2db8: 8812         	ldrh	r2, [r2]
700a2dba: 1a89         	subs	r1, r1, r2
700a2dbc: 4408         	add	r0, r1
700a2dbe: 990d         	ldr	r1, [sp, #0x34]
700a2dc0: 8989         	ldrh	r1, [r1, #0xc]
700a2dc2: 4288         	cmp	r0, r1
700a2dc4: d104         	bne	0x700a2dd0 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x8
700a2dc6: e7ff         	b	0x700a2dc8 <Sciclient_rmIrqGetRoute+0x1a8> @ imm = #-0x2
700a2dc8: 2001         	movs	r0, #0x1
700a2dca: f88d 0020    	strb.w	r0, [sp, #0x20]
700a2dce: e038         	b	0x700a2e42 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x70
700a2dd0: 9804         	ldr	r0, [sp, #0x10]
700a2dd2: 88c0         	ldrh	r0, [r0, #0x6]
700a2dd4: f011 fb1c    	bl	0x700b4410 <Sciclient_rmIrIsIr> @ imm = #0x11638
700a2dd8: b358         	cbz	r0, 0x700a2e32 <Sciclient_rmIrqGetRoute+0x212> @ imm = #0x56
700a2dda: e7ff         	b	0x700a2ddc <Sciclient_rmIrqGetRoute+0x1bc> @ imm = #-0x2
700a2ddc: 9804         	ldr	r0, [sp, #0x10]
700a2dde: 88c0         	ldrh	r0, [r0, #0x6]
700a2de0: a905         	add	r1, sp, #0x14
700a2de2: f009 fc85    	bl	0x700ac6f0 <Sciclient_rmIrqGetNode> @ imm = #0x990a
700a2de6: 900c         	str	r0, [sp, #0x30]
700a2de8: 980c         	ldr	r0, [sp, #0x30]
700a2dea: b108         	cbz	r0, 0x700a2df0 <Sciclient_rmIrqGetRoute+0x1d0> @ imm = #0x2
700a2dec: e7ff         	b	0x700a2dee <Sciclient_rmIrqGetRoute+0x1ce> @ imm = #-0x2
700a2dee: e028         	b	0x700a2e42 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x50
700a2df0: 9a04         	ldr	r2, [sp, #0x10]
700a2df2: 8850         	ldrh	r0, [r2, #0x2]
700a2df4: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a2df8: 8812         	ldrh	r2, [r2]
700a2dfa: 1a89         	subs	r1, r1, r2
700a2dfc: 4408         	add	r0, r1
700a2dfe: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a2e02: 9805         	ldr	r0, [sp, #0x14]
700a2e04: 8800         	ldrh	r0, [r0]
700a2e06: f8bd 1026    	ldrh.w	r1, [sp, #0x26]
700a2e0a: f10d 0222    	add.w	r2, sp, #0x22
700a2e0e: f009 f827    	bl	0x700abe60 <Sciclient_rmIrGetOutp> @ imm = #0x904e
700a2e12: 900c         	str	r0, [sp, #0x30]
700a2e14: 980c         	ldr	r0, [sp, #0x30]
700a2e16: b930         	cbnz	r0, 0x700a2e26 <Sciclient_rmIrqGetRoute+0x206> @ imm = #0xc
700a2e18: e7ff         	b	0x700a2e1a <Sciclient_rmIrqGetRoute+0x1fa> @ imm = #-0x2
700a2e1a: 2001         	movs	r0, #0x1
700a2e1c: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a2e20: 2000         	movs	r0, #0x0
700a2e22: 900c         	str	r0, [sp, #0x30]
700a2e24: e00d         	b	0x700a2e42 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x1a
700a2e26: 980c         	ldr	r0, [sp, #0x30]
700a2e28: 3001         	adds	r0, #0x1
700a2e2a: b108         	cbz	r0, 0x700a2e30 <Sciclient_rmIrqGetRoute+0x210> @ imm = #0x2
700a2e2c: e7ff         	b	0x700a2e2e <Sciclient_rmIrqGetRoute+0x20e> @ imm = #-0x2
700a2e2e: e008         	b	0x700a2e42 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x10
700a2e30: e7ff         	b	0x700a2e32 <Sciclient_rmIrqGetRoute+0x212> @ imm = #-0x2
700a2e32: e7ff         	b	0x700a2e34 <Sciclient_rmIrqGetRoute+0x214> @ imm = #-0x2
700a2e34: e7ff         	b	0x700a2e36 <Sciclient_rmIrqGetRoute+0x216> @ imm = #-0x2
700a2e36: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a2e3a: 3001         	adds	r0, #0x1
700a2e3c: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a2e40: e78d         	b	0x700a2d5e <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0xe6
700a2e42: 980c         	ldr	r0, [sp, #0x30]
700a2e44: b108         	cbz	r0, 0x700a2e4a <Sciclient_rmIrqGetRoute+0x22a> @ imm = #0x2
700a2e46: e7ff         	b	0x700a2e48 <Sciclient_rmIrqGetRoute+0x228> @ imm = #-0x2
700a2e48: e05a         	b	0x700a2f00 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0xb4
700a2e4a: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a2e4e: 07c0         	lsls	r0, r0, #0x1f
700a2e50: b930         	cbnz	r0, 0x700a2e60 <Sciclient_rmIrqGetRoute+0x240> @ imm = #0xc
700a2e52: e7ff         	b	0x700a2e54 <Sciclient_rmIrqGetRoute+0x234> @ imm = #-0x2
700a2e54: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a2e58: 07c0         	lsls	r0, r0, #0x1f
700a2e5a: 2800         	cmp	r0, #0x0
700a2e5c: d049         	beq	0x700a2ef2 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #0x92
700a2e5e: e7ff         	b	0x700a2e60 <Sciclient_rmIrqGetRoute+0x240> @ imm = #-0x2
700a2e60: 9806         	ldr	r0, [sp, #0x18]
700a2e62: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a2e66: f00f fb2b    	bl	0x700b24c0 <Sciclient_rmPsPush> @ imm = #0xf656
700a2e6a: 900c         	str	r0, [sp, #0x30]
700a2e6c: 980c         	ldr	r0, [sp, #0x30]
700a2e6e: b108         	cbz	r0, 0x700a2e74 <Sciclient_rmIrqGetRoute+0x254> @ imm = #0x2
700a2e70: e7ff         	b	0x700a2e72 <Sciclient_rmIrqGetRoute+0x252> @ imm = #-0x2
700a2e72: e045         	b	0x700a2f00 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x8a
700a2e74: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2e78: b950         	cbnz	r0, 0x700a2e90 <Sciclient_rmIrqGetRoute+0x270> @ imm = #0x14
700a2e7a: e7ff         	b	0x700a2e7c <Sciclient_rmIrqGetRoute+0x25c> @ imm = #-0x2
700a2e7c: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2e80: bb28         	cbnz	r0, 0x700a2ece <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x4a
700a2e82: e7ff         	b	0x700a2e84 <Sciclient_rmIrqGetRoute+0x264> @ imm = #-0x2
700a2e84: 9806         	ldr	r0, [sp, #0x18]
700a2e86: 8800         	ldrh	r0, [r0]
700a2e88: f011 faaa    	bl	0x700b43e0 <Sciclient_rmIaIsIa> @ imm = #0x11554
700a2e8c: b1f8         	cbz	r0, 0x700a2ece <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x3e
700a2e8e: e7ff         	b	0x700a2e90 <Sciclient_rmIrqGetRoute+0x270> @ imm = #-0x2
700a2e90: f012 fb16    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x1262c
700a2e94: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a2e98: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a2e9c: 3801         	subs	r0, #0x1
700a2e9e: f8bd 1028    	ldrh.w	r1, [sp, #0x28]
700a2ea2: b280         	uxth	r0, r0
700a2ea4: f010 f9c4    	bl	0x700b3230 <Sciclient_rmPsSetInp> @ imm = #0x10388
700a2ea8: 900c         	str	r0, [sp, #0x30]
700a2eaa: 980c         	ldr	r0, [sp, #0x30]
700a2eac: b108         	cbz	r0, 0x700a2eb2 <Sciclient_rmIrqGetRoute+0x292> @ imm = #0x2
700a2eae: e7ff         	b	0x700a2eb0 <Sciclient_rmIrqGetRoute+0x290> @ imm = #-0x2
700a2eb0: e026         	b	0x700a2f00 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x4c
700a2eb2: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a2eb6: 3801         	subs	r0, #0x1
700a2eb8: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a2ebc: b280         	uxth	r0, r0
700a2ebe: f010 f9df    	bl	0x700b3280 <Sciclient_rmPsSetOutp> @ imm = #0x103be
700a2ec2: 900c         	str	r0, [sp, #0x30]
700a2ec4: 980c         	ldr	r0, [sp, #0x30]
700a2ec6: b108         	cbz	r0, 0x700a2ecc <Sciclient_rmIrqGetRoute+0x2ac> @ imm = #0x2
700a2ec8: e7ff         	b	0x700a2eca <Sciclient_rmIrqGetRoute+0x2aa> @ imm = #-0x2
700a2eca: e019         	b	0x700a2f00 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x32
700a2ecc: e7ff         	b	0x700a2ece <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #-0x2
700a2ece: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a2ed2: 07c0         	lsls	r0, r0, #0x1f
700a2ed4: b108         	cbz	r0, 0x700a2eda <Sciclient_rmIrqGetRoute+0x2ba> @ imm = #0x2
700a2ed6: e7ff         	b	0x700a2ed8 <Sciclient_rmIrqGetRoute+0x2b8> @ imm = #-0x2
700a2ed8: e012         	b	0x700a2f00 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x24
700a2eda: 9805         	ldr	r0, [sp, #0x14]
700a2edc: 9006         	str	r0, [sp, #0x18]
700a2ede: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a2ee2: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a2ee6: f8bd 0022    	ldrh.w	r0, [sp, #0x22]
700a2eea: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a2eee: e7ff         	b	0x700a2ef0 <Sciclient_rmIrqGetRoute+0x2d0> @ imm = #-0x2
700a2ef0: e7ff         	b	0x700a2ef2 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #-0x2
700a2ef2: e7ff         	b	0x700a2ef4 <Sciclient_rmIrqGetRoute+0x2d4> @ imm = #-0x2
700a2ef4: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2ef8: 3001         	adds	r0, #0x1
700a2efa: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a2efe: e712         	b	0x700a2d26 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x1dc
700a2f00: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2f04: 9001         	str	r0, [sp, #0x4]
700a2f06: f012 fb2b    	bl	0x700b5560 <Sciclient_rmPsGetMaxPsp> @ imm = #0x12656
700a2f0a: 4601         	mov	r1, r0
700a2f0c: 9801         	ldr	r0, [sp, #0x4]
700a2f0e: 4288         	cmp	r0, r1
700a2f10: db04         	blt	0x700a2f1c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #0x8
700a2f12: e7ff         	b	0x700a2f14 <Sciclient_rmIrqGetRoute+0x2f4> @ imm = #-0x2
700a2f14: f04f 30ff    	mov.w	r0, #0xffffffff
700a2f18: 900c         	str	r0, [sp, #0x30]
700a2f1a: e7ff         	b	0x700a2f1c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #-0x2
700a2f1c: 980c         	ldr	r0, [sp, #0x30]
700a2f1e: b00e         	add	sp, #0x38
700a2f20: bd80         	pop	{r7, pc}
700a2f22: 0000         	movs	r0, r0

700a2f24 <_tx_thread_interrupt_disable>:
700a2f24: e10f0000     	mrs	r0, apsr
700a2f28: f10c0080     	cpsid	i
700a2f2c: e12fff1e     	bx	lr

700a2f30 <Udma_eventReset>:
700a2f30: b580         	push	{r7, lr}
700a2f32: b090         	sub	sp, #0x40
700a2f34: 900f         	str	r0, [sp, #0x3c]
700a2f36: 910e         	str	r1, [sp, #0x38]
700a2f38: 2000         	movs	r0, #0x0
700a2f3a: 9001         	str	r0, [sp, #0x4]
700a2f3c: 900d         	str	r0, [sp, #0x34]
700a2f3e: 990e         	ldr	r1, [sp, #0x38]
700a2f40: 3108         	adds	r1, #0x8
700a2f42: 9109         	str	r1, [sp, #0x24]
700a2f44: 9004         	str	r0, [sp, #0x10]
700a2f46: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a2f4a: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a2f4e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2f52: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a2f56: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a2f5a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2f5e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2f62: f88d 0022    	strb.w	r0, [sp, #0x22]
700a2f66: 20ff         	movs	r0, #0xff
700a2f68: f88d 0023    	strb.w	r0, [sp, #0x23]
700a2f6c: 9809         	ldr	r0, [sp, #0x24]
700a2f6e: 6800         	ldr	r0, [r0]
700a2f70: 2805         	cmp	r0, #0x5
700a2f72: d00a         	beq	0x700a2f8a <Udma_eventReset+0x5a> @ imm = #0x14
700a2f74: e7ff         	b	0x700a2f76 <Udma_eventReset+0x46> @ imm = #-0x2
700a2f76: 9804         	ldr	r0, [sp, #0x10]
700a2f78: f040 0010    	orr	r0, r0, #0x10
700a2f7c: 9004         	str	r0, [sp, #0x10]
700a2f7e: 980e         	ldr	r0, [sp, #0x38]
700a2f80: f010 f9a6    	bl	0x700b32d0 <Udma_eventGetId> @ imm = #0x1034c
700a2f84: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a2f88: e7ff         	b	0x700a2f8a <Udma_eventReset+0x5a> @ imm = #-0x2
700a2f8a: 980e         	ldr	r0, [sp, #0x38]
700a2f8c: 6d80         	ldr	r0, [r0, #0x58]
700a2f8e: f510 3f80    	cmn.w	r0, #0x10000
700a2f92: d012         	beq	0x700a2fba <Udma_eventReset+0x8a> @ imm = #0x24
700a2f94: e7ff         	b	0x700a2f96 <Udma_eventReset+0x66> @ imm = #-0x2
700a2f96: 9804         	ldr	r0, [sp, #0x10]
700a2f98: f040 0001    	orr	r0, r0, #0x1
700a2f9c: 9004         	str	r0, [sp, #0x10]
700a2f9e: 9804         	ldr	r0, [sp, #0x10]
700a2fa0: f040 0002    	orr	r0, r0, #0x2
700a2fa4: 9004         	str	r0, [sp, #0x10]
700a2fa6: 980f         	ldr	r0, [sp, #0x3c]
700a2fa8: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a2fac: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a2fb0: 980e         	ldr	r0, [sp, #0x38]
700a2fb2: 6d80         	ldr	r0, [r0, #0x58]
700a2fb4: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a2fb8: e7ff         	b	0x700a2fba <Udma_eventReset+0x8a> @ imm = #-0x2
700a2fba: 980e         	ldr	r0, [sp, #0x38]
700a2fbc: 6980         	ldr	r0, [r0, #0x18]
700a2fbe: b128         	cbz	r0, 0x700a2fcc <Udma_eventReset+0x9c> @ imm = #0xa
700a2fc0: e7ff         	b	0x700a2fc2 <Udma_eventReset+0x92> @ imm = #-0x2
700a2fc2: 980e         	ldr	r0, [sp, #0x38]
700a2fc4: 6980         	ldr	r0, [r0, #0x18]
700a2fc6: 6cc0         	ldr	r0, [r0, #0x4c]
700a2fc8: 900c         	str	r0, [sp, #0x30]
700a2fca: e003         	b	0x700a2fd4 <Udma_eventReset+0xa4> @ imm = #0x6
700a2fcc: 980e         	ldr	r0, [sp, #0x38]
700a2fce: 6cc0         	ldr	r0, [r0, #0x4c]
700a2fd0: 900c         	str	r0, [sp, #0x30]
700a2fd2: e7ff         	b	0x700a2fd4 <Udma_eventReset+0xa4> @ imm = #-0x2
700a2fd4: 9804         	ldr	r0, [sp, #0x10]
700a2fd6: f040 0004    	orr	r0, r0, #0x4
700a2fda: 9004         	str	r0, [sp, #0x10]
700a2fdc: 9804         	ldr	r0, [sp, #0x10]
700a2fde: f040 0008    	orr	r0, r0, #0x8
700a2fe2: 9004         	str	r0, [sp, #0x10]
700a2fe4: 980f         	ldr	r0, [sp, #0x3c]
700a2fe6: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a2fea: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2fee: 980c         	ldr	r0, [sp, #0x30]
700a2ff0: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2ff4: 980e         	ldr	r0, [sp, #0x38]
700a2ff6: 6d00         	ldr	r0, [r0, #0x50]
700a2ff8: f64f 71ff    	movw	r1, #0xffff
700a2ffc: 4288         	cmp	r0, r1
700a2ffe: d009         	beq	0x700a3014 <Udma_eventReset+0xe4> @ imm = #0x12
700a3000: e7ff         	b	0x700a3002 <Udma_eventReset+0xd2> @ imm = #-0x2
700a3002: 9804         	ldr	r0, [sp, #0x10]
700a3004: f040 0020    	orr	r0, r0, #0x20
700a3008: 9004         	str	r0, [sp, #0x10]
700a300a: 980e         	ldr	r0, [sp, #0x38]
700a300c: 6d00         	ldr	r0, [r0, #0x50]
700a300e: f88d 0022    	strb.w	r0, [sp, #0x22]
700a3012: e7ff         	b	0x700a3014 <Udma_eventReset+0xe4> @ imm = #-0x2
700a3014: 9809         	ldr	r0, [sp, #0x24]
700a3016: 6800         	ldr	r0, [r0]
700a3018: 2801         	cmp	r0, #0x1
700a301a: d00a         	beq	0x700a3032 <Udma_eventReset+0x102> @ imm = #0x14
700a301c: e7ff         	b	0x700a301e <Udma_eventReset+0xee> @ imm = #-0x2
700a301e: 9809         	ldr	r0, [sp, #0x24]
700a3020: 6800         	ldr	r0, [r0]
700a3022: 2806         	cmp	r0, #0x6
700a3024: d005         	beq	0x700a3032 <Udma_eventReset+0x102> @ imm = #0xa
700a3026: e7ff         	b	0x700a3028 <Udma_eventReset+0xf8> @ imm = #-0x2
700a3028: 9809         	ldr	r0, [sp, #0x24]
700a302a: 6800         	ldr	r0, [r0]
700a302c: 2802         	cmp	r0, #0x2
700a302e: d14d         	bne	0x700a30cc <Udma_eventReset+0x19c> @ imm = #0x9a
700a3030: e7ff         	b	0x700a3032 <Udma_eventReset+0x102> @ imm = #-0x2
700a3032: 9809         	ldr	r0, [sp, #0x24]
700a3034: 6880         	ldr	r0, [r0, #0x8]
700a3036: 900b         	str	r0, [sp, #0x2c]
700a3038: 980f         	ldr	r0, [sp, #0x3c]
700a303a: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a303e: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a3042: 9809         	ldr	r0, [sp, #0x24]
700a3044: 6800         	ldr	r0, [r0]
700a3046: 2801         	cmp	r0, #0x1
700a3048: d005         	beq	0x700a3056 <Udma_eventReset+0x126> @ imm = #0xa
700a304a: e7ff         	b	0x700a304c <Udma_eventReset+0x11c> @ imm = #-0x2
700a304c: 9809         	ldr	r0, [sp, #0x24]
700a304e: 6800         	ldr	r0, [r0]
700a3050: 2806         	cmp	r0, #0x6
700a3052: d12e         	bne	0x700a30b2 <Udma_eventReset+0x182> @ imm = #0x5c
700a3054: e7ff         	b	0x700a3056 <Udma_eventReset+0x126> @ imm = #-0x2
700a3056: 980b         	ldr	r0, [sp, #0x2c]
700a3058: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a305c: 8880         	ldrh	r0, [r0, #0x4]
700a305e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3062: 980b         	ldr	r0, [sp, #0x2c]
700a3064: 7800         	ldrb	r0, [r0]
700a3066: 0740         	lsls	r0, r0, #0x1d
700a3068: 2800         	cmp	r0, #0x0
700a306a: d509         	bpl	0x700a3080 <Udma_eventReset+0x150> @ imm = #0x12
700a306c: e7ff         	b	0x700a306e <Udma_eventReset+0x13e> @ imm = #-0x2
700a306e: 980f         	ldr	r0, [sp, #0x3c]
700a3070: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a3074: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3078: 4408         	add	r0, r1
700a307a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a307e: e017         	b	0x700a30b0 <Udma_eventReset+0x180> @ imm = #0x2e
700a3080: 980b         	ldr	r0, [sp, #0x2c]
700a3082: 7800         	ldrb	r0, [r0]
700a3084: 07c0         	lsls	r0, r0, #0x1f
700a3086: b148         	cbz	r0, 0x700a309c <Udma_eventReset+0x16c> @ imm = #0x12
700a3088: e7ff         	b	0x700a308a <Udma_eventReset+0x15a> @ imm = #-0x2
700a308a: 980f         	ldr	r0, [sp, #0x3c]
700a308c: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a3090: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3094: 4408         	add	r0, r1
700a3096: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a309a: e008         	b	0x700a30ae <Udma_eventReset+0x17e> @ imm = #0x10
700a309c: 980f         	ldr	r0, [sp, #0x3c]
700a309e: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a30a2: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a30a6: 4408         	add	r0, r1
700a30a8: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a30ac: e7ff         	b	0x700a30ae <Udma_eventReset+0x17e> @ imm = #-0x2
700a30ae: e7ff         	b	0x700a30b0 <Udma_eventReset+0x180> @ imm = #-0x2
700a30b0: e00b         	b	0x700a30ca <Udma_eventReset+0x19a> @ imm = #0x16
700a30b2: 980b         	ldr	r0, [sp, #0x2c]
700a30b4: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a30b8: 8880         	ldrh	r0, [r0, #0x4]
700a30ba: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a30be: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a30c2: 3014         	adds	r0, #0x14
700a30c4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a30c8: e7ff         	b	0x700a30ca <Udma_eventReset+0x19a> @ imm = #-0x2
700a30ca: e7ff         	b	0x700a30cc <Udma_eventReset+0x19c> @ imm = #-0x2
700a30cc: 9809         	ldr	r0, [sp, #0x24]
700a30ce: 6800         	ldr	r0, [r0]
700a30d0: 2803         	cmp	r0, #0x3
700a30d2: d156         	bne	0x700a3182 <Udma_eventReset+0x252> @ imm = #0xac
700a30d4: e7ff         	b	0x700a30d6 <Udma_eventReset+0x1a6> @ imm = #-0x2
700a30d6: 980f         	ldr	r0, [sp, #0x3c]
700a30d8: 6800         	ldr	r0, [r0]
700a30da: 2802         	cmp	r0, #0x2
700a30dc: d104         	bne	0x700a30e8 <Udma_eventReset+0x1b8> @ imm = #0x8
700a30de: e7ff         	b	0x700a30e0 <Udma_eventReset+0x1b0> @ imm = #-0x2
700a30e0: f04f 30ff    	mov.w	r0, #0xffffffff
700a30e4: 900d         	str	r0, [sp, #0x34]
700a30e6: e04b         	b	0x700a3180 <Udma_eventReset+0x250> @ imm = #0x96
700a30e8: 9809         	ldr	r0, [sp, #0x24]
700a30ea: 6880         	ldr	r0, [r0, #0x8]
700a30ec: 900b         	str	r0, [sp, #0x2c]
700a30ee: 980f         	ldr	r0, [sp, #0x3c]
700a30f0: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a30f4: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a30f8: 980b         	ldr	r0, [sp, #0x2c]
700a30fa: 7800         	ldrb	r0, [r0]
700a30fc: 0740         	lsls	r0, r0, #0x1d
700a30fe: 2800         	cmp	r0, #0x0
700a3100: d50d         	bpl	0x700a311e <Udma_eventReset+0x1ee> @ imm = #0x1a
700a3102: e7ff         	b	0x700a3104 <Udma_eventReset+0x1d4> @ imm = #-0x2
700a3104: 980b         	ldr	r0, [sp, #0x2c]
700a3106: 6ec0         	ldr	r0, [r0, #0x6c]
700a3108: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a310c: 980f         	ldr	r0, [sp, #0x3c]
700a310e: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a3112: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3116: 4408         	add	r0, r1
700a3118: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a311c: e02f         	b	0x700a317e <Udma_eventReset+0x24e> @ imm = #0x5e
700a311e: 980b         	ldr	r0, [sp, #0x2c]
700a3120: 7800         	ldrb	r0, [r0]
700a3122: 0780         	lsls	r0, r0, #0x1e
700a3124: 2800         	cmp	r0, #0x0
700a3126: d50d         	bpl	0x700a3144 <Udma_eventReset+0x214> @ imm = #0x1a
700a3128: e7ff         	b	0x700a312a <Udma_eventReset+0x1fa> @ imm = #-0x2
700a312a: 980b         	ldr	r0, [sp, #0x2c]
700a312c: 6f00         	ldr	r0, [r0, #0x70]
700a312e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3132: 980f         	ldr	r0, [sp, #0x3c]
700a3134: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a3138: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a313c: 4408         	add	r0, r1
700a313e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3142: e01b         	b	0x700a317c <Udma_eventReset+0x24c> @ imm = #0x36
700a3144: 980b         	ldr	r0, [sp, #0x2c]
700a3146: 7800         	ldrb	r0, [r0]
700a3148: 07c0         	lsls	r0, r0, #0x1f
700a314a: b168         	cbz	r0, 0x700a3168 <Udma_eventReset+0x238> @ imm = #0x1a
700a314c: e7ff         	b	0x700a314e <Udma_eventReset+0x21e> @ imm = #-0x2
700a314e: 980b         	ldr	r0, [sp, #0x2c]
700a3150: 6ec0         	ldr	r0, [r0, #0x6c]
700a3152: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3156: 980f         	ldr	r0, [sp, #0x3c]
700a3158: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a315c: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3160: 4408         	add	r0, r1
700a3162: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3166: e008         	b	0x700a317a <Udma_eventReset+0x24a> @ imm = #0x10
700a3168: 980f         	ldr	r0, [sp, #0x3c]
700a316a: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a316e: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a3172: 2000         	movs	r0, #0x0
700a3174: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3178: e7ff         	b	0x700a317a <Udma_eventReset+0x24a> @ imm = #-0x2
700a317a: e7ff         	b	0x700a317c <Udma_eventReset+0x24c> @ imm = #-0x2
700a317c: e7ff         	b	0x700a317e <Udma_eventReset+0x24e> @ imm = #-0x2
700a317e: e7ff         	b	0x700a3180 <Udma_eventReset+0x250> @ imm = #-0x2
700a3180: e7ff         	b	0x700a3182 <Udma_eventReset+0x252> @ imm = #-0x2
700a3182: 9809         	ldr	r0, [sp, #0x24]
700a3184: 6800         	ldr	r0, [r0]
700a3186: 2804         	cmp	r0, #0x4
700a3188: d130         	bne	0x700a31ec <Udma_eventReset+0x2bc> @ imm = #0x60
700a318a: e7ff         	b	0x700a318c <Udma_eventReset+0x25c> @ imm = #-0x2
700a318c: 9809         	ldr	r0, [sp, #0x24]
700a318e: 68c0         	ldr	r0, [r0, #0xc]
700a3190: 900a         	str	r0, [sp, #0x28]
700a3192: 980f         	ldr	r0, [sp, #0x3c]
700a3194: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a3198: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a319c: 980a         	ldr	r0, [sp, #0x28]
700a319e: 8880         	ldrh	r0, [r0, #0x4]
700a31a0: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a31a4: 980f         	ldr	r0, [sp, #0x3c]
700a31a6: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a31aa: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a31ae: 4408         	add	r0, r1
700a31b0: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a31b4: 980a         	ldr	r0, [sp, #0x28]
700a31b6: 6dc0         	ldr	r0, [r0, #0x5c]
700a31b8: 2804         	cmp	r0, #0x4
700a31ba: d316         	blo	0x700a31ea <Udma_eventReset+0x2ba> @ imm = #0x2c
700a31bc: e7ff         	b	0x700a31be <Udma_eventReset+0x28e> @ imm = #-0x2
700a31be: 980a         	ldr	r0, [sp, #0x28]
700a31c0: 6dc0         	ldr	r0, [r0, #0x5c]
700a31c2: 2807         	cmp	r0, #0x7
700a31c4: d811         	bhi	0x700a31ea <Udma_eventReset+0x2ba> @ imm = #0x22
700a31c6: e7ff         	b	0x700a31c8 <Udma_eventReset+0x298> @ imm = #-0x2
700a31c8: 980f         	ldr	r0, [sp, #0x3c]
700a31ca: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a31ce: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a31d2: 1a40         	subs	r0, r0, r1
700a31d4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a31d8: 980f         	ldr	r0, [sp, #0x3c]
700a31da: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a31de: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a31e2: 4408         	add	r0, r1
700a31e4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a31e8: e7ff         	b	0x700a31ea <Udma_eventReset+0x2ba> @ imm = #-0x2
700a31ea: e7ff         	b	0x700a31ec <Udma_eventReset+0x2bc> @ imm = #-0x2
700a31ec: 980d         	ldr	r0, [sp, #0x34]
700a31ee: b9b0         	cbnz	r0, 0x700a321e <Udma_eventReset+0x2ee> @ imm = #0x2c
700a31f0: e7ff         	b	0x700a31f2 <Udma_eventReset+0x2c2> @ imm = #-0x2
700a31f2: 980f         	ldr	r0, [sp, #0x3c]
700a31f4: 6800         	ldr	r0, [r0]
700a31f6: b130         	cbz	r0, 0x700a3206 <Udma_eventReset+0x2d6> @ imm = #0xc
700a31f8: e7ff         	b	0x700a31fa <Udma_eventReset+0x2ca> @ imm = #-0x2
700a31fa: 9809         	ldr	r0, [sp, #0x24]
700a31fc: 6800         	ldr	r0, [r0]
700a31fe: 2805         	cmp	r0, #0x5
700a3200: d101         	bne	0x700a3206 <Udma_eventReset+0x2d6> @ imm = #0x2
700a3202: e7ff         	b	0x700a3204 <Udma_eventReset+0x2d4> @ imm = #-0x2
700a3204: e00a         	b	0x700a321c <Udma_eventReset+0x2ec> @ imm = #0x14
700a3206: a802         	add	r0, sp, #0x8
700a3208: f04f 31ff    	mov.w	r1, #0xffffffff
700a320c: f011 ff78    	bl	0x700b5100 <Sciclient_rmIrqRelease> @ imm = #0x11ef0
700a3210: 900d         	str	r0, [sp, #0x34]
700a3212: 980d         	ldr	r0, [sp, #0x34]
700a3214: b108         	cbz	r0, 0x700a321a <Udma_eventReset+0x2ea> @ imm = #0x2
700a3216: e7ff         	b	0x700a3218 <Udma_eventReset+0x2e8> @ imm = #-0x2
700a3218: e7ff         	b	0x700a321a <Udma_eventReset+0x2ea> @ imm = #-0x2
700a321a: e7ff         	b	0x700a321c <Udma_eventReset+0x2ec> @ imm = #-0x2
700a321c: e7ff         	b	0x700a321e <Udma_eventReset+0x2ee> @ imm = #-0x2
700a321e: 980d         	ldr	r0, [sp, #0x34]
700a3220: b010         	add	sp, #0x40
700a3222: bd80         	pop	{r7, pc}

700a3224 <_tx_thread_interrupt_restore>:
700a3224: e121f000     	msr	CPSR_c, r0
700a3228: e12fff1e     	bx	lr
700a322c: 00000000     	andeq	r0, r0, r0

700a3230 <_tx_thread_system_ni_suspend>:
700a3230: b580         	push	{r7, lr}
700a3232: b08a         	sub	sp, #0x28
700a3234: 9009         	str	r0, [sp, #0x24]
700a3236: 9108         	str	r1, [sp, #0x20]
700a3238: f64a 2034    	movw	r0, #0xaa34
700a323c: f2c7 0008    	movt	r0, #0x7008
700a3240: 6800         	ldr	r0, [r0]
700a3242: 9000         	str	r0, [sp]
700a3244: 9809         	ldr	r0, [sp, #0x24]
700a3246: 9900         	ldr	r1, [sp]
700a3248: 4288         	cmp	r0, r1
700a324a: d118         	bne	0x700a327e <_tx_thread_system_ni_suspend+0x4e> @ imm = #0x30
700a324c: e7ff         	b	0x700a324e <_tx_thread_system_ni_suspend+0x1e> @ imm = #-0x2
700a324e: 9808         	ldr	r0, [sp, #0x20]
700a3250: b168         	cbz	r0, 0x700a326e <_tx_thread_system_ni_suspend+0x3e> @ imm = #0x1a
700a3252: e7ff         	b	0x700a3254 <_tx_thread_system_ni_suspend+0x24> @ imm = #-0x2
700a3254: 9808         	ldr	r0, [sp, #0x20]
700a3256: 3001         	adds	r0, #0x1
700a3258: b140         	cbz	r0, 0x700a326c <_tx_thread_system_ni_suspend+0x3c> @ imm = #0x10
700a325a: e7ff         	b	0x700a325c <_tx_thread_system_ni_suspend+0x2c> @ imm = #-0x2
700a325c: 9808         	ldr	r0, [sp, #0x20]
700a325e: 9909         	ldr	r1, [sp, #0x24]
700a3260: 6508         	str	r0, [r1, #0x50]
700a3262: 9809         	ldr	r0, [sp, #0x24]
700a3264: 3050         	adds	r0, #0x50
700a3266: f009 fe3b    	bl	0x700acee0 <_tx_timer_system_activate> @ imm = #0x9c76
700a326a: e7ff         	b	0x700a326c <_tx_thread_system_ni_suspend+0x3c> @ imm = #-0x2
700a326c: e7ff         	b	0x700a326e <_tx_thread_system_ni_suspend+0x3e> @ imm = #-0x2
700a326e: 9809         	ldr	r0, [sp, #0x24]
700a3270: 69c0         	ldr	r0, [r0, #0x1c]
700a3272: f64a 216c    	movw	r1, #0xaa6c
700a3276: f2c7 0108    	movt	r1, #0x7008
700a327a: 6008         	str	r0, [r1]
700a327c: e7ff         	b	0x700a327e <_tx_thread_system_ni_suspend+0x4e> @ imm = #-0x2
700a327e: 9809         	ldr	r0, [sp, #0x24]
700a3280: 6b00         	ldr	r0, [r0, #0x30]
700a3282: 9007         	str	r0, [sp, #0x1c]
700a3284: 9809         	ldr	r0, [sp, #0x24]
700a3286: 6a00         	ldr	r0, [r0, #0x20]
700a3288: 9002         	str	r0, [sp, #0x8]
700a328a: 9802         	ldr	r0, [sp, #0x8]
700a328c: 9909         	ldr	r1, [sp, #0x24]
700a328e: 4288         	cmp	r0, r1
700a3290: d01e         	beq	0x700a32d0 <_tx_thread_system_ni_suspend+0xa0> @ imm = #0x3c
700a3292: e7ff         	b	0x700a3294 <_tx_thread_system_ni_suspend+0x64> @ imm = #-0x2
700a3294: 9809         	ldr	r0, [sp, #0x24]
700a3296: 6a40         	ldr	r0, [r0, #0x24]
700a3298: 9001         	str	r0, [sp, #0x4]
700a329a: 9801         	ldr	r0, [sp, #0x4]
700a329c: 9902         	ldr	r1, [sp, #0x8]
700a329e: 6248         	str	r0, [r1, #0x24]
700a32a0: 9802         	ldr	r0, [sp, #0x8]
700a32a2: 9901         	ldr	r1, [sp, #0x4]
700a32a4: 6208         	str	r0, [r1, #0x20]
700a32a6: 9907         	ldr	r1, [sp, #0x1c]
700a32a8: f64a 0004    	movw	r0, #0xa804
700a32ac: f2c7 0008    	movt	r0, #0x7008
700a32b0: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a32b4: 9909         	ldr	r1, [sp, #0x24]
700a32b6: 4288         	cmp	r0, r1
700a32b8: d109         	bne	0x700a32ce <_tx_thread_system_ni_suspend+0x9e> @ imm = #0x12
700a32ba: e7ff         	b	0x700a32bc <_tx_thread_system_ni_suspend+0x8c> @ imm = #-0x2
700a32bc: 9802         	ldr	r0, [sp, #0x8]
700a32be: 9a07         	ldr	r2, [sp, #0x1c]
700a32c0: f64a 0104    	movw	r1, #0xa804
700a32c4: f2c7 0108    	movt	r1, #0x7008
700a32c8: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a32cc: e7ff         	b	0x700a32ce <_tx_thread_system_ni_suspend+0x9e> @ imm = #-0x2
700a32ce: e0d1         	b	0x700a3474 <_tx_thread_system_ni_suspend+0x244> @ imm = #0x1a2
700a32d0: 9a07         	ldr	r2, [sp, #0x1c]
700a32d2: f64a 0004    	movw	r0, #0xa804
700a32d6: f2c7 0008    	movt	r0, #0x7008
700a32da: 2100         	movs	r1, #0x0
700a32dc: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700a32e0: 9a07         	ldr	r2, [sp, #0x1c]
700a32e2: 2001         	movs	r0, #0x1
700a32e4: 4090         	lsls	r0, r2
700a32e6: 9004         	str	r0, [sp, #0x10]
700a32e8: f64a 2048    	movw	r0, #0xaa48
700a32ec: f2c7 0008    	movt	r0, #0x7008
700a32f0: 6802         	ldr	r2, [r0]
700a32f2: 9b04         	ldr	r3, [sp, #0x10]
700a32f4: ea22 0203    	bic.w	r2, r2, r3
700a32f8: 6002         	str	r2, [r0]
700a32fa: 9106         	str	r1, [sp, #0x18]
700a32fc: 6800         	ldr	r0, [r0]
700a32fe: 9005         	str	r0, [sp, #0x14]
700a3300: 9805         	ldr	r0, [sp, #0x14]
700a3302: bb08         	cbnz	r0, 0x700a3348 <_tx_thread_system_ni_suspend+0x118> @ imm = #0x42
700a3304: e7ff         	b	0x700a3306 <_tx_thread_system_ni_suspend+0xd6> @ imm = #-0x2
700a3306: f64a 213c    	movw	r1, #0xaa3c
700a330a: f2c7 0108    	movt	r1, #0x7008
700a330e: 2020         	movs	r0, #0x20
700a3310: 6008         	str	r0, [r1]
700a3312: f64a 2138    	movw	r1, #0xaa38
700a3316: f2c7 0108    	movt	r1, #0x7008
700a331a: 2000         	movs	r0, #0x0
700a331c: 6008         	str	r0, [r1]
700a331e: f64a 2044    	movw	r0, #0xaa44
700a3322: f2c7 0008    	movt	r0, #0x7008
700a3326: 6800         	ldr	r0, [r0]
700a3328: 9003         	str	r0, [sp, #0xc]
700a332a: 9803         	ldr	r0, [sp, #0xc]
700a332c: f248 3148    	movw	r1, #0x8348
700a3330: f2c7 010b    	movt	r1, #0x700b
700a3334: 6809         	ldr	r1, [r1]
700a3336: 4308         	orrs	r0, r1
700a3338: 9003         	str	r0, [sp, #0xc]
700a333a: 9803         	ldr	r0, [sp, #0xc]
700a333c: b918         	cbnz	r0, 0x700a3346 <_tx_thread_system_ni_suspend+0x116> @ imm = #0x6
700a333e: e7ff         	b	0x700a3340 <_tx_thread_system_ni_suspend+0x110> @ imm = #-0x2
700a3340: f00f ebb6    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0xf76c
700a3344: e7ff         	b	0x700a3346 <_tx_thread_system_ni_suspend+0x116> @ imm = #-0x2
700a3346: e0e2         	b	0x700a350e <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x1c4
700a3348: 2000         	movs	r0, #0x0
700a334a: 9004         	str	r0, [sp, #0x10]
700a334c: 9805         	ldr	r0, [sp, #0x14]
700a334e: 4241         	rsbs	r1, r0, #0
700a3350: 4008         	ands	r0, r1
700a3352: 9005         	str	r0, [sp, #0x14]
700a3354: 9805         	ldr	r0, [sp, #0x14]
700a3356: 280f         	cmp	r0, #0xf
700a3358: d811         	bhi	0x700a337e <_tx_thread_system_ni_suspend+0x14e> @ imm = #0x22
700a335a: e7ff         	b	0x700a335c <_tx_thread_system_ni_suspend+0x12c> @ imm = #-0x2
700a335c: 9805         	ldr	r0, [sp, #0x14]
700a335e: 2804         	cmp	r0, #0x4
700a3360: d307         	blo	0x700a3372 <_tx_thread_system_ni_suspend+0x142> @ imm = #0xe
700a3362: e7ff         	b	0x700a3364 <_tx_thread_system_ni_suspend+0x134> @ imm = #-0x2
700a3364: 9805         	ldr	r0, [sp, #0x14]
700a3366: 0880         	lsrs	r0, r0, #0x2
700a3368: 9005         	str	r0, [sp, #0x14]
700a336a: 9804         	ldr	r0, [sp, #0x10]
700a336c: 3002         	adds	r0, #0x2
700a336e: 9004         	str	r0, [sp, #0x10]
700a3370: e7ff         	b	0x700a3372 <_tx_thread_system_ni_suspend+0x142> @ imm = #-0x2
700a3372: 9804         	ldr	r0, [sp, #0x10]
700a3374: 9905         	ldr	r1, [sp, #0x14]
700a3376: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a337a: 9004         	str	r0, [sp, #0x10]
700a337c: e070         	b	0x700a3460 <_tx_thread_system_ni_suspend+0x230> @ imm = #0xe0
700a337e: 9805         	ldr	r0, [sp, #0x14]
700a3380: 28ff         	cmp	r0, #0xff
700a3382: d817         	bhi	0x700a33b4 <_tx_thread_system_ni_suspend+0x184> @ imm = #0x2e
700a3384: e7ff         	b	0x700a3386 <_tx_thread_system_ni_suspend+0x156> @ imm = #-0x2
700a3386: 9805         	ldr	r0, [sp, #0x14]
700a3388: 0900         	lsrs	r0, r0, #0x4
700a338a: 9005         	str	r0, [sp, #0x14]
700a338c: 9804         	ldr	r0, [sp, #0x10]
700a338e: 3004         	adds	r0, #0x4
700a3390: 9004         	str	r0, [sp, #0x10]
700a3392: 9805         	ldr	r0, [sp, #0x14]
700a3394: 2804         	cmp	r0, #0x4
700a3396: d307         	blo	0x700a33a8 <_tx_thread_system_ni_suspend+0x178> @ imm = #0xe
700a3398: e7ff         	b	0x700a339a <_tx_thread_system_ni_suspend+0x16a> @ imm = #-0x2
700a339a: 9805         	ldr	r0, [sp, #0x14]
700a339c: 0880         	lsrs	r0, r0, #0x2
700a339e: 9005         	str	r0, [sp, #0x14]
700a33a0: 9804         	ldr	r0, [sp, #0x10]
700a33a2: 3002         	adds	r0, #0x2
700a33a4: 9004         	str	r0, [sp, #0x10]
700a33a6: e7ff         	b	0x700a33a8 <_tx_thread_system_ni_suspend+0x178> @ imm = #-0x2
700a33a8: 9804         	ldr	r0, [sp, #0x10]
700a33aa: 9905         	ldr	r1, [sp, #0x14]
700a33ac: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a33b0: 9004         	str	r0, [sp, #0x10]
700a33b2: e054         	b	0x700a345e <_tx_thread_system_ni_suspend+0x22e> @ imm = #0xa8
700a33b4: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a33b8: bb10         	cbnz	r0, 0x700a3400 <_tx_thread_system_ni_suspend+0x1d0> @ imm = #0x44
700a33ba: e7ff         	b	0x700a33bc <_tx_thread_system_ni_suspend+0x18c> @ imm = #-0x2
700a33bc: 9805         	ldr	r0, [sp, #0x14]
700a33be: 0a00         	lsrs	r0, r0, #0x8
700a33c0: 9005         	str	r0, [sp, #0x14]
700a33c2: 9804         	ldr	r0, [sp, #0x10]
700a33c4: 3008         	adds	r0, #0x8
700a33c6: 9004         	str	r0, [sp, #0x10]
700a33c8: 9805         	ldr	r0, [sp, #0x14]
700a33ca: 2810         	cmp	r0, #0x10
700a33cc: d307         	blo	0x700a33de <_tx_thread_system_ni_suspend+0x1ae> @ imm = #0xe
700a33ce: e7ff         	b	0x700a33d0 <_tx_thread_system_ni_suspend+0x1a0> @ imm = #-0x2
700a33d0: 9805         	ldr	r0, [sp, #0x14]
700a33d2: 0900         	lsrs	r0, r0, #0x4
700a33d4: 9005         	str	r0, [sp, #0x14]
700a33d6: 9804         	ldr	r0, [sp, #0x10]
700a33d8: 3004         	adds	r0, #0x4
700a33da: 9004         	str	r0, [sp, #0x10]
700a33dc: e7ff         	b	0x700a33de <_tx_thread_system_ni_suspend+0x1ae> @ imm = #-0x2
700a33de: 9805         	ldr	r0, [sp, #0x14]
700a33e0: 2804         	cmp	r0, #0x4
700a33e2: d307         	blo	0x700a33f4 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #0xe
700a33e4: e7ff         	b	0x700a33e6 <_tx_thread_system_ni_suspend+0x1b6> @ imm = #-0x2
700a33e6: 9805         	ldr	r0, [sp, #0x14]
700a33e8: 0880         	lsrs	r0, r0, #0x2
700a33ea: 9005         	str	r0, [sp, #0x14]
700a33ec: 9804         	ldr	r0, [sp, #0x10]
700a33ee: 3002         	adds	r0, #0x2
700a33f0: 9004         	str	r0, [sp, #0x10]
700a33f2: e7ff         	b	0x700a33f4 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #-0x2
700a33f4: 9804         	ldr	r0, [sp, #0x10]
700a33f6: 9905         	ldr	r1, [sp, #0x14]
700a33f8: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a33fc: 9004         	str	r0, [sp, #0x10]
700a33fe: e02d         	b	0x700a345c <_tx_thread_system_ni_suspend+0x22c> @ imm = #0x5a
700a3400: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3404: 9005         	str	r0, [sp, #0x14]
700a3406: 9804         	ldr	r0, [sp, #0x10]
700a3408: 3010         	adds	r0, #0x10
700a340a: 9004         	str	r0, [sp, #0x10]
700a340c: 9805         	ldr	r0, [sp, #0x14]
700a340e: f5b0 7f80    	cmp.w	r0, #0x100
700a3412: d307         	blo	0x700a3424 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #0xe
700a3414: e7ff         	b	0x700a3416 <_tx_thread_system_ni_suspend+0x1e6> @ imm = #-0x2
700a3416: 9805         	ldr	r0, [sp, #0x14]
700a3418: 0a00         	lsrs	r0, r0, #0x8
700a341a: 9005         	str	r0, [sp, #0x14]
700a341c: 9804         	ldr	r0, [sp, #0x10]
700a341e: 3008         	adds	r0, #0x8
700a3420: 9004         	str	r0, [sp, #0x10]
700a3422: e7ff         	b	0x700a3424 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #-0x2
700a3424: 9805         	ldr	r0, [sp, #0x14]
700a3426: 2810         	cmp	r0, #0x10
700a3428: d307         	blo	0x700a343a <_tx_thread_system_ni_suspend+0x20a> @ imm = #0xe
700a342a: e7ff         	b	0x700a342c <_tx_thread_system_ni_suspend+0x1fc> @ imm = #-0x2
700a342c: 9805         	ldr	r0, [sp, #0x14]
700a342e: 0900         	lsrs	r0, r0, #0x4
700a3430: 9005         	str	r0, [sp, #0x14]
700a3432: 9804         	ldr	r0, [sp, #0x10]
700a3434: 3004         	adds	r0, #0x4
700a3436: 9004         	str	r0, [sp, #0x10]
700a3438: e7ff         	b	0x700a343a <_tx_thread_system_ni_suspend+0x20a> @ imm = #-0x2
700a343a: 9805         	ldr	r0, [sp, #0x14]
700a343c: 2804         	cmp	r0, #0x4
700a343e: d307         	blo	0x700a3450 <_tx_thread_system_ni_suspend+0x220> @ imm = #0xe
700a3440: e7ff         	b	0x700a3442 <_tx_thread_system_ni_suspend+0x212> @ imm = #-0x2
700a3442: 9805         	ldr	r0, [sp, #0x14]
700a3444: 0880         	lsrs	r0, r0, #0x2
700a3446: 9005         	str	r0, [sp, #0x14]
700a3448: 9804         	ldr	r0, [sp, #0x10]
700a344a: 3002         	adds	r0, #0x2
700a344c: 9004         	str	r0, [sp, #0x10]
700a344e: e7ff         	b	0x700a3450 <_tx_thread_system_ni_suspend+0x220> @ imm = #-0x2
700a3450: 9804         	ldr	r0, [sp, #0x10]
700a3452: 9905         	ldr	r1, [sp, #0x14]
700a3454: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a3458: 9004         	str	r0, [sp, #0x10]
700a345a: e7ff         	b	0x700a345c <_tx_thread_system_ni_suspend+0x22c> @ imm = #-0x2
700a345c: e7ff         	b	0x700a345e <_tx_thread_system_ni_suspend+0x22e> @ imm = #-0x2
700a345e: e7ff         	b	0x700a3460 <_tx_thread_system_ni_suspend+0x230> @ imm = #-0x2
700a3460: 9806         	ldr	r0, [sp, #0x18]
700a3462: 9904         	ldr	r1, [sp, #0x10]
700a3464: 4408         	add	r0, r1
700a3466: f64a 213c    	movw	r1, #0xaa3c
700a346a: f2c7 0108    	movt	r1, #0x7008
700a346e: 6008         	str	r0, [r1]
700a3470: e7ff         	b	0x700a3472 <_tx_thread_system_ni_suspend+0x242> @ imm = #-0x2
700a3472: e7ff         	b	0x700a3474 <_tx_thread_system_ni_suspend+0x244> @ imm = #-0x2
700a3474: 9809         	ldr	r0, [sp, #0x24]
700a3476: f64a 2138    	movw	r1, #0xaa38
700a347a: f2c7 0108    	movt	r1, #0x7008
700a347e: 6809         	ldr	r1, [r1]
700a3480: 4288         	cmp	r0, r1
700a3482: d125         	bne	0x700a34d0 <_tx_thread_system_ni_suspend+0x2a0> @ imm = #0x4a
700a3484: e7ff         	b	0x700a3486 <_tx_thread_system_ni_suspend+0x256> @ imm = #-0x2
700a3486: f64a 203c    	movw	r0, #0xaa3c
700a348a: f2c7 0008    	movt	r0, #0x7008
700a348e: 6801         	ldr	r1, [r0]
700a3490: f64a 0004    	movw	r0, #0xa804
700a3494: f2c7 0008    	movt	r0, #0x7008
700a3498: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a349c: f64a 2138    	movw	r1, #0xaa38
700a34a0: f2c7 0108    	movt	r1, #0x7008
700a34a4: 6008         	str	r0, [r1]
700a34a6: f64a 2044    	movw	r0, #0xaa44
700a34aa: f2c7 0008    	movt	r0, #0x7008
700a34ae: 6800         	ldr	r0, [r0]
700a34b0: 9003         	str	r0, [sp, #0xc]
700a34b2: 9803         	ldr	r0, [sp, #0xc]
700a34b4: f248 3148    	movw	r1, #0x8348
700a34b8: f2c7 010b    	movt	r1, #0x700b
700a34bc: 6809         	ldr	r1, [r1]
700a34be: 4308         	orrs	r0, r1
700a34c0: 9003         	str	r0, [sp, #0xc]
700a34c2: 9803         	ldr	r0, [sp, #0xc]
700a34c4: b918         	cbnz	r0, 0x700a34ce <_tx_thread_system_ni_suspend+0x29e> @ imm = #0x6
700a34c6: e7ff         	b	0x700a34c8 <_tx_thread_system_ni_suspend+0x298> @ imm = #-0x2
700a34c8: f00f eaf2    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0xf5e4
700a34cc: e7ff         	b	0x700a34ce <_tx_thread_system_ni_suspend+0x29e> @ imm = #-0x2
700a34ce: e01e         	b	0x700a350e <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x3c
700a34d0: 9800         	ldr	r0, [sp]
700a34d2: f64a 2138    	movw	r1, #0xaa38
700a34d6: f2c7 0108    	movt	r1, #0x7008
700a34da: 6809         	ldr	r1, [r1]
700a34dc: 4288         	cmp	r0, r1
700a34de: d015         	beq	0x700a350c <_tx_thread_system_ni_suspend+0x2dc> @ imm = #0x2a
700a34e0: e7ff         	b	0x700a34e2 <_tx_thread_system_ni_suspend+0x2b2> @ imm = #-0x2
700a34e2: f64a 2044    	movw	r0, #0xaa44
700a34e6: f2c7 0008    	movt	r0, #0x7008
700a34ea: 6800         	ldr	r0, [r0]
700a34ec: 9003         	str	r0, [sp, #0xc]
700a34ee: 9803         	ldr	r0, [sp, #0xc]
700a34f0: f248 3148    	movw	r1, #0x8348
700a34f4: f2c7 010b    	movt	r1, #0x700b
700a34f8: 6809         	ldr	r1, [r1]
700a34fa: 4308         	orrs	r0, r1
700a34fc: 9003         	str	r0, [sp, #0xc]
700a34fe: 9803         	ldr	r0, [sp, #0xc]
700a3500: b918         	cbnz	r0, 0x700a350a <_tx_thread_system_ni_suspend+0x2da> @ imm = #0x6
700a3502: e7ff         	b	0x700a3504 <_tx_thread_system_ni_suspend+0x2d4> @ imm = #-0x2
700a3504: f00f ead4    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0xf5a8
700a3508: e7ff         	b	0x700a350a <_tx_thread_system_ni_suspend+0x2da> @ imm = #-0x2
700a350a: e7ff         	b	0x700a350c <_tx_thread_system_ni_suspend+0x2dc> @ imm = #-0x2
700a350c: e7ff         	b	0x700a350e <_tx_thread_system_ni_suspend+0x2de> @ imm = #-0x2
700a350e: b00a         	add	sp, #0x28
700a3510: bd80         	pop	{r7, pc}
700a3512: 0000         	movs	r0, r0

700a3514 <$Ven$TA$L$PI$$HwiP_enable>:
700a3514: f8df f000    	ldr.w	pc, [pc, #0x0]          @ 0x700a3518 <$Ven$TA$L$PI$$HwiP_enable+0x4>
700a3518: 94 5f 0b 70  	.word	0x700b5f94
700a351c: 00 00 00 00  	.word	0x00000000

700a3520 <Sciclient_service>:
700a3520: b580         	push	{r7, lr}
700a3522: b094         	sub	sp, #0x50
700a3524: 9013         	str	r0, [sp, #0x4c]
700a3526: 9112         	str	r1, [sp, #0x48]
700a3528: 2000         	movs	r0, #0x0
700a352a: 9011         	str	r0, [sp, #0x44]
700a352c: 210f         	movs	r1, #0xf
700a352e: 9110         	str	r1, [sp, #0x40]
700a3530: 900f         	str	r0, [sp, #0x3c]
700a3532: f248 21d8    	movw	r1, #0x82d8
700a3536: f2c7 010b    	movt	r1, #0x700b
700a353a: 6809         	ldr	r1, [r1]
700a353c: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a3540: 900d         	str	r0, [sp, #0x34]
700a3542: 900c         	str	r0, [sp, #0x30]
700a3544: 900b         	str	r0, [sp, #0x2c]
700a3546: 9007         	str	r0, [sp, #0x1c]
700a3548: 9813         	ldr	r0, [sp, #0x4c]
700a354a: b138         	cbz	r0, 0x700a355c <Sciclient_service+0x3c> @ imm = #0xe
700a354c: e7ff         	b	0x700a354e <Sciclient_service+0x2e> @ imm = #-0x2
700a354e: 9812         	ldr	r0, [sp, #0x48]
700a3550: b120         	cbz	r0, 0x700a355c <Sciclient_service+0x3c> @ imm = #0x8
700a3552: e7ff         	b	0x700a3554 <Sciclient_service+0x34> @ imm = #-0x2
700a3554: 9813         	ldr	r0, [sp, #0x4c]
700a3556: 6880         	ldr	r0, [r0, #0x8]
700a3558: b920         	cbnz	r0, 0x700a3564 <Sciclient_service+0x44> @ imm = #0x8
700a355a: e7ff         	b	0x700a355c <Sciclient_service+0x3c> @ imm = #-0x2
700a355c: f04f 30ff    	mov.w	r0, #0xffffffff
700a3560: 9011         	str	r0, [sp, #0x44]
700a3562: e09e         	b	0x700a36a2 <Sciclient_service+0x182> @ imm = #0x13c
700a3564: 9813         	ldr	r0, [sp, #0x4c]
700a3566: 8800         	ldrh	r0, [r0]
700a3568: f009 fe0a    	bl	0x700ad180 <Sciclient_getCurrentContext> @ imm = #0x9c14
700a356c: 9010         	str	r0, [sp, #0x40]
700a356e: 9810         	ldr	r0, [sp, #0x40]
700a3570: 280e         	cmp	r0, #0xe
700a3572: f200 8091    	bhi.w	0x700a3698 <Sciclient_service+0x178> @ imm = #0x122
700a3576: e7ff         	b	0x700a3578 <Sciclient_service+0x58> @ imm = #-0x2
700a3578: 9810         	ldr	r0, [sp, #0x40]
700a357a: f011 fb79    	bl	0x700b4c70 <Sciclient_getTxThreadId> @ imm = #0x116f2
700a357e: 900a         	str	r0, [sp, #0x28]
700a3580: 9810         	ldr	r0, [sp, #0x40]
700a3582: f011 fb65    	bl	0x700b4c50 <Sciclient_getRxThreadId> @ imm = #0x116ca
700a3586: 9009         	str	r0, [sp, #0x24]
700a3588: 9810         	ldr	r0, [sp, #0x40]
700a358a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a358e: f646 5040    	movw	r0, #0x6d40
700a3592: f2c7 000b    	movt	r0, #0x700b
700a3596: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a359a: b938         	cbnz	r0, 0x700a35ac <Sciclient_service+0x8c> @ imm = #0xe
700a359c: e7ff         	b	0x700a359e <Sciclient_service+0x7e> @ imm = #-0x2
700a359e: f248 3184    	movw	r1, #0x8384
700a35a2: f2c7 010b    	movt	r1, #0x700b
700a35a6: 2001         	movs	r0, #0x1
700a35a8: 7008         	strb	r0, [r1]
700a35aa: e006         	b	0x700a35ba <Sciclient_service+0x9a> @ imm = #0xc
700a35ac: f248 3184    	movw	r1, #0x8384
700a35b0: f2c7 010b    	movt	r1, #0x700b
700a35b4: 2000         	movs	r0, #0x0
700a35b6: 7008         	strb	r0, [r1]
700a35b8: e7ff         	b	0x700a35ba <Sciclient_service+0x9a> @ imm = #-0x2
700a35ba: f248 2050    	movw	r0, #0x8250
700a35be: f2c7 000b    	movt	r0, #0x700b
700a35c2: f010 fef5    	bl	0x700b43b0 <CSL_secProxyGetMaxMsgSize> @ imm = #0x10dea
700a35c6: 3804         	subs	r0, #0x4
700a35c8: f248 21d8    	movw	r1, #0x82d8
700a35cc: f2c7 010b    	movt	r1, #0x700b
700a35d0: 6148         	str	r0, [r1, #0x14]
700a35d2: 9810         	ldr	r0, [sp, #0x40]
700a35d4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a35d8: f646 5040    	movw	r0, #0x6d40
700a35dc: f2c7 000b    	movt	r0, #0x700b
700a35e0: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a35e4: b940         	cbnz	r0, 0x700a35f8 <Sciclient_service+0xd8> @ imm = #0x10
700a35e6: e7ff         	b	0x700a35e8 <Sciclient_service+0xc8> @ imm = #-0x2
700a35e8: 2000         	movs	r0, #0x0
700a35ea: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a35ee: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a35f2: a805         	add	r0, sp, #0x14
700a35f4: 9007         	str	r0, [sp, #0x1c]
700a35f6: e7ff         	b	0x700a35f8 <Sciclient_service+0xd8> @ imm = #-0x2
700a35f8: 9813         	ldr	r0, [sp, #0x4c]
700a35fa: 68c0         	ldr	r0, [r0, #0xc]
700a35fc: b128         	cbz	r0, 0x700a360a <Sciclient_service+0xea> @ imm = #0xa
700a35fe: e7ff         	b	0x700a3600 <Sciclient_service+0xe0> @ imm = #-0x2
700a3600: 9813         	ldr	r0, [sp, #0x4c]
700a3602: 68c0         	ldr	r0, [r0, #0xc]
700a3604: 3808         	subs	r0, #0x8
700a3606: 900d         	str	r0, [sp, #0x34]
700a3608: e002         	b	0x700a3610 <Sciclient_service+0xf0> @ imm = #0x4
700a360a: 2000         	movs	r0, #0x0
700a360c: 900d         	str	r0, [sp, #0x34]
700a360e: e7ff         	b	0x700a3610 <Sciclient_service+0xf0> @ imm = #-0x2
700a3610: 980d         	ldr	r0, [sp, #0x34]
700a3612: f248 21d8    	movw	r1, #0x82d8
700a3616: f2c7 010b    	movt	r1, #0x700b
700a361a: 6949         	ldr	r1, [r1, #0x14]
700a361c: 3908         	subs	r1, #0x8
700a361e: 4288         	cmp	r0, r1
700a3620: d904         	bls	0x700a362c <Sciclient_service+0x10c> @ imm = #0x8
700a3622: e7ff         	b	0x700a3624 <Sciclient_service+0x104> @ imm = #-0x2
700a3624: f04f 30ff    	mov.w	r0, #0xffffffff
700a3628: 9011         	str	r0, [sp, #0x44]
700a362a: e7ff         	b	0x700a362c <Sciclient_service+0x10c> @ imm = #-0x2
700a362c: 980d         	ldr	r0, [sp, #0x34]
700a362e: b140         	cbz	r0, 0x700a3642 <Sciclient_service+0x122> @ imm = #0x10
700a3630: e7ff         	b	0x700a3632 <Sciclient_service+0x112> @ imm = #-0x2
700a3632: 9813         	ldr	r0, [sp, #0x4c]
700a3634: 6880         	ldr	r0, [r0, #0x8]
700a3636: b920         	cbnz	r0, 0x700a3642 <Sciclient_service+0x122> @ imm = #0x8
700a3638: e7ff         	b	0x700a363a <Sciclient_service+0x11a> @ imm = #-0x2
700a363a: f04f 30ff    	mov.w	r0, #0xffffffff
700a363e: 9011         	str	r0, [sp, #0x44]
700a3640: e7ff         	b	0x700a3642 <Sciclient_service+0x122> @ imm = #-0x2
700a3642: 9812         	ldr	r0, [sp, #0x48]
700a3644: 6880         	ldr	r0, [r0, #0x8]
700a3646: b128         	cbz	r0, 0x700a3654 <Sciclient_service+0x134> @ imm = #0xa
700a3648: e7ff         	b	0x700a364a <Sciclient_service+0x12a> @ imm = #-0x2
700a364a: 9812         	ldr	r0, [sp, #0x48]
700a364c: 6880         	ldr	r0, [r0, #0x8]
700a364e: 3808         	subs	r0, #0x8
700a3650: 900c         	str	r0, [sp, #0x30]
700a3652: e002         	b	0x700a365a <Sciclient_service+0x13a> @ imm = #0x4
700a3654: 2000         	movs	r0, #0x0
700a3656: 900c         	str	r0, [sp, #0x30]
700a3658: e7ff         	b	0x700a365a <Sciclient_service+0x13a> @ imm = #-0x2
700a365a: 980c         	ldr	r0, [sp, #0x30]
700a365c: f248 21d8    	movw	r1, #0x82d8
700a3660: f2c7 010b    	movt	r1, #0x700b
700a3664: 6949         	ldr	r1, [r1, #0x14]
700a3666: 3908         	subs	r1, #0x8
700a3668: 4288         	cmp	r0, r1
700a366a: d904         	bls	0x700a3676 <Sciclient_service+0x156> @ imm = #0x8
700a366c: e7ff         	b	0x700a366e <Sciclient_service+0x14e> @ imm = #-0x2
700a366e: f04f 30ff    	mov.w	r0, #0xffffffff
700a3672: 9011         	str	r0, [sp, #0x44]
700a3674: e7ff         	b	0x700a3676 <Sciclient_service+0x156> @ imm = #-0x2
700a3676: 980c         	ldr	r0, [sp, #0x30]
700a3678: b140         	cbz	r0, 0x700a368c <Sciclient_service+0x16c> @ imm = #0x10
700a367a: e7ff         	b	0x700a367c <Sciclient_service+0x15c> @ imm = #-0x2
700a367c: 9812         	ldr	r0, [sp, #0x48]
700a367e: 6840         	ldr	r0, [r0, #0x4]
700a3680: b920         	cbnz	r0, 0x700a368c <Sciclient_service+0x16c> @ imm = #0x8
700a3682: e7ff         	b	0x700a3684 <Sciclient_service+0x164> @ imm = #-0x2
700a3684: f04f 30ff    	mov.w	r0, #0xffffffff
700a3688: 9011         	str	r0, [sp, #0x44]
700a368a: e004         	b	0x700a3696 <Sciclient_service+0x176> @ imm = #0x8
700a368c: 9812         	ldr	r0, [sp, #0x48]
700a368e: 6840         	ldr	r0, [r0, #0x4]
700a3690: 3008         	adds	r0, #0x8
700a3692: 900b         	str	r0, [sp, #0x2c]
700a3694: e7ff         	b	0x700a3696 <Sciclient_service+0x176> @ imm = #-0x2
700a3696: e003         	b	0x700a36a0 <Sciclient_service+0x180> @ imm = #0x6
700a3698: f04f 30ff    	mov.w	r0, #0xffffffff
700a369c: 9011         	str	r0, [sp, #0x44]
700a369e: e7ff         	b	0x700a36a0 <Sciclient_service+0x180> @ imm = #-0x2
700a36a0: e7ff         	b	0x700a36a2 <Sciclient_service+0x182> @ imm = #-0x2
700a36a2: f012 ec68    	blx	0x700b5f74 <HwiP_disable> @ imm = #0x128d0
700a36a6: 9008         	str	r0, [sp, #0x20]
700a36a8: 9811         	ldr	r0, [sp, #0x44]
700a36aa: 2800         	cmp	r0, #0x0
700a36ac: d159         	bne	0x700a3762 <Sciclient_service+0x242> @ imm = #0xb2
700a36ae: e7ff         	b	0x700a36b0 <Sciclient_service+0x190> @ imm = #-0x2
700a36b0: 9809         	ldr	r0, [sp, #0x24]
700a36b2: f010 fc85    	bl	0x700b3fc0 <Sciclient_secProxyFlush> @ imm = #0x1090a
700a36b6: 9813         	ldr	r0, [sp, #0x4c]
700a36b8: 6880         	ldr	r0, [r0, #0x8]
700a36ba: 9006         	str	r0, [sp, #0x18]
700a36bc: 9813         	ldr	r0, [sp, #0x4c]
700a36be: 8800         	ldrh	r0, [r0]
700a36c0: 9906         	ldr	r1, [sp, #0x18]
700a36c2: 8008         	strh	r0, [r1]
700a36c4: 9810         	ldr	r0, [sp, #0x40]
700a36c6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a36ca: f646 5040    	movw	r0, #0x6d40
700a36ce: f2c7 000b    	movt	r0, #0x700b
700a36d2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a36d6: 6840         	ldr	r0, [r0, #0x4]
700a36d8: 9906         	ldr	r1, [sp, #0x18]
700a36da: 7088         	strb	r0, [r1, #0x2]
700a36dc: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a36e0: 9906         	ldr	r1, [sp, #0x18]
700a36e2: 70c8         	strb	r0, [r1, #0x3]
700a36e4: 9813         	ldr	r0, [sp, #0x4c]
700a36e6: 3004         	adds	r0, #0x4
700a36e8: 9004         	str	r0, [sp, #0x10]
700a36ea: 2000         	movs	r0, #0x0
700a36ec: 9003         	str	r0, [sp, #0xc]
700a36ee: e7ff         	b	0x700a36f0 <Sciclient_service+0x1d0> @ imm = #-0x2
700a36f0: 9803         	ldr	r0, [sp, #0xc]
700a36f2: 2803         	cmp	r0, #0x3
700a36f4: d811         	bhi	0x700a371a <Sciclient_service+0x1fa> @ imm = #0x22
700a36f6: e7ff         	b	0x700a36f8 <Sciclient_service+0x1d8> @ imm = #-0x2
700a36f8: 9806         	ldr	r0, [sp, #0x18]
700a36fa: 9903         	ldr	r1, [sp, #0xc]
700a36fc: 4408         	add	r0, r1
700a36fe: 3004         	adds	r0, #0x4
700a3700: 9002         	str	r0, [sp, #0x8]
700a3702: 9804         	ldr	r0, [sp, #0x10]
700a3704: 7800         	ldrb	r0, [r0]
700a3706: 9902         	ldr	r1, [sp, #0x8]
700a3708: 7008         	strb	r0, [r1]
700a370a: 9804         	ldr	r0, [sp, #0x10]
700a370c: 3001         	adds	r0, #0x1
700a370e: 9004         	str	r0, [sp, #0x10]
700a3710: e7ff         	b	0x700a3712 <Sciclient_service+0x1f2> @ imm = #-0x2
700a3712: 9803         	ldr	r0, [sp, #0xc]
700a3714: 3001         	adds	r0, #0x1
700a3716: 9003         	str	r0, [sp, #0xc]
700a3718: e7ea         	b	0x700a36f0 <Sciclient_service+0x1d0> @ imm = #-0x2c
700a371a: f248 21d8    	movw	r1, #0x82d8
700a371e: f2c7 010b    	movt	r1, #0x700b
700a3722: 6808         	ldr	r0, [r1]
700a3724: 3001         	adds	r0, #0x1
700a3726: f644 1225    	movw	r2, #0x4925
700a372a: f2c2 4292    	movt	r2, #0x2492
700a372e: fba0 3202    	umull	r3, r2, r0, r2
700a3732: 1a83         	subs	r3, r0, r2
700a3734: eb02 0353    	add.w	r3, r2, r3, lsr #1
700a3738: 089a         	lsrs	r2, r3, #0x2
700a373a: 00d2         	lsls	r2, r2, #0x3
700a373c: eba2 0293    	sub.w	r2, r2, r3, lsr #2
700a3740: 1a80         	subs	r0, r0, r2
700a3742: 6008         	str	r0, [r1]
700a3744: 980a         	ldr	r0, [sp, #0x28]
700a3746: f011 f843    	bl	0x700b47d0 <Sciclient_secProxyVerifyThread> @ imm = #0x11086
700a374a: 9011         	str	r0, [sp, #0x44]
700a374c: 9811         	ldr	r0, [sp, #0x44]
700a374e: b938         	cbnz	r0, 0x700a3760 <Sciclient_service+0x240> @ imm = #0xe
700a3750: e7ff         	b	0x700a3752 <Sciclient_service+0x232> @ imm = #-0x2
700a3752: 980a         	ldr	r0, [sp, #0x28]
700a3754: 9913         	ldr	r1, [sp, #0x4c]
700a3756: 6909         	ldr	r1, [r1, #0x10]
700a3758: f010 f952    	bl	0x700b3a00 <Sciclient_secProxyWaitThread> @ imm = #0x102a4
700a375c: 9011         	str	r0, [sp, #0x44]
700a375e: e7ff         	b	0x700a3760 <Sciclient_service+0x240> @ imm = #-0x2
700a3760: e7ff         	b	0x700a3762 <Sciclient_service+0x242> @ imm = #-0x2
700a3762: 9811         	ldr	r0, [sp, #0x44]
700a3764: b9b0         	cbnz	r0, 0x700a3794 <Sciclient_service+0x274> @ imm = #0x2c
700a3766: e7ff         	b	0x700a3768 <Sciclient_service+0x248> @ imm = #-0x2
700a3768: 9809         	ldr	r0, [sp, #0x24]
700a376a: f011 fcd9    	bl	0x700b5120 <Sciclient_secProxyReadThreadCount> @ imm = #0x119b2
700a376e: 900f         	str	r0, [sp, #0x3c]
700a3770: 980a         	ldr	r0, [sp, #0x28]
700a3772: 9907         	ldr	r1, [sp, #0x1c]
700a3774: 9a06         	ldr	r2, [sp, #0x18]
700a3776: 9b13         	ldr	r3, [sp, #0x4c]
700a3778: 689b         	ldr	r3, [r3, #0x8]
700a377a: 3308         	adds	r3, #0x8
700a377c: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a3780: 46ee         	mov	lr, sp
700a3782: f8ce c000    	str.w	r12, [lr]
700a3786: f005 fde3    	bl	0x700a9350 <Sciclient_sendMessage> @ imm = #0x5bc6
700a378a: 9809         	ldr	r0, [sp, #0x24]
700a378c: f011 f820    	bl	0x700b47d0 <Sciclient_secProxyVerifyThread> @ imm = #0x11040
700a3790: 9011         	str	r0, [sp, #0x44]
700a3792: e7ff         	b	0x700a3794 <Sciclient_service+0x274> @ imm = #-0x2
700a3794: 9811         	ldr	r0, [sp, #0x44]
700a3796: b978         	cbnz	r0, 0x700a37b8 <Sciclient_service+0x298> @ imm = #0x1e
700a3798: e7ff         	b	0x700a379a <Sciclient_service+0x27a> @ imm = #-0x2
700a379a: 9813         	ldr	r0, [sp, #0x4c]
700a379c: 7900         	ldrb	r0, [r0, #0x4]
700a379e: 0780         	lsls	r0, r0, #0x1e
700a37a0: b150         	cbz	r0, 0x700a37b8 <Sciclient_service+0x298> @ imm = #0x14
700a37a2: e7ff         	b	0x700a37a4 <Sciclient_service+0x284> @ imm = #-0x2
700a37a4: 9809         	ldr	r0, [sp, #0x24]
700a37a6: 9913         	ldr	r1, [sp, #0x4c]
700a37a8: 6909         	ldr	r1, [r1, #0x10]
700a37aa: 9a0f         	ldr	r2, [sp, #0x3c]
700a37ac: f89d 303b    	ldrb.w	r3, [sp, #0x3b]
700a37b0: f009 f816    	bl	0x700ac7e0 <Sciclient_waitForMessage> @ imm = #0x902c
700a37b4: 9011         	str	r0, [sp, #0x44]
700a37b6: e7ff         	b	0x700a37b8 <Sciclient_service+0x298> @ imm = #-0x2
700a37b8: 9811         	ldr	r0, [sp, #0x44]
700a37ba: b990         	cbnz	r0, 0x700a37e2 <Sciclient_service+0x2c2> @ imm = #0x24
700a37bc: e7ff         	b	0x700a37be <Sciclient_service+0x29e> @ imm = #-0x2
700a37be: 9809         	ldr	r0, [sp, #0x24]
700a37c0: f248 3184    	movw	r1, #0x8384
700a37c4: f2c7 010b    	movt	r1, #0x700b
700a37c8: 7809         	ldrb	r1, [r1]
700a37ca: 3101         	adds	r1, #0x1
700a37cc: b2c9         	uxtb	r1, r1
700a37ce: f010 fe37    	bl	0x700b4440 <Sciclient_secProxyReadThread32> @ imm = #0x10c6e
700a37d2: 9912         	ldr	r1, [sp, #0x48]
700a37d4: 6008         	str	r0, [r1]
700a37d6: 9809         	ldr	r0, [sp, #0x24]
700a37d8: 990b         	ldr	r1, [sp, #0x2c]
700a37da: 9a0c         	ldr	r2, [sp, #0x30]
700a37dc: f006 fac0    	bl	0x700a9d60 <Sciclient_recvMessage> @ imm = #0x6580
700a37e0: e7ff         	b	0x700a37e2 <Sciclient_service+0x2c2> @ imm = #-0x2
700a37e2: 9808         	ldr	r0, [sp, #0x20]
700a37e4: f012 ebe6    	blx	0x700b5fb4 <HwiP_restore> @ imm = #0x127cc
700a37e8: 9811         	ldr	r0, [sp, #0x44]
700a37ea: b014         	add	sp, #0x50
700a37ec: bd80         	pop	{r7, pc}
700a37ee: 0000         	movs	r0, r0

700a37f0 <Udma_chDisableRxChan>:
700a37f0: b580         	push	{r7, lr}
700a37f2: b096         	sub	sp, #0x58
700a37f4: 9015         	str	r0, [sp, #0x54]
700a37f6: 9114         	str	r1, [sp, #0x50]
700a37f8: 2000         	movs	r0, #0x0
700a37fa: 9013         	str	r0, [sp, #0x4c]
700a37fc: 9012         	str	r0, [sp, #0x48]
700a37fe: 9004         	str	r0, [sp, #0x10]
700a3800: 9003         	str	r0, [sp, #0xc]
700a3802: 9815         	ldr	r0, [sp, #0x54]
700a3804: 6e80         	ldr	r0, [r0, #0x68]
700a3806: 9010         	str	r0, [sp, #0x40]
700a3808: 2008         	movs	r0, #0x8
700a380a: 9002         	str	r0, [sp, #0x8]
700a380c: 9810         	ldr	r0, [sp, #0x40]
700a380e: 6800         	ldr	r0, [r0]
700a3810: 2801         	cmp	r0, #0x1
700a3812: d115         	bne	0x700a3840 <Udma_chDisableRxChan+0x50> @ imm = #0x2a
700a3814: e7ff         	b	0x700a3816 <Udma_chDisableRxChan+0x26> @ imm = #-0x2
700a3816: 9815         	ldr	r0, [sp, #0x54]
700a3818: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a381c: f500 7008    	add.w	r0, r0, #0x220
700a3820: f011 fe36    	bl	0x700b5490 <CSL_REG32_RD_RAW> @ imm = #0x11c6c
700a3824: 9011         	str	r0, [sp, #0x44]
700a3826: 9811         	ldr	r0, [sp, #0x44]
700a3828: f040 4080    	orr	r0, r0, #0x40000000
700a382c: 9011         	str	r0, [sp, #0x44]
700a382e: 9815         	ldr	r0, [sp, #0x54]
700a3830: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a3834: f500 7008    	add.w	r0, r0, #0x220
700a3838: 9911         	ldr	r1, [sp, #0x44]
700a383a: f011 fda9    	bl	0x700b5390 <CSL_REG32_WR_RAW> @ imm = #0x11b52
700a383e: e01a         	b	0x700a3876 <Udma_chDisableRxChan+0x86> @ imm = #0x34
700a3840: 9810         	ldr	r0, [sp, #0x40]
700a3842: 6800         	ldr	r0, [r0]
700a3844: 2802         	cmp	r0, #0x2
700a3846: d115         	bne	0x700a3874 <Udma_chDisableRxChan+0x84> @ imm = #0x2a
700a3848: e7ff         	b	0x700a384a <Udma_chDisableRxChan+0x5a> @ imm = #-0x2
700a384a: 9815         	ldr	r0, [sp, #0x54]
700a384c: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a3850: f500 7008    	add.w	r0, r0, #0x220
700a3854: f011 fe1c    	bl	0x700b5490 <CSL_REG32_RD_RAW> @ imm = #0x11c38
700a3858: 9011         	str	r0, [sp, #0x44]
700a385a: 9811         	ldr	r0, [sp, #0x44]
700a385c: f040 4080    	orr	r0, r0, #0x40000000
700a3860: 9011         	str	r0, [sp, #0x44]
700a3862: 9815         	ldr	r0, [sp, #0x54]
700a3864: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a3868: f500 7008    	add.w	r0, r0, #0x220
700a386c: 9911         	ldr	r1, [sp, #0x44]
700a386e: f011 fd8f    	bl	0x700b5390 <CSL_REG32_WR_RAW> @ imm = #0x11b1e
700a3872: e7ff         	b	0x700a3874 <Udma_chDisableRxChan+0x84> @ imm = #-0x2
700a3874: e7ff         	b	0x700a3876 <Udma_chDisableRxChan+0x86> @ imm = #-0x2
700a3876: e7ff         	b	0x700a3878 <Udma_chDisableRxChan+0x88> @ imm = #-0x2
700a3878: 9813         	ldr	r0, [sp, #0x4c]
700a387a: bbc8         	cbnz	r0, 0x700a38f0 <Udma_chDisableRxChan+0x100> @ imm = #0x72
700a387c: e7ff         	b	0x700a387e <Udma_chDisableRxChan+0x8e> @ imm = #-0x2
700a387e: 9810         	ldr	r0, [sp, #0x40]
700a3880: 6800         	ldr	r0, [r0]
700a3882: 2801         	cmp	r0, #0x1
700a3884: d110         	bne	0x700a38a8 <Udma_chDisableRxChan+0xb8> @ imm = #0x20
700a3886: e7ff         	b	0x700a3888 <Udma_chDisableRxChan+0x98> @ imm = #-0x2
700a3888: 9a10         	ldr	r2, [sp, #0x40]
700a388a: f102 0008    	add.w	r0, r2, #0x8
700a388e: 9915         	ldr	r1, [sp, #0x54]
700a3890: 6f09         	ldr	r1, [r1, #0x70]
700a3892: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3896: 4411         	add	r1, r2
700a3898: aa0a         	add	r2, sp, #0x28
700a389a: f010 fe19    	bl	0x700b44d0 <CSL_bcdmaGetRxRT> @ imm = #0x10c32
700a389e: 980a         	ldr	r0, [sp, #0x28]
700a38a0: b908         	cbnz	r0, 0x700a38a6 <Udma_chDisableRxChan+0xb6> @ imm = #0x2
700a38a2: e7ff         	b	0x700a38a4 <Udma_chDisableRxChan+0xb4> @ imm = #-0x2
700a38a4: e024         	b	0x700a38f0 <Udma_chDisableRxChan+0x100> @ imm = #0x48
700a38a6: e011         	b	0x700a38cc <Udma_chDisableRxChan+0xdc> @ imm = #0x22
700a38a8: 9810         	ldr	r0, [sp, #0x40]
700a38aa: 6800         	ldr	r0, [r0]
700a38ac: 2802         	cmp	r0, #0x2
700a38ae: d10c         	bne	0x700a38ca <Udma_chDisableRxChan+0xda> @ imm = #0x18
700a38b0: e7ff         	b	0x700a38b2 <Udma_chDisableRxChan+0xc2> @ imm = #-0x2
700a38b2: 9810         	ldr	r0, [sp, #0x40]
700a38b4: 3054         	adds	r0, #0x54
700a38b6: 9915         	ldr	r1, [sp, #0x54]
700a38b8: 6f09         	ldr	r1, [r1, #0x70]
700a38ba: aa05         	add	r2, sp, #0x14
700a38bc: f00f fd58    	bl	0x700b3370 <CSL_pktdmaGetRxRT> @ imm = #0xfab0
700a38c0: 9805         	ldr	r0, [sp, #0x14]
700a38c2: b908         	cbnz	r0, 0x700a38c8 <Udma_chDisableRxChan+0xd8> @ imm = #0x2
700a38c4: e7ff         	b	0x700a38c6 <Udma_chDisableRxChan+0xd6> @ imm = #-0x2
700a38c6: e013         	b	0x700a38f0 <Udma_chDisableRxChan+0x100> @ imm = #0x26
700a38c8: e7ff         	b	0x700a38ca <Udma_chDisableRxChan+0xda> @ imm = #-0x2
700a38ca: e7ff         	b	0x700a38cc <Udma_chDisableRxChan+0xdc> @ imm = #-0x2
700a38cc: 9812         	ldr	r0, [sp, #0x48]
700a38ce: 9914         	ldr	r1, [sp, #0x50]
700a38d0: 4288         	cmp	r0, r1
700a38d2: d904         	bls	0x700a38de <Udma_chDisableRxChan+0xee> @ imm = #0x8
700a38d4: e7ff         	b	0x700a38d6 <Udma_chDisableRxChan+0xe6> @ imm = #-0x2
700a38d6: f06f 0003    	mvn	r0, #0x3
700a38da: 9013         	str	r0, [sp, #0x4c]
700a38dc: e007         	b	0x700a38ee <Udma_chDisableRxChan+0xfe> @ imm = #0xe
700a38de: f44f 707a    	mov.w	r0, #0x3e8
700a38e2: f00d fbb5    	bl	0x700b1050 <ClockP_usleep> @ imm = #0xd76a
700a38e6: 9812         	ldr	r0, [sp, #0x48]
700a38e8: 3001         	adds	r0, #0x1
700a38ea: 9012         	str	r0, [sp, #0x48]
700a38ec: e7ff         	b	0x700a38ee <Udma_chDisableRxChan+0xfe> @ imm = #-0x2
700a38ee: e7c3         	b	0x700a3878 <Udma_chDisableRxChan+0x88> @ imm = #-0x7a
700a38f0: 9813         	ldr	r0, [sp, #0x4c]
700a38f2: 2800         	cmp	r0, #0x0
700a38f4: f000 8091    	beq.w	0x700a3a1a <Udma_chDisableRxChan+0x22a> @ imm = #0x122
700a38f8: e7ff         	b	0x700a38fa <Udma_chDisableRxChan+0x10a> @ imm = #-0x2
700a38fa: 9810         	ldr	r0, [sp, #0x40]
700a38fc: 6800         	ldr	r0, [r0]
700a38fe: 2801         	cmp	r0, #0x1
700a3900: d10e         	bne	0x700a3920 <Udma_chDisableRxChan+0x130> @ imm = #0x1c
700a3902: e7ff         	b	0x700a3904 <Udma_chDisableRxChan+0x114> @ imm = #-0x2
700a3904: 9a10         	ldr	r2, [sp, #0x40]
700a3906: f102 0008    	add.w	r0, r2, #0x8
700a390a: 9915         	ldr	r1, [sp, #0x54]
700a390c: 6f09         	ldr	r1, [r1, #0x70]
700a390e: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3912: 4411         	add	r1, r2
700a3914: 2201         	movs	r2, #0x1
700a3916: 2300         	movs	r3, #0x0
700a3918: f00f fe1a    	bl	0x700b3550 <CSL_bcdmaTeardownRxChan> @ imm = #0xfc34
700a391c: 9013         	str	r0, [sp, #0x4c]
700a391e: e00f         	b	0x700a3940 <Udma_chDisableRxChan+0x150> @ imm = #0x1e
700a3920: 9810         	ldr	r0, [sp, #0x40]
700a3922: 6800         	ldr	r0, [r0]
700a3924: 2802         	cmp	r0, #0x2
700a3926: d10a         	bne	0x700a393e <Udma_chDisableRxChan+0x14e> @ imm = #0x14
700a3928: e7ff         	b	0x700a392a <Udma_chDisableRxChan+0x13a> @ imm = #-0x2
700a392a: 9810         	ldr	r0, [sp, #0x40]
700a392c: 3054         	adds	r0, #0x54
700a392e: 9915         	ldr	r1, [sp, #0x54]
700a3930: 6f09         	ldr	r1, [r1, #0x70]
700a3932: 2201         	movs	r2, #0x1
700a3934: 2300         	movs	r3, #0x0
700a3936: f010 fba3    	bl	0x700b4080 <CSL_pktdmaTeardownRxChan> @ imm = #0x10746
700a393a: 9013         	str	r0, [sp, #0x4c]
700a393c: e7ff         	b	0x700a393e <Udma_chDisableRxChan+0x14e> @ imm = #-0x2
700a393e: e7ff         	b	0x700a3940 <Udma_chDisableRxChan+0x150> @ imm = #-0x2
700a3940: 9813         	ldr	r0, [sp, #0x4c]
700a3942: b108         	cbz	r0, 0x700a3948 <Udma_chDisableRxChan+0x158> @ imm = #0x2
700a3944: e7ff         	b	0x700a3946 <Udma_chDisableRxChan+0x156> @ imm = #-0x2
700a3946: e7ff         	b	0x700a3948 <Udma_chDisableRxChan+0x158> @ imm = #-0x2
700a3948: 2000         	movs	r0, #0x0
700a394a: 9012         	str	r0, [sp, #0x48]
700a394c: e7ff         	b	0x700a394e <Udma_chDisableRxChan+0x15e> @ imm = #-0x2
700a394e: 9813         	ldr	r0, [sp, #0x4c]
700a3950: 2800         	cmp	r0, #0x0
700a3952: d161         	bne	0x700a3a18 <Udma_chDisableRxChan+0x228> @ imm = #0xc2
700a3954: e7ff         	b	0x700a3956 <Udma_chDisableRxChan+0x166> @ imm = #-0x2
700a3956: 9810         	ldr	r0, [sp, #0x40]
700a3958: 6800         	ldr	r0, [r0]
700a395a: 2801         	cmp	r0, #0x1
700a395c: d126         	bne	0x700a39ac <Udma_chDisableRxChan+0x1bc> @ imm = #0x4c
700a395e: e7ff         	b	0x700a3960 <Udma_chDisableRxChan+0x170> @ imm = #-0x2
700a3960: 9a10         	ldr	r2, [sp, #0x40]
700a3962: f102 0008    	add.w	r0, r2, #0x8
700a3966: 9915         	ldr	r1, [sp, #0x54]
700a3968: 6f09         	ldr	r1, [r1, #0x70]
700a396a: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a396e: 4411         	add	r1, r2
700a3970: aa0a         	add	r2, sp, #0x28
700a3972: f010 fdad    	bl	0x700b44d0 <CSL_bcdmaGetRxRT> @ imm = #0x10b5a
700a3976: 9a10         	ldr	r2, [sp, #0x40]
700a3978: f102 0008    	add.w	r0, r2, #0x8
700a397c: 9915         	ldr	r1, [sp, #0x54]
700a397e: 6f09         	ldr	r1, [r1, #0x70]
700a3980: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3984: 4411         	add	r1, r2
700a3986: 9b02         	ldr	r3, [sp, #0x8]
700a3988: 46ec         	mov	r12, sp
700a398a: aa04         	add	r2, sp, #0x10
700a398c: f8cc 2000    	str.w	r2, [r12]
700a3990: 2201         	movs	r2, #0x1
700a3992: f00f fea5    	bl	0x700b36e0 <CSL_bcdmaGetChanPeerReg> @ imm = #0xfd4a
700a3996: 9804         	ldr	r0, [sp, #0x10]
700a3998: 0fc0         	lsrs	r0, r0, #0x1f
700a399a: 9003         	str	r0, [sp, #0xc]
700a399c: 980a         	ldr	r0, [sp, #0x28]
700a399e: b920         	cbnz	r0, 0x700a39aa <Udma_chDisableRxChan+0x1ba> @ imm = #0x8
700a39a0: e7ff         	b	0x700a39a2 <Udma_chDisableRxChan+0x1b2> @ imm = #-0x2
700a39a2: 9803         	ldr	r0, [sp, #0xc]
700a39a4: b908         	cbnz	r0, 0x700a39aa <Udma_chDisableRxChan+0x1ba> @ imm = #0x2
700a39a6: e7ff         	b	0x700a39a8 <Udma_chDisableRxChan+0x1b8> @ imm = #-0x2
700a39a8: e036         	b	0x700a3a18 <Udma_chDisableRxChan+0x228> @ imm = #0x6c
700a39aa: e023         	b	0x700a39f4 <Udma_chDisableRxChan+0x204> @ imm = #0x46
700a39ac: 9810         	ldr	r0, [sp, #0x40]
700a39ae: 6800         	ldr	r0, [r0]
700a39b0: 2802         	cmp	r0, #0x2
700a39b2: d11e         	bne	0x700a39f2 <Udma_chDisableRxChan+0x202> @ imm = #0x3c
700a39b4: e7ff         	b	0x700a39b6 <Udma_chDisableRxChan+0x1c6> @ imm = #-0x2
700a39b6: 9810         	ldr	r0, [sp, #0x40]
700a39b8: 3054         	adds	r0, #0x54
700a39ba: 9915         	ldr	r1, [sp, #0x54]
700a39bc: 6f09         	ldr	r1, [r1, #0x70]
700a39be: aa05         	add	r2, sp, #0x14
700a39c0: f00f fcd6    	bl	0x700b3370 <CSL_pktdmaGetRxRT> @ imm = #0xf9ac
700a39c4: 9810         	ldr	r0, [sp, #0x40]
700a39c6: 3054         	adds	r0, #0x54
700a39c8: 9915         	ldr	r1, [sp, #0x54]
700a39ca: 6f09         	ldr	r1, [r1, #0x70]
700a39cc: 9b02         	ldr	r3, [sp, #0x8]
700a39ce: 46ec         	mov	r12, sp
700a39d0: aa04         	add	r2, sp, #0x10
700a39d2: f8cc 2000    	str.w	r2, [r12]
700a39d6: 2201         	movs	r2, #0x1
700a39d8: f010 fc72    	bl	0x700b42c0 <CSL_pktdmaGetChanPeerReg> @ imm = #0x108e4
700a39dc: 9804         	ldr	r0, [sp, #0x10]
700a39de: 0fc0         	lsrs	r0, r0, #0x1f
700a39e0: 9003         	str	r0, [sp, #0xc]
700a39e2: 9805         	ldr	r0, [sp, #0x14]
700a39e4: b920         	cbnz	r0, 0x700a39f0 <Udma_chDisableRxChan+0x200> @ imm = #0x8
700a39e6: e7ff         	b	0x700a39e8 <Udma_chDisableRxChan+0x1f8> @ imm = #-0x2
700a39e8: 9803         	ldr	r0, [sp, #0xc]
700a39ea: b908         	cbnz	r0, 0x700a39f0 <Udma_chDisableRxChan+0x200> @ imm = #0x2
700a39ec: e7ff         	b	0x700a39ee <Udma_chDisableRxChan+0x1fe> @ imm = #-0x2
700a39ee: e013         	b	0x700a3a18 <Udma_chDisableRxChan+0x228> @ imm = #0x26
700a39f0: e7ff         	b	0x700a39f2 <Udma_chDisableRxChan+0x202> @ imm = #-0x2
700a39f2: e7ff         	b	0x700a39f4 <Udma_chDisableRxChan+0x204> @ imm = #-0x2
700a39f4: 9812         	ldr	r0, [sp, #0x48]
700a39f6: 9914         	ldr	r1, [sp, #0x50]
700a39f8: 4288         	cmp	r0, r1
700a39fa: d904         	bls	0x700a3a06 <Udma_chDisableRxChan+0x216> @ imm = #0x8
700a39fc: e7ff         	b	0x700a39fe <Udma_chDisableRxChan+0x20e> @ imm = #-0x2
700a39fe: f06f 0003    	mvn	r0, #0x3
700a3a02: 9013         	str	r0, [sp, #0x4c]
700a3a04: e007         	b	0x700a3a16 <Udma_chDisableRxChan+0x226> @ imm = #0xe
700a3a06: f44f 707a    	mov.w	r0, #0x3e8
700a3a0a: f00d fb21    	bl	0x700b1050 <ClockP_usleep> @ imm = #0xd642
700a3a0e: 9812         	ldr	r0, [sp, #0x48]
700a3a10: 3001         	adds	r0, #0x1
700a3a12: 9012         	str	r0, [sp, #0x48]
700a3a14: e7ff         	b	0x700a3a16 <Udma_chDisableRxChan+0x226> @ imm = #-0x2
700a3a16: e79a         	b	0x700a394e <Udma_chDisableRxChan+0x15e> @ imm = #-0xcc
700a3a18: e7ff         	b	0x700a3a1a <Udma_chDisableRxChan+0x22a> @ imm = #-0x2
700a3a1a: 9813         	ldr	r0, [sp, #0x4c]
700a3a1c: 2800         	cmp	r0, #0x0
700a3a1e: d148         	bne	0x700a3ab2 <Udma_chDisableRxChan+0x2c2> @ imm = #0x90
700a3a20: e7ff         	b	0x700a3a22 <Udma_chDisableRxChan+0x232> @ imm = #-0x2
700a3a22: 9810         	ldr	r0, [sp, #0x40]
700a3a24: 6800         	ldr	r0, [r0]
700a3a26: 2801         	cmp	r0, #0x1
700a3a28: d122         	bne	0x700a3a70 <Udma_chDisableRxChan+0x280> @ imm = #0x44
700a3a2a: e7ff         	b	0x700a3a2c <Udma_chDisableRxChan+0x23c> @ imm = #-0x2
700a3a2c: 2000         	movs	r0, #0x0
700a3a2e: 900b         	str	r0, [sp, #0x2c]
700a3a30: 9804         	ldr	r0, [sp, #0x10]
700a3a32: f020 4080    	bic	r0, r0, #0x40000000
700a3a36: 9004         	str	r0, [sp, #0x10]
700a3a38: 9a10         	ldr	r2, [sp, #0x40]
700a3a3a: f102 0008    	add.w	r0, r2, #0x8
700a3a3e: 9915         	ldr	r1, [sp, #0x54]
700a3a40: 6f09         	ldr	r1, [r1, #0x70]
700a3a42: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3a46: 4411         	add	r1, r2
700a3a48: aa0a         	add	r2, sp, #0x28
700a3a4a: f010 fd71    	bl	0x700b4530 <CSL_bcdmaSetRxRT> @ imm = #0x10ae2
700a3a4e: 9a10         	ldr	r2, [sp, #0x40]
700a3a50: f102 0008    	add.w	r0, r2, #0x8
700a3a54: 9915         	ldr	r1, [sp, #0x54]
700a3a56: 6f09         	ldr	r1, [r1, #0x70]
700a3a58: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3a5c: 4411         	add	r1, r2
700a3a5e: 9b02         	ldr	r3, [sp, #0x8]
700a3a60: 46ec         	mov	r12, sp
700a3a62: aa04         	add	r2, sp, #0x10
700a3a64: f8cc 2000    	str.w	r2, [r12]
700a3a68: 2201         	movs	r2, #0x1
700a3a6a: f010 f889    	bl	0x700b3b80 <CSL_bcdmaSetChanPeerReg> @ imm = #0x10112
700a3a6e: e01f         	b	0x700a3ab0 <Udma_chDisableRxChan+0x2c0> @ imm = #0x3e
700a3a70: 9810         	ldr	r0, [sp, #0x40]
700a3a72: 6800         	ldr	r0, [r0]
700a3a74: 2802         	cmp	r0, #0x2
700a3a76: d11a         	bne	0x700a3aae <Udma_chDisableRxChan+0x2be> @ imm = #0x34
700a3a78: e7ff         	b	0x700a3a7a <Udma_chDisableRxChan+0x28a> @ imm = #-0x2
700a3a7a: 2000         	movs	r0, #0x0
700a3a7c: 9006         	str	r0, [sp, #0x18]
700a3a7e: 9804         	ldr	r0, [sp, #0x10]
700a3a80: f020 4080    	bic	r0, r0, #0x40000000
700a3a84: 9004         	str	r0, [sp, #0x10]
700a3a86: 9810         	ldr	r0, [sp, #0x40]
700a3a88: 3054         	adds	r0, #0x54
700a3a8a: 9915         	ldr	r1, [sp, #0x54]
700a3a8c: 6f09         	ldr	r1, [r1, #0x70]
700a3a8e: aa05         	add	r2, sp, #0x14
700a3a90: f010 f8b6    	bl	0x700b3c00 <CSL_pktdmaSetRxRT> @ imm = #0x1016c
700a3a94: 9810         	ldr	r0, [sp, #0x40]
700a3a96: 3054         	adds	r0, #0x54
700a3a98: 9915         	ldr	r1, [sp, #0x54]
700a3a9a: 6f09         	ldr	r1, [r1, #0x70]
700a3a9c: 9b02         	ldr	r3, [sp, #0x8]
700a3a9e: 46ec         	mov	r12, sp
700a3aa0: aa04         	add	r2, sp, #0x10
700a3aa2: f8cc 2000    	str.w	r2, [r12]
700a3aa6: 2201         	movs	r2, #0x1
700a3aa8: f010 fc22    	bl	0x700b42f0 <CSL_pktdmaSetChanPeerReg> @ imm = #0x10844
700a3aac: e7ff         	b	0x700a3aae <Udma_chDisableRxChan+0x2be> @ imm = #-0x2
700a3aae: e7ff         	b	0x700a3ab0 <Udma_chDisableRxChan+0x2c0> @ imm = #-0x2
700a3ab0: e7ff         	b	0x700a3ab2 <Udma_chDisableRxChan+0x2c2> @ imm = #-0x2
700a3ab2: 9813         	ldr	r0, [sp, #0x4c]
700a3ab4: b016         	add	sp, #0x58
700a3ab6: bd80         	pop	{r7, pc}
		...

700a3ac0 <CSL_bcdmaChanOpCfgChan>:
700a3ac0: b580         	push	{r7, lr}
700a3ac2: b08a         	sub	sp, #0x28
700a3ac4: 9009         	str	r0, [sp, #0x24]
700a3ac6: 9108         	str	r1, [sp, #0x20]
700a3ac8: 9207         	str	r2, [sp, #0x1c]
700a3aca: 9306         	str	r3, [sp, #0x18]
700a3acc: 2000         	movs	r0, #0x0
700a3ace: 9005         	str	r0, [sp, #0x14]
700a3ad0: 9806         	ldr	r0, [sp, #0x18]
700a3ad2: b920         	cbnz	r0, 0x700a3ade <CSL_bcdmaChanOpCfgChan+0x1e> @ imm = #0x8
700a3ad4: e7ff         	b	0x700a3ad6 <CSL_bcdmaChanOpCfgChan+0x16> @ imm = #-0x2
700a3ad6: f06f 0001    	mvn	r0, #0x1
700a3ada: 9005         	str	r0, [sp, #0x14]
700a3adc: e137         	b	0x700a3d4e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #0x26e
700a3ade: 9808         	ldr	r0, [sp, #0x20]
700a3ae0: 9000         	str	r0, [sp]
700a3ae2: b148         	cbz	r0, 0x700a3af8 <CSL_bcdmaChanOpCfgChan+0x38> @ imm = #0x12
700a3ae4: e7ff         	b	0x700a3ae6 <CSL_bcdmaChanOpCfgChan+0x26> @ imm = #-0x2
700a3ae6: 9800         	ldr	r0, [sp]
700a3ae8: 2801         	cmp	r0, #0x1
700a3aea: d057         	beq	0x700a3b9c <CSL_bcdmaChanOpCfgChan+0xdc> @ imm = #0xae
700a3aec: e7ff         	b	0x700a3aee <CSL_bcdmaChanOpCfgChan+0x2e> @ imm = #-0x2
700a3aee: 9800         	ldr	r0, [sp]
700a3af0: 2802         	cmp	r0, #0x2
700a3af2: f000 80c1    	beq.w	0x700a3c78 <CSL_bcdmaChanOpCfgChan+0x1b8> @ imm = #0x182
700a3af6: e125         	b	0x700a3d44 <CSL_bcdmaChanOpCfgChan+0x284> @ imm = #0x24a
700a3af8: 9806         	ldr	r0, [sp, #0x18]
700a3afa: 9003         	str	r0, [sp, #0xc]
700a3afc: 9803         	ldr	r0, [sp, #0xc]
700a3afe: 6c40         	ldr	r0, [r0, #0x44]
700a3b00: 2802         	cmp	r0, #0x2
700a3b02: d80a         	bhi	0x700a3b1a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0x14
700a3b04: e7ff         	b	0x700a3b06 <CSL_bcdmaChanOpCfgChan+0x46> @ imm = #-0x2
700a3b06: 9803         	ldr	r0, [sp, #0xc]
700a3b08: 6a00         	ldr	r0, [r0, #0x20]
700a3b0a: 2807         	cmp	r0, #0x7
700a3b0c: d805         	bhi	0x700a3b1a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0xa
700a3b0e: e7ff         	b	0x700a3b10 <CSL_bcdmaChanOpCfgChan+0x50> @ imm = #-0x2
700a3b10: 9803         	ldr	r0, [sp, #0xc]
700a3b12: 6ac0         	ldr	r0, [r0, #0x2c]
700a3b14: 2804         	cmp	r0, #0x4
700a3b16: d304         	blo	0x700a3b22 <CSL_bcdmaChanOpCfgChan+0x62> @ imm = #0x8
700a3b18: e7ff         	b	0x700a3b1a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #-0x2
700a3b1a: f06f 0002    	mvn	r0, #0x2
700a3b1e: 9005         	str	r0, [sp, #0x14]
700a3b20: e03b         	b	0x700a3b9a <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #0x76
700a3b22: 9809         	ldr	r0, [sp, #0x24]
700a3b24: 6840         	ldr	r0, [r0, #0x4]
700a3b26: 9907         	ldr	r1, [sp, #0x1c]
700a3b28: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3b2c: f011 fc88    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x11910
700a3b30: 9004         	str	r0, [sp, #0x10]
700a3b32: 9804         	ldr	r0, [sp, #0x10]
700a3b34: f020 4000    	bic	r0, r0, #0x80000000
700a3b38: 9903         	ldr	r1, [sp, #0xc]
700a3b3a: 6809         	ldr	r1, [r1]
700a3b3c: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a3b40: 9004         	str	r0, [sp, #0x10]
700a3b42: 9804         	ldr	r0, [sp, #0x10]
700a3b44: 9903         	ldr	r1, [sp, #0xc]
700a3b46: 6c49         	ldr	r1, [r1, #0x44]
700a3b48: f361 208b    	bfi	r0, r1, #10, #2
700a3b4c: 9004         	str	r0, [sp, #0x10]
700a3b4e: 9809         	ldr	r0, [sp, #0x24]
700a3b50: 6840         	ldr	r0, [r0, #0x4]
700a3b52: 9907         	ldr	r1, [sp, #0x1c]
700a3b54: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3b58: 9904         	ldr	r1, [sp, #0x10]
700a3b5a: f011 fbf1    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x117e2
700a3b5e: 9803         	ldr	r0, [sp, #0xc]
700a3b60: 6a01         	ldr	r1, [r0, #0x20]
700a3b62: 6a80         	ldr	r0, [r0, #0x28]
700a3b64: f000 000f    	and	r0, r0, #0xf
700a3b68: f361 701e    	bfi	r0, r1, #28, #3
700a3b6c: 9004         	str	r0, [sp, #0x10]
700a3b6e: 9809         	ldr	r0, [sp, #0x24]
700a3b70: 6840         	ldr	r0, [r0, #0x4]
700a3b72: 9907         	ldr	r1, [sp, #0x1c]
700a3b74: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3b78: 3064         	adds	r0, #0x64
700a3b7a: 9904         	ldr	r1, [sp, #0x10]
700a3b7c: f011 fbe0    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x117c0
700a3b80: 9809         	ldr	r0, [sp, #0x24]
700a3b82: 6840         	ldr	r0, [r0, #0x4]
700a3b84: 9907         	ldr	r1, [sp, #0x1c]
700a3b86: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3b8a: 3080         	adds	r0, #0x80
700a3b8c: 9903         	ldr	r1, [sp, #0xc]
700a3b8e: 6ac9         	ldr	r1, [r1, #0x2c]
700a3b90: f001 0103    	and	r1, r1, #0x3
700a3b94: f011 fbd4    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x117a8
700a3b98: e7ff         	b	0x700a3b9a <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #-0x2
700a3b9a: e0d7         	b	0x700a3d4c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x1ae
700a3b9c: 9806         	ldr	r0, [sp, #0x18]
700a3b9e: 9002         	str	r0, [sp, #0x8]
700a3ba0: 9802         	ldr	r0, [sp, #0x8]
700a3ba2: 6c40         	ldr	r0, [r0, #0x44]
700a3ba4: 2801         	cmp	r0, #0x1
700a3ba6: d80a         	bhi	0x700a3bbe <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0x14
700a3ba8: e7ff         	b	0x700a3baa <CSL_bcdmaChanOpCfgChan+0xea> @ imm = #-0x2
700a3baa: 9802         	ldr	r0, [sp, #0x8]
700a3bac: 6a00         	ldr	r0, [r0, #0x20]
700a3bae: 2807         	cmp	r0, #0x7
700a3bb0: d805         	bhi	0x700a3bbe <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0xa
700a3bb2: e7ff         	b	0x700a3bb4 <CSL_bcdmaChanOpCfgChan+0xf4> @ imm = #-0x2
700a3bb4: 9802         	ldr	r0, [sp, #0x8]
700a3bb6: 6ac0         	ldr	r0, [r0, #0x2c]
700a3bb8: 2804         	cmp	r0, #0x4
700a3bba: d304         	blo	0x700a3bc6 <CSL_bcdmaChanOpCfgChan+0x106> @ imm = #0x8
700a3bbc: e7ff         	b	0x700a3bbe <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #-0x2
700a3bbe: f06f 0002    	mvn	r0, #0x2
700a3bc2: 9005         	str	r0, [sp, #0x14]
700a3bc4: e057         	b	0x700a3c76 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #0xae
700a3bc6: 9809         	ldr	r0, [sp, #0x24]
700a3bc8: 68c0         	ldr	r0, [r0, #0xc]
700a3bca: 9907         	ldr	r1, [sp, #0x1c]
700a3bcc: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3bd0: f011 fc36    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x1186c
700a3bd4: 9004         	str	r0, [sp, #0x10]
700a3bd6: 9804         	ldr	r0, [sp, #0x10]
700a3bd8: f020 4000    	bic	r0, r0, #0x80000000
700a3bdc: 9902         	ldr	r1, [sp, #0x8]
700a3bde: 6809         	ldr	r1, [r1]
700a3be0: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a3be4: 9004         	str	r0, [sp, #0x10]
700a3be6: 9804         	ldr	r0, [sp, #0x10]
700a3be8: 9902         	ldr	r1, [sp, #0x8]
700a3bea: 6c49         	ldr	r1, [r1, #0x44]
700a3bec: f361 208b    	bfi	r0, r1, #10, #2
700a3bf0: 9004         	str	r0, [sp, #0x10]
700a3bf2: 9804         	ldr	r0, [sp, #0x10]
700a3bf4: 9902         	ldr	r1, [sp, #0x8]
700a3bf6: 6c09         	ldr	r1, [r1, #0x40]
700a3bf8: f361 2049    	bfi	r0, r1, #9, #1
700a3bfc: 9004         	str	r0, [sp, #0x10]
700a3bfe: 9804         	ldr	r0, [sp, #0x10]
700a3c00: f420 7080    	bic	r0, r0, #0x100
700a3c04: 9902         	ldr	r1, [sp, #0x8]
700a3c06: f891 103c    	ldrb.w	r1, [r1, #0x3c]
700a3c0a: f001 0101    	and	r1, r1, #0x1
700a3c0e: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700a3c12: 9004         	str	r0, [sp, #0x10]
700a3c14: 9809         	ldr	r0, [sp, #0x24]
700a3c16: 68c0         	ldr	r0, [r0, #0xc]
700a3c18: 9907         	ldr	r1, [sp, #0x1c]
700a3c1a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3c1e: 9904         	ldr	r1, [sp, #0x10]
700a3c20: f011 fb8e    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x1171c
700a3c24: 9802         	ldr	r0, [sp, #0x8]
700a3c26: 6a01         	ldr	r1, [r0, #0x20]
700a3c28: 6a80         	ldr	r0, [r0, #0x28]
700a3c2a: f000 000f    	and	r0, r0, #0xf
700a3c2e: f361 701e    	bfi	r0, r1, #28, #3
700a3c32: 9004         	str	r0, [sp, #0x10]
700a3c34: 9809         	ldr	r0, [sp, #0x24]
700a3c36: 68c0         	ldr	r0, [r0, #0xc]
700a3c38: 9907         	ldr	r1, [sp, #0x1c]
700a3c3a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3c3e: 3064         	adds	r0, #0x64
700a3c40: 9904         	ldr	r1, [sp, #0x10]
700a3c42: f011 fb7d    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x116fa
700a3c46: 9809         	ldr	r0, [sp, #0x24]
700a3c48: 68c0         	ldr	r0, [r0, #0xc]
700a3c4a: 9907         	ldr	r1, [sp, #0x1c]
700a3c4c: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3c50: 3068         	adds	r0, #0x68
700a3c52: 9902         	ldr	r1, [sp, #0x8]
700a3c54: f8b1 1048    	ldrh.w	r1, [r1, #0x48]
700a3c58: f011 fb72    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x116e4
700a3c5c: 9809         	ldr	r0, [sp, #0x24]
700a3c5e: 68c0         	ldr	r0, [r0, #0xc]
700a3c60: 9907         	ldr	r1, [sp, #0x1c]
700a3c62: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3c66: 3080         	adds	r0, #0x80
700a3c68: 9902         	ldr	r1, [sp, #0x8]
700a3c6a: 6ac9         	ldr	r1, [r1, #0x2c]
700a3c6c: f001 0103    	and	r1, r1, #0x3
700a3c70: f011 fb66    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x116cc
700a3c74: e7ff         	b	0x700a3c76 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #-0x2
700a3c76: e069         	b	0x700a3d4c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0xd2
700a3c78: 9806         	ldr	r0, [sp, #0x18]
700a3c7a: 9001         	str	r0, [sp, #0x4]
700a3c7c: 9801         	ldr	r0, [sp, #0x4]
700a3c7e: 6bc0         	ldr	r0, [r0, #0x3c]
700a3c80: 2801         	cmp	r0, #0x1
700a3c82: d80a         	bhi	0x700a3c9a <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0x14
700a3c84: e7ff         	b	0x700a3c86 <CSL_bcdmaChanOpCfgChan+0x1c6> @ imm = #-0x2
700a3c86: 9801         	ldr	r0, [sp, #0x4]
700a3c88: 6980         	ldr	r0, [r0, #0x18]
700a3c8a: 2807         	cmp	r0, #0x7
700a3c8c: d805         	bhi	0x700a3c9a <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0xa
700a3c8e: e7ff         	b	0x700a3c90 <CSL_bcdmaChanOpCfgChan+0x1d0> @ imm = #-0x2
700a3c90: 9801         	ldr	r0, [sp, #0x4]
700a3c92: 6b80         	ldr	r0, [r0, #0x38]
700a3c94: 2804         	cmp	r0, #0x4
700a3c96: d304         	blo	0x700a3ca2 <CSL_bcdmaChanOpCfgChan+0x1e2> @ imm = #0x8
700a3c98: e7ff         	b	0x700a3c9a <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #-0x2
700a3c9a: f06f 0002    	mvn	r0, #0x2
700a3c9e: 9005         	str	r0, [sp, #0x14]
700a3ca0: e04f         	b	0x700a3d42 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #0x9e
700a3ca2: 9809         	ldr	r0, [sp, #0x24]
700a3ca4: 6940         	ldr	r0, [r0, #0x14]
700a3ca6: 9907         	ldr	r1, [sp, #0x1c]
700a3ca8: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3cac: f011 fbc8    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x11790
700a3cb0: 9004         	str	r0, [sp, #0x10]
700a3cb2: 9804         	ldr	r0, [sp, #0x10]
700a3cb4: f020 4000    	bic	r0, r0, #0x80000000
700a3cb8: 9901         	ldr	r1, [sp, #0x4]
700a3cba: 6809         	ldr	r1, [r1]
700a3cbc: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a3cc0: 9004         	str	r0, [sp, #0x10]
700a3cc2: 9804         	ldr	r0, [sp, #0x10]
700a3cc4: 9901         	ldr	r1, [sp, #0x4]
700a3cc6: 6bc9         	ldr	r1, [r1, #0x3c]
700a3cc8: f361 208b    	bfi	r0, r1, #10, #2
700a3ccc: 9004         	str	r0, [sp, #0x10]
700a3cce: 9804         	ldr	r0, [sp, #0x10]
700a3cd0: f420 4080    	bic	r0, r0, #0x4000
700a3cd4: 9901         	ldr	r1, [sp, #0x4]
700a3cd6: f891 1035    	ldrb.w	r1, [r1, #0x35]
700a3cda: f361 308e    	bfi	r0, r1, #14, #1
700a3cde: 9004         	str	r0, [sp, #0x10]
700a3ce0: 9809         	ldr	r0, [sp, #0x24]
700a3ce2: 6940         	ldr	r0, [r0, #0x14]
700a3ce4: 9907         	ldr	r1, [sp, #0x1c]
700a3ce6: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3cea: 9904         	ldr	r1, [sp, #0x10]
700a3cec: f011 fb28    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x11650
700a3cf0: 9801         	ldr	r0, [sp, #0x4]
700a3cf2: 6981         	ldr	r1, [r0, #0x18]
700a3cf4: 6a00         	ldr	r0, [r0, #0x20]
700a3cf6: f000 000f    	and	r0, r0, #0xf
700a3cfa: f361 701e    	bfi	r0, r1, #28, #3
700a3cfe: 9004         	str	r0, [sp, #0x10]
700a3d00: 9809         	ldr	r0, [sp, #0x24]
700a3d02: 6940         	ldr	r0, [r0, #0x14]
700a3d04: 9907         	ldr	r1, [sp, #0x1c]
700a3d06: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3d0a: 3064         	adds	r0, #0x64
700a3d0c: 9904         	ldr	r1, [sp, #0x10]
700a3d0e: f011 fb17    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x1162e
700a3d12: 9809         	ldr	r0, [sp, #0x24]
700a3d14: 6940         	ldr	r0, [r0, #0x14]
700a3d16: 9907         	ldr	r1, [sp, #0x1c]
700a3d18: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3d1c: 3068         	adds	r0, #0x68
700a3d1e: 9901         	ldr	r1, [sp, #0x4]
700a3d20: f8b1 1040    	ldrh.w	r1, [r1, #0x40]
700a3d24: f011 fb0c    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x11618
700a3d28: 9809         	ldr	r0, [sp, #0x24]
700a3d2a: 6940         	ldr	r0, [r0, #0x14]
700a3d2c: 9907         	ldr	r1, [sp, #0x1c]
700a3d2e: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3d32: 3080         	adds	r0, #0x80
700a3d34: 9901         	ldr	r1, [sp, #0x4]
700a3d36: 6b89         	ldr	r1, [r1, #0x38]
700a3d38: f001 0103    	and	r1, r1, #0x3
700a3d3c: f011 fb00    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x11600
700a3d40: e7ff         	b	0x700a3d42 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #-0x2
700a3d42: e003         	b	0x700a3d4c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x6
700a3d44: f06f 0001    	mvn	r0, #0x1
700a3d48: 9005         	str	r0, [sp, #0x14]
700a3d4a: e7ff         	b	0x700a3d4c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #-0x2
700a3d4c: e7ff         	b	0x700a3d4e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #-0x2
700a3d4e: 9805         	ldr	r0, [sp, #0x14]
700a3d50: b00a         	add	sp, #0x28
700a3d52: bd80         	pop	{r7, pc}
		...

700a3d60 <TimerP_setup>:
700a3d60: b510         	push	{r4, lr}
700a3d62: b096         	sub	sp, #0x58
700a3d64: 9015         	str	r0, [sp, #0x54]
700a3d66: 9114         	str	r1, [sp, #0x50]
700a3d68: 9815         	ldr	r0, [sp, #0x54]
700a3d6a: 2800         	cmp	r0, #0x0
700a3d6c: bf18         	it	ne
700a3d6e: 2001         	movne	r0, #0x1
700a3d70: f647 219f    	movw	r1, #0x7a9f
700a3d74: f2c7 010b    	movt	r1, #0x700b
700a3d78: 466a         	mov	r2, sp
700a3d7a: 6011         	str	r1, [r2]
700a3d7c: f247 315c    	movw	r1, #0x735c
700a3d80: f2c7 010b    	movt	r1, #0x700b
700a3d84: 9106         	str	r1, [sp, #0x18]
700a3d86: f647 2292    	movw	r2, #0x7a92
700a3d8a: f2c7 020b    	movt	r2, #0x700b
700a3d8e: 9207         	str	r2, [sp, #0x1c]
700a3d90: 2342         	movs	r3, #0x42
700a3d92: f00c fedd    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xcdba
700a3d96: 9906         	ldr	r1, [sp, #0x18]
700a3d98: 9a07         	ldr	r2, [sp, #0x1c]
700a3d9a: 9814         	ldr	r0, [sp, #0x50]
700a3d9c: 6800         	ldr	r0, [r0]
700a3d9e: 2800         	cmp	r0, #0x0
700a3da0: bf18         	it	ne
700a3da2: 2001         	movne	r0, #0x1
700a3da4: f247 738e    	movw	r3, #0x778e
700a3da8: f2c7 030b    	movt	r3, #0x700b
700a3dac: 46ec         	mov	r12, sp
700a3dae: f8cc 3000    	str.w	r3, [r12]
700a3db2: 2343         	movs	r3, #0x43
700a3db4: f00c fecc    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xcd98
700a3db8: 9906         	ldr	r1, [sp, #0x18]
700a3dba: 9a07         	ldr	r2, [sp, #0x1c]
700a3dbc: 9814         	ldr	r0, [sp, #0x50]
700a3dbe: 6840         	ldr	r0, [r0, #0x4]
700a3dc0: 2800         	cmp	r0, #0x0
700a3dc2: bf18         	it	ne
700a3dc4: 2001         	movne	r0, #0x1
700a3dc6: f647 039e    	movw	r3, #0x789e
700a3dca: f2c7 030b    	movt	r3, #0x700b
700a3dce: 46ec         	mov	r12, sp
700a3dd0: f8cc 3000    	str.w	r3, [r12]
700a3dd4: 2344         	movs	r3, #0x44
700a3dd6: f00c febb    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xcd76
700a3dda: 9814         	ldr	r0, [sp, #0x50]
700a3ddc: 6881         	ldr	r1, [r0, #0x8]
700a3dde: 2001         	movs	r0, #0x1
700a3de0: 9008         	str	r0, [sp, #0x20]
700a3de2: b939         	cbnz	r1, 0x700a3df4 <TimerP_setup+0x94> @ imm = #0xe
700a3de4: e7ff         	b	0x700a3de6 <TimerP_setup+0x86> @ imm = #-0x2
700a3de6: 9814         	ldr	r0, [sp, #0x50]
700a3de8: 68c0         	ldr	r0, [r0, #0xc]
700a3dea: 2800         	cmp	r0, #0x0
700a3dec: bf18         	it	ne
700a3dee: 2001         	movne	r0, #0x1
700a3df0: 9008         	str	r0, [sp, #0x20]
700a3df2: e7ff         	b	0x700a3df4 <TimerP_setup+0x94> @ imm = #-0x2
700a3df4: 9808         	ldr	r0, [sp, #0x20]
700a3df6: f000 0001    	and	r0, r0, #0x1
700a3dfa: f247 4144    	movw	r1, #0x7444
700a3dfe: f2c7 010b    	movt	r1, #0x700b
700a3e02: 466a         	mov	r2, sp
700a3e04: 6011         	str	r1, [r2]
700a3e06: f247 315c    	movw	r1, #0x735c
700a3e0a: f2c7 010b    	movt	r1, #0x700b
700a3e0e: 9103         	str	r1, [sp, #0xc]
700a3e10: f647 2292    	movw	r2, #0x7a92
700a3e14: f2c7 020b    	movt	r2, #0x700b
700a3e18: 9204         	str	r2, [sp, #0x10]
700a3e1a: 2345         	movs	r3, #0x45
700a3e1c: f00c fe98    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xcd30
700a3e20: 9903         	ldr	r1, [sp, #0xc]
700a3e22: 9a04         	ldr	r2, [sp, #0x10]
700a3e24: 9814         	ldr	r0, [sp, #0x50]
700a3e26: 6803         	ldr	r3, [r0]
700a3e28: 2000         	movs	r0, #0x0
700a3e2a: 9005         	str	r0, [sp, #0x14]
700a3e2c: f5b3 7f80    	cmp.w	r3, #0x100
700a3e30: bf98         	it	ls
700a3e32: 2001         	movls	r0, #0x1
700a3e34: f247 7314    	movw	r3, #0x7714
700a3e38: f2c7 030b    	movt	r3, #0x700b
700a3e3c: 46ec         	mov	r12, sp
700a3e3e: f8cc 3000    	str.w	r3, [r12]
700a3e42: 2347         	movs	r3, #0x47
700a3e44: f00c fe84    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xcd08
700a3e48: 9903         	ldr	r1, [sp, #0xc]
700a3e4a: 9a04         	ldr	r2, [sp, #0x10]
700a3e4c: 9814         	ldr	r0, [sp, #0x50]
700a3e4e: 6803         	ldr	r3, [r0]
700a3e50: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700a3e54: fbbc f0f3    	udiv	r0, r12, r3
700a3e58: fb00 c013    	mls	r0, r0, r3, r12
700a3e5c: fab0 f080    	clz	r0, r0
700a3e60: 0940         	lsrs	r0, r0, #0x5
700a3e62: f247 43ee    	movw	r3, #0x74ee
700a3e66: f2c7 030b    	movt	r3, #0x700b
700a3e6a: 46ec         	mov	r12, sp
700a3e6c: f8cc 3000    	str.w	r3, [r12]
700a3e70: 2349         	movs	r3, #0x49
700a3e72: f00c fe6d    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xccda
700a3e76: 9815         	ldr	r0, [sp, #0x54]
700a3e78: f011 f89a    	bl	0x700b4fb0 <TimerP_stop> @ imm = #0x11134
700a3e7c: 9815         	ldr	r0, [sp, #0x54]
700a3e7e: f010 fb9f    	bl	0x700b45c0 <TimerP_clearOverflowInt> @ imm = #0x1073e
700a3e82: 9905         	ldr	r1, [sp, #0x14]
700a3e84: 9814         	ldr	r0, [sp, #0x50]
700a3e86: 68c0         	ldr	r0, [r0, #0xc]
700a3e88: 910f         	str	r1, [sp, #0x3c]
700a3e8a: 900e         	str	r0, [sp, #0x38]
700a3e8c: 980e         	ldr	r0, [sp, #0x38]
700a3e8e: 990f         	ldr	r1, [sp, #0x3c]
700a3e90: 4308         	orrs	r0, r1
700a3e92: b948         	cbnz	r0, 0x700a3ea8 <TimerP_setup+0x148> @ imm = #0x12
700a3e94: e7ff         	b	0x700a3e96 <TimerP_setup+0x136> @ imm = #-0x2
700a3e96: 9814         	ldr	r0, [sp, #0x50]
700a3e98: 6880         	ldr	r0, [r0, #0x8]
700a3e9a: f44f 717a    	mov.w	r1, #0x3e8
700a3e9e: fba0 0101    	umull	r0, r1, r0, r1
700a3ea2: 910f         	str	r1, [sp, #0x3c]
700a3ea4: 900e         	str	r0, [sp, #0x38]
700a3ea6: e7ff         	b	0x700a3ea8 <TimerP_setup+0x148> @ imm = #-0x2
700a3ea8: 9814         	ldr	r0, [sp, #0x50]
700a3eaa: 6802         	ldr	r2, [r0]
700a3eac: 6840         	ldr	r0, [r0, #0x4]
700a3eae: 2300         	movs	r3, #0x0
700a3eb0: 9302         	str	r3, [sp, #0x8]
700a3eb2: 4619         	mov	r1, r3
700a3eb4: f010 edd6    	blx	0x700b4a64 <__aeabi_uldivmod> @ imm = #0x10bac
700a3eb8: 9b02         	ldr	r3, [sp, #0x8]
700a3eba: 910d         	str	r1, [sp, #0x34]
700a3ebc: 900c         	str	r0, [sp, #0x30]
700a3ebe: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a3ec2: 990d         	ldr	r1, [sp, #0x34]
700a3ec4: 9a0e         	ldr	r2, [sp, #0x38]
700a3ec6: f8dd e03c    	ldr.w	lr, [sp, #0x3c]
700a3eca: fbac 0402    	umull	r0, r4, r12, r2
700a3ece: fb0c 4c0e    	mla	r12, r12, lr, r4
700a3ed2: fb01 c102    	mla	r1, r1, r2, r12
700a3ed6: f64c 2200    	movw	r2, #0xca00
700a3eda: f6c3 329a    	movt	r2, #0x3b9a
700a3ede: f010 edc2    	blx	0x700b4a64 <__aeabi_uldivmod> @ imm = #0x10b84
700a3ee2: 4602         	mov	r2, r0
700a3ee4: 9802         	ldr	r0, [sp, #0x8]
700a3ee6: 9201         	str	r2, [sp, #0x4]
700a3ee8: 460a         	mov	r2, r1
700a3eea: 9901         	ldr	r1, [sp, #0x4]
700a3eec: 920b         	str	r2, [sp, #0x2c]
700a3eee: 910a         	str	r1, [sp, #0x28]
700a3ef0: 9a0a         	ldr	r2, [sp, #0x28]
700a3ef2: 990b         	ldr	r1, [sp, #0x2c]
700a3ef4: f1b2 32ff    	subs.w	r2, r2, #0xffffffff
700a3ef8: f171 0100    	sbcs	r1, r1, #0x0
700a3efc: bf38         	it	lo
700a3efe: 2001         	movlo	r0, #0x1
700a3f00: f647 0184    	movw	r1, #0x7884
700a3f04: f2c7 010b    	movt	r1, #0x700b
700a3f08: 466a         	mov	r2, sp
700a3f0a: 6011         	str	r1, [r2]
700a3f0c: f247 315c    	movw	r1, #0x735c
700a3f10: f2c7 010b    	movt	r1, #0x700b
700a3f14: f647 2292    	movw	r2, #0x7a92
700a3f18: f2c7 020b    	movt	r2, #0x700b
700a3f1c: 2359         	movs	r3, #0x59
700a3f1e: f00c fe17    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xcc2e
700a3f22: 9802         	ldr	r0, [sp, #0x8]
700a3f24: 990a         	ldr	r1, [sp, #0x28]
700a3f26: 4249         	rsbs	r1, r1, #0
700a3f28: 9111         	str	r1, [sp, #0x44]
700a3f2a: 9010         	str	r0, [sp, #0x40]
700a3f2c: 9012         	str	r0, [sp, #0x48]
700a3f2e: 9814         	ldr	r0, [sp, #0x50]
700a3f30: 6800         	ldr	r0, [r0]
700a3f32: 2802         	cmp	r0, #0x2
700a3f34: d320         	blo	0x700a3f78 <TimerP_setup+0x218> @ imm = #0x40
700a3f36: e7ff         	b	0x700a3f38 <TimerP_setup+0x1d8> @ imm = #-0x2
700a3f38: 2008         	movs	r0, #0x8
700a3f3a: 9009         	str	r0, [sp, #0x24]
700a3f3c: e7ff         	b	0x700a3f3e <TimerP_setup+0x1de> @ imm = #-0x2
700a3f3e: 9809         	ldr	r0, [sp, #0x24]
700a3f40: b168         	cbz	r0, 0x700a3f5e <TimerP_setup+0x1fe> @ imm = #0x1a
700a3f42: e7ff         	b	0x700a3f44 <TimerP_setup+0x1e4> @ imm = #-0x2
700a3f44: 9814         	ldr	r0, [sp, #0x50]
700a3f46: 6800         	ldr	r0, [r0]
700a3f48: 9909         	ldr	r1, [sp, #0x24]
700a3f4a: 40c8         	lsrs	r0, r1
700a3f4c: 07c0         	lsls	r0, r0, #0x1f
700a3f4e: b108         	cbz	r0, 0x700a3f54 <TimerP_setup+0x1f4> @ imm = #0x2
700a3f50: e7ff         	b	0x700a3f52 <TimerP_setup+0x1f2> @ imm = #-0x2
700a3f52: e004         	b	0x700a3f5e <TimerP_setup+0x1fe> @ imm = #0x8
700a3f54: e7ff         	b	0x700a3f56 <TimerP_setup+0x1f6> @ imm = #-0x2
700a3f56: 9809         	ldr	r0, [sp, #0x24]
700a3f58: 3801         	subs	r0, #0x1
700a3f5a: 9009         	str	r0, [sp, #0x24]
700a3f5c: e7ef         	b	0x700a3f3e <TimerP_setup+0x1de> @ imm = #-0x22
700a3f5e: 9812         	ldr	r0, [sp, #0x48]
700a3f60: f040 0020    	orr	r0, r0, #0x20
700a3f64: 9012         	str	r0, [sp, #0x48]
700a3f66: 9809         	ldr	r0, [sp, #0x24]
700a3f68: 3801         	subs	r0, #0x1
700a3f6a: f000 0107    	and	r1, r0, #0x7
700a3f6e: 9812         	ldr	r0, [sp, #0x48]
700a3f70: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a3f74: 9012         	str	r0, [sp, #0x48]
700a3f76: e7ff         	b	0x700a3f78 <TimerP_setup+0x218> @ imm = #-0x2
700a3f78: 9814         	ldr	r0, [sp, #0x50]
700a3f7a: 6900         	ldr	r0, [r0, #0x10]
700a3f7c: b938         	cbnz	r0, 0x700a3f8e <TimerP_setup+0x22e> @ imm = #0xe
700a3f7e: e7ff         	b	0x700a3f80 <TimerP_setup+0x220> @ imm = #-0x2
700a3f80: 9812         	ldr	r0, [sp, #0x48]
700a3f82: f040 0002    	orr	r0, r0, #0x2
700a3f86: 9012         	str	r0, [sp, #0x48]
700a3f88: 9811         	ldr	r0, [sp, #0x44]
700a3f8a: 9010         	str	r0, [sp, #0x40]
700a3f8c: e7ff         	b	0x700a3f8e <TimerP_setup+0x22e> @ imm = #-0x2
700a3f8e: 9815         	ldr	r0, [sp, #0x54]
700a3f90: 3038         	adds	r0, #0x38
700a3f92: 9013         	str	r0, [sp, #0x4c]
700a3f94: 9812         	ldr	r0, [sp, #0x48]
700a3f96: 9913         	ldr	r1, [sp, #0x4c]
700a3f98: 6008         	str	r0, [r1]
700a3f9a: 9815         	ldr	r0, [sp, #0x54]
700a3f9c: 303c         	adds	r0, #0x3c
700a3f9e: 9013         	str	r0, [sp, #0x4c]
700a3fa0: 9811         	ldr	r0, [sp, #0x44]
700a3fa2: 9913         	ldr	r1, [sp, #0x4c]
700a3fa4: 6008         	str	r0, [r1]
700a3fa6: 9815         	ldr	r0, [sp, #0x54]
700a3fa8: 3040         	adds	r0, #0x40
700a3faa: 9013         	str	r0, [sp, #0x4c]
700a3fac: 9810         	ldr	r0, [sp, #0x40]
700a3fae: 9913         	ldr	r1, [sp, #0x4c]
700a3fb0: 6008         	str	r0, [r1]
700a3fb2: 9814         	ldr	r0, [sp, #0x50]
700a3fb4: 6940         	ldr	r0, [r0, #0x14]
700a3fb6: b138         	cbz	r0, 0x700a3fc8 <TimerP_setup+0x268> @ imm = #0xe
700a3fb8: e7ff         	b	0x700a3fba <TimerP_setup+0x25a> @ imm = #-0x2
700a3fba: 9815         	ldr	r0, [sp, #0x54]
700a3fbc: 302c         	adds	r0, #0x2c
700a3fbe: 9013         	str	r0, [sp, #0x4c]
700a3fc0: 9913         	ldr	r1, [sp, #0x4c]
700a3fc2: 2002         	movs	r0, #0x2
700a3fc4: 6008         	str	r0, [r1]
700a3fc6: e006         	b	0x700a3fd6 <TimerP_setup+0x276> @ imm = #0xc
700a3fc8: 9815         	ldr	r0, [sp, #0x54]
700a3fca: 3030         	adds	r0, #0x30
700a3fcc: 9013         	str	r0, [sp, #0x4c]
700a3fce: 9913         	ldr	r1, [sp, #0x4c]
700a3fd0: 2002         	movs	r0, #0x2
700a3fd2: 6008         	str	r0, [r1]
700a3fd4: e7ff         	b	0x700a3fd6 <TimerP_setup+0x276> @ imm = #-0x2
700a3fd6: b016         	add	sp, #0x58
700a3fd8: bd10         	pop	{r4, pc}
700a3fda: 0000         	movs	r0, r0
700a3fdc: 0000         	movs	r0, r0
700a3fde: 0000         	movs	r0, r0

700a3fe0 <_tx_timer_expiration_process>:
700a3fe0: b580         	push	{r7, lr}
700a3fe2: b08c         	sub	sp, #0x30
700a3fe4: 2000         	movs	r0, #0x0
700a3fe6: 9001         	str	r0, [sp, #0x4]
700a3fe8: f7fe ef9c    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x10c8
700a3fec: 900b         	str	r0, [sp, #0x2c]
700a3fee: f64a 2064    	movw	r0, #0xaa64
700a3ff2: f2c7 0008    	movt	r0, #0x7008
700a3ff6: 6800         	ldr	r0, [r0]
700a3ff8: 2800         	cmp	r0, #0x0
700a3ffa: f040 8120    	bne.w	0x700a423e <_tx_timer_expiration_process+0x25e> @ imm = #0x240
700a3ffe: e7ff         	b	0x700a4000 <_tx_timer_expiration_process+0x20> @ imm = #-0x2
700a4000: f64a 2050    	movw	r0, #0xaa50
700a4004: f2c7 0008    	movt	r0, #0x7008
700a4008: 6800         	ldr	r0, [r0]
700a400a: 2800         	cmp	r0, #0x0
700a400c: f000 8116    	beq.w	0x700a423c <_tx_timer_expiration_process+0x25c> @ imm = #0x22c
700a4010: e7ff         	b	0x700a4012 <_tx_timer_expiration_process+0x32> @ imm = #-0x2
700a4012: f64a 2164    	movw	r1, #0xaa64
700a4016: f2c7 0108    	movt	r1, #0x7008
700a401a: 2001         	movs	r0, #0x1
700a401c: 6008         	str	r0, [r1]
700a401e: e7ff         	b	0x700a4020 <_tx_timer_expiration_process+0x40> @ imm = #-0x2
700a4020: f64a 204c    	movw	r0, #0xaa4c
700a4024: f2c7 0008    	movt	r0, #0x7008
700a4028: 6800         	ldr	r0, [r0]
700a402a: 6800         	ldr	r0, [r0]
700a402c: 900a         	str	r0, [sp, #0x28]
700a402e: 980a         	ldr	r0, [sp, #0x28]
700a4030: b120         	cbz	r0, 0x700a403c <_tx_timer_expiration_process+0x5c> @ imm = #0x8
700a4032: e7ff         	b	0x700a4034 <_tx_timer_expiration_process+0x54> @ imm = #-0x2
700a4034: 990a         	ldr	r1, [sp, #0x28]
700a4036: a80a         	add	r0, sp, #0x28
700a4038: 6188         	str	r0, [r1, #0x18]
700a403a: e7ff         	b	0x700a403c <_tx_timer_expiration_process+0x5c> @ imm = #-0x2
700a403c: f64a 204c    	movw	r0, #0xaa4c
700a4040: f2c7 0008    	movt	r0, #0x7008
700a4044: 6802         	ldr	r2, [r0]
700a4046: 2100         	movs	r1, #0x0
700a4048: 6011         	str	r1, [r2]
700a404a: 6801         	ldr	r1, [r0]
700a404c: 3104         	adds	r1, #0x4
700a404e: 6001         	str	r1, [r0]
700a4050: 6800         	ldr	r0, [r0]
700a4052: f64a 215c    	movw	r1, #0xaa5c
700a4056: f2c7 0108    	movt	r1, #0x7008
700a405a: 6809         	ldr	r1, [r1]
700a405c: 4288         	cmp	r0, r1
700a405e: d10b         	bne	0x700a4078 <_tx_timer_expiration_process+0x98> @ imm = #0x16
700a4060: e7ff         	b	0x700a4062 <_tx_timer_expiration_process+0x82> @ imm = #-0x2
700a4062: f64a 2060    	movw	r0, #0xaa60
700a4066: f2c7 0008    	movt	r0, #0x7008
700a406a: 6800         	ldr	r0, [r0]
700a406c: f64a 214c    	movw	r1, #0xaa4c
700a4070: f2c7 0108    	movt	r1, #0x7008
700a4074: 6008         	str	r0, [r1]
700a4076: e7ff         	b	0x700a4078 <_tx_timer_expiration_process+0x98> @ imm = #-0x2
700a4078: f64a 2150    	movw	r1, #0xaa50
700a407c: f2c7 0108    	movt	r1, #0x7008
700a4080: 2000         	movs	r0, #0x0
700a4082: 6008         	str	r0, [r1]
700a4084: 980b         	ldr	r0, [sp, #0x2c]
700a4086: f7ff e8ce    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xe64
700a408a: f7fe ef4c    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x1168
700a408e: 900b         	str	r0, [sp, #0x2c]
700a4090: e7ff         	b	0x700a4092 <_tx_timer_expiration_process+0xb2> @ imm = #-0x2
700a4092: 980a         	ldr	r0, [sp, #0x28]
700a4094: 2800         	cmp	r0, #0x0
700a4096: f000 80c0    	beq.w	0x700a421a <_tx_timer_expiration_process+0x23a> @ imm = #0x180
700a409a: e7ff         	b	0x700a409c <_tx_timer_expiration_process+0xbc> @ imm = #-0x2
700a409c: 980a         	ldr	r0, [sp, #0x28]
700a409e: 9003         	str	r0, [sp, #0xc]
700a40a0: 980a         	ldr	r0, [sp, #0x28]
700a40a2: 6900         	ldr	r0, [r0, #0x10]
700a40a4: 9008         	str	r0, [sp, #0x20]
700a40a6: 2000         	movs	r0, #0x0
700a40a8: 9009         	str	r0, [sp, #0x24]
700a40aa: 9803         	ldr	r0, [sp, #0xc]
700a40ac: 9908         	ldr	r1, [sp, #0x20]
700a40ae: 4288         	cmp	r0, r1
700a40b0: d103         	bne	0x700a40ba <_tx_timer_expiration_process+0xda> @ imm = #0x6
700a40b2: e7ff         	b	0x700a40b4 <_tx_timer_expiration_process+0xd4> @ imm = #-0x2
700a40b4: 2000         	movs	r0, #0x0
700a40b6: 900a         	str	r0, [sp, #0x28]
700a40b8: e00e         	b	0x700a40d8 <_tx_timer_expiration_process+0xf8> @ imm = #0x1c
700a40ba: 9803         	ldr	r0, [sp, #0xc]
700a40bc: 6940         	ldr	r0, [r0, #0x14]
700a40be: 9007         	str	r0, [sp, #0x1c]
700a40c0: 9807         	ldr	r0, [sp, #0x1c]
700a40c2: 9908         	ldr	r1, [sp, #0x20]
700a40c4: 6148         	str	r0, [r1, #0x14]
700a40c6: 9808         	ldr	r0, [sp, #0x20]
700a40c8: 9907         	ldr	r1, [sp, #0x1c]
700a40ca: 6108         	str	r0, [r1, #0x10]
700a40cc: 9908         	ldr	r1, [sp, #0x20]
700a40ce: a80a         	add	r0, sp, #0x28
700a40d0: 6188         	str	r0, [r1, #0x18]
700a40d2: 9808         	ldr	r0, [sp, #0x20]
700a40d4: 900a         	str	r0, [sp, #0x28]
700a40d6: e7ff         	b	0x700a40d8 <_tx_timer_expiration_process+0xf8> @ imm = #-0x2
700a40d8: 9803         	ldr	r0, [sp, #0xc]
700a40da: 6800         	ldr	r0, [r0]
700a40dc: 2821         	cmp	r0, #0x21
700a40de: d30e         	blo	0x700a40fe <_tx_timer_expiration_process+0x11e> @ imm = #0x1c
700a40e0: e7ff         	b	0x700a40e2 <_tx_timer_expiration_process+0x102> @ imm = #-0x2
700a40e2: 9903         	ldr	r1, [sp, #0xc]
700a40e4: 6808         	ldr	r0, [r1]
700a40e6: 3820         	subs	r0, #0x20
700a40e8: 6008         	str	r0, [r1]
700a40ea: 2000         	movs	r0, #0x0
700a40ec: 9002         	str	r0, [sp, #0x8]
700a40ee: 9903         	ldr	r1, [sp, #0xc]
700a40f0: a809         	add	r0, sp, #0x24
700a40f2: 6188         	str	r0, [r1, #0x18]
700a40f4: 9803         	ldr	r0, [sp, #0xc]
700a40f6: 6100         	str	r0, [r0, #0x10]
700a40f8: 9803         	ldr	r0, [sp, #0xc]
700a40fa: 9009         	str	r0, [sp, #0x24]
700a40fc: e019         	b	0x700a4132 <_tx_timer_expiration_process+0x152> @ imm = #0x32
700a40fe: 9803         	ldr	r0, [sp, #0xc]
700a4100: 6880         	ldr	r0, [r0, #0x8]
700a4102: 9002         	str	r0, [sp, #0x8]
700a4104: 9803         	ldr	r0, [sp, #0xc]
700a4106: 68c0         	ldr	r0, [r0, #0xc]
700a4108: 9001         	str	r0, [sp, #0x4]
700a410a: 9903         	ldr	r1, [sp, #0xc]
700a410c: 6848         	ldr	r0, [r1, #0x4]
700a410e: 6008         	str	r0, [r1]
700a4110: 9803         	ldr	r0, [sp, #0xc]
700a4112: 6800         	ldr	r0, [r0]
700a4114: b140         	cbz	r0, 0x700a4128 <_tx_timer_expiration_process+0x148> @ imm = #0x10
700a4116: e7ff         	b	0x700a4118 <_tx_timer_expiration_process+0x138> @ imm = #-0x2
700a4118: 9903         	ldr	r1, [sp, #0xc]
700a411a: a809         	add	r0, sp, #0x24
700a411c: 6188         	str	r0, [r1, #0x18]
700a411e: 9803         	ldr	r0, [sp, #0xc]
700a4120: 6100         	str	r0, [r0, #0x10]
700a4122: 9803         	ldr	r0, [sp, #0xc]
700a4124: 9009         	str	r0, [sp, #0x24]
700a4126: e003         	b	0x700a4130 <_tx_timer_expiration_process+0x150> @ imm = #0x6
700a4128: 9903         	ldr	r1, [sp, #0xc]
700a412a: 2000         	movs	r0, #0x0
700a412c: 6188         	str	r0, [r1, #0x18]
700a412e: e7ff         	b	0x700a4130 <_tx_timer_expiration_process+0x150> @ imm = #-0x2
700a4130: e7ff         	b	0x700a4132 <_tx_timer_expiration_process+0x152> @ imm = #-0x2
700a4132: 9803         	ldr	r0, [sp, #0xc]
700a4134: f64a 2158    	movw	r1, #0xaa58
700a4138: f2c7 0108    	movt	r1, #0x7008
700a413c: 6008         	str	r0, [r1]
700a413e: 980b         	ldr	r0, [sp, #0x2c]
700a4140: f7ff e870    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xf20
700a4144: 9802         	ldr	r0, [sp, #0x8]
700a4146: b120         	cbz	r0, 0x700a4152 <_tx_timer_expiration_process+0x172> @ imm = #0x8
700a4148: e7ff         	b	0x700a414a <_tx_timer_expiration_process+0x16a> @ imm = #-0x2
700a414a: 9902         	ldr	r1, [sp, #0x8]
700a414c: 9801         	ldr	r0, [sp, #0x4]
700a414e: 4788         	blx	r1
700a4150: e7ff         	b	0x700a4152 <_tx_timer_expiration_process+0x172> @ imm = #-0x2
700a4152: f7fe eee8    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x1230
700a4156: 900b         	str	r0, [sp, #0x2c]
700a4158: f64a 2158    	movw	r1, #0xaa58
700a415c: f2c7 0108    	movt	r1, #0x7008
700a4160: 2000         	movs	r0, #0x0
700a4162: 6008         	str	r0, [r1]
700a4164: 9809         	ldr	r0, [sp, #0x24]
700a4166: 9903         	ldr	r1, [sp, #0xc]
700a4168: 4288         	cmp	r0, r1
700a416a: d155         	bne	0x700a4218 <_tx_timer_expiration_process+0x238> @ imm = #0xaa
700a416c: e7ff         	b	0x700a416e <_tx_timer_expiration_process+0x18e> @ imm = #-0x2
700a416e: 9803         	ldr	r0, [sp, #0xc]
700a4170: 6800         	ldr	r0, [r0]
700a4172: 2821         	cmp	r0, #0x21
700a4174: d303         	blo	0x700a417e <_tx_timer_expiration_process+0x19e> @ imm = #0x6
700a4176: e7ff         	b	0x700a4178 <_tx_timer_expiration_process+0x198> @ imm = #-0x2
700a4178: 201f         	movs	r0, #0x1f
700a417a: 9005         	str	r0, [sp, #0x14]
700a417c: e004         	b	0x700a4188 <_tx_timer_expiration_process+0x1a8> @ imm = #0x8
700a417e: 9803         	ldr	r0, [sp, #0xc]
700a4180: 6800         	ldr	r0, [r0]
700a4182: 3801         	subs	r0, #0x1
700a4184: 9005         	str	r0, [sp, #0x14]
700a4186: e7ff         	b	0x700a4188 <_tx_timer_expiration_process+0x1a8> @ imm = #-0x2
700a4188: f64a 204c    	movw	r0, #0xaa4c
700a418c: f2c7 0008    	movt	r0, #0x7008
700a4190: 6800         	ldr	r0, [r0]
700a4192: 9905         	ldr	r1, [sp, #0x14]
700a4194: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a4198: 9006         	str	r0, [sp, #0x18]
700a419a: 9806         	ldr	r0, [sp, #0x18]
700a419c: f64a 215c    	movw	r1, #0xaa5c
700a41a0: f2c7 0108    	movt	r1, #0x7008
700a41a4: 6809         	ldr	r1, [r1]
700a41a6: 4288         	cmp	r0, r1
700a41a8: d313         	blo	0x700a41d2 <_tx_timer_expiration_process+0x1f2> @ imm = #0x26
700a41aa: e7ff         	b	0x700a41ac <_tx_timer_expiration_process+0x1cc> @ imm = #-0x2
700a41ac: 9806         	ldr	r0, [sp, #0x18]
700a41ae: f64a 215c    	movw	r1, #0xaa5c
700a41b2: f2c7 0108    	movt	r1, #0x7008
700a41b6: 6809         	ldr	r1, [r1]
700a41b8: 1a40         	subs	r0, r0, r1
700a41ba: 1080         	asrs	r0, r0, #0x2
700a41bc: 9004         	str	r0, [sp, #0x10]
700a41be: f64a 2060    	movw	r0, #0xaa60
700a41c2: f2c7 0008    	movt	r0, #0x7008
700a41c6: 6800         	ldr	r0, [r0]
700a41c8: 9904         	ldr	r1, [sp, #0x10]
700a41ca: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a41ce: 9006         	str	r0, [sp, #0x18]
700a41d0: e7ff         	b	0x700a41d2 <_tx_timer_expiration_process+0x1f2> @ imm = #-0x2
700a41d2: 9806         	ldr	r0, [sp, #0x18]
700a41d4: 6800         	ldr	r0, [r0]
700a41d6: b940         	cbnz	r0, 0x700a41ea <_tx_timer_expiration_process+0x20a> @ imm = #0x10
700a41d8: e7ff         	b	0x700a41da <_tx_timer_expiration_process+0x1fa> @ imm = #-0x2
700a41da: 9803         	ldr	r0, [sp, #0xc]
700a41dc: 6100         	str	r0, [r0, #0x10]
700a41de: 9803         	ldr	r0, [sp, #0xc]
700a41e0: 6140         	str	r0, [r0, #0x14]
700a41e2: 9803         	ldr	r0, [sp, #0xc]
700a41e4: 9906         	ldr	r1, [sp, #0x18]
700a41e6: 6008         	str	r0, [r1]
700a41e8: e012         	b	0x700a4210 <_tx_timer_expiration_process+0x230> @ imm = #0x24
700a41ea: 9806         	ldr	r0, [sp, #0x18]
700a41ec: 6800         	ldr	r0, [r0]
700a41ee: 9008         	str	r0, [sp, #0x20]
700a41f0: 9808         	ldr	r0, [sp, #0x20]
700a41f2: 6940         	ldr	r0, [r0, #0x14]
700a41f4: 9007         	str	r0, [sp, #0x1c]
700a41f6: 9803         	ldr	r0, [sp, #0xc]
700a41f8: 9907         	ldr	r1, [sp, #0x1c]
700a41fa: 6108         	str	r0, [r1, #0x10]
700a41fc: 9803         	ldr	r0, [sp, #0xc]
700a41fe: 9908         	ldr	r1, [sp, #0x20]
700a4200: 6148         	str	r0, [r1, #0x14]
700a4202: 9808         	ldr	r0, [sp, #0x20]
700a4204: 9903         	ldr	r1, [sp, #0xc]
700a4206: 6108         	str	r0, [r1, #0x10]
700a4208: 9807         	ldr	r0, [sp, #0x1c]
700a420a: 9903         	ldr	r1, [sp, #0xc]
700a420c: 6148         	str	r0, [r1, #0x14]
700a420e: e7ff         	b	0x700a4210 <_tx_timer_expiration_process+0x230> @ imm = #-0x2
700a4210: 9806         	ldr	r0, [sp, #0x18]
700a4212: 9903         	ldr	r1, [sp, #0xc]
700a4214: 6188         	str	r0, [r1, #0x18]
700a4216: e7ff         	b	0x700a4218 <_tx_timer_expiration_process+0x238> @ imm = #-0x2
700a4218: e73b         	b	0x700a4092 <_tx_timer_expiration_process+0xb2> @ imm = #-0x18a
700a421a: e7ff         	b	0x700a421c <_tx_timer_expiration_process+0x23c> @ imm = #-0x2
700a421c: f64a 2050    	movw	r0, #0xaa50
700a4220: f2c7 0008    	movt	r0, #0x7008
700a4224: 6800         	ldr	r0, [r0]
700a4226: 2800         	cmp	r0, #0x0
700a4228: f47f aefa    	bne.w	0x700a4020 <_tx_timer_expiration_process+0x40> @ imm = #-0x20c
700a422c: e7ff         	b	0x700a422e <_tx_timer_expiration_process+0x24e> @ imm = #-0x2
700a422e: f64a 2164    	movw	r1, #0xaa64
700a4232: f2c7 0108    	movt	r1, #0x7008
700a4236: 2000         	movs	r0, #0x0
700a4238: 6008         	str	r0, [r1]
700a423a: e7ff         	b	0x700a423c <_tx_timer_expiration_process+0x25c> @ imm = #-0x2
700a423c: e7ff         	b	0x700a423e <_tx_timer_expiration_process+0x25e> @ imm = #-0x2
700a423e: 980b         	ldr	r0, [sp, #0x2c]
700a4240: f7fe eff0    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x1020
700a4244: b00c         	add	sp, #0x30
700a4246: bd80         	pop	{r7, pc}
		...

700a4250 <Udma_chConfigRx>:
700a4250: b580         	push	{r7, lr}
700a4252: b09c         	sub	sp, #0x70
700a4254: 901b         	str	r0, [sp, #0x6c]
700a4256: 911a         	str	r1, [sp, #0x68]
700a4258: 2000         	movs	r0, #0x0
700a425a: 9019         	str	r0, [sp, #0x64]
700a425c: 981b         	ldr	r0, [sp, #0x6c]
700a425e: 9017         	str	r0, [sp, #0x5c]
700a4260: 9817         	ldr	r0, [sp, #0x5c]
700a4262: b188         	cbz	r0, 0x700a4288 <Udma_chConfigRx+0x38> @ imm = #0x22
700a4264: e7ff         	b	0x700a4266 <Udma_chConfigRx+0x16> @ imm = #-0x2
700a4266: 9817         	ldr	r0, [sp, #0x5c]
700a4268: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a426c: f64a 31cd    	movw	r1, #0xabcd
700a4270: f6ca 31dc    	movt	r1, #0xabdc
700a4274: 4288         	cmp	r0, r1
700a4276: d107         	bne	0x700a4288 <Udma_chConfigRx+0x38> @ imm = #0xe
700a4278: e7ff         	b	0x700a427a <Udma_chConfigRx+0x2a> @ imm = #-0x2
700a427a: 9817         	ldr	r0, [sp, #0x5c]
700a427c: 6800         	ldr	r0, [r0]
700a427e: f000 0002    	and	r0, r0, #0x2
700a4282: 2802         	cmp	r0, #0x2
700a4284: d004         	beq	0x700a4290 <Udma_chConfigRx+0x40> @ imm = #0x8
700a4286: e7ff         	b	0x700a4288 <Udma_chConfigRx+0x38> @ imm = #-0x2
700a4288: f06f 0001    	mvn	r0, #0x1
700a428c: 9019         	str	r0, [sp, #0x64]
700a428e: e7ff         	b	0x700a4290 <Udma_chConfigRx+0x40> @ imm = #-0x2
700a4290: 9819         	ldr	r0, [sp, #0x64]
700a4292: b9a8         	cbnz	r0, 0x700a42c0 <Udma_chConfigRx+0x70> @ imm = #0x2a
700a4294: e7ff         	b	0x700a4296 <Udma_chConfigRx+0x46> @ imm = #-0x2
700a4296: 9817         	ldr	r0, [sp, #0x5c]
700a4298: 6e80         	ldr	r0, [r0, #0x68]
700a429a: 9018         	str	r0, [sp, #0x60]
700a429c: 9818         	ldr	r0, [sp, #0x60]
700a429e: b150         	cbz	r0, 0x700a42b6 <Udma_chConfigRx+0x66> @ imm = #0x14
700a42a0: e7ff         	b	0x700a42a2 <Udma_chConfigRx+0x52> @ imm = #-0x2
700a42a2: 9818         	ldr	r0, [sp, #0x60]
700a42a4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a42a8: f64a 31cd    	movw	r1, #0xabcd
700a42ac: f6ca 31dc    	movt	r1, #0xabdc
700a42b0: 4288         	cmp	r0, r1
700a42b2: d004         	beq	0x700a42be <Udma_chConfigRx+0x6e> @ imm = #0x8
700a42b4: e7ff         	b	0x700a42b6 <Udma_chConfigRx+0x66> @ imm = #-0x2
700a42b6: f04f 30ff    	mov.w	r0, #0xffffffff
700a42ba: 9019         	str	r0, [sp, #0x64]
700a42bc: e7ff         	b	0x700a42be <Udma_chConfigRx+0x6e> @ imm = #-0x2
700a42be: e7ff         	b	0x700a42c0 <Udma_chConfigRx+0x70> @ imm = #-0x2
700a42c0: 9819         	ldr	r0, [sp, #0x64]
700a42c2: 2800         	cmp	r0, #0x0
700a42c4: f040 80f4    	bne.w	0x700a44b0 <Udma_chConfigRx+0x260> @ imm = #0x1e8
700a42c8: e7ff         	b	0x700a42ca <Udma_chConfigRx+0x7a> @ imm = #-0x2
700a42ca: 9818         	ldr	r0, [sp, #0x60]
700a42cc: 6800         	ldr	r0, [r0]
700a42ce: 2801         	cmp	r0, #0x1
700a42d0: d107         	bne	0x700a42e2 <Udma_chConfigRx+0x92> @ imm = #0xe
700a42d2: e7ff         	b	0x700a42d4 <Udma_chConfigRx+0x84> @ imm = #-0x2
700a42d4: 9817         	ldr	r0, [sp, #0x5c]
700a42d6: 7800         	ldrb	r0, [r0]
700a42d8: 0740         	lsls	r0, r0, #0x1d
700a42da: 2800         	cmp	r0, #0x0
700a42dc: d501         	bpl	0x700a42e2 <Udma_chConfigRx+0x92> @ imm = #0x2
700a42de: e7ff         	b	0x700a42e0 <Udma_chConfigRx+0x90> @ imm = #-0x2
700a42e0: e0e5         	b	0x700a44ae <Udma_chConfigRx+0x25e> @ imm = #0x1ca
700a42e2: f645 70ff    	movw	r0, #0x5fff
700a42e6: f8cd 0042    	str.w	r0, [sp, #0x42]
700a42ea: 9818         	ldr	r0, [sp, #0x60]
700a42ec: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a42f0: f8ad 0046    	strh.w	r0, [sp, #0x46]
700a42f4: 9817         	ldr	r0, [sp, #0x5c]
700a42f6: 6f00         	ldr	r0, [r0, #0x70]
700a42f8: f8ad 0048    	strh.w	r0, [sp, #0x48]
700a42fc: 981a         	ldr	r0, [sp, #0x68]
700a42fe: 7800         	ldrb	r0, [r0]
700a4300: f88d 0056    	strb.w	r0, [sp, #0x56]
700a4304: 981a         	ldr	r0, [sp, #0x68]
700a4306: 7840         	ldrb	r0, [r0, #0x1]
700a4308: f88d 0057    	strb.w	r0, [sp, #0x57]
700a430c: 981a         	ldr	r0, [sp, #0x68]
700a430e: 7880         	ldrb	r0, [r0, #0x2]
700a4310: f88d 0058    	strb.w	r0, [sp, #0x58]
700a4314: 981a         	ldr	r0, [sp, #0x68]
700a4316: 8880         	ldrh	r0, [r0, #0x4]
700a4318: f8ad 004a    	strh.w	r0, [sp, #0x4a]
700a431c: 981a         	ldr	r0, [sp, #0x68]
700a431e: 7980         	ldrb	r0, [r0, #0x6]
700a4320: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a4324: 981a         	ldr	r0, [sp, #0x68]
700a4326: 79c0         	ldrb	r0, [r0, #0x7]
700a4328: f88d 004f    	strb.w	r0, [sp, #0x4f]
700a432c: 981a         	ldr	r0, [sp, #0x68]
700a432e: 7a00         	ldrb	r0, [r0, #0x8]
700a4330: f88d 0050    	strb.w	r0, [sp, #0x50]
700a4334: 981a         	ldr	r0, [sp, #0x68]
700a4336: 7a40         	ldrb	r0, [r0, #0x9]
700a4338: f88d 0051    	strb.w	r0, [sp, #0x51]
700a433c: 981a         	ldr	r0, [sp, #0x68]
700a433e: 8940         	ldrh	r0, [r0, #0xa]
700a4340: f8ad 0052    	strh.w	r0, [sp, #0x52]
700a4344: 981a         	ldr	r0, [sp, #0x68]
700a4346: 8980         	ldrh	r0, [r0, #0xc]
700a4348: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a434c: 981a         	ldr	r0, [sp, #0x68]
700a434e: 7c80         	ldrb	r0, [r0, #0x12]
700a4350: f88d 0059    	strb.w	r0, [sp, #0x59]
700a4354: 981a         	ldr	r0, [sp, #0x68]
700a4356: 7cc0         	ldrb	r0, [r0, #0x13]
700a4358: f88d 005a    	strb.w	r0, [sp, #0x5a]
700a435c: 981a         	ldr	r0, [sp, #0x68]
700a435e: 7e00         	ldrb	r0, [r0, #0x18]
700a4360: f88d 005b    	strb.w	r0, [sp, #0x5b]
700a4364: 9817         	ldr	r0, [sp, #0x5c]
700a4366: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a436a: b138         	cbz	r0, 0x700a437c <Udma_chConfigRx+0x12c> @ imm = #0xe
700a436c: e7ff         	b	0x700a436e <Udma_chConfigRx+0x11e> @ imm = #-0x2
700a436e: 9817         	ldr	r0, [sp, #0x5c]
700a4370: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a4374: 8880         	ldrh	r0, [r0, #0x4]
700a4376: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a437a: e004         	b	0x700a4386 <Udma_chConfigRx+0x136> @ imm = #0x8
700a437c: f64f 70ff    	movw	r0, #0xffff
700a4380: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a4384: e7ff         	b	0x700a4386 <Udma_chConfigRx+0x136> @ imm = #-0x2
700a4386: f10d 003a    	add.w	r0, sp, #0x3a
700a438a: f10d 0132    	add.w	r1, sp, #0x32
700a438e: f04f 32ff    	mov.w	r2, #0xffffffff
700a4392: f00e fb05    	bl	0x700b29a0 <Sciclient_rmUdmapRxChCfg> @ imm = #0xe60a
700a4396: 9019         	str	r0, [sp, #0x64]
700a4398: 9819         	ldr	r0, [sp, #0x64]
700a439a: b108         	cbz	r0, 0x700a43a0 <Udma_chConfigRx+0x150> @ imm = #0x2
700a439c: e7ff         	b	0x700a439e <Udma_chConfigRx+0x14e> @ imm = #-0x2
700a439e: e7ff         	b	0x700a43a0 <Udma_chConfigRx+0x150> @ imm = #-0x2
700a43a0: 9817         	ldr	r0, [sp, #0x5c]
700a43a2: 6800         	ldr	r0, [r0]
700a43a4: f000 0008    	and	r0, r0, #0x8
700a43a8: 2808         	cmp	r0, #0x8
700a43aa: d006         	beq	0x700a43ba <Udma_chConfigRx+0x16a> @ imm = #0xc
700a43ac: e7ff         	b	0x700a43ae <Udma_chConfigRx+0x15e> @ imm = #-0x2
700a43ae: 9817         	ldr	r0, [sp, #0x5c]
700a43b0: 7800         	ldrb	r0, [r0]
700a43b2: 06c0         	lsls	r0, r0, #0x1b
700a43b4: 2800         	cmp	r0, #0x0
700a43b6: d569         	bpl	0x700a448c <Udma_chConfigRx+0x23c> @ imm = #0xd2
700a43b8: e7ff         	b	0x700a43ba <Udma_chConfigRx+0x16a> @ imm = #-0x2
700a43ba: 981a         	ldr	r0, [sp, #0x68]
700a43bc: 6940         	ldr	r0, [r0, #0x14]
700a43be: 2801         	cmp	r0, #0x1
700a43c0: d164         	bne	0x700a448c <Udma_chConfigRx+0x23c> @ imm = #0xc8
700a43c2: e7ff         	b	0x700a43c4 <Udma_chConfigRx+0x174> @ imm = #-0x2
700a43c4: 9817         	ldr	r0, [sp, #0x5c]
700a43c6: 6801         	ldr	r1, [r0]
700a43c8: a801         	add	r0, sp, #0x4
700a43ca: f00b fa29    	bl	0x700af820 <UdmaFlowPrms_init> @ imm = #0xb452
700a43ce: 981a         	ldr	r0, [sp, #0x68]
700a43d0: 7bc0         	ldrb	r0, [r0, #0xf]
700a43d2: f88d 0009    	strb.w	r0, [sp, #0x9]
700a43d6: 981a         	ldr	r0, [sp, #0x68]
700a43d8: 7b80         	ldrb	r0, [r0, #0xe]
700a43da: f88d 0008    	strb.w	r0, [sp, #0x8]
700a43de: 981a         	ldr	r0, [sp, #0x68]
700a43e0: 7c00         	ldrb	r0, [r0, #0x10]
700a43e2: f88d 000a    	strb.w	r0, [sp, #0xa]
700a43e6: 981a         	ldr	r0, [sp, #0x68]
700a43e8: 7c40         	ldrb	r0, [r0, #0x11]
700a43ea: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a43ee: 9817         	ldr	r0, [sp, #0x5c]
700a43f0: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a43f4: b928         	cbnz	r0, 0x700a4402 <Udma_chConfigRx+0x1b2> @ imm = #0xa
700a43f6: e7ff         	b	0x700a43f8 <Udma_chConfigRx+0x1a8> @ imm = #-0x2
700a43f8: f64f 70ff    	movw	r0, #0xffff
700a43fc: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a4400: e006         	b	0x700a4410 <Udma_chConfigRx+0x1c0> @ imm = #0xc
700a4402: 9817         	ldr	r0, [sp, #0x5c]
700a4404: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a4408: 8880         	ldrh	r0, [r0, #0x4]
700a440a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a440e: e7ff         	b	0x700a4410 <Udma_chConfigRx+0x1c0> @ imm = #-0x2
700a4410: 9817         	ldr	r0, [sp, #0x5c]
700a4412: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a4416: b928         	cbnz	r0, 0x700a4424 <Udma_chConfigRx+0x1d4> @ imm = #0xa
700a4418: e7ff         	b	0x700a441a <Udma_chConfigRx+0x1ca> @ imm = #-0x2
700a441a: f64f 70ff    	movw	r0, #0xffff
700a441e: f8ad 0000    	strh.w	r0, [sp]
700a4422: e006         	b	0x700a4432 <Udma_chConfigRx+0x1e2> @ imm = #0xc
700a4424: 9817         	ldr	r0, [sp, #0x5c]
700a4426: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a442a: 8880         	ldrh	r0, [r0, #0x4]
700a442c: f8ad 0000    	strh.w	r0, [sp]
700a4430: e7ff         	b	0x700a4432 <Udma_chConfigRx+0x1e2> @ imm = #-0x2
700a4432: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a4436: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a443a: f8bd 0000    	ldrh.w	r0, [sp]
700a443e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a4442: f8bd 0000    	ldrh.w	r0, [sp]
700a4446: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a444a: f8bd 0000    	ldrh.w	r0, [sp]
700a444e: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a4452: f8bd 0000    	ldrh.w	r0, [sp]
700a4456: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a445a: f8bd 0000    	ldrh.w	r0, [sp]
700a445e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a4462: f8bd 0000    	ldrh.w	r0, [sp]
700a4466: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a446a: f8bd 0000    	ldrh.w	r0, [sp]
700a446e: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a4472: 9817         	ldr	r0, [sp, #0x5c]
700a4474: f8d0 01c8    	ldr.w	r0, [r0, #0x1c8]
700a4478: 2100         	movs	r1, #0x0
700a447a: aa01         	add	r2, sp, #0x4
700a447c: f001 fe20    	bl	0x700a60c0 <Udma_flowConfig> @ imm = #0x1c40
700a4480: 9019         	str	r0, [sp, #0x64]
700a4482: 9819         	ldr	r0, [sp, #0x64]
700a4484: b108         	cbz	r0, 0x700a448a <Udma_chConfigRx+0x23a> @ imm = #0x2
700a4486: e7ff         	b	0x700a4488 <Udma_chConfigRx+0x238> @ imm = #-0x2
700a4488: e7ff         	b	0x700a448a <Udma_chConfigRx+0x23a> @ imm = #-0x2
700a448a: e7ff         	b	0x700a448c <Udma_chConfigRx+0x23c> @ imm = #-0x2
700a448c: 9819         	ldr	r0, [sp, #0x64]
700a448e: b968         	cbnz	r0, 0x700a44ac <Udma_chConfigRx+0x25c> @ imm = #0x1a
700a4490: e7ff         	b	0x700a4492 <Udma_chConfigRx+0x242> @ imm = #-0x2
700a4492: 9817         	ldr	r0, [sp, #0x5c]
700a4494: f500 70fc    	add.w	r0, r0, #0x1f8
700a4498: 991a         	ldr	r1, [sp, #0x68]
700a449a: e8b1 100c    	ldm.w	r1!, {r2, r3, r12}
700a449e: e8a0 100c    	stm.w	r0!, {r2, r3, r12}
700a44a2: e891 500c    	ldm.w	r1, {r2, r3, r12, lr}
700a44a6: e880 500c    	stm.w	r0, {r2, r3, r12, lr}
700a44aa: e7ff         	b	0x700a44ac <Udma_chConfigRx+0x25c> @ imm = #-0x2
700a44ac: e7ff         	b	0x700a44ae <Udma_chConfigRx+0x25e> @ imm = #-0x2
700a44ae: e7ff         	b	0x700a44b0 <Udma_chConfigRx+0x260> @ imm = #-0x2
700a44b0: 9819         	ldr	r0, [sp, #0x64]
700a44b2: b01c         	add	sp, #0x70
700a44b4: bd80         	pop	{r7, pc}
		...
700a44be: 0000         	movs	r0, r0

700a44c0 <Sciclient_rmIrqFindRoute>:
700a44c0: b580         	push	{r7, lr}
700a44c2: b08a         	sub	sp, #0x28
700a44c4: 9009         	str	r0, [sp, #0x24]
700a44c6: 2000         	movs	r0, #0x0
700a44c8: 9008         	str	r0, [sp, #0x20]
700a44ca: 9809         	ldr	r0, [sp, #0x24]
700a44cc: 88c0         	ldrh	r0, [r0, #0x6]
700a44ce: f00f ff9f    	bl	0x700b4410 <Sciclient_rmIrIsIr> @ imm = #0xff3e
700a44d2: b930         	cbnz	r0, 0x700a44e2 <Sciclient_rmIrqFindRoute+0x22> @ imm = #0xc
700a44d4: e7ff         	b	0x700a44d6 <Sciclient_rmIrqFindRoute+0x16> @ imm = #-0x2
700a44d6: 9809         	ldr	r0, [sp, #0x24]
700a44d8: 8940         	ldrh	r0, [r0, #0xa]
700a44da: f00f ff99    	bl	0x700b4410 <Sciclient_rmIrIsIr> @ imm = #0xff32
700a44de: b120         	cbz	r0, 0x700a44ea <Sciclient_rmIrqFindRoute+0x2a> @ imm = #0x8
700a44e0: e7ff         	b	0x700a44e2 <Sciclient_rmIrqFindRoute+0x22> @ imm = #-0x2
700a44e2: f06f 0001    	mvn	r0, #0x1
700a44e6: 9008         	str	r0, [sp, #0x20]
700a44e8: e7ff         	b	0x700a44ea <Sciclient_rmIrqFindRoute+0x2a> @ imm = #-0x2
700a44ea: 9808         	ldr	r0, [sp, #0x20]
700a44ec: bb20         	cbnz	r0, 0x700a4538 <Sciclient_rmIrqFindRoute+0x78> @ imm = #0x48
700a44ee: e7ff         	b	0x700a44f0 <Sciclient_rmIrqFindRoute+0x30> @ imm = #-0x2
700a44f0: 9809         	ldr	r0, [sp, #0x24]
700a44f2: 8a00         	ldrh	r0, [r0, #0x10]
700a44f4: 28ff         	cmp	r0, #0xff
700a44f6: d015         	beq	0x700a4524 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x2a
700a44f8: e7ff         	b	0x700a44fa <Sciclient_rmIrqFindRoute+0x3a> @ imm = #-0x2
700a44fa: 9809         	ldr	r0, [sp, #0x24]
700a44fc: 6800         	ldr	r0, [r0]
700a44fe: 2104         	movs	r1, #0x4
700a4500: f010 f88e    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x1011c
700a4504: b170         	cbz	r0, 0x700a4524 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x1c
700a4506: e7ff         	b	0x700a4508 <Sciclient_rmIrqFindRoute+0x48> @ imm = #-0x2
700a4508: 9809         	ldr	r0, [sp, #0x24]
700a450a: 6800         	ldr	r0, [r0]
700a450c: 2108         	movs	r1, #0x8
700a450e: f010 f887    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x1010e
700a4512: b138         	cbz	r0, 0x700a4524 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0xe
700a4514: e7ff         	b	0x700a4516 <Sciclient_rmIrqFindRoute+0x56> @ imm = #-0x2
700a4516: 9809         	ldr	r0, [sp, #0x24]
700a4518: 8a00         	ldrh	r0, [r0, #0x10]
700a451a: a905         	add	r1, sp, #0x14
700a451c: f008 f8e8    	bl	0x700ac6f0 <Sciclient_rmIrqGetNode> @ imm = #0x81d0
700a4520: 9008         	str	r0, [sp, #0x20]
700a4522: e006         	b	0x700a4532 <Sciclient_rmIrqFindRoute+0x72> @ imm = #0xc
700a4524: 9809         	ldr	r0, [sp, #0x24]
700a4526: 88c0         	ldrh	r0, [r0, #0x6]
700a4528: a905         	add	r1, sp, #0x14
700a452a: f008 f8e1    	bl	0x700ac6f0 <Sciclient_rmIrqGetNode> @ imm = #0x81c2
700a452e: 9008         	str	r0, [sp, #0x20]
700a4530: e7ff         	b	0x700a4532 <Sciclient_rmIrqFindRoute+0x72> @ imm = #-0x2
700a4532: 9805         	ldr	r0, [sp, #0x14]
700a4534: 9004         	str	r0, [sp, #0x10]
700a4536: e7ff         	b	0x700a4538 <Sciclient_rmIrqFindRoute+0x78> @ imm = #-0x2
700a4538: 9808         	ldr	r0, [sp, #0x20]
700a453a: b968         	cbnz	r0, 0x700a4558 <Sciclient_rmIrqFindRoute+0x98> @ imm = #0x1a
700a453c: e7ff         	b	0x700a453e <Sciclient_rmIrqFindRoute+0x7e> @ imm = #-0x2
700a453e: 2001         	movs	r0, #0x1
700a4540: 9002         	str	r0, [sp, #0x8]
700a4542: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a4546: f010 fbf3    	bl	0x700b4d30 <Sciclient_rmPsInit> @ imm = #0x107e6
700a454a: 9802         	ldr	r0, [sp, #0x8]
700a454c: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a4550: 2000         	movs	r0, #0x0
700a4552: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a4556: e003         	b	0x700a4560 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #0x6
700a4558: 2000         	movs	r0, #0x0
700a455a: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a455e: e7ff         	b	0x700a4560 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #-0x2
700a4560: e7ff         	b	0x700a4562 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x2
700a4562: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a4566: 07c0         	lsls	r0, r0, #0x1f
700a4568: 2800         	cmp	r0, #0x0
700a456a: f000 80ca    	beq.w	0x700a4702 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x194
700a456e: e7ff         	b	0x700a4570 <Sciclient_rmIrqFindRoute+0xb0> @ imm = #-0x2
700a4570: 2000         	movs	r0, #0x0
700a4572: f88d 0019    	strb.w	r0, [sp, #0x19]
700a4576: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a457a: 9905         	ldr	r1, [sp, #0x14]
700a457c: 8849         	ldrh	r1, [r1, #0x2]
700a457e: 4288         	cmp	r0, r1
700a4580: f280 8087    	bge.w	0x700a4692 <Sciclient_rmIrqFindRoute+0x1d2> @ imm = #0x10e
700a4584: e7ff         	b	0x700a4586 <Sciclient_rmIrqFindRoute+0xc6> @ imm = #-0x2
700a4586: 9805         	ldr	r0, [sp, #0x14]
700a4588: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a458c: aa03         	add	r2, sp, #0xc
700a458e: f00f f91f    	bl	0x700b37d0 <Sciclient_rmIrqGetNodeItf> @ imm = #0xf23e
700a4592: 9008         	str	r0, [sp, #0x20]
700a4594: 9808         	ldr	r0, [sp, #0x20]
700a4596: b108         	cbz	r0, 0x700a459c <Sciclient_rmIrqFindRoute+0xdc> @ imm = #0x2
700a4598: e7ff         	b	0x700a459a <Sciclient_rmIrqFindRoute+0xda> @ imm = #-0x2
700a459a: e0b2         	b	0x700a4702 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x164
700a459c: 9805         	ldr	r0, [sp, #0x14]
700a459e: 8800         	ldrh	r0, [r0]
700a45a0: f00f ff1e    	bl	0x700b43e0 <Sciclient_rmIaIsIa> @ imm = #0xfe3c
700a45a4: b9d0         	cbnz	r0, 0x700a45dc <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x34
700a45a6: e7ff         	b	0x700a45a8 <Sciclient_rmIrqFindRoute+0xe8> @ imm = #-0x2
700a45a8: f010 f852    	bl	0x700b4650 <Sciclient_rmPsIsEmpty> @ imm = #0x100a4
700a45ac: b1b0         	cbz	r0, 0x700a45dc <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x2c
700a45ae: e7ff         	b	0x700a45b0 <Sciclient_rmIrqFindRoute+0xf0> @ imm = #-0x2
700a45b0: 9809         	ldr	r0, [sp, #0x24]
700a45b2: 8900         	ldrh	r0, [r0, #0x8]
700a45b4: 9903         	ldr	r1, [sp, #0xc]
700a45b6: 8809         	ldrh	r1, [r1]
700a45b8: 4288         	cmp	r0, r1
700a45ba: db09         	blt	0x700a45d0 <Sciclient_rmIrqFindRoute+0x110> @ imm = #0x12
700a45bc: e7ff         	b	0x700a45be <Sciclient_rmIrqFindRoute+0xfe> @ imm = #-0x2
700a45be: 9809         	ldr	r0, [sp, #0x24]
700a45c0: 8900         	ldrh	r0, [r0, #0x8]
700a45c2: 9a03         	ldr	r2, [sp, #0xc]
700a45c4: 8811         	ldrh	r1, [r2]
700a45c6: 8892         	ldrh	r2, [r2, #0x4]
700a45c8: 4411         	add	r1, r2
700a45ca: 4288         	cmp	r0, r1
700a45cc: db06         	blt	0x700a45dc <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0xc
700a45ce: e7ff         	b	0x700a45d0 <Sciclient_rmIrqFindRoute+0x110> @ imm = #-0x2
700a45d0: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a45d4: 3001         	adds	r0, #0x1
700a45d6: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a45da: e059         	b	0x700a4690 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #0xb2
700a45dc: f010 ff70    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x10ee0
700a45e0: f8bd 101c    	ldrh.w	r1, [sp, #0x1c]
700a45e4: 4288         	cmp	r0, r1
700a45e6: da1e         	bge	0x700a4626 <Sciclient_rmIrqFindRoute+0x166> @ imm = #0x3c
700a45e8: e7ff         	b	0x700a45ea <Sciclient_rmIrqFindRoute+0x12a> @ imm = #-0x2
700a45ea: 9805         	ldr	r0, [sp, #0x14]
700a45ec: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a45f0: f00d ff66    	bl	0x700b24c0 <Sciclient_rmPsPush> @ imm = #0xdecc
700a45f4: 9008         	str	r0, [sp, #0x20]
700a45f6: 9808         	ldr	r0, [sp, #0x20]
700a45f8: b108         	cbz	r0, 0x700a45fe <Sciclient_rmIrqFindRoute+0x13e> @ imm = #0x2
700a45fa: e7ff         	b	0x700a45fc <Sciclient_rmIrqFindRoute+0x13c> @ imm = #-0x2
700a45fc: e081         	b	0x700a4702 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x102
700a45fe: 9803         	ldr	r0, [sp, #0xc]
700a4600: 88c0         	ldrh	r0, [r0, #0x6]
700a4602: a905         	add	r1, sp, #0x14
700a4604: f008 f874    	bl	0x700ac6f0 <Sciclient_rmIrqGetNode> @ imm = #0x80e8
700a4608: 9008         	str	r0, [sp, #0x20]
700a460a: 9805         	ldr	r0, [sp, #0x14]
700a460c: b930         	cbnz	r0, 0x700a461c <Sciclient_rmIrqFindRoute+0x15c> @ imm = #0xc
700a460e: e7ff         	b	0x700a4610 <Sciclient_rmIrqFindRoute+0x150> @ imm = #-0x2
700a4610: 2001         	movs	r0, #0x1
700a4612: f88d 0019    	strb.w	r0, [sp, #0x19]
700a4616: 2000         	movs	r0, #0x0
700a4618: 9008         	str	r0, [sp, #0x20]
700a461a: e003         	b	0x700a4624 <Sciclient_rmIrqFindRoute+0x164> @ imm = #0x6
700a461c: 2000         	movs	r0, #0x0
700a461e: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a4622: e7ff         	b	0x700a4624 <Sciclient_rmIrqFindRoute+0x164> @ imm = #-0x2
700a4624: e033         	b	0x700a468e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #0x66
700a4626: 9803         	ldr	r0, [sp, #0xc]
700a4628: 88c0         	ldrh	r0, [r0, #0x6]
700a462a: 9909         	ldr	r1, [sp, #0x24]
700a462c: 8949         	ldrh	r1, [r1, #0xa]
700a462e: 4288         	cmp	r0, r1
700a4630: d127         	bne	0x700a4682 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x4e
700a4632: e7ff         	b	0x700a4634 <Sciclient_rmIrqFindRoute+0x174> @ imm = #-0x2
700a4634: 9809         	ldr	r0, [sp, #0x24]
700a4636: 8980         	ldrh	r0, [r0, #0xc]
700a4638: 9903         	ldr	r1, [sp, #0xc]
700a463a: 8849         	ldrh	r1, [r1, #0x2]
700a463c: 4288         	cmp	r0, r1
700a463e: db20         	blt	0x700a4682 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x40
700a4640: e7ff         	b	0x700a4642 <Sciclient_rmIrqFindRoute+0x182> @ imm = #-0x2
700a4642: 9809         	ldr	r0, [sp, #0x24]
700a4644: 8980         	ldrh	r0, [r0, #0xc]
700a4646: 9a03         	ldr	r2, [sp, #0xc]
700a4648: 8851         	ldrh	r1, [r2, #0x2]
700a464a: 8892         	ldrh	r2, [r2, #0x4]
700a464c: 4411         	add	r1, r2
700a464e: 4288         	cmp	r0, r1
700a4650: da17         	bge	0x700a4682 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x2e
700a4652: e7ff         	b	0x700a4654 <Sciclient_rmIrqFindRoute+0x194> @ imm = #-0x2
700a4654: 9805         	ldr	r0, [sp, #0x14]
700a4656: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a465a: f00d ff31    	bl	0x700b24c0 <Sciclient_rmPsPush> @ imm = #0xde62
700a465e: 9008         	str	r0, [sp, #0x20]
700a4660: 9808         	ldr	r0, [sp, #0x20]
700a4662: b108         	cbz	r0, 0x700a4668 <Sciclient_rmIrqFindRoute+0x1a8> @ imm = #0x2
700a4664: e7ff         	b	0x700a4666 <Sciclient_rmIrqFindRoute+0x1a6> @ imm = #-0x2
700a4666: e04c         	b	0x700a4702 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x98
700a4668: 9809         	ldr	r0, [sp, #0x24]
700a466a: f7fb fe19    	bl	0x700a02a0 <Sciclient_rmIrqRouteValidate> @ imm = #-0x43ce
700a466e: b108         	cbz	r0, 0x700a4674 <Sciclient_rmIrqFindRoute+0x1b4> @ imm = #0x2
700a4670: e7ff         	b	0x700a4672 <Sciclient_rmIrqFindRoute+0x1b2> @ imm = #-0x2
700a4672: e046         	b	0x700a4702 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x8c
700a4674: a805         	add	r0, sp, #0x14
700a4676: f10d 011a    	add.w	r1, sp, #0x1a
700a467a: f00b fab1    	bl	0x700afbe0 <Sciclient_rmPsPop> @ imm = #0xb562
700a467e: e7ff         	b	0x700a4680 <Sciclient_rmIrqFindRoute+0x1c0> @ imm = #-0x2
700a4680: e7ff         	b	0x700a4682 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #-0x2
700a4682: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a4686: 3001         	adds	r0, #0x1
700a4688: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a468c: e7ff         	b	0x700a468e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #-0x2
700a468e: e7ff         	b	0x700a4690 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #-0x2
700a4690: e003         	b	0x700a469a <Sciclient_rmIrqFindRoute+0x1da> @ imm = #0x6
700a4692: 2001         	movs	r0, #0x1
700a4694: f88d 0019    	strb.w	r0, [sp, #0x19]
700a4698: e7ff         	b	0x700a469a <Sciclient_rmIrqFindRoute+0x1da> @ imm = #-0x2
700a469a: f89d 0019    	ldrb.w	r0, [sp, #0x19]
700a469e: 07c0         	lsls	r0, r0, #0x1f
700a46a0: b370         	cbz	r0, 0x700a4700 <Sciclient_rmIrqFindRoute+0x240> @ imm = #0x5c
700a46a2: e7ff         	b	0x700a46a4 <Sciclient_rmIrqFindRoute+0x1e4> @ imm = #-0x2
700a46a4: f00f ffd4    	bl	0x700b4650 <Sciclient_rmPsIsEmpty> @ imm = #0xffa8
700a46a8: b1c8         	cbz	r0, 0x700a46de <Sciclient_rmIrqFindRoute+0x21e> @ imm = #0x32
700a46aa: e7ff         	b	0x700a46ac <Sciclient_rmIrqFindRoute+0x1ec> @ imm = #-0x2
700a46ac: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a46b0: 3001         	adds	r0, #0x1
700a46b2: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a46b6: 9804         	ldr	r0, [sp, #0x10]
700a46b8: 9005         	str	r0, [sp, #0x14]
700a46ba: 2000         	movs	r0, #0x0
700a46bc: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a46c0: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a46c4: 9001         	str	r0, [sp, #0x4]
700a46c6: f010 ff4b    	bl	0x700b5560 <Sciclient_rmPsGetMaxPsp> @ imm = #0x10e96
700a46ca: 4601         	mov	r1, r0
700a46cc: 9801         	ldr	r0, [sp, #0x4]
700a46ce: 4288         	cmp	r0, r1
700a46d0: db04         	blt	0x700a46dc <Sciclient_rmIrqFindRoute+0x21c> @ imm = #0x8
700a46d2: e7ff         	b	0x700a46d4 <Sciclient_rmIrqFindRoute+0x214> @ imm = #-0x2
700a46d4: f04f 30ff    	mov.w	r0, #0xffffffff
700a46d8: 9008         	str	r0, [sp, #0x20]
700a46da: e012         	b	0x700a4702 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x24
700a46dc: e00f         	b	0x700a46fe <Sciclient_rmIrqFindRoute+0x23e> @ imm = #0x1e
700a46de: a805         	add	r0, sp, #0x14
700a46e0: f10d 011a    	add.w	r1, sp, #0x1a
700a46e4: f00b fa7c    	bl	0x700afbe0 <Sciclient_rmPsPop> @ imm = #0xb4f8
700a46e8: 9008         	str	r0, [sp, #0x20]
700a46ea: 9808         	ldr	r0, [sp, #0x20]
700a46ec: b108         	cbz	r0, 0x700a46f2 <Sciclient_rmIrqFindRoute+0x232> @ imm = #0x2
700a46ee: e7ff         	b	0x700a46f0 <Sciclient_rmIrqFindRoute+0x230> @ imm = #-0x2
700a46f0: e007         	b	0x700a4702 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0xe
700a46f2: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a46f6: 3001         	adds	r0, #0x1
700a46f8: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a46fc: e7ff         	b	0x700a46fe <Sciclient_rmIrqFindRoute+0x23e> @ imm = #-0x2
700a46fe: e7ff         	b	0x700a4700 <Sciclient_rmIrqFindRoute+0x240> @ imm = #-0x2
700a4700: e72f         	b	0x700a4562 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x1a2
700a4702: 9808         	ldr	r0, [sp, #0x20]
700a4704: b00a         	add	sp, #0x28
700a4706: bd80         	pop	{r7, pc}
		...

700a4710 <UART_fifoConfig>:
700a4710: b580         	push	{r7, lr}
700a4712: b092         	sub	sp, #0x48
700a4714: 9011         	str	r0, [sp, #0x44]
700a4716: 9110         	str	r1, [sp, #0x40]
700a4718: 2000         	movs	r0, #0x0
700a471a: 900c         	str	r0, [sp, #0x30]
700a471c: 9810         	ldr	r0, [sp, #0x40]
700a471e: f3c0 6083    	ubfx	r0, r0, #0x1a, #0x4
700a4722: 900b         	str	r0, [sp, #0x2c]
700a4724: 9810         	ldr	r0, [sp, #0x40]
700a4726: f3c0 5083    	ubfx	r0, r0, #0x16, #0x4
700a472a: 900a         	str	r0, [sp, #0x28]
700a472c: 9810         	ldr	r0, [sp, #0x40]
700a472e: f3c0 3087    	ubfx	r0, r0, #0xe, #0x8
700a4732: 9009         	str	r0, [sp, #0x24]
700a4734: 9810         	ldr	r0, [sp, #0x40]
700a4736: f3c0 1087    	ubfx	r0, r0, #0x6, #0x8
700a473a: 9008         	str	r0, [sp, #0x20]
700a473c: 9810         	ldr	r0, [sp, #0x40]
700a473e: f3c0 1040    	ubfx	r0, r0, #0x5, #0x1
700a4742: 9007         	str	r0, [sp, #0x1c]
700a4744: 9810         	ldr	r0, [sp, #0x40]
700a4746: f3c0 1000    	ubfx	r0, r0, #0x4, #0x1
700a474a: 9006         	str	r0, [sp, #0x18]
700a474c: 9810         	ldr	r0, [sp, #0x40]
700a474e: f3c0 00c0    	ubfx	r0, r0, #0x3, #0x1
700a4752: 9005         	str	r0, [sp, #0x14]
700a4754: 9810         	ldr	r0, [sp, #0x40]
700a4756: f000 0007    	and	r0, r0, #0x7
700a475a: 9004         	str	r0, [sp, #0x10]
700a475c: 9811         	ldr	r0, [sp, #0x44]
700a475e: f00f faef    	bl	0x700b3d40 <UART_enhanFuncEnable> @ imm = #0xf5de
700a4762: 900f         	str	r0, [sp, #0x3c]
700a4764: 9811         	ldr	r0, [sp, #0x44]
700a4766: f00a ffbb    	bl	0x700af6e0 <UART_subConfigTCRTLRModeEn> @ imm = #0xaf76
700a476a: 900e         	str	r0, [sp, #0x38]
700a476c: 980c         	ldr	r0, [sp, #0x30]
700a476e: f040 0001    	orr	r0, r0, #0x1
700a4772: 900c         	str	r0, [sp, #0x30]
700a4774: 980a         	ldr	r0, [sp, #0x28]
700a4776: 2801         	cmp	r0, #0x1
700a4778: d033         	beq	0x700a47e2 <UART_fifoConfig+0xd2> @ imm = #0x66
700a477a: e7ff         	b	0x700a477c <UART_fifoConfig+0x6c> @ imm = #-0x2
700a477c: 9811         	ldr	r0, [sp, #0x44]
700a477e: 3040         	adds	r0, #0x40
700a4780: 2180         	movs	r1, #0x80
700a4782: 2207         	movs	r2, #0x7
700a4784: 2300         	movs	r3, #0x0
700a4786: 9303         	str	r3, [sp, #0xc]
700a4788: f00f fd3a    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xfa74
700a478c: 9b03         	ldr	r3, [sp, #0xc]
700a478e: 9811         	ldr	r0, [sp, #0x44]
700a4790: 301c         	adds	r0, #0x1c
700a4792: 21f0         	movs	r1, #0xf0
700a4794: 2204         	movs	r2, #0x4
700a4796: f00f fd33    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xfa66
700a479a: 980c         	ldr	r0, [sp, #0x30]
700a479c: f020 00c0    	bic	r0, r0, #0xc0
700a47a0: 900c         	str	r0, [sp, #0x30]
700a47a2: 9808         	ldr	r0, [sp, #0x20]
700a47a4: 2808         	cmp	r0, #0x8
700a47a6: d00c         	beq	0x700a47c2 <UART_fifoConfig+0xb2> @ imm = #0x18
700a47a8: e7ff         	b	0x700a47aa <UART_fifoConfig+0x9a> @ imm = #-0x2
700a47aa: 9808         	ldr	r0, [sp, #0x20]
700a47ac: 2810         	cmp	r0, #0x10
700a47ae: d008         	beq	0x700a47c2 <UART_fifoConfig+0xb2> @ imm = #0x10
700a47b0: e7ff         	b	0x700a47b2 <UART_fifoConfig+0xa2> @ imm = #-0x2
700a47b2: 9808         	ldr	r0, [sp, #0x20]
700a47b4: 2838         	cmp	r0, #0x38
700a47b6: d004         	beq	0x700a47c2 <UART_fifoConfig+0xb2> @ imm = #0x8
700a47b8: e7ff         	b	0x700a47ba <UART_fifoConfig+0xaa> @ imm = #-0x2
700a47ba: 9808         	ldr	r0, [sp, #0x20]
700a47bc: 283c         	cmp	r0, #0x3c
700a47be: d107         	bne	0x700a47d0 <UART_fifoConfig+0xc0> @ imm = #0xe
700a47c0: e7ff         	b	0x700a47c2 <UART_fifoConfig+0xb2> @ imm = #-0x2
700a47c2: 9808         	ldr	r0, [sp, #0x20]
700a47c4: f000 01c0    	and	r1, r0, #0xc0
700a47c8: 980c         	ldr	r0, [sp, #0x30]
700a47ca: 4308         	orrs	r0, r1
700a47cc: 900c         	str	r0, [sp, #0x30]
700a47ce: e007         	b	0x700a47e0 <UART_fifoConfig+0xd0> @ imm = #0xe
700a47d0: 9811         	ldr	r0, [sp, #0x44]
700a47d2: 301c         	adds	r0, #0x1c
700a47d4: 9b08         	ldr	r3, [sp, #0x20]
700a47d6: 21f0         	movs	r1, #0xf0
700a47d8: 2204         	movs	r2, #0x4
700a47da: f00f fd11    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xfa22
700a47de: e7ff         	b	0x700a47e0 <UART_fifoConfig+0xd0> @ imm = #-0x2
700a47e0: e01d         	b	0x700a481e <UART_fifoConfig+0x10e> @ imm = #0x3a
700a47e2: 9808         	ldr	r0, [sp, #0x20]
700a47e4: f000 003f    	and	r0, r0, #0x3f
700a47e8: 9008         	str	r0, [sp, #0x20]
700a47ea: 9808         	ldr	r0, [sp, #0x20]
700a47ec: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a47f0: 900d         	str	r0, [sp, #0x34]
700a47f2: 9808         	ldr	r0, [sp, #0x20]
700a47f4: f000 0103    	and	r1, r0, #0x3
700a47f8: 980c         	ldr	r0, [sp, #0x30]
700a47fa: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700a47fe: 900c         	str	r0, [sp, #0x30]
700a4800: 9811         	ldr	r0, [sp, #0x44]
700a4802: 3040         	adds	r0, #0x40
700a4804: 2180         	movs	r1, #0x80
700a4806: 2207         	movs	r2, #0x7
700a4808: 2301         	movs	r3, #0x1
700a480a: f00f fcf9    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf9f2
700a480e: 9811         	ldr	r0, [sp, #0x44]
700a4810: 301c         	adds	r0, #0x1c
700a4812: 9b0d         	ldr	r3, [sp, #0x34]
700a4814: 21f0         	movs	r1, #0xf0
700a4816: 2204         	movs	r2, #0x4
700a4818: f00f fcf2    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf9e4
700a481c: e7ff         	b	0x700a481e <UART_fifoConfig+0x10e> @ imm = #-0x2
700a481e: 980b         	ldr	r0, [sp, #0x2c]
700a4820: 2801         	cmp	r0, #0x1
700a4822: d033         	beq	0x700a488c <UART_fifoConfig+0x17c> @ imm = #0x66
700a4824: e7ff         	b	0x700a4826 <UART_fifoConfig+0x116> @ imm = #-0x2
700a4826: 9811         	ldr	r0, [sp, #0x44]
700a4828: 3040         	adds	r0, #0x40
700a482a: 2140         	movs	r1, #0x40
700a482c: 2206         	movs	r2, #0x6
700a482e: 2300         	movs	r3, #0x0
700a4830: 9302         	str	r3, [sp, #0x8]
700a4832: f00f fce5    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf9ca
700a4836: 9b02         	ldr	r3, [sp, #0x8]
700a4838: 9811         	ldr	r0, [sp, #0x44]
700a483a: 301c         	adds	r0, #0x1c
700a483c: 210f         	movs	r1, #0xf
700a483e: 461a         	mov	r2, r3
700a4840: f00f fcde    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf9bc
700a4844: 980c         	ldr	r0, [sp, #0x30]
700a4846: f020 0030    	bic	r0, r0, #0x30
700a484a: 900c         	str	r0, [sp, #0x30]
700a484c: 9809         	ldr	r0, [sp, #0x24]
700a484e: 2808         	cmp	r0, #0x8
700a4850: d00c         	beq	0x700a486c <UART_fifoConfig+0x15c> @ imm = #0x18
700a4852: e7ff         	b	0x700a4854 <UART_fifoConfig+0x144> @ imm = #-0x2
700a4854: 9809         	ldr	r0, [sp, #0x24]
700a4856: 2810         	cmp	r0, #0x10
700a4858: d008         	beq	0x700a486c <UART_fifoConfig+0x15c> @ imm = #0x10
700a485a: e7ff         	b	0x700a485c <UART_fifoConfig+0x14c> @ imm = #-0x2
700a485c: 9809         	ldr	r0, [sp, #0x24]
700a485e: 2820         	cmp	r0, #0x20
700a4860: d004         	beq	0x700a486c <UART_fifoConfig+0x15c> @ imm = #0x8
700a4862: e7ff         	b	0x700a4864 <UART_fifoConfig+0x154> @ imm = #-0x2
700a4864: 9809         	ldr	r0, [sp, #0x24]
700a4866: 2838         	cmp	r0, #0x38
700a4868: d107         	bne	0x700a487a <UART_fifoConfig+0x16a> @ imm = #0xe
700a486a: e7ff         	b	0x700a486c <UART_fifoConfig+0x15c> @ imm = #-0x2
700a486c: 9809         	ldr	r0, [sp, #0x24]
700a486e: f000 0130    	and	r1, r0, #0x30
700a4872: 980c         	ldr	r0, [sp, #0x30]
700a4874: 4308         	orrs	r0, r1
700a4876: 900c         	str	r0, [sp, #0x30]
700a4878: e007         	b	0x700a488a <UART_fifoConfig+0x17a> @ imm = #0xe
700a487a: 9811         	ldr	r0, [sp, #0x44]
700a487c: 301c         	adds	r0, #0x1c
700a487e: 9b09         	ldr	r3, [sp, #0x24]
700a4880: 210f         	movs	r1, #0xf
700a4882: 2200         	movs	r2, #0x0
700a4884: f00f fcbc    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf978
700a4888: e7ff         	b	0x700a488a <UART_fifoConfig+0x17a> @ imm = #-0x2
700a488a: e01d         	b	0x700a48c8 <UART_fifoConfig+0x1b8> @ imm = #0x3a
700a488c: 9809         	ldr	r0, [sp, #0x24]
700a488e: f000 003f    	and	r0, r0, #0x3f
700a4892: 9009         	str	r0, [sp, #0x24]
700a4894: 9809         	ldr	r0, [sp, #0x24]
700a4896: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a489a: 900d         	str	r0, [sp, #0x34]
700a489c: 9809         	ldr	r0, [sp, #0x24]
700a489e: f000 0103    	and	r1, r0, #0x3
700a48a2: 980c         	ldr	r0, [sp, #0x30]
700a48a4: ea40 1001    	orr.w	r0, r0, r1, lsl #4
700a48a8: 900c         	str	r0, [sp, #0x30]
700a48aa: 9811         	ldr	r0, [sp, #0x44]
700a48ac: 3040         	adds	r0, #0x40
700a48ae: 2140         	movs	r1, #0x40
700a48b0: 2206         	movs	r2, #0x6
700a48b2: 2301         	movs	r3, #0x1
700a48b4: f00f fca4    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf948
700a48b8: 9811         	ldr	r0, [sp, #0x44]
700a48ba: 301c         	adds	r0, #0x1c
700a48bc: 9b0d         	ldr	r3, [sp, #0x34]
700a48be: 210f         	movs	r1, #0xf
700a48c0: 2200         	movs	r2, #0x0
700a48c2: f00f fc9d    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf93a
700a48c6: e7ff         	b	0x700a48c8 <UART_fifoConfig+0x1b8> @ imm = #-0x2
700a48c8: 9805         	ldr	r0, [sp, #0x14]
700a48ca: b9a8         	cbnz	r0, 0x700a48f8 <UART_fifoConfig+0x1e8> @ imm = #0x2a
700a48cc: e7ff         	b	0x700a48ce <UART_fifoConfig+0x1be> @ imm = #-0x2
700a48ce: 9811         	ldr	r0, [sp, #0x44]
700a48d0: 3040         	adds	r0, #0x40
700a48d2: 2101         	movs	r1, #0x1
700a48d4: 2300         	movs	r3, #0x0
700a48d6: 461a         	mov	r2, r3
700a48d8: f00f fc92    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf924
700a48dc: 9804         	ldr	r0, [sp, #0x10]
700a48de: f000 0001    	and	r0, r0, #0x1
700a48e2: 9004         	str	r0, [sp, #0x10]
700a48e4: 980c         	ldr	r0, [sp, #0x30]
700a48e6: f020 0008    	bic	r0, r0, #0x8
700a48ea: 900c         	str	r0, [sp, #0x30]
700a48ec: 9904         	ldr	r1, [sp, #0x10]
700a48ee: 980c         	ldr	r0, [sp, #0x30]
700a48f0: ea40 00c1    	orr.w	r0, r0, r1, lsl #3
700a48f4: 900c         	str	r0, [sp, #0x30]
700a48f6: e013         	b	0x700a4920 <UART_fifoConfig+0x210> @ imm = #0x26
700a48f8: 9804         	ldr	r0, [sp, #0x10]
700a48fa: f000 0003    	and	r0, r0, #0x3
700a48fe: 9004         	str	r0, [sp, #0x10]
700a4900: 9811         	ldr	r0, [sp, #0x44]
700a4902: 3040         	adds	r0, #0x40
700a4904: 2200         	movs	r2, #0x0
700a4906: 2301         	movs	r3, #0x1
700a4908: 9301         	str	r3, [sp, #0x4]
700a490a: 4619         	mov	r1, r3
700a490c: f00f fc78    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf8f0
700a4910: 9a01         	ldr	r2, [sp, #0x4]
700a4912: 9811         	ldr	r0, [sp, #0x44]
700a4914: 3040         	adds	r0, #0x40
700a4916: 9b04         	ldr	r3, [sp, #0x10]
700a4918: 2106         	movs	r1, #0x6
700a491a: f00f fc71    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0xf8e2
700a491e: e7ff         	b	0x700a4920 <UART_fifoConfig+0x210> @ imm = #-0x2
700a4920: 9906         	ldr	r1, [sp, #0x18]
700a4922: 980c         	ldr	r0, [sp, #0x30]
700a4924: ea40 0041    	orr.w	r0, r0, r1, lsl #1
700a4928: 900c         	str	r0, [sp, #0x30]
700a492a: 9907         	ldr	r1, [sp, #0x1c]
700a492c: 980c         	ldr	r0, [sp, #0x30]
700a492e: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a4932: 900c         	str	r0, [sp, #0x30]
700a4934: 9811         	ldr	r0, [sp, #0x44]
700a4936: 990c         	ldr	r1, [sp, #0x30]
700a4938: f00d f952    	bl	0x700b1be0 <UART_fifoRegisterWrite> @ imm = #0xd2a4
700a493c: 9811         	ldr	r0, [sp, #0x44]
700a493e: 990e         	ldr	r1, [sp, #0x38]
700a4940: f00b fdde    	bl	0x700b0500 <UART_tcrTlrBitValRestore> @ imm = #0xbbbc
700a4944: 9811         	ldr	r0, [sp, #0x44]
700a4946: 990f         	ldr	r1, [sp, #0x3c]
700a4948: f00f fc7a    	bl	0x700b4240 <UART_enhanFuncBitValRestore> @ imm = #0xf8f4
700a494c: 980c         	ldr	r0, [sp, #0x30]
700a494e: b012         	add	sp, #0x48
700a4950: bd80         	pop	{r7, pc}
		...
700a495e: 0000         	movs	r0, r0

700a4960 <UART_lld_controllerIsr>:
700a4960: b580         	push	{r7, lr}
700a4962: b08a         	sub	sp, #0x28
700a4964: 9009         	str	r0, [sp, #0x24]
700a4966: 2001         	movs	r0, #0x1
700a4968: 9005         	str	r0, [sp, #0x14]
700a496a: 2000         	movs	r0, #0x0
700a496c: 9004         	str	r0, [sp, #0x10]
700a496e: 9809         	ldr	r0, [sp, #0x24]
700a4970: 2800         	cmp	r0, #0x0
700a4972: f000 8111    	beq.w	0x700a4b98 <UART_lld_controllerIsr+0x238> @ imm = #0x222
700a4976: e7ff         	b	0x700a4978 <UART_lld_controllerIsr+0x18> @ imm = #-0x2
700a4978: 9809         	ldr	r0, [sp, #0x24]
700a497a: 9006         	str	r0, [sp, #0x18]
700a497c: 9806         	ldr	r0, [sp, #0x18]
700a497e: 6840         	ldr	r0, [r0, #0x4]
700a4980: 9001         	str	r0, [sp, #0x4]
700a4982: e7ff         	b	0x700a4984 <UART_lld_controllerIsr+0x24> @ imm = #-0x2
700a4984: 9805         	ldr	r0, [sp, #0x14]
700a4986: 2801         	cmp	r0, #0x1
700a4988: f040 8105    	bne.w	0x700a4b96 <UART_lld_controllerIsr+0x236> @ imm = #0x20a
700a498c: e7ff         	b	0x700a498e <UART_lld_controllerIsr+0x2e> @ imm = #-0x2
700a498e: 9806         	ldr	r0, [sp, #0x18]
700a4990: 6800         	ldr	r0, [r0]
700a4992: f00e fd3d    	bl	0x700b3410 <UART_getIntrIdentityStatus> @ imm = #0xea7a
700a4996: 9008         	str	r0, [sp, #0x20]
700a4998: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a499c: 0740         	lsls	r0, r0, #0x1d
700a499e: 2800         	cmp	r0, #0x0
700a49a0: d561         	bpl	0x700a4a66 <UART_lld_controllerIsr+0x106> @ imm = #0xc2
700a49a2: e7ff         	b	0x700a49a4 <UART_lld_controllerIsr+0x44> @ imm = #-0x2
700a49a4: 9808         	ldr	r0, [sp, #0x20]
700a49a6: f000 0006    	and	r0, r0, #0x6
700a49aa: 2806         	cmp	r0, #0x6
700a49ac: d104         	bne	0x700a49b8 <UART_lld_controllerIsr+0x58> @ imm = #0x8
700a49ae: e7ff         	b	0x700a49b0 <UART_lld_controllerIsr+0x50> @ imm = #-0x2
700a49b0: 9806         	ldr	r0, [sp, #0x18]
700a49b2: f004 feb5    	bl	0x700a9720 <UART_procLineStatusErr> @ imm = #0x4d6a
700a49b6: e055         	b	0x700a4a64 <UART_lld_controllerIsr+0x104> @ imm = #0xaa
700a49b8: 9808         	ldr	r0, [sp, #0x20]
700a49ba: f000 000c    	and	r0, r0, #0xc
700a49be: 280c         	cmp	r0, #0xc
700a49c0: d10a         	bne	0x700a49d8 <UART_lld_controllerIsr+0x78> @ imm = #0x14
700a49c2: e7ff         	b	0x700a49c4 <UART_lld_controllerIsr+0x64> @ imm = #-0x2
700a49c4: 9806         	ldr	r0, [sp, #0x18]
700a49c6: 6800         	ldr	r0, [r0]
700a49c8: 2105         	movs	r1, #0x5
700a49ca: f008 f8c9    	bl	0x700acb60 <UART_intrDisable> @ imm = #0x8192
700a49ce: 9906         	ldr	r1, [sp, #0x18]
700a49d0: 6a08         	ldr	r0, [r1, #0x20]
700a49d2: 3001         	adds	r0, #0x1
700a49d4: 6208         	str	r0, [r1, #0x20]
700a49d6: e7ff         	b	0x700a49d8 <UART_lld_controllerIsr+0x78> @ imm = #-0x2
700a49d8: 9806         	ldr	r0, [sp, #0x18]
700a49da: 69c0         	ldr	r0, [r0, #0x1c]
700a49dc: b3a8         	cbz	r0, 0x700a4a4a <UART_lld_controllerIsr+0xea> @ imm = #0x6a
700a49de: e7ff         	b	0x700a49e0 <UART_lld_controllerIsr+0x80> @ imm = #-0x2
700a49e0: 9806         	ldr	r0, [sp, #0x18]
700a49e2: 69c1         	ldr	r1, [r0, #0x1c]
700a49e4: f00c f874    	bl	0x700b0ad0 <UART_readData> @ imm = #0xc0e8
700a49e8: 9906         	ldr	r1, [sp, #0x18]
700a49ea: 61c8         	str	r0, [r1, #0x1c]
700a49ec: 9806         	ldr	r0, [sp, #0x18]
700a49ee: 69c0         	ldr	r0, [r0, #0x1c]
700a49f0: b130         	cbz	r0, 0x700a4a00 <UART_lld_controllerIsr+0xa0> @ imm = #0xc
700a49f2: e7ff         	b	0x700a49f4 <UART_lld_controllerIsr+0x94> @ imm = #-0x2
700a49f4: 9806         	ldr	r0, [sp, #0x18]
700a49f6: 6840         	ldr	r0, [r0, #0x4]
700a49f8: 6940         	ldr	r0, [r0, #0x14]
700a49fa: 2801         	cmp	r0, #0x1
700a49fc: d11e         	bne	0x700a4a3c <UART_lld_controllerIsr+0xdc> @ imm = #0x3c
700a49fe: e7ff         	b	0x700a4a00 <UART_lld_controllerIsr+0xa0> @ imm = #-0x2
700a4a00: 9806         	ldr	r0, [sp, #0x18]
700a4a02: 6800         	ldr	r0, [r0]
700a4a04: 2105         	movs	r1, #0x5
700a4a06: f008 f8ab    	bl	0x700acb60 <UART_intrDisable> @ imm = #0x8156
700a4a0a: 9906         	ldr	r1, [sp, #0x18]
700a4a0c: 6948         	ldr	r0, [r1, #0x14]
700a4a0e: 698a         	ldr	r2, [r1, #0x18]
700a4a10: 1a80         	subs	r0, r0, r2
700a4a12: 6148         	str	r0, [r1, #0x14]
700a4a14: 9806         	ldr	r0, [sp, #0x18]
700a4a16: 6a80         	ldr	r0, [r0, #0x28]
700a4a18: b138         	cbz	r0, 0x700a4a2a <UART_lld_controllerIsr+0xca> @ imm = #0xe
700a4a1a: e7ff         	b	0x700a4a1c <UART_lld_controllerIsr+0xbc> @ imm = #-0x2
700a4a1c: 9906         	ldr	r1, [sp, #0x18]
700a4a1e: 6988         	ldr	r0, [r1, #0x18]
700a4a20: 62c8         	str	r0, [r1, #0x2c]
700a4a22: 9906         	ldr	r1, [sp, #0x18]
700a4a24: 2000         	movs	r0, #0x0
700a4a26: 6348         	str	r0, [r1, #0x34]
700a4a28: e7ff         	b	0x700a4a2a <UART_lld_controllerIsr+0xca> @ imm = #-0x2
700a4a2a: 9806         	ldr	r0, [sp, #0x18]
700a4a2c: 6841         	ldr	r1, [r0, #0x4]
700a4a2e: 6dc9         	ldr	r1, [r1, #0x5c]
700a4a30: 4788         	blx	r1
700a4a32: 9806         	ldr	r0, [sp, #0x18]
700a4a34: 3028         	adds	r0, #0x28
700a4a36: f010 f99b    	bl	0x700b4d70 <UART_lld_Transaction_deInit> @ imm = #0x10336
700a4a3a: e005         	b	0x700a4a48 <UART_lld_controllerIsr+0xe8> @ imm = #0xa
700a4a3c: 9806         	ldr	r0, [sp, #0x18]
700a4a3e: 6800         	ldr	r0, [r0]
700a4a40: 2105         	movs	r1, #0x5
700a4a42: f007 ff3d    	bl	0x700ac8c0 <UART_intrEnable> @ imm = #0x7e7a
700a4a46: e7ff         	b	0x700a4a48 <UART_lld_controllerIsr+0xe8> @ imm = #-0x2
700a4a48: e00b         	b	0x700a4a62 <UART_lld_controllerIsr+0x102> @ imm = #0x16
700a4a4a: 9806         	ldr	r0, [sp, #0x18]
700a4a4c: 6800         	ldr	r0, [r0]
700a4a4e: f10d 011f    	add.w	r1, sp, #0x1f
700a4a52: f00d fc45    	bl	0x700b22e0 <UART_getChar> @ imm = #0xd88a
700a4a56: 9806         	ldr	r0, [sp, #0x18]
700a4a58: 6800         	ldr	r0, [r0]
700a4a5a: 2105         	movs	r1, #0x5
700a4a5c: f008 f880    	bl	0x700acb60 <UART_intrDisable> @ imm = #0x8100
700a4a60: e7ff         	b	0x700a4a62 <UART_lld_controllerIsr+0x102> @ imm = #-0x2
700a4a62: e7ff         	b	0x700a4a64 <UART_lld_controllerIsr+0x104> @ imm = #-0x2
700a4a64: e096         	b	0x700a4b94 <UART_lld_controllerIsr+0x234> @ imm = #0x12c
700a4a66: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a4a6a: 0780         	lsls	r0, r0, #0x1e
700a4a6c: 2800         	cmp	r0, #0x0
700a4a6e: d57a         	bpl	0x700a4b66 <UART_lld_controllerIsr+0x206> @ imm = #0xf4
700a4a70: e7ff         	b	0x700a4a72 <UART_lld_controllerIsr+0x112> @ imm = #-0x2
700a4a72: 9806         	ldr	r0, [sp, #0x18]
700a4a74: 6900         	ldr	r0, [r0, #0x10]
700a4a76: 2800         	cmp	r0, #0x0
700a4a78: d06e         	beq	0x700a4b58 <UART_lld_controllerIsr+0x1f8> @ imm = #0xdc
700a4a7a: e7ff         	b	0x700a4a7c <UART_lld_controllerIsr+0x11c> @ imm = #-0x2
700a4a7c: 9806         	ldr	r0, [sp, #0x18]
700a4a7e: 6901         	ldr	r1, [r0, #0x10]
700a4a80: f00d fc5e    	bl	0x700b2340 <UART_writeData> @ imm = #0xd8bc
700a4a84: 9906         	ldr	r1, [sp, #0x18]
700a4a86: 6108         	str	r0, [r1, #0x10]
700a4a88: 9806         	ldr	r0, [sp, #0x18]
700a4a8a: 6900         	ldr	r0, [r0, #0x10]
700a4a8c: 2800         	cmp	r0, #0x0
700a4a8e: d162         	bne	0x700a4b56 <UART_lld_controllerIsr+0x1f6> @ imm = #0xc4
700a4a90: e7ff         	b	0x700a4a92 <UART_lld_controllerIsr+0x132> @ imm = #-0x2
700a4a92: 9801         	ldr	r0, [sp, #0x4]
700a4a94: 6d40         	ldr	r0, [r0, #0x54]
700a4a96: 4780         	blx	r0
700a4a98: 9003         	str	r0, [sp, #0xc]
700a4a9a: e7ff         	b	0x700a4a9c <UART_lld_controllerIsr+0x13c> @ imm = #-0x2
700a4a9c: 9806         	ldr	r0, [sp, #0x18]
700a4a9e: 6800         	ldr	r0, [r0]
700a4aa0: f00e fdf6    	bl	0x700b3690 <UART_readLineStatus> @ imm = #0xebec
700a4aa4: 9004         	str	r0, [sp, #0x10]
700a4aa6: 9801         	ldr	r0, [sp, #0x4]
700a4aa8: 6d40         	ldr	r0, [r0, #0x54]
700a4aaa: 4780         	blx	r0
700a4aac: 9903         	ldr	r1, [sp, #0xc]
700a4aae: 1a40         	subs	r0, r0, r1
700a4ab0: 9002         	str	r0, [sp, #0x8]
700a4ab2: e7ff         	b	0x700a4ab4 <UART_lld_controllerIsr+0x154> @ imm = #-0x2
700a4ab4: 9804         	ldr	r0, [sp, #0x10]
700a4ab6: f000 0160    	and	r1, r0, #0x60
700a4aba: 2000         	movs	r0, #0x0
700a4abc: 2960         	cmp	r1, #0x60
700a4abe: 9000         	str	r0, [sp]
700a4ac0: d00d         	beq	0x700a4ade <UART_lld_controllerIsr+0x17e> @ imm = #0x1a
700a4ac2: e7ff         	b	0x700a4ac4 <UART_lld_controllerIsr+0x164> @ imm = #-0x2
700a4ac4: 9802         	ldr	r0, [sp, #0x8]
700a4ac6: 9906         	ldr	r1, [sp, #0x18]
700a4ac8: 6e8a         	ldr	r2, [r1, #0x68]
700a4aca: 6ec9         	ldr	r1, [r1, #0x6c]
700a4acc: 1a80         	subs	r0, r0, r2
700a4ace: f04f 0000    	mov.w	r0, #0x0
700a4ad2: eb70 0101    	sbcs.w	r1, r0, r1
700a4ad6: bf38         	it	lo
700a4ad8: 2001         	movlo	r0, #0x1
700a4ada: 9000         	str	r0, [sp]
700a4adc: e7ff         	b	0x700a4ade <UART_lld_controllerIsr+0x17e> @ imm = #-0x2
700a4ade: 9800         	ldr	r0, [sp]
700a4ae0: 07c0         	lsls	r0, r0, #0x1f
700a4ae2: 2800         	cmp	r0, #0x0
700a4ae4: d1da         	bne	0x700a4a9c <UART_lld_controllerIsr+0x13c> @ imm = #-0x4c
700a4ae6: e7ff         	b	0x700a4ae8 <UART_lld_controllerIsr+0x188> @ imm = #-0x2
700a4ae8: 9802         	ldr	r0, [sp, #0x8]
700a4aea: 9906         	ldr	r1, [sp, #0x18]
700a4aec: 6e8a         	ldr	r2, [r1, #0x68]
700a4aee: 6ec9         	ldr	r1, [r1, #0x6c]
700a4af0: 1a80         	subs	r0, r0, r2
700a4af2: f04f 0000    	mov.w	r0, #0x0
700a4af6: 4188         	sbcs	r0, r1
700a4af8: d30e         	blo	0x700a4b18 <UART_lld_controllerIsr+0x1b8> @ imm = #0x1c
700a4afa: e7ff         	b	0x700a4afc <UART_lld_controllerIsr+0x19c> @ imm = #-0x2
700a4afc: f06f 0001    	mvn	r0, #0x1
700a4b00: 9005         	str	r0, [sp, #0x14]
700a4b02: 9906         	ldr	r1, [sp, #0x18]
700a4b04: 2001         	movs	r0, #0x1
700a4b06: 6488         	str	r0, [r1, #0x48]
700a4b08: 9906         	ldr	r1, [sp, #0x18]
700a4b0a: 68c8         	ldr	r0, [r1, #0xc]
700a4b0c: 6408         	str	r0, [r1, #0x40]
700a4b0e: 9806         	ldr	r0, [sp, #0x18]
700a4b10: 303c         	adds	r0, #0x3c
700a4b12: f010 f92d    	bl	0x700b4d70 <UART_lld_Transaction_deInit> @ imm = #0x1025a
700a4b16: e01d         	b	0x700a4b54 <UART_lld_controllerIsr+0x1f4> @ imm = #0x3a
700a4b18: 9806         	ldr	r0, [sp, #0x18]
700a4b1a: 6800         	ldr	r0, [r0]
700a4b1c: 2102         	movs	r1, #0x2
700a4b1e: f008 f81f    	bl	0x700acb60 <UART_intrDisable> @ imm = #0x803e
700a4b22: 9906         	ldr	r1, [sp, #0x18]
700a4b24: 6888         	ldr	r0, [r1, #0x8]
700a4b26: 68ca         	ldr	r2, [r1, #0xc]
700a4b28: 1a80         	subs	r0, r0, r2
700a4b2a: 6088         	str	r0, [r1, #0x8]
700a4b2c: 9806         	ldr	r0, [sp, #0x18]
700a4b2e: 6bc0         	ldr	r0, [r0, #0x3c]
700a4b30: b138         	cbz	r0, 0x700a4b42 <UART_lld_controllerIsr+0x1e2> @ imm = #0xe
700a4b32: e7ff         	b	0x700a4b34 <UART_lld_controllerIsr+0x1d4> @ imm = #-0x2
700a4b34: 9906         	ldr	r1, [sp, #0x18]
700a4b36: 68c8         	ldr	r0, [r1, #0xc]
700a4b38: 6408         	str	r0, [r1, #0x40]
700a4b3a: 9906         	ldr	r1, [sp, #0x18]
700a4b3c: 2000         	movs	r0, #0x0
700a4b3e: 6488         	str	r0, [r1, #0x48]
700a4b40: e7ff         	b	0x700a4b42 <UART_lld_controllerIsr+0x1e2> @ imm = #-0x2
700a4b42: 9806         	ldr	r0, [sp, #0x18]
700a4b44: 6841         	ldr	r1, [r0, #0x4]
700a4b46: 6e09         	ldr	r1, [r1, #0x60]
700a4b48: 4788         	blx	r1
700a4b4a: 9806         	ldr	r0, [sp, #0x18]
700a4b4c: 303c         	adds	r0, #0x3c
700a4b4e: f010 f90f    	bl	0x700b4d70 <UART_lld_Transaction_deInit> @ imm = #0x1021e
700a4b52: e7ff         	b	0x700a4b54 <UART_lld_controllerIsr+0x1f4> @ imm = #-0x2
700a4b54: e7ff         	b	0x700a4b56 <UART_lld_controllerIsr+0x1f6> @ imm = #-0x2
700a4b56: e005         	b	0x700a4b64 <UART_lld_controllerIsr+0x204> @ imm = #0xa
700a4b58: 9806         	ldr	r0, [sp, #0x18]
700a4b5a: 6800         	ldr	r0, [r0]
700a4b5c: 2102         	movs	r1, #0x2
700a4b5e: f007 ffff    	bl	0x700acb60 <UART_intrDisable> @ imm = #0x7ffe
700a4b62: e7ff         	b	0x700a4b64 <UART_lld_controllerIsr+0x204> @ imm = #-0x2
700a4b64: e015         	b	0x700a4b92 <UART_lld_controllerIsr+0x232> @ imm = #0x2a
700a4b66: 9808         	ldr	r0, [sp, #0x20]
700a4b68: f000 000c    	and	r0, r0, #0xc
700a4b6c: 280c         	cmp	r0, #0xc
700a4b6e: d10c         	bne	0x700a4b8a <UART_lld_controllerIsr+0x22a> @ imm = #0x18
700a4b70: e7ff         	b	0x700a4b72 <UART_lld_controllerIsr+0x212> @ imm = #-0x2
700a4b72: 9806         	ldr	r0, [sp, #0x18]
700a4b74: 6800         	ldr	r0, [r0]
700a4b76: f00e fa93    	bl	0x700b30a0 <UART_checkCharsAvailInFifo> @ imm = #0xe526
700a4b7a: b928         	cbnz	r0, 0x700a4b88 <UART_lld_controllerIsr+0x228> @ imm = #0xa
700a4b7c: e7ff         	b	0x700a4b7e <UART_lld_controllerIsr+0x21e> @ imm = #-0x2
700a4b7e: 9806         	ldr	r0, [sp, #0x18]
700a4b80: 6800         	ldr	r0, [r0]
700a4b82: f00e ffbd    	bl	0x700b3b00 <UART_i2310WA> @ imm = #0xef7a
700a4b86: e7ff         	b	0x700a4b88 <UART_lld_controllerIsr+0x228> @ imm = #-0x2
700a4b88: e002         	b	0x700a4b90 <UART_lld_controllerIsr+0x230> @ imm = #0x4
700a4b8a: 2000         	movs	r0, #0x0
700a4b8c: 9005         	str	r0, [sp, #0x14]
700a4b8e: e7ff         	b	0x700a4b90 <UART_lld_controllerIsr+0x230> @ imm = #-0x2
700a4b90: e7ff         	b	0x700a4b92 <UART_lld_controllerIsr+0x232> @ imm = #-0x2
700a4b92: e7ff         	b	0x700a4b94 <UART_lld_controllerIsr+0x234> @ imm = #-0x2
700a4b94: e6f6         	b	0x700a4984 <UART_lld_controllerIsr+0x24> @ imm = #-0x214
700a4b96: e000         	b	0x700a4b9a <UART_lld_controllerIsr+0x23a> @ imm = #0x0
700a4b98: e7ff         	b	0x700a4b9a <UART_lld_controllerIsr+0x23a> @ imm = #-0x2
700a4b9a: b00a         	add	sp, #0x28
700a4b9c: bd80         	pop	{r7, pc}
700a4b9e: 0000         	movs	r0, r0

700a4ba0 <_ntoa_format>:
700a4ba0: b570         	push	{r4, r5, r6, lr}
700a4ba2: b08c         	sub	sp, #0x30
700a4ba4: 4684         	mov	r12, r0
700a4ba6: 9816         	ldr	r0, [sp, #0x58]
700a4ba8: 9815         	ldr	r0, [sp, #0x54]
700a4baa: 9814         	ldr	r0, [sp, #0x50]
700a4bac: 9813         	ldr	r0, [sp, #0x4c]
700a4bae: 9812         	ldr	r0, [sp, #0x48]
700a4bb0: f8dd e044    	ldr.w	lr, [sp, #0x44]
700a4bb4: f8dd e040    	ldr.w	lr, [sp, #0x40]
700a4bb8: f8cd c02c    	str.w	r12, [sp, #0x2c]
700a4bbc: 910a         	str	r1, [sp, #0x28]
700a4bbe: 9209         	str	r2, [sp, #0x24]
700a4bc0: 9308         	str	r3, [sp, #0x20]
700a4bc2: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a4bc6: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4bca: 0780         	lsls	r0, r0, #0x1e
700a4bcc: 2800         	cmp	r0, #0x0
700a4bce: d454         	bmi	0x700a4c7a <_ntoa_format+0xda> @ imm = #0xa8
700a4bd0: e7ff         	b	0x700a4bd2 <_ntoa_format+0x32> @ imm = #-0x2
700a4bd2: 9815         	ldr	r0, [sp, #0x54]
700a4bd4: b1a0         	cbz	r0, 0x700a4c00 <_ntoa_format+0x60> @ imm = #0x28
700a4bd6: e7ff         	b	0x700a4bd8 <_ntoa_format+0x38> @ imm = #-0x2
700a4bd8: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4bdc: 07c0         	lsls	r0, r0, #0x1f
700a4bde: b178         	cbz	r0, 0x700a4c00 <_ntoa_format+0x60> @ imm = #0x1e
700a4be0: e7ff         	b	0x700a4be2 <_ntoa_format+0x42> @ imm = #-0x2
700a4be2: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a4be6: 07c0         	lsls	r0, r0, #0x1f
700a4be8: b930         	cbnz	r0, 0x700a4bf8 <_ntoa_format+0x58> @ imm = #0xc
700a4bea: e7ff         	b	0x700a4bec <_ntoa_format+0x4c> @ imm = #-0x2
700a4bec: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4bf0: f010 0f0c    	tst.w	r0, #0xc
700a4bf4: d004         	beq	0x700a4c00 <_ntoa_format+0x60> @ imm = #0x8
700a4bf6: e7ff         	b	0x700a4bf8 <_ntoa_format+0x58> @ imm = #-0x2
700a4bf8: 9815         	ldr	r0, [sp, #0x54]
700a4bfa: 3801         	subs	r0, #0x1
700a4bfc: 9015         	str	r0, [sp, #0x54]
700a4bfe: e7ff         	b	0x700a4c00 <_ntoa_format+0x60> @ imm = #-0x2
700a4c00: e7ff         	b	0x700a4c02 <_ntoa_format+0x62> @ imm = #-0x2
700a4c02: 9911         	ldr	r1, [sp, #0x44]
700a4c04: 9a14         	ldr	r2, [sp, #0x50]
700a4c06: 2000         	movs	r0, #0x0
700a4c08: 4291         	cmp	r1, r2
700a4c0a: 9006         	str	r0, [sp, #0x18]
700a4c0c: d207         	bhs	0x700a4c1e <_ntoa_format+0x7e> @ imm = #0xe
700a4c0e: e7ff         	b	0x700a4c10 <_ntoa_format+0x70> @ imm = #-0x2
700a4c10: 9911         	ldr	r1, [sp, #0x44]
700a4c12: 2000         	movs	r0, #0x0
700a4c14: 2920         	cmp	r1, #0x20
700a4c16: bf38         	it	lo
700a4c18: 2001         	movlo	r0, #0x1
700a4c1a: 9006         	str	r0, [sp, #0x18]
700a4c1c: e7ff         	b	0x700a4c1e <_ntoa_format+0x7e> @ imm = #-0x2
700a4c1e: 9806         	ldr	r0, [sp, #0x18]
700a4c20: 07c0         	lsls	r0, r0, #0x1f
700a4c22: b138         	cbz	r0, 0x700a4c34 <_ntoa_format+0x94> @ imm = #0xe
700a4c24: e7ff         	b	0x700a4c26 <_ntoa_format+0x86> @ imm = #-0x2
700a4c26: 9910         	ldr	r1, [sp, #0x40]
700a4c28: 9a11         	ldr	r2, [sp, #0x44]
700a4c2a: 1c50         	adds	r0, r2, #0x1
700a4c2c: 9011         	str	r0, [sp, #0x44]
700a4c2e: 2030         	movs	r0, #0x30
700a4c30: 5488         	strb	r0, [r1, r2]
700a4c32: e7e6         	b	0x700a4c02 <_ntoa_format+0x62> @ imm = #-0x34
700a4c34: e7ff         	b	0x700a4c36 <_ntoa_format+0x96> @ imm = #-0x2
700a4c36: 2000         	movs	r0, #0x0
700a4c38: f89d 1058    	ldrb.w	r1, [sp, #0x58]
700a4c3c: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a4c40: 9005         	str	r0, [sp, #0x14]
700a4c42: b171         	cbz	r1, 0x700a4c62 <_ntoa_format+0xc2> @ imm = #0x1c
700a4c44: e7ff         	b	0x700a4c46 <_ntoa_format+0xa6> @ imm = #-0x2
700a4c46: 9911         	ldr	r1, [sp, #0x44]
700a4c48: 9a15         	ldr	r2, [sp, #0x54]
700a4c4a: 2000         	movs	r0, #0x0
700a4c4c: 4291         	cmp	r1, r2
700a4c4e: 9005         	str	r0, [sp, #0x14]
700a4c50: d207         	bhs	0x700a4c62 <_ntoa_format+0xc2> @ imm = #0xe
700a4c52: e7ff         	b	0x700a4c54 <_ntoa_format+0xb4> @ imm = #-0x2
700a4c54: 9911         	ldr	r1, [sp, #0x44]
700a4c56: 2000         	movs	r0, #0x0
700a4c58: 2920         	cmp	r1, #0x20
700a4c5a: bf38         	it	lo
700a4c5c: 2001         	movlo	r0, #0x1
700a4c5e: 9005         	str	r0, [sp, #0x14]
700a4c60: e7ff         	b	0x700a4c62 <_ntoa_format+0xc2> @ imm = #-0x2
700a4c62: 9805         	ldr	r0, [sp, #0x14]
700a4c64: 07c0         	lsls	r0, r0, #0x1f
700a4c66: b138         	cbz	r0, 0x700a4c78 <_ntoa_format+0xd8> @ imm = #0xe
700a4c68: e7ff         	b	0x700a4c6a <_ntoa_format+0xca> @ imm = #-0x2
700a4c6a: 9910         	ldr	r1, [sp, #0x40]
700a4c6c: 9a11         	ldr	r2, [sp, #0x44]
700a4c6e: 1c50         	adds	r0, r2, #0x1
700a4c70: 9011         	str	r0, [sp, #0x44]
700a4c72: 2030         	movs	r0, #0x30
700a4c74: 5488         	strb	r0, [r1, r2]
700a4c76: e7de         	b	0x700a4c36 <_ntoa_format+0x96> @ imm = #-0x44
700a4c78: e7ff         	b	0x700a4c7a <_ntoa_format+0xda> @ imm = #-0x2
700a4c7a: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4c7e: 06c0         	lsls	r0, r0, #0x1b
700a4c80: 2800         	cmp	r0, #0x0
700a4c82: d569         	bpl	0x700a4d58 <_ntoa_format+0x1b8> @ imm = #0xd2
700a4c84: e7ff         	b	0x700a4c86 <_ntoa_format+0xe6> @ imm = #-0x2
700a4c86: f89d 0059    	ldrb.w	r0, [sp, #0x59]
700a4c8a: 0740         	lsls	r0, r0, #0x1d
700a4c8c: 2800         	cmp	r0, #0x0
700a4c8e: d41c         	bmi	0x700a4cca <_ntoa_format+0x12a> @ imm = #0x38
700a4c90: e7ff         	b	0x700a4c92 <_ntoa_format+0xf2> @ imm = #-0x2
700a4c92: 9811         	ldr	r0, [sp, #0x44]
700a4c94: b1c8         	cbz	r0, 0x700a4cca <_ntoa_format+0x12a> @ imm = #0x32
700a4c96: e7ff         	b	0x700a4c98 <_ntoa_format+0xf8> @ imm = #-0x2
700a4c98: 9811         	ldr	r0, [sp, #0x44]
700a4c9a: 9914         	ldr	r1, [sp, #0x50]
700a4c9c: 4288         	cmp	r0, r1
700a4c9e: d005         	beq	0x700a4cac <_ntoa_format+0x10c> @ imm = #0xa
700a4ca0: e7ff         	b	0x700a4ca2 <_ntoa_format+0x102> @ imm = #-0x2
700a4ca2: 9811         	ldr	r0, [sp, #0x44]
700a4ca4: 9915         	ldr	r1, [sp, #0x54]
700a4ca6: 4288         	cmp	r0, r1
700a4ca8: d10f         	bne	0x700a4cca <_ntoa_format+0x12a> @ imm = #0x1e
700a4caa: e7ff         	b	0x700a4cac <_ntoa_format+0x10c> @ imm = #-0x2
700a4cac: 9811         	ldr	r0, [sp, #0x44]
700a4cae: 3801         	subs	r0, #0x1
700a4cb0: 9011         	str	r0, [sp, #0x44]
700a4cb2: 9811         	ldr	r0, [sp, #0x44]
700a4cb4: b140         	cbz	r0, 0x700a4cc8 <_ntoa_format+0x128> @ imm = #0x10
700a4cb6: e7ff         	b	0x700a4cb8 <_ntoa_format+0x118> @ imm = #-0x2
700a4cb8: 9813         	ldr	r0, [sp, #0x4c]
700a4cba: 2810         	cmp	r0, #0x10
700a4cbc: d104         	bne	0x700a4cc8 <_ntoa_format+0x128> @ imm = #0x8
700a4cbe: e7ff         	b	0x700a4cc0 <_ntoa_format+0x120> @ imm = #-0x2
700a4cc0: 9811         	ldr	r0, [sp, #0x44]
700a4cc2: 3801         	subs	r0, #0x1
700a4cc4: 9011         	str	r0, [sp, #0x44]
700a4cc6: e7ff         	b	0x700a4cc8 <_ntoa_format+0x128> @ imm = #-0x2
700a4cc8: e7ff         	b	0x700a4cca <_ntoa_format+0x12a> @ imm = #-0x2
700a4cca: 9813         	ldr	r0, [sp, #0x4c]
700a4ccc: 2810         	cmp	r0, #0x10
700a4cce: d111         	bne	0x700a4cf4 <_ntoa_format+0x154> @ imm = #0x22
700a4cd0: e7ff         	b	0x700a4cd2 <_ntoa_format+0x132> @ imm = #-0x2
700a4cd2: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4cd6: 0680         	lsls	r0, r0, #0x1a
700a4cd8: 2800         	cmp	r0, #0x0
700a4cda: d40b         	bmi	0x700a4cf4 <_ntoa_format+0x154> @ imm = #0x16
700a4cdc: e7ff         	b	0x700a4cde <_ntoa_format+0x13e> @ imm = #-0x2
700a4cde: 9811         	ldr	r0, [sp, #0x44]
700a4ce0: 281f         	cmp	r0, #0x1f
700a4ce2: d807         	bhi	0x700a4cf4 <_ntoa_format+0x154> @ imm = #0xe
700a4ce4: e7ff         	b	0x700a4ce6 <_ntoa_format+0x146> @ imm = #-0x2
700a4ce6: 9910         	ldr	r1, [sp, #0x40]
700a4ce8: 9a11         	ldr	r2, [sp, #0x44]
700a4cea: 1c50         	adds	r0, r2, #0x1
700a4cec: 9011         	str	r0, [sp, #0x44]
700a4cee: 2078         	movs	r0, #0x78
700a4cf0: 5488         	strb	r0, [r1, r2]
700a4cf2: e025         	b	0x700a4d40 <_ntoa_format+0x1a0> @ imm = #0x4a
700a4cf4: 9813         	ldr	r0, [sp, #0x4c]
700a4cf6: 2810         	cmp	r0, #0x10
700a4cf8: d111         	bne	0x700a4d1e <_ntoa_format+0x17e> @ imm = #0x22
700a4cfa: e7ff         	b	0x700a4cfc <_ntoa_format+0x15c> @ imm = #-0x2
700a4cfc: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4d00: 0680         	lsls	r0, r0, #0x1a
700a4d02: 2800         	cmp	r0, #0x0
700a4d04: d50b         	bpl	0x700a4d1e <_ntoa_format+0x17e> @ imm = #0x16
700a4d06: e7ff         	b	0x700a4d08 <_ntoa_format+0x168> @ imm = #-0x2
700a4d08: 9811         	ldr	r0, [sp, #0x44]
700a4d0a: 281f         	cmp	r0, #0x1f
700a4d0c: d807         	bhi	0x700a4d1e <_ntoa_format+0x17e> @ imm = #0xe
700a4d0e: e7ff         	b	0x700a4d10 <_ntoa_format+0x170> @ imm = #-0x2
700a4d10: 9910         	ldr	r1, [sp, #0x40]
700a4d12: 9a11         	ldr	r2, [sp, #0x44]
700a4d14: 1c50         	adds	r0, r2, #0x1
700a4d16: 9011         	str	r0, [sp, #0x44]
700a4d18: 2058         	movs	r0, #0x58
700a4d1a: 5488         	strb	r0, [r1, r2]
700a4d1c: e00f         	b	0x700a4d3e <_ntoa_format+0x19e> @ imm = #0x1e
700a4d1e: 9813         	ldr	r0, [sp, #0x4c]
700a4d20: 2802         	cmp	r0, #0x2
700a4d22: d10b         	bne	0x700a4d3c <_ntoa_format+0x19c> @ imm = #0x16
700a4d24: e7ff         	b	0x700a4d26 <_ntoa_format+0x186> @ imm = #-0x2
700a4d26: 9811         	ldr	r0, [sp, #0x44]
700a4d28: 281f         	cmp	r0, #0x1f
700a4d2a: d807         	bhi	0x700a4d3c <_ntoa_format+0x19c> @ imm = #0xe
700a4d2c: e7ff         	b	0x700a4d2e <_ntoa_format+0x18e> @ imm = #-0x2
700a4d2e: 9910         	ldr	r1, [sp, #0x40]
700a4d30: 9a11         	ldr	r2, [sp, #0x44]
700a4d32: 1c50         	adds	r0, r2, #0x1
700a4d34: 9011         	str	r0, [sp, #0x44]
700a4d36: 2062         	movs	r0, #0x62
700a4d38: 5488         	strb	r0, [r1, r2]
700a4d3a: e7ff         	b	0x700a4d3c <_ntoa_format+0x19c> @ imm = #-0x2
700a4d3c: e7ff         	b	0x700a4d3e <_ntoa_format+0x19e> @ imm = #-0x2
700a4d3e: e7ff         	b	0x700a4d40 <_ntoa_format+0x1a0> @ imm = #-0x2
700a4d40: 9811         	ldr	r0, [sp, #0x44]
700a4d42: 281f         	cmp	r0, #0x1f
700a4d44: d807         	bhi	0x700a4d56 <_ntoa_format+0x1b6> @ imm = #0xe
700a4d46: e7ff         	b	0x700a4d48 <_ntoa_format+0x1a8> @ imm = #-0x2
700a4d48: 9910         	ldr	r1, [sp, #0x40]
700a4d4a: 9a11         	ldr	r2, [sp, #0x44]
700a4d4c: 1c50         	adds	r0, r2, #0x1
700a4d4e: 9011         	str	r0, [sp, #0x44]
700a4d50: 2030         	movs	r0, #0x30
700a4d52: 5488         	strb	r0, [r1, r2]
700a4d54: e7ff         	b	0x700a4d56 <_ntoa_format+0x1b6> @ imm = #-0x2
700a4d56: e7ff         	b	0x700a4d58 <_ntoa_format+0x1b8> @ imm = #-0x2
700a4d58: 9811         	ldr	r0, [sp, #0x44]
700a4d5a: 281f         	cmp	r0, #0x1f
700a4d5c: d829         	bhi	0x700a4db2 <_ntoa_format+0x212> @ imm = #0x52
700a4d5e: e7ff         	b	0x700a4d60 <_ntoa_format+0x1c0> @ imm = #-0x2
700a4d60: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a4d64: 07c0         	lsls	r0, r0, #0x1f
700a4d66: b138         	cbz	r0, 0x700a4d78 <_ntoa_format+0x1d8> @ imm = #0xe
700a4d68: e7ff         	b	0x700a4d6a <_ntoa_format+0x1ca> @ imm = #-0x2
700a4d6a: 9910         	ldr	r1, [sp, #0x40]
700a4d6c: 9a11         	ldr	r2, [sp, #0x44]
700a4d6e: 1c50         	adds	r0, r2, #0x1
700a4d70: 9011         	str	r0, [sp, #0x44]
700a4d72: 202d         	movs	r0, #0x2d
700a4d74: 5488         	strb	r0, [r1, r2]
700a4d76: e01b         	b	0x700a4db0 <_ntoa_format+0x210> @ imm = #0x36
700a4d78: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4d7c: 0740         	lsls	r0, r0, #0x1d
700a4d7e: 2800         	cmp	r0, #0x0
700a4d80: d507         	bpl	0x700a4d92 <_ntoa_format+0x1f2> @ imm = #0xe
700a4d82: e7ff         	b	0x700a4d84 <_ntoa_format+0x1e4> @ imm = #-0x2
700a4d84: 9910         	ldr	r1, [sp, #0x40]
700a4d86: 9a11         	ldr	r2, [sp, #0x44]
700a4d88: 1c50         	adds	r0, r2, #0x1
700a4d8a: 9011         	str	r0, [sp, #0x44]
700a4d8c: 202b         	movs	r0, #0x2b
700a4d8e: 5488         	strb	r0, [r1, r2]
700a4d90: e00d         	b	0x700a4dae <_ntoa_format+0x20e> @ imm = #0x1a
700a4d92: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4d96: 0700         	lsls	r0, r0, #0x1c
700a4d98: 2800         	cmp	r0, #0x0
700a4d9a: d507         	bpl	0x700a4dac <_ntoa_format+0x20c> @ imm = #0xe
700a4d9c: e7ff         	b	0x700a4d9e <_ntoa_format+0x1fe> @ imm = #-0x2
700a4d9e: 9910         	ldr	r1, [sp, #0x40]
700a4da0: 9a11         	ldr	r2, [sp, #0x44]
700a4da2: 1c50         	adds	r0, r2, #0x1
700a4da4: 9011         	str	r0, [sp, #0x44]
700a4da6: 2020         	movs	r0, #0x20
700a4da8: 5488         	strb	r0, [r1, r2]
700a4daa: e7ff         	b	0x700a4dac <_ntoa_format+0x20c> @ imm = #-0x2
700a4dac: e7ff         	b	0x700a4dae <_ntoa_format+0x20e> @ imm = #-0x2
700a4dae: e7ff         	b	0x700a4db0 <_ntoa_format+0x210> @ imm = #-0x2
700a4db0: e7ff         	b	0x700a4db2 <_ntoa_format+0x212> @ imm = #-0x2
700a4db2: 980b         	ldr	r0, [sp, #0x2c]
700a4db4: 990a         	ldr	r1, [sp, #0x28]
700a4db6: 9a09         	ldr	r2, [sp, #0x24]
700a4db8: 9b08         	ldr	r3, [sp, #0x20]
700a4dba: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a4dbe: 9c11         	ldr	r4, [sp, #0x44]
700a4dc0: 9d15         	ldr	r5, [sp, #0x54]
700a4dc2: 9e16         	ldr	r6, [sp, #0x58]
700a4dc4: 46ee         	mov	lr, sp
700a4dc6: f8ce 600c    	str.w	r6, [lr, #0xc]
700a4dca: f8ce 5008    	str.w	r5, [lr, #0x8]
700a4dce: f8ce 4004    	str.w	r4, [lr, #0x4]
700a4dd2: f8ce c000    	str.w	r12, [lr]
700a4dd6: f008 ff7b    	bl	0x700adcd0 <_out_rev>   @ imm = #0x8ef6
700a4dda: b00c         	add	sp, #0x30
700a4ddc: bd70         	pop	{r4, r5, r6, pc}
700a4dde: 0000         	movs	r0, r0

700a4de0 <tm_priority_inheritance_initialize>:
; {
700a4de0: b5b0         	push	{r4, r5, r7, lr}
;    tm_setup_pmu();
700a4de2: f010 fa7d    	bl	0x700b52e0 <tm_setup_pmu> @ imm = #0x104fa
;    tm_mutex_create(SHARED_MUTEX_ID);
700a4de6: 2001         	movs	r0, #0x1
700a4de8: f00f fd82    	bl	0x700b48f0 <tm_mutex_create> @ imm = #0xfb04
;       snprintf(pmu_names[i], PMU_KEY_LEN, "INV%02d", i);
700a4dec: f24a 3588    	movw	r5, #0xa388
700a4df0: f647 64ae    	movw	r4, #0x7eae
700a4df4: f2c7 0508    	movt	r5, #0x7008
700a4df8: f2c7 040b    	movt	r4, #0x700b
700a4dfc: 2108         	movs	r1, #0x8
700a4dfe: 2300         	movs	r3, #0x0
700a4e00: 4628         	mov	r0, r5
700a4e02: 4622         	mov	r2, r4
700a4e04: f00b efa2    	blx	0x700b0d4c <snprintf>   @ imm = #0xbf44
700a4e08: f105 0008    	add.w	r0, r5, #0x8
700a4e0c: 4622         	mov	r2, r4
700a4e0e: 2108         	movs	r1, #0x8
700a4e10: 2301         	movs	r3, #0x1
700a4e12: f00b ef9c    	blx	0x700b0d4c <snprintf>   @ imm = #0xbf38
700a4e16: f105 0010    	add.w	r0, r5, #0x10
700a4e1a: 4622         	mov	r2, r4
700a4e1c: 2108         	movs	r1, #0x8
700a4e1e: 2302         	movs	r3, #0x2
700a4e20: f00b ef94    	blx	0x700b0d4c <snprintf>   @ imm = #0xbf28
700a4e24: f105 0018    	add.w	r0, r5, #0x18
700a4e28: 4622         	mov	r2, r4
700a4e2a: 2108         	movs	r1, #0x8
700a4e2c: 2303         	movs	r3, #0x3
700a4e2e: f00b ef8e    	blx	0x700b0d4c <snprintf>   @ imm = #0xbf1c
700a4e32: f105 0020    	add.w	r0, r5, #0x20
700a4e36: 4622         	mov	r2, r4
700a4e38: 2108         	movs	r1, #0x8
700a4e3a: 2304         	movs	r3, #0x4
700a4e3c: f00b ef86    	blx	0x700b0d4c <snprintf>   @ imm = #0xbf0c
700a4e40: f105 0028    	add.w	r0, r5, #0x28
700a4e44: 4622         	mov	r2, r4
700a4e46: 2108         	movs	r1, #0x8
700a4e48: 2305         	movs	r3, #0x5
700a4e4a: f00b ef80    	blx	0x700b0d4c <snprintf>   @ imm = #0xbf00
700a4e4e: f105 0030    	add.w	r0, r5, #0x30
700a4e52: 4622         	mov	r2, r4
700a4e54: 2108         	movs	r1, #0x8
700a4e56: 2306         	movs	r3, #0x6
700a4e58: f00b ef78    	blx	0x700b0d4c <snprintf>   @ imm = #0xbef0
700a4e5c: f105 0038    	add.w	r0, r5, #0x38
700a4e60: 4622         	mov	r2, r4
700a4e62: 2108         	movs	r1, #0x8
700a4e64: 2307         	movs	r3, #0x7
700a4e66: f00b ef72    	blx	0x700b0d4c <snprintf>   @ imm = #0xbee4
700a4e6a: f105 0040    	add.w	r0, r5, #0x40
700a4e6e: 4622         	mov	r2, r4
700a4e70: 2108         	movs	r1, #0x8
700a4e72: 2308         	movs	r3, #0x8
700a4e74: f00b ef6a    	blx	0x700b0d4c <snprintf>   @ imm = #0xbed4
700a4e78: f105 0048    	add.w	r0, r5, #0x48
700a4e7c: 4622         	mov	r2, r4
700a4e7e: 2108         	movs	r1, #0x8
700a4e80: 2309         	movs	r3, #0x9
700a4e82: f00b ef64    	blx	0x700b0d4c <snprintf>   @ imm = #0xbec8
700a4e86: f105 0050    	add.w	r0, r5, #0x50
700a4e8a: 4622         	mov	r2, r4
700a4e8c: 2108         	movs	r1, #0x8
700a4e8e: 230a         	movs	r3, #0xa
700a4e90: f00b ef5c    	blx	0x700b0d4c <snprintf>   @ imm = #0xbeb8
700a4e94: f105 0058    	add.w	r0, r5, #0x58
700a4e98: 4622         	mov	r2, r4
700a4e9a: 2108         	movs	r1, #0x8
700a4e9c: 230b         	movs	r3, #0xb
700a4e9e: f00b ef56    	blx	0x700b0d4c <snprintf>   @ imm = #0xbeac
700a4ea2: f105 0060    	add.w	r0, r5, #0x60
700a4ea6: 4622         	mov	r2, r4
700a4ea8: 2108         	movs	r1, #0x8
700a4eaa: 230c         	movs	r3, #0xc
700a4eac: f00b ef4e    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe9c
700a4eb0: f105 0068    	add.w	r0, r5, #0x68
700a4eb4: 4622         	mov	r2, r4
700a4eb6: 2108         	movs	r1, #0x8
700a4eb8: 230d         	movs	r3, #0xd
700a4eba: f00b ef48    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe90
700a4ebe: f105 0070    	add.w	r0, r5, #0x70
700a4ec2: 4622         	mov	r2, r4
700a4ec4: 2108         	movs	r1, #0x8
700a4ec6: 230e         	movs	r3, #0xe
700a4ec8: f00b ef40    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe80
700a4ecc: f105 0078    	add.w	r0, r5, #0x78
700a4ed0: 4622         	mov	r2, r4
700a4ed2: 2108         	movs	r1, #0x8
700a4ed4: 230f         	movs	r3, #0xf
700a4ed6: f00b ef3a    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe74
700a4eda: f105 0080    	add.w	r0, r5, #0x80
700a4ede: 4622         	mov	r2, r4
700a4ee0: 2108         	movs	r1, #0x8
700a4ee2: 2310         	movs	r3, #0x10
700a4ee4: f00b ef32    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe64
700a4ee8: f105 0088    	add.w	r0, r5, #0x88
700a4eec: 4622         	mov	r2, r4
700a4eee: 2108         	movs	r1, #0x8
700a4ef0: 2311         	movs	r3, #0x11
700a4ef2: f00b ef2c    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe58
700a4ef6: f105 0090    	add.w	r0, r5, #0x90
700a4efa: 4622         	mov	r2, r4
700a4efc: 2108         	movs	r1, #0x8
700a4efe: 2312         	movs	r3, #0x12
700a4f00: f00b ef24    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe48
700a4f04: f105 0098    	add.w	r0, r5, #0x98
700a4f08: 4622         	mov	r2, r4
700a4f0a: 2108         	movs	r1, #0x8
700a4f0c: 2313         	movs	r3, #0x13
700a4f0e: f00b ef1e    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe3c
700a4f12: f105 00a0    	add.w	r0, r5, #0xa0
700a4f16: 4622         	mov	r2, r4
700a4f18: 2108         	movs	r1, #0x8
700a4f1a: 2314         	movs	r3, #0x14
700a4f1c: f00b ef16    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe2c
700a4f20: f105 00a8    	add.w	r0, r5, #0xa8
700a4f24: 4622         	mov	r2, r4
700a4f26: 2108         	movs	r1, #0x8
700a4f28: 2315         	movs	r3, #0x15
700a4f2a: f00b ef10    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe20
700a4f2e: f105 00b0    	add.w	r0, r5, #0xb0
700a4f32: 4622         	mov	r2, r4
700a4f34: 2108         	movs	r1, #0x8
700a4f36: 2316         	movs	r3, #0x16
700a4f38: f00b ef08    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe10
700a4f3c: f105 00b8    	add.w	r0, r5, #0xb8
700a4f40: 4622         	mov	r2, r4
700a4f42: 2108         	movs	r1, #0x8
700a4f44: 2317         	movs	r3, #0x17
700a4f46: f00b ef02    	blx	0x700b0d4c <snprintf>   @ imm = #0xbe04
700a4f4a: f105 00c0    	add.w	r0, r5, #0xc0
700a4f4e: 4622         	mov	r2, r4
700a4f50: 2108         	movs	r1, #0x8
700a4f52: 2318         	movs	r3, #0x18
700a4f54: f00b eefa    	blx	0x700b0d4c <snprintf>   @ imm = #0xbdf4
700a4f58: f105 00c8    	add.w	r0, r5, #0xc8
700a4f5c: 4622         	mov	r2, r4
700a4f5e: 2108         	movs	r1, #0x8
700a4f60: 2319         	movs	r3, #0x19
700a4f62: f00b eef4    	blx	0x700b0d4c <snprintf>   @ imm = #0xbde8
700a4f66: f105 00d0    	add.w	r0, r5, #0xd0
700a4f6a: 4622         	mov	r2, r4
700a4f6c: 2108         	movs	r1, #0x8
700a4f6e: 231a         	movs	r3, #0x1a
700a4f70: f00b eeec    	blx	0x700b0d4c <snprintf>   @ imm = #0xbdd8
700a4f74: f105 00d8    	add.w	r0, r5, #0xd8
700a4f78: 4622         	mov	r2, r4
700a4f7a: 2108         	movs	r1, #0x8
700a4f7c: 231b         	movs	r3, #0x1b
700a4f7e: f00b eee6    	blx	0x700b0d4c <snprintf>   @ imm = #0xbdcc
700a4f82: f105 00e0    	add.w	r0, r5, #0xe0
700a4f86: 4622         	mov	r2, r4
700a4f88: 2108         	movs	r1, #0x8
700a4f8a: 231c         	movs	r3, #0x1c
700a4f8c: f00b eede    	blx	0x700b0d4c <snprintf>   @ imm = #0xbdbc
700a4f90: f105 00e8    	add.w	r0, r5, #0xe8
700a4f94: 4622         	mov	r2, r4
700a4f96: 2108         	movs	r1, #0x8
700a4f98: 231d         	movs	r3, #0x1d
700a4f9a: f00b eed8    	blx	0x700b0d4c <snprintf>   @ imm = #0xbdb0
700a4f9e: f105 00f0    	add.w	r0, r5, #0xf0
700a4fa2: 4622         	mov	r2, r4
700a4fa4: 2108         	movs	r1, #0x8
700a4fa6: 231e         	movs	r3, #0x1e
700a4fa8: f00b eed0    	blx	0x700b0d4c <snprintf>   @ imm = #0xbda0
700a4fac: f105 00f8    	add.w	r0, r5, #0xf8
700a4fb0: 4622         	mov	r2, r4
700a4fb2: 2108         	movs	r1, #0x8
700a4fb4: 231f         	movs	r3, #0x1f
700a4fb6: f00b eeca    	blx	0x700b0d4c <snprintf>   @ imm = #0xbd94
;    tm_thread_create(LOW_TASK_ID, LOW_TASK_PRIO, LowPrioTask);
700a4fba: f241 22c1    	movw	r2, #0x12c1
700a4fbe: 2002         	movs	r0, #0x2
700a4fc0: f2c7 020b    	movt	r2, #0x700b
700a4fc4: 2114         	movs	r1, #0x14
700a4fc6: f00d f953    	bl	0x700b2270 <tm_thread_create> @ imm = #0xd2a6
;    tm_thread_create(MED_TASK_ID, MED_TASK_PRIO, MedPrioTask);
700a4fca: f248 52d1    	movw	r2, #0x85d1
700a4fce: 2001         	movs	r0, #0x1
700a4fd0: f2c7 020a    	movt	r2, #0x700a
700a4fd4: 210a         	movs	r1, #0xa
700a4fd6: f00d f94b    	bl	0x700b2270 <tm_thread_create> @ imm = #0xd296
;    tm_thread_create(HIGH_TASK_ID, HIGH_TASK_PRIO, HighPrioTask);
700a4fda: f647 5231    	movw	r2, #0x7d31
700a4fde: 2000         	movs	r0, #0x0
700a4fe0: f2c7 020a    	movt	r2, #0x700a
700a4fe4: 2105         	movs	r1, #0x5
700a4fe6: f00d f943    	bl	0x700b2270 <tm_thread_create> @ imm = #0xd286
;    tm_thread_resume(LOW_TASK_ID);
700a4fea: 2002         	movs	r0, #0x2
700a4fec: f00f ff30    	bl	0x700b4e50 <tm_thread_resume> @ imm = #0xfe60
;    tm_thread_resume(MED_TASK_ID);
700a4ff0: 2001         	movs	r0, #0x1
700a4ff2: f00f ff2d    	bl	0x700b4e50 <tm_thread_resume> @ imm = #0xfe5a
;    tm_thread_resume(HIGH_TASK_ID);
700a4ff6: 2000         	movs	r0, #0x0
700a4ff8: f00f ff2a    	bl	0x700b4e50 <tm_thread_resume> @ imm = #0xfe54
;    printf("[Init] Priority Inheritance detection test started for %d cycles.\r\n", ITERATION_COUNT);
700a4ffc: f247 4100    	movw	r1, #0x7400
700a5000: 2001         	movs	r0, #0x1
700a5002: f2c7 010b    	movt	r1, #0x700b
700a5006: 2220         	movs	r2, #0x20
700a5008: e8bd 40b0    	pop.w	{r4, r5, r7, lr}
700a500c: f00a be38    	b.w	0x700afc80 <_DebugP_logZone> @ imm = #0xac70

700a5010 <Udma_eventRegister>:
700a5010: b5b0         	push	{r4, r5, r7, lr}
700a5012: b088         	sub	sp, #0x20
700a5014: 9007         	str	r0, [sp, #0x1c]
700a5016: 9106         	str	r1, [sp, #0x18]
700a5018: 9205         	str	r2, [sp, #0x14]
700a501a: 2000         	movs	r0, #0x0
700a501c: 9004         	str	r0, [sp, #0x10]
700a501e: 9003         	str	r0, [sp, #0xc]
700a5020: 9807         	ldr	r0, [sp, #0x1c]
700a5022: b130         	cbz	r0, 0x700a5032 <Udma_eventRegister+0x22> @ imm = #0xc
700a5024: e7ff         	b	0x700a5026 <Udma_eventRegister+0x16> @ imm = #-0x2
700a5026: 9806         	ldr	r0, [sp, #0x18]
700a5028: b118         	cbz	r0, 0x700a5032 <Udma_eventRegister+0x22> @ imm = #0x6
700a502a: e7ff         	b	0x700a502c <Udma_eventRegister+0x1c> @ imm = #-0x2
700a502c: 9805         	ldr	r0, [sp, #0x14]
700a502e: b920         	cbnz	r0, 0x700a503a <Udma_eventRegister+0x2a> @ imm = #0x8
700a5030: e7ff         	b	0x700a5032 <Udma_eventRegister+0x22> @ imm = #-0x2
700a5032: f06f 0001    	mvn	r0, #0x1
700a5036: 9004         	str	r0, [sp, #0x10]
700a5038: e7ff         	b	0x700a503a <Udma_eventRegister+0x2a> @ imm = #-0x2
700a503a: 9804         	ldr	r0, [sp, #0x10]
700a503c: b988         	cbnz	r0, 0x700a5062 <Udma_eventRegister+0x52> @ imm = #0x22
700a503e: e7ff         	b	0x700a5040 <Udma_eventRegister+0x30> @ imm = #-0x2
700a5040: 9807         	ldr	r0, [sp, #0x1c]
700a5042: 9002         	str	r0, [sp, #0x8]
700a5044: 9802         	ldr	r0, [sp, #0x8]
700a5046: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a504a: f64a 31cd    	movw	r1, #0xabcd
700a504e: f6ca 31dc    	movt	r1, #0xabdc
700a5052: 4288         	cmp	r0, r1
700a5054: d004         	beq	0x700a5060 <Udma_eventRegister+0x50> @ imm = #0x8
700a5056: e7ff         	b	0x700a5058 <Udma_eventRegister+0x48> @ imm = #-0x2
700a5058: f04f 30ff    	mov.w	r0, #0xffffffff
700a505c: 9004         	str	r0, [sp, #0x10]
700a505e: e7ff         	b	0x700a5060 <Udma_eventRegister+0x50> @ imm = #-0x2
700a5060: e7ff         	b	0x700a5062 <Udma_eventRegister+0x52> @ imm = #-0x2
700a5062: 9804         	ldr	r0, [sp, #0x10]
700a5064: b930         	cbnz	r0, 0x700a5074 <Udma_eventRegister+0x64> @ imm = #0xc
700a5066: e7ff         	b	0x700a5068 <Udma_eventRegister+0x58> @ imm = #-0x2
700a5068: 9802         	ldr	r0, [sp, #0x8]
700a506a: 9905         	ldr	r1, [sp, #0x14]
700a506c: f006 fcd8    	bl	0x700aba20 <Udma_eventCheckParams> @ imm = #0x69b0
700a5070: 9004         	str	r0, [sp, #0x10]
700a5072: e7ff         	b	0x700a5074 <Udma_eventRegister+0x64> @ imm = #-0x2
700a5074: 9804         	ldr	r0, [sp, #0x10]
700a5076: bbb0         	cbnz	r0, 0x700a50e6 <Udma_eventRegister+0xd6> @ imm = #0x6c
700a5078: e7ff         	b	0x700a507a <Udma_eventRegister+0x6a> @ imm = #-0x2
700a507a: 9806         	ldr	r0, [sp, #0x18]
700a507c: 9001         	str	r0, [sp, #0x4]
700a507e: 9801         	ldr	r0, [sp, #0x4]
700a5080: 3008         	adds	r0, #0x8
700a5082: 9905         	ldr	r1, [sp, #0x14]
700a5084: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a5088: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a508c: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a5090: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a5094: e891 503c    	ldm.w	r1, {r2, r3, r4, r5, r12, lr}
700a5098: e880 503c    	stm.w	r0, {r2, r3, r4, r5, r12, lr}
700a509c: 9802         	ldr	r0, [sp, #0x8]
700a509e: 9901         	ldr	r1, [sp, #0x4]
700a50a0: 6008         	str	r0, [r1]
700a50a2: 9901         	ldr	r1, [sp, #0x4]
700a50a4: f64f 70ff    	movw	r0, #0xffff
700a50a8: 6488         	str	r0, [r1, #0x48]
700a50aa: 9901         	ldr	r1, [sp, #0x4]
700a50ac: 64c8         	str	r0, [r1, #0x4c]
700a50ae: 9901         	ldr	r1, [sp, #0x4]
700a50b0: 6508         	str	r0, [r1, #0x50]
700a50b2: 9901         	ldr	r1, [sp, #0x4]
700a50b4: 2000         	movs	r0, #0x0
700a50b6: f6cf 70ff    	movt	r0, #0xffff
700a50ba: 6548         	str	r0, [r1, #0x54]
700a50bc: 9901         	ldr	r1, [sp, #0x4]
700a50be: 6588         	str	r0, [r1, #0x58]
700a50c0: 9901         	ldr	r1, [sp, #0x4]
700a50c2: 2000         	movs	r0, #0x0
700a50c4: 65c8         	str	r0, [r1, #0x5c]
700a50c6: 9901         	ldr	r1, [sp, #0x4]
700a50c8: 6608         	str	r0, [r1, #0x60]
700a50ca: 9901         	ldr	r1, [sp, #0x4]
700a50cc: 6648         	str	r0, [r1, #0x64]
700a50ce: 9901         	ldr	r1, [sp, #0x4]
700a50d0: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a50d4: f8c1 0088    	str.w	r0, [r1, #0x88]
700a50d8: 9901         	ldr	r1, [sp, #0x4]
700a50da: f8c1 0090    	str.w	r0, [r1, #0x90]
700a50de: 9901         	ldr	r1, [sp, #0x4]
700a50e0: f8c1 0094    	str.w	r0, [r1, #0x94]
700a50e4: e7ff         	b	0x700a50e6 <Udma_eventRegister+0xd6> @ imm = #-0x2
700a50e6: 9804         	ldr	r0, [sp, #0x10]
700a50e8: 2800         	cmp	r0, #0x0
700a50ea: f040 809f    	bne.w	0x700a522c <Udma_eventRegister+0x21c> @ imm = #0x13e
700a50ee: e7ff         	b	0x700a50f0 <Udma_eventRegister+0xe0> @ imm = #-0x2
700a50f0: 9802         	ldr	r0, [sp, #0x8]
700a50f2: 6800         	ldr	r0, [r0]
700a50f4: b130         	cbz	r0, 0x700a5104 <Udma_eventRegister+0xf4> @ imm = #0xc
700a50f6: e7ff         	b	0x700a50f8 <Udma_eventRegister+0xe8> @ imm = #-0x2
700a50f8: 9805         	ldr	r0, [sp, #0x14]
700a50fa: 6800         	ldr	r0, [r0]
700a50fc: 2802         	cmp	r0, #0x2
700a50fe: d101         	bne	0x700a5104 <Udma_eventRegister+0xf4> @ imm = #0x2
700a5100: e7ff         	b	0x700a5102 <Udma_eventRegister+0xf2> @ imm = #-0x2
700a5102: e092         	b	0x700a522a <Udma_eventRegister+0x21a> @ imm = #0x124
700a5104: 9802         	ldr	r0, [sp, #0x8]
700a5106: 9901         	ldr	r1, [sp, #0x4]
700a5108: f000 f89a    	bl	0x700a5240 <Udma_eventAllocResource> @ imm = #0x134
700a510c: 9004         	str	r0, [sp, #0x10]
700a510e: 9804         	ldr	r0, [sp, #0x10]
700a5110: b918         	cbnz	r0, 0x700a511a <Udma_eventRegister+0x10a> @ imm = #0x6
700a5112: e7ff         	b	0x700a5114 <Udma_eventRegister+0x104> @ imm = #-0x2
700a5114: 2001         	movs	r0, #0x1
700a5116: 9003         	str	r0, [sp, #0xc]
700a5118: e000         	b	0x700a511c <Udma_eventRegister+0x10c> @ imm = #0x0
700a511a: e7ff         	b	0x700a511c <Udma_eventRegister+0x10c> @ imm = #-0x2
700a511c: 9804         	ldr	r0, [sp, #0x10]
700a511e: b9a0         	cbnz	r0, 0x700a514a <Udma_eventRegister+0x13a> @ imm = #0x28
700a5120: e7ff         	b	0x700a5122 <Udma_eventRegister+0x112> @ imm = #-0x2
700a5122: 9901         	ldr	r1, [sp, #0x4]
700a5124: f64a 30cd    	movw	r0, #0xabcd
700a5128: f6ca 30dc    	movt	r0, #0xabdc
700a512c: f8c1 0098    	str.w	r0, [r1, #0x98]
700a5130: 9802         	ldr	r0, [sp, #0x8]
700a5132: 9901         	ldr	r1, [sp, #0x4]
700a5134: f7fd fa24    	bl	0x700a2580 <Udma_eventConfig> @ imm = #-0x2bb8
700a5138: 9004         	str	r0, [sp, #0x10]
700a513a: 9804         	ldr	r0, [sp, #0x10]
700a513c: b918         	cbnz	r0, 0x700a5146 <Udma_eventRegister+0x136> @ imm = #0x6
700a513e: e7ff         	b	0x700a5140 <Udma_eventRegister+0x130> @ imm = #-0x2
700a5140: 2001         	movs	r0, #0x1
700a5142: 9003         	str	r0, [sp, #0xc]
700a5144: e000         	b	0x700a5148 <Udma_eventRegister+0x138> @ imm = #0x0
700a5146: e7ff         	b	0x700a5148 <Udma_eventRegister+0x138> @ imm = #-0x2
700a5148: e7ff         	b	0x700a514a <Udma_eventRegister+0x13a> @ imm = #-0x2
700a514a: 9804         	ldr	r0, [sp, #0x10]
700a514c: b170         	cbz	r0, 0x700a516c <Udma_eventRegister+0x15c> @ imm = #0x1c
700a514e: e7ff         	b	0x700a5150 <Udma_eventRegister+0x140> @ imm = #-0x2
700a5150: 9803         	ldr	r0, [sp, #0xc]
700a5152: 2801         	cmp	r0, #0x1
700a5154: d109         	bne	0x700a516a <Udma_eventRegister+0x15a> @ imm = #0x12
700a5156: e7ff         	b	0x700a5158 <Udma_eventRegister+0x148> @ imm = #-0x2
700a5158: 9802         	ldr	r0, [sp, #0x8]
700a515a: 9901         	ldr	r1, [sp, #0x4]
700a515c: f007 f960    	bl	0x700ac420 <Udma_eventFreeResource> @ imm = #0x72c0
700a5160: 9901         	ldr	r1, [sp, #0x4]
700a5162: 2000         	movs	r0, #0x0
700a5164: f8c1 0098    	str.w	r0, [r1, #0x98]
700a5168: e7ff         	b	0x700a516a <Udma_eventRegister+0x15a> @ imm = #-0x2
700a516a: e05d         	b	0x700a5228 <Udma_eventRegister+0x218> @ imm = #0xba
700a516c: 9801         	ldr	r0, [sp, #0x4]
700a516e: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a5172: 3020         	adds	r0, #0x20
700a5174: 9905         	ldr	r1, [sp, #0x14]
700a5176: 6248         	str	r0, [r1, #0x24]
700a5178: 9801         	ldr	r0, [sp, #0x4]
700a517a: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a517e: 3018         	adds	r0, #0x18
700a5180: 9905         	ldr	r1, [sp, #0x14]
700a5182: 6288         	str	r0, [r1, #0x28]
700a5184: 9801         	ldr	r0, [sp, #0x4]
700a5186: 6d00         	ldr	r0, [r0, #0x50]
700a5188: f64f 71ff    	movw	r1, #0xffff
700a518c: 4288         	cmp	r0, r1
700a518e: d017         	beq	0x700a51c0 <Udma_eventRegister+0x1b0> @ imm = #0x2e
700a5190: e7ff         	b	0x700a5192 <Udma_eventRegister+0x182> @ imm = #-0x2
700a5192: 9801         	ldr	r0, [sp, #0x4]
700a5194: 6d03         	ldr	r3, [r0, #0x50]
700a5196: f1a3 0120    	sub.w	r1, r3, #0x20
700a519a: 2201         	movs	r2, #0x1
700a519c: fa02 fc01    	lsl.w	r12, r2, r1
700a51a0: f1c3 0020    	rsb.w	r0, r3, #0x20
700a51a4: fa22 f000    	lsr.w	r0, r2, r0
700a51a8: 2900         	cmp	r1, #0x0
700a51aa: bf58         	it	pl
700a51ac: 4660         	movpl	r0, r12
700a51ae: fa02 f203    	lsl.w	r2, r2, r3
700a51b2: 2900         	cmp	r1, #0x0
700a51b4: bf58         	it	pl
700a51b6: 2200         	movpl	r2, #0x0
700a51b8: 9905         	ldr	r1, [sp, #0x14]
700a51ba: 630a         	str	r2, [r1, #0x30]
700a51bc: 6348         	str	r0, [r1, #0x34]
700a51be: e004         	b	0x700a51ca <Udma_eventRegister+0x1ba> @ imm = #0x8
700a51c0: 9905         	ldr	r1, [sp, #0x14]
700a51c2: 2000         	movs	r0, #0x0
700a51c4: 6348         	str	r0, [r1, #0x34]
700a51c6: 6308         	str	r0, [r1, #0x30]
700a51c8: e7ff         	b	0x700a51ca <Udma_eventRegister+0x1ba> @ imm = #-0x2
700a51ca: 9801         	ldr	r0, [sp, #0x4]
700a51cc: 6980         	ldr	r0, [r0, #0x18]
700a51ce: b948         	cbnz	r0, 0x700a51e4 <Udma_eventRegister+0x1d4> @ imm = #0x12
700a51d0: e7ff         	b	0x700a51d2 <Udma_eventRegister+0x1c2> @ imm = #-0x2
700a51d2: 9801         	ldr	r0, [sp, #0x4]
700a51d4: 6cc0         	ldr	r0, [r0, #0x4c]
700a51d6: 9905         	ldr	r1, [sp, #0x14]
700a51d8: 6388         	str	r0, [r1, #0x38]
700a51da: 9801         	ldr	r0, [sp, #0x4]
700a51dc: 6d80         	ldr	r0, [r0, #0x58]
700a51de: 9905         	ldr	r1, [sp, #0x14]
700a51e0: 63c8         	str	r0, [r1, #0x3c]
700a51e2: e00a         	b	0x700a51fa <Udma_eventRegister+0x1ea> @ imm = #0x14
700a51e4: 9801         	ldr	r0, [sp, #0x4]
700a51e6: 6980         	ldr	r0, [r0, #0x18]
700a51e8: 6cc0         	ldr	r0, [r0, #0x4c]
700a51ea: 9905         	ldr	r1, [sp, #0x14]
700a51ec: 6388         	str	r0, [r1, #0x38]
700a51ee: 9801         	ldr	r0, [sp, #0x4]
700a51f0: 6980         	ldr	r0, [r0, #0x18]
700a51f2: 6d80         	ldr	r0, [r0, #0x58]
700a51f4: 9905         	ldr	r1, [sp, #0x14]
700a51f6: 63c8         	str	r0, [r1, #0x3c]
700a51f8: e7ff         	b	0x700a51fa <Udma_eventRegister+0x1ea> @ imm = #-0x2
700a51fa: 9805         	ldr	r0, [sp, #0x14]
700a51fc: 6a40         	ldr	r0, [r0, #0x24]
700a51fe: 9901         	ldr	r1, [sp, #0x4]
700a5200: 62c8         	str	r0, [r1, #0x2c]
700a5202: 9805         	ldr	r0, [sp, #0x14]
700a5204: 6a80         	ldr	r0, [r0, #0x28]
700a5206: 9901         	ldr	r1, [sp, #0x4]
700a5208: 6308         	str	r0, [r1, #0x30]
700a520a: 9905         	ldr	r1, [sp, #0x14]
700a520c: 6b08         	ldr	r0, [r1, #0x30]
700a520e: 6b4a         	ldr	r2, [r1, #0x34]
700a5210: 9901         	ldr	r1, [sp, #0x4]
700a5212: 63ca         	str	r2, [r1, #0x3c]
700a5214: 6388         	str	r0, [r1, #0x38]
700a5216: 9805         	ldr	r0, [sp, #0x14]
700a5218: 6b80         	ldr	r0, [r0, #0x38]
700a521a: 9901         	ldr	r1, [sp, #0x4]
700a521c: 6408         	str	r0, [r1, #0x40]
700a521e: 9805         	ldr	r0, [sp, #0x14]
700a5220: 6bc0         	ldr	r0, [r0, #0x3c]
700a5222: 9901         	ldr	r1, [sp, #0x4]
700a5224: 6448         	str	r0, [r1, #0x44]
700a5226: e7ff         	b	0x700a5228 <Udma_eventRegister+0x218> @ imm = #-0x2
700a5228: e7ff         	b	0x700a522a <Udma_eventRegister+0x21a> @ imm = #-0x2
700a522a: e7ff         	b	0x700a522c <Udma_eventRegister+0x21c> @ imm = #-0x2
700a522c: 9804         	ldr	r0, [sp, #0x10]
700a522e: b008         	add	sp, #0x20
700a5230: bdb0         	pop	{r4, r5, r7, pc}
		...
700a523e: 0000         	movs	r0, r0

700a5240 <Udma_eventAllocResource>:
700a5240: b580         	push	{r7, lr}
700a5242: b08a         	sub	sp, #0x28
700a5244: 9009         	str	r0, [sp, #0x24]
700a5246: 9108         	str	r1, [sp, #0x20]
700a5248: 2000         	movs	r0, #0x0
700a524a: 9007         	str	r0, [sp, #0x1c]
700a524c: 9808         	ldr	r0, [sp, #0x20]
700a524e: 3008         	adds	r0, #0x8
700a5250: 9004         	str	r0, [sp, #0x10]
700a5252: 9804         	ldr	r0, [sp, #0x10]
700a5254: 6800         	ldr	r0, [r0]
700a5256: 2805         	cmp	r0, #0x5
700a5258: d01b         	beq	0x700a5292 <Udma_eventAllocResource+0x52> @ imm = #0x36
700a525a: e7ff         	b	0x700a525c <Udma_eventAllocResource+0x1c> @ imm = #-0x2
700a525c: 9809         	ldr	r0, [sp, #0x24]
700a525e: f009 fd8f    	bl	0x700aed80 <Udma_rmAllocEvent> @ imm = #0x9b1e
700a5262: 9908         	ldr	r1, [sp, #0x20]
700a5264: 6488         	str	r0, [r1, #0x48]
700a5266: 9808         	ldr	r0, [sp, #0x20]
700a5268: 6c80         	ldr	r0, [r0, #0x48]
700a526a: f64f 71ff    	movw	r1, #0xffff
700a526e: 4288         	cmp	r0, r1
700a5270: d104         	bne	0x700a527c <Udma_eventAllocResource+0x3c> @ imm = #0x8
700a5272: e7ff         	b	0x700a5274 <Udma_eventAllocResource+0x34> @ imm = #-0x2
700a5274: f06f 0004    	mvn	r0, #0x4
700a5278: 9007         	str	r0, [sp, #0x1c]
700a527a: e009         	b	0x700a5290 <Udma_eventAllocResource+0x50> @ imm = #0x12
700a527c: 9809         	ldr	r0, [sp, #0x24]
700a527e: f8d0 00a0    	ldr.w	r0, [r0, #0xa0]
700a5282: 9908         	ldr	r1, [sp, #0x20]
700a5284: 6c8a         	ldr	r2, [r1, #0x48]
700a5286: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a528a: f8c1 0090    	str.w	r0, [r1, #0x90]
700a528e: e7ff         	b	0x700a5290 <Udma_eventAllocResource+0x50> @ imm = #-0x2
700a5290: e7ff         	b	0x700a5292 <Udma_eventAllocResource+0x52> @ imm = #-0x2
700a5292: 9807         	ldr	r0, [sp, #0x1c]
700a5294: bb00         	cbnz	r0, 0x700a52d8 <Udma_eventAllocResource+0x98> @ imm = #0x40
700a5296: e7ff         	b	0x700a5298 <Udma_eventAllocResource+0x58> @ imm = #-0x2
700a5298: 9804         	ldr	r0, [sp, #0x10]
700a529a: 6840         	ldr	r0, [r0, #0x4]
700a529c: 2801         	cmp	r0, #0x1
700a529e: d009         	beq	0x700a52b4 <Udma_eventAllocResource+0x74> @ imm = #0x12
700a52a0: e7ff         	b	0x700a52a2 <Udma_eventAllocResource+0x62> @ imm = #-0x2
700a52a2: 9804         	ldr	r0, [sp, #0x10]
700a52a4: 6840         	ldr	r0, [r0, #0x4]
700a52a6: 2802         	cmp	r0, #0x2
700a52a8: d115         	bne	0x700a52d6 <Udma_eventAllocResource+0x96> @ imm = #0x2a
700a52aa: e7ff         	b	0x700a52ac <Udma_eventAllocResource+0x6c> @ imm = #-0x2
700a52ac: 9804         	ldr	r0, [sp, #0x10]
700a52ae: 6900         	ldr	r0, [r0, #0x10]
700a52b0: b988         	cbnz	r0, 0x700a52d6 <Udma_eventAllocResource+0x96> @ imm = #0x22
700a52b2: e7ff         	b	0x700a52b4 <Udma_eventAllocResource+0x74> @ imm = #-0x2
700a52b4: 9809         	ldr	r0, [sp, #0x24]
700a52b6: f009 fdb3    	bl	0x700aee20 <Udma_rmAllocVintr> @ imm = #0x9b66
700a52ba: 9908         	ldr	r1, [sp, #0x20]
700a52bc: 64c8         	str	r0, [r1, #0x4c]
700a52be: 9808         	ldr	r0, [sp, #0x20]
700a52c0: 6cc0         	ldr	r0, [r0, #0x4c]
700a52c2: f64f 71ff    	movw	r1, #0xffff
700a52c6: 4288         	cmp	r0, r1
700a52c8: d104         	bne	0x700a52d4 <Udma_eventAllocResource+0x94> @ imm = #0x8
700a52ca: e7ff         	b	0x700a52cc <Udma_eventAllocResource+0x8c> @ imm = #-0x2
700a52cc: f06f 0004    	mvn	r0, #0x4
700a52d0: 9007         	str	r0, [sp, #0x1c]
700a52d2: e7ff         	b	0x700a52d4 <Udma_eventAllocResource+0x94> @ imm = #-0x2
700a52d4: e7ff         	b	0x700a52d6 <Udma_eventAllocResource+0x96> @ imm = #-0x2
700a52d6: e7ff         	b	0x700a52d8 <Udma_eventAllocResource+0x98> @ imm = #-0x2
700a52d8: 9807         	ldr	r0, [sp, #0x1c]
700a52da: b9b8         	cbnz	r0, 0x700a530c <Udma_eventAllocResource+0xcc> @ imm = #0x2e
700a52dc: e7ff         	b	0x700a52de <Udma_eventAllocResource+0x9e> @ imm = #-0x2
700a52de: 9804         	ldr	r0, [sp, #0x10]
700a52e0: 6800         	ldr	r0, [r0]
700a52e2: 2805         	cmp	r0, #0x5
700a52e4: d011         	beq	0x700a530a <Udma_eventAllocResource+0xca> @ imm = #0x22
700a52e6: e7ff         	b	0x700a52e8 <Udma_eventAllocResource+0xa8> @ imm = #-0x2
700a52e8: 9808         	ldr	r0, [sp, #0x20]
700a52ea: f007 ffb1    	bl	0x700ad250 <Udma_rmAllocVintrBit> @ imm = #0x7f62
700a52ee: 9908         	ldr	r1, [sp, #0x20]
700a52f0: 6508         	str	r0, [r1, #0x50]
700a52f2: 9808         	ldr	r0, [sp, #0x20]
700a52f4: 6d00         	ldr	r0, [r0, #0x50]
700a52f6: f64f 71ff    	movw	r1, #0xffff
700a52fa: 4288         	cmp	r0, r1
700a52fc: d104         	bne	0x700a5308 <Udma_eventAllocResource+0xc8> @ imm = #0x8
700a52fe: e7ff         	b	0x700a5300 <Udma_eventAllocResource+0xc0> @ imm = #-0x2
700a5300: f06f 0004    	mvn	r0, #0x4
700a5304: 9007         	str	r0, [sp, #0x1c]
700a5306: e7ff         	b	0x700a5308 <Udma_eventAllocResource+0xc8> @ imm = #-0x2
700a5308: e7ff         	b	0x700a530a <Udma_eventAllocResource+0xca> @ imm = #-0x2
700a530a: e7ff         	b	0x700a530c <Udma_eventAllocResource+0xcc> @ imm = #-0x2
700a530c: 9807         	ldr	r0, [sp, #0x1c]
700a530e: 2800         	cmp	r0, #0x0
700a5310: d146         	bne	0x700a53a0 <Udma_eventAllocResource+0x160> @ imm = #0x8c
700a5312: e7ff         	b	0x700a5314 <Udma_eventAllocResource+0xd4> @ imm = #-0x2
700a5314: 9804         	ldr	r0, [sp, #0x10]
700a5316: 6940         	ldr	r0, [r0, #0x14]
700a5318: b120         	cbz	r0, 0x700a5324 <Udma_eventAllocResource+0xe4> @ imm = #0x8
700a531a: e7ff         	b	0x700a531c <Udma_eventAllocResource+0xdc> @ imm = #-0x2
700a531c: 9804         	ldr	r0, [sp, #0x10]
700a531e: 6900         	ldr	r0, [r0, #0x10]
700a5320: b128         	cbz	r0, 0x700a532e <Udma_eventAllocResource+0xee> @ imm = #0xa
700a5322: e7ff         	b	0x700a5324 <Udma_eventAllocResource+0xe4> @ imm = #-0x2
700a5324: 9804         	ldr	r0, [sp, #0x10]
700a5326: 6800         	ldr	r0, [r0]
700a5328: 2805         	cmp	r0, #0x5
700a532a: d138         	bne	0x700a539e <Udma_eventAllocResource+0x15e> @ imm = #0x70
700a532c: e7ff         	b	0x700a532e <Udma_eventAllocResource+0xee> @ imm = #-0x2
700a532e: 9804         	ldr	r0, [sp, #0x10]
700a5330: 6a00         	ldr	r0, [r0, #0x20]
700a5332: 2101         	movs	r1, #0x1
700a5334: f6cf 71ff    	movt	r1, #0xffff
700a5338: 4288         	cmp	r0, r1
700a533a: d007         	beq	0x700a534c <Udma_eventAllocResource+0x10c> @ imm = #0xe
700a533c: e7ff         	b	0x700a533e <Udma_eventAllocResource+0xfe> @ imm = #-0x2
700a533e: 9809         	ldr	r0, [sp, #0x24]
700a5340: 9904         	ldr	r1, [sp, #0x10]
700a5342: 6a09         	ldr	r1, [r1, #0x20]
700a5344: f00f fbec    	bl	0x700b4b20 <Udma_rmTranslateCoreIntrInput> @ imm = #0xf7d8
700a5348: 9005         	str	r0, [sp, #0x14]
700a534a: e003         	b	0x700a5354 <Udma_eventAllocResource+0x114> @ imm = #0x6
700a534c: 9804         	ldr	r0, [sp, #0x10]
700a534e: 6a00         	ldr	r0, [r0, #0x20]
700a5350: 9005         	str	r0, [sp, #0x14]
700a5352: e7ff         	b	0x700a5354 <Udma_eventAllocResource+0x114> @ imm = #-0x2
700a5354: 9805         	ldr	r0, [sp, #0x14]
700a5356: f510 3f80    	cmn.w	r0, #0x10000
700a535a: d015         	beq	0x700a5388 <Udma_eventAllocResource+0x148> @ imm = #0x2a
700a535c: e7ff         	b	0x700a535e <Udma_eventAllocResource+0x11e> @ imm = #-0x2
700a535e: 9805         	ldr	r0, [sp, #0x14]
700a5360: 9909         	ldr	r1, [sp, #0x24]
700a5362: f004 fd95    	bl	0x700a9e90 <Udma_rmAllocIrIntr> @ imm = #0x4b2a
700a5366: 9908         	ldr	r1, [sp, #0x20]
700a5368: 6548         	str	r0, [r1, #0x54]
700a536a: 9808         	ldr	r0, [sp, #0x20]
700a536c: 6d40         	ldr	r0, [r0, #0x54]
700a536e: f510 3f80    	cmn.w	r0, #0x10000
700a5372: d008         	beq	0x700a5386 <Udma_eventAllocResource+0x146> @ imm = #0x10
700a5374: e7ff         	b	0x700a5376 <Udma_eventAllocResource+0x136> @ imm = #-0x2
700a5376: 9809         	ldr	r0, [sp, #0x24]
700a5378: 9908         	ldr	r1, [sp, #0x20]
700a537a: 6d49         	ldr	r1, [r1, #0x54]
700a537c: f00f fbe8    	bl	0x700b4b50 <Udma_rmTranslateIrOutput> @ imm = #0xf7d0
700a5380: 9908         	ldr	r1, [sp, #0x20]
700a5382: 6588         	str	r0, [r1, #0x58]
700a5384: e7ff         	b	0x700a5386 <Udma_eventAllocResource+0x146> @ imm = #-0x2
700a5386: e7ff         	b	0x700a5388 <Udma_eventAllocResource+0x148> @ imm = #-0x2
700a5388: 9808         	ldr	r0, [sp, #0x20]
700a538a: 6d80         	ldr	r0, [r0, #0x58]
700a538c: f510 3f80    	cmn.w	r0, #0x10000
700a5390: d104         	bne	0x700a539c <Udma_eventAllocResource+0x15c> @ imm = #0x8
700a5392: e7ff         	b	0x700a5394 <Udma_eventAllocResource+0x154> @ imm = #-0x2
700a5394: f06f 0004    	mvn	r0, #0x4
700a5398: 9007         	str	r0, [sp, #0x1c]
700a539a: e7ff         	b	0x700a539c <Udma_eventAllocResource+0x15c> @ imm = #-0x2
700a539c: e7ff         	b	0x700a539e <Udma_eventAllocResource+0x15e> @ imm = #-0x2
700a539e: e7ff         	b	0x700a53a0 <Udma_eventAllocResource+0x160> @ imm = #-0x2
700a53a0: 9807         	ldr	r0, [sp, #0x1c]
700a53a2: bb18         	cbnz	r0, 0x700a53ec <Udma_eventAllocResource+0x1ac> @ imm = #0x46
700a53a4: e7ff         	b	0x700a53a6 <Udma_eventAllocResource+0x166> @ imm = #-0x2
700a53a6: f010 ede6    	blx	0x700b5f74 <HwiP_disable> @ imm = #0x10bcc
700a53aa: 9002         	str	r0, [sp, #0x8]
700a53ac: 9908         	ldr	r1, [sp, #0x20]
700a53ae: 2000         	movs	r0, #0x0
700a53b0: 6608         	str	r0, [r1, #0x60]
700a53b2: 9908         	ldr	r1, [sp, #0x20]
700a53b4: 65c8         	str	r0, [r1, #0x5c]
700a53b6: 9804         	ldr	r0, [sp, #0x10]
700a53b8: 6900         	ldr	r0, [r0, #0x10]
700a53ba: b198         	cbz	r0, 0x700a53e4 <Udma_eventAllocResource+0x1a4> @ imm = #0x26
700a53bc: e7ff         	b	0x700a53be <Udma_eventAllocResource+0x17e> @ imm = #-0x2
700a53be: 9804         	ldr	r0, [sp, #0x10]
700a53c0: 6900         	ldr	r0, [r0, #0x10]
700a53c2: 9003         	str	r0, [sp, #0xc]
700a53c4: e7ff         	b	0x700a53c6 <Udma_eventAllocResource+0x186> @ imm = #-0x2
700a53c6: 9803         	ldr	r0, [sp, #0xc]
700a53c8: 6dc0         	ldr	r0, [r0, #0x5c]
700a53ca: b120         	cbz	r0, 0x700a53d6 <Udma_eventAllocResource+0x196> @ imm = #0x8
700a53cc: e7ff         	b	0x700a53ce <Udma_eventAllocResource+0x18e> @ imm = #-0x2
700a53ce: 9803         	ldr	r0, [sp, #0xc]
700a53d0: 6dc0         	ldr	r0, [r0, #0x5c]
700a53d2: 9003         	str	r0, [sp, #0xc]
700a53d4: e7f7         	b	0x700a53c6 <Udma_eventAllocResource+0x186> @ imm = #-0x12
700a53d6: 9803         	ldr	r0, [sp, #0xc]
700a53d8: 9908         	ldr	r1, [sp, #0x20]
700a53da: 6608         	str	r0, [r1, #0x60]
700a53dc: 9808         	ldr	r0, [sp, #0x20]
700a53de: 9903         	ldr	r1, [sp, #0xc]
700a53e0: 65c8         	str	r0, [r1, #0x5c]
700a53e2: e7ff         	b	0x700a53e4 <Udma_eventAllocResource+0x1a4> @ imm = #-0x2
700a53e4: 9802         	ldr	r0, [sp, #0x8]
700a53e6: f010 ede6    	blx	0x700b5fb4 <HwiP_restore> @ imm = #0x10bcc
700a53ea: e7ff         	b	0x700a53ec <Udma_eventAllocResource+0x1ac> @ imm = #-0x2
700a53ec: 9807         	ldr	r0, [sp, #0x1c]
700a53ee: b9a0         	cbnz	r0, 0x700a541a <Udma_eventAllocResource+0x1da> @ imm = #0x28
700a53f0: e7ff         	b	0x700a53f2 <Udma_eventAllocResource+0x1b2> @ imm = #-0x2
700a53f2: 9804         	ldr	r0, [sp, #0x10]
700a53f4: 6800         	ldr	r0, [r0]
700a53f6: 2803         	cmp	r0, #0x3
700a53f8: d10e         	bne	0x700a5418 <Udma_eventAllocResource+0x1d8> @ imm = #0x1c
700a53fa: e7ff         	b	0x700a53fc <Udma_eventAllocResource+0x1bc> @ imm = #-0x2
700a53fc: 9804         	ldr	r0, [sp, #0x10]
700a53fe: 6880         	ldr	r0, [r0, #0x8]
700a5400: 9001         	str	r0, [sp, #0x4]
700a5402: 9801         	ldr	r0, [sp, #0x4]
700a5404: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700a5408: 2801         	cmp	r0, #0x1
700a540a: d104         	bne	0x700a5416 <Udma_eventAllocResource+0x1d6> @ imm = #0x8
700a540c: e7ff         	b	0x700a540e <Udma_eventAllocResource+0x1ce> @ imm = #-0x2
700a540e: f06f 0004    	mvn	r0, #0x4
700a5412: 9007         	str	r0, [sp, #0x1c]
700a5414: e7ff         	b	0x700a5416 <Udma_eventAllocResource+0x1d6> @ imm = #-0x2
700a5416: e7ff         	b	0x700a5418 <Udma_eventAllocResource+0x1d8> @ imm = #-0x2
700a5418: e7ff         	b	0x700a541a <Udma_eventAllocResource+0x1da> @ imm = #-0x2
700a541a: 9807         	ldr	r0, [sp, #0x1c]
700a541c: b128         	cbz	r0, 0x700a542a <Udma_eventAllocResource+0x1ea> @ imm = #0xa
700a541e: e7ff         	b	0x700a5420 <Udma_eventAllocResource+0x1e0> @ imm = #-0x2
700a5420: 9809         	ldr	r0, [sp, #0x24]
700a5422: 9908         	ldr	r1, [sp, #0x20]
700a5424: f006 fffc    	bl	0x700ac420 <Udma_eventFreeResource> @ imm = #0x6ff8
700a5428: e016         	b	0x700a5458 <Udma_eventAllocResource+0x218> @ imm = #0x2c
700a542a: 9804         	ldr	r0, [sp, #0x10]
700a542c: 6900         	ldr	r0, [r0, #0x10]
700a542e: b920         	cbnz	r0, 0x700a543a <Udma_eventAllocResource+0x1fa> @ imm = #0x8
700a5430: e7ff         	b	0x700a5432 <Udma_eventAllocResource+0x1f2> @ imm = #-0x2
700a5432: 9808         	ldr	r0, [sp, #0x20]
700a5434: 6cc0         	ldr	r0, [r0, #0x4c]
700a5436: 9006         	str	r0, [sp, #0x18]
700a5438: e004         	b	0x700a5444 <Udma_eventAllocResource+0x204> @ imm = #0x8
700a543a: 9804         	ldr	r0, [sp, #0x10]
700a543c: 6900         	ldr	r0, [r0, #0x10]
700a543e: 6cc0         	ldr	r0, [r0, #0x4c]
700a5440: 9006         	str	r0, [sp, #0x18]
700a5442: e7ff         	b	0x700a5444 <Udma_eventAllocResource+0x204> @ imm = #-0x2
700a5444: 9809         	ldr	r0, [sp, #0x24]
700a5446: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a544a: 9906         	ldr	r1, [sp, #0x18]
700a544c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a5450: 9908         	ldr	r1, [sp, #0x20]
700a5452: f8c1 0094    	str.w	r0, [r1, #0x94]
700a5456: e7ff         	b	0x700a5458 <Udma_eventAllocResource+0x218> @ imm = #-0x2
700a5458: 9807         	ldr	r0, [sp, #0x1c]
700a545a: b00a         	add	sp, #0x28
700a545c: bd80         	pop	{r7, pc}
700a545e: 0000         	movs	r0, r0

700a5460 <_tx_queue_send>:
700a5460: b580         	push	{r7, lr}
700a5462: b08c         	sub	sp, #0x30
700a5464: 900b         	str	r0, [sp, #0x2c]
700a5466: 910a         	str	r1, [sp, #0x28]
700a5468: 9209         	str	r2, [sp, #0x24]
700a546a: 2000         	movs	r0, #0x0
700a546c: 9000         	str	r0, [sp]
700a546e: f7fd ed5a    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x254c
700a5472: 9008         	str	r0, [sp, #0x20]
700a5474: 980b         	ldr	r0, [sp, #0x2c]
700a5476: 6ac0         	ldr	r0, [r0, #0x2c]
700a5478: 9003         	str	r0, [sp, #0xc]
700a547a: 980b         	ldr	r0, [sp, #0x2c]
700a547c: 6940         	ldr	r0, [r0, #0x14]
700a547e: 2800         	cmp	r0, #0x0
700a5480: f000 8099    	beq.w	0x700a55b6 <_tx_queue_send+0x156> @ imm = #0x132
700a5484: e7ff         	b	0x700a5486 <_tx_queue_send+0x26> @ imm = #-0x2
700a5486: 9803         	ldr	r0, [sp, #0xc]
700a5488: bbe8         	cbnz	r0, 0x700a5506 <_tx_queue_send+0xa6> @ imm = #0x7a
700a548a: e7ff         	b	0x700a548c <_tx_queue_send+0x2c> @ imm = #-0x2
700a548c: 990b         	ldr	r1, [sp, #0x2c]
700a548e: 6948         	ldr	r0, [r1, #0x14]
700a5490: 3801         	subs	r0, #0x1
700a5492: 6148         	str	r0, [r1, #0x14]
700a5494: 990b         	ldr	r1, [sp, #0x2c]
700a5496: 6908         	ldr	r0, [r1, #0x10]
700a5498: 3001         	adds	r0, #0x1
700a549a: 6108         	str	r0, [r1, #0x10]
700a549c: 980a         	ldr	r0, [sp, #0x28]
700a549e: 9006         	str	r0, [sp, #0x18]
700a54a0: 980b         	ldr	r0, [sp, #0x2c]
700a54a2: 6a40         	ldr	r0, [r0, #0x24]
700a54a4: 9005         	str	r0, [sp, #0x14]
700a54a6: 980b         	ldr	r0, [sp, #0x2c]
700a54a8: 6880         	ldr	r0, [r0, #0x8]
700a54aa: 9004         	str	r0, [sp, #0x10]
700a54ac: 9806         	ldr	r0, [sp, #0x18]
700a54ae: 1d01         	adds	r1, r0, #0x4
700a54b0: 9106         	str	r1, [sp, #0x18]
700a54b2: 6800         	ldr	r0, [r0]
700a54b4: 9905         	ldr	r1, [sp, #0x14]
700a54b6: 1d0a         	adds	r2, r1, #0x4
700a54b8: 9205         	str	r2, [sp, #0x14]
700a54ba: 6008         	str	r0, [r1]
700a54bc: 9804         	ldr	r0, [sp, #0x10]
700a54be: 2802         	cmp	r0, #0x2
700a54c0: d310         	blo	0x700a54e4 <_tx_queue_send+0x84> @ imm = #0x20
700a54c2: e7ff         	b	0x700a54c4 <_tx_queue_send+0x64> @ imm = #-0x2
700a54c4: e7ff         	b	0x700a54c6 <_tx_queue_send+0x66> @ imm = #-0x2
700a54c6: 9804         	ldr	r0, [sp, #0x10]
700a54c8: 3801         	subs	r0, #0x1
700a54ca: 9004         	str	r0, [sp, #0x10]
700a54cc: b148         	cbz	r0, 0x700a54e2 <_tx_queue_send+0x82> @ imm = #0x12
700a54ce: e7ff         	b	0x700a54d0 <_tx_queue_send+0x70> @ imm = #-0x2
700a54d0: 9806         	ldr	r0, [sp, #0x18]
700a54d2: 1d01         	adds	r1, r0, #0x4
700a54d4: 9106         	str	r1, [sp, #0x18]
700a54d6: 6800         	ldr	r0, [r0]
700a54d8: 9905         	ldr	r1, [sp, #0x14]
700a54da: 1d0a         	adds	r2, r1, #0x4
700a54dc: 9205         	str	r2, [sp, #0x14]
700a54de: 6008         	str	r0, [r1]
700a54e0: e7f1         	b	0x700a54c6 <_tx_queue_send+0x66> @ imm = #-0x1e
700a54e2: e7ff         	b	0x700a54e4 <_tx_queue_send+0x84> @ imm = #-0x2
700a54e4: 9805         	ldr	r0, [sp, #0x14]
700a54e6: 990b         	ldr	r1, [sp, #0x2c]
700a54e8: 69c9         	ldr	r1, [r1, #0x1c]
700a54ea: 4288         	cmp	r0, r1
700a54ec: d104         	bne	0x700a54f8 <_tx_queue_send+0x98> @ imm = #0x8
700a54ee: e7ff         	b	0x700a54f0 <_tx_queue_send+0x90> @ imm = #-0x2
700a54f0: 980b         	ldr	r0, [sp, #0x2c]
700a54f2: 6980         	ldr	r0, [r0, #0x18]
700a54f4: 9005         	str	r0, [sp, #0x14]
700a54f6: e7ff         	b	0x700a54f8 <_tx_queue_send+0x98> @ imm = #-0x2
700a54f8: 9805         	ldr	r0, [sp, #0x14]
700a54fa: 990b         	ldr	r1, [sp, #0x2c]
700a54fc: 6248         	str	r0, [r1, #0x24]
700a54fe: 9808         	ldr	r0, [sp, #0x20]
700a5500: f7fd ee90    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x22e0
700a5504: e056         	b	0x700a55b4 <_tx_queue_send+0x154> @ imm = #0xac
700a5506: 980b         	ldr	r0, [sp, #0x2c]
700a5508: 6a80         	ldr	r0, [r0, #0x28]
700a550a: 9007         	str	r0, [sp, #0x1c]
700a550c: 9803         	ldr	r0, [sp, #0xc]
700a550e: 3801         	subs	r0, #0x1
700a5510: 9003         	str	r0, [sp, #0xc]
700a5512: 9803         	ldr	r0, [sp, #0xc]
700a5514: b920         	cbnz	r0, 0x700a5520 <_tx_queue_send+0xc0> @ imm = #0x8
700a5516: e7ff         	b	0x700a5518 <_tx_queue_send+0xb8> @ imm = #-0x2
700a5518: 990b         	ldr	r1, [sp, #0x2c]
700a551a: 2000         	movs	r0, #0x0
700a551c: 6288         	str	r0, [r1, #0x28]
700a551e: e013         	b	0x700a5548 <_tx_queue_send+0xe8> @ imm = #0x26
700a5520: 9807         	ldr	r0, [sp, #0x1c]
700a5522: 6f40         	ldr	r0, [r0, #0x74]
700a5524: 990b         	ldr	r1, [sp, #0x2c]
700a5526: 6288         	str	r0, [r1, #0x28]
700a5528: 9807         	ldr	r0, [sp, #0x1c]
700a552a: 6f40         	ldr	r0, [r0, #0x74]
700a552c: 9002         	str	r0, [sp, #0x8]
700a552e: 9802         	ldr	r0, [sp, #0x8]
700a5530: 990b         	ldr	r1, [sp, #0x2c]
700a5532: 6288         	str	r0, [r1, #0x28]
700a5534: 9807         	ldr	r0, [sp, #0x1c]
700a5536: 6f80         	ldr	r0, [r0, #0x78]
700a5538: 9001         	str	r0, [sp, #0x4]
700a553a: 9801         	ldr	r0, [sp, #0x4]
700a553c: 9902         	ldr	r1, [sp, #0x8]
700a553e: 6788         	str	r0, [r1, #0x78]
700a5540: 9802         	ldr	r0, [sp, #0x8]
700a5542: 9901         	ldr	r1, [sp, #0x4]
700a5544: 6748         	str	r0, [r1, #0x74]
700a5546: e7ff         	b	0x700a5548 <_tx_queue_send+0xe8> @ imm = #-0x2
700a5548: 9803         	ldr	r0, [sp, #0xc]
700a554a: 990b         	ldr	r1, [sp, #0x2c]
700a554c: 62c8         	str	r0, [r1, #0x2c]
700a554e: 9907         	ldr	r1, [sp, #0x1c]
700a5550: 2000         	movs	r0, #0x0
700a5552: 66c8         	str	r0, [r1, #0x6c]
700a5554: 980a         	ldr	r0, [sp, #0x28]
700a5556: 9006         	str	r0, [sp, #0x18]
700a5558: 9807         	ldr	r0, [sp, #0x1c]
700a555a: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a555e: 9005         	str	r0, [sp, #0x14]
700a5560: 980b         	ldr	r0, [sp, #0x2c]
700a5562: 6880         	ldr	r0, [r0, #0x8]
700a5564: 9004         	str	r0, [sp, #0x10]
700a5566: 9806         	ldr	r0, [sp, #0x18]
700a5568: 1d01         	adds	r1, r0, #0x4
700a556a: 9106         	str	r1, [sp, #0x18]
700a556c: 6800         	ldr	r0, [r0]
700a556e: 9905         	ldr	r1, [sp, #0x14]
700a5570: 1d0a         	adds	r2, r1, #0x4
700a5572: 9205         	str	r2, [sp, #0x14]
700a5574: 6008         	str	r0, [r1]
700a5576: 9804         	ldr	r0, [sp, #0x10]
700a5578: 2802         	cmp	r0, #0x2
700a557a: d310         	blo	0x700a559e <_tx_queue_send+0x13e> @ imm = #0x20
700a557c: e7ff         	b	0x700a557e <_tx_queue_send+0x11e> @ imm = #-0x2
700a557e: e7ff         	b	0x700a5580 <_tx_queue_send+0x120> @ imm = #-0x2
700a5580: 9804         	ldr	r0, [sp, #0x10]
700a5582: 3801         	subs	r0, #0x1
700a5584: 9004         	str	r0, [sp, #0x10]
700a5586: b148         	cbz	r0, 0x700a559c <_tx_queue_send+0x13c> @ imm = #0x12
700a5588: e7ff         	b	0x700a558a <_tx_queue_send+0x12a> @ imm = #-0x2
700a558a: 9806         	ldr	r0, [sp, #0x18]
700a558c: 1d01         	adds	r1, r0, #0x4
700a558e: 9106         	str	r1, [sp, #0x18]
700a5590: 6800         	ldr	r0, [r0]
700a5592: 9905         	ldr	r1, [sp, #0x14]
700a5594: 1d0a         	adds	r2, r1, #0x4
700a5596: 9205         	str	r2, [sp, #0x14]
700a5598: 6008         	str	r0, [r1]
700a559a: e7f1         	b	0x700a5580 <_tx_queue_send+0x120> @ imm = #-0x1e
700a559c: e7ff         	b	0x700a559e <_tx_queue_send+0x13e> @ imm = #-0x2
700a559e: 9907         	ldr	r1, [sp, #0x1c]
700a55a0: 2000         	movs	r0, #0x0
700a55a2: f8c1 0088    	str.w	r0, [r1, #0x88]
700a55a6: 9807         	ldr	r0, [sp, #0x1c]
700a55a8: f002 f972    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #0x22e4
700a55ac: 9808         	ldr	r0, [sp, #0x20]
700a55ae: f7fd ee3a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x238c
700a55b2: e7ff         	b	0x700a55b4 <_tx_queue_send+0x154> @ imm = #-0x2
700a55b4: e060         	b	0x700a5678 <_tx_queue_send+0x218> @ imm = #0xc0
700a55b6: 9809         	ldr	r0, [sp, #0x24]
700a55b8: 2800         	cmp	r0, #0x0
700a55ba: d056         	beq	0x700a566a <_tx_queue_send+0x20a> @ imm = #0xac
700a55bc: e7ff         	b	0x700a55be <_tx_queue_send+0x15e> @ imm = #-0x2
700a55be: f64a 2044    	movw	r0, #0xaa44
700a55c2: f2c7 0008    	movt	r0, #0x7008
700a55c6: 6800         	ldr	r0, [r0]
700a55c8: b130         	cbz	r0, 0x700a55d8 <_tx_queue_send+0x178> @ imm = #0xc
700a55ca: e7ff         	b	0x700a55cc <_tx_queue_send+0x16c> @ imm = #-0x2
700a55cc: 9808         	ldr	r0, [sp, #0x20]
700a55ce: f7fd ee2a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x23ac
700a55d2: 200b         	movs	r0, #0xb
700a55d4: 9000         	str	r0, [sp]
700a55d6: e047         	b	0x700a5668 <_tx_queue_send+0x208> @ imm = #0x8e
700a55d8: f64a 2034    	movw	r0, #0xaa34
700a55dc: f2c7 0008    	movt	r0, #0x7008
700a55e0: 6800         	ldr	r0, [r0]
700a55e2: 9007         	str	r0, [sp, #0x1c]
700a55e4: 9907         	ldr	r1, [sp, #0x1c]
700a55e6: f64f 5021    	movw	r0, #0xfd21
700a55ea: f2c7 000a    	movt	r0, #0x700a
700a55ee: 66c8         	str	r0, [r1, #0x6c]
700a55f0: 980b         	ldr	r0, [sp, #0x2c]
700a55f2: 9907         	ldr	r1, [sp, #0x1c]
700a55f4: 6708         	str	r0, [r1, #0x70]
700a55f6: 980a         	ldr	r0, [sp, #0x28]
700a55f8: 9907         	ldr	r1, [sp, #0x1c]
700a55fa: f8c1 0080    	str.w	r0, [r1, #0x80]
700a55fe: 9907         	ldr	r1, [sp, #0x1c]
700a5600: 2000         	movs	r0, #0x0
700a5602: f8c1 0084    	str.w	r0, [r1, #0x84]
700a5606: 9803         	ldr	r0, [sp, #0xc]
700a5608: b940         	cbnz	r0, 0x700a561c <_tx_queue_send+0x1bc> @ imm = #0x10
700a560a: e7ff         	b	0x700a560c <_tx_queue_send+0x1ac> @ imm = #-0x2
700a560c: 9807         	ldr	r0, [sp, #0x1c]
700a560e: 990b         	ldr	r1, [sp, #0x2c]
700a5610: 6288         	str	r0, [r1, #0x28]
700a5612: 9807         	ldr	r0, [sp, #0x1c]
700a5614: 6740         	str	r0, [r0, #0x74]
700a5616: 9807         	ldr	r0, [sp, #0x1c]
700a5618: 6780         	str	r0, [r0, #0x78]
700a561a: e012         	b	0x700a5642 <_tx_queue_send+0x1e2> @ imm = #0x24
700a561c: 980b         	ldr	r0, [sp, #0x2c]
700a561e: 6a80         	ldr	r0, [r0, #0x28]
700a5620: 9002         	str	r0, [sp, #0x8]
700a5622: 9802         	ldr	r0, [sp, #0x8]
700a5624: 9907         	ldr	r1, [sp, #0x1c]
700a5626: 6748         	str	r0, [r1, #0x74]
700a5628: 9802         	ldr	r0, [sp, #0x8]
700a562a: 6f80         	ldr	r0, [r0, #0x78]
700a562c: 9001         	str	r0, [sp, #0x4]
700a562e: 9801         	ldr	r0, [sp, #0x4]
700a5630: 9907         	ldr	r1, [sp, #0x1c]
700a5632: 6788         	str	r0, [r1, #0x78]
700a5634: 9807         	ldr	r0, [sp, #0x1c]
700a5636: 9901         	ldr	r1, [sp, #0x4]
700a5638: 6748         	str	r0, [r1, #0x74]
700a563a: 9807         	ldr	r0, [sp, #0x1c]
700a563c: 9902         	ldr	r1, [sp, #0x8]
700a563e: 6788         	str	r0, [r1, #0x78]
700a5640: e7ff         	b	0x700a5642 <_tx_queue_send+0x1e2> @ imm = #-0x2
700a5642: 9803         	ldr	r0, [sp, #0xc]
700a5644: 3001         	adds	r0, #0x1
700a5646: 990b         	ldr	r1, [sp, #0x2c]
700a5648: 62c8         	str	r0, [r1, #0x2c]
700a564a: 9907         	ldr	r1, [sp, #0x1c]
700a564c: 2005         	movs	r0, #0x5
700a564e: 6348         	str	r0, [r1, #0x34]
700a5650: 9807         	ldr	r0, [sp, #0x1c]
700a5652: 9909         	ldr	r1, [sp, #0x24]
700a5654: f7fd fdec    	bl	0x700a3230 <_tx_thread_system_ni_suspend> @ imm = #-0x2428
700a5658: 9808         	ldr	r0, [sp, #0x20]
700a565a: f7fd ede4    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x2438
700a565e: 9807         	ldr	r0, [sp, #0x1c]
700a5660: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a5664: 9000         	str	r0, [sp]
700a5666: e7ff         	b	0x700a5668 <_tx_queue_send+0x208> @ imm = #-0x2
700a5668: e005         	b	0x700a5676 <_tx_queue_send+0x216> @ imm = #0xa
700a566a: 9808         	ldr	r0, [sp, #0x20]
700a566c: f7fd edda    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x244c
700a5670: 200b         	movs	r0, #0xb
700a5672: 9000         	str	r0, [sp]
700a5674: e7ff         	b	0x700a5676 <_tx_queue_send+0x216> @ imm = #-0x2
700a5676: e7ff         	b	0x700a5678 <_tx_queue_send+0x218> @ imm = #-0x2
700a5678: 9800         	ldr	r0, [sp]
700a567a: b00c         	add	sp, #0x30
700a567c: bd80         	pop	{r7, pc}
700a567e: 0000         	movs	r0, r0

700a5680 <Udma_ringAlloc>:
700a5680: b580         	push	{r7, lr}
700a5682: b096         	sub	sp, #0x58
700a5684: 9015         	str	r0, [sp, #0x54]
700a5686: 9114         	str	r1, [sp, #0x50]
700a5688: f8ad 204e    	strh.w	r2, [sp, #0x4e]
700a568c: 9312         	str	r3, [sp, #0x48]
700a568e: 2000         	movs	r0, #0x0
700a5690: 9011         	str	r0, [sp, #0x44]
700a5692: 900d         	str	r0, [sp, #0x34]
700a5694: 9815         	ldr	r0, [sp, #0x54]
700a5696: 900c         	str	r0, [sp, #0x30]
700a5698: 9814         	ldr	r0, [sp, #0x50]
700a569a: 900b         	str	r0, [sp, #0x2c]
700a569c: 980c         	ldr	r0, [sp, #0x30]
700a569e: b130         	cbz	r0, 0x700a56ae <Udma_ringAlloc+0x2e> @ imm = #0xc
700a56a0: e7ff         	b	0x700a56a2 <Udma_ringAlloc+0x22> @ imm = #-0x2
700a56a2: 980b         	ldr	r0, [sp, #0x2c]
700a56a4: b118         	cbz	r0, 0x700a56ae <Udma_ringAlloc+0x2e> @ imm = #0x6
700a56a6: e7ff         	b	0x700a56a8 <Udma_ringAlloc+0x28> @ imm = #-0x2
700a56a8: 9812         	ldr	r0, [sp, #0x48]
700a56aa: b920         	cbnz	r0, 0x700a56b6 <Udma_ringAlloc+0x36> @ imm = #0x8
700a56ac: e7ff         	b	0x700a56ae <Udma_ringAlloc+0x2e> @ imm = #-0x2
700a56ae: f06f 0001    	mvn	r0, #0x1
700a56b2: 9011         	str	r0, [sp, #0x44]
700a56b4: e7ff         	b	0x700a56b6 <Udma_ringAlloc+0x36> @ imm = #-0x2
700a56b6: 9811         	ldr	r0, [sp, #0x44]
700a56b8: b978         	cbnz	r0, 0x700a56da <Udma_ringAlloc+0x5a> @ imm = #0x1e
700a56ba: e7ff         	b	0x700a56bc <Udma_ringAlloc+0x3c> @ imm = #-0x2
700a56bc: 980c         	ldr	r0, [sp, #0x30]
700a56be: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a56c2: f64a 31cd    	movw	r1, #0xabcd
700a56c6: f6ca 31dc    	movt	r1, #0xabdc
700a56ca: 4288         	cmp	r0, r1
700a56cc: d004         	beq	0x700a56d8 <Udma_ringAlloc+0x58> @ imm = #0x8
700a56ce: e7ff         	b	0x700a56d0 <Udma_ringAlloc+0x50> @ imm = #-0x2
700a56d0: f04f 30ff    	mov.w	r0, #0xffffffff
700a56d4: 9011         	str	r0, [sp, #0x44]
700a56d6: e7ff         	b	0x700a56d8 <Udma_ringAlloc+0x58> @ imm = #-0x2
700a56d8: e7ff         	b	0x700a56da <Udma_ringAlloc+0x5a> @ imm = #-0x2
700a56da: 9811         	ldr	r0, [sp, #0x44]
700a56dc: b930         	cbnz	r0, 0x700a56ec <Udma_ringAlloc+0x6c> @ imm = #0xc
700a56de: e7ff         	b	0x700a56e0 <Udma_ringAlloc+0x60> @ imm = #-0x2
700a56e0: 980c         	ldr	r0, [sp, #0x30]
700a56e2: 9912         	ldr	r1, [sp, #0x48]
700a56e4: f007 fe84    	bl	0x700ad3f0 <Udma_ringCheckParams> @ imm = #0x7d08
700a56e8: 9011         	str	r0, [sp, #0x44]
700a56ea: e7ff         	b	0x700a56ec <Udma_ringAlloc+0x6c> @ imm = #-0x2
700a56ec: 9811         	ldr	r0, [sp, #0x44]
700a56ee: 2800         	cmp	r0, #0x0
700a56f0: d140         	bne	0x700a5774 <Udma_ringAlloc+0xf4> @ imm = #0x80
700a56f2: e7ff         	b	0x700a56f4 <Udma_ringAlloc+0x74> @ imm = #-0x2
700a56f4: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a56f8: f64f 71fe    	movw	r1, #0xfffe
700a56fc: 4288         	cmp	r0, r1
700a56fe: d126         	bne	0x700a574e <Udma_ringAlloc+0xce> @ imm = #0x4c
700a5700: e7ff         	b	0x700a5702 <Udma_ringAlloc+0x82> @ imm = #-0x2
700a5702: 9812         	ldr	r0, [sp, #0x48]
700a5704: 6940         	ldr	r0, [r0, #0x14]
700a5706: 2104         	movs	r1, #0x4
700a5708: f6cf 71ff    	movt	r1, #0xffff
700a570c: 4288         	cmp	r0, r1
700a570e: d106         	bne	0x700a571e <Udma_ringAlloc+0x9e> @ imm = #0xc
700a5710: e7ff         	b	0x700a5712 <Udma_ringAlloc+0x92> @ imm = #-0x2
700a5712: 980c         	ldr	r0, [sp, #0x30]
700a5714: f00f fd74    	bl	0x700b5200 <Udma_rmAllocFreeRing> @ imm = #0xfae8
700a5718: 990b         	ldr	r1, [sp, #0x2c]
700a571a: 8088         	strh	r0, [r1, #0x4]
700a571c: e008         	b	0x700a5730 <Udma_ringAlloc+0xb0> @ imm = #0x10
700a571e: 980c         	ldr	r0, [sp, #0x30]
700a5720: 9a12         	ldr	r2, [sp, #0x48]
700a5722: 6951         	ldr	r1, [r2, #0x14]
700a5724: 6992         	ldr	r2, [r2, #0x18]
700a5726: f003 ff5b    	bl	0x700a95e0 <Udma_rmAllocMappedRing> @ imm = #0x3eb6
700a572a: 990b         	ldr	r1, [sp, #0x2c]
700a572c: 8088         	strh	r0, [r1, #0x4]
700a572e: e7ff         	b	0x700a5730 <Udma_ringAlloc+0xb0> @ imm = #-0x2
700a5730: 980b         	ldr	r0, [sp, #0x2c]
700a5732: 8880         	ldrh	r0, [r0, #0x4]
700a5734: f64f 71ff    	movw	r1, #0xffff
700a5738: 4288         	cmp	r0, r1
700a573a: d104         	bne	0x700a5746 <Udma_ringAlloc+0xc6> @ imm = #0x8
700a573c: e7ff         	b	0x700a573e <Udma_ringAlloc+0xbe> @ imm = #-0x2
700a573e: f06f 0004    	mvn	r0, #0x4
700a5742: 9011         	str	r0, [sp, #0x44]
700a5744: e002         	b	0x700a574c <Udma_ringAlloc+0xcc> @ imm = #0x4
700a5746: 2001         	movs	r0, #0x1
700a5748: 900d         	str	r0, [sp, #0x34]
700a574a: e7ff         	b	0x700a574c <Udma_ringAlloc+0xcc> @ imm = #-0x2
700a574c: e011         	b	0x700a5772 <Udma_ringAlloc+0xf2> @ imm = #0x22
700a574e: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a5752: 990c         	ldr	r1, [sp, #0x30]
700a5754: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700a5758: 4288         	cmp	r0, r1
700a575a: d304         	blo	0x700a5766 <Udma_ringAlloc+0xe6> @ imm = #0x8
700a575c: e7ff         	b	0x700a575e <Udma_ringAlloc+0xde> @ imm = #-0x2
700a575e: f06f 0002    	mvn	r0, #0x2
700a5762: 9011         	str	r0, [sp, #0x44]
700a5764: e004         	b	0x700a5770 <Udma_ringAlloc+0xf0> @ imm = #0x8
700a5766: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a576a: 990b         	ldr	r1, [sp, #0x2c]
700a576c: 8088         	strh	r0, [r1, #0x4]
700a576e: e7ff         	b	0x700a5770 <Udma_ringAlloc+0xf0> @ imm = #-0x2
700a5770: e7ff         	b	0x700a5772 <Udma_ringAlloc+0xf2> @ imm = #-0x2
700a5772: e7ff         	b	0x700a5774 <Udma_ringAlloc+0xf4> @ imm = #-0x2
700a5774: 9811         	ldr	r0, [sp, #0x44]
700a5776: b9a8         	cbnz	r0, 0x700a57a4 <Udma_ringAlloc+0x124> @ imm = #0x2a
700a5778: e7ff         	b	0x700a577a <Udma_ringAlloc+0xfa> @ imm = #-0x2
700a577a: 980c         	ldr	r0, [sp, #0x30]
700a577c: f00f fee0    	bl	0x700b5540 <Udma_ringAssertFnPointers> @ imm = #0xfdc0
700a5780: 980c         	ldr	r0, [sp, #0x30]
700a5782: 990b         	ldr	r1, [sp, #0x2c]
700a5784: 6008         	str	r0, [r1]
700a5786: 9812         	ldr	r0, [sp, #0x48]
700a5788: 6940         	ldr	r0, [r0, #0x14]
700a578a: 990b         	ldr	r1, [sp, #0x2c]
700a578c: 65c8         	str	r0, [r1, #0x5c]
700a578e: 9812         	ldr	r0, [sp, #0x48]
700a5790: 6980         	ldr	r0, [r0, #0x18]
700a5792: 990b         	ldr	r1, [sp, #0x2c]
700a5794: 6608         	str	r0, [r1, #0x60]
700a5796: 980c         	ldr	r0, [sp, #0x30]
700a5798: f8d0 35c4    	ldr.w	r3, [r0, #0x5c4]
700a579c: 990b         	ldr	r1, [sp, #0x2c]
700a579e: 9a12         	ldr	r2, [sp, #0x48]
700a57a0: 4798         	blx	r3
700a57a2: e7ff         	b	0x700a57a4 <Udma_ringAlloc+0x124> @ imm = #-0x2
700a57a4: 9811         	ldr	r0, [sp, #0x44]
700a57a6: 2800         	cmp	r0, #0x0
700a57a8: d14e         	bne	0x700a5848 <Udma_ringAlloc+0x1c8> @ imm = #0x9c
700a57aa: e7ff         	b	0x700a57ac <Udma_ringAlloc+0x12c> @ imm = #-0x2
700a57ac: 20bf         	movs	r0, #0xbf
700a57ae: f8cd 0012    	str.w	r0, [sp, #0x12]
700a57b2: 980c         	ldr	r0, [sp, #0x30]
700a57b4: f8b0 00e0    	ldrh.w	r0, [r0, #0xe0]
700a57b8: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a57bc: 980b         	ldr	r0, [sp, #0x2c]
700a57be: 8880         	ldrh	r0, [r0, #0x4]
700a57c0: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a57c4: 9812         	ldr	r0, [sp, #0x48]
700a57c6: 6800         	ldr	r0, [r0]
700a57c8: 990c         	ldr	r1, [sp, #0x30]
700a57ca: 2200         	movs	r2, #0x0
700a57cc: f00c fde8    	bl	0x700b23a0 <Udma_virtToPhyFxn> @ imm = #0xcbd0
700a57d0: 910f         	str	r1, [sp, #0x3c]
700a57d2: 900e         	str	r0, [sp, #0x38]
700a57d4: 980e         	ldr	r0, [sp, #0x38]
700a57d6: f8cd 001a    	str.w	r0, [sp, #0x1a]
700a57da: 980f         	ldr	r0, [sp, #0x3c]
700a57dc: f8cd 001e    	str.w	r0, [sp, #0x1e]
700a57e0: 9812         	ldr	r0, [sp, #0x48]
700a57e2: 68c0         	ldr	r0, [r0, #0xc]
700a57e4: f8cd 0022    	str.w	r0, [sp, #0x22]
700a57e8: 9812         	ldr	r0, [sp, #0x48]
700a57ea: 7a00         	ldrb	r0, [r0, #0x8]
700a57ec: f88d 0026    	strb.w	r0, [sp, #0x26]
700a57f0: 9812         	ldr	r0, [sp, #0x48]
700a57f2: 7c00         	ldrb	r0, [r0, #0x10]
700a57f4: f88d 0027    	strb.w	r0, [sp, #0x27]
700a57f8: 9812         	ldr	r0, [sp, #0x48]
700a57fa: 7c40         	ldrb	r0, [r0, #0x11]
700a57fc: f88d 0028    	strb.w	r0, [sp, #0x28]
700a5800: 9812         	ldr	r0, [sp, #0x48]
700a5802: 7c80         	ldrb	r0, [r0, #0x12]
700a5804: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a5808: 9812         	ldr	r0, [sp, #0x48]
700a580a: 8940         	ldrh	r0, [r0, #0xa]
700a580c: f64f 71ff    	movw	r1, #0xffff
700a5810: 4288         	cmp	r0, r1
700a5812: d00b         	beq	0x700a582c <Udma_ringAlloc+0x1ac> @ imm = #0x16
700a5814: e7ff         	b	0x700a5816 <Udma_ringAlloc+0x196> @ imm = #-0x2
700a5816: f8dd 0012    	ldr.w	r0, [sp, #0x12]
700a581a: f040 0040    	orr	r0, r0, #0x40
700a581e: f8cd 0012    	str.w	r0, [sp, #0x12]
700a5822: 9812         	ldr	r0, [sp, #0x48]
700a5824: 8940         	ldrh	r0, [r0, #0xa]
700a5826: f8ad 0029    	strh.w	r0, [sp, #0x29]
700a582a: e7ff         	b	0x700a582c <Udma_ringAlloc+0x1ac> @ imm = #-0x2
700a582c: f10d 000a    	add.w	r0, sp, #0xa
700a5830: f10d 0102    	add.w	r1, sp, #0x2
700a5834: f04f 32ff    	mov.w	r2, #0xffffffff
700a5838: f00d f822    	bl	0x700b2880 <Sciclient_rmRingCfg> @ imm = #0xd044
700a583c: 9011         	str	r0, [sp, #0x44]
700a583e: 9811         	ldr	r0, [sp, #0x44]
700a5840: b108         	cbz	r0, 0x700a5846 <Udma_ringAlloc+0x1c6> @ imm = #0x2
700a5842: e7ff         	b	0x700a5844 <Udma_ringAlloc+0x1c4> @ imm = #-0x2
700a5844: e7ff         	b	0x700a5846 <Udma_ringAlloc+0x1c6> @ imm = #-0x2
700a5846: e7ff         	b	0x700a5848 <Udma_ringAlloc+0x1c8> @ imm = #-0x2
700a5848: 9811         	ldr	r0, [sp, #0x44]
700a584a: b938         	cbnz	r0, 0x700a585c <Udma_ringAlloc+0x1dc> @ imm = #0xe
700a584c: e7ff         	b	0x700a584e <Udma_ringAlloc+0x1ce> @ imm = #-0x2
700a584e: 990b         	ldr	r1, [sp, #0x2c]
700a5850: f64a 30cd    	movw	r0, #0xabcd
700a5854: f6ca 30dc    	movt	r0, #0xabdc
700a5858: 6588         	str	r0, [r1, #0x58]
700a585a: e01b         	b	0x700a5894 <Udma_ringAlloc+0x214> @ imm = #0x36
700a585c: 980d         	ldr	r0, [sp, #0x34]
700a585e: 2801         	cmp	r0, #0x1
700a5860: d117         	bne	0x700a5892 <Udma_ringAlloc+0x212> @ imm = #0x2e
700a5862: e7ff         	b	0x700a5864 <Udma_ringAlloc+0x1e4> @ imm = #-0x2
700a5864: 9812         	ldr	r0, [sp, #0x48]
700a5866: 6940         	ldr	r0, [r0, #0x14]
700a5868: 2104         	movs	r1, #0x4
700a586a: f6cf 71ff    	movt	r1, #0xffff
700a586e: 4288         	cmp	r0, r1
700a5870: d106         	bne	0x700a5880 <Udma_ringAlloc+0x200> @ imm = #0xc
700a5872: e7ff         	b	0x700a5874 <Udma_ringAlloc+0x1f4> @ imm = #-0x2
700a5874: 980b         	ldr	r0, [sp, #0x2c]
700a5876: 8880         	ldrh	r0, [r0, #0x4]
700a5878: 990c         	ldr	r1, [sp, #0x30]
700a587a: f00f fe29    	bl	0x700b54d0 <Udma_rmFreeFreeRing> @ imm = #0xfc52
700a587e: e007         	b	0x700a5890 <Udma_ringAlloc+0x210> @ imm = #0xe
700a5880: 9b0b         	ldr	r3, [sp, #0x2c]
700a5882: 8898         	ldrh	r0, [r3, #0x4]
700a5884: 990c         	ldr	r1, [sp, #0x30]
700a5886: 6dda         	ldr	r2, [r3, #0x5c]
700a5888: 6e1b         	ldr	r3, [r3, #0x60]
700a588a: f00a fad9    	bl	0x700afe40 <Udma_rmFreeMappedRing> @ imm = #0xa5b2
700a588e: e7ff         	b	0x700a5890 <Udma_ringAlloc+0x210> @ imm = #-0x2
700a5890: e7ff         	b	0x700a5892 <Udma_ringAlloc+0x212> @ imm = #-0x2
700a5892: e7ff         	b	0x700a5894 <Udma_ringAlloc+0x214> @ imm = #-0x2
700a5894: 9811         	ldr	r0, [sp, #0x44]
700a5896: b016         	add	sp, #0x58
700a5898: bd80         	pop	{r7, pc}
700a589a: 0000         	movs	r0, r0
700a589c: 0000         	movs	r0, r0
700a589e: 0000         	movs	r0, r0

700a58a0 <_txe_thread_create>:
700a58a0: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a58a4: b092         	sub	sp, #0x48
700a58a6: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a58aa: f8dd c074    	ldr.w	r12, [sp, #0x74]
700a58ae: f8dd c070    	ldr.w	r12, [sp, #0x70]
700a58b2: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a58b6: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a58ba: f8dd c064    	ldr.w	r12, [sp, #0x64]
700a58be: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a58c2: 9011         	str	r0, [sp, #0x44]
700a58c4: 9110         	str	r1, [sp, #0x40]
700a58c6: 920f         	str	r2, [sp, #0x3c]
700a58c8: 930e         	str	r3, [sp, #0x38]
700a58ca: 2000         	movs	r0, #0x0
700a58cc: 900c         	str	r0, [sp, #0x30]
700a58ce: 9811         	ldr	r0, [sp, #0x44]
700a58d0: b918         	cbnz	r0, 0x700a58da <_txe_thread_create+0x3a> @ imm = #0x6
700a58d2: e7ff         	b	0x700a58d4 <_txe_thread_create+0x34> @ imm = #-0x2
700a58d4: 200e         	movs	r0, #0xe
700a58d6: 900c         	str	r0, [sp, #0x30]
700a58d8: e0c7         	b	0x700a5a6a <_txe_thread_create+0x1ca> @ imm = #0x18e
700a58da: 981e         	ldr	r0, [sp, #0x78]
700a58dc: 28b4         	cmp	r0, #0xb4
700a58de: d003         	beq	0x700a58e8 <_txe_thread_create+0x48> @ imm = #0x6
700a58e0: e7ff         	b	0x700a58e2 <_txe_thread_create+0x42> @ imm = #-0x2
700a58e2: 200e         	movs	r0, #0xe
700a58e4: 900c         	str	r0, [sp, #0x30]
700a58e6: e0bf         	b	0x700a5a68 <_txe_thread_create+0x1c8> @ imm = #0x17e
700a58e8: f7fd eb1c    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x29c8
700a58ec: 900d         	str	r0, [sp, #0x34]
700a58ee: f64a 2144    	movw	r1, #0xaa44
700a58f2: f2c7 0108    	movt	r1, #0x7008
700a58f6: 6808         	ldr	r0, [r1]
700a58f8: 3001         	adds	r0, #0x1
700a58fa: 6008         	str	r0, [r1]
700a58fc: 980d         	ldr	r0, [sp, #0x34]
700a58fe: f7fd ec92    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x26dc
700a5902: 2000         	movs	r0, #0x0
700a5904: 900b         	str	r0, [sp, #0x2c]
700a5906: f64a 2130    	movw	r1, #0xaa30
700a590a: f2c7 0108    	movt	r1, #0x7008
700a590e: 6809         	ldr	r1, [r1]
700a5910: 9109         	str	r1, [sp, #0x24]
700a5912: 9918         	ldr	r1, [sp, #0x60]
700a5914: 9107         	str	r1, [sp, #0x1c]
700a5916: 9a07         	ldr	r2, [sp, #0x1c]
700a5918: 9919         	ldr	r1, [sp, #0x64]
700a591a: 4411         	add	r1, r2
700a591c: 3901         	subs	r1, #0x1
700a591e: 9107         	str	r1, [sp, #0x1c]
700a5920: 9907         	ldr	r1, [sp, #0x1c]
700a5922: 9108         	str	r1, [sp, #0x20]
700a5924: 900a         	str	r0, [sp, #0x28]
700a5926: e7ff         	b	0x700a5928 <_txe_thread_create+0x88> @ imm = #-0x2
700a5928: 980a         	ldr	r0, [sp, #0x28]
700a592a: f649 611c    	movw	r1, #0x9e1c
700a592e: f2c7 0108    	movt	r1, #0x7008
700a5932: 6809         	ldr	r1, [r1]
700a5934: 4288         	cmp	r0, r1
700a5936: d23a         	bhs	0x700a59ae <_txe_thread_create+0x10e> @ imm = #0x74
700a5938: e7ff         	b	0x700a593a <_txe_thread_create+0x9a> @ imm = #-0x2
700a593a: 9811         	ldr	r0, [sp, #0x44]
700a593c: 9909         	ldr	r1, [sp, #0x24]
700a593e: 4288         	cmp	r0, r1
700a5940: d103         	bne	0x700a594a <_txe_thread_create+0xaa> @ imm = #0x6
700a5942: e7ff         	b	0x700a5944 <_txe_thread_create+0xa4> @ imm = #-0x2
700a5944: 2001         	movs	r0, #0x1
700a5946: 900b         	str	r0, [sp, #0x2c]
700a5948: e7ff         	b	0x700a594a <_txe_thread_create+0xaa> @ imm = #-0x2
700a594a: 980b         	ldr	r0, [sp, #0x2c]
700a594c: 2801         	cmp	r0, #0x1
700a594e: d101         	bne	0x700a5954 <_txe_thread_create+0xb4> @ imm = #0x2
700a5950: e7ff         	b	0x700a5952 <_txe_thread_create+0xb2> @ imm = #-0x2
700a5952: e02c         	b	0x700a59ae <_txe_thread_create+0x10e> @ imm = #0x58
700a5954: 9818         	ldr	r0, [sp, #0x60]
700a5956: 9909         	ldr	r1, [sp, #0x24]
700a5958: 68c9         	ldr	r1, [r1, #0xc]
700a595a: 4288         	cmp	r0, r1
700a595c: d30c         	blo	0x700a5978 <_txe_thread_create+0xd8> @ imm = #0x18
700a595e: e7ff         	b	0x700a5960 <_txe_thread_create+0xc0> @ imm = #-0x2
700a5960: 9818         	ldr	r0, [sp, #0x60]
700a5962: 9909         	ldr	r1, [sp, #0x24]
700a5964: 6909         	ldr	r1, [r1, #0x10]
700a5966: 4288         	cmp	r0, r1
700a5968: d205         	bhs	0x700a5976 <_txe_thread_create+0xd6> @ imm = #0xa
700a596a: e7ff         	b	0x700a596c <_txe_thread_create+0xcc> @ imm = #-0x2
700a596c: 2000         	movs	r0, #0x0
700a596e: 9018         	str	r0, [sp, #0x60]
700a5970: 2001         	movs	r0, #0x1
700a5972: 900b         	str	r0, [sp, #0x2c]
700a5974: e7ff         	b	0x700a5976 <_txe_thread_create+0xd6> @ imm = #-0x2
700a5976: e7ff         	b	0x700a5978 <_txe_thread_create+0xd8> @ imm = #-0x2
700a5978: 9808         	ldr	r0, [sp, #0x20]
700a597a: 9909         	ldr	r1, [sp, #0x24]
700a597c: 68c9         	ldr	r1, [r1, #0xc]
700a597e: 4288         	cmp	r0, r1
700a5980: d30c         	blo	0x700a599c <_txe_thread_create+0xfc> @ imm = #0x18
700a5982: e7ff         	b	0x700a5984 <_txe_thread_create+0xe4> @ imm = #-0x2
700a5984: 9808         	ldr	r0, [sp, #0x20]
700a5986: 9909         	ldr	r1, [sp, #0x24]
700a5988: 6909         	ldr	r1, [r1, #0x10]
700a598a: 4288         	cmp	r0, r1
700a598c: d205         	bhs	0x700a599a <_txe_thread_create+0xfa> @ imm = #0xa
700a598e: e7ff         	b	0x700a5990 <_txe_thread_create+0xf0> @ imm = #-0x2
700a5990: 2000         	movs	r0, #0x0
700a5992: 9018         	str	r0, [sp, #0x60]
700a5994: 2001         	movs	r0, #0x1
700a5996: 900b         	str	r0, [sp, #0x2c]
700a5998: e7ff         	b	0x700a599a <_txe_thread_create+0xfa> @ imm = #-0x2
700a599a: e7ff         	b	0x700a599c <_txe_thread_create+0xfc> @ imm = #-0x2
700a599c: 9809         	ldr	r0, [sp, #0x24]
700a599e: f8d0 008c    	ldr.w	r0, [r0, #0x8c]
700a59a2: 9009         	str	r0, [sp, #0x24]
700a59a4: e7ff         	b	0x700a59a6 <_txe_thread_create+0x106> @ imm = #-0x2
700a59a6: 980a         	ldr	r0, [sp, #0x28]
700a59a8: 3001         	adds	r0, #0x1
700a59aa: 900a         	str	r0, [sp, #0x28]
700a59ac: e7bc         	b	0x700a5928 <_txe_thread_create+0x88> @ imm = #-0x88
700a59ae: f7fd eaba    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x2a8c
700a59b2: 900d         	str	r0, [sp, #0x34]
700a59b4: f64a 2144    	movw	r1, #0xaa44
700a59b8: f2c7 0108    	movt	r1, #0x7008
700a59bc: 6808         	ldr	r0, [r1]
700a59be: 3801         	subs	r0, #0x1
700a59c0: 6008         	str	r0, [r1]
700a59c2: 980d         	ldr	r0, [sp, #0x34]
700a59c4: f7fd ec2e    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x27a4
700a59c8: f00d fa82    	bl	0x700b2ed0 <_tx_thread_system_preempt_check> @ imm = #0xd504
700a59cc: 9811         	ldr	r0, [sp, #0x44]
700a59ce: 9909         	ldr	r1, [sp, #0x24]
700a59d0: 4288         	cmp	r0, r1
700a59d2: d103         	bne	0x700a59dc <_txe_thread_create+0x13c> @ imm = #0x6
700a59d4: e7ff         	b	0x700a59d6 <_txe_thread_create+0x136> @ imm = #-0x2
700a59d6: 200e         	movs	r0, #0xe
700a59d8: 900c         	str	r0, [sp, #0x30]
700a59da: e044         	b	0x700a5a66 <_txe_thread_create+0x1c6> @ imm = #0x88
700a59dc: 9818         	ldr	r0, [sp, #0x60]
700a59de: b918         	cbnz	r0, 0x700a59e8 <_txe_thread_create+0x148> @ imm = #0x6
700a59e0: e7ff         	b	0x700a59e2 <_txe_thread_create+0x142> @ imm = #-0x2
700a59e2: 2003         	movs	r0, #0x3
700a59e4: 900c         	str	r0, [sp, #0x30]
700a59e6: e03d         	b	0x700a5a64 <_txe_thread_create+0x1c4> @ imm = #0x7a
700a59e8: 980f         	ldr	r0, [sp, #0x3c]
700a59ea: b918         	cbnz	r0, 0x700a59f4 <_txe_thread_create+0x154> @ imm = #0x6
700a59ec: e7ff         	b	0x700a59ee <_txe_thread_create+0x14e> @ imm = #-0x2
700a59ee: 2003         	movs	r0, #0x3
700a59f0: 900c         	str	r0, [sp, #0x30]
700a59f2: e036         	b	0x700a5a62 <_txe_thread_create+0x1c2> @ imm = #0x6c
700a59f4: 9819         	ldr	r0, [sp, #0x64]
700a59f6: 28ff         	cmp	r0, #0xff
700a59f8: d803         	bhi	0x700a5a02 <_txe_thread_create+0x162> @ imm = #0x6
700a59fa: e7ff         	b	0x700a59fc <_txe_thread_create+0x15c> @ imm = #-0x2
700a59fc: 2005         	movs	r0, #0x5
700a59fe: 900c         	str	r0, [sp, #0x30]
700a5a00: e02e         	b	0x700a5a60 <_txe_thread_create+0x1c0> @ imm = #0x5c
700a5a02: 981a         	ldr	r0, [sp, #0x68]
700a5a04: 2820         	cmp	r0, #0x20
700a5a06: d303         	blo	0x700a5a10 <_txe_thread_create+0x170> @ imm = #0x6
700a5a08: e7ff         	b	0x700a5a0a <_txe_thread_create+0x16a> @ imm = #-0x2
700a5a0a: 200f         	movs	r0, #0xf
700a5a0c: 900c         	str	r0, [sp, #0x30]
700a5a0e: e026         	b	0x700a5a5e <_txe_thread_create+0x1be> @ imm = #0x4c
700a5a10: 981b         	ldr	r0, [sp, #0x6c]
700a5a12: 991a         	ldr	r1, [sp, #0x68]
700a5a14: 4288         	cmp	r0, r1
700a5a16: d903         	bls	0x700a5a20 <_txe_thread_create+0x180> @ imm = #0x6
700a5a18: e7ff         	b	0x700a5a1a <_txe_thread_create+0x17a> @ imm = #-0x2
700a5a1a: 2018         	movs	r0, #0x18
700a5a1c: 900c         	str	r0, [sp, #0x30]
700a5a1e: e01d         	b	0x700a5a5c <_txe_thread_create+0x1bc> @ imm = #0x3a
700a5a20: 981d         	ldr	r0, [sp, #0x74]
700a5a22: 2802         	cmp	r0, #0x2
700a5a24: d303         	blo	0x700a5a2e <_txe_thread_create+0x18e> @ imm = #0x6
700a5a26: e7ff         	b	0x700a5a28 <_txe_thread_create+0x188> @ imm = #-0x2
700a5a28: 2010         	movs	r0, #0x10
700a5a2a: 900c         	str	r0, [sp, #0x30]
700a5a2c: e015         	b	0x700a5a5a <_txe_thread_create+0x1ba> @ imm = #0x2a
700a5a2e: f248 3048    	movw	r0, #0x8348
700a5a32: f2c7 000b    	movt	r0, #0x700b
700a5a36: 6800         	ldr	r0, [r0]
700a5a38: b170         	cbz	r0, 0x700a5a58 <_txe_thread_create+0x1b8> @ imm = #0x1c
700a5a3a: e7ff         	b	0x700a5a3c <_txe_thread_create+0x19c> @ imm = #-0x2
700a5a3c: f248 3048    	movw	r0, #0x8348
700a5a40: f2c7 000b    	movt	r0, #0x700b
700a5a44: 6800         	ldr	r0, [r0]
700a5a46: 0900         	lsrs	r0, r0, #0x4
700a5a48: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700a5a4c: d203         	bhs	0x700a5a56 <_txe_thread_create+0x1b6> @ imm = #0x6
700a5a4e: e7ff         	b	0x700a5a50 <_txe_thread_create+0x1b0> @ imm = #-0x2
700a5a50: 2013         	movs	r0, #0x13
700a5a52: 900c         	str	r0, [sp, #0x30]
700a5a54: e7ff         	b	0x700a5a56 <_txe_thread_create+0x1b6> @ imm = #-0x2
700a5a56: e7ff         	b	0x700a5a58 <_txe_thread_create+0x1b8> @ imm = #-0x2
700a5a58: e7ff         	b	0x700a5a5a <_txe_thread_create+0x1ba> @ imm = #-0x2
700a5a5a: e7ff         	b	0x700a5a5c <_txe_thread_create+0x1bc> @ imm = #-0x2
700a5a5c: e7ff         	b	0x700a5a5e <_txe_thread_create+0x1be> @ imm = #-0x2
700a5a5e: e7ff         	b	0x700a5a60 <_txe_thread_create+0x1c0> @ imm = #-0x2
700a5a60: e7ff         	b	0x700a5a62 <_txe_thread_create+0x1c2> @ imm = #-0x2
700a5a62: e7ff         	b	0x700a5a64 <_txe_thread_create+0x1c4> @ imm = #-0x2
700a5a64: e7ff         	b	0x700a5a66 <_txe_thread_create+0x1c6> @ imm = #-0x2
700a5a66: e7ff         	b	0x700a5a68 <_txe_thread_create+0x1c8> @ imm = #-0x2
700a5a68: e7ff         	b	0x700a5a6a <_txe_thread_create+0x1ca> @ imm = #-0x2
700a5a6a: 980c         	ldr	r0, [sp, #0x30]
700a5a6c: b9e8         	cbnz	r0, 0x700a5aaa <_txe_thread_create+0x20a> @ imm = #0x3a
700a5a6e: e7ff         	b	0x700a5a70 <_txe_thread_create+0x1d0> @ imm = #-0x2
700a5a70: 9811         	ldr	r0, [sp, #0x44]
700a5a72: 9910         	ldr	r1, [sp, #0x40]
700a5a74: 9a0f         	ldr	r2, [sp, #0x3c]
700a5a76: 9b0e         	ldr	r3, [sp, #0x38]
700a5a78: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a5a7c: 9c19         	ldr	r4, [sp, #0x64]
700a5a7e: 9d1a         	ldr	r5, [sp, #0x68]
700a5a80: 9e1b         	ldr	r6, [sp, #0x6c]
700a5a82: 9f1c         	ldr	r7, [sp, #0x70]
700a5a84: f8dd 8074    	ldr.w	r8, [sp, #0x74]
700a5a88: 46ee         	mov	lr, sp
700a5a8a: f8ce 8014    	str.w	r8, [lr, #0x14]
700a5a8e: f8ce 7010    	str.w	r7, [lr, #0x10]
700a5a92: f8ce 600c    	str.w	r6, [lr, #0xc]
700a5a96: f8ce 5008    	str.w	r5, [lr, #0x8]
700a5a9a: f8ce 4004    	str.w	r4, [lr, #0x4]
700a5a9e: f8ce c000    	str.w	r12, [lr]
700a5aa2: f000 fddd    	bl	0x700a6660 <_tx_thread_create> @ imm = #0xbba
700a5aa6: 900c         	str	r0, [sp, #0x30]
700a5aa8: e7ff         	b	0x700a5aaa <_txe_thread_create+0x20a> @ imm = #-0x2
700a5aaa: 980c         	ldr	r0, [sp, #0x30]
700a5aac: b012         	add	sp, #0x48
700a5aae: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...
700a5abe: 0000         	movs	r0, r0

700a5ac0 <Udma_chFreeResource>:
700a5ac0: b580         	push	{r7, lr}
700a5ac2: b084         	sub	sp, #0x10
700a5ac4: 9003         	str	r0, [sp, #0xc]
700a5ac6: 2000         	movs	r0, #0x0
700a5ac8: 9002         	str	r0, [sp, #0x8]
700a5aca: 9803         	ldr	r0, [sp, #0xc]
700a5acc: 6e80         	ldr	r0, [r0, #0x68]
700a5ace: 9001         	str	r0, [sp, #0x4]
700a5ad0: 9803         	ldr	r0, [sp, #0xc]
700a5ad2: 7800         	ldrb	r0, [r0]
700a5ad4: 0740         	lsls	r0, r0, #0x1d
700a5ad6: 2800         	cmp	r0, #0x0
700a5ad8: d52e         	bpl	0x700a5b38 <Udma_chFreeResource+0x78> @ imm = #0x5c
700a5ada: e7ff         	b	0x700a5adc <Udma_chFreeResource+0x1c> @ imm = #-0x2
700a5adc: 9803         	ldr	r0, [sp, #0xc]
700a5ade: 6ec0         	ldr	r0, [r0, #0x6c]
700a5ae0: f510 3f80    	cmn.w	r0, #0x10000
700a5ae4: d027         	beq	0x700a5b36 <Udma_chFreeResource+0x76> @ imm = #0x4e
700a5ae6: e7ff         	b	0x700a5ae8 <Udma_chFreeResource+0x28> @ imm = #-0x2
700a5ae8: 9803         	ldr	r0, [sp, #0xc]
700a5aea: 7800         	ldrb	r0, [r0]
700a5aec: 0640         	lsls	r0, r0, #0x19
700a5aee: 2800         	cmp	r0, #0x0
700a5af0: d506         	bpl	0x700a5b00 <Udma_chFreeResource+0x40> @ imm = #0xc
700a5af2: e7ff         	b	0x700a5af4 <Udma_chFreeResource+0x34> @ imm = #-0x2
700a5af4: 9803         	ldr	r0, [sp, #0xc]
700a5af6: 6ec0         	ldr	r0, [r0, #0x6c]
700a5af8: 9901         	ldr	r1, [sp, #0x4]
700a5afa: f00c f9f9    	bl	0x700b1ef0 <Udma_rmFreeBlkCopyHcCh> @ imm = #0xc3f2
700a5afe: e012         	b	0x700a5b26 <Udma_chFreeResource+0x66> @ imm = #0x24
700a5b00: 9803         	ldr	r0, [sp, #0xc]
700a5b02: 7800         	ldrb	r0, [r0]
700a5b04: 0600         	lsls	r0, r0, #0x18
700a5b06: 2800         	cmp	r0, #0x0
700a5b08: d506         	bpl	0x700a5b18 <Udma_chFreeResource+0x58> @ imm = #0xc
700a5b0a: e7ff         	b	0x700a5b0c <Udma_chFreeResource+0x4c> @ imm = #-0x2
700a5b0c: 9803         	ldr	r0, [sp, #0xc]
700a5b0e: 6ec0         	ldr	r0, [r0, #0x6c]
700a5b10: 9901         	ldr	r1, [sp, #0x4]
700a5b12: f00c fa25    	bl	0x700b1f60 <Udma_rmFreeBlkCopyUhcCh> @ imm = #0xc44a
700a5b16: e005         	b	0x700a5b24 <Udma_chFreeResource+0x64> @ imm = #0xa
700a5b18: 9803         	ldr	r0, [sp, #0xc]
700a5b1a: 6ec0         	ldr	r0, [r0, #0x6c]
700a5b1c: 9901         	ldr	r1, [sp, #0x4]
700a5b1e: f00c f9af    	bl	0x700b1e80 <Udma_rmFreeBlkCopyCh> @ imm = #0xc35e
700a5b22: e7ff         	b	0x700a5b24 <Udma_chFreeResource+0x64> @ imm = #-0x2
700a5b24: e7ff         	b	0x700a5b26 <Udma_chFreeResource+0x66> @ imm = #-0x2
700a5b26: 9903         	ldr	r1, [sp, #0xc]
700a5b28: 2000         	movs	r0, #0x0
700a5b2a: f6cf 70ff    	movt	r0, #0xffff
700a5b2e: 66c8         	str	r0, [r1, #0x6c]
700a5b30: 9903         	ldr	r1, [sp, #0xc]
700a5b32: 6708         	str	r0, [r1, #0x70]
700a5b34: e7ff         	b	0x700a5b36 <Udma_chFreeResource+0x76> @ imm = #-0x2
700a5b36: e084         	b	0x700a5c42 <Udma_chFreeResource+0x182> @ imm = #0x108
700a5b38: 9803         	ldr	r0, [sp, #0xc]
700a5b3a: 6ec0         	ldr	r0, [r0, #0x6c]
700a5b3c: f510 3f80    	cmn.w	r0, #0x10000
700a5b40: d032         	beq	0x700a5ba8 <Udma_chFreeResource+0xe8> @ imm = #0x64
700a5b42: e7ff         	b	0x700a5b44 <Udma_chFreeResource+0x84> @ imm = #-0x2
700a5b44: 9803         	ldr	r0, [sp, #0xc]
700a5b46: 7800         	ldrb	r0, [r0]
700a5b48: 0640         	lsls	r0, r0, #0x19
700a5b4a: 2800         	cmp	r0, #0x0
700a5b4c: d506         	bpl	0x700a5b5c <Udma_chFreeResource+0x9c> @ imm = #0xc
700a5b4e: e7ff         	b	0x700a5b50 <Udma_chFreeResource+0x90> @ imm = #-0x2
700a5b50: 9803         	ldr	r0, [sp, #0xc]
700a5b52: 6ec0         	ldr	r0, [r0, #0x6c]
700a5b54: 9901         	ldr	r1, [sp, #0x4]
700a5b56: f00c fb1b    	bl	0x700b2190 <Udma_rmFreeTxHcCh> @ imm = #0xc636
700a5b5a: e01f         	b	0x700a5b9c <Udma_chFreeResource+0xdc> @ imm = #0x3e
700a5b5c: 9803         	ldr	r0, [sp, #0xc]
700a5b5e: 7840         	ldrb	r0, [r0, #0x1]
700a5b60: 07c0         	lsls	r0, r0, #0x1f
700a5b62: b138         	cbz	r0, 0x700a5b74 <Udma_chFreeResource+0xb4> @ imm = #0xe
700a5b64: e7ff         	b	0x700a5b66 <Udma_chFreeResource+0xa6> @ imm = #-0x2
700a5b66: 9803         	ldr	r0, [sp, #0xc]
700a5b68: 68c2         	ldr	r2, [r0, #0xc]
700a5b6a: 6ec0         	ldr	r0, [r0, #0x6c]
700a5b6c: 9901         	ldr	r1, [sp, #0x4]
700a5b6e: f00b fc4f    	bl	0x700b1410 <Udma_rmFreeMappedTxCh> @ imm = #0xb89e
700a5b72: e012         	b	0x700a5b9a <Udma_chFreeResource+0xda> @ imm = #0x24
700a5b74: 9803         	ldr	r0, [sp, #0xc]
700a5b76: 7800         	ldrb	r0, [r0]
700a5b78: 0600         	lsls	r0, r0, #0x18
700a5b7a: 2800         	cmp	r0, #0x0
700a5b7c: d506         	bpl	0x700a5b8c <Udma_chFreeResource+0xcc> @ imm = #0xc
700a5b7e: e7ff         	b	0x700a5b80 <Udma_chFreeResource+0xc0> @ imm = #-0x2
700a5b80: 9803         	ldr	r0, [sp, #0xc]
700a5b82: 6ec0         	ldr	r0, [r0, #0x6c]
700a5b84: 9901         	ldr	r1, [sp, #0x4]
700a5b86: f00c fb3b    	bl	0x700b2200 <Udma_rmFreeTxUhcCh> @ imm = #0xc676
700a5b8a: e005         	b	0x700a5b98 <Udma_chFreeResource+0xd8> @ imm = #0xa
700a5b8c: 9803         	ldr	r0, [sp, #0xc]
700a5b8e: 6ec0         	ldr	r0, [r0, #0x6c]
700a5b90: 9901         	ldr	r1, [sp, #0x4]
700a5b92: f00c fac5    	bl	0x700b2120 <Udma_rmFreeTxCh> @ imm = #0xc58a
700a5b96: e7ff         	b	0x700a5b98 <Udma_chFreeResource+0xd8> @ imm = #-0x2
700a5b98: e7ff         	b	0x700a5b9a <Udma_chFreeResource+0xda> @ imm = #-0x2
700a5b9a: e7ff         	b	0x700a5b9c <Udma_chFreeResource+0xdc> @ imm = #-0x2
700a5b9c: 9903         	ldr	r1, [sp, #0xc]
700a5b9e: 2000         	movs	r0, #0x0
700a5ba0: f6cf 70ff    	movt	r0, #0xffff
700a5ba4: 66c8         	str	r0, [r1, #0x6c]
700a5ba6: e7ff         	b	0x700a5ba8 <Udma_chFreeResource+0xe8> @ imm = #-0x2
700a5ba8: 9803         	ldr	r0, [sp, #0xc]
700a5baa: 6f00         	ldr	r0, [r0, #0x70]
700a5bac: f510 3f80    	cmn.w	r0, #0x10000
700a5bb0: d033         	beq	0x700a5c1a <Udma_chFreeResource+0x15a> @ imm = #0x66
700a5bb2: e7ff         	b	0x700a5bb4 <Udma_chFreeResource+0xf4> @ imm = #-0x2
700a5bb4: 9803         	ldr	r0, [sp, #0xc]
700a5bb6: 7800         	ldrb	r0, [r0]
700a5bb8: 0640         	lsls	r0, r0, #0x19
700a5bba: 2800         	cmp	r0, #0x0
700a5bbc: d506         	bpl	0x700a5bcc <Udma_chFreeResource+0x10c> @ imm = #0xc
700a5bbe: e7ff         	b	0x700a5bc0 <Udma_chFreeResource+0x100> @ imm = #-0x2
700a5bc0: 9803         	ldr	r0, [sp, #0xc]
700a5bc2: 6f00         	ldr	r0, [r0, #0x70]
700a5bc4: 9901         	ldr	r1, [sp, #0x4]
700a5bc6: f00c fa3b    	bl	0x700b2040 <Udma_rmFreeRxHcCh> @ imm = #0xc476
700a5bca: e020         	b	0x700a5c0e <Udma_chFreeResource+0x14e> @ imm = #0x40
700a5bcc: 9803         	ldr	r0, [sp, #0xc]
700a5bce: 7840         	ldrb	r0, [r0, #0x1]
700a5bd0: 07c0         	lsls	r0, r0, #0x1f
700a5bd2: b140         	cbz	r0, 0x700a5be6 <Udma_chFreeResource+0x126> @ imm = #0x10
700a5bd4: e7ff         	b	0x700a5bd6 <Udma_chFreeResource+0x116> @ imm = #-0x2
700a5bd6: 9803         	ldr	r0, [sp, #0xc]
700a5bd8: 68c2         	ldr	r2, [r0, #0xc]
700a5bda: 6f00         	ldr	r0, [r0, #0x70]
700a5bdc: 9901         	ldr	r1, [sp, #0x4]
700a5bde: 3a04         	subs	r2, #0x4
700a5be0: f00b fbde    	bl	0x700b13a0 <Udma_rmFreeMappedRxCh> @ imm = #0xb7bc
700a5be4: e012         	b	0x700a5c0c <Udma_chFreeResource+0x14c> @ imm = #0x24
700a5be6: 9803         	ldr	r0, [sp, #0xc]
700a5be8: 7800         	ldrb	r0, [r0]
700a5bea: 0600         	lsls	r0, r0, #0x18
700a5bec: 2800         	cmp	r0, #0x0
700a5bee: d506         	bpl	0x700a5bfe <Udma_chFreeResource+0x13e> @ imm = #0xc
700a5bf0: e7ff         	b	0x700a5bf2 <Udma_chFreeResource+0x132> @ imm = #-0x2
700a5bf2: 9803         	ldr	r0, [sp, #0xc]
700a5bf4: 6f00         	ldr	r0, [r0, #0x70]
700a5bf6: 9901         	ldr	r1, [sp, #0x4]
700a5bf8: f00c fa5a    	bl	0x700b20b0 <Udma_rmFreeRxUhcCh> @ imm = #0xc4b4
700a5bfc: e005         	b	0x700a5c0a <Udma_chFreeResource+0x14a> @ imm = #0xa
700a5bfe: 9803         	ldr	r0, [sp, #0xc]
700a5c00: 6f00         	ldr	r0, [r0, #0x70]
700a5c02: 9901         	ldr	r1, [sp, #0x4]
700a5c04: f00c f9e4    	bl	0x700b1fd0 <Udma_rmFreeRxCh> @ imm = #0xc3c8
700a5c08: e7ff         	b	0x700a5c0a <Udma_chFreeResource+0x14a> @ imm = #-0x2
700a5c0a: e7ff         	b	0x700a5c0c <Udma_chFreeResource+0x14c> @ imm = #-0x2
700a5c0c: e7ff         	b	0x700a5c0e <Udma_chFreeResource+0x14e> @ imm = #-0x2
700a5c0e: 9903         	ldr	r1, [sp, #0xc]
700a5c10: 2000         	movs	r0, #0x0
700a5c12: f6cf 70ff    	movt	r0, #0xffff
700a5c16: 6708         	str	r0, [r1, #0x70]
700a5c18: e7ff         	b	0x700a5c1a <Udma_chFreeResource+0x15a> @ imm = #-0x2
700a5c1a: 9903         	ldr	r1, [sp, #0xc]
700a5c1c: 2000         	movs	r0, #0x0
700a5c1e: f8c1 01cc    	str.w	r0, [r1, #0x1cc]
700a5c22: 9a03         	ldr	r2, [sp, #0xc]
700a5c24: 2100         	movs	r1, #0x0
700a5c26: f6cf 71ff    	movt	r1, #0xffff
700a5c2a: f8c2 11d0    	str.w	r1, [r2, #0x1d0]
700a5c2e: 9903         	ldr	r1, [sp, #0xc]
700a5c30: f8c1 01d4    	str.w	r0, [r1, #0x1d4]
700a5c34: 9903         	ldr	r1, [sp, #0xc]
700a5c36: f8c1 01d8    	str.w	r0, [r1, #0x1d8]
700a5c3a: 9903         	ldr	r1, [sp, #0xc]
700a5c3c: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a5c40: e7ff         	b	0x700a5c42 <Udma_chFreeResource+0x182> @ imm = #-0x2
700a5c42: 9903         	ldr	r1, [sp, #0xc]
700a5c44: 2000         	movs	r0, #0x0
700a5c46: f6cf 70ff    	movt	r0, #0xffff
700a5c4a: 6788         	str	r0, [r1, #0x78]
700a5c4c: 9903         	ldr	r1, [sp, #0xc]
700a5c4e: 2004         	movs	r0, #0x4
700a5c50: f6cf 70ff    	movt	r0, #0xffff
700a5c54: 67c8         	str	r0, [r1, #0x7c]
700a5c56: 9803         	ldr	r0, [sp, #0xc]
700a5c58: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a5c5c: b190         	cbz	r0, 0x700a5c84 <Udma_chFreeResource+0x1c4> @ imm = #0x24
700a5c5e: e7ff         	b	0x700a5c60 <Udma_chFreeResource+0x1a0> @ imm = #-0x2
700a5c60: 9803         	ldr	r0, [sp, #0xc]
700a5c62: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a5c66: f007 fd63    	bl	0x700ad730 <Udma_ringFree> @ imm = #0x7ac6
700a5c6a: 4601         	mov	r1, r0
700a5c6c: 9802         	ldr	r0, [sp, #0x8]
700a5c6e: 4408         	add	r0, r1
700a5c70: 9002         	str	r0, [sp, #0x8]
700a5c72: 9802         	ldr	r0, [sp, #0x8]
700a5c74: b108         	cbz	r0, 0x700a5c7a <Udma_chFreeResource+0x1ba> @ imm = #0x2
700a5c76: e7ff         	b	0x700a5c78 <Udma_chFreeResource+0x1b8> @ imm = #-0x2
700a5c78: e7ff         	b	0x700a5c7a <Udma_chFreeResource+0x1ba> @ imm = #-0x2
700a5c7a: 9903         	ldr	r1, [sp, #0xc]
700a5c7c: 2000         	movs	r0, #0x0
700a5c7e: f8c1 0080    	str.w	r0, [r1, #0x80]
700a5c82: e7ff         	b	0x700a5c84 <Udma_chFreeResource+0x1c4> @ imm = #-0x2
700a5c84: 9803         	ldr	r0, [sp, #0xc]
700a5c86: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a5c8a: b128         	cbz	r0, 0x700a5c98 <Udma_chFreeResource+0x1d8> @ imm = #0xa
700a5c8c: e7ff         	b	0x700a5c8e <Udma_chFreeResource+0x1ce> @ imm = #-0x2
700a5c8e: 9903         	ldr	r1, [sp, #0xc]
700a5c90: 2000         	movs	r0, #0x0
700a5c92: f8c1 0084    	str.w	r0, [r1, #0x84]
700a5c96: e7ff         	b	0x700a5c98 <Udma_chFreeResource+0x1d8> @ imm = #-0x2
700a5c98: 9803         	ldr	r0, [sp, #0xc]
700a5c9a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a5c9e: b190         	cbz	r0, 0x700a5cc6 <Udma_chFreeResource+0x206> @ imm = #0x24
700a5ca0: e7ff         	b	0x700a5ca2 <Udma_chFreeResource+0x1e2> @ imm = #-0x2
700a5ca2: 9803         	ldr	r0, [sp, #0xc]
700a5ca4: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a5ca8: f007 fd42    	bl	0x700ad730 <Udma_ringFree> @ imm = #0x7a84
700a5cac: 4601         	mov	r1, r0
700a5cae: 9802         	ldr	r0, [sp, #0x8]
700a5cb0: 4408         	add	r0, r1
700a5cb2: 9002         	str	r0, [sp, #0x8]
700a5cb4: 9802         	ldr	r0, [sp, #0x8]
700a5cb6: b108         	cbz	r0, 0x700a5cbc <Udma_chFreeResource+0x1fc> @ imm = #0x2
700a5cb8: e7ff         	b	0x700a5cba <Udma_chFreeResource+0x1fa> @ imm = #-0x2
700a5cba: e7ff         	b	0x700a5cbc <Udma_chFreeResource+0x1fc> @ imm = #-0x2
700a5cbc: 9903         	ldr	r1, [sp, #0xc]
700a5cbe: 2000         	movs	r0, #0x0
700a5cc0: f8c1 0088    	str.w	r0, [r1, #0x88]
700a5cc4: e7ff         	b	0x700a5cc6 <Udma_chFreeResource+0x206> @ imm = #-0x2
700a5cc6: 9802         	ldr	r0, [sp, #0x8]
700a5cc8: b004         	add	sp, #0x10
700a5cca: bd80         	pop	{r7, pc}
700a5ccc: 0000         	movs	r0, r0
700a5cce: 0000         	movs	r0, r0

700a5cd0 <_tx_thread_resume>:
700a5cd0: b580         	push	{r7, lr}
700a5cd2: b08e         	sub	sp, #0x38
700a5cd4: 900c         	str	r0, [sp, #0x30]
700a5cd6: 2000         	movs	r0, #0x0
700a5cd8: 9008         	str	r0, [sp, #0x20]
700a5cda: f7fd e924    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x2db8
700a5cde: 900b         	str	r0, [sp, #0x2c]
700a5ce0: 980c         	ldr	r0, [sp, #0x30]
700a5ce2: 6b40         	ldr	r0, [r0, #0x34]
700a5ce4: 2803         	cmp	r0, #0x3
700a5ce6: f040 80b1    	bne.w	0x700a5e4c <_tx_thread_resume+0x17c> @ imm = #0x162
700a5cea: e7ff         	b	0x700a5cec <_tx_thread_resume+0x1c> @ imm = #-0x2
700a5cec: f248 3048    	movw	r0, #0x8348
700a5cf0: f2c7 000b    	movt	r0, #0x700b
700a5cf4: 6800         	ldr	r0, [r0]
700a5cf6: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a5cfa: d311         	blo	0x700a5d20 <_tx_thread_resume+0x50> @ imm = #0x22
700a5cfc: e7ff         	b	0x700a5cfe <_tx_thread_resume+0x2e> @ imm = #-0x2
700a5cfe: f64a 2038    	movw	r0, #0xaa38
700a5d02: f2c7 0008    	movt	r0, #0x7008
700a5d06: 6800         	ldr	r0, [r0]
700a5d08: 9009         	str	r0, [sp, #0x24]
700a5d0a: 9809         	ldr	r0, [sp, #0x24]
700a5d0c: b138         	cbz	r0, 0x700a5d1e <_tx_thread_resume+0x4e> @ imm = #0xe
700a5d0e: e7ff         	b	0x700a5d10 <_tx_thread_resume+0x40> @ imm = #-0x2
700a5d10: 9809         	ldr	r0, [sp, #0x24]
700a5d12: 6c00         	ldr	r0, [r0, #0x40]
700a5d14: 9008         	str	r0, [sp, #0x20]
700a5d16: 9909         	ldr	r1, [sp, #0x24]
700a5d18: 6b08         	ldr	r0, [r1, #0x30]
700a5d1a: 6408         	str	r0, [r1, #0x40]
700a5d1c: e7ff         	b	0x700a5d1e <_tx_thread_resume+0x4e> @ imm = #-0x2
700a5d1e: e002         	b	0x700a5d26 <_tx_thread_resume+0x56> @ imm = #0x4
700a5d20: 2000         	movs	r0, #0x0
700a5d22: 9009         	str	r0, [sp, #0x24]
700a5d24: e7ff         	b	0x700a5d26 <_tx_thread_resume+0x56> @ imm = #-0x2
700a5d26: 990c         	ldr	r1, [sp, #0x30]
700a5d28: 2000         	movs	r0, #0x0
700a5d2a: 6348         	str	r0, [r1, #0x34]
700a5d2c: 980c         	ldr	r0, [sp, #0x30]
700a5d2e: 6b00         	ldr	r0, [r0, #0x30]
700a5d30: 9007         	str	r0, [sp, #0x1c]
700a5d32: 9907         	ldr	r1, [sp, #0x1c]
700a5d34: f64a 0004    	movw	r0, #0xa804
700a5d38: f2c7 0008    	movt	r0, #0x7008
700a5d3c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a5d40: 9005         	str	r0, [sp, #0x14]
700a5d42: 9805         	ldr	r0, [sp, #0x14]
700a5d44: 2800         	cmp	r0, #0x0
700a5d46: d167         	bne	0x700a5e18 <_tx_thread_resume+0x148> @ imm = #0xce
700a5d48: e7ff         	b	0x700a5d4a <_tx_thread_resume+0x7a> @ imm = #-0x2
700a5d4a: 980c         	ldr	r0, [sp, #0x30]
700a5d4c: 9a07         	ldr	r2, [sp, #0x1c]
700a5d4e: f64a 0104    	movw	r1, #0xa804
700a5d52: f2c7 0108    	movt	r1, #0x7008
700a5d56: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a5d5a: 980c         	ldr	r0, [sp, #0x30]
700a5d5c: 6200         	str	r0, [r0, #0x20]
700a5d5e: 980c         	ldr	r0, [sp, #0x30]
700a5d60: 6240         	str	r0, [r0, #0x24]
700a5d62: 9907         	ldr	r1, [sp, #0x1c]
700a5d64: 2001         	movs	r0, #0x1
700a5d66: 4088         	lsls	r0, r1
700a5d68: 9006         	str	r0, [sp, #0x18]
700a5d6a: f64a 2148    	movw	r1, #0xaa48
700a5d6e: f2c7 0108    	movt	r1, #0x7008
700a5d72: 6808         	ldr	r0, [r1]
700a5d74: 9a06         	ldr	r2, [sp, #0x18]
700a5d76: 4310         	orrs	r0, r2
700a5d78: 6008         	str	r0, [r1]
700a5d7a: 9807         	ldr	r0, [sp, #0x1c]
700a5d7c: f64a 213c    	movw	r1, #0xaa3c
700a5d80: f2c7 0108    	movt	r1, #0x7008
700a5d84: 6809         	ldr	r1, [r1]
700a5d86: 4288         	cmp	r0, r1
700a5d88: d245         	bhs	0x700a5e16 <_tx_thread_resume+0x146> @ imm = #0x8a
700a5d8a: e7ff         	b	0x700a5d8c <_tx_thread_resume+0xbc> @ imm = #-0x2
700a5d8c: 9807         	ldr	r0, [sp, #0x1c]
700a5d8e: f64a 213c    	movw	r1, #0xaa3c
700a5d92: f2c7 0108    	movt	r1, #0x7008
700a5d96: 6008         	str	r0, [r1]
700a5d98: f64a 2038    	movw	r0, #0xaa38
700a5d9c: f2c7 0008    	movt	r0, #0x7008
700a5da0: 6800         	ldr	r0, [r0]
700a5da2: 9003         	str	r0, [sp, #0xc]
700a5da4: 9803         	ldr	r0, [sp, #0xc]
700a5da6: b938         	cbnz	r0, 0x700a5db8 <_tx_thread_resume+0xe8> @ imm = #0xe
700a5da8: e7ff         	b	0x700a5daa <_tx_thread_resume+0xda> @ imm = #-0x2
700a5daa: 980c         	ldr	r0, [sp, #0x30]
700a5dac: f64a 2138    	movw	r1, #0xaa38
700a5db0: f2c7 0108    	movt	r1, #0x7008
700a5db4: 6008         	str	r0, [r1]
700a5db6: e02d         	b	0x700a5e14 <_tx_thread_resume+0x144> @ imm = #0x5a
700a5db8: 9807         	ldr	r0, [sp, #0x1c]
700a5dba: 9903         	ldr	r1, [sp, #0xc]
700a5dbc: 6c09         	ldr	r1, [r1, #0x40]
700a5dbe: 4288         	cmp	r0, r1
700a5dc0: d227         	bhs	0x700a5e12 <_tx_thread_resume+0x142> @ imm = #0x4e
700a5dc2: e7ff         	b	0x700a5dc4 <_tx_thread_resume+0xf4> @ imm = #-0x2
700a5dc4: 980c         	ldr	r0, [sp, #0x30]
700a5dc6: f64a 2138    	movw	r1, #0xaa38
700a5dca: f2c7 0108    	movt	r1, #0x7008
700a5dce: 6008         	str	r0, [r1]
700a5dd0: 9809         	ldr	r0, [sp, #0x24]
700a5dd2: b120         	cbz	r0, 0x700a5dde <_tx_thread_resume+0x10e> @ imm = #0x8
700a5dd4: e7ff         	b	0x700a5dd6 <_tx_thread_resume+0x106> @ imm = #-0x2
700a5dd6: 9808         	ldr	r0, [sp, #0x20]
700a5dd8: 9909         	ldr	r1, [sp, #0x24]
700a5dda: 6408         	str	r0, [r1, #0x40]
700a5ddc: e7ff         	b	0x700a5dde <_tx_thread_resume+0x10e> @ imm = #-0x2
700a5dde: 980b         	ldr	r0, [sp, #0x2c]
700a5de0: f7fd ea20    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x2bc0
700a5de4: f64a 2044    	movw	r0, #0xaa44
700a5de8: f2c7 0008    	movt	r0, #0x7008
700a5dec: 6800         	ldr	r0, [r0]
700a5dee: 9001         	str	r0, [sp, #0x4]
700a5df0: 9801         	ldr	r0, [sp, #0x4]
700a5df2: f248 3148    	movw	r1, #0x8348
700a5df6: f2c7 010b    	movt	r1, #0x700b
700a5dfa: 6809         	ldr	r1, [r1]
700a5dfc: 4308         	orrs	r0, r1
700a5dfe: 9001         	str	r0, [sp, #0x4]
700a5e00: 9801         	ldr	r0, [sp, #0x4]
700a5e02: b918         	cbnz	r0, 0x700a5e0c <_tx_thread_resume+0x13c> @ imm = #0x6
700a5e04: e7ff         	b	0x700a5e06 <_tx_thread_resume+0x136> @ imm = #-0x2
700a5e06: f00c ee54    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0xcca8
700a5e0a: e7ff         	b	0x700a5e0c <_tx_thread_resume+0x13c> @ imm = #-0x2
700a5e0c: 2000         	movs	r0, #0x0
700a5e0e: 900d         	str	r0, [sp, #0x34]
700a5e10: e055         	b	0x700a5ebe <_tx_thread_resume+0x1ee> @ imm = #0xaa
700a5e12: e7ff         	b	0x700a5e14 <_tx_thread_resume+0x144> @ imm = #-0x2
700a5e14: e7ff         	b	0x700a5e16 <_tx_thread_resume+0x146> @ imm = #-0x2
700a5e16: e00f         	b	0x700a5e38 <_tx_thread_resume+0x168> @ imm = #0x1e
700a5e18: 9805         	ldr	r0, [sp, #0x14]
700a5e1a: 6a40         	ldr	r0, [r0, #0x24]
700a5e1c: 9004         	str	r0, [sp, #0x10]
700a5e1e: 980c         	ldr	r0, [sp, #0x30]
700a5e20: 9904         	ldr	r1, [sp, #0x10]
700a5e22: 6208         	str	r0, [r1, #0x20]
700a5e24: 980c         	ldr	r0, [sp, #0x30]
700a5e26: 9905         	ldr	r1, [sp, #0x14]
700a5e28: 6248         	str	r0, [r1, #0x24]
700a5e2a: 9804         	ldr	r0, [sp, #0x10]
700a5e2c: 990c         	ldr	r1, [sp, #0x30]
700a5e2e: 6248         	str	r0, [r1, #0x24]
700a5e30: 9805         	ldr	r0, [sp, #0x14]
700a5e32: 990c         	ldr	r1, [sp, #0x30]
700a5e34: 6208         	str	r0, [r1, #0x20]
700a5e36: e7ff         	b	0x700a5e38 <_tx_thread_resume+0x168> @ imm = #-0x2
700a5e38: 9809         	ldr	r0, [sp, #0x24]
700a5e3a: b120         	cbz	r0, 0x700a5e46 <_tx_thread_resume+0x176> @ imm = #0x8
700a5e3c: e7ff         	b	0x700a5e3e <_tx_thread_resume+0x16e> @ imm = #-0x2
700a5e3e: 9808         	ldr	r0, [sp, #0x20]
700a5e40: 9909         	ldr	r1, [sp, #0x24]
700a5e42: 6408         	str	r0, [r1, #0x40]
700a5e44: e7ff         	b	0x700a5e46 <_tx_thread_resume+0x176> @ imm = #-0x2
700a5e46: 2000         	movs	r0, #0x0
700a5e48: 900a         	str	r0, [sp, #0x28]
700a5e4a: e00e         	b	0x700a5e6a <_tx_thread_resume+0x19a> @ imm = #0x1c
700a5e4c: 980c         	ldr	r0, [sp, #0x30]
700a5e4e: 6b80         	ldr	r0, [r0, #0x38]
700a5e50: 2801         	cmp	r0, #0x1
700a5e52: d106         	bne	0x700a5e62 <_tx_thread_resume+0x192> @ imm = #0xc
700a5e54: e7ff         	b	0x700a5e56 <_tx_thread_resume+0x186> @ imm = #-0x2
700a5e56: 990c         	ldr	r1, [sp, #0x30]
700a5e58: 2000         	movs	r0, #0x0
700a5e5a: 6388         	str	r0, [r1, #0x38]
700a5e5c: 2019         	movs	r0, #0x19
700a5e5e: 900a         	str	r0, [sp, #0x28]
700a5e60: e002         	b	0x700a5e68 <_tx_thread_resume+0x198> @ imm = #0x4
700a5e62: 2012         	movs	r0, #0x12
700a5e64: 900a         	str	r0, [sp, #0x28]
700a5e66: e7ff         	b	0x700a5e68 <_tx_thread_resume+0x198> @ imm = #-0x2
700a5e68: e7ff         	b	0x700a5e6a <_tx_thread_resume+0x19a> @ imm = #-0x2
700a5e6a: 980b         	ldr	r0, [sp, #0x2c]
700a5e6c: f7fd e9da    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x2c4c
700a5e70: f64a 2034    	movw	r0, #0xaa34
700a5e74: f2c7 0008    	movt	r0, #0x7008
700a5e78: 6800         	ldr	r0, [r0]
700a5e7a: 9002         	str	r0, [sp, #0x8]
700a5e7c: 9802         	ldr	r0, [sp, #0x8]
700a5e7e: f64a 2138    	movw	r1, #0xaa38
700a5e82: f2c7 0108    	movt	r1, #0x7008
700a5e86: 6809         	ldr	r1, [r1]
700a5e88: 4288         	cmp	r0, r1
700a5e8a: d015         	beq	0x700a5eb8 <_tx_thread_resume+0x1e8> @ imm = #0x2a
700a5e8c: e7ff         	b	0x700a5e8e <_tx_thread_resume+0x1be> @ imm = #-0x2
700a5e8e: f64a 2044    	movw	r0, #0xaa44
700a5e92: f2c7 0008    	movt	r0, #0x7008
700a5e96: 6800         	ldr	r0, [r0]
700a5e98: 9001         	str	r0, [sp, #0x4]
700a5e9a: 9801         	ldr	r0, [sp, #0x4]
700a5e9c: f248 3148    	movw	r1, #0x8348
700a5ea0: f2c7 010b    	movt	r1, #0x700b
700a5ea4: 6809         	ldr	r1, [r1]
700a5ea6: 4308         	orrs	r0, r1
700a5ea8: 9001         	str	r0, [sp, #0x4]
700a5eaa: 9801         	ldr	r0, [sp, #0x4]
700a5eac: b918         	cbnz	r0, 0x700a5eb6 <_tx_thread_resume+0x1e6> @ imm = #0x6
700a5eae: e7ff         	b	0x700a5eb0 <_tx_thread_resume+0x1e0> @ imm = #-0x2
700a5eb0: f00c edfe    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0xcbfc
700a5eb4: e7ff         	b	0x700a5eb6 <_tx_thread_resume+0x1e6> @ imm = #-0x2
700a5eb6: e7ff         	b	0x700a5eb8 <_tx_thread_resume+0x1e8> @ imm = #-0x2
700a5eb8: 980a         	ldr	r0, [sp, #0x28]
700a5eba: 900d         	str	r0, [sp, #0x34]
700a5ebc: e7ff         	b	0x700a5ebe <_tx_thread_resume+0x1ee> @ imm = #-0x2
700a5ebe: 980d         	ldr	r0, [sp, #0x34]
700a5ec0: b00e         	add	sp, #0x38
700a5ec2: bd80         	pop	{r7, pc}
		...

700a5ed0 <Udma_chDisableBlkCpyChan>:
700a5ed0: b580         	push	{r7, lr}
700a5ed2: b090         	sub	sp, #0x40
700a5ed4: 900f         	str	r0, [sp, #0x3c]
700a5ed6: 910e         	str	r1, [sp, #0x38]
700a5ed8: 2000         	movs	r0, #0x0
700a5eda: 900d         	str	r0, [sp, #0x34]
700a5edc: 900c         	str	r0, [sp, #0x30]
700a5ede: 980f         	ldr	r0, [sp, #0x3c]
700a5ee0: 6e80         	ldr	r0, [r0, #0x68]
700a5ee2: 900b         	str	r0, [sp, #0x2c]
700a5ee4: 980b         	ldr	r0, [sp, #0x2c]
700a5ee6: 6800         	ldr	r0, [r0]
700a5ee8: 2801         	cmp	r0, #0x1
700a5eea: d10a         	bne	0x700a5f02 <Udma_chDisableBlkCpyChan+0x32> @ imm = #0x14
700a5eec: e7ff         	b	0x700a5eee <Udma_chDisableBlkCpyChan+0x1e> @ imm = #-0x2
700a5eee: 980b         	ldr	r0, [sp, #0x2c]
700a5ef0: 3008         	adds	r0, #0x8
700a5ef2: 990f         	ldr	r1, [sp, #0x3c]
700a5ef4: 6ec9         	ldr	r1, [r1, #0x6c]
700a5ef6: 2300         	movs	r3, #0x0
700a5ef8: 461a         	mov	r2, r3
700a5efa: f00d fb51    	bl	0x700b35a0 <CSL_bcdmaTeardownTxChan> @ imm = #0xd6a2
700a5efe: 900d         	str	r0, [sp, #0x34]
700a5f00: e00f         	b	0x700a5f22 <Udma_chDisableBlkCpyChan+0x52> @ imm = #0x1e
700a5f02: 980b         	ldr	r0, [sp, #0x2c]
700a5f04: 6800         	ldr	r0, [r0]
700a5f06: 2802         	cmp	r0, #0x2
700a5f08: d10a         	bne	0x700a5f20 <Udma_chDisableBlkCpyChan+0x50> @ imm = #0x14
700a5f0a: e7ff         	b	0x700a5f0c <Udma_chDisableBlkCpyChan+0x3c> @ imm = #-0x2
700a5f0c: 980b         	ldr	r0, [sp, #0x2c]
700a5f0e: 3054         	adds	r0, #0x54
700a5f10: 990f         	ldr	r1, [sp, #0x3c]
700a5f12: 6ec9         	ldr	r1, [r1, #0x6c]
700a5f14: 2300         	movs	r3, #0x0
700a5f16: 461a         	mov	r2, r3
700a5f18: f00e f8d2    	bl	0x700b40c0 <CSL_pktdmaTeardownTxChan> @ imm = #0xe1a4
700a5f1c: 900d         	str	r0, [sp, #0x34]
700a5f1e: e7ff         	b	0x700a5f20 <Udma_chDisableBlkCpyChan+0x50> @ imm = #-0x2
700a5f20: e7ff         	b	0x700a5f22 <Udma_chDisableBlkCpyChan+0x52> @ imm = #-0x2
700a5f22: 980d         	ldr	r0, [sp, #0x34]
700a5f24: b108         	cbz	r0, 0x700a5f2a <Udma_chDisableBlkCpyChan+0x5a> @ imm = #0x2
700a5f26: e7ff         	b	0x700a5f28 <Udma_chDisableBlkCpyChan+0x58> @ imm = #-0x2
700a5f28: e7ff         	b	0x700a5f2a <Udma_chDisableBlkCpyChan+0x5a> @ imm = #-0x2
700a5f2a: e7ff         	b	0x700a5f2c <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x2
700a5f2c: 980d         	ldr	r0, [sp, #0x34]
700a5f2e: bba8         	cbnz	r0, 0x700a5f9c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x6a
700a5f30: e7ff         	b	0x700a5f32 <Udma_chDisableBlkCpyChan+0x62> @ imm = #-0x2
700a5f32: 980b         	ldr	r0, [sp, #0x2c]
700a5f34: 6800         	ldr	r0, [r0]
700a5f36: 2801         	cmp	r0, #0x1
700a5f38: d10c         	bne	0x700a5f54 <Udma_chDisableBlkCpyChan+0x84> @ imm = #0x18
700a5f3a: e7ff         	b	0x700a5f3c <Udma_chDisableBlkCpyChan+0x6c> @ imm = #-0x2
700a5f3c: 980b         	ldr	r0, [sp, #0x2c]
700a5f3e: 3008         	adds	r0, #0x8
700a5f40: 990f         	ldr	r1, [sp, #0x3c]
700a5f42: 6ec9         	ldr	r1, [r1, #0x6c]
700a5f44: aa05         	add	r2, sp, #0x14
700a5f46: f00e fadb    	bl	0x700b4500 <CSL_bcdmaGetTxRT> @ imm = #0xe5b6
700a5f4a: 9805         	ldr	r0, [sp, #0x14]
700a5f4c: b908         	cbnz	r0, 0x700a5f52 <Udma_chDisableBlkCpyChan+0x82> @ imm = #0x2
700a5f4e: e7ff         	b	0x700a5f50 <Udma_chDisableBlkCpyChan+0x80> @ imm = #-0x2
700a5f50: e024         	b	0x700a5f9c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x48
700a5f52: e011         	b	0x700a5f78 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #0x22
700a5f54: 980b         	ldr	r0, [sp, #0x2c]
700a5f56: 6800         	ldr	r0, [r0]
700a5f58: 2802         	cmp	r0, #0x2
700a5f5a: d10c         	bne	0x700a5f76 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #0x18
700a5f5c: e7ff         	b	0x700a5f5e <Udma_chDisableBlkCpyChan+0x8e> @ imm = #-0x2
700a5f5e: 980b         	ldr	r0, [sp, #0x2c]
700a5f60: 3054         	adds	r0, #0x54
700a5f62: 990f         	ldr	r1, [sp, #0x3c]
700a5f64: 6ec9         	ldr	r1, [r1, #0x6c]
700a5f66: 466a         	mov	r2, sp
700a5f68: f00d fa2a    	bl	0x700b33c0 <CSL_pktdmaGetTxRT> @ imm = #0xd454
700a5f6c: 9800         	ldr	r0, [sp]
700a5f6e: b908         	cbnz	r0, 0x700a5f74 <Udma_chDisableBlkCpyChan+0xa4> @ imm = #0x2
700a5f70: e7ff         	b	0x700a5f72 <Udma_chDisableBlkCpyChan+0xa2> @ imm = #-0x2
700a5f72: e013         	b	0x700a5f9c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x26
700a5f74: e7ff         	b	0x700a5f76 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #-0x2
700a5f76: e7ff         	b	0x700a5f78 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #-0x2
700a5f78: 980c         	ldr	r0, [sp, #0x30]
700a5f7a: 990e         	ldr	r1, [sp, #0x38]
700a5f7c: 4288         	cmp	r0, r1
700a5f7e: d904         	bls	0x700a5f8a <Udma_chDisableBlkCpyChan+0xba> @ imm = #0x8
700a5f80: e7ff         	b	0x700a5f82 <Udma_chDisableBlkCpyChan+0xb2> @ imm = #-0x2
700a5f82: f06f 0003    	mvn	r0, #0x3
700a5f86: 900d         	str	r0, [sp, #0x34]
700a5f88: e007         	b	0x700a5f9a <Udma_chDisableBlkCpyChan+0xca> @ imm = #0xe
700a5f8a: f44f 707a    	mov.w	r0, #0x3e8
700a5f8e: f00b f85f    	bl	0x700b1050 <ClockP_usleep> @ imm = #0xb0be
700a5f92: 980c         	ldr	r0, [sp, #0x30]
700a5f94: 3001         	adds	r0, #0x1
700a5f96: 900c         	str	r0, [sp, #0x30]
700a5f98: e7ff         	b	0x700a5f9a <Udma_chDisableBlkCpyChan+0xca> @ imm = #-0x2
700a5f9a: e7c7         	b	0x700a5f2c <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x72
700a5f9c: 980d         	ldr	r0, [sp, #0x34]
700a5f9e: 2800         	cmp	r0, #0x0
700a5fa0: d05f         	beq	0x700a6062 <Udma_chDisableBlkCpyChan+0x192> @ imm = #0xbe
700a5fa2: e7ff         	b	0x700a5fa4 <Udma_chDisableBlkCpyChan+0xd4> @ imm = #-0x2
700a5fa4: 980b         	ldr	r0, [sp, #0x2c]
700a5fa6: 6800         	ldr	r0, [r0]
700a5fa8: 2801         	cmp	r0, #0x1
700a5faa: d10a         	bne	0x700a5fc2 <Udma_chDisableBlkCpyChan+0xf2> @ imm = #0x14
700a5fac: e7ff         	b	0x700a5fae <Udma_chDisableBlkCpyChan+0xde> @ imm = #-0x2
700a5fae: 980b         	ldr	r0, [sp, #0x2c]
700a5fb0: 3008         	adds	r0, #0x8
700a5fb2: 990f         	ldr	r1, [sp, #0x3c]
700a5fb4: 6ec9         	ldr	r1, [r1, #0x6c]
700a5fb6: 2201         	movs	r2, #0x1
700a5fb8: 2300         	movs	r3, #0x0
700a5fba: f00d faf1    	bl	0x700b35a0 <CSL_bcdmaTeardownTxChan> @ imm = #0xd5e2
700a5fbe: 900d         	str	r0, [sp, #0x34]
700a5fc0: e00f         	b	0x700a5fe2 <Udma_chDisableBlkCpyChan+0x112> @ imm = #0x1e
700a5fc2: 980b         	ldr	r0, [sp, #0x2c]
700a5fc4: 6800         	ldr	r0, [r0]
700a5fc6: 2802         	cmp	r0, #0x2
700a5fc8: d10a         	bne	0x700a5fe0 <Udma_chDisableBlkCpyChan+0x110> @ imm = #0x14
700a5fca: e7ff         	b	0x700a5fcc <Udma_chDisableBlkCpyChan+0xfc> @ imm = #-0x2
700a5fcc: 980b         	ldr	r0, [sp, #0x2c]
700a5fce: 3054         	adds	r0, #0x54
700a5fd0: 990f         	ldr	r1, [sp, #0x3c]
700a5fd2: 6ec9         	ldr	r1, [r1, #0x6c]
700a5fd4: 2201         	movs	r2, #0x1
700a5fd6: 2300         	movs	r3, #0x0
700a5fd8: f00e f872    	bl	0x700b40c0 <CSL_pktdmaTeardownTxChan> @ imm = #0xe0e4
700a5fdc: 900d         	str	r0, [sp, #0x34]
700a5fde: e7ff         	b	0x700a5fe0 <Udma_chDisableBlkCpyChan+0x110> @ imm = #-0x2
700a5fe0: e7ff         	b	0x700a5fe2 <Udma_chDisableBlkCpyChan+0x112> @ imm = #-0x2
700a5fe2: 980d         	ldr	r0, [sp, #0x34]
700a5fe4: b108         	cbz	r0, 0x700a5fea <Udma_chDisableBlkCpyChan+0x11a> @ imm = #0x2
700a5fe6: e7ff         	b	0x700a5fe8 <Udma_chDisableBlkCpyChan+0x118> @ imm = #-0x2
700a5fe8: e7ff         	b	0x700a5fea <Udma_chDisableBlkCpyChan+0x11a> @ imm = #-0x2
700a5fea: 2000         	movs	r0, #0x0
700a5fec: 900c         	str	r0, [sp, #0x30]
700a5fee: e7ff         	b	0x700a5ff0 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x2
700a5ff0: 980d         	ldr	r0, [sp, #0x34]
700a5ff2: bba8         	cbnz	r0, 0x700a6060 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x6a
700a5ff4: e7ff         	b	0x700a5ff6 <Udma_chDisableBlkCpyChan+0x126> @ imm = #-0x2
700a5ff6: 980b         	ldr	r0, [sp, #0x2c]
700a5ff8: 6800         	ldr	r0, [r0]
700a5ffa: 2801         	cmp	r0, #0x1
700a5ffc: d10c         	bne	0x700a6018 <Udma_chDisableBlkCpyChan+0x148> @ imm = #0x18
700a5ffe: e7ff         	b	0x700a6000 <Udma_chDisableBlkCpyChan+0x130> @ imm = #-0x2
700a6000: 980b         	ldr	r0, [sp, #0x2c]
700a6002: 3008         	adds	r0, #0x8
700a6004: 990f         	ldr	r1, [sp, #0x3c]
700a6006: 6ec9         	ldr	r1, [r1, #0x6c]
700a6008: aa05         	add	r2, sp, #0x14
700a600a: f00e fa79    	bl	0x700b4500 <CSL_bcdmaGetTxRT> @ imm = #0xe4f2
700a600e: 9805         	ldr	r0, [sp, #0x14]
700a6010: b908         	cbnz	r0, 0x700a6016 <Udma_chDisableBlkCpyChan+0x146> @ imm = #0x2
700a6012: e7ff         	b	0x700a6014 <Udma_chDisableBlkCpyChan+0x144> @ imm = #-0x2
700a6014: e024         	b	0x700a6060 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x48
700a6016: e011         	b	0x700a603c <Udma_chDisableBlkCpyChan+0x16c> @ imm = #0x22
700a6018: 980b         	ldr	r0, [sp, #0x2c]
700a601a: 6800         	ldr	r0, [r0]
700a601c: 2802         	cmp	r0, #0x2
700a601e: d10c         	bne	0x700a603a <Udma_chDisableBlkCpyChan+0x16a> @ imm = #0x18
700a6020: e7ff         	b	0x700a6022 <Udma_chDisableBlkCpyChan+0x152> @ imm = #-0x2
700a6022: 980b         	ldr	r0, [sp, #0x2c]
700a6024: 3054         	adds	r0, #0x54
700a6026: 990f         	ldr	r1, [sp, #0x3c]
700a6028: 6ec9         	ldr	r1, [r1, #0x6c]
700a602a: 466a         	mov	r2, sp
700a602c: f00d f9c8    	bl	0x700b33c0 <CSL_pktdmaGetTxRT> @ imm = #0xd390
700a6030: 9800         	ldr	r0, [sp]
700a6032: b908         	cbnz	r0, 0x700a6038 <Udma_chDisableBlkCpyChan+0x168> @ imm = #0x2
700a6034: e7ff         	b	0x700a6036 <Udma_chDisableBlkCpyChan+0x166> @ imm = #-0x2
700a6036: e013         	b	0x700a6060 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x26
700a6038: e7ff         	b	0x700a603a <Udma_chDisableBlkCpyChan+0x16a> @ imm = #-0x2
700a603a: e7ff         	b	0x700a603c <Udma_chDisableBlkCpyChan+0x16c> @ imm = #-0x2
700a603c: 980c         	ldr	r0, [sp, #0x30]
700a603e: 990e         	ldr	r1, [sp, #0x38]
700a6040: 4288         	cmp	r0, r1
700a6042: d904         	bls	0x700a604e <Udma_chDisableBlkCpyChan+0x17e> @ imm = #0x8
700a6044: e7ff         	b	0x700a6046 <Udma_chDisableBlkCpyChan+0x176> @ imm = #-0x2
700a6046: f06f 0003    	mvn	r0, #0x3
700a604a: 900d         	str	r0, [sp, #0x34]
700a604c: e007         	b	0x700a605e <Udma_chDisableBlkCpyChan+0x18e> @ imm = #0xe
700a604e: f44f 707a    	mov.w	r0, #0x3e8
700a6052: f00a fffd    	bl	0x700b1050 <ClockP_usleep> @ imm = #0xaffa
700a6056: 980c         	ldr	r0, [sp, #0x30]
700a6058: 3001         	adds	r0, #0x1
700a605a: 900c         	str	r0, [sp, #0x30]
700a605c: e7ff         	b	0x700a605e <Udma_chDisableBlkCpyChan+0x18e> @ imm = #-0x2
700a605e: e7c7         	b	0x700a5ff0 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x72
700a6060: e7ff         	b	0x700a6062 <Udma_chDisableBlkCpyChan+0x192> @ imm = #-0x2
700a6062: 980d         	ldr	r0, [sp, #0x34]
700a6064: bb20         	cbnz	r0, 0x700a60b0 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #0x48
700a6066: e7ff         	b	0x700a6068 <Udma_chDisableBlkCpyChan+0x198> @ imm = #-0x2
700a6068: 980b         	ldr	r0, [sp, #0x2c]
700a606a: 6800         	ldr	r0, [r0]
700a606c: 2801         	cmp	r0, #0x1
700a606e: d10c         	bne	0x700a608a <Udma_chDisableBlkCpyChan+0x1ba> @ imm = #0x18
700a6070: e7ff         	b	0x700a6072 <Udma_chDisableBlkCpyChan+0x1a2> @ imm = #-0x2
700a6072: 2000         	movs	r0, #0x0
700a6074: 9005         	str	r0, [sp, #0x14]
700a6076: 9006         	str	r0, [sp, #0x18]
700a6078: 9009         	str	r0, [sp, #0x24]
700a607a: 980b         	ldr	r0, [sp, #0x2c]
700a607c: 3008         	adds	r0, #0x8
700a607e: 990f         	ldr	r1, [sp, #0x3c]
700a6080: 6ec9         	ldr	r1, [r1, #0x6c]
700a6082: aa05         	add	r2, sp, #0x14
700a6084: f00e fa6c    	bl	0x700b4560 <CSL_bcdmaSetTxRT> @ imm = #0xe4d8
700a6088: e011         	b	0x700a60ae <Udma_chDisableBlkCpyChan+0x1de> @ imm = #0x22
700a608a: 980b         	ldr	r0, [sp, #0x2c]
700a608c: 6800         	ldr	r0, [r0]
700a608e: 2802         	cmp	r0, #0x2
700a6090: d10c         	bne	0x700a60ac <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #0x18
700a6092: e7ff         	b	0x700a6094 <Udma_chDisableBlkCpyChan+0x1c4> @ imm = #-0x2
700a6094: 2000         	movs	r0, #0x0
700a6096: 9000         	str	r0, [sp]
700a6098: 9001         	str	r0, [sp, #0x4]
700a609a: 9004         	str	r0, [sp, #0x10]
700a609c: 980b         	ldr	r0, [sp, #0x2c]
700a609e: 3054         	adds	r0, #0x54
700a60a0: 990f         	ldr	r1, [sp, #0x3c]
700a60a2: 6ec9         	ldr	r1, [r1, #0x6c]
700a60a4: 466a         	mov	r2, sp
700a60a6: f00d fdcb    	bl	0x700b3c40 <CSL_pktdmaSetTxRT> @ imm = #0xdb96
700a60aa: e7ff         	b	0x700a60ac <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #-0x2
700a60ac: e7ff         	b	0x700a60ae <Udma_chDisableBlkCpyChan+0x1de> @ imm = #-0x2
700a60ae: e7ff         	b	0x700a60b0 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #-0x2
700a60b0: 980d         	ldr	r0, [sp, #0x34]
700a60b2: b010         	add	sp, #0x40
700a60b4: bd80         	pop	{r7, pc}
		...
700a60be: 0000         	movs	r0, r0

700a60c0 <Udma_flowConfig>:
700a60c0: b580         	push	{r7, lr}
700a60c2: b09c         	sub	sp, #0x70
700a60c4: 901b         	str	r0, [sp, #0x6c]
700a60c6: 911a         	str	r1, [sp, #0x68]
700a60c8: 9219         	str	r2, [sp, #0x64]
700a60ca: 2000         	movs	r0, #0x0
700a60cc: 9018         	str	r0, [sp, #0x60]
700a60ce: 981b         	ldr	r0, [sp, #0x6c]
700a60d0: 9016         	str	r0, [sp, #0x58]
700a60d2: 9816         	ldr	r0, [sp, #0x58]
700a60d4: b160         	cbz	r0, 0x700a60f0 <Udma_flowConfig+0x30> @ imm = #0x18
700a60d6: e7ff         	b	0x700a60d8 <Udma_flowConfig+0x18> @ imm = #-0x2
700a60d8: 9816         	ldr	r0, [sp, #0x58]
700a60da: 68c0         	ldr	r0, [r0, #0xc]
700a60dc: f64a 31cd    	movw	r1, #0xabcd
700a60e0: f6ca 31dc    	movt	r1, #0xabdc
700a60e4: 4288         	cmp	r0, r1
700a60e6: d103         	bne	0x700a60f0 <Udma_flowConfig+0x30> @ imm = #0x6
700a60e8: e7ff         	b	0x700a60ea <Udma_flowConfig+0x2a> @ imm = #-0x2
700a60ea: 9819         	ldr	r0, [sp, #0x64]
700a60ec: b920         	cbnz	r0, 0x700a60f8 <Udma_flowConfig+0x38> @ imm = #0x8
700a60ee: e7ff         	b	0x700a60f0 <Udma_flowConfig+0x30> @ imm = #-0x2
700a60f0: f06f 0001    	mvn	r0, #0x1
700a60f4: 9018         	str	r0, [sp, #0x60]
700a60f6: e7ff         	b	0x700a60f8 <Udma_flowConfig+0x38> @ imm = #-0x2
700a60f8: 9818         	ldr	r0, [sp, #0x60]
700a60fa: b9a8         	cbnz	r0, 0x700a6128 <Udma_flowConfig+0x68> @ imm = #0x2a
700a60fc: e7ff         	b	0x700a60fe <Udma_flowConfig+0x3e> @ imm = #-0x2
700a60fe: 9816         	ldr	r0, [sp, #0x58]
700a6100: 6800         	ldr	r0, [r0]
700a6102: 9017         	str	r0, [sp, #0x5c]
700a6104: 9817         	ldr	r0, [sp, #0x5c]
700a6106: b150         	cbz	r0, 0x700a611e <Udma_flowConfig+0x5e> @ imm = #0x14
700a6108: e7ff         	b	0x700a610a <Udma_flowConfig+0x4a> @ imm = #-0x2
700a610a: 9817         	ldr	r0, [sp, #0x5c]
700a610c: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a6110: f64a 31cd    	movw	r1, #0xabcd
700a6114: f6ca 31dc    	movt	r1, #0xabdc
700a6118: 4288         	cmp	r0, r1
700a611a: d004         	beq	0x700a6126 <Udma_flowConfig+0x66> @ imm = #0x8
700a611c: e7ff         	b	0x700a611e <Udma_flowConfig+0x5e> @ imm = #-0x2
700a611e: f04f 30ff    	mov.w	r0, #0xffffffff
700a6122: 9018         	str	r0, [sp, #0x60]
700a6124: e7ff         	b	0x700a6126 <Udma_flowConfig+0x66> @ imm = #-0x2
700a6126: e7ff         	b	0x700a6128 <Udma_flowConfig+0x68> @ imm = #-0x2
700a6128: 9818         	ldr	r0, [sp, #0x60]
700a612a: b958         	cbnz	r0, 0x700a6144 <Udma_flowConfig+0x84> @ imm = #0x16
700a612c: e7ff         	b	0x700a612e <Udma_flowConfig+0x6e> @ imm = #-0x2
700a612e: 981a         	ldr	r0, [sp, #0x68]
700a6130: 9916         	ldr	r1, [sp, #0x58]
700a6132: 6889         	ldr	r1, [r1, #0x8]
700a6134: 4288         	cmp	r0, r1
700a6136: d304         	blo	0x700a6142 <Udma_flowConfig+0x82> @ imm = #0x8
700a6138: e7ff         	b	0x700a613a <Udma_flowConfig+0x7a> @ imm = #-0x2
700a613a: f06f 0002    	mvn	r0, #0x2
700a613e: 9018         	str	r0, [sp, #0x60]
700a6140: e7ff         	b	0x700a6142 <Udma_flowConfig+0x82> @ imm = #-0x2
700a6142: e7ff         	b	0x700a6144 <Udma_flowConfig+0x84> @ imm = #-0x2
700a6144: 9818         	ldr	r0, [sp, #0x60]
700a6146: 2800         	cmp	r0, #0x0
700a6148: f040 80a9    	bne.w	0x700a629e <Udma_flowConfig+0x1de> @ imm = #0x152
700a614c: e7ff         	b	0x700a614e <Udma_flowConfig+0x8e> @ imm = #-0x2
700a614e: f64f 70ff    	movw	r0, #0xffff
700a6152: f2c0 0007    	movt	r0, #0x7
700a6156: f8cd 0037    	str.w	r0, [sp, #0x37]
700a615a: 9817         	ldr	r0, [sp, #0x5c]
700a615c: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a6160: f8ad 003b    	strh.w	r0, [sp, #0x3b]
700a6164: 9816         	ldr	r0, [sp, #0x58]
700a6166: 6840         	ldr	r0, [r0, #0x4]
700a6168: 991a         	ldr	r1, [sp, #0x68]
700a616a: 4408         	add	r0, r1
700a616c: f8ad 003d    	strh.w	r0, [sp, #0x3d]
700a6170: 9819         	ldr	r0, [sp, #0x64]
700a6172: 7900         	ldrb	r0, [r0, #0x4]
700a6174: f88d 003f    	strb.w	r0, [sp, #0x3f]
700a6178: 9819         	ldr	r0, [sp, #0x64]
700a617a: 7940         	ldrb	r0, [r0, #0x5]
700a617c: f88d 0040    	strb.w	r0, [sp, #0x40]
700a6180: 9819         	ldr	r0, [sp, #0x64]
700a6182: 7980         	ldrb	r0, [r0, #0x6]
700a6184: f88d 0041    	strb.w	r0, [sp, #0x41]
700a6188: 9819         	ldr	r0, [sp, #0x64]
700a618a: 79c0         	ldrb	r0, [r0, #0x7]
700a618c: f88d 0042    	strb.w	r0, [sp, #0x42]
700a6190: 9819         	ldr	r0, [sp, #0x64]
700a6192: 7a00         	ldrb	r0, [r0, #0x8]
700a6194: f88d 0057    	strb.w	r0, [sp, #0x57]
700a6198: 9819         	ldr	r0, [sp, #0x64]
700a619a: 8940         	ldrh	r0, [r0, #0xa]
700a619c: f8ad 0043    	strh.w	r0, [sp, #0x43]
700a61a0: 9819         	ldr	r0, [sp, #0x64]
700a61a2: 8980         	ldrh	r0, [r0, #0xc]
700a61a4: f8ad 0045    	strh.w	r0, [sp, #0x45]
700a61a8: 9819         	ldr	r0, [sp, #0x64]
700a61aa: 7b80         	ldrb	r0, [r0, #0xe]
700a61ac: f88d 0047    	strb.w	r0, [sp, #0x47]
700a61b0: 9819         	ldr	r0, [sp, #0x64]
700a61b2: 7bc0         	ldrb	r0, [r0, #0xf]
700a61b4: f88d 0048    	strb.w	r0, [sp, #0x48]
700a61b8: 9819         	ldr	r0, [sp, #0x64]
700a61ba: 7c00         	ldrb	r0, [r0, #0x10]
700a61bc: f88d 004b    	strb.w	r0, [sp, #0x4b]
700a61c0: 9819         	ldr	r0, [sp, #0x64]
700a61c2: 7c40         	ldrb	r0, [r0, #0x11]
700a61c4: f88d 004c    	strb.w	r0, [sp, #0x4c]
700a61c8: 9819         	ldr	r0, [sp, #0x64]
700a61ca: 7c80         	ldrb	r0, [r0, #0x12]
700a61cc: f88d 0049    	strb.w	r0, [sp, #0x49]
700a61d0: 9819         	ldr	r0, [sp, #0x64]
700a61d2: 7cc0         	ldrb	r0, [r0, #0x13]
700a61d4: f88d 004a    	strb.w	r0, [sp, #0x4a]
700a61d8: 9819         	ldr	r0, [sp, #0x64]
700a61da: 7d00         	ldrb	r0, [r0, #0x14]
700a61dc: f88d 004d    	strb.w	r0, [sp, #0x4d]
700a61e0: 9819         	ldr	r0, [sp, #0x64]
700a61e2: 7d40         	ldrb	r0, [r0, #0x15]
700a61e4: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a61e8: 9819         	ldr	r0, [sp, #0x64]
700a61ea: 8b00         	ldrh	r0, [r0, #0x18]
700a61ec: f8ad 004f    	strh.w	r0, [sp, #0x4f]
700a61f0: 9819         	ldr	r0, [sp, #0x64]
700a61f2: 8b40         	ldrh	r0, [r0, #0x1a]
700a61f4: f8ad 0051    	strh.w	r0, [sp, #0x51]
700a61f8: 9819         	ldr	r0, [sp, #0x64]
700a61fa: 8b80         	ldrh	r0, [r0, #0x1c]
700a61fc: f8ad 0053    	strh.w	r0, [sp, #0x53]
700a6200: 9819         	ldr	r0, [sp, #0x64]
700a6202: 8bc0         	ldrh	r0, [r0, #0x1e]
700a6204: f8ad 0055    	strh.w	r0, [sp, #0x55]
700a6208: f10d 002f    	add.w	r0, sp, #0x2f
700a620c: f10d 0127    	add.w	r1, sp, #0x27
700a6210: f04f 32ff    	mov.w	r2, #0xffffffff
700a6214: f00c fb64    	bl	0x700b28e0 <Sciclient_rmUdmapFlowCfg> @ imm = #0xc6c8
700a6218: 9018         	str	r0, [sp, #0x60]
700a621a: 9818         	ldr	r0, [sp, #0x60]
700a621c: b108         	cbz	r0, 0x700a6222 <Udma_flowConfig+0x162> @ imm = #0x2
700a621e: e7ff         	b	0x700a6220 <Udma_flowConfig+0x160> @ imm = #-0x2
700a6220: e7ff         	b	0x700a6222 <Udma_flowConfig+0x162> @ imm = #-0x2
700a6222: 207f         	movs	r0, #0x7f
700a6224: f8cd 0012    	str.w	r0, [sp, #0x12]
700a6228: 9817         	ldr	r0, [sp, #0x5c]
700a622a: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a622e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a6232: 9816         	ldr	r0, [sp, #0x58]
700a6234: 6840         	ldr	r0, [r0, #0x4]
700a6236: 991a         	ldr	r1, [sp, #0x68]
700a6238: 4408         	add	r0, r1
700a623a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a623e: 9819         	ldr	r0, [sp, #0x64]
700a6240: 8c00         	ldrh	r0, [r0, #0x20]
700a6242: 0940         	lsrs	r0, r0, #0x5
700a6244: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a6248: 9819         	ldr	r0, [sp, #0x64]
700a624a: 8c40         	ldrh	r0, [r0, #0x22]
700a624c: 0940         	lsrs	r0, r0, #0x5
700a624e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a6252: 9819         	ldr	r0, [sp, #0x64]
700a6254: 8c80         	ldrh	r0, [r0, #0x24]
700a6256: 0940         	lsrs	r0, r0, #0x5
700a6258: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a625c: 9819         	ldr	r0, [sp, #0x64]
700a625e: 8cc0         	ldrh	r0, [r0, #0x26]
700a6260: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a6264: 9819         	ldr	r0, [sp, #0x64]
700a6266: 8d00         	ldrh	r0, [r0, #0x28]
700a6268: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a626c: 9819         	ldr	r0, [sp, #0x64]
700a626e: 8d40         	ldrh	r0, [r0, #0x2a]
700a6270: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a6274: 9819         	ldr	r0, [sp, #0x64]
700a6276: 7d80         	ldrb	r0, [r0, #0x16]
700a6278: f88d 0026    	strb.w	r0, [sp, #0x26]
700a627c: f10d 000a    	add.w	r0, sp, #0xa
700a6280: f10d 0102    	add.w	r1, sp, #0x2
700a6284: f04f 32ff    	mov.w	r2, #0xffffffff
700a6288: f00c fb5a    	bl	0x700b2940 <Sciclient_rmUdmapFlowSizeThreshCfg> @ imm = #0xc6b4
700a628c: 4601         	mov	r1, r0
700a628e: 9818         	ldr	r0, [sp, #0x60]
700a6290: 4408         	add	r0, r1
700a6292: 9018         	str	r0, [sp, #0x60]
700a6294: 9818         	ldr	r0, [sp, #0x60]
700a6296: b108         	cbz	r0, 0x700a629c <Udma_flowConfig+0x1dc> @ imm = #0x2
700a6298: e7ff         	b	0x700a629a <Udma_flowConfig+0x1da> @ imm = #-0x2
700a629a: e7ff         	b	0x700a629c <Udma_flowConfig+0x1dc> @ imm = #-0x2
700a629c: e7ff         	b	0x700a629e <Udma_flowConfig+0x1de> @ imm = #-0x2
700a629e: 9818         	ldr	r0, [sp, #0x60]
700a62a0: b01c         	add	sp, #0x70
700a62a2: bd80         	pop	{r7, pc}
		...

700a62b0 <_tx_mutex_get>:
700a62b0: b580         	push	{r7, lr}
700a62b2: b08a         	sub	sp, #0x28
700a62b4: 9009         	str	r0, [sp, #0x24]
700a62b6: 9108         	str	r1, [sp, #0x20]
700a62b8: f7fc ee34    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x3398
700a62bc: 9007         	str	r0, [sp, #0x1c]
700a62be: f64a 2034    	movw	r0, #0xaa34
700a62c2: f2c7 0008    	movt	r0, #0x7008
700a62c6: 6800         	ldr	r0, [r0]
700a62c8: 9006         	str	r0, [sp, #0x18]
700a62ca: 9809         	ldr	r0, [sp, #0x24]
700a62cc: 6880         	ldr	r0, [r0, #0x8]
700a62ce: 2800         	cmp	r0, #0x0
700a62d0: d143         	bne	0x700a635a <_tx_mutex_get+0xaa> @ imm = #0x86
700a62d2: e7ff         	b	0x700a62d4 <_tx_mutex_get+0x24> @ imm = #-0x2
700a62d4: 9909         	ldr	r1, [sp, #0x24]
700a62d6: 2001         	movs	r0, #0x1
700a62d8: 6088         	str	r0, [r1, #0x8]
700a62da: 9806         	ldr	r0, [sp, #0x18]
700a62dc: 9909         	ldr	r1, [sp, #0x24]
700a62de: 60c8         	str	r0, [r1, #0xc]
700a62e0: 9806         	ldr	r0, [sp, #0x18]
700a62e2: b3a0         	cbz	r0, 0x700a634e <_tx_mutex_get+0x9e> @ imm = #0x68
700a62e4: e7ff         	b	0x700a62e6 <_tx_mutex_get+0x36> @ imm = #-0x2
700a62e6: 9809         	ldr	r0, [sp, #0x24]
700a62e8: 6900         	ldr	r0, [r0, #0x10]
700a62ea: 2801         	cmp	r0, #0x1
700a62ec: d108         	bne	0x700a6300 <_tx_mutex_get+0x50> @ imm = #0x10
700a62ee: e7ff         	b	0x700a62f0 <_tx_mutex_get+0x40> @ imm = #-0x2
700a62f0: 9806         	ldr	r0, [sp, #0x18]
700a62f2: 6b00         	ldr	r0, [r0, #0x30]
700a62f4: 9909         	ldr	r1, [sp, #0x24]
700a62f6: 6148         	str	r0, [r1, #0x14]
700a62f8: 9909         	ldr	r1, [sp, #0x24]
700a62fa: 2020         	movs	r0, #0x20
700a62fc: 6288         	str	r0, [r1, #0x28]
700a62fe: e7ff         	b	0x700a6300 <_tx_mutex_get+0x50> @ imm = #-0x2
700a6300: 9806         	ldr	r0, [sp, #0x18]
700a6302: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a6306: 9005         	str	r0, [sp, #0x14]
700a6308: 9805         	ldr	r0, [sp, #0x14]
700a630a: b180         	cbz	r0, 0x700a632e <_tx_mutex_get+0x7e> @ imm = #0x20
700a630c: e7ff         	b	0x700a630e <_tx_mutex_get+0x5e> @ imm = #-0x2
700a630e: 9805         	ldr	r0, [sp, #0x14]
700a6310: 6b00         	ldr	r0, [r0, #0x30]
700a6312: 9004         	str	r0, [sp, #0x10]
700a6314: 9809         	ldr	r0, [sp, #0x24]
700a6316: 9905         	ldr	r1, [sp, #0x14]
700a6318: 6308         	str	r0, [r1, #0x30]
700a631a: 9809         	ldr	r0, [sp, #0x24]
700a631c: 9904         	ldr	r1, [sp, #0x10]
700a631e: 62c8         	str	r0, [r1, #0x2c]
700a6320: 9804         	ldr	r0, [sp, #0x10]
700a6322: 9909         	ldr	r1, [sp, #0x24]
700a6324: 6308         	str	r0, [r1, #0x30]
700a6326: 9805         	ldr	r0, [sp, #0x14]
700a6328: 9909         	ldr	r1, [sp, #0x24]
700a632a: 62c8         	str	r0, [r1, #0x2c]
700a632c: e008         	b	0x700a6340 <_tx_mutex_get+0x90> @ imm = #0x10
700a632e: 9809         	ldr	r0, [sp, #0x24]
700a6330: 9906         	ldr	r1, [sp, #0x18]
700a6332: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a6336: 9809         	ldr	r0, [sp, #0x24]
700a6338: 62c0         	str	r0, [r0, #0x2c]
700a633a: 9809         	ldr	r0, [sp, #0x24]
700a633c: 6300         	str	r0, [r0, #0x30]
700a633e: e7ff         	b	0x700a6340 <_tx_mutex_get+0x90> @ imm = #-0x2
700a6340: 9906         	ldr	r1, [sp, #0x18]
700a6342: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a6346: 3001         	adds	r0, #0x1
700a6348: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a634c: e7ff         	b	0x700a634e <_tx_mutex_get+0x9e> @ imm = #-0x2
700a634e: 9807         	ldr	r0, [sp, #0x1c]
700a6350: f7fc ef68    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x3130
700a6354: 2000         	movs	r0, #0x0
700a6356: 9000         	str	r0, [sp]
700a6358: e094         	b	0x700a6484 <_tx_mutex_get+0x1d4> @ imm = #0x128
700a635a: 9809         	ldr	r0, [sp, #0x24]
700a635c: 68c0         	ldr	r0, [r0, #0xc]
700a635e: 9906         	ldr	r1, [sp, #0x18]
700a6360: 4288         	cmp	r0, r1
700a6362: d10a         	bne	0x700a637a <_tx_mutex_get+0xca> @ imm = #0x14
700a6364: e7ff         	b	0x700a6366 <_tx_mutex_get+0xb6> @ imm = #-0x2
700a6366: 9909         	ldr	r1, [sp, #0x24]
700a6368: 6888         	ldr	r0, [r1, #0x8]
700a636a: 3001         	adds	r0, #0x1
700a636c: 6088         	str	r0, [r1, #0x8]
700a636e: 9807         	ldr	r0, [sp, #0x1c]
700a6370: f7fc ef58    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x3150
700a6374: 2000         	movs	r0, #0x0
700a6376: 9000         	str	r0, [sp]
700a6378: e083         	b	0x700a6482 <_tx_mutex_get+0x1d2> @ imm = #0x106
700a637a: 9808         	ldr	r0, [sp, #0x20]
700a637c: 2800         	cmp	r0, #0x0
700a637e: d079         	beq	0x700a6474 <_tx_mutex_get+0x1c4> @ imm = #0xf2
700a6380: e7ff         	b	0x700a6382 <_tx_mutex_get+0xd2> @ imm = #-0x2
700a6382: f64a 2044    	movw	r0, #0xaa44
700a6386: f2c7 0008    	movt	r0, #0x7008
700a638a: 6800         	ldr	r0, [r0]
700a638c: b130         	cbz	r0, 0x700a639c <_tx_mutex_get+0xec> @ imm = #0xc
700a638e: e7ff         	b	0x700a6390 <_tx_mutex_get+0xe0> @ imm = #-0x2
700a6390: 9807         	ldr	r0, [sp, #0x1c]
700a6392: f7fc ef48    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x3170
700a6396: 201d         	movs	r0, #0x1d
700a6398: 9000         	str	r0, [sp]
700a639a: e06a         	b	0x700a6472 <_tx_mutex_get+0x1c2> @ imm = #0xd4
700a639c: 9809         	ldr	r0, [sp, #0x24]
700a639e: 68c0         	ldr	r0, [r0, #0xc]
700a63a0: 9003         	str	r0, [sp, #0xc]
700a63a2: 9906         	ldr	r1, [sp, #0x18]
700a63a4: f640 30d1    	movw	r0, #0xbd1
700a63a8: f2c7 000b    	movt	r0, #0x700b
700a63ac: 66c8         	str	r0, [r1, #0x6c]
700a63ae: 9809         	ldr	r0, [sp, #0x24]
700a63b0: 9906         	ldr	r1, [sp, #0x18]
700a63b2: 6708         	str	r0, [r1, #0x70]
700a63b4: 9809         	ldr	r0, [sp, #0x24]
700a63b6: 69c0         	ldr	r0, [r0, #0x1c]
700a63b8: b940         	cbnz	r0, 0x700a63cc <_tx_mutex_get+0x11c> @ imm = #0x10
700a63ba: e7ff         	b	0x700a63bc <_tx_mutex_get+0x10c> @ imm = #-0x2
700a63bc: 9806         	ldr	r0, [sp, #0x18]
700a63be: 9909         	ldr	r1, [sp, #0x24]
700a63c0: 6188         	str	r0, [r1, #0x18]
700a63c2: 9806         	ldr	r0, [sp, #0x18]
700a63c4: 6740         	str	r0, [r0, #0x74]
700a63c6: 9806         	ldr	r0, [sp, #0x18]
700a63c8: 6780         	str	r0, [r0, #0x78]
700a63ca: e012         	b	0x700a63f2 <_tx_mutex_get+0x142> @ imm = #0x24
700a63cc: 9809         	ldr	r0, [sp, #0x24]
700a63ce: 6980         	ldr	r0, [r0, #0x18]
700a63d0: 9002         	str	r0, [sp, #0x8]
700a63d2: 9802         	ldr	r0, [sp, #0x8]
700a63d4: 9906         	ldr	r1, [sp, #0x18]
700a63d6: 6748         	str	r0, [r1, #0x74]
700a63d8: 9802         	ldr	r0, [sp, #0x8]
700a63da: 6f80         	ldr	r0, [r0, #0x78]
700a63dc: 9001         	str	r0, [sp, #0x4]
700a63de: 9801         	ldr	r0, [sp, #0x4]
700a63e0: 9906         	ldr	r1, [sp, #0x18]
700a63e2: 6788         	str	r0, [r1, #0x78]
700a63e4: 9806         	ldr	r0, [sp, #0x18]
700a63e6: 9901         	ldr	r1, [sp, #0x4]
700a63e8: 6748         	str	r0, [r1, #0x74]
700a63ea: 9806         	ldr	r0, [sp, #0x18]
700a63ec: 9902         	ldr	r1, [sp, #0x8]
700a63ee: 6788         	str	r0, [r1, #0x78]
700a63f0: e7ff         	b	0x700a63f2 <_tx_mutex_get+0x142> @ imm = #-0x2
700a63f2: 9909         	ldr	r1, [sp, #0x24]
700a63f4: 69c8         	ldr	r0, [r1, #0x1c]
700a63f6: 3001         	adds	r0, #0x1
700a63f8: 61c8         	str	r0, [r1, #0x1c]
700a63fa: 9906         	ldr	r1, [sp, #0x18]
700a63fc: 200d         	movs	r0, #0xd
700a63fe: 6348         	str	r0, [r1, #0x34]
700a6400: 9809         	ldr	r0, [sp, #0x24]
700a6402: 6900         	ldr	r0, [r0, #0x10]
700a6404: 2801         	cmp	r0, #0x1
700a6406: d128         	bne	0x700a645a <_tx_mutex_get+0x1aa> @ imm = #0x50
700a6408: e7ff         	b	0x700a640a <_tx_mutex_get+0x15a> @ imm = #-0x2
700a640a: 9809         	ldr	r0, [sp, #0x24]
700a640c: 6a80         	ldr	r0, [r0, #0x28]
700a640e: 9906         	ldr	r1, [sp, #0x18]
700a6410: 6b09         	ldr	r1, [r1, #0x30]
700a6412: 4288         	cmp	r0, r1
700a6414: d905         	bls	0x700a6422 <_tx_mutex_get+0x172> @ imm = #0xa
700a6416: e7ff         	b	0x700a6418 <_tx_mutex_get+0x168> @ imm = #-0x2
700a6418: 9806         	ldr	r0, [sp, #0x18]
700a641a: 6b00         	ldr	r0, [r0, #0x30]
700a641c: 9909         	ldr	r1, [sp, #0x24]
700a641e: 6288         	str	r0, [r1, #0x28]
700a6420: e7ff         	b	0x700a6422 <_tx_mutex_get+0x172> @ imm = #-0x2
700a6422: 9806         	ldr	r0, [sp, #0x18]
700a6424: 6b00         	ldr	r0, [r0, #0x30]
700a6426: 9903         	ldr	r1, [sp, #0xc]
700a6428: f8d1 10a0    	ldr.w	r1, [r1, #0xa0]
700a642c: 4288         	cmp	r0, r1
700a642e: d206         	bhs	0x700a643e <_tx_mutex_get+0x18e> @ imm = #0xc
700a6430: e7ff         	b	0x700a6432 <_tx_mutex_get+0x182> @ imm = #-0x2
700a6432: 9806         	ldr	r0, [sp, #0x18]
700a6434: 6b00         	ldr	r0, [r0, #0x30]
700a6436: 9903         	ldr	r1, [sp, #0xc]
700a6438: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a643c: e7ff         	b	0x700a643e <_tx_mutex_get+0x18e> @ imm = #-0x2
700a643e: 9803         	ldr	r0, [sp, #0xc]
700a6440: 6b00         	ldr	r0, [r0, #0x30]
700a6442: 9906         	ldr	r1, [sp, #0x18]
700a6444: 6b09         	ldr	r1, [r1, #0x30]
700a6446: 4288         	cmp	r0, r1
700a6448: d906         	bls	0x700a6458 <_tx_mutex_get+0x1a8> @ imm = #0xc
700a644a: e7ff         	b	0x700a644c <_tx_mutex_get+0x19c> @ imm = #-0x2
700a644c: 9803         	ldr	r0, [sp, #0xc]
700a644e: 9906         	ldr	r1, [sp, #0x18]
700a6450: 6b09         	ldr	r1, [r1, #0x30]
700a6452: f002 fb7d    	bl	0x700a8b50 <_tx_mutex_priority_change> @ imm = #0x26fa
700a6456: e7ff         	b	0x700a6458 <_tx_mutex_get+0x1a8> @ imm = #-0x2
700a6458: e7ff         	b	0x700a645a <_tx_mutex_get+0x1aa> @ imm = #-0x2
700a645a: 9806         	ldr	r0, [sp, #0x18]
700a645c: 9908         	ldr	r1, [sp, #0x20]
700a645e: f7fc fee7    	bl	0x700a3230 <_tx_thread_system_ni_suspend> @ imm = #-0x3232
700a6462: 9807         	ldr	r0, [sp, #0x1c]
700a6464: f7fc eede    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x3244
700a6468: 9806         	ldr	r0, [sp, #0x18]
700a646a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a646e: 9000         	str	r0, [sp]
700a6470: e7ff         	b	0x700a6472 <_tx_mutex_get+0x1c2> @ imm = #-0x2
700a6472: e005         	b	0x700a6480 <_tx_mutex_get+0x1d0> @ imm = #0xa
700a6474: 9807         	ldr	r0, [sp, #0x1c]
700a6476: f7fc eed6    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x3254
700a647a: 201d         	movs	r0, #0x1d
700a647c: 9000         	str	r0, [sp]
700a647e: e7ff         	b	0x700a6480 <_tx_mutex_get+0x1d0> @ imm = #-0x2
700a6480: e7ff         	b	0x700a6482 <_tx_mutex_get+0x1d2> @ imm = #-0x2
700a6482: e7ff         	b	0x700a6484 <_tx_mutex_get+0x1d4> @ imm = #-0x2
700a6484: 9800         	ldr	r0, [sp]
700a6486: b00a         	add	sp, #0x28
700a6488: bd80         	pop	{r7, pc}
700a648a: 0000         	movs	r0, r0

700a648c <__udivsi3>:
700a648c: e3510001     	cmp	r1, #1
700a6490: 3a00000b     	blo	0x700a64c4 <__udivsi3+0x38> @ imm = #0x2c
700a6494: 012fff1e     	bxeq	lr
700a6498: e1500001     	cmp	r0, r1
700a649c: 33a00000     	movlo	r0, #0
700a64a0: 312fff1e     	bxlo	lr
700a64a4: e16fcf10     	clz	r12, r0
700a64a8: e16f3f11     	clz	r3, r1
700a64ac: e043300c     	sub	r3, r3, r12
700a64b0: e28fce19     	add	r12, pc, #400
700a64b4: e04cc103     	sub	r12, r12, r3, lsl #2
700a64b8: e04cc183     	sub	r12, r12, r3, lsl #3
700a64bc: e3a03000     	mov	r3, #0
700a64c0: e12fff1c     	bx	r12
700a64c4: e3b00000     	movs	r0, #0
700a64c8: e92d4080     	push	{r7, lr}
700a64cc: ebffe4e2     	bl	0x7009f85c <__aeabi_idiv0> @ imm = #-0x6c78
700a64d0: e8bd8080     	pop	{r7, pc}
700a64d4: e1500f81     	cmp	r0, r1, lsl #31
700a64d8: 22833102     	addhs	r3, r3, #-2147483648
700a64dc: 20400f81     	subhs	r0, r0, r1, lsl #31
700a64e0: e1500f01     	cmp	r0, r1, lsl #30
700a64e4: 22833101     	addhs	r3, r3, #1073741824
700a64e8: 20400f01     	subhs	r0, r0, r1, lsl #30
700a64ec: e1500e81     	cmp	r0, r1, lsl #29
700a64f0: 22833202     	addhs	r3, r3, #536870912
700a64f4: 20400e81     	subhs	r0, r0, r1, lsl #29
700a64f8: e1500e01     	cmp	r0, r1, lsl #28
700a64fc: 22833201     	addhs	r3, r3, #268435456
700a6500: 20400e01     	subhs	r0, r0, r1, lsl #28
700a6504: e1500d81     	cmp	r0, r1, lsl #27
700a6508: 22833302     	addhs	r3, r3, #134217728
700a650c: 20400d81     	subhs	r0, r0, r1, lsl #27
700a6510: e1500d01     	cmp	r0, r1, lsl #26
700a6514: 22833301     	addhs	r3, r3, #67108864
700a6518: 20400d01     	subhs	r0, r0, r1, lsl #26
700a651c: e1500c81     	cmp	r0, r1, lsl #25
700a6520: 22833402     	addhs	r3, r3, #33554432
700a6524: 20400c81     	subhs	r0, r0, r1, lsl #25
700a6528: e1500c01     	cmp	r0, r1, lsl #24
700a652c: 22833401     	addhs	r3, r3, #16777216
700a6530: 20400c01     	subhs	r0, r0, r1, lsl #24
700a6534: e1500b81     	cmp	r0, r1, lsl #23
700a6538: 22833502     	addhs	r3, r3, #8388608
700a653c: 20400b81     	subhs	r0, r0, r1, lsl #23
700a6540: e1500b01     	cmp	r0, r1, lsl #22
700a6544: 22833501     	addhs	r3, r3, #4194304
700a6548: 20400b01     	subhs	r0, r0, r1, lsl #22
700a654c: e1500a81     	cmp	r0, r1, lsl #21
700a6550: 22833602     	addhs	r3, r3, #2097152
700a6554: 20400a81     	subhs	r0, r0, r1, lsl #21
700a6558: e1500a01     	cmp	r0, r1, lsl #20
700a655c: 22833601     	addhs	r3, r3, #1048576
700a6560: 20400a01     	subhs	r0, r0, r1, lsl #20
700a6564: e1500981     	cmp	r0, r1, lsl #19
700a6568: 22833702     	addhs	r3, r3, #524288
700a656c: 20400981     	subhs	r0, r0, r1, lsl #19
700a6570: e1500901     	cmp	r0, r1, lsl #18
700a6574: 22833701     	addhs	r3, r3, #262144
700a6578: 20400901     	subhs	r0, r0, r1, lsl #18
700a657c: e1500881     	cmp	r0, r1, lsl #17
700a6580: 22833802     	addhs	r3, r3, #131072
700a6584: 20400881     	subhs	r0, r0, r1, lsl #17
700a6588: e1500801     	cmp	r0, r1, lsl #16
700a658c: 22833801     	addhs	r3, r3, #65536
700a6590: 20400801     	subhs	r0, r0, r1, lsl #16
700a6594: e1500781     	cmp	r0, r1, lsl #15
700a6598: 22833902     	addhs	r3, r3, #32768
700a659c: 20400781     	subhs	r0, r0, r1, lsl #15
700a65a0: e1500701     	cmp	r0, r1, lsl #14
700a65a4: 22833901     	addhs	r3, r3, #16384
700a65a8: 20400701     	subhs	r0, r0, r1, lsl #14
700a65ac: e1500681     	cmp	r0, r1, lsl #13
700a65b0: 22833a02     	addhs	r3, r3, #8192
700a65b4: 20400681     	subhs	r0, r0, r1, lsl #13
700a65b8: e1500601     	cmp	r0, r1, lsl #12
700a65bc: 22833a01     	addhs	r3, r3, #4096
700a65c0: 20400601     	subhs	r0, r0, r1, lsl #12
700a65c4: e1500581     	cmp	r0, r1, lsl #11
700a65c8: 22833b02     	addhs	r3, r3, #2048
700a65cc: 20400581     	subhs	r0, r0, r1, lsl #11
700a65d0: e1500501     	cmp	r0, r1, lsl #10
700a65d4: 22833b01     	addhs	r3, r3, #1024
700a65d8: 20400501     	subhs	r0, r0, r1, lsl #10
700a65dc: e1500481     	cmp	r0, r1, lsl #9
700a65e0: 22833c02     	addhs	r3, r3, #512
700a65e4: 20400481     	subhs	r0, r0, r1, lsl #9
700a65e8: e1500401     	cmp	r0, r1, lsl #8
700a65ec: 22833c01     	addhs	r3, r3, #256
700a65f0: 20400401     	subhs	r0, r0, r1, lsl #8
700a65f4: e1500381     	cmp	r0, r1, lsl #7
700a65f8: 22833080     	addhs	r3, r3, #128
700a65fc: 20400381     	subhs	r0, r0, r1, lsl #7
700a6600: e1500301     	cmp	r0, r1, lsl #6
700a6604: 22833040     	addhs	r3, r3, #64
700a6608: 20400301     	subhs	r0, r0, r1, lsl #6
700a660c: e1500281     	cmp	r0, r1, lsl #5
700a6610: 22833020     	addhs	r3, r3, #32
700a6614: 20400281     	subhs	r0, r0, r1, lsl #5
700a6618: e1500201     	cmp	r0, r1, lsl #4
700a661c: 22833010     	addhs	r3, r3, #16
700a6620: 20400201     	subhs	r0, r0, r1, lsl #4
700a6624: e1500181     	cmp	r0, r1, lsl #3
700a6628: 22833008     	addhs	r3, r3, #8
700a662c: 20400181     	subhs	r0, r0, r1, lsl #3
700a6630: e1500101     	cmp	r0, r1, lsl #2
700a6634: 22833004     	addhs	r3, r3, #4
700a6638: 20400101     	subhs	r0, r0, r1, lsl #2
700a663c: e1500081     	cmp	r0, r1, lsl #1
700a6640: 22833002     	addhs	r3, r3, #2
700a6644: 20400081     	subhs	r0, r0, r1, lsl #1
700a6648: e1500001     	cmp	r0, r1
700a664c: 22833001     	addhs	r3, r3, #1
700a6650: 20400001     	subhs	r0, r0, r1
700a6654: e1a00003     	mov	r0, r3
700a6658: e12fff1e     	bx	lr
700a665c: 00000000     	andeq	r0, r0, r0

700a6660 <_tx_thread_create>:
700a6660: b580         	push	{r7, lr}
700a6662: b08a         	sub	sp, #0x28
700a6664: f8dd c044    	ldr.w	r12, [sp, #0x44]
700a6668: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a666c: f8dd c03c    	ldr.w	r12, [sp, #0x3c]
700a6670: f8dd c038    	ldr.w	r12, [sp, #0x38]
700a6674: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a6678: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a667c: 9009         	str	r0, [sp, #0x24]
700a667e: 9108         	str	r1, [sp, #0x20]
700a6680: 9207         	str	r2, [sp, #0x1c]
700a6682: 9306         	str	r3, [sp, #0x18]
700a6684: 2000         	movs	r0, #0x0
700a6686: 9001         	str	r0, [sp, #0x4]
700a6688: 9809         	ldr	r0, [sp, #0x24]
700a668a: 21b4         	movs	r1, #0xb4
700a668c: f7fa ebf2    	blx	0x700a0e74 <__aeabi_memclr8> @ imm = #-0x581c
700a6690: 9808         	ldr	r0, [sp, #0x20]
700a6692: 9909         	ldr	r1, [sp, #0x24]
700a6694: 62c8         	str	r0, [r1, #0x2c]
700a6696: 9807         	ldr	r0, [sp, #0x1c]
700a6698: 9909         	ldr	r1, [sp, #0x24]
700a669a: 6488         	str	r0, [r1, #0x48]
700a669c: 9806         	ldr	r0, [sp, #0x18]
700a669e: 9909         	ldr	r1, [sp, #0x24]
700a66a0: 64c8         	str	r0, [r1, #0x4c]
700a66a2: 980c         	ldr	r0, [sp, #0x30]
700a66a4: 9909         	ldr	r1, [sp, #0x24]
700a66a6: 60c8         	str	r0, [r1, #0xc]
700a66a8: 980d         	ldr	r0, [sp, #0x34]
700a66aa: 9909         	ldr	r1, [sp, #0x24]
700a66ac: 6148         	str	r0, [r1, #0x14]
700a66ae: 980e         	ldr	r0, [sp, #0x38]
700a66b0: 9909         	ldr	r1, [sp, #0x24]
700a66b2: 6308         	str	r0, [r1, #0x30]
700a66b4: 980e         	ldr	r0, [sp, #0x38]
700a66b6: 9909         	ldr	r1, [sp, #0x24]
700a66b8: f8c1 0098    	str.w	r0, [r1, #0x98]
700a66bc: 9810         	ldr	r0, [sp, #0x40]
700a66be: 9909         	ldr	r1, [sp, #0x24]
700a66c0: 6188         	str	r0, [r1, #0x18]
700a66c2: 9810         	ldr	r0, [sp, #0x40]
700a66c4: 9909         	ldr	r1, [sp, #0x24]
700a66c6: 61c8         	str	r0, [r1, #0x1c]
700a66c8: 9909         	ldr	r1, [sp, #0x24]
700a66ca: 2020         	movs	r0, #0x20
700a66cc: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a66d0: 980c         	ldr	r0, [sp, #0x30]
700a66d2: 9000         	str	r0, [sp]
700a66d4: 9900         	ldr	r1, [sp]
700a66d6: 980d         	ldr	r0, [sp, #0x34]
700a66d8: 4408         	add	r0, r1
700a66da: 3801         	subs	r0, #0x1
700a66dc: 9000         	str	r0, [sp]
700a66de: 9800         	ldr	r0, [sp]
700a66e0: 9909         	ldr	r1, [sp, #0x24]
700a66e2: 6108         	str	r0, [r1, #0x10]
700a66e4: 980e         	ldr	r0, [sp, #0x38]
700a66e6: 990f         	ldr	r1, [sp, #0x3c]
700a66e8: 4288         	cmp	r0, r1
700a66ea: d007         	beq	0x700a66fc <_tx_thread_create+0x9c> @ imm = #0xe
700a66ec: e7ff         	b	0x700a66ee <_tx_thread_create+0x8e> @ imm = #-0x2
700a66ee: 9909         	ldr	r1, [sp, #0x24]
700a66f0: 2000         	movs	r0, #0x0
700a66f2: 6408         	str	r0, [r1, #0x40]
700a66f4: 9909         	ldr	r1, [sp, #0x24]
700a66f6: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a66fa: e007         	b	0x700a670c <_tx_thread_create+0xac> @ imm = #0xe
700a66fc: 980e         	ldr	r0, [sp, #0x38]
700a66fe: 9909         	ldr	r1, [sp, #0x24]
700a6700: 6408         	str	r0, [r1, #0x40]
700a6702: 980e         	ldr	r0, [sp, #0x38]
700a6704: 9909         	ldr	r1, [sp, #0x24]
700a6706: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a670a: e7ff         	b	0x700a670c <_tx_thread_create+0xac> @ imm = #-0x2
700a670c: 9909         	ldr	r1, [sp, #0x24]
700a670e: 2003         	movs	r0, #0x3
700a6710: 6348         	str	r0, [r1, #0x34]
700a6712: 9909         	ldr	r1, [sp, #0x24]
700a6714: f243 1091    	movw	r0, #0x3191
700a6718: f2c7 000b    	movt	r0, #0x700b
700a671c: 6588         	str	r0, [r1, #0x58]
700a671e: 9809         	ldr	r0, [sp, #0x24]
700a6720: 65c0         	str	r0, [r0, #0x5c]
700a6722: 9809         	ldr	r0, [sp, #0x24]
700a6724: f642 6171    	movw	r1, #0x2e71
700a6728: f2c7 010b    	movt	r1, #0x700b
700a672c: f006 e938    	blx	0x700ac9a0 <_tx_thread_stack_build> @ imm = #0x6270
700a6730: f7fc ebf8    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x3810
700a6734: 9005         	str	r0, [sp, #0x14]
700a6736: 9909         	ldr	r1, [sp, #0x24]
700a6738: f245 2044    	movw	r0, #0x5244
700a673c: f2c5 4048    	movt	r0, #0x5448
700a6740: 6008         	str	r0, [r1]
700a6742: f649 601c    	movw	r0, #0x9e1c
700a6746: f2c7 0008    	movt	r0, #0x7008
700a674a: 6800         	ldr	r0, [r0]
700a674c: b968         	cbnz	r0, 0x700a676a <_tx_thread_create+0x10a> @ imm = #0x1a
700a674e: e7ff         	b	0x700a6750 <_tx_thread_create+0xf0> @ imm = #-0x2
700a6750: 9809         	ldr	r0, [sp, #0x24]
700a6752: f64a 2130    	movw	r1, #0xaa30
700a6756: f2c7 0108    	movt	r1, #0x7008
700a675a: 6008         	str	r0, [r1]
700a675c: 9809         	ldr	r0, [sp, #0x24]
700a675e: f8c0 008c    	str.w	r0, [r0, #0x8c]
700a6762: 9809         	ldr	r0, [sp, #0x24]
700a6764: f8c0 0090    	str.w	r0, [r0, #0x90]
700a6768: e01a         	b	0x700a67a0 <_tx_thread_create+0x140> @ imm = #0x34
700a676a: f64a 2030    	movw	r0, #0xaa30
700a676e: f2c7 0008    	movt	r0, #0x7008
700a6772: 6800         	ldr	r0, [r0]
700a6774: 9004         	str	r0, [sp, #0x10]
700a6776: 9804         	ldr	r0, [sp, #0x10]
700a6778: f8d0 0090    	ldr.w	r0, [r0, #0x90]
700a677c: 9003         	str	r0, [sp, #0xc]
700a677e: 9809         	ldr	r0, [sp, #0x24]
700a6780: 9904         	ldr	r1, [sp, #0x10]
700a6782: f8c1 0090    	str.w	r0, [r1, #0x90]
700a6786: 9809         	ldr	r0, [sp, #0x24]
700a6788: 9903         	ldr	r1, [sp, #0xc]
700a678a: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a678e: 9803         	ldr	r0, [sp, #0xc]
700a6790: 9909         	ldr	r1, [sp, #0x24]
700a6792: f8c1 0090    	str.w	r0, [r1, #0x90]
700a6796: 9804         	ldr	r0, [sp, #0x10]
700a6798: 9909         	ldr	r1, [sp, #0x24]
700a679a: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a679e: e7ff         	b	0x700a67a0 <_tx_thread_create+0x140> @ imm = #-0x2
700a67a0: f649 611c    	movw	r1, #0x9e1c
700a67a4: f2c7 0108    	movt	r1, #0x7008
700a67a8: 6808         	ldr	r0, [r1]
700a67aa: 3001         	adds	r0, #0x1
700a67ac: 6008         	str	r0, [r1]
700a67ae: 9811         	ldr	r0, [sp, #0x44]
700a67b0: 2801         	cmp	r0, #0x1
700a67b2: d12b         	bne	0x700a680c <_tx_thread_create+0x1ac> @ imm = #0x56
700a67b4: e7ff         	b	0x700a67b6 <_tx_thread_create+0x156> @ imm = #-0x2
700a67b6: f248 3048    	movw	r0, #0x8348
700a67ba: f2c7 000b    	movt	r0, #0x700b
700a67be: 6800         	ldr	r0, [r0]
700a67c0: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a67c4: d311         	blo	0x700a67ea <_tx_thread_create+0x18a> @ imm = #0x22
700a67c6: e7ff         	b	0x700a67c8 <_tx_thread_create+0x168> @ imm = #-0x2
700a67c8: f64a 2038    	movw	r0, #0xaa38
700a67cc: f2c7 0008    	movt	r0, #0x7008
700a67d0: 6800         	ldr	r0, [r0]
700a67d2: 9002         	str	r0, [sp, #0x8]
700a67d4: 9802         	ldr	r0, [sp, #0x8]
700a67d6: b138         	cbz	r0, 0x700a67e8 <_tx_thread_create+0x188> @ imm = #0xe
700a67d8: e7ff         	b	0x700a67da <_tx_thread_create+0x17a> @ imm = #-0x2
700a67da: 9802         	ldr	r0, [sp, #0x8]
700a67dc: 6c00         	ldr	r0, [r0, #0x40]
700a67de: 9001         	str	r0, [sp, #0x4]
700a67e0: 9902         	ldr	r1, [sp, #0x8]
700a67e2: 6b08         	ldr	r0, [r1, #0x30]
700a67e4: 6408         	str	r0, [r1, #0x40]
700a67e6: e7ff         	b	0x700a67e8 <_tx_thread_create+0x188> @ imm = #-0x2
700a67e8: e002         	b	0x700a67f0 <_tx_thread_create+0x190> @ imm = #0x4
700a67ea: 2000         	movs	r0, #0x0
700a67ec: 9002         	str	r0, [sp, #0x8]
700a67ee: e7ff         	b	0x700a67f0 <_tx_thread_create+0x190> @ imm = #-0x2
700a67f0: 9809         	ldr	r0, [sp, #0x24]
700a67f2: f001 f84d    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #0x109a
700a67f6: 9805         	ldr	r0, [sp, #0x14]
700a67f8: f7fc ed14    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x35d8
700a67fc: 9802         	ldr	r0, [sp, #0x8]
700a67fe: b120         	cbz	r0, 0x700a680a <_tx_thread_create+0x1aa> @ imm = #0x8
700a6800: e7ff         	b	0x700a6802 <_tx_thread_create+0x1a2> @ imm = #-0x2
700a6802: 9801         	ldr	r0, [sp, #0x4]
700a6804: 9902         	ldr	r1, [sp, #0x8]
700a6806: 6408         	str	r0, [r1, #0x40]
700a6808: e7ff         	b	0x700a680a <_tx_thread_create+0x1aa> @ imm = #-0x2
700a680a: e003         	b	0x700a6814 <_tx_thread_create+0x1b4> @ imm = #0x6
700a680c: 9805         	ldr	r0, [sp, #0x14]
700a680e: f7fc ed0a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x35ec
700a6812: e7ff         	b	0x700a6814 <_tx_thread_create+0x1b4> @ imm = #-0x2
700a6814: 2000         	movs	r0, #0x0
700a6816: b00a         	add	sp, #0x28
700a6818: bd80         	pop	{r7, pc}
700a681a: 0000         	movs	r0, r0
700a681c: 0000         	movs	r0, r0
700a681e: 0000         	movs	r0, r0

700a6820 <SOC_moduleSetClockFrequency>:
700a6820: b580         	push	{r7, lr}
700a6822: b090         	sub	sp, #0x40
700a6824: 900f         	str	r0, [sp, #0x3c]
700a6826: 910e         	str	r1, [sp, #0x38]
700a6828: 930d         	str	r3, [sp, #0x34]
700a682a: 920c         	str	r2, [sp, #0x30]
700a682c: 2000         	movs	r0, #0x0
700a682e: 9002         	str	r0, [sp, #0x8]
700a6830: 900b         	str	r0, [sp, #0x2c]
700a6832: 900a         	str	r0, [sp, #0x28]
700a6834: 9009         	str	r0, [sp, #0x24]
700a6836: 9008         	str	r0, [sp, #0x20]
700a6838: 9007         	str	r0, [sp, #0x1c]
700a683a: 9006         	str	r0, [sp, #0x18]
700a683c: 9005         	str	r0, [sp, #0x14]
700a683e: 9004         	str	r0, [sp, #0x10]
700a6840: 9003         	str	r0, [sp, #0xc]
700a6842: 980f         	ldr	r0, [sp, #0x3c]
700a6844: 990e         	ldr	r1, [sp, #0x38]
700a6846: aa05         	add	r2, sp, #0x14
700a6848: f04f 33ff    	mov.w	r3, #0xffffffff
700a684c: f008 fc78    	bl	0x700af140 <Sciclient_pmModuleGetClkStatus> @ imm = #0x88f0
700a6850: 900b         	str	r0, [sp, #0x2c]
700a6852: 980b         	ldr	r0, [sp, #0x2c]
700a6854: b948         	cbnz	r0, 0x700a686a <SOC_moduleSetClockFrequency+0x4a> @ imm = #0x12
700a6856: e7ff         	b	0x700a6858 <SOC_moduleSetClockFrequency+0x38> @ imm = #-0x2
700a6858: 980f         	ldr	r0, [sp, #0x3c]
700a685a: 990e         	ldr	r1, [sp, #0x38]
700a685c: aa07         	add	r2, sp, #0x1c
700a685e: f04f 33ff    	mov.w	r3, #0xffffffff
700a6862: f008 f885    	bl	0x700ae970 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x810a
700a6866: 900b         	str	r0, [sp, #0x2c]
700a6868: e7ff         	b	0x700a686a <SOC_moduleSetClockFrequency+0x4a> @ imm = #-0x2
700a686a: 980b         	ldr	r0, [sp, #0x2c]
700a686c: b970         	cbnz	r0, 0x700a688c <SOC_moduleSetClockFrequency+0x6c> @ imm = #0x1c
700a686e: e7ff         	b	0x700a6870 <SOC_moduleSetClockFrequency+0x50> @ imm = #-0x2
700a6870: 9807         	ldr	r0, [sp, #0x1c]
700a6872: 2802         	cmp	r0, #0x2
700a6874: d309         	blo	0x700a688a <SOC_moduleSetClockFrequency+0x6a> @ imm = #0x12
700a6876: e7ff         	b	0x700a6878 <SOC_moduleSetClockFrequency+0x58> @ imm = #-0x2
700a6878: 980f         	ldr	r0, [sp, #0x3c]
700a687a: 990e         	ldr	r1, [sp, #0x38]
700a687c: aa04         	add	r2, sp, #0x10
700a687e: f04f 33ff    	mov.w	r3, #0xffffffff
700a6882: f008 fbbd    	bl	0x700af000 <Sciclient_pmGetModuleClkParent> @ imm = #0x877a
700a6886: 900b         	str	r0, [sp, #0x2c]
700a6888: e7ff         	b	0x700a688a <SOC_moduleSetClockFrequency+0x6a> @ imm = #-0x2
700a688a: e7ff         	b	0x700a688c <SOC_moduleSetClockFrequency+0x6c> @ imm = #-0x2
700a688c: 980b         	ldr	r0, [sp, #0x2c]
700a688e: b960         	cbnz	r0, 0x700a68aa <SOC_moduleSetClockFrequency+0x8a> @ imm = #0x18
700a6890: e7ff         	b	0x700a6892 <SOC_moduleSetClockFrequency+0x72> @ imm = #-0x2
700a6892: 980f         	ldr	r0, [sp, #0x3c]
700a6894: 990e         	ldr	r1, [sp, #0x38]
700a6896: 466b         	mov	r3, sp
700a6898: f04f 32ff    	mov.w	r2, #0xffffffff
700a689c: 601a         	str	r2, [r3]
700a689e: 2300         	movs	r3, #0x0
700a68a0: 461a         	mov	r2, r3
700a68a2: f009 fa85    	bl	0x700afdb0 <Sciclient_pmModuleClkRequest> @ imm = #0x950a
700a68a6: 900b         	str	r0, [sp, #0x2c]
700a68a8: e7ff         	b	0x700a68aa <SOC_moduleSetClockFrequency+0x8a> @ imm = #-0x2
700a68aa: 980b         	ldr	r0, [sp, #0x2c]
700a68ac: 2800         	cmp	r0, #0x0
700a68ae: d14d         	bne	0x700a694c <SOC_moduleSetClockFrequency+0x12c> @ imm = #0x9a
700a68b0: e7ff         	b	0x700a68b2 <SOC_moduleSetClockFrequency+0x92> @ imm = #-0x2
700a68b2: 2000         	movs	r0, #0x0
700a68b4: 9003         	str	r0, [sp, #0xc]
700a68b6: 900a         	str	r0, [sp, #0x28]
700a68b8: e7ff         	b	0x700a68ba <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x2
700a68ba: 980a         	ldr	r0, [sp, #0x28]
700a68bc: 9907         	ldr	r1, [sp, #0x1c]
700a68be: 4288         	cmp	r0, r1
700a68c0: d243         	bhs	0x700a694a <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x86
700a68c2: e7ff         	b	0x700a68c4 <SOC_moduleSetClockFrequency+0xa4> @ imm = #-0x2
700a68c4: 9807         	ldr	r0, [sp, #0x1c]
700a68c6: 2802         	cmp	r0, #0x2
700a68c8: d311         	blo	0x700a68ee <SOC_moduleSetClockFrequency+0xce> @ imm = #0x22
700a68ca: e7ff         	b	0x700a68cc <SOC_moduleSetClockFrequency+0xac> @ imm = #-0x2
700a68cc: 980f         	ldr	r0, [sp, #0x3c]
700a68ce: 990e         	ldr	r1, [sp, #0x38]
700a68d0: 9a0a         	ldr	r2, [sp, #0x28]
700a68d2: 440a         	add	r2, r1
700a68d4: 3201         	adds	r2, #0x1
700a68d6: f04f 33ff    	mov.w	r3, #0xffffffff
700a68da: f008 fc81    	bl	0x700af1e0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8902
700a68de: 900b         	str	r0, [sp, #0x2c]
700a68e0: 980b         	ldr	r0, [sp, #0x2c]
700a68e2: b918         	cbnz	r0, 0x700a68ec <SOC_moduleSetClockFrequency+0xcc> @ imm = #0x6
700a68e4: e7ff         	b	0x700a68e6 <SOC_moduleSetClockFrequency+0xc6> @ imm = #-0x2
700a68e6: 2001         	movs	r0, #0x1
700a68e8: 9006         	str	r0, [sp, #0x18]
700a68ea: e7ff         	b	0x700a68ec <SOC_moduleSetClockFrequency+0xcc> @ imm = #-0x2
700a68ec: e7ff         	b	0x700a68ee <SOC_moduleSetClockFrequency+0xce> @ imm = #-0x2
700a68ee: 980b         	ldr	r0, [sp, #0x2c]
700a68f0: b988         	cbnz	r0, 0x700a6916 <SOC_moduleSetClockFrequency+0xf6> @ imm = #0x22
700a68f2: e7ff         	b	0x700a68f4 <SOC_moduleSetClockFrequency+0xd4> @ imm = #-0x2
700a68f4: 980f         	ldr	r0, [sp, #0x3c]
700a68f6: 990e         	ldr	r1, [sp, #0x38]
700a68f8: 9a0c         	ldr	r2, [sp, #0x30]
700a68fa: 9b0d         	ldr	r3, [sp, #0x34]
700a68fc: 46ee         	mov	lr, sp
700a68fe: f04f 3cff    	mov.w	r12, #0xffffffff
700a6902: f8ce c004    	str.w	r12, [lr, #0x4]
700a6906: f10d 0c20    	add.w	r12, sp, #0x20
700a690a: f8ce c000    	str.w	r12, [lr]
700a690e: f001 fcf7    	bl	0x700a8300 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x19ee
700a6912: 900b         	str	r0, [sp, #0x2c]
700a6914: e7ff         	b	0x700a6916 <SOC_moduleSetClockFrequency+0xf6> @ imm = #-0x2
700a6916: 980b         	ldr	r0, [sp, #0x2c]
700a6918: b970         	cbnz	r0, 0x700a6938 <SOC_moduleSetClockFrequency+0x118> @ imm = #0x1c
700a691a: e7ff         	b	0x700a691c <SOC_moduleSetClockFrequency+0xfc> @ imm = #-0x2
700a691c: 9808         	ldr	r0, [sp, #0x20]
700a691e: 9909         	ldr	r1, [sp, #0x24]
700a6920: 9a0c         	ldr	r2, [sp, #0x30]
700a6922: 9b0d         	ldr	r3, [sp, #0x34]
700a6924: 4059         	eors	r1, r3
700a6926: ea80 0002    	eor.w	r0, r0, r2
700a692a: 4308         	orrs	r0, r1
700a692c: b918         	cbnz	r0, 0x700a6936 <SOC_moduleSetClockFrequency+0x116> @ imm = #0x6
700a692e: e7ff         	b	0x700a6930 <SOC_moduleSetClockFrequency+0x110> @ imm = #-0x2
700a6930: 2001         	movs	r0, #0x1
700a6932: 9003         	str	r0, [sp, #0xc]
700a6934: e7ff         	b	0x700a6936 <SOC_moduleSetClockFrequency+0x116> @ imm = #-0x2
700a6936: e7ff         	b	0x700a6938 <SOC_moduleSetClockFrequency+0x118> @ imm = #-0x2
700a6938: 9803         	ldr	r0, [sp, #0xc]
700a693a: b108         	cbz	r0, 0x700a6940 <SOC_moduleSetClockFrequency+0x120> @ imm = #0x2
700a693c: e7ff         	b	0x700a693e <SOC_moduleSetClockFrequency+0x11e> @ imm = #-0x2
700a693e: e004         	b	0x700a694a <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x8
700a6940: e7ff         	b	0x700a6942 <SOC_moduleSetClockFrequency+0x122> @ imm = #-0x2
700a6942: 980a         	ldr	r0, [sp, #0x28]
700a6944: 3001         	adds	r0, #0x1
700a6946: 900a         	str	r0, [sp, #0x28]
700a6948: e7b7         	b	0x700a68ba <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x92
700a694a: e7ff         	b	0x700a694c <SOC_moduleSetClockFrequency+0x12c> @ imm = #-0x2
700a694c: 980b         	ldr	r0, [sp, #0x2c]
700a694e: b9d0         	cbnz	r0, 0x700a6986 <SOC_moduleSetClockFrequency+0x166> @ imm = #0x34
700a6950: e7ff         	b	0x700a6952 <SOC_moduleSetClockFrequency+0x132> @ imm = #-0x2
700a6952: 9803         	ldr	r0, [sp, #0xc]
700a6954: 2801         	cmp	r0, #0x1
700a6956: d111         	bne	0x700a697c <SOC_moduleSetClockFrequency+0x15c> @ imm = #0x22
700a6958: e7ff         	b	0x700a695a <SOC_moduleSetClockFrequency+0x13a> @ imm = #-0x2
700a695a: 980f         	ldr	r0, [sp, #0x3c]
700a695c: 990e         	ldr	r1, [sp, #0x38]
700a695e: 9a0c         	ldr	r2, [sp, #0x30]
700a6960: 9b0d         	ldr	r3, [sp, #0x34]
700a6962: 46ee         	mov	lr, sp
700a6964: f04f 3cff    	mov.w	r12, #0xffffffff
700a6968: f8ce c004    	str.w	r12, [lr, #0x4]
700a696c: f44f 7c00    	mov.w	r12, #0x200
700a6970: f8ce c000    	str.w	r12, [lr]
700a6974: f002 faf4    	bl	0x700a8f60 <Sciclient_pmSetModuleClkFreq> @ imm = #0x25e8
700a6978: 900b         	str	r0, [sp, #0x2c]
700a697a: e003         	b	0x700a6984 <SOC_moduleSetClockFrequency+0x164> @ imm = #0x6
700a697c: f04f 30ff    	mov.w	r0, #0xffffffff
700a6980: 900b         	str	r0, [sp, #0x2c]
700a6982: e7ff         	b	0x700a6984 <SOC_moduleSetClockFrequency+0x164> @ imm = #-0x2
700a6984: e7ff         	b	0x700a6986 <SOC_moduleSetClockFrequency+0x166> @ imm = #-0x2
700a6986: 980b         	ldr	r0, [sp, #0x2c]
700a6988: b988         	cbnz	r0, 0x700a69ae <SOC_moduleSetClockFrequency+0x18e> @ imm = #0x22
700a698a: e7ff         	b	0x700a698c <SOC_moduleSetClockFrequency+0x16c> @ imm = #-0x2
700a698c: 9805         	ldr	r0, [sp, #0x14]
700a698e: b968         	cbnz	r0, 0x700a69ac <SOC_moduleSetClockFrequency+0x18c> @ imm = #0x1a
700a6990: e7ff         	b	0x700a6992 <SOC_moduleSetClockFrequency+0x172> @ imm = #-0x2
700a6992: 980f         	ldr	r0, [sp, #0x3c]
700a6994: 990e         	ldr	r1, [sp, #0x38]
700a6996: 9a05         	ldr	r2, [sp, #0x14]
700a6998: 46ec         	mov	r12, sp
700a699a: f04f 33ff    	mov.w	r3, #0xffffffff
700a699e: f8cc 3000    	str.w	r3, [r12]
700a69a2: 2300         	movs	r3, #0x0
700a69a4: f009 fa04    	bl	0x700afdb0 <Sciclient_pmModuleClkRequest> @ imm = #0x9408
700a69a8: 900b         	str	r0, [sp, #0x2c]
700a69aa: e7ff         	b	0x700a69ac <SOC_moduleSetClockFrequency+0x18c> @ imm = #-0x2
700a69ac: e7ff         	b	0x700a69ae <SOC_moduleSetClockFrequency+0x18e> @ imm = #-0x2
700a69ae: 980b         	ldr	r0, [sp, #0x2c]
700a69b0: b168         	cbz	r0, 0x700a69ce <SOC_moduleSetClockFrequency+0x1ae> @ imm = #0x1a
700a69b2: e7ff         	b	0x700a69b4 <SOC_moduleSetClockFrequency+0x194> @ imm = #-0x2
700a69b4: 9806         	ldr	r0, [sp, #0x18]
700a69b6: 2801         	cmp	r0, #0x1
700a69b8: d108         	bne	0x700a69cc <SOC_moduleSetClockFrequency+0x1ac> @ imm = #0x10
700a69ba: e7ff         	b	0x700a69bc <SOC_moduleSetClockFrequency+0x19c> @ imm = #-0x2
700a69bc: 980f         	ldr	r0, [sp, #0x3c]
700a69be: 990e         	ldr	r1, [sp, #0x38]
700a69c0: 9a04         	ldr	r2, [sp, #0x10]
700a69c2: f04f 33ff    	mov.w	r3, #0xffffffff
700a69c6: f008 fc0b    	bl	0x700af1e0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8816
700a69ca: e7ff         	b	0x700a69cc <SOC_moduleSetClockFrequency+0x1ac> @ imm = #-0x2
700a69cc: e7ff         	b	0x700a69ce <SOC_moduleSetClockFrequency+0x1ae> @ imm = #-0x2
700a69ce: 980b         	ldr	r0, [sp, #0x2c]
700a69d0: b010         	add	sp, #0x40
700a69d2: bd80         	pop	{r7, pc}
		...

700a69e0 <SOC_moduleSetClockFrequencyWithParent>:
700a69e0: b580         	push	{r7, lr}
700a69e2: b092         	sub	sp, #0x48
700a69e4: 460b         	mov	r3, r1
700a69e6: 4684         	mov	r12, r0
700a69e8: 9915         	ldr	r1, [sp, #0x54]
700a69ea: 9814         	ldr	r0, [sp, #0x50]
700a69ec: f8cd c044    	str.w	r12, [sp, #0x44]
700a69f0: 9310         	str	r3, [sp, #0x40]
700a69f2: 920f         	str	r2, [sp, #0x3c]
700a69f4: 910d         	str	r1, [sp, #0x34]
700a69f6: 900c         	str	r0, [sp, #0x30]
700a69f8: 2000         	movs	r0, #0x0
700a69fa: 9002         	str	r0, [sp, #0x8]
700a69fc: 900b         	str	r0, [sp, #0x2c]
700a69fe: 9009         	str	r0, [sp, #0x24]
700a6a00: 9008         	str	r0, [sp, #0x20]
700a6a02: 9007         	str	r0, [sp, #0x1c]
700a6a04: 9006         	str	r0, [sp, #0x18]
700a6a06: 9005         	str	r0, [sp, #0x14]
700a6a08: 9004         	str	r0, [sp, #0x10]
700a6a0a: 9003         	str	r0, [sp, #0xc]
700a6a0c: 9811         	ldr	r0, [sp, #0x44]
700a6a0e: 9910         	ldr	r1, [sp, #0x40]
700a6a10: aa05         	add	r2, sp, #0x14
700a6a12: f04f 33ff    	mov.w	r3, #0xffffffff
700a6a16: f008 fb93    	bl	0x700af140 <Sciclient_pmModuleGetClkStatus> @ imm = #0x8726
700a6a1a: 900b         	str	r0, [sp, #0x2c]
700a6a1c: 980b         	ldr	r0, [sp, #0x2c]
700a6a1e: b948         	cbnz	r0, 0x700a6a34 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #0x12
700a6a20: e7ff         	b	0x700a6a22 <SOC_moduleSetClockFrequencyWithParent+0x42> @ imm = #-0x2
700a6a22: 9811         	ldr	r0, [sp, #0x44]
700a6a24: 9910         	ldr	r1, [sp, #0x40]
700a6a26: aa07         	add	r2, sp, #0x1c
700a6a28: f04f 33ff    	mov.w	r3, #0xffffffff
700a6a2c: f007 ffa0    	bl	0x700ae970 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x7f40
700a6a30: 900b         	str	r0, [sp, #0x2c]
700a6a32: e7ff         	b	0x700a6a34 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #-0x2
700a6a34: 980b         	ldr	r0, [sp, #0x2c]
700a6a36: b970         	cbnz	r0, 0x700a6a56 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #0x1c
700a6a38: e7ff         	b	0x700a6a3a <SOC_moduleSetClockFrequencyWithParent+0x5a> @ imm = #-0x2
700a6a3a: 9807         	ldr	r0, [sp, #0x1c]
700a6a3c: 2802         	cmp	r0, #0x2
700a6a3e: d309         	blo	0x700a6a54 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #0x12
700a6a40: e7ff         	b	0x700a6a42 <SOC_moduleSetClockFrequencyWithParent+0x62> @ imm = #-0x2
700a6a42: 9811         	ldr	r0, [sp, #0x44]
700a6a44: 9910         	ldr	r1, [sp, #0x40]
700a6a46: aa04         	add	r2, sp, #0x10
700a6a48: f04f 33ff    	mov.w	r3, #0xffffffff
700a6a4c: f008 fad8    	bl	0x700af000 <Sciclient_pmGetModuleClkParent> @ imm = #0x85b0
700a6a50: 900b         	str	r0, [sp, #0x2c]
700a6a52: e7ff         	b	0x700a6a54 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #-0x2
700a6a54: e7ff         	b	0x700a6a56 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #-0x2
700a6a56: 980b         	ldr	r0, [sp, #0x2c]
700a6a58: b960         	cbnz	r0, 0x700a6a74 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #0x18
700a6a5a: e7ff         	b	0x700a6a5c <SOC_moduleSetClockFrequencyWithParent+0x7c> @ imm = #-0x2
700a6a5c: 9811         	ldr	r0, [sp, #0x44]
700a6a5e: 9910         	ldr	r1, [sp, #0x40]
700a6a60: 466b         	mov	r3, sp
700a6a62: f04f 32ff    	mov.w	r2, #0xffffffff
700a6a66: 601a         	str	r2, [r3]
700a6a68: 2300         	movs	r3, #0x0
700a6a6a: 461a         	mov	r2, r3
700a6a6c: f009 f9a0    	bl	0x700afdb0 <Sciclient_pmModuleClkRequest> @ imm = #0x9340
700a6a70: 900b         	str	r0, [sp, #0x2c]
700a6a72: e7ff         	b	0x700a6a74 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #-0x2
700a6a74: 980b         	ldr	r0, [sp, #0x2c]
700a6a76: b960         	cbnz	r0, 0x700a6a92 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #0x18
700a6a78: e7ff         	b	0x700a6a7a <SOC_moduleSetClockFrequencyWithParent+0x9a> @ imm = #-0x2
700a6a7a: 980f         	ldr	r0, [sp, #0x3c]
700a6a7c: 9910         	ldr	r1, [sp, #0x40]
700a6a7e: 9a07         	ldr	r2, [sp, #0x1c]
700a6a80: 4411         	add	r1, r2
700a6a82: 4288         	cmp	r0, r1
700a6a84: d904         	bls	0x700a6a90 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #0x8
700a6a86: e7ff         	b	0x700a6a88 <SOC_moduleSetClockFrequencyWithParent+0xa8> @ imm = #-0x2
700a6a88: f04f 30ff    	mov.w	r0, #0xffffffff
700a6a8c: 900b         	str	r0, [sp, #0x2c]
700a6a8e: e7ff         	b	0x700a6a90 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #-0x2
700a6a90: e7ff         	b	0x700a6a92 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #-0x2
700a6a92: 980b         	ldr	r0, [sp, #0x2c]
700a6a94: b9a8         	cbnz	r0, 0x700a6ac2 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #0x2a
700a6a96: e7ff         	b	0x700a6a98 <SOC_moduleSetClockFrequencyWithParent+0xb8> @ imm = #-0x2
700a6a98: 980f         	ldr	r0, [sp, #0x3c]
700a6a9a: 9904         	ldr	r1, [sp, #0x10]
700a6a9c: 4288         	cmp	r0, r1
700a6a9e: d00f         	beq	0x700a6ac0 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #0x1e
700a6aa0: e7ff         	b	0x700a6aa2 <SOC_moduleSetClockFrequencyWithParent+0xc2> @ imm = #-0x2
700a6aa2: 9811         	ldr	r0, [sp, #0x44]
700a6aa4: 9910         	ldr	r1, [sp, #0x40]
700a6aa6: 9a0f         	ldr	r2, [sp, #0x3c]
700a6aa8: f04f 33ff    	mov.w	r3, #0xffffffff
700a6aac: f008 fb98    	bl	0x700af1e0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8730
700a6ab0: 900b         	str	r0, [sp, #0x2c]
700a6ab2: 980b         	ldr	r0, [sp, #0x2c]
700a6ab4: b918         	cbnz	r0, 0x700a6abe <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #0x6
700a6ab6: e7ff         	b	0x700a6ab8 <SOC_moduleSetClockFrequencyWithParent+0xd8> @ imm = #-0x2
700a6ab8: 2001         	movs	r0, #0x1
700a6aba: 9006         	str	r0, [sp, #0x18]
700a6abc: e7ff         	b	0x700a6abe <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #-0x2
700a6abe: e7ff         	b	0x700a6ac0 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #-0x2
700a6ac0: e7ff         	b	0x700a6ac2 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #-0x2
700a6ac2: 980b         	ldr	r0, [sp, #0x2c]
700a6ac4: b988         	cbnz	r0, 0x700a6aea <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #0x22
700a6ac6: e7ff         	b	0x700a6ac8 <SOC_moduleSetClockFrequencyWithParent+0xe8> @ imm = #-0x2
700a6ac8: 9811         	ldr	r0, [sp, #0x44]
700a6aca: 9910         	ldr	r1, [sp, #0x40]
700a6acc: 9a0c         	ldr	r2, [sp, #0x30]
700a6ace: 9b0d         	ldr	r3, [sp, #0x34]
700a6ad0: 46ee         	mov	lr, sp
700a6ad2: f04f 3cff    	mov.w	r12, #0xffffffff
700a6ad6: f8ce c004    	str.w	r12, [lr, #0x4]
700a6ada: f10d 0c20    	add.w	r12, sp, #0x20
700a6ade: f8ce c000    	str.w	r12, [lr]
700a6ae2: f001 fc0d    	bl	0x700a8300 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x181a
700a6ae6: 900b         	str	r0, [sp, #0x2c]
700a6ae8: e7ff         	b	0x700a6aea <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #-0x2
700a6aea: 980b         	ldr	r0, [sp, #0x2c]
700a6aec: b970         	cbnz	r0, 0x700a6b0c <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #0x1c
700a6aee: e7ff         	b	0x700a6af0 <SOC_moduleSetClockFrequencyWithParent+0x110> @ imm = #-0x2
700a6af0: 9808         	ldr	r0, [sp, #0x20]
700a6af2: 9909         	ldr	r1, [sp, #0x24]
700a6af4: 9a0c         	ldr	r2, [sp, #0x30]
700a6af6: 9b0d         	ldr	r3, [sp, #0x34]
700a6af8: 4059         	eors	r1, r3
700a6afa: ea80 0002    	eor.w	r0, r0, r2
700a6afe: 4308         	orrs	r0, r1
700a6b00: b918         	cbnz	r0, 0x700a6b0a <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #0x6
700a6b02: e7ff         	b	0x700a6b04 <SOC_moduleSetClockFrequencyWithParent+0x124> @ imm = #-0x2
700a6b04: 2001         	movs	r0, #0x1
700a6b06: 9003         	str	r0, [sp, #0xc]
700a6b08: e7ff         	b	0x700a6b0a <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #-0x2
700a6b0a: e7ff         	b	0x700a6b0c <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #-0x2
700a6b0c: 980b         	ldr	r0, [sp, #0x2c]
700a6b0e: b9d0         	cbnz	r0, 0x700a6b46 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #0x34
700a6b10: e7ff         	b	0x700a6b12 <SOC_moduleSetClockFrequencyWithParent+0x132> @ imm = #-0x2
700a6b12: 9803         	ldr	r0, [sp, #0xc]
700a6b14: 2801         	cmp	r0, #0x1
700a6b16: d111         	bne	0x700a6b3c <SOC_moduleSetClockFrequencyWithParent+0x15c> @ imm = #0x22
700a6b18: e7ff         	b	0x700a6b1a <SOC_moduleSetClockFrequencyWithParent+0x13a> @ imm = #-0x2
700a6b1a: 9811         	ldr	r0, [sp, #0x44]
700a6b1c: 9910         	ldr	r1, [sp, #0x40]
700a6b1e: 9a0c         	ldr	r2, [sp, #0x30]
700a6b20: 9b0d         	ldr	r3, [sp, #0x34]
700a6b22: 46ee         	mov	lr, sp
700a6b24: f04f 3cff    	mov.w	r12, #0xffffffff
700a6b28: f8ce c004    	str.w	r12, [lr, #0x4]
700a6b2c: f44f 7c00    	mov.w	r12, #0x200
700a6b30: f8ce c000    	str.w	r12, [lr]
700a6b34: f002 fa14    	bl	0x700a8f60 <Sciclient_pmSetModuleClkFreq> @ imm = #0x2428
700a6b38: 900b         	str	r0, [sp, #0x2c]
700a6b3a: e003         	b	0x700a6b44 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #0x6
700a6b3c: f04f 30ff    	mov.w	r0, #0xffffffff
700a6b40: 900b         	str	r0, [sp, #0x2c]
700a6b42: e7ff         	b	0x700a6b44 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #-0x2
700a6b44: e7ff         	b	0x700a6b46 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #-0x2
700a6b46: 980b         	ldr	r0, [sp, #0x2c]
700a6b48: b988         	cbnz	r0, 0x700a6b6e <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #0x22
700a6b4a: e7ff         	b	0x700a6b4c <SOC_moduleSetClockFrequencyWithParent+0x16c> @ imm = #-0x2
700a6b4c: 9805         	ldr	r0, [sp, #0x14]
700a6b4e: b968         	cbnz	r0, 0x700a6b6c <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #0x1a
700a6b50: e7ff         	b	0x700a6b52 <SOC_moduleSetClockFrequencyWithParent+0x172> @ imm = #-0x2
700a6b52: 9811         	ldr	r0, [sp, #0x44]
700a6b54: 9910         	ldr	r1, [sp, #0x40]
700a6b56: 9a05         	ldr	r2, [sp, #0x14]
700a6b58: 46ec         	mov	r12, sp
700a6b5a: f04f 33ff    	mov.w	r3, #0xffffffff
700a6b5e: f8cc 3000    	str.w	r3, [r12]
700a6b62: 2300         	movs	r3, #0x0
700a6b64: f009 f924    	bl	0x700afdb0 <Sciclient_pmModuleClkRequest> @ imm = #0x9248
700a6b68: 900b         	str	r0, [sp, #0x2c]
700a6b6a: e7ff         	b	0x700a6b6c <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #-0x2
700a6b6c: e7ff         	b	0x700a6b6e <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #-0x2
700a6b6e: 980b         	ldr	r0, [sp, #0x2c]
700a6b70: b168         	cbz	r0, 0x700a6b8e <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #0x1a
700a6b72: e7ff         	b	0x700a6b74 <SOC_moduleSetClockFrequencyWithParent+0x194> @ imm = #-0x2
700a6b74: 9806         	ldr	r0, [sp, #0x18]
700a6b76: 2801         	cmp	r0, #0x1
700a6b78: d108         	bne	0x700a6b8c <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #0x10
700a6b7a: e7ff         	b	0x700a6b7c <SOC_moduleSetClockFrequencyWithParent+0x19c> @ imm = #-0x2
700a6b7c: 9811         	ldr	r0, [sp, #0x44]
700a6b7e: 9910         	ldr	r1, [sp, #0x40]
700a6b80: 9a04         	ldr	r2, [sp, #0x10]
700a6b82: f04f 33ff    	mov.w	r3, #0xffffffff
700a6b86: f008 fb2b    	bl	0x700af1e0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8656
700a6b8a: e7ff         	b	0x700a6b8c <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #-0x2
700a6b8c: e7ff         	b	0x700a6b8e <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #-0x2
700a6b8e: 980b         	ldr	r0, [sp, #0x2c]
700a6b90: b012         	add	sp, #0x48
700a6b92: bd80         	pop	{r7, pc}
		...

700a6ba0 <UART_close>:
700a6ba0: b580         	push	{r7, lr}
700a6ba2: b08a         	sub	sp, #0x28
700a6ba4: 9009         	str	r0, [sp, #0x24]
700a6ba6: 9809         	ldr	r0, [sp, #0x24]
700a6ba8: 9008         	str	r0, [sp, #0x20]
700a6baa: 9808         	ldr	r0, [sp, #0x20]
700a6bac: 2800         	cmp	r0, #0x0
700a6bae: f000 80ce    	beq.w	0x700a6d4e <UART_close+0x1ae> @ imm = #0x19c
700a6bb2: e7ff         	b	0x700a6bb4 <UART_close+0x14> @ imm = #-0x2
700a6bb4: 9808         	ldr	r0, [sp, #0x20]
700a6bb6: 6840         	ldr	r0, [r0, #0x4]
700a6bb8: 2800         	cmp	r0, #0x0
700a6bba: f000 80c8    	beq.w	0x700a6d4e <UART_close+0x1ae> @ imm = #0x190
700a6bbe: e7ff         	b	0x700a6bc0 <UART_close+0x20> @ imm = #-0x2
700a6bc0: 9808         	ldr	r0, [sp, #0x20]
700a6bc2: 6840         	ldr	r0, [r0, #0x4]
700a6bc4: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a6bc8: 2800         	cmp	r0, #0x0
700a6bca: f000 80c0    	beq.w	0x700a6d4e <UART_close+0x1ae> @ imm = #0x180
700a6bce: e7ff         	b	0x700a6bd0 <UART_close+0x30> @ imm = #-0x2
700a6bd0: 9808         	ldr	r0, [sp, #0x20]
700a6bd2: 6840         	ldr	r0, [r0, #0x4]
700a6bd4: 9007         	str	r0, [sp, #0x1c]
700a6bd6: 9808         	ldr	r0, [sp, #0x20]
700a6bd8: 6800         	ldr	r0, [r0]
700a6bda: 9006         	str	r0, [sp, #0x18]
700a6bdc: 9907         	ldr	r1, [sp, #0x1c]
700a6bde: f501 7022    	add.w	r0, r1, #0x288
700a6be2: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a6be6: 9807         	ldr	r0, [sp, #0x1c]
700a6be8: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a6bec: 9005         	str	r0, [sp, #0x14]
700a6bee: 9807         	ldr	r0, [sp, #0x1c]
700a6bf0: 2800         	cmp	r0, #0x0
700a6bf2: bf18         	it	ne
700a6bf4: 2001         	movne	r0, #0x1
700a6bf6: f647 119f    	movw	r1, #0x799f
700a6bfa: f2c7 010b    	movt	r1, #0x700b
700a6bfe: 466a         	mov	r2, sp
700a6c00: 6011         	str	r1, [r2]
700a6c02: f647 11fa    	movw	r1, #0x79fa
700a6c06: f2c7 010b    	movt	r1, #0x700b
700a6c0a: 9101         	str	r1, [sp, #0x4]
700a6c0c: f647 22f3    	movw	r2, #0x7af3
700a6c10: f2c7 020b    	movt	r2, #0x700b
700a6c14: 9202         	str	r2, [sp, #0x8]
700a6c16: f240 13c5    	movw	r3, #0x1c5
700a6c1a: f009 ff99    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x9f32
700a6c1e: 9901         	ldr	r1, [sp, #0x4]
700a6c20: 9a02         	ldr	r2, [sp, #0x8]
700a6c22: 9806         	ldr	r0, [sp, #0x18]
700a6c24: 2800         	cmp	r0, #0x0
700a6c26: bf18         	it	ne
700a6c28: 2001         	movne	r0, #0x1
700a6c2a: f647 13e8    	movw	r3, #0x79e8
700a6c2e: f2c7 030b    	movt	r3, #0x700b
700a6c32: 46ec         	mov	r12, sp
700a6c34: f8cc 3000    	str.w	r3, [r12]
700a6c38: f44f 73e3    	mov.w	r3, #0x1c6
700a6c3c: f009 ff88    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x9f10
700a6c40: 9901         	ldr	r1, [sp, #0x4]
700a6c42: 9a02         	ldr	r2, [sp, #0x8]
700a6c44: f248 03b8    	movw	r3, #0x80b8
700a6c48: f2c7 030b    	movt	r3, #0x700b
700a6c4c: f853 0b04    	ldr	r0, [r3], #4
700a6c50: 9303         	str	r3, [sp, #0xc]
700a6c52: 2800         	cmp	r0, #0x0
700a6c54: bf18         	it	ne
700a6c56: 2001         	movne	r0, #0x1
700a6c58: f247 7371    	movw	r3, #0x7771
700a6c5c: f2c7 030b    	movt	r3, #0x700b
700a6c60: 46ec         	mov	r12, sp
700a6c62: f8cc 3000    	str.w	r3, [r12]
700a6c66: f44f 73e4    	mov.w	r3, #0x1c8
700a6c6a: f009 ff71    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x9ee2
700a6c6e: 9803         	ldr	r0, [sp, #0xc]
700a6c70: f04f 31ff    	mov.w	r1, #0xffffffff
700a6c74: f00b fc54    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0xb8a8
700a6c78: 9809         	ldr	r0, [sp, #0x24]
700a6c7a: f006 fef9    	bl	0x700ada70 <UART_flushTxFifo> @ imm = #0x6df2
700a6c7e: 9806         	ldr	r0, [sp, #0x18]
700a6c80: 6800         	ldr	r0, [r0]
700a6c82: 2107         	movs	r1, #0x7
700a6c84: 9104         	str	r1, [sp, #0x10]
700a6c86: f005 ff6b    	bl	0x700acb60 <UART_intrDisable> @ imm = #0x5ed6
700a6c8a: 9806         	ldr	r0, [sp, #0x18]
700a6c8c: 6800         	ldr	r0, [r0]
700a6c8e: 2102         	movs	r1, #0x2
700a6c90: f00d fd0e    	bl	0x700b46b0 <UART_intr2Disable> @ imm = #0xda1c
700a6c94: 9904         	ldr	r1, [sp, #0x10]
700a6c96: 9806         	ldr	r0, [sp, #0x18]
700a6c98: 6800         	ldr	r0, [r0]
700a6c9a: f00d fd51    	bl	0x700b4740 <UART_operatingModeSelect> @ imm = #0xdaa2
700a6c9e: 9807         	ldr	r0, [sp, #0x1c]
700a6ca0: 6b00         	ldr	r0, [r0, #0x30]
700a6ca2: 2803         	cmp	r0, #0x3
700a6ca4: d104         	bne	0x700a6cb0 <UART_close+0x110> @ imm = #0x8
700a6ca6: e7ff         	b	0x700a6ca8 <UART_close+0x108> @ imm = #-0x2
700a6ca8: 9805         	ldr	r0, [sp, #0x14]
700a6caa: f00a ffd1    	bl	0x700b1c50 <UART_lld_deInitDma> @ imm = #0xafa2
700a6cae: e003         	b	0x700a6cb8 <UART_close+0x118> @ imm = #0x6
700a6cb0: 9805         	ldr	r0, [sp, #0x14]
700a6cb2: f00b fc65    	bl	0x700b2580 <UART_lld_deInit> @ imm = #0xb8ca
700a6cb6: e7ff         	b	0x700a6cb8 <UART_close+0x118> @ imm = #-0x2
700a6cb8: 9807         	ldr	r0, [sp, #0x1c]
700a6cba: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a6cbe: b148         	cbz	r0, 0x700a6cd4 <UART_close+0x134> @ imm = #0x12
700a6cc0: e7ff         	b	0x700a6cc2 <UART_close+0x122> @ imm = #-0x2
700a6cc2: 9807         	ldr	r0, [sp, #0x1c]
700a6cc4: 308c         	adds	r0, #0x8c
700a6cc6: f00d f9bb    	bl	0x700b4040 <SemaphoreP_destruct> @ imm = #0xd376
700a6cca: 9907         	ldr	r1, [sp, #0x1c]
700a6ccc: 2000         	movs	r0, #0x0
700a6cce: f8c1 0088    	str.w	r0, [r1, #0x88]
700a6cd2: e7ff         	b	0x700a6cd4 <UART_close+0x134> @ imm = #-0x2
700a6cd4: 9807         	ldr	r0, [sp, #0x1c]
700a6cd6: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a6cda: b160         	cbz	r0, 0x700a6cf6 <UART_close+0x156> @ imm = #0x18
700a6cdc: e7ff         	b	0x700a6cde <UART_close+0x13e> @ imm = #-0x2
700a6cde: 9807         	ldr	r0, [sp, #0x1c]
700a6ce0: f500 7094    	add.w	r0, r0, #0x128
700a6ce4: f00d f9ac    	bl	0x700b4040 <SemaphoreP_destruct> @ imm = #0xd358
700a6ce8: 9907         	ldr	r1, [sp, #0x1c]
700a6cea: 2000         	movs	r0, #0x0
700a6cec: f8c1 0124    	str.w	r0, [r1, #0x124]
700a6cf0: 9905         	ldr	r1, [sp, #0x14]
700a6cf2: 6588         	str	r0, [r1, #0x58]
700a6cf4: e7ff         	b	0x700a6cf6 <UART_close+0x156> @ imm = #-0x2
700a6cf6: 9807         	ldr	r0, [sp, #0x1c]
700a6cf8: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a6cfc: b160         	cbz	r0, 0x700a6d18 <UART_close+0x178> @ imm = #0x18
700a6cfe: e7ff         	b	0x700a6d00 <UART_close+0x160> @ imm = #-0x2
700a6d00: 9807         	ldr	r0, [sp, #0x1c]
700a6d02: f500 70e2    	add.w	r0, r0, #0x1c4
700a6d06: f00d f99b    	bl	0x700b4040 <SemaphoreP_destruct> @ imm = #0xd336
700a6d0a: 9907         	ldr	r1, [sp, #0x1c]
700a6d0c: 2000         	movs	r0, #0x0
700a6d0e: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a6d12: 9905         	ldr	r1, [sp, #0x14]
700a6d14: 65c8         	str	r0, [r1, #0x5c]
700a6d16: e7ff         	b	0x700a6d18 <UART_close+0x178> @ imm = #-0x2
700a6d18: 9807         	ldr	r0, [sp, #0x1c]
700a6d1a: f8d0 025c    	ldr.w	r0, [r0, #0x25c]
700a6d1e: b150         	cbz	r0, 0x700a6d36 <UART_close+0x196> @ imm = #0x14
700a6d20: e7ff         	b	0x700a6d22 <UART_close+0x182> @ imm = #-0x2
700a6d22: 9807         	ldr	r0, [sp, #0x1c]
700a6d24: f500 7018    	add.w	r0, r0, #0x260
700a6d28: f00e fe2a    	bl	0x700b5980 <HwiP_destruct> @ imm = #0xec54
700a6d2c: 9907         	ldr	r1, [sp, #0x1c]
700a6d2e: 2000         	movs	r0, #0x0
700a6d30: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a6d34: e7ff         	b	0x700a6d36 <UART_close+0x196> @ imm = #-0x2
700a6d36: 9907         	ldr	r1, [sp, #0x1c]
700a6d38: 2000         	movs	r0, #0x0
700a6d3a: f8c1 0084    	str.w	r0, [r1, #0x84]
700a6d3e: f248 00b8    	movw	r0, #0x80b8
700a6d42: f2c7 000b    	movt	r0, #0x700b
700a6d46: 3004         	adds	r0, #0x4
700a6d48: f00c fc7a    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0xc8f4
700a6d4c: e7ff         	b	0x700a6d4e <UART_close+0x1ae> @ imm = #-0x2
700a6d4e: b00a         	add	sp, #0x28
700a6d50: bd80         	pop	{r7, pc}
		...
700a6d5e: 0000         	movs	r0, r0

700a6d60 <UART_write>:
700a6d60: b580         	push	{r7, lr}
700a6d62: b08e         	sub	sp, #0x38
700a6d64: 900d         	str	r0, [sp, #0x34]
700a6d66: 910c         	str	r1, [sp, #0x30]
700a6d68: 2000         	movs	r0, #0x0
700a6d6a: 900b         	str	r0, [sp, #0x2c]
700a6d6c: 900a         	str	r0, [sp, #0x28]
700a6d6e: 980d         	ldr	r0, [sp, #0x34]
700a6d70: b118         	cbz	r0, 0x700a6d7a <UART_write+0x1a> @ imm = #0x6
700a6d72: e7ff         	b	0x700a6d74 <UART_write+0x14> @ imm = #-0x2
700a6d74: 980c         	ldr	r0, [sp, #0x30]
700a6d76: b920         	cbnz	r0, 0x700a6d82 <UART_write+0x22> @ imm = #0x8
700a6d78: e7ff         	b	0x700a6d7a <UART_write+0x1a> @ imm = #-0x2
700a6d7a: f04f 30ff    	mov.w	r0, #0xffffffff
700a6d7e: 900b         	str	r0, [sp, #0x2c]
700a6d80: e7ff         	b	0x700a6d82 <UART_write+0x22> @ imm = #-0x2
700a6d82: 980b         	ldr	r0, [sp, #0x2c]
700a6d84: 2800         	cmp	r0, #0x0
700a6d86: d141         	bne	0x700a6e0c <UART_write+0xac> @ imm = #0x82
700a6d88: e7ff         	b	0x700a6d8a <UART_write+0x2a> @ imm = #-0x2
700a6d8a: 980d         	ldr	r0, [sp, #0x34]
700a6d8c: 9009         	str	r0, [sp, #0x24]
700a6d8e: 9809         	ldr	r0, [sp, #0x24]
700a6d90: 6840         	ldr	r0, [r0, #0x4]
700a6d92: 9008         	str	r0, [sp, #0x20]
700a6d94: 9809         	ldr	r0, [sp, #0x24]
700a6d96: 6800         	ldr	r0, [r0]
700a6d98: 9007         	str	r0, [sp, #0x1c]
700a6d9a: 9809         	ldr	r0, [sp, #0x24]
700a6d9c: 6840         	ldr	r0, [r0, #0x4]
700a6d9e: 3004         	adds	r0, #0x4
700a6da0: 9006         	str	r0, [sp, #0x18]
700a6da2: 9808         	ldr	r0, [sp, #0x20]
700a6da4: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a6da8: 9004         	str	r0, [sp, #0x10]
700a6daa: 980c         	ldr	r0, [sp, #0x30]
700a6dac: 9908         	ldr	r1, [sp, #0x20]
700a6dae: f8c1 0080    	str.w	r0, [r1, #0x80]
700a6db2: 9808         	ldr	r0, [sp, #0x20]
700a6db4: 2800         	cmp	r0, #0x0
700a6db6: bf18         	it	ne
700a6db8: 2001         	movne	r0, #0x1
700a6dba: f647 119f    	movw	r1, #0x799f
700a6dbe: f2c7 010b    	movt	r1, #0x700b
700a6dc2: 466a         	mov	r2, sp
700a6dc4: 6011         	str	r1, [r2]
700a6dc6: f647 11fa    	movw	r1, #0x79fa
700a6dca: f2c7 010b    	movt	r1, #0x700b
700a6dce: 9101         	str	r1, [sp, #0x4]
700a6dd0: f647 22e8    	movw	r2, #0x7ae8
700a6dd4: f2c7 020b    	movt	r2, #0x700b
700a6dd8: 9202         	str	r2, [sp, #0x8]
700a6dda: f44f 7305    	mov.w	r3, #0x214
700a6dde: f009 feb7    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x9d6e
700a6de2: 9901         	ldr	r1, [sp, #0x4]
700a6de4: 9a02         	ldr	r2, [sp, #0x8]
700a6de6: 9807         	ldr	r0, [sp, #0x1c]
700a6de8: 2800         	cmp	r0, #0x0
700a6dea: bf18         	it	ne
700a6dec: 2001         	movne	r0, #0x1
700a6dee: f647 13e8    	movw	r3, #0x79e8
700a6df2: f2c7 030b    	movt	r3, #0x700b
700a6df6: 46ec         	mov	r12, sp
700a6df8: f8cc 3000    	str.w	r3, [r12]
700a6dfc: f240 2315    	movw	r3, #0x215
700a6e00: f009 fea6    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x9d4c
700a6e04: 980c         	ldr	r0, [sp, #0x30]
700a6e06: 6900         	ldr	r0, [r0, #0x10]
700a6e08: 9003         	str	r0, [sp, #0xc]
700a6e0a: e7ff         	b	0x700a6e0c <UART_write+0xac> @ imm = #-0x2
700a6e0c: 980b         	ldr	r0, [sp, #0x2c]
700a6e0e: b950         	cbnz	r0, 0x700a6e26 <UART_write+0xc6> @ imm = #0x14
700a6e10: e7ff         	b	0x700a6e12 <UART_write+0xb2> @ imm = #-0x2
700a6e12: 9806         	ldr	r0, [sp, #0x18]
700a6e14: 6b80         	ldr	r0, [r0, #0x38]
700a6e16: 2801         	cmp	r0, #0x1
700a6e18: d104         	bne	0x700a6e24 <UART_write+0xc4> @ imm = #0x8
700a6e1a: e7ff         	b	0x700a6e1c <UART_write+0xbc> @ imm = #-0x2
700a6e1c: f04f 30ff    	mov.w	r0, #0xffffffff
700a6e20: 900b         	str	r0, [sp, #0x2c]
700a6e22: e7ff         	b	0x700a6e24 <UART_write+0xc4> @ imm = #-0x2
700a6e24: e7ff         	b	0x700a6e26 <UART_write+0xc6> @ imm = #-0x2
700a6e26: 980b         	ldr	r0, [sp, #0x2c]
700a6e28: 2800         	cmp	r0, #0x0
700a6e2a: d16b         	bne	0x700a6f04 <UART_write+0x1a4> @ imm = #0xd6
700a6e2c: e7ff         	b	0x700a6e2e <UART_write+0xce> @ imm = #-0x2
700a6e2e: f00f e8a2    	blx	0x700b5f74 <HwiP_disable> @ imm = #0xf144
700a6e32: 9005         	str	r0, [sp, #0x14]
700a6e34: 9805         	ldr	r0, [sp, #0x14]
700a6e36: f00f e8be    	blx	0x700b5fb4 <HwiP_restore> @ imm = #0xf17c
700a6e3a: 9904         	ldr	r1, [sp, #0x10]
700a6e3c: 2001         	movs	r0, #0x1
700a6e3e: 6548         	str	r0, [r1, #0x54]
700a6e40: 9806         	ldr	r0, [sp, #0x18]
700a6e42: 6ac0         	ldr	r0, [r0, #0x2c]
700a6e44: 2801         	cmp	r0, #0x1
700a6e46: d005         	beq	0x700a6e54 <UART_write+0xf4> @ imm = #0xa
700a6e48: e7ff         	b	0x700a6e4a <UART_write+0xea> @ imm = #-0x2
700a6e4a: 9806         	ldr	r0, [sp, #0x18]
700a6e4c: 6ac0         	ldr	r0, [r0, #0x2c]
700a6e4e: 2803         	cmp	r0, #0x3
700a6e50: d149         	bne	0x700a6ee6 <UART_write+0x186> @ imm = #0x92
700a6e52: e7ff         	b	0x700a6e54 <UART_write+0xf4> @ imm = #-0x2
700a6e54: 9806         	ldr	r0, [sp, #0x18]
700a6e56: 6ac0         	ldr	r0, [r0, #0x2c]
700a6e58: 2801         	cmp	r0, #0x1
700a6e5a: d109         	bne	0x700a6e70 <UART_write+0x110> @ imm = #0x12
700a6e5c: e7ff         	b	0x700a6e5e <UART_write+0xfe> @ imm = #-0x2
700a6e5e: 9804         	ldr	r0, [sp, #0x10]
700a6e60: 9a0c         	ldr	r2, [sp, #0x30]
700a6e62: 6811         	ldr	r1, [r2]
700a6e64: 6852         	ldr	r2, [r2, #0x4]
700a6e66: ab03         	add	r3, sp, #0xc
700a6e68: f006 fcca    	bl	0x700ad800 <UART_lld_writeIntr> @ imm = #0x6994
700a6e6c: 900b         	str	r0, [sp, #0x2c]
700a6e6e: e008         	b	0x700a6e82 <UART_write+0x122> @ imm = #0x10
700a6e70: 9804         	ldr	r0, [sp, #0x10]
700a6e72: 9a0c         	ldr	r2, [sp, #0x30]
700a6e74: 6811         	ldr	r1, [r2]
700a6e76: 6852         	ldr	r2, [r2, #0x4]
700a6e78: ab03         	add	r3, sp, #0xc
700a6e7a: f006 fb21    	bl	0x700ad4c0 <UART_lld_writeDma> @ imm = #0x6642
700a6e7e: 900b         	str	r0, [sp, #0x2c]
700a6e80: e7ff         	b	0x700a6e82 <UART_write+0x122> @ imm = #-0x2
700a6e82: 980b         	ldr	r0, [sp, #0x2c]
700a6e84: bb70         	cbnz	r0, 0x700a6ee4 <UART_write+0x184> @ imm = #0x5c
700a6e86: e7ff         	b	0x700a6e88 <UART_write+0x128> @ imm = #-0x2
700a6e88: 9808         	ldr	r0, [sp, #0x20]
700a6e8a: 69c0         	ldr	r0, [r0, #0x1c]
700a6e8c: bb30         	cbnz	r0, 0x700a6edc <UART_write+0x17c> @ imm = #0x4c
700a6e8e: e7ff         	b	0x700a6e90 <UART_write+0x130> @ imm = #-0x2
700a6e90: 9808         	ldr	r0, [sp, #0x20]
700a6e92: f500 70e2    	add.w	r0, r0, #0x1c4
700a6e96: 990c         	ldr	r1, [sp, #0x30]
700a6e98: 6889         	ldr	r1, [r1, #0x8]
700a6e9a: f00b fb41    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0xb682
700a6e9e: 900a         	str	r0, [sp, #0x28]
700a6ea0: 980a         	ldr	r0, [sp, #0x28]
700a6ea2: b960         	cbnz	r0, 0x700a6ebe <UART_write+0x15e> @ imm = #0x18
700a6ea4: e7ff         	b	0x700a6ea6 <UART_write+0x146> @ imm = #-0x2
700a6ea6: 980c         	ldr	r0, [sp, #0x30]
700a6ea8: 68c0         	ldr	r0, [r0, #0xc]
700a6eaa: b918         	cbnz	r0, 0x700a6eb4 <UART_write+0x154> @ imm = #0x6
700a6eac: e7ff         	b	0x700a6eae <UART_write+0x14e> @ imm = #-0x2
700a6eae: 2000         	movs	r0, #0x0
700a6eb0: 900b         	str	r0, [sp, #0x2c]
700a6eb2: e003         	b	0x700a6ebc <UART_write+0x15c> @ imm = #0x6
700a6eb4: f04f 30ff    	mov.w	r0, #0xffffffff
700a6eb8: 900b         	str	r0, [sp, #0x2c]
700a6eba: e7ff         	b	0x700a6ebc <UART_write+0x15c> @ imm = #-0x2
700a6ebc: e00d         	b	0x700a6eda <UART_write+0x17a> @ imm = #0x1a
700a6ebe: 990c         	ldr	r1, [sp, #0x30]
700a6ec0: f06f 0001    	mvn	r0, #0x1
700a6ec4: 60c8         	str	r0, [r1, #0xc]
700a6ec6: 9804         	ldr	r0, [sp, #0x10]
700a6ec8: f009 f8da    	bl	0x700b0080 <UART_writeCancelNoCB> @ imm = #0x91b4
700a6ecc: 9904         	ldr	r1, [sp, #0x10]
700a6ece: 2000         	movs	r0, #0x0
700a6ed0: 63c8         	str	r0, [r1, #0x3c]
700a6ed2: f04f 30ff    	mov.w	r0, #0xffffffff
700a6ed6: 900b         	str	r0, [sp, #0x2c]
700a6ed8: e7ff         	b	0x700a6eda <UART_write+0x17a> @ imm = #-0x2
700a6eda: e002         	b	0x700a6ee2 <UART_write+0x182> @ imm = #0x4
700a6edc: 2000         	movs	r0, #0x0
700a6ede: 900b         	str	r0, [sp, #0x2c]
700a6ee0: e7ff         	b	0x700a6ee2 <UART_write+0x182> @ imm = #-0x2
700a6ee2: e7ff         	b	0x700a6ee4 <UART_write+0x184> @ imm = #-0x2
700a6ee4: e00d         	b	0x700a6f02 <UART_write+0x1a2> @ imm = #0x1a
700a6ee6: 9804         	ldr	r0, [sp, #0x10]
700a6ee8: 9b0c         	ldr	r3, [sp, #0x30]
700a6eea: 6819         	ldr	r1, [r3]
700a6eec: 685a         	ldr	r2, [r3, #0x4]
700a6eee: 689b         	ldr	r3, [r3, #0x8]
700a6ef0: 46ee         	mov	lr, sp
700a6ef2: f10d 0c0c    	add.w	r12, sp, #0xc
700a6ef6: f8ce c000    	str.w	r12, [lr]
700a6efa: f006 f861    	bl	0x700acfc0 <UART_lld_write> @ imm = #0x60c2
700a6efe: 900b         	str	r0, [sp, #0x2c]
700a6f00: e7ff         	b	0x700a6f02 <UART_write+0x1a2> @ imm = #-0x2
700a6f02: e7ff         	b	0x700a6f04 <UART_write+0x1a4> @ imm = #-0x2
700a6f04: 980b         	ldr	r0, [sp, #0x2c]
700a6f06: b00e         	add	sp, #0x38
700a6f08: bd80         	pop	{r7, pc}
700a6f0a: 0000         	movs	r0, r0
700a6f0c: 0000         	movs	r0, r0
700a6f0e: 0000         	movs	r0, r0

700a6f10 <Sciclient_rmClearInterruptRoute>:
700a6f10: b580         	push	{r7, lr}
700a6f12: b08e         	sub	sp, #0x38
700a6f14: 900d         	str	r0, [sp, #0x34]
700a6f16: 910c         	str	r1, [sp, #0x30]
700a6f18: 920b         	str	r2, [sp, #0x2c]
700a6f1a: 2000         	movs	r0, #0x0
700a6f1c: 9001         	str	r0, [sp, #0x4]
700a6f1e: 900a         	str	r0, [sp, #0x28]
700a6f20: f241 0101    	movw	r1, #0x1001
700a6f24: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a6f28: 9008         	str	r0, [sp, #0x20]
700a6f2a: 9007         	str	r0, [sp, #0x1c]
700a6f2c: 9006         	str	r0, [sp, #0x18]
700a6f2e: 9005         	str	r0, [sp, #0x14]
700a6f30: 9004         	str	r0, [sp, #0x10]
700a6f32: 9003         	str	r0, [sp, #0xc]
700a6f34: 9002         	str	r0, [sp, #0x8]
700a6f36: 980d         	ldr	r0, [sp, #0x34]
700a6f38: b118         	cbz	r0, 0x700a6f42 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #0x6
700a6f3a: e7ff         	b	0x700a6f3c <Sciclient_rmClearInterruptRoute+0x2c> @ imm = #-0x2
700a6f3c: 980c         	ldr	r0, [sp, #0x30]
700a6f3e: b920         	cbnz	r0, 0x700a6f4a <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #0x8
700a6f40: e7ff         	b	0x700a6f42 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #-0x2
700a6f42: f06f 0001    	mvn	r0, #0x1
700a6f46: 900a         	str	r0, [sp, #0x28]
700a6f48: e7ff         	b	0x700a6f4a <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #-0x2
700a6f4a: 980a         	ldr	r0, [sp, #0x28]
700a6f4c: b968         	cbnz	r0, 0x700a6f6a <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0x1a
700a6f4e: e7ff         	b	0x700a6f50 <Sciclient_rmClearInterruptRoute+0x40> @ imm = #-0x2
700a6f50: 980d         	ldr	r0, [sp, #0x34]
700a6f52: 6880         	ldr	r0, [r0, #0x8]
700a6f54: f04f 4100    	mov.w	r1, #0x80000000
700a6f58: f00d fb62    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0xd6c4
700a6f5c: b128         	cbz	r0, 0x700a6f6a <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0xa
700a6f5e: e7ff         	b	0x700a6f60 <Sciclient_rmClearInterruptRoute+0x50> @ imm = #-0x2
700a6f60: 980d         	ldr	r0, [sp, #0x34]
700a6f62: 7ec0         	ldrb	r0, [r0, #0x1b]
700a6f64: f88d 0025    	strb.w	r0, [sp, #0x25]
700a6f68: e00f         	b	0x700a6f8a <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #0x1e
700a6f6a: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a6f6e: f006 f907    	bl	0x700ad180 <Sciclient_getCurrentContext> @ imm = #0x620e
700a6f72: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a6f76: f646 5040    	movw	r0, #0x6d40
700a6f7a: f2c7 000b    	movt	r0, #0x700b
700a6f7e: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a6f82: 6840         	ldr	r0, [r0, #0x4]
700a6f84: f88d 0025    	strb.w	r0, [sp, #0x25]
700a6f88: e7ff         	b	0x700a6f8a <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #-0x2
700a6f8a: 980a         	ldr	r0, [sp, #0x28]
700a6f8c: b960         	cbnz	r0, 0x700a6fa8 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0x18
700a6f8e: e7ff         	b	0x700a6f90 <Sciclient_rmClearInterruptRoute+0x80> @ imm = #-0x2
700a6f90: 980d         	ldr	r0, [sp, #0x34]
700a6f92: 6880         	ldr	r0, [r0, #0x8]
700a6f94: 2104         	movs	r1, #0x4
700a6f96: f00d fb43    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0xd686
700a6f9a: b128         	cbz	r0, 0x700a6fa8 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0xa
700a6f9c: e7ff         	b	0x700a6f9e <Sciclient_rmClearInterruptRoute+0x8e> @ imm = #-0x2
700a6f9e: 980d         	ldr	r0, [sp, #0x34]
700a6fa0: 8a80         	ldrh	r0, [r0, #0x14]
700a6fa2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a6fa6: e003         	b	0x700a6fb0 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #0x6
700a6fa8: 20ff         	movs	r0, #0xff
700a6faa: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a6fae: e7ff         	b	0x700a6fb0 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #-0x2
700a6fb0: 980a         	ldr	r0, [sp, #0x28]
700a6fb2: 2800         	cmp	r0, #0x0
700a6fb4: d175         	bne	0x700a70a2 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #0xea
700a6fb6: e7ff         	b	0x700a6fb8 <Sciclient_rmClearInterruptRoute+0xa8> @ imm = #-0x2
700a6fb8: 980d         	ldr	r0, [sp, #0x34]
700a6fba: 6880         	ldr	r0, [r0, #0x8]
700a6fbc: 9002         	str	r0, [sp, #0x8]
700a6fbe: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a6fc2: f88d 000c    	strb.w	r0, [sp, #0xc]
700a6fc6: 980d         	ldr	r0, [sp, #0x34]
700a6fc8: 8980         	ldrh	r0, [r0, #0xc]
700a6fca: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a6fce: 980d         	ldr	r0, [sp, #0x34]
700a6fd0: 89c0         	ldrh	r0, [r0, #0xe]
700a6fd2: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a6fd6: 980d         	ldr	r0, [sp, #0x34]
700a6fd8: 8a00         	ldrh	r0, [r0, #0x10]
700a6fda: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a6fde: 980d         	ldr	r0, [sp, #0x34]
700a6fe0: 8a40         	ldrh	r0, [r0, #0x12]
700a6fe2: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a6fe6: 980d         	ldr	r0, [sp, #0x34]
700a6fe8: 8b00         	ldrh	r0, [r0, #0x18]
700a6fea: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a6fee: 980d         	ldr	r0, [sp, #0x34]
700a6ff0: 8ac0         	ldrh	r0, [r0, #0x16]
700a6ff2: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a6ff6: 980d         	ldr	r0, [sp, #0x34]
700a6ff8: 7e80         	ldrb	r0, [r0, #0x1a]
700a6ffa: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a6ffe: 9802         	ldr	r0, [sp, #0x8]
700a7000: f00a fbfe    	bl	0x700b1800 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0xa7fc
700a7004: b310         	cbz	r0, 0x700a704c <Sciclient_rmClearInterruptRoute+0x13c> @ imm = #0x44
700a7006: e7ff         	b	0x700a7008 <Sciclient_rmClearInterruptRoute+0xf8> @ imm = #-0x2
700a7008: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a700c: f00d f9e8    	bl	0x700b43e0 <Sciclient_rmIaIsIa> @ imm = #0xd3d0
700a7010: b168         	cbz	r0, 0x700a702e <Sciclient_rmClearInterruptRoute+0x11e> @ imm = #0x1a
700a7012: e7ff         	b	0x700a7014 <Sciclient_rmClearInterruptRoute+0x104> @ imm = #-0x2
700a7014: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a7018: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a701c: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a7020: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7024: a802         	add	r0, sp, #0x8
700a7026: f00b fbfb    	bl	0x700b2820 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb7f6
700a702a: 900a         	str	r0, [sp, #0x28]
700a702c: e00d         	b	0x700a704a <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #0x1a
700a702e: a802         	add	r0, sp, #0x8
700a7030: f7fb fdf6    	bl	0x700a2c20 <Sciclient_rmIrqGetRoute> @ imm = #-0x4414
700a7034: 900a         	str	r0, [sp, #0x28]
700a7036: 980a         	ldr	r0, [sp, #0x28]
700a7038: b930         	cbnz	r0, 0x700a7048 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #0xc
700a703a: e7ff         	b	0x700a703c <Sciclient_rmClearInterruptRoute+0x12c> @ imm = #-0x2
700a703c: a802         	add	r0, sp, #0x8
700a703e: 2100         	movs	r1, #0x0
700a7040: f000 f906    	bl	0x700a7250 <Sciclient_rmIrqDeleteRoute> @ imm = #0x20c
700a7044: 900a         	str	r0, [sp, #0x28]
700a7046: e7ff         	b	0x700a7048 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #-0x2
700a7048: e7ff         	b	0x700a704a <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #-0x2
700a704a: e029         	b	0x700a70a0 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #0x52
700a704c: 9802         	ldr	r0, [sp, #0x8]
700a704e: f00a fb9f    	bl	0x700b1790 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0xa73e
700a7052: b928         	cbnz	r0, 0x700a7060 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #0xa
700a7054: e7ff         	b	0x700a7056 <Sciclient_rmClearInterruptRoute+0x146> @ imm = #-0x2
700a7056: 9802         	ldr	r0, [sp, #0x8]
700a7058: f00a fc0a    	bl	0x700b1870 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0xa814
700a705c: b128         	cbz	r0, 0x700a706a <Sciclient_rmClearInterruptRoute+0x15a> @ imm = #0xa
700a705e: e7ff         	b	0x700a7060 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #-0x2
700a7060: a802         	add	r0, sp, #0x8
700a7062: f002 fd3d    	bl	0x700a9ae0 <Sciclient_rmIrqVintDelete> @ imm = #0x2a7a
700a7066: 900a         	str	r0, [sp, #0x28]
700a7068: e019         	b	0x700a709e <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #0x32
700a706a: 9802         	ldr	r0, [sp, #0x8]
700a706c: f00a fc70    	bl	0x700b1950 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa8e0
700a7070: b128         	cbz	r0, 0x700a707e <Sciclient_rmClearInterruptRoute+0x16e> @ imm = #0xa
700a7072: e7ff         	b	0x700a7074 <Sciclient_rmClearInterruptRoute+0x164> @ imm = #-0x2
700a7074: a802         	add	r0, sp, #0x8
700a7076: f00b fbd3    	bl	0x700b2820 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb7a6
700a707a: 900a         	str	r0, [sp, #0x28]
700a707c: e00e         	b	0x700a709c <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #0x1c
700a707e: 9802         	ldr	r0, [sp, #0x8]
700a7080: f00a fc2e    	bl	0x700b18e0 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa85c
700a7084: b128         	cbz	r0, 0x700a7092 <Sciclient_rmClearInterruptRoute+0x182> @ imm = #0xa
700a7086: e7ff         	b	0x700a7088 <Sciclient_rmClearInterruptRoute+0x178> @ imm = #-0x2
700a7088: a802         	add	r0, sp, #0x8
700a708a: f00c fdf9    	bl	0x700b3c80 <Sciclient_rmIrqClearOesRegister> @ imm = #0xcbf2
700a708e: 900a         	str	r0, [sp, #0x28]
700a7090: e003         	b	0x700a709a <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #0x6
700a7092: f06f 0001    	mvn	r0, #0x1
700a7096: 900a         	str	r0, [sp, #0x28]
700a7098: e7ff         	b	0x700a709a <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #-0x2
700a709a: e7ff         	b	0x700a709c <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #-0x2
700a709c: e7ff         	b	0x700a709e <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #-0x2
700a709e: e7ff         	b	0x700a70a0 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #-0x2
700a70a0: e7ff         	b	0x700a70a2 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #-0x2
700a70a2: 980a         	ldr	r0, [sp, #0x28]
700a70a4: b00e         	add	sp, #0x38
700a70a6: bd80         	pop	{r7, pc}
		...

700a70b0 <Udma_chConfigTx>:
700a70b0: b580         	push	{r7, lr}
700a70b2: b090         	sub	sp, #0x40
700a70b4: 900f         	str	r0, [sp, #0x3c]
700a70b6: 910e         	str	r1, [sp, #0x38]
700a70b8: 2000         	movs	r0, #0x0
700a70ba: 900d         	str	r0, [sp, #0x34]
700a70bc: 980f         	ldr	r0, [sp, #0x3c]
700a70be: 900b         	str	r0, [sp, #0x2c]
700a70c0: 980b         	ldr	r0, [sp, #0x2c]
700a70c2: b178         	cbz	r0, 0x700a70e4 <Udma_chConfigTx+0x34> @ imm = #0x1e
700a70c4: e7ff         	b	0x700a70c6 <Udma_chConfigTx+0x16> @ imm = #-0x2
700a70c6: 980b         	ldr	r0, [sp, #0x2c]
700a70c8: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a70cc: f64a 31cd    	movw	r1, #0xabcd
700a70d0: f6ca 31dc    	movt	r1, #0xabdc
700a70d4: 4288         	cmp	r0, r1
700a70d6: d105         	bne	0x700a70e4 <Udma_chConfigTx+0x34> @ imm = #0xa
700a70d8: e7ff         	b	0x700a70da <Udma_chConfigTx+0x2a> @ imm = #-0x2
700a70da: 980b         	ldr	r0, [sp, #0x2c]
700a70dc: 7800         	ldrb	r0, [r0]
700a70de: 07c0         	lsls	r0, r0, #0x1f
700a70e0: b920         	cbnz	r0, 0x700a70ec <Udma_chConfigTx+0x3c> @ imm = #0x8
700a70e2: e7ff         	b	0x700a70e4 <Udma_chConfigTx+0x34> @ imm = #-0x2
700a70e4: f06f 0001    	mvn	r0, #0x1
700a70e8: 900d         	str	r0, [sp, #0x34]
700a70ea: e7ff         	b	0x700a70ec <Udma_chConfigTx+0x3c> @ imm = #-0x2
700a70ec: 980d         	ldr	r0, [sp, #0x34]
700a70ee: b9a8         	cbnz	r0, 0x700a711c <Udma_chConfigTx+0x6c> @ imm = #0x2a
700a70f0: e7ff         	b	0x700a70f2 <Udma_chConfigTx+0x42> @ imm = #-0x2
700a70f2: 980b         	ldr	r0, [sp, #0x2c]
700a70f4: 6e80         	ldr	r0, [r0, #0x68]
700a70f6: 900c         	str	r0, [sp, #0x30]
700a70f8: 980c         	ldr	r0, [sp, #0x30]
700a70fa: b150         	cbz	r0, 0x700a7112 <Udma_chConfigTx+0x62> @ imm = #0x14
700a70fc: e7ff         	b	0x700a70fe <Udma_chConfigTx+0x4e> @ imm = #-0x2
700a70fe: 980c         	ldr	r0, [sp, #0x30]
700a7100: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a7104: f64a 31cd    	movw	r1, #0xabcd
700a7108: f6ca 31dc    	movt	r1, #0xabdc
700a710c: 4288         	cmp	r0, r1
700a710e: d004         	beq	0x700a711a <Udma_chConfigTx+0x6a> @ imm = #0x8
700a7110: e7ff         	b	0x700a7112 <Udma_chConfigTx+0x62> @ imm = #-0x2
700a7112: f04f 30ff    	mov.w	r0, #0xffffffff
700a7116: 900d         	str	r0, [sp, #0x34]
700a7118: e7ff         	b	0x700a711a <Udma_chConfigTx+0x6a> @ imm = #-0x2
700a711a: e7ff         	b	0x700a711c <Udma_chConfigTx+0x6c> @ imm = #-0x2
700a711c: 980d         	ldr	r0, [sp, #0x34]
700a711e: 2800         	cmp	r0, #0x0
700a7120: f040 808e    	bne.w	0x700a7240 <Udma_chConfigTx+0x190> @ imm = #0x11c
700a7124: e7ff         	b	0x700a7126 <Udma_chConfigTx+0x76> @ imm = #-0x2
700a7126: f647 70ff    	movw	r0, #0x7fff
700a712a: 9004         	str	r0, [sp, #0x10]
700a712c: 980c         	ldr	r0, [sp, #0x30]
700a712e: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a7132: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a7136: 980b         	ldr	r0, [sp, #0x2c]
700a7138: 6ec0         	ldr	r0, [r0, #0x6c]
700a713a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a713e: 980e         	ldr	r0, [sp, #0x38]
700a7140: 7800         	ldrb	r0, [r0]
700a7142: f88d 0018    	strb.w	r0, [sp, #0x18]
700a7146: 980e         	ldr	r0, [sp, #0x38]
700a7148: 7840         	ldrb	r0, [r0, #0x1]
700a714a: f88d 0019    	strb.w	r0, [sp, #0x19]
700a714e: 980e         	ldr	r0, [sp, #0x38]
700a7150: 7880         	ldrb	r0, [r0, #0x2]
700a7152: f88d 001a    	strb.w	r0, [sp, #0x1a]
700a7156: 980e         	ldr	r0, [sp, #0x38]
700a7158: 78c0         	ldrb	r0, [r0, #0x3]
700a715a: f88d 001b    	strb.w	r0, [sp, #0x1b]
700a715e: 980e         	ldr	r0, [sp, #0x38]
700a7160: 7900         	ldrb	r0, [r0, #0x4]
700a7162: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a7166: 980e         	ldr	r0, [sp, #0x38]
700a7168: 88c0         	ldrh	r0, [r0, #0x6]
700a716a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a716e: 980e         	ldr	r0, [sp, #0x38]
700a7170: 7a00         	ldrb	r0, [r0, #0x8]
700a7172: f88d 0023    	strb.w	r0, [sp, #0x23]
700a7176: 980e         	ldr	r0, [sp, #0x38]
700a7178: 7a40         	ldrb	r0, [r0, #0x9]
700a717a: f88d 0024    	strb.w	r0, [sp, #0x24]
700a717e: 980e         	ldr	r0, [sp, #0x38]
700a7180: 7a80         	ldrb	r0, [r0, #0xa]
700a7182: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7186: 980e         	ldr	r0, [sp, #0x38]
700a7188: 89c0         	ldrh	r0, [r0, #0xe]
700a718a: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a718e: 980e         	ldr	r0, [sp, #0x38]
700a7190: 7c00         	ldrb	r0, [r0, #0x10]
700a7192: f88d 0029    	strb.w	r0, [sp, #0x29]
700a7196: 980e         	ldr	r0, [sp, #0x38]
700a7198: 7ac0         	ldrb	r0, [r0, #0xb]
700a719a: f88d 0028    	strb.w	r0, [sp, #0x28]
700a719e: 980e         	ldr	r0, [sp, #0x38]
700a71a0: 7b00         	ldrb	r0, [r0, #0xc]
700a71a2: f88d 0020    	strb.w	r0, [sp, #0x20]
700a71a6: 980c         	ldr	r0, [sp, #0x30]
700a71a8: 6800         	ldr	r0, [r0]
700a71aa: 2801         	cmp	r0, #0x1
700a71ac: d11d         	bne	0x700a71ea <Udma_chConfigTx+0x13a> @ imm = #0x3a
700a71ae: e7ff         	b	0x700a71b0 <Udma_chConfigTx+0x100> @ imm = #-0x2
700a71b0: 980b         	ldr	r0, [sp, #0x2c]
700a71b2: 7800         	ldrb	r0, [r0]
700a71b4: 0740         	lsls	r0, r0, #0x1d
700a71b6: 2800         	cmp	r0, #0x0
700a71b8: d508         	bpl	0x700a71cc <Udma_chConfigTx+0x11c> @ imm = #0x10
700a71ba: e7ff         	b	0x700a71bc <Udma_chConfigTx+0x10c> @ imm = #-0x2
700a71bc: 9804         	ldr	r0, [sp, #0x10]
700a71be: f440 3080    	orr	r0, r0, #0x10000
700a71c2: 9004         	str	r0, [sp, #0x10]
700a71c4: 2001         	movs	r0, #0x1
700a71c6: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a71ca: e00d         	b	0x700a71e8 <Udma_chConfigTx+0x138> @ imm = #0x1a
700a71cc: 980b         	ldr	r0, [sp, #0x2c]
700a71ce: 7800         	ldrb	r0, [r0]
700a71d0: 07c0         	lsls	r0, r0, #0x1f
700a71d2: b140         	cbz	r0, 0x700a71e6 <Udma_chConfigTx+0x136> @ imm = #0x10
700a71d4: e7ff         	b	0x700a71d6 <Udma_chConfigTx+0x126> @ imm = #-0x2
700a71d6: 9804         	ldr	r0, [sp, #0x10]
700a71d8: f440 3080    	orr	r0, r0, #0x10000
700a71dc: 9004         	str	r0, [sp, #0x10]
700a71de: 2000         	movs	r0, #0x0
700a71e0: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a71e4: e7ff         	b	0x700a71e6 <Udma_chConfigTx+0x136> @ imm = #-0x2
700a71e6: e7ff         	b	0x700a71e8 <Udma_chConfigTx+0x138> @ imm = #-0x2
700a71e8: e7ff         	b	0x700a71ea <Udma_chConfigTx+0x13a> @ imm = #-0x2
700a71ea: 980b         	ldr	r0, [sp, #0x2c]
700a71ec: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a71f0: b158         	cbz	r0, 0x700a720a <Udma_chConfigTx+0x15a> @ imm = #0x16
700a71f2: e7ff         	b	0x700a71f4 <Udma_chConfigTx+0x144> @ imm = #-0x2
700a71f4: 980b         	ldr	r0, [sp, #0x2c]
700a71f6: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a71fa: 8880         	ldrh	r0, [r0, #0x4]
700a71fc: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a7200: 980e         	ldr	r0, [sp, #0x38]
700a7202: 7c40         	ldrb	r0, [r0, #0x11]
700a7204: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a7208: e007         	b	0x700a721a <Udma_chConfigTx+0x16a> @ imm = #0xe
700a720a: f64f 70ff    	movw	r0, #0xffff
700a720e: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a7212: 2001         	movs	r0, #0x1
700a7214: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a7218: e7ff         	b	0x700a721a <Udma_chConfigTx+0x16a> @ imm = #-0x2
700a721a: a802         	add	r0, sp, #0x8
700a721c: 4669         	mov	r1, sp
700a721e: f04f 32ff    	mov.w	r2, #0xffffffff
700a7222: f00b fbed    	bl	0x700b2a00 <Sciclient_rmUdmapTxChCfg> @ imm = #0xb7da
700a7226: 900d         	str	r0, [sp, #0x34]
700a7228: 980d         	ldr	r0, [sp, #0x34]
700a722a: b108         	cbz	r0, 0x700a7230 <Udma_chConfigTx+0x180> @ imm = #0x2
700a722c: e7ff         	b	0x700a722e <Udma_chConfigTx+0x17e> @ imm = #-0x2
700a722e: e7ff         	b	0x700a7230 <Udma_chConfigTx+0x180> @ imm = #-0x2
700a7230: 980b         	ldr	r0, [sp, #0x2c]
700a7232: f500 70f2    	add.w	r0, r0, #0x1e4
700a7236: 990e         	ldr	r1, [sp, #0x38]
700a7238: 2212         	movs	r2, #0x12
700a723a: f7fa ec60    	blx	0x700a1afc <__aeabi_memcpy8> @ imm = #-0x5740
700a723e: e7ff         	b	0x700a7240 <Udma_chConfigTx+0x190> @ imm = #-0x2
700a7240: 980d         	ldr	r0, [sp, #0x34]
700a7242: b010         	add	sp, #0x40
700a7244: bd80         	pop	{r7, pc}
		...
700a724e: 0000         	movs	r0, r0

700a7250 <Sciclient_rmIrqDeleteRoute>:
700a7250: b580         	push	{r7, lr}
700a7252: b090         	sub	sp, #0x40
700a7254: 900f         	str	r0, [sp, #0x3c]
700a7256: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a725a: 2000         	movs	r0, #0x0
700a725c: 900d         	str	r0, [sp, #0x34]
700a725e: 9002         	str	r0, [sp, #0x8]
700a7260: 9001         	str	r0, [sp, #0x4]
700a7262: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a7266: e7ff         	b	0x700a7268 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x2
700a7268: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a726c: 9000         	str	r0, [sp]
700a726e: f00e f927    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0xe24e
700a7272: 4601         	mov	r1, r0
700a7274: 9800         	ldr	r0, [sp]
700a7276: 4288         	cmp	r0, r1
700a7278: f280 80ac    	bge.w	0x700a73d4 <Sciclient_rmIrqDeleteRoute+0x184> @ imm = #0x158
700a727c: e7ff         	b	0x700a727e <Sciclient_rmIrqDeleteRoute+0x2e> @ imm = #-0x2
700a727e: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7282: f00d fd45    	bl	0x700b4d10 <Sciclient_rmPsGetIrqNode> @ imm = #0xda8a
700a7286: 900b         	str	r0, [sp, #0x2c]
700a7288: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a728c: f00c fb78    	bl	0x700b3980 <Sciclient_rmPsGetInp> @ imm = #0xc6f0
700a7290: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a7294: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7298: f00c fb92    	bl	0x700b39c0 <Sciclient_rmPsGetOutp> @ imm = #0xc724
700a729c: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a72a0: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a72a4: 2800         	cmp	r0, #0x0
700a72a6: d156         	bne	0x700a7356 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0xac
700a72a8: e7ff         	b	0x700a72aa <Sciclient_rmIrqDeleteRoute+0x5a> @ imm = #-0x2
700a72aa: 980b         	ldr	r0, [sp, #0x2c]
700a72ac: 8800         	ldrh	r0, [r0]
700a72ae: f00d f897    	bl	0x700b43e0 <Sciclient_rmIaIsIa> @ imm = #0xd12e
700a72b2: 2800         	cmp	r0, #0x0
700a72b4: d04f         	beq	0x700a7356 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x9e
700a72b6: e7ff         	b	0x700a72b8 <Sciclient_rmIrqDeleteRoute+0x68> @ imm = #-0x2
700a72b8: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a72bc: 07c0         	lsls	r0, r0, #0x1f
700a72be: 2800         	cmp	r0, #0x0
700a72c0: d049         	beq	0x700a7356 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x92
700a72c2: e7ff         	b	0x700a72c4 <Sciclient_rmIrqDeleteRoute+0x74> @ imm = #-0x2
700a72c4: 203c         	movs	r0, #0x3c
700a72c6: f2c8 0000    	movt	r0, #0x8000
700a72ca: 9005         	str	r0, [sp, #0x14]
700a72cc: 980f         	ldr	r0, [sp, #0x3c]
700a72ce: 7900         	ldrb	r0, [r0, #0x4]
700a72d0: f88d 0027    	strb.w	r0, [sp, #0x27]
700a72d4: 980f         	ldr	r0, [sp, #0x3c]
700a72d6: 88c0         	ldrh	r0, [r0, #0x6]
700a72d8: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a72dc: 980f         	ldr	r0, [sp, #0x3c]
700a72de: 8900         	ldrh	r0, [r0, #0x8]
700a72e0: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a72e4: 980f         	ldr	r0, [sp, #0x3c]
700a72e6: 8a00         	ldrh	r0, [r0, #0x10]
700a72e8: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a72ec: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a72f0: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a72f4: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a72f8: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a72fc: 980f         	ldr	r0, [sp, #0x3c]
700a72fe: 7d00         	ldrb	r0, [r0, #0x14]
700a7300: f88d 0026    	strb.w	r0, [sp, #0x26]
700a7304: a803         	add	r0, sp, #0xc
700a7306: f04f 31ff    	mov.w	r1, #0xffffffff
700a730a: f00b fc01    	bl	0x700b2b10 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb802
700a730e: 900d         	str	r0, [sp, #0x34]
700a7310: 980d         	ldr	r0, [sp, #0x34]
700a7312: b9f8         	cbnz	r0, 0x700a7354 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #0x3e
700a7314: e7ff         	b	0x700a7316 <Sciclient_rmIrqDeleteRoute+0xc6> @ imm = #-0x2
700a7316: 980b         	ldr	r0, [sp, #0x2c]
700a7318: 8800         	ldrh	r0, [r0]
700a731a: f00b f8a1    	bl	0x700b2460 <Sciclient_rmIaGetInst> @ imm = #0xb142
700a731e: 9002         	str	r0, [sp, #0x8]
700a7320: 9802         	ldr	r0, [sp, #0x8]
700a7322: b1b0         	cbz	r0, 0x700a7352 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #0x2c
700a7324: e7ff         	b	0x700a7326 <Sciclient_rmIrqDeleteRoute+0xd6> @ imm = #-0x2
700a7326: 9802         	ldr	r0, [sp, #0x8]
700a7328: 6901         	ldr	r1, [r0, #0x10]
700a732a: f8bd 2028    	ldrh.w	r2, [sp, #0x28]
700a732e: 5c88         	ldrb	r0, [r1, r2]
700a7330: 3801         	subs	r0, #0x1
700a7332: 5488         	strb	r0, [r1, r2]
700a7334: 9a02         	ldr	r2, [sp, #0x8]
700a7336: 8a90         	ldrh	r0, [r2, #0x14]
700a7338: f8bd 102a    	ldrh.w	r1, [sp, #0x2a]
700a733c: 8912         	ldrh	r2, [r2, #0x8]
700a733e: 1a89         	subs	r1, r1, r2
700a7340: 4288         	cmp	r0, r1
700a7342: d105         	bne	0x700a7350 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #0xa
700a7344: e7ff         	b	0x700a7346 <Sciclient_rmIrqDeleteRoute+0xf6> @ imm = #-0x2
700a7346: 9902         	ldr	r1, [sp, #0x8]
700a7348: f64f 70ff    	movw	r0, #0xffff
700a734c: 8288         	strh	r0, [r1, #0x14]
700a734e: e7ff         	b	0x700a7350 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #-0x2
700a7350: e7ff         	b	0x700a7352 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #-0x2
700a7352: e7ff         	b	0x700a7354 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #-0x2
700a7354: e7ff         	b	0x700a7356 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #-0x2
700a7356: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a735a: b3a0         	cbz	r0, 0x700a73c6 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #0x68
700a735c: e7ff         	b	0x700a735e <Sciclient_rmIrqDeleteRoute+0x10e> @ imm = #-0x2
700a735e: 2003         	movs	r0, #0x3
700a7360: f2c8 0000    	movt	r0, #0x8000
700a7364: 9005         	str	r0, [sp, #0x14]
700a7366: 980f         	ldr	r0, [sp, #0x3c]
700a7368: 7900         	ldrb	r0, [r0, #0x4]
700a736a: f88d 0027    	strb.w	r0, [sp, #0x27]
700a736e: 980b         	ldr	r0, [sp, #0x2c]
700a7370: 8800         	ldrh	r0, [r0]
700a7372: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7376: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a737a: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a737e: 980b         	ldr	r0, [sp, #0x2c]
700a7380: 8800         	ldrh	r0, [r0]
700a7382: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a7386: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a738a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a738e: a803         	add	r0, sp, #0xc
700a7390: f04f 31ff    	mov.w	r1, #0xffffffff
700a7394: f00b fbbc    	bl	0x700b2b10 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb778
700a7398: 900d         	str	r0, [sp, #0x34]
700a739a: 980d         	ldr	r0, [sp, #0x34]
700a739c: b990         	cbnz	r0, 0x700a73c4 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x24
700a739e: e7ff         	b	0x700a73a0 <Sciclient_rmIrqDeleteRoute+0x150> @ imm = #-0x2
700a73a0: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a73a4: b970         	cbnz	r0, 0x700a73c4 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x1c
700a73a6: e7ff         	b	0x700a73a8 <Sciclient_rmIrqDeleteRoute+0x158> @ imm = #-0x2
700a73a8: 980b         	ldr	r0, [sp, #0x2c]
700a73aa: 8800         	ldrh	r0, [r0]
700a73ac: f00a fbe0    	bl	0x700b1b70 <Sciclient_rmIrGetInst> @ imm = #0xa7c0
700a73b0: 9001         	str	r0, [sp, #0x4]
700a73b2: 9801         	ldr	r0, [sp, #0x4]
700a73b4: b128         	cbz	r0, 0x700a73c2 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #0xa
700a73b6: e7ff         	b	0x700a73b8 <Sciclient_rmIrqDeleteRoute+0x168> @ imm = #-0x2
700a73b8: 9901         	ldr	r1, [sp, #0x4]
700a73ba: f64f 70ff    	movw	r0, #0xffff
700a73be: 8188         	strh	r0, [r1, #0xc]
700a73c0: e7ff         	b	0x700a73c2 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #-0x2
700a73c2: e7ff         	b	0x700a73c4 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #-0x2
700a73c4: e7ff         	b	0x700a73c6 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #-0x2
700a73c6: e7ff         	b	0x700a73c8 <Sciclient_rmIrqDeleteRoute+0x178> @ imm = #-0x2
700a73c8: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a73cc: 3001         	adds	r0, #0x1
700a73ce: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a73d2: e749         	b	0x700a7268 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x16e
700a73d4: 980d         	ldr	r0, [sp, #0x34]
700a73d6: b010         	add	sp, #0x40
700a73d8: bd80         	pop	{r7, pc}
700a73da: 0000         	movs	r0, r0
700a73dc: 0000         	movs	r0, r0
700a73de: 0000         	movs	r0, r0

700a73e0 <Sciclient_rmProgramInterruptRoute>:
700a73e0: b580         	push	{r7, lr}
700a73e2: b08e         	sub	sp, #0x38
700a73e4: 900d         	str	r0, [sp, #0x34]
700a73e6: 910c         	str	r1, [sp, #0x30]
700a73e8: 920b         	str	r2, [sp, #0x2c]
700a73ea: 2000         	movs	r0, #0x0
700a73ec: 9001         	str	r0, [sp, #0x4]
700a73ee: 900a         	str	r0, [sp, #0x28]
700a73f0: f44f 5180    	mov.w	r1, #0x1000
700a73f4: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a73f8: 9008         	str	r0, [sp, #0x20]
700a73fa: 9007         	str	r0, [sp, #0x1c]
700a73fc: 9006         	str	r0, [sp, #0x18]
700a73fe: 9005         	str	r0, [sp, #0x14]
700a7400: 9004         	str	r0, [sp, #0x10]
700a7402: 9003         	str	r0, [sp, #0xc]
700a7404: 9002         	str	r0, [sp, #0x8]
700a7406: 980d         	ldr	r0, [sp, #0x34]
700a7408: b118         	cbz	r0, 0x700a7412 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #0x6
700a740a: e7ff         	b	0x700a740c <Sciclient_rmProgramInterruptRoute+0x2c> @ imm = #-0x2
700a740c: 980c         	ldr	r0, [sp, #0x30]
700a740e: b920         	cbnz	r0, 0x700a741a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #0x8
700a7410: e7ff         	b	0x700a7412 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #-0x2
700a7412: f06f 0001    	mvn	r0, #0x1
700a7416: 900a         	str	r0, [sp, #0x28]
700a7418: e7ff         	b	0x700a741a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #-0x2
700a741a: 980a         	ldr	r0, [sp, #0x28]
700a741c: b968         	cbnz	r0, 0x700a743a <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0x1a
700a741e: e7ff         	b	0x700a7420 <Sciclient_rmProgramInterruptRoute+0x40> @ imm = #-0x2
700a7420: 980d         	ldr	r0, [sp, #0x34]
700a7422: 6880         	ldr	r0, [r0, #0x8]
700a7424: f04f 4100    	mov.w	r1, #0x80000000
700a7428: f00d f8fa    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0xd1f4
700a742c: b128         	cbz	r0, 0x700a743a <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0xa
700a742e: e7ff         	b	0x700a7430 <Sciclient_rmProgramInterruptRoute+0x50> @ imm = #-0x2
700a7430: 980d         	ldr	r0, [sp, #0x34]
700a7432: 7ec0         	ldrb	r0, [r0, #0x1b]
700a7434: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7438: e00f         	b	0x700a745a <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #0x1e
700a743a: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a743e: f005 fe9f    	bl	0x700ad180 <Sciclient_getCurrentContext> @ imm = #0x5d3e
700a7442: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a7446: f646 5040    	movw	r0, #0x6d40
700a744a: f2c7 000b    	movt	r0, #0x700b
700a744e: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a7452: 6840         	ldr	r0, [r0, #0x4]
700a7454: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7458: e7ff         	b	0x700a745a <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #-0x2
700a745a: 980a         	ldr	r0, [sp, #0x28]
700a745c: b960         	cbnz	r0, 0x700a7478 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0x18
700a745e: e7ff         	b	0x700a7460 <Sciclient_rmProgramInterruptRoute+0x80> @ imm = #-0x2
700a7460: 980d         	ldr	r0, [sp, #0x34]
700a7462: 6880         	ldr	r0, [r0, #0x8]
700a7464: 2104         	movs	r1, #0x4
700a7466: f00d f8db    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0xd1b6
700a746a: b128         	cbz	r0, 0x700a7478 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0xa
700a746c: e7ff         	b	0x700a746e <Sciclient_rmProgramInterruptRoute+0x8e> @ imm = #-0x2
700a746e: 980d         	ldr	r0, [sp, #0x34]
700a7470: 8a80         	ldrh	r0, [r0, #0x14]
700a7472: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7476: e003         	b	0x700a7480 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #0x6
700a7478: 20ff         	movs	r0, #0xff
700a747a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a747e: e7ff         	b	0x700a7480 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #-0x2
700a7480: 980a         	ldr	r0, [sp, #0x28]
700a7482: 2800         	cmp	r0, #0x0
700a7484: d16e         	bne	0x700a7564 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #0xdc
700a7486: e7ff         	b	0x700a7488 <Sciclient_rmProgramInterruptRoute+0xa8> @ imm = #-0x2
700a7488: 980d         	ldr	r0, [sp, #0x34]
700a748a: 6880         	ldr	r0, [r0, #0x8]
700a748c: 9002         	str	r0, [sp, #0x8]
700a748e: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a7492: f88d 000c    	strb.w	r0, [sp, #0xc]
700a7496: 980d         	ldr	r0, [sp, #0x34]
700a7498: 8980         	ldrh	r0, [r0, #0xc]
700a749a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a749e: 980d         	ldr	r0, [sp, #0x34]
700a74a0: 89c0         	ldrh	r0, [r0, #0xe]
700a74a2: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a74a6: 980d         	ldr	r0, [sp, #0x34]
700a74a8: 8a00         	ldrh	r0, [r0, #0x10]
700a74aa: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a74ae: 980d         	ldr	r0, [sp, #0x34]
700a74b0: 8a40         	ldrh	r0, [r0, #0x12]
700a74b2: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a74b6: 980d         	ldr	r0, [sp, #0x34]
700a74b8: 8b00         	ldrh	r0, [r0, #0x18]
700a74ba: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a74be: 980d         	ldr	r0, [sp, #0x34]
700a74c0: 8ac0         	ldrh	r0, [r0, #0x16]
700a74c2: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a74c6: 980d         	ldr	r0, [sp, #0x34]
700a74c8: 7e80         	ldrb	r0, [r0, #0x1a]
700a74ca: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a74ce: 980c         	ldr	r0, [sp, #0x30]
700a74d0: 9008         	str	r0, [sp, #0x20]
700a74d2: 9802         	ldr	r0, [sp, #0x8]
700a74d4: f00a f994    	bl	0x700b1800 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0xa328
700a74d8: b1c8         	cbz	r0, 0x700a750e <Sciclient_rmProgramInterruptRoute+0x12e> @ imm = #0x32
700a74da: e7ff         	b	0x700a74dc <Sciclient_rmProgramInterruptRoute+0xfc> @ imm = #-0x2
700a74dc: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a74e0: f00c ff7e    	bl	0x700b43e0 <Sciclient_rmIaIsIa> @ imm = #0xcefc
700a74e4: b128         	cbz	r0, 0x700a74f2 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #0xa
700a74e6: e7ff         	b	0x700a74e8 <Sciclient_rmProgramInterruptRoute+0x108> @ imm = #-0x2
700a74e8: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a74ec: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a74f0: e7ff         	b	0x700a74f2 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #-0x2
700a74f2: a802         	add	r0, sp, #0x8
700a74f4: f7fc ffe4    	bl	0x700a44c0 <Sciclient_rmIrqFindRoute> @ imm = #-0x3038
700a74f8: 900a         	str	r0, [sp, #0x28]
700a74fa: 980a         	ldr	r0, [sp, #0x28]
700a74fc: b930         	cbnz	r0, 0x700a750c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #0xc
700a74fe: e7ff         	b	0x700a7500 <Sciclient_rmProgramInterruptRoute+0x120> @ imm = #-0x2
700a7500: a802         	add	r0, sp, #0x8
700a7502: 2100         	movs	r1, #0x0
700a7504: f000 f8fc    	bl	0x700a7700 <Sciclient_rmIrqProgramRoute> @ imm = #0x1f8
700a7508: 900a         	str	r0, [sp, #0x28]
700a750a: e7ff         	b	0x700a750c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #-0x2
700a750c: e029         	b	0x700a7562 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #0x52
700a750e: 9802         	ldr	r0, [sp, #0x8]
700a7510: f00a f93e    	bl	0x700b1790 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0xa27c
700a7514: b928         	cbnz	r0, 0x700a7522 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #0xa
700a7516: e7ff         	b	0x700a7518 <Sciclient_rmProgramInterruptRoute+0x138> @ imm = #-0x2
700a7518: 9802         	ldr	r0, [sp, #0x8]
700a751a: f00a f9a9    	bl	0x700b1870 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0xa352
700a751e: b128         	cbz	r0, 0x700a752c <Sciclient_rmProgramInterruptRoute+0x14c> @ imm = #0xa
700a7520: e7ff         	b	0x700a7522 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #-0x2
700a7522: a802         	add	r0, sp, #0x8
700a7524: f003 fcf4    	bl	0x700aaf10 <Sciclient_rmIrqVintAdd> @ imm = #0x39e8
700a7528: 900a         	str	r0, [sp, #0x28]
700a752a: e019         	b	0x700a7560 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #0x32
700a752c: 9802         	ldr	r0, [sp, #0x8]
700a752e: f00a fa0f    	bl	0x700b1950 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa41e
700a7532: b128         	cbz	r0, 0x700a7540 <Sciclient_rmProgramInterruptRoute+0x160> @ imm = #0xa
700a7534: e7ff         	b	0x700a7536 <Sciclient_rmProgramInterruptRoute+0x156> @ imm = #-0x2
700a7536: a802         	add	r0, sp, #0x8
700a7538: f00b fc0a    	bl	0x700b2d50 <Sciclient_rmUnmappedVintRouteCreate> @ imm = #0xb814
700a753c: 900a         	str	r0, [sp, #0x28]
700a753e: e00e         	b	0x700a755e <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #0x1c
700a7540: 9802         	ldr	r0, [sp, #0x8]
700a7542: f00a f9cd    	bl	0x700b18e0 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa39a
700a7546: b128         	cbz	r0, 0x700a7554 <Sciclient_rmProgramInterruptRoute+0x174> @ imm = #0xa
700a7548: e7ff         	b	0x700a754a <Sciclient_rmProgramInterruptRoute+0x16a> @ imm = #-0x2
700a754a: a802         	add	r0, sp, #0x8
700a754c: f00c f9d8    	bl	0x700b3900 <Sciclient_rmIrqProgramOesRegister> @ imm = #0xc3b0
700a7550: 900a         	str	r0, [sp, #0x28]
700a7552: e003         	b	0x700a755c <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #0x6
700a7554: f06f 0001    	mvn	r0, #0x1
700a7558: 900a         	str	r0, [sp, #0x28]
700a755a: e7ff         	b	0x700a755c <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #-0x2
700a755c: e7ff         	b	0x700a755e <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #-0x2
700a755e: e7ff         	b	0x700a7560 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #-0x2
700a7560: e7ff         	b	0x700a7562 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #-0x2
700a7562: e7ff         	b	0x700a7564 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #-0x2
700a7564: 980a         	ldr	r0, [sp, #0x28]
700a7566: b00e         	add	sp, #0x38
700a7568: bd80         	pop	{r7, pc}
700a756a: 0000         	movs	r0, r0
700a756c: 0000         	movs	r0, r0
700a756e: 0000         	movs	r0, r0

700a7570 <PMU_init>:
700a7570: b580         	push	{r7, lr}
700a7572: b08a         	sub	sp, #0x28
700a7574: 9009         	str	r0, [sp, #0x24]
700a7576: f248 2000    	movw	r0, #0x8200
700a757a: f2c7 0008    	movt	r0, #0x7008
700a757e: 9003         	str	r0, [sp, #0xc]
700a7580: f640 510c    	movw	r1, #0xd0c
700a7584: f7f9 ec76    	blx	0x700a0e74 <__aeabi_memclr8> @ imm = #-0x6714
700a7588: 9a03         	ldr	r2, [sp, #0xc]
700a758a: 2000         	movs	r0, #0x0
700a758c: 9004         	str	r0, [sp, #0x10]
700a758e: 6010         	str	r0, [r2]
700a7590: 9909         	ldr	r1, [sp, #0x24]
700a7592: 6809         	ldr	r1, [r1]
700a7594: 6051         	str	r1, [r2, #0x4]
700a7596: 9909         	ldr	r1, [sp, #0x24]
700a7598: 6849         	ldr	r1, [r1, #0x4]
700a759a: 2904         	cmp	r1, #0x4
700a759c: bf38         	it	lo
700a759e: 2001         	movlo	r0, #0x1
700a75a0: f247 71ab    	movw	r1, #0x77ab
700a75a4: f2c7 010b    	movt	r1, #0x700b
700a75a8: 466a         	mov	r2, sp
700a75aa: 6011         	str	r1, [r2]
700a75ac: f647 21fe    	movw	r1, #0x7afe
700a75b0: f2c7 010b    	movt	r1, #0x700b
700a75b4: f647 321c    	movw	r2, #0x7b1c
700a75b8: f2c7 020b    	movt	r2, #0x700b
700a75bc: 236e         	movs	r3, #0x6e
700a75be: f009 fac7    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x958e
700a75c2: 9a03         	ldr	r2, [sp, #0xc]
700a75c4: 9804         	ldr	r0, [sp, #0x10]
700a75c6: 9909         	ldr	r1, [sp, #0x24]
700a75c8: 6849         	ldr	r1, [r1, #0x4]
700a75ca: 6091         	str	r1, [r2, #0x8]
700a75cc: 9008         	str	r0, [sp, #0x20]
700a75ce: e7ff         	b	0x700a75d0 <PMU_init+0x60> @ imm = #-0x2
700a75d0: 9808         	ldr	r0, [sp, #0x20]
700a75d2: 283f         	cmp	r0, #0x3f
700a75d4: d833         	bhi	0x700a763e <PMU_init+0xce> @ imm = #0x66
700a75d6: e7ff         	b	0x700a75d8 <PMU_init+0x68> @ imm = #-0x2
700a75d8: 9808         	ldr	r0, [sp, #0x20]
700a75da: f248 2200    	movw	r2, #0x8200
700a75de: f2c7 0208    	movt	r2, #0x7008
700a75e2: 2134         	movs	r1, #0x34
700a75e4: fb00 2001    	mla	r0, r0, r1, r2
700a75e8: 300c         	adds	r0, #0xc
700a75ea: 9006         	str	r0, [sp, #0x18]
700a75ec: 2000         	movs	r0, #0x0
700a75ee: 9007         	str	r0, [sp, #0x1c]
700a75f0: e7ff         	b	0x700a75f2 <PMU_init+0x82> @ imm = #-0x2
700a75f2: 9807         	ldr	r0, [sp, #0x1c]
700a75f4: 9909         	ldr	r1, [sp, #0x24]
700a75f6: 6849         	ldr	r1, [r1, #0x4]
700a75f8: 4288         	cmp	r0, r1
700a75fa: d21b         	bhs	0x700a7634 <PMU_init+0xc4> @ imm = #0x36
700a75fc: e7ff         	b	0x700a75fe <PMU_init+0x8e> @ imm = #-0x2
700a75fe: 9809         	ldr	r0, [sp, #0x24]
700a7600: 6880         	ldr	r0, [r0, #0x8]
700a7602: 9a07         	ldr	r2, [sp, #0x1c]
700a7604: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a7608: 6840         	ldr	r0, [r0, #0x4]
700a760a: 9906         	ldr	r1, [sp, #0x18]
700a760c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a7610: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a7614: 9809         	ldr	r0, [sp, #0x24]
700a7616: 6880         	ldr	r0, [r0, #0x8]
700a7618: 9a07         	ldr	r2, [sp, #0x1c]
700a761a: f850 0032    	ldr.w	r0, [r0, r2, lsl #3]
700a761e: 9906         	ldr	r1, [sp, #0x18]
700a7620: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a7624: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7628: 6048         	str	r0, [r1, #0x4]
700a762a: e7ff         	b	0x700a762c <PMU_init+0xbc> @ imm = #-0x2
700a762c: 9807         	ldr	r0, [sp, #0x1c]
700a762e: 3001         	adds	r0, #0x1
700a7630: 9007         	str	r0, [sp, #0x1c]
700a7632: e7de         	b	0x700a75f2 <PMU_init+0x82> @ imm = #-0x44
700a7634: e7ff         	b	0x700a7636 <PMU_init+0xc6> @ imm = #-0x2
700a7636: 9808         	ldr	r0, [sp, #0x20]
700a7638: 3001         	adds	r0, #0x1
700a763a: 9008         	str	r0, [sp, #0x20]
700a763c: e7c8         	b	0x700a75d0 <PMU_init+0x60> @ imm = #-0x70
700a763e: f001 ec16    	blx	0x700a8e6c <CSL_armR5PmuGetNumCntrs> @ imm = #0x182c
700a7642: 9005         	str	r0, [sp, #0x14]
700a7644: 9805         	ldr	r0, [sp, #0x14]
700a7646: 9909         	ldr	r1, [sp, #0x24]
700a7648: 6849         	ldr	r1, [r1, #0x4]
700a764a: 1a40         	subs	r0, r0, r1
700a764c: fab0 f080    	clz	r0, r0
700a7650: 0940         	lsrs	r0, r0, #0x5
700a7652: f247 616f    	movw	r1, #0x766f
700a7656: f2c7 010b    	movt	r1, #0x700b
700a765a: 466a         	mov	r2, sp
700a765c: 6011         	str	r1, [r2]
700a765e: f647 21fe    	movw	r1, #0x7afe
700a7662: f2c7 010b    	movt	r1, #0x700b
700a7666: f647 321c    	movw	r2, #0x7b1c
700a766a: f2c7 020b    	movt	r2, #0x700b
700a766e: 237d         	movs	r3, #0x7d
700a7670: f009 fa6e    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x94dc
700a7674: 2100         	movs	r1, #0x0
700a7676: 9102         	str	r1, [sp, #0x8]
700a7678: 2201         	movs	r2, #0x1
700a767a: 4608         	mov	r0, r1
700a767c: f001 ebc8    	blx	0x700a8e10 <CSL_armR5PmuCfg> @ imm = #0x1790
700a7680: 9802         	ldr	r0, [sp, #0x8]
700a7682: 9008         	str	r0, [sp, #0x20]
700a7684: e7ff         	b	0x700a7686 <PMU_init+0x116> @ imm = #-0x2
700a7686: 9808         	ldr	r0, [sp, #0x20]
700a7688: 9909         	ldr	r1, [sp, #0x24]
700a768a: 6849         	ldr	r1, [r1, #0x4]
700a768c: 4288         	cmp	r0, r1
700a768e: d20c         	bhs	0x700a76aa <PMU_init+0x13a> @ imm = #0x18
700a7690: e7ff         	b	0x700a7692 <PMU_init+0x122> @ imm = #-0x2
700a7692: 9808         	ldr	r0, [sp, #0x20]
700a7694: 9909         	ldr	r1, [sp, #0x24]
700a7696: 6889         	ldr	r1, [r1, #0x8]
700a7698: f811 1030    	ldrb.w	r1, [r1, r0, lsl #3]
700a769c: f001 ebee    	blx	0x700a8e7c <CSL_armR5PmuCfgCntr> @ imm = #0x17dc
700a76a0: e7ff         	b	0x700a76a2 <PMU_init+0x132> @ imm = #-0x2
700a76a2: 9808         	ldr	r0, [sp, #0x20]
700a76a4: 3001         	adds	r0, #0x1
700a76a6: 9008         	str	r0, [sp, #0x20]
700a76a8: e7ed         	b	0x700a7686 <PMU_init+0x116> @ imm = #-0x26
700a76aa: 2000         	movs	r0, #0x0
700a76ac: 9008         	str	r0, [sp, #0x20]
700a76ae: e7ff         	b	0x700a76b0 <PMU_init+0x140> @ imm = #-0x2
700a76b0: 9808         	ldr	r0, [sp, #0x20]
700a76b2: 9909         	ldr	r1, [sp, #0x24]
700a76b4: 6849         	ldr	r1, [r1, #0x4]
700a76b6: 4288         	cmp	r0, r1
700a76b8: d209         	bhs	0x700a76ce <PMU_init+0x15e> @ imm = #0x12
700a76ba: e7ff         	b	0x700a76bc <PMU_init+0x14c> @ imm = #-0x2
700a76bc: 9808         	ldr	r0, [sp, #0x20]
700a76be: 2100         	movs	r1, #0x0
700a76c0: f001 ebe8    	blx	0x700a8e94 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x17d0
700a76c4: e7ff         	b	0x700a76c6 <PMU_init+0x156> @ imm = #-0x2
700a76c6: 9808         	ldr	r0, [sp, #0x20]
700a76c8: 3001         	adds	r0, #0x1
700a76ca: 9008         	str	r0, [sp, #0x20]
700a76cc: e7f0         	b	0x700a76b0 <PMU_init+0x140> @ imm = #-0x20
700a76ce: 9809         	ldr	r0, [sp, #0x24]
700a76d0: 6800         	ldr	r0, [r0]
700a76d2: 2801         	cmp	r0, #0x1
700a76d4: d105         	bne	0x700a76e2 <PMU_init+0x172> @ imm = #0xa
700a76d6: e7ff         	b	0x700a76d8 <PMU_init+0x168> @ imm = #-0x2
700a76d8: 201f         	movs	r0, #0x1f
700a76da: 2100         	movs	r1, #0x0
700a76dc: f001 ebda    	blx	0x700a8e94 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x17b4
700a76e0: e7ff         	b	0x700a76e2 <PMU_init+0x172> @ imm = #-0x2
700a76e2: f001 ec30    	blx	0x700a8f44 <CSL_armR5PmuResetCntrs> @ imm = #0x1860
700a76e6: f001 ec26    	blx	0x700a8f34 <CSL_armR5PmuResetCycleCnt> @ imm = #0x184c
700a76ea: 9809         	ldr	r0, [sp, #0x24]
700a76ec: 6840         	ldr	r0, [r0, #0x4]
700a76ee: f00c fbc7    	bl	0x700b3e80 <PMU_enableAllCounters> @ imm = #0xc78e
700a76f2: 2000         	movs	r0, #0x0
700a76f4: b00a         	add	sp, #0x28
700a76f6: bd80         	pop	{r7, pc}
		...

700a7700 <Sciclient_rmIrqProgramRoute>:
700a7700: b580         	push	{r7, lr}
700a7702: b092         	sub	sp, #0x48
700a7704: 9011         	str	r0, [sp, #0x44]
700a7706: f88d 1043    	strb.w	r1, [sp, #0x43]
700a770a: 2000         	movs	r0, #0x0
700a770c: 900f         	str	r0, [sp, #0x3c]
700a770e: 9003         	str	r0, [sp, #0xc]
700a7710: 9002         	str	r0, [sp, #0x8]
700a7712: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a7716: e7ff         	b	0x700a7718 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x2
700a7718: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a771c: 9001         	str	r0, [sp, #0x4]
700a771e: f00d fecf    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0xdd9e
700a7722: 4601         	mov	r1, r0
700a7724: 9801         	ldr	r0, [sp, #0x4]
700a7726: 4288         	cmp	r0, r1
700a7728: f280 80aa    	bge.w	0x700a7880 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0x154
700a772c: e7ff         	b	0x700a772e <Sciclient_rmIrqProgramRoute+0x2e> @ imm = #-0x2
700a772e: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7732: f00d faed    	bl	0x700b4d10 <Sciclient_rmPsGetIrqNode> @ imm = #0xd5da
700a7736: 900d         	str	r0, [sp, #0x34]
700a7738: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a773c: f00c f920    	bl	0x700b3980 <Sciclient_rmPsGetInp> @ imm = #0xc240
700a7740: 900c         	str	r0, [sp, #0x30]
700a7742: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7746: f00c f93b    	bl	0x700b39c0 <Sciclient_rmPsGetOutp> @ imm = #0xc276
700a774a: 900b         	str	r0, [sp, #0x2c]
700a774c: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7750: 2800         	cmp	r0, #0x0
700a7752: d154         	bne	0x700a77fe <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0xa8
700a7754: e7ff         	b	0x700a7756 <Sciclient_rmIrqProgramRoute+0x56> @ imm = #-0x2
700a7756: 980d         	ldr	r0, [sp, #0x34]
700a7758: 8800         	ldrh	r0, [r0]
700a775a: f00c fe41    	bl	0x700b43e0 <Sciclient_rmIaIsIa> @ imm = #0xcc82
700a775e: 2800         	cmp	r0, #0x0
700a7760: d04d         	beq	0x700a77fe <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x9a
700a7762: e7ff         	b	0x700a7764 <Sciclient_rmIrqProgramRoute+0x64> @ imm = #-0x2
700a7764: f89d 0043    	ldrb.w	r0, [sp, #0x43]
700a7768: 07c0         	lsls	r0, r0, #0x1f
700a776a: 2800         	cmp	r0, #0x0
700a776c: d047         	beq	0x700a77fe <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x8e
700a776e: e7ff         	b	0x700a7770 <Sciclient_rmIrqProgramRoute+0x70> @ imm = #-0x2
700a7770: 203c         	movs	r0, #0x3c
700a7772: f2c8 0000    	movt	r0, #0x8000
700a7776: 9006         	str	r0, [sp, #0x18]
700a7778: 9811         	ldr	r0, [sp, #0x44]
700a777a: 7900         	ldrb	r0, [r0, #0x4]
700a777c: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7780: 9811         	ldr	r0, [sp, #0x44]
700a7782: 88c0         	ldrh	r0, [r0, #0x6]
700a7784: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a7788: 9811         	ldr	r0, [sp, #0x44]
700a778a: 8900         	ldrh	r0, [r0, #0x8]
700a778c: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a7790: 9811         	ldr	r0, [sp, #0x44]
700a7792: 8a00         	ldrh	r0, [r0, #0x10]
700a7794: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a7798: 980b         	ldr	r0, [sp, #0x2c]
700a779a: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a779e: 980c         	ldr	r0, [sp, #0x30]
700a77a0: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a77a4: 9811         	ldr	r0, [sp, #0x44]
700a77a6: 7d00         	ldrb	r0, [r0, #0x14]
700a77a8: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a77ac: 9811         	ldr	r0, [sp, #0x44]
700a77ae: 6981         	ldr	r1, [r0, #0x18]
700a77b0: a804         	add	r0, sp, #0x10
700a77b2: f04f 32ff    	mov.w	r2, #0xffffffff
700a77b6: f00b f803    	bl	0x700b27c0 <Sciclient_rmIrqSetRaw> @ imm = #0xb006
700a77ba: 900f         	str	r0, [sp, #0x3c]
700a77bc: 980f         	ldr	r0, [sp, #0x3c]
700a77be: b9e8         	cbnz	r0, 0x700a77fc <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #0x3a
700a77c0: e7ff         	b	0x700a77c2 <Sciclient_rmIrqProgramRoute+0xc2> @ imm = #-0x2
700a77c2: 980d         	ldr	r0, [sp, #0x34]
700a77c4: 8800         	ldrh	r0, [r0]
700a77c6: f00a fe4b    	bl	0x700b2460 <Sciclient_rmIaGetInst> @ imm = #0xac96
700a77ca: 9003         	str	r0, [sp, #0xc]
700a77cc: 9803         	ldr	r0, [sp, #0xc]
700a77ce: b1a0         	cbz	r0, 0x700a77fa <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #0x28
700a77d0: e7ff         	b	0x700a77d2 <Sciclient_rmIrqProgramRoute+0xd2> @ imm = #-0x2
700a77d2: 9803         	ldr	r0, [sp, #0xc]
700a77d4: 6901         	ldr	r1, [r0, #0x10]
700a77d6: 9a0b         	ldr	r2, [sp, #0x2c]
700a77d8: 5c88         	ldrb	r0, [r1, r2]
700a77da: 3001         	adds	r0, #0x1
700a77dc: 5488         	strb	r0, [r1, r2]
700a77de: 980b         	ldr	r0, [sp, #0x2c]
700a77e0: b950         	cbnz	r0, 0x700a77f8 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0x14
700a77e2: e7ff         	b	0x700a77e4 <Sciclient_rmIrqProgramRoute+0xe4> @ imm = #-0x2
700a77e4: 9811         	ldr	r0, [sp, #0x44]
700a77e6: 7d00         	ldrb	r0, [r0, #0x14]
700a77e8: b930         	cbnz	r0, 0x700a77f8 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0xc
700a77ea: e7ff         	b	0x700a77ec <Sciclient_rmIrqProgramRoute+0xec> @ imm = #-0x2
700a77ec: 980c         	ldr	r0, [sp, #0x30]
700a77ee: 9903         	ldr	r1, [sp, #0xc]
700a77f0: 890a         	ldrh	r2, [r1, #0x8]
700a77f2: 1a80         	subs	r0, r0, r2
700a77f4: 8288         	strh	r0, [r1, #0x14]
700a77f6: e7ff         	b	0x700a77f8 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #-0x2
700a77f8: e7ff         	b	0x700a77fa <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #-0x2
700a77fa: e7ff         	b	0x700a77fc <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #-0x2
700a77fc: e7ff         	b	0x700a77fe <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #-0x2
700a77fe: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7802: b390         	cbz	r0, 0x700a786a <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #0x64
700a7804: e7ff         	b	0x700a7806 <Sciclient_rmIrqProgramRoute+0x106> @ imm = #-0x2
700a7806: 2003         	movs	r0, #0x3
700a7808: f2c8 0000    	movt	r0, #0x8000
700a780c: 9006         	str	r0, [sp, #0x18]
700a780e: 9811         	ldr	r0, [sp, #0x44]
700a7810: 7900         	ldrb	r0, [r0, #0x4]
700a7812: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7816: 980d         	ldr	r0, [sp, #0x34]
700a7818: 8800         	ldrh	r0, [r0]
700a781a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a781e: 980c         	ldr	r0, [sp, #0x30]
700a7820: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a7824: 980d         	ldr	r0, [sp, #0x34]
700a7826: 8800         	ldrh	r0, [r0]
700a7828: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a782c: 980b         	ldr	r0, [sp, #0x2c]
700a782e: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a7832: 9811         	ldr	r0, [sp, #0x44]
700a7834: 6981         	ldr	r1, [r0, #0x18]
700a7836: a804         	add	r0, sp, #0x10
700a7838: f04f 32ff    	mov.w	r2, #0xffffffff
700a783c: f00a ffc0    	bl	0x700b27c0 <Sciclient_rmIrqSetRaw> @ imm = #0xaf80
700a7840: 900f         	str	r0, [sp, #0x3c]
700a7842: 980f         	ldr	r0, [sp, #0x3c]
700a7844: b980         	cbnz	r0, 0x700a7868 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x20
700a7846: e7ff         	b	0x700a7848 <Sciclient_rmIrqProgramRoute+0x148> @ imm = #-0x2
700a7848: 980b         	ldr	r0, [sp, #0x2c]
700a784a: b968         	cbnz	r0, 0x700a7868 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x1a
700a784c: e7ff         	b	0x700a784e <Sciclient_rmIrqProgramRoute+0x14e> @ imm = #-0x2
700a784e: 980d         	ldr	r0, [sp, #0x34]
700a7850: 8800         	ldrh	r0, [r0]
700a7852: f00a f98d    	bl	0x700b1b70 <Sciclient_rmIrGetInst> @ imm = #0xa31a
700a7856: 9002         	str	r0, [sp, #0x8]
700a7858: 9802         	ldr	r0, [sp, #0x8]
700a785a: b120         	cbz	r0, 0x700a7866 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #0x8
700a785c: e7ff         	b	0x700a785e <Sciclient_rmIrqProgramRoute+0x15e> @ imm = #-0x2
700a785e: 980b         	ldr	r0, [sp, #0x2c]
700a7860: 9902         	ldr	r1, [sp, #0x8]
700a7862: 8188         	strh	r0, [r1, #0xc]
700a7864: e7ff         	b	0x700a7866 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #-0x2
700a7866: e7ff         	b	0x700a7868 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #-0x2
700a7868: e7ff         	b	0x700a786a <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #-0x2
700a786a: 980f         	ldr	r0, [sp, #0x3c]
700a786c: b108         	cbz	r0, 0x700a7872 <Sciclient_rmIrqProgramRoute+0x172> @ imm = #0x2
700a786e: e7ff         	b	0x700a7870 <Sciclient_rmIrqProgramRoute+0x170> @ imm = #-0x2
700a7870: e006         	b	0x700a7880 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0xc
700a7872: e7ff         	b	0x700a7874 <Sciclient_rmIrqProgramRoute+0x174> @ imm = #-0x2
700a7874: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7878: 3001         	adds	r0, #0x1
700a787a: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a787e: e74b         	b	0x700a7718 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x16a
700a7880: 980f         	ldr	r0, [sp, #0x3c]
700a7882: b012         	add	sp, #0x48
700a7884: bd80         	pop	{r7, pc}
		...
700a788e: 0000         	movs	r0, r0

700a7890 <_tx_thread_system_ni_resume>:
700a7890: b580         	push	{r7, lr}
700a7892: b088         	sub	sp, #0x20
700a7894: 9007         	str	r0, [sp, #0x1c]
700a7896: 9807         	ldr	r0, [sp, #0x1c]
700a7898: 6e80         	ldr	r0, [r0, #0x68]
700a789a: b128         	cbz	r0, 0x700a78a8 <_tx_thread_system_ni_resume+0x18> @ imm = #0xa
700a789c: e7ff         	b	0x700a789e <_tx_thread_system_ni_resume+0xe> @ imm = #-0x2
700a789e: 9807         	ldr	r0, [sp, #0x1c]
700a78a0: 3050         	adds	r0, #0x50
700a78a2: f009 fded    	bl	0x700b1480 <_tx_timer_system_deactivate> @ imm = #0x9bda
700a78a6: e7ff         	b	0x700a78a8 <_tx_thread_system_ni_resume+0x18> @ imm = #-0x2
700a78a8: 9807         	ldr	r0, [sp, #0x1c]
700a78aa: 6b40         	ldr	r0, [r0, #0x34]
700a78ac: 2800         	cmp	r0, #0x0
700a78ae: f000 808c    	beq.w	0x700a79ca <_tx_thread_system_ni_resume+0x13a> @ imm = #0x118
700a78b2: e7ff         	b	0x700a78b4 <_tx_thread_system_ni_resume+0x24> @ imm = #-0x2
700a78b4: 9807         	ldr	r0, [sp, #0x1c]
700a78b6: 6b80         	ldr	r0, [r0, #0x38]
700a78b8: 2800         	cmp	r0, #0x0
700a78ba: d17e         	bne	0x700a79ba <_tx_thread_system_ni_resume+0x12a> @ imm = #0xfc
700a78bc: e7ff         	b	0x700a78be <_tx_thread_system_ni_resume+0x2e> @ imm = #-0x2
700a78be: 9907         	ldr	r1, [sp, #0x1c]
700a78c0: 2000         	movs	r0, #0x0
700a78c2: 6348         	str	r0, [r1, #0x34]
700a78c4: 9807         	ldr	r0, [sp, #0x1c]
700a78c6: 6b00         	ldr	r0, [r0, #0x30]
700a78c8: 9006         	str	r0, [sp, #0x18]
700a78ca: 9906         	ldr	r1, [sp, #0x18]
700a78cc: f64a 0004    	movw	r0, #0xa804
700a78d0: f2c7 0008    	movt	r0, #0x7008
700a78d4: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a78d8: 9004         	str	r0, [sp, #0x10]
700a78da: 9804         	ldr	r0, [sp, #0x10]
700a78dc: 2800         	cmp	r0, #0x0
700a78de: d15b         	bne	0x700a7998 <_tx_thread_system_ni_resume+0x108> @ imm = #0xb6
700a78e0: e7ff         	b	0x700a78e2 <_tx_thread_system_ni_resume+0x52> @ imm = #-0x2
700a78e2: 9807         	ldr	r0, [sp, #0x1c]
700a78e4: 9a06         	ldr	r2, [sp, #0x18]
700a78e6: f64a 0104    	movw	r1, #0xa804
700a78ea: f2c7 0108    	movt	r1, #0x7008
700a78ee: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a78f2: 9807         	ldr	r0, [sp, #0x1c]
700a78f4: 6200         	str	r0, [r0, #0x20]
700a78f6: 9807         	ldr	r0, [sp, #0x1c]
700a78f8: 6240         	str	r0, [r0, #0x24]
700a78fa: 9906         	ldr	r1, [sp, #0x18]
700a78fc: 2001         	movs	r0, #0x1
700a78fe: 4088         	lsls	r0, r1
700a7900: 9005         	str	r0, [sp, #0x14]
700a7902: f64a 2148    	movw	r1, #0xaa48
700a7906: f2c7 0108    	movt	r1, #0x7008
700a790a: 6808         	ldr	r0, [r1]
700a790c: 9a05         	ldr	r2, [sp, #0x14]
700a790e: 4310         	orrs	r0, r2
700a7910: 6008         	str	r0, [r1]
700a7912: 9806         	ldr	r0, [sp, #0x18]
700a7914: f64a 213c    	movw	r1, #0xaa3c
700a7918: f2c7 0108    	movt	r1, #0x7008
700a791c: 6809         	ldr	r1, [r1]
700a791e: 4288         	cmp	r0, r1
700a7920: d239         	bhs	0x700a7996 <_tx_thread_system_ni_resume+0x106> @ imm = #0x72
700a7922: e7ff         	b	0x700a7924 <_tx_thread_system_ni_resume+0x94> @ imm = #-0x2
700a7924: 9806         	ldr	r0, [sp, #0x18]
700a7926: f64a 213c    	movw	r1, #0xaa3c
700a792a: f2c7 0108    	movt	r1, #0x7008
700a792e: 6008         	str	r0, [r1]
700a7930: f64a 2038    	movw	r0, #0xaa38
700a7934: f2c7 0008    	movt	r0, #0x7008
700a7938: 6800         	ldr	r0, [r0]
700a793a: 9002         	str	r0, [sp, #0x8]
700a793c: 9802         	ldr	r0, [sp, #0x8]
700a793e: b938         	cbnz	r0, 0x700a7950 <_tx_thread_system_ni_resume+0xc0> @ imm = #0xe
700a7940: e7ff         	b	0x700a7942 <_tx_thread_system_ni_resume+0xb2> @ imm = #-0x2
700a7942: 9807         	ldr	r0, [sp, #0x1c]
700a7944: f64a 2138    	movw	r1, #0xaa38
700a7948: f2c7 0108    	movt	r1, #0x7008
700a794c: 6008         	str	r0, [r1]
700a794e: e021         	b	0x700a7994 <_tx_thread_system_ni_resume+0x104> @ imm = #0x42
700a7950: 9806         	ldr	r0, [sp, #0x18]
700a7952: 9902         	ldr	r1, [sp, #0x8]
700a7954: 6c09         	ldr	r1, [r1, #0x40]
700a7956: 4288         	cmp	r0, r1
700a7958: d21b         	bhs	0x700a7992 <_tx_thread_system_ni_resume+0x102> @ imm = #0x36
700a795a: e7ff         	b	0x700a795c <_tx_thread_system_ni_resume+0xcc> @ imm = #-0x2
700a795c: 9807         	ldr	r0, [sp, #0x1c]
700a795e: f64a 2138    	movw	r1, #0xaa38
700a7962: f2c7 0108    	movt	r1, #0x7008
700a7966: 6008         	str	r0, [r1]
700a7968: f64a 2044    	movw	r0, #0xaa44
700a796c: f2c7 0008    	movt	r0, #0x7008
700a7970: 6800         	ldr	r0, [r0]
700a7972: 9000         	str	r0, [sp]
700a7974: 9800         	ldr	r0, [sp]
700a7976: f248 3148    	movw	r1, #0x8348
700a797a: f2c7 010b    	movt	r1, #0x700b
700a797e: 6809         	ldr	r1, [r1]
700a7980: 4308         	orrs	r0, r1
700a7982: 9000         	str	r0, [sp]
700a7984: 9800         	ldr	r0, [sp]
700a7986: b918         	cbnz	r0, 0x700a7990 <_tx_thread_system_ni_resume+0x100> @ imm = #0x6
700a7988: e7ff         	b	0x700a798a <_tx_thread_system_ni_resume+0xfa> @ imm = #-0x2
700a798a: f00b e892    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0xb124
700a798e: e7ff         	b	0x700a7990 <_tx_thread_system_ni_resume+0x100> @ imm = #-0x2
700a7990: e03f         	b	0x700a7a12 <_tx_thread_system_ni_resume+0x182> @ imm = #0x7e
700a7992: e7ff         	b	0x700a7994 <_tx_thread_system_ni_resume+0x104> @ imm = #-0x2
700a7994: e7ff         	b	0x700a7996 <_tx_thread_system_ni_resume+0x106> @ imm = #-0x2
700a7996: e00f         	b	0x700a79b8 <_tx_thread_system_ni_resume+0x128> @ imm = #0x1e
700a7998: 9804         	ldr	r0, [sp, #0x10]
700a799a: 6a40         	ldr	r0, [r0, #0x24]
700a799c: 9003         	str	r0, [sp, #0xc]
700a799e: 9807         	ldr	r0, [sp, #0x1c]
700a79a0: 9903         	ldr	r1, [sp, #0xc]
700a79a2: 6208         	str	r0, [r1, #0x20]
700a79a4: 9807         	ldr	r0, [sp, #0x1c]
700a79a6: 9904         	ldr	r1, [sp, #0x10]
700a79a8: 6248         	str	r0, [r1, #0x24]
700a79aa: 9803         	ldr	r0, [sp, #0xc]
700a79ac: 9907         	ldr	r1, [sp, #0x1c]
700a79ae: 6248         	str	r0, [r1, #0x24]
700a79b0: 9804         	ldr	r0, [sp, #0x10]
700a79b2: 9907         	ldr	r1, [sp, #0x1c]
700a79b4: 6208         	str	r0, [r1, #0x20]
700a79b6: e7ff         	b	0x700a79b8 <_tx_thread_system_ni_resume+0x128> @ imm = #-0x2
700a79b8: e006         	b	0x700a79c8 <_tx_thread_system_ni_resume+0x138> @ imm = #0xc
700a79ba: 9907         	ldr	r1, [sp, #0x1c]
700a79bc: 2000         	movs	r0, #0x0
700a79be: 6388         	str	r0, [r1, #0x38]
700a79c0: 9907         	ldr	r1, [sp, #0x1c]
700a79c2: 2003         	movs	r0, #0x3
700a79c4: 6348         	str	r0, [r1, #0x34]
700a79c6: e7ff         	b	0x700a79c8 <_tx_thread_system_ni_resume+0x138> @ imm = #-0x2
700a79c8: e7ff         	b	0x700a79ca <_tx_thread_system_ni_resume+0x13a> @ imm = #-0x2
700a79ca: f64a 2034    	movw	r0, #0xaa34
700a79ce: f2c7 0008    	movt	r0, #0x7008
700a79d2: 6800         	ldr	r0, [r0]
700a79d4: 9001         	str	r0, [sp, #0x4]
700a79d6: 9801         	ldr	r0, [sp, #0x4]
700a79d8: f64a 2138    	movw	r1, #0xaa38
700a79dc: f2c7 0108    	movt	r1, #0x7008
700a79e0: 6809         	ldr	r1, [r1]
700a79e2: 4288         	cmp	r0, r1
700a79e4: d015         	beq	0x700a7a12 <_tx_thread_system_ni_resume+0x182> @ imm = #0x2a
700a79e6: e7ff         	b	0x700a79e8 <_tx_thread_system_ni_resume+0x158> @ imm = #-0x2
700a79e8: f64a 2044    	movw	r0, #0xaa44
700a79ec: f2c7 0008    	movt	r0, #0x7008
700a79f0: 6800         	ldr	r0, [r0]
700a79f2: 9000         	str	r0, [sp]
700a79f4: 9800         	ldr	r0, [sp]
700a79f6: f248 3148    	movw	r1, #0x8348
700a79fa: f2c7 010b    	movt	r1, #0x700b
700a79fe: 6809         	ldr	r1, [r1]
700a7a00: 4308         	orrs	r0, r1
700a7a02: 9000         	str	r0, [sp]
700a7a04: 9800         	ldr	r0, [sp]
700a7a06: b918         	cbnz	r0, 0x700a7a10 <_tx_thread_system_ni_resume+0x180> @ imm = #0x6
700a7a08: e7ff         	b	0x700a7a0a <_tx_thread_system_ni_resume+0x17a> @ imm = #-0x2
700a7a0a: f00b e852    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0xb0a4
700a7a0e: e7ff         	b	0x700a7a10 <_tx_thread_system_ni_resume+0x180> @ imm = #-0x2
700a7a10: e7ff         	b	0x700a7a12 <_tx_thread_system_ni_resume+0x182> @ imm = #-0x2
700a7a12: b008         	add	sp, #0x20
700a7a14: bd80         	pop	{r7, pc}
		...
700a7a1e: 0000         	movs	r0, r0

700a7a20 <Udma_chEnableLocal>:
700a7a20: b580         	push	{r7, lr}
700a7a22: b08e         	sub	sp, #0x38
700a7a24: 900d         	str	r0, [sp, #0x34]
700a7a26: 980d         	ldr	r0, [sp, #0x34]
700a7a28: 6e80         	ldr	r0, [r0, #0x68]
700a7a2a: 900b         	str	r0, [sp, #0x2c]
700a7a2c: 980b         	ldr	r0, [sp, #0x2c]
700a7a2e: 6800         	ldr	r0, [r0]
700a7a30: 2801         	cmp	r0, #0x1
700a7a32: d163         	bne	0x700a7afc <Udma_chEnableLocal+0xdc> @ imm = #0xc6
700a7a34: e7ff         	b	0x700a7a36 <Udma_chEnableLocal+0x16> @ imm = #-0x2
700a7a36: 2001         	movs	r0, #0x1
700a7a38: 9005         	str	r0, [sp, #0x14]
700a7a3a: 2000         	movs	r0, #0x0
700a7a3c: 9006         	str	r0, [sp, #0x18]
700a7a3e: 9009         	str	r0, [sp, #0x24]
700a7a40: 9007         	str	r0, [sp, #0x1c]
700a7a42: 9008         	str	r0, [sp, #0x20]
700a7a44: 980d         	ldr	r0, [sp, #0x34]
700a7a46: 7800         	ldrb	r0, [r0]
700a7a48: 0740         	lsls	r0, r0, #0x1d
700a7a4a: 2800         	cmp	r0, #0x0
700a7a4c: d508         	bpl	0x700a7a60 <Udma_chEnableLocal+0x40> @ imm = #0x10
700a7a4e: e7ff         	b	0x700a7a50 <Udma_chEnableLocal+0x30> @ imm = #-0x2
700a7a50: 980b         	ldr	r0, [sp, #0x2c]
700a7a52: 3008         	adds	r0, #0x8
700a7a54: 990d         	ldr	r1, [sp, #0x34]
700a7a56: 6ec9         	ldr	r1, [r1, #0x6c]
700a7a58: aa05         	add	r2, sp, #0x14
700a7a5a: f00c fd81    	bl	0x700b4560 <CSL_bcdmaSetTxRT> @ imm = #0xcb02
700a7a5e: e04c         	b	0x700a7afa <Udma_chEnableLocal+0xda> @ imm = #0x98
700a7a60: 980d         	ldr	r0, [sp, #0x34]
700a7a62: 7800         	ldrb	r0, [r0]
700a7a64: 07c0         	lsls	r0, r0, #0x1f
700a7a66: b300         	cbz	r0, 0x700a7aaa <Udma_chEnableLocal+0x8a> @ imm = #0x40
700a7a68: e7ff         	b	0x700a7a6a <Udma_chEnableLocal+0x4a> @ imm = #-0x2
700a7a6a: 980d         	ldr	r0, [sp, #0x34]
700a7a6c: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a7a70: f500 7008    	add.w	r0, r0, #0x220
700a7a74: f00d fd0c    	bl	0x700b5490 <CSL_REG32_RD_RAW> @ imm = #0xda18
700a7a78: 900c         	str	r0, [sp, #0x30]
700a7a7a: 980c         	ldr	r0, [sp, #0x30]
700a7a7c: f040 4000    	orr	r0, r0, #0x80000000
700a7a80: 900c         	str	r0, [sp, #0x30]
700a7a82: 980d         	ldr	r0, [sp, #0x34]
700a7a84: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a7a88: f500 7008    	add.w	r0, r0, #0x220
700a7a8c: 990c         	ldr	r1, [sp, #0x30]
700a7a8e: f00d fc7f    	bl	0x700b5390 <CSL_REG32_WR_RAW> @ imm = #0xd8fe
700a7a92: 9a0b         	ldr	r2, [sp, #0x2c]
700a7a94: f102 0008    	add.w	r0, r2, #0x8
700a7a98: 990d         	ldr	r1, [sp, #0x34]
700a7a9a: 6ec9         	ldr	r1, [r1, #0x6c]
700a7a9c: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a7aa0: 4411         	add	r1, r2
700a7aa2: aa05         	add	r2, sp, #0x14
700a7aa4: f00c fd5c    	bl	0x700b4560 <CSL_bcdmaSetTxRT> @ imm = #0xcab8
700a7aa8: e026         	b	0x700a7af8 <Udma_chEnableLocal+0xd8> @ imm = #0x4c
700a7aaa: 980d         	ldr	r0, [sp, #0x34]
700a7aac: 7800         	ldrb	r0, [r0]
700a7aae: 0780         	lsls	r0, r0, #0x1e
700a7ab0: 2800         	cmp	r0, #0x0
700a7ab2: d520         	bpl	0x700a7af6 <Udma_chEnableLocal+0xd6> @ imm = #0x40
700a7ab4: e7ff         	b	0x700a7ab6 <Udma_chEnableLocal+0x96> @ imm = #-0x2
700a7ab6: 9a0b         	ldr	r2, [sp, #0x2c]
700a7ab8: f102 0008    	add.w	r0, r2, #0x8
700a7abc: 990d         	ldr	r1, [sp, #0x34]
700a7abe: 6f09         	ldr	r1, [r1, #0x70]
700a7ac0: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a7ac4: 4411         	add	r1, r2
700a7ac6: aa05         	add	r2, sp, #0x14
700a7ac8: f00c fd32    	bl	0x700b4530 <CSL_bcdmaSetRxRT> @ imm = #0xca64
700a7acc: 980d         	ldr	r0, [sp, #0x34]
700a7ace: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a7ad2: f500 7008    	add.w	r0, r0, #0x220
700a7ad6: f00d fcdb    	bl	0x700b5490 <CSL_REG32_RD_RAW> @ imm = #0xd9b6
700a7ada: 900c         	str	r0, [sp, #0x30]
700a7adc: 980c         	ldr	r0, [sp, #0x30]
700a7ade: f040 4000    	orr	r0, r0, #0x80000000
700a7ae2: 900c         	str	r0, [sp, #0x30]
700a7ae4: 980d         	ldr	r0, [sp, #0x34]
700a7ae6: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a7aea: f500 7008    	add.w	r0, r0, #0x220
700a7aee: 990c         	ldr	r1, [sp, #0x30]
700a7af0: f00d fc4e    	bl	0x700b5390 <CSL_REG32_WR_RAW> @ imm = #0xd89c
700a7af4: e7ff         	b	0x700a7af6 <Udma_chEnableLocal+0xd6> @ imm = #-0x2
700a7af6: e7ff         	b	0x700a7af8 <Udma_chEnableLocal+0xd8> @ imm = #-0x2
700a7af8: e7ff         	b	0x700a7afa <Udma_chEnableLocal+0xda> @ imm = #-0x2
700a7afa: e050         	b	0x700a7b9e <Udma_chEnableLocal+0x17e> @ imm = #0xa0
700a7afc: 980b         	ldr	r0, [sp, #0x2c]
700a7afe: 6800         	ldr	r0, [r0]
700a7b00: 2802         	cmp	r0, #0x2
700a7b02: d14b         	bne	0x700a7b9c <Udma_chEnableLocal+0x17c> @ imm = #0x96
700a7b04: e7ff         	b	0x700a7b06 <Udma_chEnableLocal+0xe6> @ imm = #-0x2
700a7b06: 2001         	movs	r0, #0x1
700a7b08: 9000         	str	r0, [sp]
700a7b0a: 2000         	movs	r0, #0x0
700a7b0c: 9001         	str	r0, [sp, #0x4]
700a7b0e: 9004         	str	r0, [sp, #0x10]
700a7b10: 9002         	str	r0, [sp, #0x8]
700a7b12: 9003         	str	r0, [sp, #0xc]
700a7b14: 980d         	ldr	r0, [sp, #0x34]
700a7b16: 7800         	ldrb	r0, [r0]
700a7b18: 07c0         	lsls	r0, r0, #0x1f
700a7b1a: b1e0         	cbz	r0, 0x700a7b56 <Udma_chEnableLocal+0x136> @ imm = #0x38
700a7b1c: e7ff         	b	0x700a7b1e <Udma_chEnableLocal+0xfe> @ imm = #-0x2
700a7b1e: 980d         	ldr	r0, [sp, #0x34]
700a7b20: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a7b24: f500 7008    	add.w	r0, r0, #0x220
700a7b28: f00d fcb2    	bl	0x700b5490 <CSL_REG32_RD_RAW> @ imm = #0xd964
700a7b2c: 900c         	str	r0, [sp, #0x30]
700a7b2e: 980c         	ldr	r0, [sp, #0x30]
700a7b30: f040 4000    	orr	r0, r0, #0x80000000
700a7b34: 900c         	str	r0, [sp, #0x30]
700a7b36: 980d         	ldr	r0, [sp, #0x34]
700a7b38: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a7b3c: f500 7008    	add.w	r0, r0, #0x220
700a7b40: 990c         	ldr	r1, [sp, #0x30]
700a7b42: f00d fc25    	bl	0x700b5390 <CSL_REG32_WR_RAW> @ imm = #0xd84a
700a7b46: 980b         	ldr	r0, [sp, #0x2c]
700a7b48: 3054         	adds	r0, #0x54
700a7b4a: 990d         	ldr	r1, [sp, #0x34]
700a7b4c: 6ec9         	ldr	r1, [r1, #0x6c]
700a7b4e: 466a         	mov	r2, sp
700a7b50: f00c f876    	bl	0x700b3c40 <CSL_pktdmaSetTxRT> @ imm = #0xc0ec
700a7b54: e7ff         	b	0x700a7b56 <Udma_chEnableLocal+0x136> @ imm = #-0x2
700a7b56: 980d         	ldr	r0, [sp, #0x34]
700a7b58: 7800         	ldrb	r0, [r0]
700a7b5a: 0780         	lsls	r0, r0, #0x1e
700a7b5c: 2800         	cmp	r0, #0x0
700a7b5e: d51c         	bpl	0x700a7b9a <Udma_chEnableLocal+0x17a> @ imm = #0x38
700a7b60: e7ff         	b	0x700a7b62 <Udma_chEnableLocal+0x142> @ imm = #-0x2
700a7b62: 980b         	ldr	r0, [sp, #0x2c]
700a7b64: 3054         	adds	r0, #0x54
700a7b66: 990d         	ldr	r1, [sp, #0x34]
700a7b68: 6f09         	ldr	r1, [r1, #0x70]
700a7b6a: 466a         	mov	r2, sp
700a7b6c: f00c f848    	bl	0x700b3c00 <CSL_pktdmaSetRxRT> @ imm = #0xc090
700a7b70: 980d         	ldr	r0, [sp, #0x34]
700a7b72: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a7b76: f500 7008    	add.w	r0, r0, #0x220
700a7b7a: f00d fc89    	bl	0x700b5490 <CSL_REG32_RD_RAW> @ imm = #0xd912
700a7b7e: 900c         	str	r0, [sp, #0x30]
700a7b80: 980c         	ldr	r0, [sp, #0x30]
700a7b82: f040 4000    	orr	r0, r0, #0x80000000
700a7b86: 900c         	str	r0, [sp, #0x30]
700a7b88: 980d         	ldr	r0, [sp, #0x34]
700a7b8a: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a7b8e: f500 7008    	add.w	r0, r0, #0x220
700a7b92: 990c         	ldr	r1, [sp, #0x30]
700a7b94: f00d fbfc    	bl	0x700b5390 <CSL_REG32_WR_RAW> @ imm = #0xd7f8
700a7b98: e7ff         	b	0x700a7b9a <Udma_chEnableLocal+0x17a> @ imm = #-0x2
700a7b9a: e7ff         	b	0x700a7b9c <Udma_chEnableLocal+0x17c> @ imm = #-0x2
700a7b9c: e7ff         	b	0x700a7b9e <Udma_chEnableLocal+0x17e> @ imm = #-0x2
700a7b9e: b00e         	add	sp, #0x38
700a7ba0: bd80         	pop	{r7, pc}
		...
700a7bae: 0000         	movs	r0, r0

700a7bb0 <Udma_chConfigPdma>:
700a7bb0: b580         	push	{r7, lr}
700a7bb2: b08a         	sub	sp, #0x28
700a7bb4: 9009         	str	r0, [sp, #0x24]
700a7bb6: 9108         	str	r1, [sp, #0x20]
700a7bb8: 2000         	movs	r0, #0x0
700a7bba: 9007         	str	r0, [sp, #0x1c]
700a7bbc: 9006         	str	r0, [sp, #0x18]
700a7bbe: 9005         	str	r0, [sp, #0x14]
700a7bc0: 9004         	str	r0, [sp, #0x10]
700a7bc2: 9809         	ldr	r0, [sp, #0x24]
700a7bc4: 9002         	str	r0, [sp, #0x8]
700a7bc6: 9802         	ldr	r0, [sp, #0x8]
700a7bc8: b1a0         	cbz	r0, 0x700a7bf4 <Udma_chConfigPdma+0x44> @ imm = #0x28
700a7bca: e7ff         	b	0x700a7bcc <Udma_chConfigPdma+0x1c> @ imm = #-0x2
700a7bcc: 9808         	ldr	r0, [sp, #0x20]
700a7bce: b188         	cbz	r0, 0x700a7bf4 <Udma_chConfigPdma+0x44> @ imm = #0x22
700a7bd0: e7ff         	b	0x700a7bd2 <Udma_chConfigPdma+0x22> @ imm = #-0x2
700a7bd2: 9802         	ldr	r0, [sp, #0x8]
700a7bd4: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a7bd8: f64a 31cd    	movw	r1, #0xabcd
700a7bdc: f6ca 31dc    	movt	r1, #0xabdc
700a7be0: 4288         	cmp	r0, r1
700a7be2: d107         	bne	0x700a7bf4 <Udma_chConfigPdma+0x44> @ imm = #0xe
700a7be4: e7ff         	b	0x700a7be6 <Udma_chConfigPdma+0x36> @ imm = #-0x2
700a7be6: 9802         	ldr	r0, [sp, #0x8]
700a7be8: 6800         	ldr	r0, [r0]
700a7bea: f000 0008    	and	r0, r0, #0x8
700a7bee: 2808         	cmp	r0, #0x8
700a7bf0: d004         	beq	0x700a7bfc <Udma_chConfigPdma+0x4c> @ imm = #0x8
700a7bf2: e7ff         	b	0x700a7bf4 <Udma_chConfigPdma+0x44> @ imm = #-0x2
700a7bf4: f06f 0001    	mvn	r0, #0x1
700a7bf8: 9007         	str	r0, [sp, #0x1c]
700a7bfa: e7ff         	b	0x700a7bfc <Udma_chConfigPdma+0x4c> @ imm = #-0x2
700a7bfc: 9807         	ldr	r0, [sp, #0x1c]
700a7bfe: b9a8         	cbnz	r0, 0x700a7c2c <Udma_chConfigPdma+0x7c> @ imm = #0x2a
700a7c00: e7ff         	b	0x700a7c02 <Udma_chConfigPdma+0x52> @ imm = #-0x2
700a7c02: 9802         	ldr	r0, [sp, #0x8]
700a7c04: 6e80         	ldr	r0, [r0, #0x68]
700a7c06: 9003         	str	r0, [sp, #0xc]
700a7c08: 9803         	ldr	r0, [sp, #0xc]
700a7c0a: b150         	cbz	r0, 0x700a7c22 <Udma_chConfigPdma+0x72> @ imm = #0x14
700a7c0c: e7ff         	b	0x700a7c0e <Udma_chConfigPdma+0x5e> @ imm = #-0x2
700a7c0e: 9803         	ldr	r0, [sp, #0xc]
700a7c10: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a7c14: f64a 31cd    	movw	r1, #0xabcd
700a7c18: f6ca 31dc    	movt	r1, #0xabdc
700a7c1c: 4288         	cmp	r0, r1
700a7c1e: d004         	beq	0x700a7c2a <Udma_chConfigPdma+0x7a> @ imm = #0x8
700a7c20: e7ff         	b	0x700a7c22 <Udma_chConfigPdma+0x72> @ imm = #-0x2
700a7c22: f04f 30ff    	mov.w	r0, #0xffffffff
700a7c26: 9007         	str	r0, [sp, #0x1c]
700a7c28: e7ff         	b	0x700a7c2a <Udma_chConfigPdma+0x7a> @ imm = #-0x2
700a7c2a: e7ff         	b	0x700a7c2c <Udma_chConfigPdma+0x7c> @ imm = #-0x2
700a7c2c: 9807         	ldr	r0, [sp, #0x1c]
700a7c2e: 2800         	cmp	r0, #0x0
700a7c30: d17a         	bne	0x700a7d28 <Udma_chConfigPdma+0x178> @ imm = #0xf4
700a7c32: e7ff         	b	0x700a7c34 <Udma_chConfigPdma+0x84> @ imm = #-0x2
700a7c34: 9803         	ldr	r0, [sp, #0xc]
700a7c36: 6800         	ldr	r0, [r0]
700a7c38: 2801         	cmp	r0, #0x1
700a7c3a: d137         	bne	0x700a7cac <Udma_chConfigPdma+0xfc> @ imm = #0x6e
700a7c3c: e7ff         	b	0x700a7c3e <Udma_chConfigPdma+0x8e> @ imm = #-0x2
700a7c3e: 9802         	ldr	r0, [sp, #0x8]
700a7c40: 7800         	ldrb	r0, [r0]
700a7c42: 07c0         	lsls	r0, r0, #0x1f
700a7c44: b198         	cbz	r0, 0x700a7c6e <Udma_chConfigPdma+0xbe> @ imm = #0x26
700a7c46: e7ff         	b	0x700a7c48 <Udma_chConfigPdma+0x98> @ imm = #-0x2
700a7c48: 9802         	ldr	r0, [sp, #0x8]
700a7c4a: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a7c4e: f500 7008    	add.w	r0, r0, #0x220
700a7c52: 9006         	str	r0, [sp, #0x18]
700a7c54: 9802         	ldr	r0, [sp, #0x8]
700a7c56: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a7c5a: f500 7001    	add.w	r0, r0, #0x204
700a7c5e: 9004         	str	r0, [sp, #0x10]
700a7c60: 9802         	ldr	r0, [sp, #0x8]
700a7c62: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a7c66: f500 7000    	add.w	r0, r0, #0x200
700a7c6a: 9005         	str	r0, [sp, #0x14]
700a7c6c: e012         	b	0x700a7c94 <Udma_chConfigPdma+0xe4> @ imm = #0x24
700a7c6e: 9802         	ldr	r0, [sp, #0x8]
700a7c70: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a7c74: f500 7008    	add.w	r0, r0, #0x220
700a7c78: 9006         	str	r0, [sp, #0x18]
700a7c7a: 9802         	ldr	r0, [sp, #0x8]
700a7c7c: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a7c80: f500 7001    	add.w	r0, r0, #0x204
700a7c84: 9004         	str	r0, [sp, #0x10]
700a7c86: 9802         	ldr	r0, [sp, #0x8]
700a7c88: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a7c8c: f500 7000    	add.w	r0, r0, #0x200
700a7c90: 9005         	str	r0, [sp, #0x14]
700a7c92: e7ff         	b	0x700a7c94 <Udma_chConfigPdma+0xe4> @ imm = #-0x2
700a7c94: 9803         	ldr	r0, [sp, #0xc]
700a7c96: 9908         	ldr	r1, [sp, #0x20]
700a7c98: 9a06         	ldr	r2, [sp, #0x18]
700a7c9a: 9b04         	ldr	r3, [sp, #0x10]
700a7c9c: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a7ca0: 46ee         	mov	lr, sp
700a7ca2: f8ce c000    	str.w	r12, [lr]
700a7ca6: f00a ffc3    	bl	0x700b2c30 <Udma_chSetPeerReg> @ imm = #0xaf86
700a7caa: e03c         	b	0x700a7d26 <Udma_chConfigPdma+0x176> @ imm = #0x78
700a7cac: 9803         	ldr	r0, [sp, #0xc]
700a7cae: 6800         	ldr	r0, [r0]
700a7cb0: 2802         	cmp	r0, #0x2
700a7cb2: d137         	bne	0x700a7d24 <Udma_chConfigPdma+0x174> @ imm = #0x6e
700a7cb4: e7ff         	b	0x700a7cb6 <Udma_chConfigPdma+0x106> @ imm = #-0x2
700a7cb6: 9802         	ldr	r0, [sp, #0x8]
700a7cb8: 7800         	ldrb	r0, [r0]
700a7cba: 07c0         	lsls	r0, r0, #0x1f
700a7cbc: b198         	cbz	r0, 0x700a7ce6 <Udma_chConfigPdma+0x136> @ imm = #0x26
700a7cbe: e7ff         	b	0x700a7cc0 <Udma_chConfigPdma+0x110> @ imm = #-0x2
700a7cc0: 9802         	ldr	r0, [sp, #0x8]
700a7cc2: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a7cc6: f500 7008    	add.w	r0, r0, #0x220
700a7cca: 9006         	str	r0, [sp, #0x18]
700a7ccc: 9802         	ldr	r0, [sp, #0x8]
700a7cce: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a7cd2: f500 7001    	add.w	r0, r0, #0x204
700a7cd6: 9004         	str	r0, [sp, #0x10]
700a7cd8: 9802         	ldr	r0, [sp, #0x8]
700a7cda: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a7cde: f500 7000    	add.w	r0, r0, #0x200
700a7ce2: 9005         	str	r0, [sp, #0x14]
700a7ce4: e012         	b	0x700a7d0c <Udma_chConfigPdma+0x15c> @ imm = #0x24
700a7ce6: 9802         	ldr	r0, [sp, #0x8]
700a7ce8: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a7cec: f500 7008    	add.w	r0, r0, #0x220
700a7cf0: 9006         	str	r0, [sp, #0x18]
700a7cf2: 9802         	ldr	r0, [sp, #0x8]
700a7cf4: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a7cf8: f500 7001    	add.w	r0, r0, #0x204
700a7cfc: 9004         	str	r0, [sp, #0x10]
700a7cfe: 9802         	ldr	r0, [sp, #0x8]
700a7d00: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a7d04: f500 7000    	add.w	r0, r0, #0x200
700a7d08: 9005         	str	r0, [sp, #0x14]
700a7d0a: e7ff         	b	0x700a7d0c <Udma_chConfigPdma+0x15c> @ imm = #-0x2
700a7d0c: 9803         	ldr	r0, [sp, #0xc]
700a7d0e: 9908         	ldr	r1, [sp, #0x20]
700a7d10: 9a06         	ldr	r2, [sp, #0x18]
700a7d12: 9b04         	ldr	r3, [sp, #0x10]
700a7d14: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a7d18: 46ee         	mov	lr, sp
700a7d1a: f8ce c000    	str.w	r12, [lr]
700a7d1e: f00a ff87    	bl	0x700b2c30 <Udma_chSetPeerReg> @ imm = #0xaf0e
700a7d22: e7ff         	b	0x700a7d24 <Udma_chConfigPdma+0x174> @ imm = #-0x2
700a7d24: e7ff         	b	0x700a7d26 <Udma_chConfigPdma+0x176> @ imm = #-0x2
700a7d26: e7ff         	b	0x700a7d28 <Udma_chConfigPdma+0x178> @ imm = #-0x2
700a7d28: 9807         	ldr	r0, [sp, #0x1c]
700a7d2a: b00a         	add	sp, #0x28
700a7d2c: bd80         	pop	{r7, pc}
700a7d2e: 0000         	movs	r0, r0

700a7d30 <HighPrioTask>:
; {
700a7d30: b5f0         	push	{r4, r5, r6, r7, lr}
700a7d32: b081         	sub	sp, #0x4
700a7d34: f24a 3788    	movw	r7, #0xa388
700a7d38: 2600         	movs	r6, #0x0
700a7d3a: f2c7 0708    	movt	r7, #0x7008
700a7d3e: e007         	b	0x700a7d50 <HighPrioTask+0x20> @ imm = #0xe
;       tm_thread_sleep_ticks(5);
700a7d40: 2005         	movs	r0, #0x5
700a7d42: f00d fc3d    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd87a
;    for (int i = 0; i < ITERATION_COUNT; i++)
700a7d46: 3640         	adds	r6, #0x40
700a7d48: f5b6 7f80    	cmp.w	r6, #0x100
700a7d4c: f000 80a6    	beq.w	0x700a7e9c <HighPrioTask+0x16c> @ imm = #0x14c
;       tm_thread_sleep_ticks(15);
700a7d50: 200f         	movs	r0, #0xf
700a7d52: f00d fc35    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd86a
;       tm_pmu_profile_start(pmu_names[i]);
700a7d56: 19bc         	adds	r4, r7, r6
700a7d58: 4620         	mov	r0, r4
700a7d5a: f00d fc29    	bl	0x700b55b0 <tm_pmu_profile_start> @ imm = #0xd852
;       if (tm_mutex_get(SHARED_MUTEX_ID) == TM_SUCCESS)
700a7d5e: 2001         	movs	r0, #0x1
700a7d60: f00c ff96    	bl	0x700b4c90 <tm_mutex_get> @ imm = #0xcf2c
700a7d64: b928         	cbnz	r0, 0x700a7d72 <HighPrioTask+0x42> @ imm = #0xa
;          tm_pmu_profile_end(pmu_names[i]);
700a7d66: 4620         	mov	r0, r4
700a7d68: f00d fc12    	bl	0x700b5590 <tm_pmu_profile_end> @ imm = #0xd824
;          tm_mutex_put(SHARED_MUTEX_ID);
700a7d6c: 2001         	movs	r0, #0x1
700a7d6e: f00d f85f    	bl	0x700b4e30 <tm_mutex_put> @ imm = #0xd0be
;       tm_thread_sleep_ticks(5);
700a7d72: 2005         	movs	r0, #0x5
700a7d74: f00d fc24    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd848
;       tm_thread_sleep_ticks(15);
700a7d78: 200f         	movs	r0, #0xf
700a7d7a: f00d fc21    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd842
;       tm_pmu_profile_start(pmu_names[i]);
700a7d7e: f104 0508    	add.w	r5, r4, #0x8
700a7d82: 4628         	mov	r0, r5
700a7d84: f00d fc14    	bl	0x700b55b0 <tm_pmu_profile_start> @ imm = #0xd828
;       if (tm_mutex_get(SHARED_MUTEX_ID) == TM_SUCCESS)
700a7d88: 2001         	movs	r0, #0x1
700a7d8a: f00c ff81    	bl	0x700b4c90 <tm_mutex_get> @ imm = #0xcf02
700a7d8e: b928         	cbnz	r0, 0x700a7d9c <HighPrioTask+0x6c> @ imm = #0xa
;          tm_pmu_profile_end(pmu_names[i]);
700a7d90: 4628         	mov	r0, r5
700a7d92: f00d fbfd    	bl	0x700b5590 <tm_pmu_profile_end> @ imm = #0xd7fa
;          tm_mutex_put(SHARED_MUTEX_ID);
700a7d96: 2001         	movs	r0, #0x1
700a7d98: f00d f84a    	bl	0x700b4e30 <tm_mutex_put> @ imm = #0xd094
;       tm_thread_sleep_ticks(5);
700a7d9c: 2005         	movs	r0, #0x5
700a7d9e: f00d fc0f    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd81e
;       tm_thread_sleep_ticks(15);
700a7da2: 200f         	movs	r0, #0xf
700a7da4: f00d fc0c    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd818
;       tm_pmu_profile_start(pmu_names[i]);
700a7da8: f104 0510    	add.w	r5, r4, #0x10
700a7dac: 4628         	mov	r0, r5
700a7dae: f00d fbff    	bl	0x700b55b0 <tm_pmu_profile_start> @ imm = #0xd7fe
;       if (tm_mutex_get(SHARED_MUTEX_ID) == TM_SUCCESS)
700a7db2: 2001         	movs	r0, #0x1
700a7db4: f00c ff6c    	bl	0x700b4c90 <tm_mutex_get> @ imm = #0xced8
700a7db8: b928         	cbnz	r0, 0x700a7dc6 <HighPrioTask+0x96> @ imm = #0xa
;          tm_pmu_profile_end(pmu_names[i]);
700a7dba: 4628         	mov	r0, r5
700a7dbc: f00d fbe8    	bl	0x700b5590 <tm_pmu_profile_end> @ imm = #0xd7d0
;          tm_mutex_put(SHARED_MUTEX_ID);
700a7dc0: 2001         	movs	r0, #0x1
700a7dc2: f00d f835    	bl	0x700b4e30 <tm_mutex_put> @ imm = #0xd06a
;       tm_thread_sleep_ticks(5);
700a7dc6: 2005         	movs	r0, #0x5
700a7dc8: f00d fbfa    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd7f4
;       tm_thread_sleep_ticks(15);
700a7dcc: 200f         	movs	r0, #0xf
700a7dce: f00d fbf7    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd7ee
;       tm_pmu_profile_start(pmu_names[i]);
700a7dd2: f104 0518    	add.w	r5, r4, #0x18
700a7dd6: 4628         	mov	r0, r5
700a7dd8: f00d fbea    	bl	0x700b55b0 <tm_pmu_profile_start> @ imm = #0xd7d4
;       if (tm_mutex_get(SHARED_MUTEX_ID) == TM_SUCCESS)
700a7ddc: 2001         	movs	r0, #0x1
700a7dde: f00c ff57    	bl	0x700b4c90 <tm_mutex_get> @ imm = #0xceae
700a7de2: b928         	cbnz	r0, 0x700a7df0 <HighPrioTask+0xc0> @ imm = #0xa
;          tm_pmu_profile_end(pmu_names[i]);
700a7de4: 4628         	mov	r0, r5
700a7de6: f00d fbd3    	bl	0x700b5590 <tm_pmu_profile_end> @ imm = #0xd7a6
;          tm_mutex_put(SHARED_MUTEX_ID);
700a7dea: 2001         	movs	r0, #0x1
700a7dec: f00d f820    	bl	0x700b4e30 <tm_mutex_put> @ imm = #0xd040
;       tm_thread_sleep_ticks(5);
700a7df0: 2005         	movs	r0, #0x5
700a7df2: f00d fbe5    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd7ca
;       tm_thread_sleep_ticks(15);
700a7df6: 200f         	movs	r0, #0xf
700a7df8: f00d fbe2    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd7c4
;       tm_pmu_profile_start(pmu_names[i]);
700a7dfc: f104 0520    	add.w	r5, r4, #0x20
700a7e00: 4628         	mov	r0, r5
700a7e02: f00d fbd5    	bl	0x700b55b0 <tm_pmu_profile_start> @ imm = #0xd7aa
;       if (tm_mutex_get(SHARED_MUTEX_ID) == TM_SUCCESS)
700a7e06: 2001         	movs	r0, #0x1
700a7e08: f00c ff42    	bl	0x700b4c90 <tm_mutex_get> @ imm = #0xce84
700a7e0c: b928         	cbnz	r0, 0x700a7e1a <HighPrioTask+0xea> @ imm = #0xa
;          tm_pmu_profile_end(pmu_names[i]);
700a7e0e: 4628         	mov	r0, r5
700a7e10: f00d fbbe    	bl	0x700b5590 <tm_pmu_profile_end> @ imm = #0xd77c
;          tm_mutex_put(SHARED_MUTEX_ID);
700a7e14: 2001         	movs	r0, #0x1
700a7e16: f00d f80b    	bl	0x700b4e30 <tm_mutex_put> @ imm = #0xd016
;       tm_thread_sleep_ticks(5);
700a7e1a: 2005         	movs	r0, #0x5
700a7e1c: f00d fbd0    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd7a0
;       tm_thread_sleep_ticks(15);
700a7e20: 200f         	movs	r0, #0xf
700a7e22: f00d fbcd    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd79a
;       tm_pmu_profile_start(pmu_names[i]);
700a7e26: f104 0528    	add.w	r5, r4, #0x28
700a7e2a: 4628         	mov	r0, r5
700a7e2c: f00d fbc0    	bl	0x700b55b0 <tm_pmu_profile_start> @ imm = #0xd780
;       if (tm_mutex_get(SHARED_MUTEX_ID) == TM_SUCCESS)
700a7e30: 2001         	movs	r0, #0x1
700a7e32: f00c ff2d    	bl	0x700b4c90 <tm_mutex_get> @ imm = #0xce5a
700a7e36: b928         	cbnz	r0, 0x700a7e44 <HighPrioTask+0x114> @ imm = #0xa
;          tm_pmu_profile_end(pmu_names[i]);
700a7e38: 4628         	mov	r0, r5
700a7e3a: f00d fba9    	bl	0x700b5590 <tm_pmu_profile_end> @ imm = #0xd752
;          tm_mutex_put(SHARED_MUTEX_ID);
700a7e3e: 2001         	movs	r0, #0x1
700a7e40: f00c fff6    	bl	0x700b4e30 <tm_mutex_put> @ imm = #0xcfec
;       tm_thread_sleep_ticks(5);
700a7e44: 2005         	movs	r0, #0x5
700a7e46: f00d fbbb    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd776
;       tm_thread_sleep_ticks(15);
700a7e4a: 200f         	movs	r0, #0xf
700a7e4c: f00d fbb8    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd770
;       tm_pmu_profile_start(pmu_names[i]);
700a7e50: f104 0530    	add.w	r5, r4, #0x30
700a7e54: 4628         	mov	r0, r5
700a7e56: f00d fbab    	bl	0x700b55b0 <tm_pmu_profile_start> @ imm = #0xd756
;       if (tm_mutex_get(SHARED_MUTEX_ID) == TM_SUCCESS)
700a7e5a: 2001         	movs	r0, #0x1
700a7e5c: f00c ff18    	bl	0x700b4c90 <tm_mutex_get> @ imm = #0xce30
700a7e60: b928         	cbnz	r0, 0x700a7e6e <HighPrioTask+0x13e> @ imm = #0xa
;          tm_pmu_profile_end(pmu_names[i]);
700a7e62: 4628         	mov	r0, r5
700a7e64: f00d fb94    	bl	0x700b5590 <tm_pmu_profile_end> @ imm = #0xd728
;          tm_mutex_put(SHARED_MUTEX_ID);
700a7e68: 2001         	movs	r0, #0x1
700a7e6a: f00c ffe1    	bl	0x700b4e30 <tm_mutex_put> @ imm = #0xcfc2
;       tm_thread_sleep_ticks(5);
700a7e6e: 2005         	movs	r0, #0x5
700a7e70: f00d fba6    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd74c
;       tm_thread_sleep_ticks(15);
700a7e74: 200f         	movs	r0, #0xf
700a7e76: f00d fba3    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xd746
;       tm_pmu_profile_start(pmu_names[i]);
700a7e7a: 3438         	adds	r4, #0x38
700a7e7c: 4620         	mov	r0, r4
700a7e7e: f00d fb97    	bl	0x700b55b0 <tm_pmu_profile_start> @ imm = #0xd72e
;       if (tm_mutex_get(SHARED_MUTEX_ID) == TM_SUCCESS)
700a7e82: 2001         	movs	r0, #0x1
700a7e84: f00c ff04    	bl	0x700b4c90 <tm_mutex_get> @ imm = #0xce08
700a7e88: 2800         	cmp	r0, #0x0
700a7e8a: f47f af59    	bne.w	0x700a7d40 <HighPrioTask+0x10> @ imm = #-0x14e
;          tm_pmu_profile_end(pmu_names[i]);
700a7e8e: 4620         	mov	r0, r4
700a7e90: f00d fb7e    	bl	0x700b5590 <tm_pmu_profile_end> @ imm = #0xd6fc
;          tm_mutex_put(SHARED_MUTEX_ID);
700a7e94: 2001         	movs	r0, #0x1
700a7e96: f00c ffcb    	bl	0x700b4e30 <tm_mutex_put> @ imm = #0xcf96
700a7e9a: e751         	b	0x700a7d40 <HighPrioTask+0x10> @ imm = #-0x15e
;    tm_thread_suspend(HIGH_TASK_ID);
700a7e9c: 2000         	movs	r0, #0x0
700a7e9e: b001         	add	sp, #0x4
700a7ea0: e8bd 40f0    	pop.w	{r4, r5, r6, r7, lr}
700a7ea4: f00c bfe4    	b.w	0x700b4e70 <tm_thread_suspend> @ imm = #0xcfc8
		...

700a7eb0 <CSL_bcdmaChanOpTeardownChan>:
700a7eb0: b580         	push	{r7, lr}
700a7eb2: b08c         	sub	sp, #0x30
700a7eb4: 900b         	str	r0, [sp, #0x2c]
700a7eb6: 910a         	str	r1, [sp, #0x28]
700a7eb8: 9209         	str	r2, [sp, #0x24]
700a7eba: 9308         	str	r3, [sp, #0x20]
700a7ebc: 2000         	movs	r0, #0x0
700a7ebe: 9007         	str	r0, [sp, #0x1c]
700a7ec0: 980b         	ldr	r0, [sp, #0x2c]
700a7ec2: 990a         	ldr	r1, [sp, #0x28]
700a7ec4: 9a09         	ldr	r2, [sp, #0x24]
700a7ec6: f008 fd03    	bl	0x700b08d0 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x8a06
700a7eca: b920         	cbnz	r0, 0x700a7ed6 <CSL_bcdmaChanOpTeardownChan+0x26> @ imm = #0x8
700a7ecc: e7ff         	b	0x700a7ece <CSL_bcdmaChanOpTeardownChan+0x1e> @ imm = #-0x2
700a7ece: f04f 30ff    	mov.w	r0, #0xffffffff
700a7ed2: 9007         	str	r0, [sp, #0x1c]
700a7ed4: e09f         	b	0x700a8016 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #0x13e
700a7ed6: 2000         	movs	r0, #0x0
700a7ed8: 9005         	str	r0, [sp, #0x14]
700a7eda: 9004         	str	r0, [sp, #0x10]
700a7edc: 9808         	ldr	r0, [sp, #0x20]
700a7ede: b148         	cbz	r0, 0x700a7ef4 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #0x12
700a7ee0: e7ff         	b	0x700a7ee2 <CSL_bcdmaChanOpTeardownChan+0x32> @ imm = #-0x2
700a7ee2: 9808         	ldr	r0, [sp, #0x20]
700a7ee4: 9003         	str	r0, [sp, #0xc]
700a7ee6: 9803         	ldr	r0, [sp, #0xc]
700a7ee8: 6800         	ldr	r0, [r0]
700a7eea: 9005         	str	r0, [sp, #0x14]
700a7eec: 9803         	ldr	r0, [sp, #0xc]
700a7eee: 6840         	ldr	r0, [r0, #0x4]
700a7ef0: 9004         	str	r0, [sp, #0x10]
700a7ef2: e7ff         	b	0x700a7ef4 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #-0x2
700a7ef4: 980a         	ldr	r0, [sp, #0x28]
700a7ef6: 9001         	str	r0, [sp, #0x4]
700a7ef8: b148         	cbz	r0, 0x700a7f0e <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #0x12
700a7efa: e7ff         	b	0x700a7efc <CSL_bcdmaChanOpTeardownChan+0x4c> @ imm = #-0x2
700a7efc: 9801         	ldr	r0, [sp, #0x4]
700a7efe: 2801         	cmp	r0, #0x1
700a7f00: d024         	beq	0x700a7f4c <CSL_bcdmaChanOpTeardownChan+0x9c> @ imm = #0x48
700a7f02: e7ff         	b	0x700a7f04 <CSL_bcdmaChanOpTeardownChan+0x54> @ imm = #-0x2
700a7f04: 9801         	ldr	r0, [sp, #0x4]
700a7f06: 2802         	cmp	r0, #0x2
700a7f08: d03f         	beq	0x700a7f8a <CSL_bcdmaChanOpTeardownChan+0xda> @ imm = #0x7e
700a7f0a: e7ff         	b	0x700a7f0c <CSL_bcdmaChanOpTeardownChan+0x5c> @ imm = #-0x2
700a7f0c: e7ff         	b	0x700a7f0e <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #-0x2
700a7f0e: 980b         	ldr	r0, [sp, #0x2c]
700a7f10: 6880         	ldr	r0, [r0, #0x8]
700a7f12: 9909         	ldr	r1, [sp, #0x24]
700a7f14: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7f18: f00d fa92    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xd524
700a7f1c: 9006         	str	r0, [sp, #0x18]
700a7f1e: 9806         	ldr	r0, [sp, #0x18]
700a7f20: f040 4080    	orr	r0, r0, #0x40000000
700a7f24: 9006         	str	r0, [sp, #0x18]
700a7f26: 9806         	ldr	r0, [sp, #0x18]
700a7f28: f020 5080    	bic	r0, r0, #0x10000000
700a7f2c: 9905         	ldr	r1, [sp, #0x14]
700a7f2e: 2900         	cmp	r1, #0x0
700a7f30: bf18         	it	ne
700a7f32: 2101         	movne	r1, #0x1
700a7f34: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a7f38: 9006         	str	r0, [sp, #0x18]
700a7f3a: 980b         	ldr	r0, [sp, #0x2c]
700a7f3c: 6880         	ldr	r0, [r0, #0x8]
700a7f3e: 9909         	ldr	r1, [sp, #0x24]
700a7f40: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7f44: 9906         	ldr	r1, [sp, #0x18]
700a7f46: f00d f9fb    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0xd3f6
700a7f4a: e03d         	b	0x700a7fc8 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x7a
700a7f4c: 980b         	ldr	r0, [sp, #0x2c]
700a7f4e: 6900         	ldr	r0, [r0, #0x10]
700a7f50: 9909         	ldr	r1, [sp, #0x24]
700a7f52: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7f56: f00d fa73    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xd4e6
700a7f5a: 9006         	str	r0, [sp, #0x18]
700a7f5c: 9806         	ldr	r0, [sp, #0x18]
700a7f5e: f040 4080    	orr	r0, r0, #0x40000000
700a7f62: 9006         	str	r0, [sp, #0x18]
700a7f64: 9806         	ldr	r0, [sp, #0x18]
700a7f66: f020 5080    	bic	r0, r0, #0x10000000
700a7f6a: 9905         	ldr	r1, [sp, #0x14]
700a7f6c: 2900         	cmp	r1, #0x0
700a7f6e: bf18         	it	ne
700a7f70: 2101         	movne	r1, #0x1
700a7f72: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a7f76: 9006         	str	r0, [sp, #0x18]
700a7f78: 980b         	ldr	r0, [sp, #0x2c]
700a7f7a: 6900         	ldr	r0, [r0, #0x10]
700a7f7c: 9909         	ldr	r1, [sp, #0x24]
700a7f7e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7f82: 9906         	ldr	r1, [sp, #0x18]
700a7f84: f00d f9dc    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0xd3b8
700a7f88: e01e         	b	0x700a7fc8 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x3c
700a7f8a: 980b         	ldr	r0, [sp, #0x2c]
700a7f8c: 6980         	ldr	r0, [r0, #0x18]
700a7f8e: 9909         	ldr	r1, [sp, #0x24]
700a7f90: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7f94: f00d fa54    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xd4a8
700a7f98: 9006         	str	r0, [sp, #0x18]
700a7f9a: 9806         	ldr	r0, [sp, #0x18]
700a7f9c: f040 4080    	orr	r0, r0, #0x40000000
700a7fa0: 9006         	str	r0, [sp, #0x18]
700a7fa2: 9806         	ldr	r0, [sp, #0x18]
700a7fa4: f020 5080    	bic	r0, r0, #0x10000000
700a7fa8: 9905         	ldr	r1, [sp, #0x14]
700a7faa: 2900         	cmp	r1, #0x0
700a7fac: bf18         	it	ne
700a7fae: 2101         	movne	r1, #0x1
700a7fb0: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a7fb4: 9006         	str	r0, [sp, #0x18]
700a7fb6: 980b         	ldr	r0, [sp, #0x2c]
700a7fb8: 6980         	ldr	r0, [r0, #0x18]
700a7fba: 9909         	ldr	r1, [sp, #0x24]
700a7fbc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7fc0: 9906         	ldr	r1, [sp, #0x18]
700a7fc2: f00d f9bd    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0xd37a
700a7fc6: e7ff         	b	0x700a7fc8 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #-0x2
700a7fc8: 9804         	ldr	r0, [sp, #0x10]
700a7fca: b318         	cbz	r0, 0x700a8014 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #0x46
700a7fcc: e7ff         	b	0x700a7fce <CSL_bcdmaChanOpTeardownChan+0x11e> @ imm = #-0x2
700a7fce: 2080         	movs	r0, #0x80
700a7fd0: 9002         	str	r0, [sp, #0x8]
700a7fd2: e7ff         	b	0x700a7fd4 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x2
700a7fd4: 980b         	ldr	r0, [sp, #0x2c]
700a7fd6: 990a         	ldr	r1, [sp, #0x28]
700a7fd8: 9a09         	ldr	r2, [sp, #0x24]
700a7fda: f008 fc79    	bl	0x700b08d0 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x88f2
700a7fde: 4601         	mov	r1, r0
700a7fe0: 2000         	movs	r0, #0x0
700a7fe2: 9000         	str	r0, [sp]
700a7fe4: b131         	cbz	r1, 0x700a7ff4 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #0xc
700a7fe6: e7ff         	b	0x700a7fe8 <CSL_bcdmaChanOpTeardownChan+0x138> @ imm = #-0x2
700a7fe8: 9802         	ldr	r0, [sp, #0x8]
700a7fea: 2800         	cmp	r0, #0x0
700a7fec: bf18         	it	ne
700a7fee: 2001         	movne	r0, #0x1
700a7ff0: 9000         	str	r0, [sp]
700a7ff2: e7ff         	b	0x700a7ff4 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #-0x2
700a7ff4: 9800         	ldr	r0, [sp]
700a7ff6: 07c0         	lsls	r0, r0, #0x1f
700a7ff8: b120         	cbz	r0, 0x700a8004 <CSL_bcdmaChanOpTeardownChan+0x154> @ imm = #0x8
700a7ffa: e7ff         	b	0x700a7ffc <CSL_bcdmaChanOpTeardownChan+0x14c> @ imm = #-0x2
700a7ffc: 9802         	ldr	r0, [sp, #0x8]
700a7ffe: 3801         	subs	r0, #0x1
700a8000: 9002         	str	r0, [sp, #0x8]
700a8002: e7e7         	b	0x700a7fd4 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x32
700a8004: 9802         	ldr	r0, [sp, #0x8]
700a8006: b920         	cbnz	r0, 0x700a8012 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #0x8
700a8008: e7ff         	b	0x700a800a <CSL_bcdmaChanOpTeardownChan+0x15a> @ imm = #-0x2
700a800a: f04f 30ff    	mov.w	r0, #0xffffffff
700a800e: 9007         	str	r0, [sp, #0x1c]
700a8010: e7ff         	b	0x700a8012 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #-0x2
700a8012: e7ff         	b	0x700a8014 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #-0x2
700a8014: e7ff         	b	0x700a8016 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #-0x2
700a8016: 9807         	ldr	r0, [sp, #0x1c]
700a8018: b00c         	add	sp, #0x30
700a801a: bd80         	pop	{r7, pc}
700a801c: 0000         	movs	r0, r0
700a801e: 0000         	movs	r0, r0

700a8020 <CSL_bcdmaChanOp>:
700a8020: b580         	push	{r7, lr}
700a8022: b088         	sub	sp, #0x20
700a8024: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a8028: 9007         	str	r0, [sp, #0x1c]
700a802a: 9106         	str	r1, [sp, #0x18]
700a802c: 9205         	str	r2, [sp, #0x14]
700a802e: 9304         	str	r3, [sp, #0x10]
700a8030: 2000         	movs	r0, #0x0
700a8032: 9003         	str	r0, [sp, #0xc]
700a8034: 9807         	ldr	r0, [sp, #0x1c]
700a8036: b158         	cbz	r0, 0x700a8050 <CSL_bcdmaChanOp+0x30> @ imm = #0x16
700a8038: e7ff         	b	0x700a803a <CSL_bcdmaChanOp+0x1a> @ imm = #-0x2
700a803a: 9805         	ldr	r0, [sp, #0x14]
700a803c: 2802         	cmp	r0, #0x2
700a803e: d807         	bhi	0x700a8050 <CSL_bcdmaChanOp+0x30> @ imm = #0xe
700a8040: e7ff         	b	0x700a8042 <CSL_bcdmaChanOp+0x22> @ imm = #-0x2
700a8042: 9807         	ldr	r0, [sp, #0x1c]
700a8044: 9905         	ldr	r1, [sp, #0x14]
700a8046: 9a04         	ldr	r2, [sp, #0x10]
700a8048: f008 fc82    	bl	0x700b0950 <CSL_bcdmaChanOpIsValidChanIdx> @ imm = #0x8904
700a804c: b920         	cbnz	r0, 0x700a8058 <CSL_bcdmaChanOp+0x38> @ imm = #0x8
700a804e: e7ff         	b	0x700a8050 <CSL_bcdmaChanOp+0x30> @ imm = #-0x2
700a8050: f06f 0001    	mvn	r0, #0x1
700a8054: 9003         	str	r0, [sp, #0xc]
700a8056: e094         	b	0x700a8182 <CSL_bcdmaChanOp+0x162> @ imm = #0x128
700a8058: 9806         	ldr	r0, [sp, #0x18]
700a805a: 9002         	str	r0, [sp, #0x8]
700a805c: 280e         	cmp	r0, #0xe
700a805e: f200 808b    	bhi.w	0x700a8178 <CSL_bcdmaChanOp+0x158> @ imm = #0x116
700a8062: 9902         	ldr	r1, [sp, #0x8]
700a8064: e8df f001    	tbb	[pc, r1]
700a8068: 08 10 18 20  	.word	0x20181008
700a806c: 28 30 38 3f  	.word	0x3f383028
700a8070: 47 4f 57 5f  	.word	0x5f574f47
700a8074: 6c 79 81 00  	.word	0x0081796c
700a8078: 9807         	ldr	r0, [sp, #0x1c]
700a807a: 9905         	ldr	r1, [sp, #0x14]
700a807c: 9a04         	ldr	r2, [sp, #0x10]
700a807e: 9b0a         	ldr	r3, [sp, #0x28]
700a8080: f7fb fd1e    	bl	0x700a3ac0 <CSL_bcdmaChanOpCfgChan> @ imm = #-0x45c4
700a8084: 9003         	str	r0, [sp, #0xc]
700a8086: e07b         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0xf6
700a8088: 9807         	ldr	r0, [sp, #0x1c]
700a808a: 9905         	ldr	r1, [sp, #0x14]
700a808c: 9a04         	ldr	r2, [sp, #0x10]
700a808e: 2301         	movs	r3, #0x1
700a8090: f007 fa36    	bl	0x700af500 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x746c
700a8094: 9003         	str	r0, [sp, #0xc]
700a8096: e073         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0xe6
700a8098: 9807         	ldr	r0, [sp, #0x1c]
700a809a: 9905         	ldr	r1, [sp, #0x14]
700a809c: 9a04         	ldr	r2, [sp, #0x10]
700a809e: 2300         	movs	r3, #0x0
700a80a0: f007 fa2e    	bl	0x700af500 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x745c
700a80a4: 9003         	str	r0, [sp, #0xc]
700a80a6: e06b         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0xd6
700a80a8: 9807         	ldr	r0, [sp, #0x1c]
700a80aa: 9905         	ldr	r1, [sp, #0x14]
700a80ac: 9a04         	ldr	r2, [sp, #0x10]
700a80ae: 2301         	movs	r3, #0x1
700a80b0: f006 faa6    	bl	0x700ae600 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x654c
700a80b4: 9003         	str	r0, [sp, #0xc]
700a80b6: e063         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0xc6
700a80b8: 9807         	ldr	r0, [sp, #0x1c]
700a80ba: 9905         	ldr	r1, [sp, #0x14]
700a80bc: 9a04         	ldr	r2, [sp, #0x10]
700a80be: 2300         	movs	r3, #0x0
700a80c0: f006 fa9e    	bl	0x700ae600 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x653c
700a80c4: 9003         	str	r0, [sp, #0xc]
700a80c6: e05b         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0xb6
700a80c8: 9807         	ldr	r0, [sp, #0x1c]
700a80ca: 9905         	ldr	r1, [sp, #0x14]
700a80cc: 9a04         	ldr	r2, [sp, #0x10]
700a80ce: 9b0a         	ldr	r3, [sp, #0x28]
700a80d0: f7ff feee    	bl	0x700a7eb0 <CSL_bcdmaChanOpTeardownChan> @ imm = #-0x224
700a80d4: 9003         	str	r0, [sp, #0xc]
700a80d6: e053         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0xa6
700a80d8: 9807         	ldr	r0, [sp, #0x1c]
700a80da: 9905         	ldr	r1, [sp, #0x14]
700a80dc: 9a04         	ldr	r2, [sp, #0x10]
700a80de: f009 f837    	bl	0x700b1150 <CSL_bcdmaChanOpTriggerChan> @ imm = #0x906e
700a80e2: 9003         	str	r0, [sp, #0xc]
700a80e4: e04c         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0x98
700a80e6: 9807         	ldr	r0, [sp, #0x1c]
700a80e8: 9905         	ldr	r1, [sp, #0x14]
700a80ea: 9a04         	ldr	r2, [sp, #0x10]
700a80ec: 9b0a         	ldr	r3, [sp, #0x28]
700a80ee: f004 fe17    	bl	0x700acd20 <CSL_bcdmaChanOpGetChanRT> @ imm = #0x4c2e
700a80f2: 9003         	str	r0, [sp, #0xc]
700a80f4: e044         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0x88
700a80f6: 9807         	ldr	r0, [sp, #0x1c]
700a80f8: 9905         	ldr	r1, [sp, #0x14]
700a80fa: 9a04         	ldr	r2, [sp, #0x10]
700a80fc: 9b0a         	ldr	r3, [sp, #0x28]
700a80fe: f006 fad7    	bl	0x700ae6b0 <CSL_bcdmaChanOpSetChanRT> @ imm = #0x65ae
700a8102: 9003         	str	r0, [sp, #0xc]
700a8104: e03c         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0x78
700a8106: 9807         	ldr	r0, [sp, #0x1c]
700a8108: 9905         	ldr	r1, [sp, #0x14]
700a810a: 9a04         	ldr	r2, [sp, #0x10]
700a810c: 9b0a         	ldr	r3, [sp, #0x28]
700a810e: f000 fc6f    	bl	0x700a89f0 <CSL_bcdmaChanOpGetChanStats> @ imm = #0x8de
700a8112: 9003         	str	r0, [sp, #0xc]
700a8114: e034         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0x68
700a8116: 9807         	ldr	r0, [sp, #0x1c]
700a8118: 9905         	ldr	r1, [sp, #0x14]
700a811a: 9a04         	ldr	r2, [sp, #0x10]
700a811c: 9b0a         	ldr	r3, [sp, #0x28]
700a811e: f003 f9c7    	bl	0x700ab4b0 <CSL_bcdmaChanOpDecChanStats> @ imm = #0x338e
700a8122: 9003         	str	r0, [sp, #0xc]
700a8124: e02c         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0x58
700a8126: 9807         	ldr	r0, [sp, #0x1c]
700a8128: 9905         	ldr	r1, [sp, #0x14]
700a812a: 9a04         	ldr	r2, [sp, #0x10]
700a812c: 9b0a         	ldr	r3, [sp, #0x28]
700a812e: 46ee         	mov	lr, sp
700a8130: f04f 0c01    	mov.w	r12, #0x1
700a8134: f8ce c000    	str.w	r12, [lr]
700a8138: f005 fd6a    	bl	0x700adc10 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x5ad4
700a813c: 9003         	str	r0, [sp, #0xc]
700a813e: e01f         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0x3e
700a8140: 9807         	ldr	r0, [sp, #0x1c]
700a8142: 9905         	ldr	r1, [sp, #0x14]
700a8144: 9a04         	ldr	r2, [sp, #0x10]
700a8146: 9b0a         	ldr	r3, [sp, #0x28]
700a8148: 46ee         	mov	lr, sp
700a814a: f04f 0c00    	mov.w	r12, #0x0
700a814e: f8ce c000    	str.w	r12, [lr]
700a8152: f005 fd5d    	bl	0x700adc10 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x5aba
700a8156: 9003         	str	r0, [sp, #0xc]
700a8158: e012         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0x24
700a815a: 9807         	ldr	r0, [sp, #0x1c]
700a815c: 9905         	ldr	r1, [sp, #0x14]
700a815e: 9a04         	ldr	r2, [sp, #0x10]
700a8160: 9b0a         	ldr	r3, [sp, #0x28]
700a8162: f005 f8dd    	bl	0x700ad320 <CSL_bcdmaChanOpSetBurstSize> @ imm = #0x51ba
700a8166: 9003         	str	r0, [sp, #0xc]
700a8168: e00a         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0x14
700a816a: 9807         	ldr	r0, [sp, #0x1c]
700a816c: 9905         	ldr	r1, [sp, #0x14]
700a816e: 9a04         	ldr	r2, [sp, #0x10]
700a8170: f008 fe2e    	bl	0x700b0dd0 <CSL_bcdmaChanOpClearError> @ imm = #0x8c5c
700a8174: 9003         	str	r0, [sp, #0xc]
700a8176: e003         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #0x6
700a8178: f06f 0001    	mvn	r0, #0x1
700a817c: 9003         	str	r0, [sp, #0xc]
700a817e: e7ff         	b	0x700a8180 <CSL_bcdmaChanOp+0x160> @ imm = #-0x2
700a8180: e7ff         	b	0x700a8182 <CSL_bcdmaChanOp+0x162> @ imm = #-0x2
700a8182: 9803         	ldr	r0, [sp, #0xc]
700a8184: b008         	add	sp, #0x20
700a8186: bd80         	pop	{r7, pc}
		...

700a8190 <Udma_chOpen>:
700a8190: b580         	push	{r7, lr}
700a8192: b08a         	sub	sp, #0x28
700a8194: 9009         	str	r0, [sp, #0x24]
700a8196: 9108         	str	r1, [sp, #0x20]
700a8198: 9207         	str	r2, [sp, #0x1c]
700a819a: 9306         	str	r3, [sp, #0x18]
700a819c: 2000         	movs	r0, #0x0
700a819e: 9005         	str	r0, [sp, #0x14]
700a81a0: 9003         	str	r0, [sp, #0xc]
700a81a2: 9809         	ldr	r0, [sp, #0x24]
700a81a4: 9001         	str	r0, [sp, #0x4]
700a81a6: 9801         	ldr	r0, [sp, #0x4]
700a81a8: b130         	cbz	r0, 0x700a81b8 <Udma_chOpen+0x28> @ imm = #0xc
700a81aa: e7ff         	b	0x700a81ac <Udma_chOpen+0x1c> @ imm = #-0x2
700a81ac: 9808         	ldr	r0, [sp, #0x20]
700a81ae: b118         	cbz	r0, 0x700a81b8 <Udma_chOpen+0x28> @ imm = #0x6
700a81b0: e7ff         	b	0x700a81b2 <Udma_chOpen+0x22> @ imm = #-0x2
700a81b2: 9806         	ldr	r0, [sp, #0x18]
700a81b4: b920         	cbnz	r0, 0x700a81c0 <Udma_chOpen+0x30> @ imm = #0x8
700a81b6: e7ff         	b	0x700a81b8 <Udma_chOpen+0x28> @ imm = #-0x2
700a81b8: f06f 0001    	mvn	r0, #0x1
700a81bc: 9005         	str	r0, [sp, #0x14]
700a81be: e7ff         	b	0x700a81c0 <Udma_chOpen+0x30> @ imm = #-0x2
700a81c0: 9805         	ldr	r0, [sp, #0x14]
700a81c2: b978         	cbnz	r0, 0x700a81e4 <Udma_chOpen+0x54> @ imm = #0x1e
700a81c4: e7ff         	b	0x700a81c6 <Udma_chOpen+0x36> @ imm = #-0x2
700a81c6: 9801         	ldr	r0, [sp, #0x4]
700a81c8: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a81cc: f64a 31cd    	movw	r1, #0xabcd
700a81d0: f6ca 31dc    	movt	r1, #0xabdc
700a81d4: 4288         	cmp	r0, r1
700a81d6: d004         	beq	0x700a81e2 <Udma_chOpen+0x52> @ imm = #0x8
700a81d8: e7ff         	b	0x700a81da <Udma_chOpen+0x4a> @ imm = #-0x2
700a81da: f04f 30ff    	mov.w	r0, #0xffffffff
700a81de: 9005         	str	r0, [sp, #0x14]
700a81e0: e7ff         	b	0x700a81e2 <Udma_chOpen+0x52> @ imm = #-0x2
700a81e2: e7ff         	b	0x700a81e4 <Udma_chOpen+0x54> @ imm = #-0x2
700a81e4: 9805         	ldr	r0, [sp, #0x14]
700a81e6: b938         	cbnz	r0, 0x700a81f8 <Udma_chOpen+0x68> @ imm = #0xe
700a81e8: e7ff         	b	0x700a81ea <Udma_chOpen+0x5a> @ imm = #-0x2
700a81ea: 9801         	ldr	r0, [sp, #0x4]
700a81ec: 9907         	ldr	r1, [sp, #0x1c]
700a81ee: 9a06         	ldr	r2, [sp, #0x18]
700a81f0: f005 ff46    	bl	0x700ae080 <Udma_chCheckParams> @ imm = #0x5e8c
700a81f4: 9005         	str	r0, [sp, #0x14]
700a81f6: e7ff         	b	0x700a81f8 <Udma_chOpen+0x68> @ imm = #-0x2
700a81f8: 9805         	ldr	r0, [sp, #0x14]
700a81fa: 2800         	cmp	r0, #0x0
700a81fc: d145         	bne	0x700a828a <Udma_chOpen+0xfa> @ imm = #0x8a
700a81fe: e7ff         	b	0x700a8200 <Udma_chOpen+0x70> @ imm = #-0x2
700a8200: 9808         	ldr	r0, [sp, #0x20]
700a8202: 9002         	str	r0, [sp, #0x8]
700a8204: 9802         	ldr	r0, [sp, #0x8]
700a8206: f44f 7116    	mov.w	r1, #0x258
700a820a: f7f8 ee34    	blx	0x700a0e74 <__aeabi_memclr8> @ imm = #-0x7398
700a820e: 9802         	ldr	r0, [sp, #0x8]
700a8210: 3004         	adds	r0, #0x4
700a8212: 9906         	ldr	r1, [sp, #0x18]
700a8214: 2264         	movs	r2, #0x64
700a8216: f7f9 ec72    	blx	0x700a1afc <__aeabi_memcpy8> @ imm = #-0x671c
700a821a: 9807         	ldr	r0, [sp, #0x1c]
700a821c: 9902         	ldr	r1, [sp, #0x8]
700a821e: 6008         	str	r0, [r1]
700a8220: 9801         	ldr	r0, [sp, #0x4]
700a8222: 9902         	ldr	r1, [sp, #0x8]
700a8224: 6688         	str	r0, [r1, #0x68]
700a8226: 9902         	ldr	r1, [sp, #0x8]
700a8228: 2000         	movs	r0, #0x0
700a822a: f6cf 70ff    	movt	r0, #0xffff
700a822e: 66c8         	str	r0, [r1, #0x6c]
700a8230: 9902         	ldr	r1, [sp, #0x8]
700a8232: 6708         	str	r0, [r1, #0x70]
700a8234: 9902         	ldr	r1, [sp, #0x8]
700a8236: 6748         	str	r0, [r1, #0x74]
700a8238: 9902         	ldr	r1, [sp, #0x8]
700a823a: 6788         	str	r0, [r1, #0x78]
700a823c: 9902         	ldr	r1, [sp, #0x8]
700a823e: 2004         	movs	r0, #0x4
700a8240: f6cf 70ff    	movt	r0, #0xffff
700a8244: 67c8         	str	r0, [r1, #0x7c]
700a8246: 9902         	ldr	r1, [sp, #0x8]
700a8248: 2000         	movs	r0, #0x0
700a824a: 9000         	str	r0, [sp]
700a824c: f8c1 0080    	str.w	r0, [r1, #0x80]
700a8250: 9902         	ldr	r1, [sp, #0x8]
700a8252: f8c1 0084    	str.w	r0, [r1, #0x84]
700a8256: 9902         	ldr	r1, [sp, #0x8]
700a8258: f8c1 0088    	str.w	r0, [r1, #0x88]
700a825c: 9802         	ldr	r0, [sp, #0x8]
700a825e: f500 70f2    	add.w	r0, r0, #0x1e4
700a8262: 9907         	ldr	r1, [sp, #0x1c]
700a8264: f006 f814    	bl	0x700ae290 <UdmaChTxPrms_init> @ imm = #0x6028
700a8268: 9802         	ldr	r0, [sp, #0x8]
700a826a: f500 70fc    	add.w	r0, r0, #0x1f8
700a826e: 9907         	ldr	r1, [sp, #0x1c]
700a8270: f005 ffb6    	bl	0x700ae1e0 <UdmaChRxPrms_init> @ imm = #0x5f6c
700a8274: 9802         	ldr	r0, [sp, #0x8]
700a8276: f00a fee3    	bl	0x700b3040 <Udma_chInitRegs> @ imm = #0xadc6
700a827a: 9800         	ldr	r0, [sp]
700a827c: 9902         	ldr	r1, [sp, #0x8]
700a827e: f8c1 0248    	str.w	r0, [r1, #0x248]
700a8282: 9902         	ldr	r1, [sp, #0x8]
700a8284: f8c1 024c    	str.w	r0, [r1, #0x24c]
700a8288: e7ff         	b	0x700a828a <Udma_chOpen+0xfa> @ imm = #-0x2
700a828a: 9805         	ldr	r0, [sp, #0x14]
700a828c: b960         	cbnz	r0, 0x700a82a8 <Udma_chOpen+0x118> @ imm = #0x18
700a828e: e7ff         	b	0x700a8290 <Udma_chOpen+0x100> @ imm = #-0x2
700a8290: 9802         	ldr	r0, [sp, #0x8]
700a8292: f7f9 fa65    	bl	0x700a1760 <Udma_chAllocResource> @ imm = #-0x6b36
700a8296: 9005         	str	r0, [sp, #0x14]
700a8298: 9805         	ldr	r0, [sp, #0x14]
700a829a: b918         	cbnz	r0, 0x700a82a4 <Udma_chOpen+0x114> @ imm = #0x6
700a829c: e7ff         	b	0x700a829e <Udma_chOpen+0x10e> @ imm = #-0x2
700a829e: 2001         	movs	r0, #0x1
700a82a0: 9003         	str	r0, [sp, #0xc]
700a82a2: e000         	b	0x700a82a6 <Udma_chOpen+0x116> @ imm = #0x0
700a82a4: e7ff         	b	0x700a82a6 <Udma_chOpen+0x116> @ imm = #-0x2
700a82a6: e7ff         	b	0x700a82a8 <Udma_chOpen+0x118> @ imm = #-0x2
700a82a8: 9805         	ldr	r0, [sp, #0x14]
700a82aa: b948         	cbnz	r0, 0x700a82c0 <Udma_chOpen+0x130> @ imm = #0x12
700a82ac: e7ff         	b	0x700a82ae <Udma_chOpen+0x11e> @ imm = #-0x2
700a82ae: 9802         	ldr	r0, [sp, #0x8]
700a82b0: f008 fa3e    	bl	0x700b0730 <Udma_chPair> @ imm = #0x847c
700a82b4: 9005         	str	r0, [sp, #0x14]
700a82b6: 9805         	ldr	r0, [sp, #0x14]
700a82b8: b108         	cbz	r0, 0x700a82be <Udma_chOpen+0x12e> @ imm = #0x2
700a82ba: e7ff         	b	0x700a82bc <Udma_chOpen+0x12c> @ imm = #-0x2
700a82bc: e7ff         	b	0x700a82be <Udma_chOpen+0x12e> @ imm = #-0x2
700a82be: e7ff         	b	0x700a82c0 <Udma_chOpen+0x130> @ imm = #-0x2
700a82c0: 9805         	ldr	r0, [sp, #0x14]
700a82c2: b940         	cbnz	r0, 0x700a82d6 <Udma_chOpen+0x146> @ imm = #0x10
700a82c4: e7ff         	b	0x700a82c6 <Udma_chOpen+0x136> @ imm = #-0x2
700a82c6: 9902         	ldr	r1, [sp, #0x8]
700a82c8: f64a 30cd    	movw	r0, #0xabcd
700a82cc: f6ca 30dc    	movt	r0, #0xabdc
700a82d0: f8c1 0244    	str.w	r0, [r1, #0x244]
700a82d4: e00d         	b	0x700a82f2 <Udma_chOpen+0x162> @ imm = #0x1a
700a82d6: 9803         	ldr	r0, [sp, #0xc]
700a82d8: 2801         	cmp	r0, #0x1
700a82da: d109         	bne	0x700a82f0 <Udma_chOpen+0x160> @ imm = #0x12
700a82dc: e7ff         	b	0x700a82de <Udma_chOpen+0x14e> @ imm = #-0x2
700a82de: 9802         	ldr	r0, [sp, #0x8]
700a82e0: f7fd fbee    	bl	0x700a5ac0 <Udma_chFreeResource> @ imm = #-0x2824
700a82e4: 9004         	str	r0, [sp, #0x10]
700a82e6: 9804         	ldr	r0, [sp, #0x10]
700a82e8: b108         	cbz	r0, 0x700a82ee <Udma_chOpen+0x15e> @ imm = #0x2
700a82ea: e7ff         	b	0x700a82ec <Udma_chOpen+0x15c> @ imm = #-0x2
700a82ec: e7ff         	b	0x700a82ee <Udma_chOpen+0x15e> @ imm = #-0x2
700a82ee: e7ff         	b	0x700a82f0 <Udma_chOpen+0x160> @ imm = #-0x2
700a82f0: e7ff         	b	0x700a82f2 <Udma_chOpen+0x162> @ imm = #-0x2
700a82f2: 9805         	ldr	r0, [sp, #0x14]
700a82f4: b00a         	add	sp, #0x28
700a82f6: bd80         	pop	{r7, pc}
		...

700a8300 <Sciclient_pmQueryModuleClkFreq>:
700a8300: b580         	push	{r7, lr}
700a8302: b09c         	sub	sp, #0x70
700a8304: f8dd c07c    	ldr.w	r12, [sp, #0x7c]
700a8308: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a830c: 901b         	str	r0, [sp, #0x6c]
700a830e: 911a         	str	r1, [sp, #0x68]
700a8310: 9319         	str	r3, [sp, #0x64]
700a8312: 9218         	str	r2, [sp, #0x60]
700a8314: 2000         	movs	r0, #0x0
700a8316: 9017         	str	r0, [sp, #0x5c]
700a8318: 981b         	ldr	r0, [sp, #0x6c]
700a831a: f8cd 003b    	str.w	r0, [sp, #0x3b]
700a831e: 9818         	ldr	r0, [sp, #0x60]
700a8320: 9919         	ldr	r1, [sp, #0x64]
700a8322: f8cd 1043    	str.w	r1, [sp, #0x43]
700a8326: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a832a: 9818         	ldr	r0, [sp, #0x60]
700a832c: 9919         	ldr	r1, [sp, #0x64]
700a832e: f8cd 104b    	str.w	r1, [sp, #0x4b]
700a8332: f8cd 0047    	str.w	r0, [sp, #0x47]
700a8336: 9818         	ldr	r0, [sp, #0x60]
700a8338: 9919         	ldr	r1, [sp, #0x64]
700a833a: f8cd 1053    	str.w	r1, [sp, #0x53]
700a833e: f8cd 004f    	str.w	r0, [sp, #0x4f]
700a8342: 9b18         	ldr	r3, [sp, #0x60]
700a8344: 9819         	ldr	r0, [sp, #0x64]
700a8346: f64c 41cd    	movw	r1, #0xcccd
700a834a: f6cc 41cc    	movt	r1, #0xcccc
700a834e: fba3 2e01    	umull	r2, lr, r3, r1
700a8352: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a8356: fb03 e30c    	mla	r3, r3, r12, lr
700a835a: fb00 3101    	mla	r1, r0, r1, r3
700a835e: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a8362: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a8366: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a836a: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a836e: f649 129a    	movw	r2, #0x999a
700a8372: f6c9 1299    	movt	r2, #0x9999
700a8376: 1a89         	subs	r1, r1, r2
700a8378: f649 1199    	movw	r1, #0x9999
700a837c: f6c1 1199    	movt	r1, #0x1999
700a8380: 4188         	sbcs	r0, r1
700a8382: d32b         	blo	0x700a83dc <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #0x56
700a8384: e7ff         	b	0x700a8386 <Sciclient_pmQueryModuleClkFreq+0x86> @ imm = #-0x2
700a8386: 9918         	ldr	r1, [sp, #0x60]
700a8388: 9819         	ldr	r0, [sp, #0x64]
700a838a: 084a         	lsrs	r2, r1, #0x1
700a838c: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a8390: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a8394: f142 0200    	adc	r2, r2, #0x0
700a8398: f64c 43cd    	movw	r3, #0xcccd
700a839c: f6cc 43cc    	movt	r3, #0xcccc
700a83a0: fba2 3c03    	umull	r3, r12, r2, r3
700a83a4: f02c 0303    	bic	r3, r12, #0x3
700a83a8: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a83ac: 1ad3         	subs	r3, r2, r3
700a83ae: f001 0201    	and	r2, r1, #0x1
700a83b2: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a83b6: 1a89         	subs	r1, r1, r2
700a83b8: f160 0000    	sbc	r0, r0, #0x0
700a83bc: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a83c0: f8cd 0043    	str.w	r0, [sp, #0x43]
700a83c4: f8dd 103f    	ldr.w	r1, [sp, #0x3f]
700a83c8: f8dd 0043    	ldr.w	r0, [sp, #0x43]
700a83cc: 310a         	adds	r1, #0xa
700a83ce: f140 0000    	adc	r0, r0, #0x0
700a83d2: f8cd 104f    	str.w	r1, [sp, #0x4f]
700a83d6: f8cd 0053    	str.w	r0, [sp, #0x53]
700a83da: e7ff         	b	0x700a83dc <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #-0x2
700a83dc: 981a         	ldr	r0, [sp, #0x68]
700a83de: 28ff         	cmp	r0, #0xff
700a83e0: d306         	blo	0x700a83f0 <Sciclient_pmQueryModuleClkFreq+0xf0> @ imm = #0xc
700a83e2: e7ff         	b	0x700a83e4 <Sciclient_pmQueryModuleClkFreq+0xe4> @ imm = #-0x2
700a83e4: 981a         	ldr	r0, [sp, #0x68]
700a83e6: 9016         	str	r0, [sp, #0x58]
700a83e8: 20ff         	movs	r0, #0xff
700a83ea: f88d 0057    	strb.w	r0, [sp, #0x57]
700a83ee: e003         	b	0x700a83f8 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #0x6
700a83f0: 981a         	ldr	r0, [sp, #0x68]
700a83f2: f88d 0057    	strb.w	r0, [sp, #0x57]
700a83f6: e7ff         	b	0x700a83f8 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #-0x2
700a83f8: 2000         	movs	r0, #0x0
700a83fa: 900b         	str	r0, [sp, #0x2c]
700a83fc: 900a         	str	r0, [sp, #0x28]
700a83fe: 9009         	str	r0, [sp, #0x24]
700a8400: 9008         	str	r0, [sp, #0x20]
700a8402: f240 110d    	movw	r1, #0x10d
700a8406: f8ad 100c    	strh.w	r1, [sp, #0xc]
700a840a: 2102         	movs	r1, #0x2
700a840c: 9104         	str	r1, [sp, #0x10]
700a840e: f10d 0133    	add.w	r1, sp, #0x33
700a8412: 9105         	str	r1, [sp, #0x14]
700a8414: 2129         	movs	r1, #0x29
700a8416: 9106         	str	r1, [sp, #0x18]
700a8418: 991f         	ldr	r1, [sp, #0x7c]
700a841a: 9107         	str	r1, [sp, #0x1c]
700a841c: 9000         	str	r0, [sp]
700a841e: a808         	add	r0, sp, #0x20
700a8420: 9001         	str	r0, [sp, #0x4]
700a8422: 2010         	movs	r0, #0x10
700a8424: 9002         	str	r0, [sp, #0x8]
700a8426: a803         	add	r0, sp, #0xc
700a8428: 4669         	mov	r1, sp
700a842a: f7fb f879    	bl	0x700a3520 <Sciclient_service> @ imm = #-0x4f0e
700a842e: 9017         	str	r0, [sp, #0x5c]
700a8430: 9817         	ldr	r0, [sp, #0x5c]
700a8432: b930         	cbnz	r0, 0x700a8442 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #0xc
700a8434: e7ff         	b	0x700a8436 <Sciclient_pmQueryModuleClkFreq+0x136> @ imm = #-0x2
700a8436: 9800         	ldr	r0, [sp]
700a8438: f000 0002    	and	r0, r0, #0x2
700a843c: 2802         	cmp	r0, #0x2
700a843e: d004         	beq	0x700a844a <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #0x8
700a8440: e7ff         	b	0x700a8442 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #-0x2
700a8442: f04f 30ff    	mov.w	r0, #0xffffffff
700a8446: 9017         	str	r0, [sp, #0x5c]
700a8448: e7ff         	b	0x700a844a <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #-0x2
700a844a: 9817         	ldr	r0, [sp, #0x5c]
700a844c: b930         	cbnz	r0, 0x700a845c <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #0xc
700a844e: e7ff         	b	0x700a8450 <Sciclient_pmQueryModuleClkFreq+0x150> @ imm = #-0x2
700a8450: 980a         	ldr	r0, [sp, #0x28]
700a8452: 9a0b         	ldr	r2, [sp, #0x2c]
700a8454: 991e         	ldr	r1, [sp, #0x78]
700a8456: 604a         	str	r2, [r1, #0x4]
700a8458: 6008         	str	r0, [r1]
700a845a: e7ff         	b	0x700a845c <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #-0x2
700a845c: 9817         	ldr	r0, [sp, #0x5c]
700a845e: b01c         	add	sp, #0x70
700a8460: bd80         	pop	{r7, pc}
		...
700a846e: 0000         	movs	r0, r0

700a8470 <_tx_mutex_prioritize>:
700a8470: b580         	push	{r7, lr}
700a8472: b08a         	sub	sp, #0x28
700a8474: 9009         	str	r0, [sp, #0x24]
700a8476: f7fa ed56    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x5554
700a847a: 9008         	str	r0, [sp, #0x20]
700a847c: 9809         	ldr	r0, [sp, #0x24]
700a847e: 69c0         	ldr	r0, [r0, #0x1c]
700a8480: 9004         	str	r0, [sp, #0x10]
700a8482: 9804         	ldr	r0, [sp, #0x10]
700a8484: 2801         	cmp	r0, #0x1
700a8486: d804         	bhi	0x700a8492 <_tx_mutex_prioritize+0x22> @ imm = #0x8
700a8488: e7ff         	b	0x700a848a <_tx_mutex_prioritize+0x1a> @ imm = #-0x2
700a848a: 9808         	ldr	r0, [sp, #0x20]
700a848c: f7fa eeca    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x526c
700a8490: e09a         	b	0x700a85c8 <_tx_mutex_prioritize+0x158> @ imm = #0x134
700a8492: 9804         	ldr	r0, [sp, #0x10]
700a8494: 2802         	cmp	r0, #0x2
700a8496: d115         	bne	0x700a84c4 <_tx_mutex_prioritize+0x54> @ imm = #0x2a
700a8498: e7ff         	b	0x700a849a <_tx_mutex_prioritize+0x2a> @ imm = #-0x2
700a849a: 9809         	ldr	r0, [sp, #0x24]
700a849c: 6980         	ldr	r0, [r0, #0x18]
700a849e: 9005         	str	r0, [sp, #0x14]
700a84a0: 9805         	ldr	r0, [sp, #0x14]
700a84a2: 6f40         	ldr	r0, [r0, #0x74]
700a84a4: 9003         	str	r0, [sp, #0xc]
700a84a6: 9803         	ldr	r0, [sp, #0xc]
700a84a8: 6b00         	ldr	r0, [r0, #0x30]
700a84aa: 9905         	ldr	r1, [sp, #0x14]
700a84ac: 6b09         	ldr	r1, [r1, #0x30]
700a84ae: 4288         	cmp	r0, r1
700a84b0: d204         	bhs	0x700a84bc <_tx_mutex_prioritize+0x4c> @ imm = #0x8
700a84b2: e7ff         	b	0x700a84b4 <_tx_mutex_prioritize+0x44> @ imm = #-0x2
700a84b4: 9803         	ldr	r0, [sp, #0xc]
700a84b6: 9909         	ldr	r1, [sp, #0x24]
700a84b8: 6188         	str	r0, [r1, #0x18]
700a84ba: e7ff         	b	0x700a84bc <_tx_mutex_prioritize+0x4c> @ imm = #-0x2
700a84bc: 9808         	ldr	r0, [sp, #0x20]
700a84be: f7fa eeb2    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x529c
700a84c2: e080         	b	0x700a85c6 <_tx_mutex_prioritize+0x156> @ imm = #0x100
700a84c4: 9809         	ldr	r0, [sp, #0x24]
700a84c6: 6980         	ldr	r0, [r0, #0x18]
700a84c8: 9005         	str	r0, [sp, #0x14]
700a84ca: 9805         	ldr	r0, [sp, #0x14]
700a84cc: 9006         	str	r0, [sp, #0x18]
700a84ce: 9806         	ldr	r0, [sp, #0x18]
700a84d0: 6f40         	ldr	r0, [r0, #0x74]
700a84d2: 9007         	str	r0, [sp, #0x1c]
700a84d4: f64a 2144    	movw	r1, #0xaa44
700a84d8: f2c7 0108    	movt	r1, #0x7008
700a84dc: 6808         	ldr	r0, [r1]
700a84de: 3001         	adds	r0, #0x1
700a84e0: 6008         	str	r0, [r1]
700a84e2: 2000         	movs	r0, #0x0
700a84e4: 9001         	str	r0, [sp, #0x4]
700a84e6: e7ff         	b	0x700a84e8 <_tx_mutex_prioritize+0x78> @ imm = #-0x2
700a84e8: 9807         	ldr	r0, [sp, #0x1c]
700a84ea: 6b00         	ldr	r0, [r0, #0x30]
700a84ec: 9906         	ldr	r1, [sp, #0x18]
700a84ee: 6b09         	ldr	r1, [r1, #0x30]
700a84f0: 4288         	cmp	r0, r1
700a84f2: d203         	bhs	0x700a84fc <_tx_mutex_prioritize+0x8c> @ imm = #0x6
700a84f4: e7ff         	b	0x700a84f6 <_tx_mutex_prioritize+0x86> @ imm = #-0x2
700a84f6: 9807         	ldr	r0, [sp, #0x1c]
700a84f8: 9006         	str	r0, [sp, #0x18]
700a84fa: e7ff         	b	0x700a84fc <_tx_mutex_prioritize+0x8c> @ imm = #-0x2
700a84fc: 9808         	ldr	r0, [sp, #0x20]
700a84fe: f7fa ee92    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x52dc
700a8502: f7fa ed10    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x55e0
700a8506: 9008         	str	r0, [sp, #0x20]
700a8508: 9805         	ldr	r0, [sp, #0x14]
700a850a: 9909         	ldr	r1, [sp, #0x24]
700a850c: 6989         	ldr	r1, [r1, #0x18]
700a850e: 4288         	cmp	r0, r1
700a8510: d003         	beq	0x700a851a <_tx_mutex_prioritize+0xaa> @ imm = #0x6
700a8512: e7ff         	b	0x700a8514 <_tx_mutex_prioritize+0xa4> @ imm = #-0x2
700a8514: 2001         	movs	r0, #0x1
700a8516: 9001         	str	r0, [sp, #0x4]
700a8518: e009         	b	0x700a852e <_tx_mutex_prioritize+0xbe> @ imm = #0x12
700a851a: 9804         	ldr	r0, [sp, #0x10]
700a851c: 9909         	ldr	r1, [sp, #0x24]
700a851e: 69c9         	ldr	r1, [r1, #0x1c]
700a8520: 4288         	cmp	r0, r1
700a8522: d003         	beq	0x700a852c <_tx_mutex_prioritize+0xbc> @ imm = #0x6
700a8524: e7ff         	b	0x700a8526 <_tx_mutex_prioritize+0xb6> @ imm = #-0x2
700a8526: 2001         	movs	r0, #0x1
700a8528: 9001         	str	r0, [sp, #0x4]
700a852a: e7ff         	b	0x700a852c <_tx_mutex_prioritize+0xbc> @ imm = #-0x2
700a852c: e7ff         	b	0x700a852e <_tx_mutex_prioritize+0xbe> @ imm = #-0x2
700a852e: 9801         	ldr	r0, [sp, #0x4]
700a8530: b920         	cbnz	r0, 0x700a853c <_tx_mutex_prioritize+0xcc> @ imm = #0x8
700a8532: e7ff         	b	0x700a8534 <_tx_mutex_prioritize+0xc4> @ imm = #-0x2
700a8534: 9807         	ldr	r0, [sp, #0x1c]
700a8536: 6f40         	ldr	r0, [r0, #0x74]
700a8538: 9007         	str	r0, [sp, #0x1c]
700a853a: e00d         	b	0x700a8558 <_tx_mutex_prioritize+0xe8> @ imm = #0x1a
700a853c: 9809         	ldr	r0, [sp, #0x24]
700a853e: 6980         	ldr	r0, [r0, #0x18]
700a8540: 9005         	str	r0, [sp, #0x14]
700a8542: 9809         	ldr	r0, [sp, #0x24]
700a8544: 69c0         	ldr	r0, [r0, #0x1c]
700a8546: 9004         	str	r0, [sp, #0x10]
700a8548: 9805         	ldr	r0, [sp, #0x14]
700a854a: 9006         	str	r0, [sp, #0x18]
700a854c: 9806         	ldr	r0, [sp, #0x18]
700a854e: 6f40         	ldr	r0, [r0, #0x74]
700a8550: 9007         	str	r0, [sp, #0x1c]
700a8552: 2000         	movs	r0, #0x0
700a8554: 9001         	str	r0, [sp, #0x4]
700a8556: e7ff         	b	0x700a8558 <_tx_mutex_prioritize+0xe8> @ imm = #-0x2
700a8558: e7ff         	b	0x700a855a <_tx_mutex_prioritize+0xea> @ imm = #-0x2
700a855a: 9807         	ldr	r0, [sp, #0x1c]
700a855c: 9905         	ldr	r1, [sp, #0x14]
700a855e: 4288         	cmp	r0, r1
700a8560: d1c2         	bne	0x700a84e8 <_tx_mutex_prioritize+0x78> @ imm = #-0x7c
700a8562: e7ff         	b	0x700a8564 <_tx_mutex_prioritize+0xf4> @ imm = #-0x2
700a8564: f64a 2144    	movw	r1, #0xaa44
700a8568: f2c7 0108    	movt	r1, #0x7008
700a856c: 6808         	ldr	r0, [r1]
700a856e: 3801         	subs	r0, #0x1
700a8570: 6008         	str	r0, [r1]
700a8572: 9806         	ldr	r0, [sp, #0x18]
700a8574: 9905         	ldr	r1, [sp, #0x14]
700a8576: 4288         	cmp	r0, r1
700a8578: d01f         	beq	0x700a85ba <_tx_mutex_prioritize+0x14a> @ imm = #0x3e
700a857a: e7ff         	b	0x700a857c <_tx_mutex_prioritize+0x10c> @ imm = #-0x2
700a857c: 9806         	ldr	r0, [sp, #0x18]
700a857e: 6f40         	ldr	r0, [r0, #0x74]
700a8580: 9003         	str	r0, [sp, #0xc]
700a8582: 9806         	ldr	r0, [sp, #0x18]
700a8584: 6f80         	ldr	r0, [r0, #0x78]
700a8586: 9002         	str	r0, [sp, #0x8]
700a8588: 9802         	ldr	r0, [sp, #0x8]
700a858a: 9903         	ldr	r1, [sp, #0xc]
700a858c: 6788         	str	r0, [r1, #0x78]
700a858e: 9803         	ldr	r0, [sp, #0xc]
700a8590: 9902         	ldr	r1, [sp, #0x8]
700a8592: 6748         	str	r0, [r1, #0x74]
700a8594: 9805         	ldr	r0, [sp, #0x14]
700a8596: 6f80         	ldr	r0, [r0, #0x78]
700a8598: 9002         	str	r0, [sp, #0x8]
700a859a: 9805         	ldr	r0, [sp, #0x14]
700a859c: 9906         	ldr	r1, [sp, #0x18]
700a859e: 6748         	str	r0, [r1, #0x74]
700a85a0: 9802         	ldr	r0, [sp, #0x8]
700a85a2: 9906         	ldr	r1, [sp, #0x18]
700a85a4: 6788         	str	r0, [r1, #0x78]
700a85a6: 9806         	ldr	r0, [sp, #0x18]
700a85a8: 9902         	ldr	r1, [sp, #0x8]
700a85aa: 6748         	str	r0, [r1, #0x74]
700a85ac: 9806         	ldr	r0, [sp, #0x18]
700a85ae: 9905         	ldr	r1, [sp, #0x14]
700a85b0: 6788         	str	r0, [r1, #0x78]
700a85b2: 9806         	ldr	r0, [sp, #0x18]
700a85b4: 9909         	ldr	r1, [sp, #0x24]
700a85b6: 6188         	str	r0, [r1, #0x18]
700a85b8: e7ff         	b	0x700a85ba <_tx_mutex_prioritize+0x14a> @ imm = #-0x2
700a85ba: 9808         	ldr	r0, [sp, #0x20]
700a85bc: f7fa ee32    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x539c
700a85c0: f00a fc86    	bl	0x700b2ed0 <_tx_thread_system_preempt_check> @ imm = #0xa90c
700a85c4: e7ff         	b	0x700a85c6 <_tx_mutex_prioritize+0x156> @ imm = #-0x2
700a85c6: e7ff         	b	0x700a85c8 <_tx_mutex_prioritize+0x158> @ imm = #-0x2
700a85c8: 2000         	movs	r0, #0x0
700a85ca: b00a         	add	sp, #0x28
700a85cc: bd80         	pop	{r7, pc}
700a85ce: 0000         	movs	r0, r0

700a85d0 <MedPrioTask>:
; {
700a85d0: b510         	push	{r4, lr}
700a85d2: f248 3474    	movw	r4, #0x8374
700a85d6: 2000         	movs	r0, #0x0
700a85d8: f2c7 040b    	movt	r4, #0x700b
700a85dc: bf00         	nop
700a85de: bf00         	nop
;       for (int i = 0; i < 1000; i++)
700a85e0: 3001         	adds	r0, #0x1
;          __asm__ volatile("nop");
700a85e2: bf00         	nop
;       for (int i = 0; i < 1000; i++)
700a85e4: f5b0 7f7a    	cmp.w	r0, #0x3e8
700a85e8: d1fa         	bne	0x700a85e0 <MedPrioTask+0x10> @ imm = #-0xc
;       tm_thread_sleep_ticks(2);
700a85ea: 2002         	movs	r0, #0x2
700a85ec: f00c ffe8    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xcfd0
;       if (inversion_count >= ITERATION_COUNT)
700a85f0: 6821         	ldr	r1, [r4]
700a85f2: 2000         	movs	r0, #0x0
700a85f4: 291f         	cmp	r1, #0x1f
700a85f6: d9f3         	bls	0x700a85e0 <MedPrioTask+0x10> @ imm = #-0x1a
;          tm_thread_sleep_ticks(10);
700a85f8: 200a         	movs	r0, #0xa
700a85fa: f00c ffe1    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0xcfc2
;          printf("\r\n*** Test Complete ***\r\n");
700a85fe: f647 0150    	movw	r1, #0x7850
700a8602: 2001         	movs	r0, #0x1
700a8604: f2c7 010b    	movt	r1, #0x700b
700a8608: f007 fb3a    	bl	0x700afc80 <_DebugP_logZone> @ imm = #0x7674
;          printf("Total inversion cycles completed: %lu\r\n", inversion_count);
700a860c: f247 51b2    	movw	r1, #0x75b2
700a8610: 6822         	ldr	r2, [r4]
700a8612: f2c7 010b    	movt	r1, #0x700b
700a8616: 2001         	movs	r0, #0x1
700a8618: f007 fb32    	bl	0x700afc80 <_DebugP_logZone> @ imm = #0x7664
;             tm_pmu_profile_print(pmu_names[i]);
700a861c: f24a 3488    	movw	r4, #0xa388
700a8620: f2c7 0408    	movt	r4, #0x7008
700a8624: 4620         	mov	r0, r4
700a8626: f00c ffbb    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf76
700a862a: f104 0008    	add.w	r0, r4, #0x8
700a862e: f00c ffb7    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf6e
700a8632: f104 0010    	add.w	r0, r4, #0x10
700a8636: f00c ffb3    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf66
700a863a: f104 0018    	add.w	r0, r4, #0x18
700a863e: f00c ffaf    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf5e
700a8642: f104 0020    	add.w	r0, r4, #0x20
700a8646: f00c ffab    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf56
700a864a: f104 0028    	add.w	r0, r4, #0x28
700a864e: f00c ffa7    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf4e
700a8652: f104 0030    	add.w	r0, r4, #0x30
700a8656: f00c ffa3    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf46
700a865a: f104 0038    	add.w	r0, r4, #0x38
700a865e: f00c ff9f    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf3e
700a8662: f104 0040    	add.w	r0, r4, #0x40
700a8666: f00c ff9b    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf36
700a866a: f104 0048    	add.w	r0, r4, #0x48
700a866e: f00c ff97    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf2e
700a8672: f104 0050    	add.w	r0, r4, #0x50
700a8676: f00c ff93    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf26
700a867a: f104 0058    	add.w	r0, r4, #0x58
700a867e: f00c ff8f    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf1e
700a8682: f104 0060    	add.w	r0, r4, #0x60
700a8686: f00c ff8b    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf16
700a868a: f104 0068    	add.w	r0, r4, #0x68
700a868e: f00c ff87    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf0e
700a8692: f104 0070    	add.w	r0, r4, #0x70
700a8696: f00c ff83    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcf06
700a869a: f104 0078    	add.w	r0, r4, #0x78
700a869e: f00c ff7f    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcefe
700a86a2: f104 0080    	add.w	r0, r4, #0x80
700a86a6: f00c ff7b    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcef6
700a86aa: f104 0088    	add.w	r0, r4, #0x88
700a86ae: f00c ff77    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xceee
700a86b2: f104 0090    	add.w	r0, r4, #0x90
700a86b6: f00c ff73    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcee6
700a86ba: f104 0098    	add.w	r0, r4, #0x98
700a86be: f00c ff6f    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcede
700a86c2: f104 00a0    	add.w	r0, r4, #0xa0
700a86c6: f00c ff6b    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xced6
700a86ca: f104 00a8    	add.w	r0, r4, #0xa8
700a86ce: f00c ff67    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcece
700a86d2: f104 00b0    	add.w	r0, r4, #0xb0
700a86d6: f00c ff63    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcec6
700a86da: f104 00b8    	add.w	r0, r4, #0xb8
700a86de: f00c ff5f    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcebe
700a86e2: f104 00c0    	add.w	r0, r4, #0xc0
700a86e6: f00c ff5b    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xceb6
700a86ea: f104 00c8    	add.w	r0, r4, #0xc8
700a86ee: f00c ff57    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xceae
700a86f2: f104 00d0    	add.w	r0, r4, #0xd0
700a86f6: f00c ff53    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xcea6
700a86fa: f104 00d8    	add.w	r0, r4, #0xd8
700a86fe: f00c ff4f    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xce9e
700a8702: f104 00e0    	add.w	r0, r4, #0xe0
700a8706: f00c ff4b    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xce96
700a870a: f104 00e8    	add.w	r0, r4, #0xe8
700a870e: f00c ff47    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xce8e
700a8712: f104 00f0    	add.w	r0, r4, #0xf0
700a8716: f00c ff43    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xce86
700a871a: f104 00f8    	add.w	r0, r4, #0xf8
700a871e: f00c ff3f    	bl	0x700b55a0 <tm_pmu_profile_print> @ imm = #0xce7e
;          tm_thread_exit(MED_TASK_ID);
700a8722: 2001         	movs	r0, #0x1
700a8724: e8bd 4010    	pop.w	{r4, lr}
700a8728: f00c bdfa    	b.w	0x700b5320 <tm_thread_exit> @ imm = #0xcbf4
700a872c: 0000         	movs	r0, r0
700a872e: 0000         	movs	r0, r0

700a8730 <Udma_rmAllocMappedRxCh>:
700a8730: b580         	push	{r7, lr}
700a8732: b08a         	sub	sp, #0x28
700a8734: 9009         	str	r0, [sp, #0x24]
700a8736: 9108         	str	r1, [sp, #0x20]
700a8738: 9207         	str	r2, [sp, #0x1c]
700a873a: 2000         	movs	r0, #0x0
700a873c: f6cf 70ff    	movt	r0, #0xffff
700a8740: 9006         	str	r0, [sp, #0x18]
700a8742: 9808         	ldr	r0, [sp, #0x20]
700a8744: f500 70ea    	add.w	r0, r0, #0x1d4
700a8748: 9001         	str	r0, [sp, #0x4]
700a874a: 9808         	ldr	r0, [sp, #0x20]
700a874c: f500 609f    	add.w	r0, r0, #0x4f8
700a8750: f04f 31ff    	mov.w	r1, #0xffffffff
700a8754: f009 fee4    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x9dc8
700a8758: 9809         	ldr	r0, [sp, #0x24]
700a875a: 2101         	movs	r1, #0x1
700a875c: f6cf 71ff    	movt	r1, #0xffff
700a8760: 4288         	cmp	r0, r1
700a8762: d142         	bne	0x700a87ea <Udma_rmAllocMappedRxCh+0xba> @ imm = #0x84
700a8764: e7ff         	b	0x700a8766 <Udma_rmAllocMappedRxCh+0x36> @ imm = #-0x2
700a8766: 2000         	movs	r0, #0x0
700a8768: 9005         	str	r0, [sp, #0x14]
700a876a: e7ff         	b	0x700a876c <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x2
700a876c: 9805         	ldr	r0, [sp, #0x14]
700a876e: 9901         	ldr	r1, [sp, #0x4]
700a8770: 9a07         	ldr	r2, [sp, #0x1c]
700a8772: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8776: 6f89         	ldr	r1, [r1, #0x78]
700a8778: 4288         	cmp	r0, r1
700a877a: d235         	bhs	0x700a87e8 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x6a
700a877c: e7ff         	b	0x700a877e <Udma_rmAllocMappedRxCh+0x4e> @ imm = #-0x2
700a877e: 9805         	ldr	r0, [sp, #0x14]
700a8780: 0940         	lsrs	r0, r0, #0x5
700a8782: 9004         	str	r0, [sp, #0x10]
700a8784: 9805         	ldr	r0, [sp, #0x14]
700a8786: 9904         	ldr	r1, [sp, #0x10]
700a8788: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a878c: 9003         	str	r0, [sp, #0xc]
700a878e: 9903         	ldr	r1, [sp, #0xc]
700a8790: 2001         	movs	r0, #0x1
700a8792: 4088         	lsls	r0, r1
700a8794: 9002         	str	r0, [sp, #0x8]
700a8796: 9808         	ldr	r0, [sp, #0x20]
700a8798: 9907         	ldr	r1, [sp, #0x1c]
700a879a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a879e: 9904         	ldr	r1, [sp, #0x10]
700a87a0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a87a4: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a87a8: 9902         	ldr	r1, [sp, #0x8]
700a87aa: 4008         	ands	r0, r1
700a87ac: 4288         	cmp	r0, r1
700a87ae: d116         	bne	0x700a87de <Udma_rmAllocMappedRxCh+0xae> @ imm = #0x2c
700a87b0: e7ff         	b	0x700a87b2 <Udma_rmAllocMappedRxCh+0x82> @ imm = #-0x2
700a87b2: 9a02         	ldr	r2, [sp, #0x8]
700a87b4: 9808         	ldr	r0, [sp, #0x20]
700a87b6: 9907         	ldr	r1, [sp, #0x1c]
700a87b8: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a87bc: 9904         	ldr	r1, [sp, #0x10]
700a87be: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a87c2: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a87c6: 4390         	bics	r0, r2
700a87c8: f8c1 0334    	str.w	r0, [r1, #0x334]
700a87cc: 9805         	ldr	r0, [sp, #0x14]
700a87ce: 9901         	ldr	r1, [sp, #0x4]
700a87d0: 9a07         	ldr	r2, [sp, #0x1c]
700a87d2: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a87d6: 6e89         	ldr	r1, [r1, #0x68]
700a87d8: 4408         	add	r0, r1
700a87da: 9006         	str	r0, [sp, #0x18]
700a87dc: e004         	b	0x700a87e8 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x8
700a87de: e7ff         	b	0x700a87e0 <Udma_rmAllocMappedRxCh+0xb0> @ imm = #-0x2
700a87e0: 9805         	ldr	r0, [sp, #0x14]
700a87e2: 3001         	adds	r0, #0x1
700a87e4: 9005         	str	r0, [sp, #0x14]
700a87e6: e7c1         	b	0x700a876c <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x7e
700a87e8: e047         	b	0x700a887a <Udma_rmAllocMappedRxCh+0x14a> @ imm = #0x8e
700a87ea: 9809         	ldr	r0, [sp, #0x24]
700a87ec: 9901         	ldr	r1, [sp, #0x4]
700a87ee: 9a07         	ldr	r2, [sp, #0x1c]
700a87f0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a87f4: 6e89         	ldr	r1, [r1, #0x68]
700a87f6: 4288         	cmp	r0, r1
700a87f8: d33e         	blo	0x700a8878 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x7c
700a87fa: e7ff         	b	0x700a87fc <Udma_rmAllocMappedRxCh+0xcc> @ imm = #-0x2
700a87fc: 9809         	ldr	r0, [sp, #0x24]
700a87fe: 9901         	ldr	r1, [sp, #0x4]
700a8800: 9a07         	ldr	r2, [sp, #0x1c]
700a8802: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a8806: 6e91         	ldr	r1, [r2, #0x68]
700a8808: 6f92         	ldr	r2, [r2, #0x78]
700a880a: 4411         	add	r1, r2
700a880c: 4288         	cmp	r0, r1
700a880e: d233         	bhs	0x700a8878 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x66
700a8810: e7ff         	b	0x700a8812 <Udma_rmAllocMappedRxCh+0xe2> @ imm = #-0x2
700a8812: 9809         	ldr	r0, [sp, #0x24]
700a8814: 9901         	ldr	r1, [sp, #0x4]
700a8816: 9a07         	ldr	r2, [sp, #0x1c]
700a8818: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a881c: 6e89         	ldr	r1, [r1, #0x68]
700a881e: 1a40         	subs	r0, r0, r1
700a8820: 9005         	str	r0, [sp, #0x14]
700a8822: 9805         	ldr	r0, [sp, #0x14]
700a8824: 0940         	lsrs	r0, r0, #0x5
700a8826: 9004         	str	r0, [sp, #0x10]
700a8828: 9805         	ldr	r0, [sp, #0x14]
700a882a: 9904         	ldr	r1, [sp, #0x10]
700a882c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8830: 9003         	str	r0, [sp, #0xc]
700a8832: 9903         	ldr	r1, [sp, #0xc]
700a8834: 2001         	movs	r0, #0x1
700a8836: 4088         	lsls	r0, r1
700a8838: 9002         	str	r0, [sp, #0x8]
700a883a: 9808         	ldr	r0, [sp, #0x20]
700a883c: 9907         	ldr	r1, [sp, #0x1c]
700a883e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8842: 9904         	ldr	r1, [sp, #0x10]
700a8844: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8848: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a884c: 9902         	ldr	r1, [sp, #0x8]
700a884e: 4008         	ands	r0, r1
700a8850: 4288         	cmp	r0, r1
700a8852: d110         	bne	0x700a8876 <Udma_rmAllocMappedRxCh+0x146> @ imm = #0x20
700a8854: e7ff         	b	0x700a8856 <Udma_rmAllocMappedRxCh+0x126> @ imm = #-0x2
700a8856: 9a02         	ldr	r2, [sp, #0x8]
700a8858: 9808         	ldr	r0, [sp, #0x20]
700a885a: 9907         	ldr	r1, [sp, #0x1c]
700a885c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8860: 9904         	ldr	r1, [sp, #0x10]
700a8862: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8866: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a886a: 4390         	bics	r0, r2
700a886c: f8c1 0334    	str.w	r0, [r1, #0x334]
700a8870: 9809         	ldr	r0, [sp, #0x24]
700a8872: 9006         	str	r0, [sp, #0x18]
700a8874: e7ff         	b	0x700a8876 <Udma_rmAllocMappedRxCh+0x146> @ imm = #-0x2
700a8876: e7ff         	b	0x700a8878 <Udma_rmAllocMappedRxCh+0x148> @ imm = #-0x2
700a8878: e7ff         	b	0x700a887a <Udma_rmAllocMappedRxCh+0x14a> @ imm = #-0x2
700a887a: 9808         	ldr	r0, [sp, #0x20]
700a887c: f500 609f    	add.w	r0, r0, #0x4f8
700a8880: f00a fede    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0xadbc
700a8884: 9806         	ldr	r0, [sp, #0x18]
700a8886: b00a         	add	sp, #0x28
700a8888: bd80         	pop	{r7, pc}
700a888a: 0000         	movs	r0, r0
700a888c: 0000         	movs	r0, r0
700a888e: 0000         	movs	r0, r0

700a8890 <Udma_rmAllocMappedTxCh>:
700a8890: b580         	push	{r7, lr}
700a8892: b08a         	sub	sp, #0x28
700a8894: 9009         	str	r0, [sp, #0x24]
700a8896: 9108         	str	r1, [sp, #0x20]
700a8898: 9207         	str	r2, [sp, #0x1c]
700a889a: 2000         	movs	r0, #0x0
700a889c: f6cf 70ff    	movt	r0, #0xffff
700a88a0: 9006         	str	r0, [sp, #0x18]
700a88a2: 9808         	ldr	r0, [sp, #0x20]
700a88a4: f500 70ea    	add.w	r0, r0, #0x1d4
700a88a8: 9001         	str	r0, [sp, #0x4]
700a88aa: 9808         	ldr	r0, [sp, #0x20]
700a88ac: f500 609f    	add.w	r0, r0, #0x4f8
700a88b0: f04f 31ff    	mov.w	r1, #0xffffffff
700a88b4: f009 fe34    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x9c68
700a88b8: 9809         	ldr	r0, [sp, #0x24]
700a88ba: 2101         	movs	r1, #0x1
700a88bc: f6cf 71ff    	movt	r1, #0xffff
700a88c0: 4288         	cmp	r0, r1
700a88c2: d142         	bne	0x700a894a <Udma_rmAllocMappedTxCh+0xba> @ imm = #0x84
700a88c4: e7ff         	b	0x700a88c6 <Udma_rmAllocMappedTxCh+0x36> @ imm = #-0x2
700a88c6: 2000         	movs	r0, #0x0
700a88c8: 9005         	str	r0, [sp, #0x14]
700a88ca: e7ff         	b	0x700a88cc <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x2
700a88cc: 9805         	ldr	r0, [sp, #0x14]
700a88ce: 9901         	ldr	r1, [sp, #0x4]
700a88d0: 9a07         	ldr	r2, [sp, #0x1c]
700a88d2: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a88d6: 6d89         	ldr	r1, [r1, #0x58]
700a88d8: 4288         	cmp	r0, r1
700a88da: d235         	bhs	0x700a8948 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x6a
700a88dc: e7ff         	b	0x700a88de <Udma_rmAllocMappedTxCh+0x4e> @ imm = #-0x2
700a88de: 9805         	ldr	r0, [sp, #0x14]
700a88e0: 0940         	lsrs	r0, r0, #0x5
700a88e2: 9004         	str	r0, [sp, #0x10]
700a88e4: 9805         	ldr	r0, [sp, #0x14]
700a88e6: 9904         	ldr	r1, [sp, #0x10]
700a88e8: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a88ec: 9003         	str	r0, [sp, #0xc]
700a88ee: 9903         	ldr	r1, [sp, #0xc]
700a88f0: 2001         	movs	r0, #0x1
700a88f2: 4088         	lsls	r0, r1
700a88f4: 9002         	str	r0, [sp, #0x8]
700a88f6: 9808         	ldr	r0, [sp, #0x20]
700a88f8: 9907         	ldr	r1, [sp, #0x1c]
700a88fa: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a88fe: 9904         	ldr	r1, [sp, #0x10]
700a8900: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8904: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a8908: 9902         	ldr	r1, [sp, #0x8]
700a890a: 4008         	ands	r0, r1
700a890c: 4288         	cmp	r0, r1
700a890e: d116         	bne	0x700a893e <Udma_rmAllocMappedTxCh+0xae> @ imm = #0x2c
700a8910: e7ff         	b	0x700a8912 <Udma_rmAllocMappedTxCh+0x82> @ imm = #-0x2
700a8912: 9a02         	ldr	r2, [sp, #0x8]
700a8914: 9808         	ldr	r0, [sp, #0x20]
700a8916: 9907         	ldr	r1, [sp, #0x1c]
700a8918: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a891c: 9904         	ldr	r1, [sp, #0x10]
700a891e: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8922: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a8926: 4390         	bics	r0, r2
700a8928: f8c1 0324    	str.w	r0, [r1, #0x324]
700a892c: 9805         	ldr	r0, [sp, #0x14]
700a892e: 9901         	ldr	r1, [sp, #0x4]
700a8930: 9a07         	ldr	r2, [sp, #0x1c]
700a8932: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8936: 6c89         	ldr	r1, [r1, #0x48]
700a8938: 4408         	add	r0, r1
700a893a: 9006         	str	r0, [sp, #0x18]
700a893c: e004         	b	0x700a8948 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x8
700a893e: e7ff         	b	0x700a8940 <Udma_rmAllocMappedTxCh+0xb0> @ imm = #-0x2
700a8940: 9805         	ldr	r0, [sp, #0x14]
700a8942: 3001         	adds	r0, #0x1
700a8944: 9005         	str	r0, [sp, #0x14]
700a8946: e7c1         	b	0x700a88cc <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x7e
700a8948: e047         	b	0x700a89da <Udma_rmAllocMappedTxCh+0x14a> @ imm = #0x8e
700a894a: 9809         	ldr	r0, [sp, #0x24]
700a894c: 9901         	ldr	r1, [sp, #0x4]
700a894e: 9a07         	ldr	r2, [sp, #0x1c]
700a8950: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8954: 6c89         	ldr	r1, [r1, #0x48]
700a8956: 4288         	cmp	r0, r1
700a8958: d33e         	blo	0x700a89d8 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x7c
700a895a: e7ff         	b	0x700a895c <Udma_rmAllocMappedTxCh+0xcc> @ imm = #-0x2
700a895c: 9809         	ldr	r0, [sp, #0x24]
700a895e: 9901         	ldr	r1, [sp, #0x4]
700a8960: 9a07         	ldr	r2, [sp, #0x1c]
700a8962: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a8966: 6c91         	ldr	r1, [r2, #0x48]
700a8968: 6d92         	ldr	r2, [r2, #0x58]
700a896a: 4411         	add	r1, r2
700a896c: 4288         	cmp	r0, r1
700a896e: d233         	bhs	0x700a89d8 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x66
700a8970: e7ff         	b	0x700a8972 <Udma_rmAllocMappedTxCh+0xe2> @ imm = #-0x2
700a8972: 9809         	ldr	r0, [sp, #0x24]
700a8974: 9901         	ldr	r1, [sp, #0x4]
700a8976: 9a07         	ldr	r2, [sp, #0x1c]
700a8978: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a897c: 6c89         	ldr	r1, [r1, #0x48]
700a897e: 1a40         	subs	r0, r0, r1
700a8980: 9005         	str	r0, [sp, #0x14]
700a8982: 9805         	ldr	r0, [sp, #0x14]
700a8984: 0940         	lsrs	r0, r0, #0x5
700a8986: 9004         	str	r0, [sp, #0x10]
700a8988: 9805         	ldr	r0, [sp, #0x14]
700a898a: 9904         	ldr	r1, [sp, #0x10]
700a898c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8990: 9003         	str	r0, [sp, #0xc]
700a8992: 9903         	ldr	r1, [sp, #0xc]
700a8994: 2001         	movs	r0, #0x1
700a8996: 4088         	lsls	r0, r1
700a8998: 9002         	str	r0, [sp, #0x8]
700a899a: 9808         	ldr	r0, [sp, #0x20]
700a899c: 9907         	ldr	r1, [sp, #0x1c]
700a899e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a89a2: 9904         	ldr	r1, [sp, #0x10]
700a89a4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a89a8: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a89ac: 9902         	ldr	r1, [sp, #0x8]
700a89ae: 4008         	ands	r0, r1
700a89b0: 4288         	cmp	r0, r1
700a89b2: d110         	bne	0x700a89d6 <Udma_rmAllocMappedTxCh+0x146> @ imm = #0x20
700a89b4: e7ff         	b	0x700a89b6 <Udma_rmAllocMappedTxCh+0x126> @ imm = #-0x2
700a89b6: 9a02         	ldr	r2, [sp, #0x8]
700a89b8: 9808         	ldr	r0, [sp, #0x20]
700a89ba: 9907         	ldr	r1, [sp, #0x1c]
700a89bc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a89c0: 9904         	ldr	r1, [sp, #0x10]
700a89c2: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a89c6: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a89ca: 4390         	bics	r0, r2
700a89cc: f8c1 0324    	str.w	r0, [r1, #0x324]
700a89d0: 9809         	ldr	r0, [sp, #0x24]
700a89d2: 9006         	str	r0, [sp, #0x18]
700a89d4: e7ff         	b	0x700a89d6 <Udma_rmAllocMappedTxCh+0x146> @ imm = #-0x2
700a89d6: e7ff         	b	0x700a89d8 <Udma_rmAllocMappedTxCh+0x148> @ imm = #-0x2
700a89d8: e7ff         	b	0x700a89da <Udma_rmAllocMappedTxCh+0x14a> @ imm = #-0x2
700a89da: 9808         	ldr	r0, [sp, #0x20]
700a89dc: f500 609f    	add.w	r0, r0, #0x4f8
700a89e0: f00a fe2e    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0xac5c
700a89e4: 9806         	ldr	r0, [sp, #0x18]
700a89e6: b00a         	add	sp, #0x28
700a89e8: bd80         	pop	{r7, pc}
700a89ea: 0000         	movs	r0, r0
700a89ec: 0000         	movs	r0, r0
700a89ee: 0000         	movs	r0, r0

700a89f0 <CSL_bcdmaChanOpGetChanStats>:
700a89f0: b580         	push	{r7, lr}
700a89f2: b088         	sub	sp, #0x20
700a89f4: 9007         	str	r0, [sp, #0x1c]
700a89f6: 9106         	str	r1, [sp, #0x18]
700a89f8: 9205         	str	r2, [sp, #0x14]
700a89fa: 9304         	str	r3, [sp, #0x10]
700a89fc: 2000         	movs	r0, #0x0
700a89fe: 9003         	str	r0, [sp, #0xc]
700a8a00: 9804         	ldr	r0, [sp, #0x10]
700a8a02: b920         	cbnz	r0, 0x700a8a0e <CSL_bcdmaChanOpGetChanStats+0x1e> @ imm = #0x8
700a8a04: e7ff         	b	0x700a8a06 <CSL_bcdmaChanOpGetChanStats+0x16> @ imm = #-0x2
700a8a06: f06f 0001    	mvn	r0, #0x1
700a8a0a: 9003         	str	r0, [sp, #0xc]
700a8a0c: e099         	b	0x700a8b42 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #0x132
700a8a0e: 9804         	ldr	r0, [sp, #0x10]
700a8a10: 9002         	str	r0, [sp, #0x8]
700a8a12: 9806         	ldr	r0, [sp, #0x18]
700a8a14: 9001         	str	r0, [sp, #0x4]
700a8a16: b140         	cbz	r0, 0x700a8a2a <CSL_bcdmaChanOpGetChanStats+0x3a> @ imm = #0x10
700a8a18: e7ff         	b	0x700a8a1a <CSL_bcdmaChanOpGetChanStats+0x2a> @ imm = #-0x2
700a8a1a: 9801         	ldr	r0, [sp, #0x4]
700a8a1c: 2801         	cmp	r0, #0x1
700a8a1e: d031         	beq	0x700a8a84 <CSL_bcdmaChanOpGetChanStats+0x94> @ imm = #0x62
700a8a20: e7ff         	b	0x700a8a22 <CSL_bcdmaChanOpGetChanStats+0x32> @ imm = #-0x2
700a8a22: 9801         	ldr	r0, [sp, #0x4]
700a8a24: 2802         	cmp	r0, #0x2
700a8a26: d05a         	beq	0x700a8ade <CSL_bcdmaChanOpGetChanStats+0xee> @ imm = #0xb4
700a8a28: e086         	b	0x700a8b38 <CSL_bcdmaChanOpGetChanStats+0x148> @ imm = #0x10c
700a8a2a: 9807         	ldr	r0, [sp, #0x1c]
700a8a2c: 6880         	ldr	r0, [r0, #0x8]
700a8a2e: 9905         	ldr	r1, [sp, #0x14]
700a8a30: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8a34: f500 6080    	add.w	r0, r0, #0x400
700a8a38: f00c fd02    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xca04
700a8a3c: 9902         	ldr	r1, [sp, #0x8]
700a8a3e: 6008         	str	r0, [r1]
700a8a40: 9807         	ldr	r0, [sp, #0x1c]
700a8a42: 6880         	ldr	r0, [r0, #0x8]
700a8a44: 9905         	ldr	r1, [sp, #0x14]
700a8a46: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8a4a: f500 6081    	add.w	r0, r0, #0x408
700a8a4e: f00c fcf7    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xc9ee
700a8a52: 9902         	ldr	r1, [sp, #0x8]
700a8a54: 6048         	str	r0, [r1, #0x4]
700a8a56: 9807         	ldr	r0, [sp, #0x1c]
700a8a58: 6880         	ldr	r0, [r0, #0x8]
700a8a5a: 9905         	ldr	r1, [sp, #0x14]
700a8a5c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8a60: f500 6082    	add.w	r0, r0, #0x410
700a8a64: f00c fcec    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xc9d8
700a8a68: 9902         	ldr	r1, [sp, #0x8]
700a8a6a: 6088         	str	r0, [r1, #0x8]
700a8a6c: 9902         	ldr	r1, [sp, #0x8]
700a8a6e: 2000         	movs	r0, #0x0
700a8a70: 60c8         	str	r0, [r1, #0xc]
700a8a72: 9902         	ldr	r1, [sp, #0x8]
700a8a74: 6108         	str	r0, [r1, #0x10]
700a8a76: 9902         	ldr	r1, [sp, #0x8]
700a8a78: 6848         	ldr	r0, [r1, #0x4]
700a8a7a: 6148         	str	r0, [r1, #0x14]
700a8a7c: 9902         	ldr	r1, [sp, #0x8]
700a8a7e: 6888         	ldr	r0, [r1, #0x8]
700a8a80: 6188         	str	r0, [r1, #0x18]
700a8a82: e05d         	b	0x700a8b40 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0xba
700a8a84: 9807         	ldr	r0, [sp, #0x1c]
700a8a86: 6900         	ldr	r0, [r0, #0x10]
700a8a88: 9905         	ldr	r1, [sp, #0x14]
700a8a8a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8a8e: f500 6080    	add.w	r0, r0, #0x400
700a8a92: f00c fcd5    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xc9aa
700a8a96: 9902         	ldr	r1, [sp, #0x8]
700a8a98: 6008         	str	r0, [r1]
700a8a9a: 9807         	ldr	r0, [sp, #0x1c]
700a8a9c: 6900         	ldr	r0, [r0, #0x10]
700a8a9e: 9905         	ldr	r1, [sp, #0x14]
700a8aa0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8aa4: f500 6081    	add.w	r0, r0, #0x408
700a8aa8: f00c fcca    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xc994
700a8aac: 9902         	ldr	r1, [sp, #0x8]
700a8aae: 6048         	str	r0, [r1, #0x4]
700a8ab0: 9807         	ldr	r0, [sp, #0x1c]
700a8ab2: 6900         	ldr	r0, [r0, #0x10]
700a8ab4: 9905         	ldr	r1, [sp, #0x14]
700a8ab6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8aba: f500 6082    	add.w	r0, r0, #0x410
700a8abe: f00c fcbf    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xc97e
700a8ac2: 9902         	ldr	r1, [sp, #0x8]
700a8ac4: 6088         	str	r0, [r1, #0x8]
700a8ac6: 9902         	ldr	r1, [sp, #0x8]
700a8ac8: 2000         	movs	r0, #0x0
700a8aca: 60c8         	str	r0, [r1, #0xc]
700a8acc: 9902         	ldr	r1, [sp, #0x8]
700a8ace: 6108         	str	r0, [r1, #0x10]
700a8ad0: 9902         	ldr	r1, [sp, #0x8]
700a8ad2: 6848         	ldr	r0, [r1, #0x4]
700a8ad4: 6148         	str	r0, [r1, #0x14]
700a8ad6: 9902         	ldr	r1, [sp, #0x8]
700a8ad8: 6888         	ldr	r0, [r1, #0x8]
700a8ada: 6188         	str	r0, [r1, #0x18]
700a8adc: e030         	b	0x700a8b40 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x60
700a8ade: 9807         	ldr	r0, [sp, #0x1c]
700a8ae0: 6980         	ldr	r0, [r0, #0x18]
700a8ae2: 9905         	ldr	r1, [sp, #0x14]
700a8ae4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8ae8: f500 6080    	add.w	r0, r0, #0x400
700a8aec: f00c fca8    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xc950
700a8af0: 9902         	ldr	r1, [sp, #0x8]
700a8af2: 6008         	str	r0, [r1]
700a8af4: 9902         	ldr	r1, [sp, #0x8]
700a8af6: 2000         	movs	r0, #0x0
700a8af8: 6048         	str	r0, [r1, #0x4]
700a8afa: 9902         	ldr	r1, [sp, #0x8]
700a8afc: 6088         	str	r0, [r1, #0x8]
700a8afe: 9807         	ldr	r0, [sp, #0x1c]
700a8b00: 6980         	ldr	r0, [r0, #0x18]
700a8b02: 9905         	ldr	r1, [sp, #0x14]
700a8b04: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8b08: f500 6081    	add.w	r0, r0, #0x408
700a8b0c: f00c fc98    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xc930
700a8b10: 9902         	ldr	r1, [sp, #0x8]
700a8b12: 60c8         	str	r0, [r1, #0xc]
700a8b14: 9807         	ldr	r0, [sp, #0x1c]
700a8b16: 6980         	ldr	r0, [r0, #0x18]
700a8b18: 9905         	ldr	r1, [sp, #0x14]
700a8b1a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8b1e: f500 6082    	add.w	r0, r0, #0x410
700a8b22: f00c fc8d    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xc91a
700a8b26: 9902         	ldr	r1, [sp, #0x8]
700a8b28: 6108         	str	r0, [r1, #0x10]
700a8b2a: 9902         	ldr	r1, [sp, #0x8]
700a8b2c: 68c8         	ldr	r0, [r1, #0xc]
700a8b2e: 6148         	str	r0, [r1, #0x14]
700a8b30: 9902         	ldr	r1, [sp, #0x8]
700a8b32: 6908         	ldr	r0, [r1, #0x10]
700a8b34: 6188         	str	r0, [r1, #0x18]
700a8b36: e003         	b	0x700a8b40 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x6
700a8b38: f06f 0001    	mvn	r0, #0x1
700a8b3c: 9003         	str	r0, [sp, #0xc]
700a8b3e: e7ff         	b	0x700a8b40 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #-0x2
700a8b40: e7ff         	b	0x700a8b42 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #-0x2
700a8b42: 9803         	ldr	r0, [sp, #0xc]
700a8b44: b008         	add	sp, #0x20
700a8b46: bd80         	pop	{r7, pc}
		...

700a8b50 <_tx_mutex_priority_change>:
700a8b50: b580         	push	{r7, lr}
700a8b52: b086         	sub	sp, #0x18
700a8b54: 9005         	str	r0, [sp, #0x14]
700a8b56: 9104         	str	r1, [sp, #0x10]
700a8b58: 9805         	ldr	r0, [sp, #0x14]
700a8b5a: 6b40         	ldr	r0, [r0, #0x34]
700a8b5c: b1a0         	cbz	r0, 0x700a8b88 <_tx_mutex_priority_change+0x38> @ imm = #0x28
700a8b5e: e7ff         	b	0x700a8b60 <_tx_mutex_priority_change+0x10> @ imm = #-0x2
700a8b60: 9804         	ldr	r0, [sp, #0x10]
700a8b62: 9905         	ldr	r1, [sp, #0x14]
700a8b64: 6308         	str	r0, [r1, #0x30]
700a8b66: 9805         	ldr	r0, [sp, #0x14]
700a8b68: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a8b6c: 9904         	ldr	r1, [sp, #0x10]
700a8b6e: 4288         	cmp	r0, r1
700a8b70: d205         	bhs	0x700a8b7e <_tx_mutex_priority_change+0x2e> @ imm = #0xa
700a8b72: e7ff         	b	0x700a8b74 <_tx_mutex_priority_change+0x24> @ imm = #-0x2
700a8b74: 9905         	ldr	r1, [sp, #0x14]
700a8b76: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a8b7a: 6408         	str	r0, [r1, #0x40]
700a8b7c: e003         	b	0x700a8b86 <_tx_mutex_priority_change+0x36> @ imm = #0x6
700a8b7e: 9804         	ldr	r0, [sp, #0x10]
700a8b80: 9905         	ldr	r1, [sp, #0x14]
700a8b82: 6408         	str	r0, [r1, #0x40]
700a8b84: e7ff         	b	0x700a8b86 <_tx_mutex_priority_change+0x36> @ imm = #-0x2
700a8b86: e08c         	b	0x700a8ca2 <_tx_mutex_priority_change+0x152> @ imm = #0x118
700a8b88: f64a 2038    	movw	r0, #0xaa38
700a8b8c: f2c7 0008    	movt	r0, #0x7008
700a8b90: 6800         	ldr	r0, [r0]
700a8b92: 9003         	str	r0, [sp, #0xc]
700a8b94: 9805         	ldr	r0, [sp, #0x14]
700a8b96: 6b00         	ldr	r0, [r0, #0x30]
700a8b98: 9001         	str	r0, [sp, #0x4]
700a8b9a: f64a 2144    	movw	r1, #0xaa44
700a8b9e: f2c7 0108    	movt	r1, #0x7008
700a8ba2: 6808         	ldr	r0, [r1]
700a8ba4: 3001         	adds	r0, #0x1
700a8ba6: 6008         	str	r0, [r1]
700a8ba8: 9905         	ldr	r1, [sp, #0x14]
700a8baa: 200e         	movs	r0, #0xe
700a8bac: 6348         	str	r0, [r1, #0x34]
700a8bae: 9805         	ldr	r0, [sp, #0x14]
700a8bb0: 2100         	movs	r1, #0x0
700a8bb2: f7fa fb3d    	bl	0x700a3230 <_tx_thread_system_ni_suspend> @ imm = #-0x5986
700a8bb6: 9804         	ldr	r0, [sp, #0x10]
700a8bb8: 9905         	ldr	r1, [sp, #0x14]
700a8bba: 6308         	str	r0, [r1, #0x30]
700a8bbc: 9805         	ldr	r0, [sp, #0x14]
700a8bbe: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a8bc2: 9904         	ldr	r1, [sp, #0x10]
700a8bc4: 4288         	cmp	r0, r1
700a8bc6: d205         	bhs	0x700a8bd4 <_tx_mutex_priority_change+0x84> @ imm = #0xa
700a8bc8: e7ff         	b	0x700a8bca <_tx_mutex_priority_change+0x7a> @ imm = #-0x2
700a8bca: 9905         	ldr	r1, [sp, #0x14]
700a8bcc: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a8bd0: 6408         	str	r0, [r1, #0x40]
700a8bd2: e003         	b	0x700a8bdc <_tx_mutex_priority_change+0x8c> @ imm = #0x6
700a8bd4: 9804         	ldr	r0, [sp, #0x10]
700a8bd6: 9905         	ldr	r1, [sp, #0x14]
700a8bd8: 6408         	str	r0, [r1, #0x40]
700a8bda: e7ff         	b	0x700a8bdc <_tx_mutex_priority_change+0x8c> @ imm = #-0x2
700a8bdc: 9805         	ldr	r0, [sp, #0x14]
700a8bde: f7fe fe57    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #-0x1352
700a8be2: f64a 2144    	movw	r1, #0xaa44
700a8be6: f2c7 0108    	movt	r1, #0x7008
700a8bea: 6808         	ldr	r0, [r1]
700a8bec: 3801         	subs	r0, #0x1
700a8bee: 6008         	str	r0, [r1]
700a8bf0: f64a 2038    	movw	r0, #0xaa38
700a8bf4: f2c7 0008    	movt	r0, #0x7008
700a8bf8: 6800         	ldr	r0, [r0]
700a8bfa: 9002         	str	r0, [sp, #0x8]
700a8bfc: 9805         	ldr	r0, [sp, #0x14]
700a8bfe: 9902         	ldr	r1, [sp, #0x8]
700a8c00: 4288         	cmp	r0, r1
700a8c02: d04d         	beq	0x700a8ca0 <_tx_mutex_priority_change+0x150> @ imm = #0x9a
700a8c04: e7ff         	b	0x700a8c06 <_tx_mutex_priority_change+0xb6> @ imm = #-0x2
700a8c06: 9805         	ldr	r0, [sp, #0x14]
700a8c08: 6b40         	ldr	r0, [r0, #0x34]
700a8c0a: 2800         	cmp	r0, #0x0
700a8c0c: d147         	bne	0x700a8c9e <_tx_mutex_priority_change+0x14e> @ imm = #0x8e
700a8c0e: e7ff         	b	0x700a8c10 <_tx_mutex_priority_change+0xc0> @ imm = #-0x2
700a8c10: 9805         	ldr	r0, [sp, #0x14]
700a8c12: 6b00         	ldr	r0, [r0, #0x30]
700a8c14: 9902         	ldr	r1, [sp, #0x8]
700a8c16: 6b09         	ldr	r1, [r1, #0x30]
700a8c18: 4288         	cmp	r0, r1
700a8c1a: d81b         	bhi	0x700a8c54 <_tx_mutex_priority_change+0x104> @ imm = #0x36
700a8c1c: e7ff         	b	0x700a8c1e <_tx_mutex_priority_change+0xce> @ imm = #-0x2
700a8c1e: 9805         	ldr	r0, [sp, #0x14]
700a8c20: 9903         	ldr	r1, [sp, #0xc]
700a8c22: 4288         	cmp	r0, r1
700a8c24: d115         	bne	0x700a8c52 <_tx_mutex_priority_change+0x102> @ imm = #0x2a
700a8c26: e7ff         	b	0x700a8c28 <_tx_mutex_priority_change+0xd8> @ imm = #-0x2
700a8c28: 9805         	ldr	r0, [sp, #0x14]
700a8c2a: f64a 2138    	movw	r1, #0xaa38
700a8c2e: f2c7 0108    	movt	r1, #0x7008
700a8c32: 6008         	str	r0, [r1]
700a8c34: 9801         	ldr	r0, [sp, #0x4]
700a8c36: 9904         	ldr	r1, [sp, #0x10]
700a8c38: 4288         	cmp	r0, r1
700a8c3a: d209         	bhs	0x700a8c50 <_tx_mutex_priority_change+0x100> @ imm = #0x12
700a8c3c: e7ff         	b	0x700a8c3e <_tx_mutex_priority_change+0xee> @ imm = #-0x2
700a8c3e: 9805         	ldr	r0, [sp, #0x14]
700a8c40: 6b02         	ldr	r2, [r0, #0x30]
700a8c42: f64a 0104    	movw	r1, #0xa804
700a8c46: f2c7 0108    	movt	r1, #0x7008
700a8c4a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a8c4e: e7ff         	b	0x700a8c50 <_tx_mutex_priority_change+0x100> @ imm = #-0x2
700a8c50: e7ff         	b	0x700a8c52 <_tx_mutex_priority_change+0x102> @ imm = #-0x2
700a8c52: e023         	b	0x700a8c9c <_tx_mutex_priority_change+0x14c> @ imm = #0x46
700a8c54: 9805         	ldr	r0, [sp, #0x14]
700a8c56: 6b01         	ldr	r1, [r0, #0x30]
700a8c58: 6c00         	ldr	r0, [r0, #0x40]
700a8c5a: 4288         	cmp	r0, r1
700a8c5c: d21d         	bhs	0x700a8c9a <_tx_mutex_priority_change+0x14a> @ imm = #0x3a
700a8c5e: e7ff         	b	0x700a8c60 <_tx_mutex_priority_change+0x110> @ imm = #-0x2
700a8c60: 9805         	ldr	r0, [sp, #0x14]
700a8c62: 6c00         	ldr	r0, [r0, #0x40]
700a8c64: 9902         	ldr	r1, [sp, #0x8]
700a8c66: 6b09         	ldr	r1, [r1, #0x30]
700a8c68: 4288         	cmp	r0, r1
700a8c6a: d815         	bhi	0x700a8c98 <_tx_mutex_priority_change+0x148> @ imm = #0x2a
700a8c6c: e7ff         	b	0x700a8c6e <_tx_mutex_priority_change+0x11e> @ imm = #-0x2
700a8c6e: 9805         	ldr	r0, [sp, #0x14]
700a8c70: f64a 2138    	movw	r1, #0xaa38
700a8c74: f2c7 0108    	movt	r1, #0x7008
700a8c78: 6008         	str	r0, [r1]
700a8c7a: 9801         	ldr	r0, [sp, #0x4]
700a8c7c: 9904         	ldr	r1, [sp, #0x10]
700a8c7e: 4288         	cmp	r0, r1
700a8c80: d209         	bhs	0x700a8c96 <_tx_mutex_priority_change+0x146> @ imm = #0x12
700a8c82: e7ff         	b	0x700a8c84 <_tx_mutex_priority_change+0x134> @ imm = #-0x2
700a8c84: 9805         	ldr	r0, [sp, #0x14]
700a8c86: 6b02         	ldr	r2, [r0, #0x30]
700a8c88: f64a 0104    	movw	r1, #0xa804
700a8c8c: f2c7 0108    	movt	r1, #0x7008
700a8c90: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a8c94: e7ff         	b	0x700a8c96 <_tx_mutex_priority_change+0x146> @ imm = #-0x2
700a8c96: e7ff         	b	0x700a8c98 <_tx_mutex_priority_change+0x148> @ imm = #-0x2
700a8c98: e7ff         	b	0x700a8c9a <_tx_mutex_priority_change+0x14a> @ imm = #-0x2
700a8c9a: e7ff         	b	0x700a8c9c <_tx_mutex_priority_change+0x14c> @ imm = #-0x2
700a8c9c: e7ff         	b	0x700a8c9e <_tx_mutex_priority_change+0x14e> @ imm = #-0x2
700a8c9e: e7ff         	b	0x700a8ca0 <_tx_mutex_priority_change+0x150> @ imm = #-0x2
700a8ca0: e7ff         	b	0x700a8ca2 <_tx_mutex_priority_change+0x152> @ imm = #-0x2
700a8ca2: b006         	add	sp, #0x18
700a8ca4: bd80         	pop	{r7, pc}
		...
700a8cae: 0000         	movs	r0, r0

700a8cb0 <UART_lld_initDma>:
700a8cb0: b580         	push	{r7, lr}
700a8cb2: b084         	sub	sp, #0x10
700a8cb4: 9003         	str	r0, [sp, #0xc]
700a8cb6: 2000         	movs	r0, #0x0
700a8cb8: 9002         	str	r0, [sp, #0x8]
700a8cba: 9803         	ldr	r0, [sp, #0xc]
700a8cbc: b168         	cbz	r0, 0x700a8cda <UART_lld_initDma+0x2a> @ imm = #0x1a
700a8cbe: e7ff         	b	0x700a8cc0 <UART_lld_initDma+0x10> @ imm = #-0x2
700a8cc0: 9803         	ldr	r0, [sp, #0xc]
700a8cc2: 6840         	ldr	r0, [r0, #0x4]
700a8cc4: b148         	cbz	r0, 0x700a8cda <UART_lld_initDma+0x2a> @ imm = #0x12
700a8cc6: e7ff         	b	0x700a8cc8 <UART_lld_initDma+0x18> @ imm = #-0x2
700a8cc8: 9803         	ldr	r0, [sp, #0xc]
700a8cca: 6d40         	ldr	r0, [r0, #0x54]
700a8ccc: b120         	cbz	r0, 0x700a8cd8 <UART_lld_initDma+0x28> @ imm = #0x8
700a8cce: e7ff         	b	0x700a8cd0 <UART_lld_initDma+0x20> @ imm = #-0x2
700a8cd0: f06f 0004    	mvn	r0, #0x4
700a8cd4: 9002         	str	r0, [sp, #0x8]
700a8cd6: e7ff         	b	0x700a8cd8 <UART_lld_initDma+0x28> @ imm = #-0x2
700a8cd8: e003         	b	0x700a8ce2 <UART_lld_initDma+0x32> @ imm = #0x6
700a8cda: f06f 0002    	mvn	r0, #0x2
700a8cde: 9002         	str	r0, [sp, #0x8]
700a8ce0: e7ff         	b	0x700a8ce2 <UART_lld_initDma+0x32> @ imm = #-0x2
700a8ce2: 9802         	ldr	r0, [sp, #0x8]
700a8ce4: 2800         	cmp	r0, #0x0
700a8ce6: d170         	bne	0x700a8dca <UART_lld_initDma+0x11a> @ imm = #0xe0
700a8ce8: e7ff         	b	0x700a8cea <UART_lld_initDma+0x3a> @ imm = #-0x2
700a8cea: 9903         	ldr	r1, [sp, #0xc]
700a8cec: 2002         	movs	r0, #0x2
700a8cee: 6548         	str	r0, [r1, #0x54]
700a8cf0: 9803         	ldr	r0, [sp, #0xc]
700a8cf2: 6840         	ldr	r0, [r0, #0x4]
700a8cf4: 9001         	str	r0, [sp, #0x4]
700a8cf6: 9801         	ldr	r0, [sp, #0x4]
700a8cf8: 6d82         	ldr	r2, [r0, #0x58]
700a8cfa: f244 2040    	movw	r0, #0x4240
700a8cfe: f2c0 000f    	movt	r0, #0xf
700a8d02: 2100         	movs	r1, #0x0
700a8d04: 9100         	str	r1, [sp]
700a8d06: 4790         	blx	r2
700a8d08: 9a00         	ldr	r2, [sp]
700a8d0a: 9903         	ldr	r1, [sp, #0xc]
700a8d0c: 66ca         	str	r2, [r1, #0x6c]
700a8d0e: 6688         	str	r0, [r1, #0x68]
700a8d10: 9803         	ldr	r0, [sp, #0xc]
700a8d12: 6800         	ldr	r0, [r0]
700a8d14: f005 ff34    	bl	0x700aeb80 <UART_IsBaseAddrValid> @ imm = #0x5e68
700a8d18: 4601         	mov	r1, r0
700a8d1a: 9802         	ldr	r0, [sp, #0x8]
700a8d1c: 4408         	add	r0, r1
700a8d1e: 9002         	str	r0, [sp, #0x8]
700a8d20: 9801         	ldr	r0, [sp, #0x4]
700a8d22: 6800         	ldr	r0, [r0]
700a8d24: f00c f864    	bl	0x700b4df0 <UART_IsParameter> @ imm = #0xc0c8
700a8d28: 4601         	mov	r1, r0
700a8d2a: 9802         	ldr	r0, [sp, #0x8]
700a8d2c: 4408         	add	r0, r1
700a8d2e: 9002         	str	r0, [sp, #0x8]
700a8d30: 9801         	ldr	r0, [sp, #0x4]
700a8d32: 6840         	ldr	r0, [r0, #0x4]
700a8d34: f00c f85c    	bl	0x700b4df0 <UART_IsParameter> @ imm = #0xc0b8
700a8d38: 4601         	mov	r1, r0
700a8d3a: 9802         	ldr	r0, [sp, #0x8]
700a8d3c: 4408         	add	r0, r1
700a8d3e: 9002         	str	r0, [sp, #0x8]
700a8d40: 9801         	ldr	r0, [sp, #0x4]
700a8d42: 6880         	ldr	r0, [r0, #0x8]
700a8d44: f00b f9fc    	bl	0x700b4140 <UART_IsDataLengthValid> @ imm = #0xb3f8
700a8d48: 4601         	mov	r1, r0
700a8d4a: 9802         	ldr	r0, [sp, #0x8]
700a8d4c: 4408         	add	r0, r1
700a8d4e: 9002         	str	r0, [sp, #0x8]
700a8d50: 9801         	ldr	r0, [sp, #0x4]
700a8d52: 68c0         	ldr	r0, [r0, #0xc]
700a8d54: f00b fe74    	bl	0x700b4a40 <UART_IsStopBitsValid> @ imm = #0xbce8
700a8d58: 4601         	mov	r1, r0
700a8d5a: 9802         	ldr	r0, [sp, #0x8]
700a8d5c: 4408         	add	r0, r1
700a8d5e: 9002         	str	r0, [sp, #0x8]
700a8d60: 9801         	ldr	r0, [sp, #0x4]
700a8d62: 6900         	ldr	r0, [r0, #0x10]
700a8d64: f00a ffac    	bl	0x700b3cc0 <UART_IsParityTypeValid> @ imm = #0xaf58
700a8d68: 4601         	mov	r1, r0
700a8d6a: 9802         	ldr	r0, [sp, #0x8]
700a8d6c: 4408         	add	r0, r1
700a8d6e: 9002         	str	r0, [sp, #0x8]
700a8d70: 9801         	ldr	r0, [sp, #0x4]
700a8d72: 69c0         	ldr	r0, [r0, #0x1c]
700a8d74: f00a fe64    	bl	0x700b3a40 <UART_IsHWFlowCtrlValid> @ imm = #0xacc8
700a8d78: 4601         	mov	r1, r0
700a8d7a: 9802         	ldr	r0, [sp, #0x8]
700a8d7c: 4408         	add	r0, r1
700a8d7e: 9002         	str	r0, [sp, #0x8]
700a8d80: 9801         	ldr	r0, [sp, #0x4]
700a8d82: 6ac0         	ldr	r0, [r0, #0x2c]
700a8d84: f00a f814    	bl	0x700b2db0 <UART_OperModeValid> @ imm = #0xa028
700a8d88: 4601         	mov	r1, r0
700a8d8a: 9802         	ldr	r0, [sp, #0x8]
700a8d8c: 4408         	add	r0, r1
700a8d8e: 9002         	str	r0, [sp, #0x8]
700a8d90: 9801         	ldr	r0, [sp, #0x4]
700a8d92: 6b80         	ldr	r0, [r0, #0x38]
700a8d94: f00a fe74    	bl	0x700b3a80 <UART_IsRxTrigLvlValid> @ imm = #0xace8
700a8d98: 4601         	mov	r1, r0
700a8d9a: 9802         	ldr	r0, [sp, #0x8]
700a8d9c: 4408         	add	r0, r1
700a8d9e: 9002         	str	r0, [sp, #0x8]
700a8da0: 9801         	ldr	r0, [sp, #0x4]
700a8da2: 6bc0         	ldr	r0, [r0, #0x3c]
700a8da4: f00a fe8c    	bl	0x700b3ac0 <UART_IsTxTrigLvlValid> @ imm = #0xad18
700a8da8: 4601         	mov	r1, r0
700a8daa: 9802         	ldr	r0, [sp, #0x8]
700a8dac: 4408         	add	r0, r1
700a8dae: 9002         	str	r0, [sp, #0x8]
700a8db0: 9801         	ldr	r0, [sp, #0x4]
700a8db2: 6c80         	ldr	r0, [r0, #0x48]
700a8db4: b120         	cbz	r0, 0x700a8dc0 <UART_lld_initDma+0x110> @ imm = #0x8
700a8db6: e7ff         	b	0x700a8db8 <UART_lld_initDma+0x108> @ imm = #-0x2
700a8db8: 9801         	ldr	r0, [sp, #0x4]
700a8dba: 6cc0         	ldr	r0, [r0, #0x4c]
700a8dbc: b920         	cbnz	r0, 0x700a8dc8 <UART_lld_initDma+0x118> @ imm = #0x8
700a8dbe: e7ff         	b	0x700a8dc0 <UART_lld_initDma+0x110> @ imm = #-0x2
700a8dc0: 9802         	ldr	r0, [sp, #0x8]
700a8dc2: 3803         	subs	r0, #0x3
700a8dc4: 9002         	str	r0, [sp, #0x8]
700a8dc6: e7ff         	b	0x700a8dc8 <UART_lld_initDma+0x118> @ imm = #-0x2
700a8dc8: e7ff         	b	0x700a8dca <UART_lld_initDma+0x11a> @ imm = #-0x2
700a8dca: 9802         	ldr	r0, [sp, #0x8]
700a8dcc: b950         	cbnz	r0, 0x700a8de4 <UART_lld_initDma+0x134> @ imm = #0x14
700a8dce: e7ff         	b	0x700a8dd0 <UART_lld_initDma+0x120> @ imm = #-0x2
700a8dd0: 9803         	ldr	r0, [sp, #0xc]
700a8dd2: f002 ff35    	bl	0x700abc40 <UART_configInstance> @ imm = #0x2e6a
700a8dd6: 9803         	ldr	r0, [sp, #0xc]
700a8dd8: 6841         	ldr	r1, [r0, #0x4]
700a8dda: 6cc9         	ldr	r1, [r1, #0x4c]
700a8ddc: f00a fb68    	bl	0x700b34b0 <UART_lld_dmaInit> @ imm = #0xa6d0
700a8de0: 9002         	str	r0, [sp, #0x8]
700a8de2: e7ff         	b	0x700a8de4 <UART_lld_initDma+0x134> @ imm = #-0x2
700a8de4: 9802         	ldr	r0, [sp, #0x8]
700a8de6: b920         	cbnz	r0, 0x700a8df2 <UART_lld_initDma+0x142> @ imm = #0x8
700a8de8: e7ff         	b	0x700a8dea <UART_lld_initDma+0x13a> @ imm = #-0x2
700a8dea: 9903         	ldr	r1, [sp, #0xc]
700a8dec: 2001         	movs	r0, #0x1
700a8dee: 6548         	str	r0, [r1, #0x54]
700a8df0: e004         	b	0x700a8dfc <UART_lld_initDma+0x14c> @ imm = #0x8
700a8df2: 9803         	ldr	r0, [sp, #0xc]
700a8df4: f008 ff2c    	bl	0x700b1c50 <UART_lld_deInitDma> @ imm = #0x8e58
700a8df8: 9002         	str	r0, [sp, #0x8]
700a8dfa: e7ff         	b	0x700a8dfc <UART_lld_initDma+0x14c> @ imm = #-0x2
700a8dfc: 9802         	ldr	r0, [sp, #0x8]
700a8dfe: b004         	add	sp, #0x10
700a8e00: bd80         	pop	{r7, pc}
700a8e02: 0000         	movs	r0, r0

700a8e04 <CSL_armR5PmuSelectCntr>:
700a8e04: e200001f     	and	r0, r0, #31
700a8e08: ee090fbc     	mcr	p15, #0x0, r0, c9, c12, #0x5
700a8e0c: e12fff1e     	bx	lr

700a8e10 <CSL_armR5PmuCfg>:
700a8e10: ee193f1c     	mrc	p15, #0x0, r3, c9, c12, #0x0
700a8e14: e3c33018     	bic	r3, r3, #24
700a8e18: e3500000     	cmp	r0, #0
700a8e1c: 0a000000     	beq	0x700a8e24 <armR5PmuCfg_00> @ imm = #0x0
700a8e20: e3833008     	orr	r3, r3, #8

700a8e24 <armR5PmuCfg_00>:
700a8e24: e3510000     	cmp	r1, #0
700a8e28: 0a000000     	beq	0x700a8e30 <armR5PmuCfg_01> @ imm = #0x0
700a8e2c: e3833010     	orr	r3, r3, #16

700a8e30 <armR5PmuCfg_01>:
700a8e30: ee093f1c     	mcr	p15, #0x0, r3, c9, c12, #0x0
700a8e34: e0233003     	eor	r3, r3, r3
700a8e38: e3520000     	cmp	r2, #0
700a8e3c: 0a000000     	beq	0x700a8e44 <armR5PmuCfg_02> @ imm = #0x0
700a8e40: e3833001     	orr	r3, r3, #1

700a8e44 <armR5PmuCfg_02>:
700a8e44: ee093f1e     	mcr	p15, #0x0, r3, c9, c14, #0x0
700a8e48: e12fff1e     	bx	lr

700a8e4c <CSL_armR5PmuEnableAllCntrs>:
700a8e4c: ee191f1c     	mrc	p15, #0x0, r1, c9, c12, #0x0
700a8e50: e3500000     	cmp	r0, #0
700a8e54: 0a000001     	beq	0x700a8e60 <armR5PmuEnableAllCntrs_disable> @ imm = #0x4
700a8e58: e3811001     	orr	r1, r1, #1
700a8e5c: ea000000     	b	0x700a8e64 <armR5PmuEnableAllCntrs_00> @ imm = #0x0

700a8e60 <armR5PmuEnableAllCntrs_disable>:
700a8e60: e3c11001     	bic	r1, r1, #1

700a8e64 <armR5PmuEnableAllCntrs_00>:
700a8e64: ee091f1c     	mcr	p15, #0x0, r1, c9, c12, #0x0
700a8e68: e12fff1e     	bx	lr

700a8e6c <CSL_armR5PmuGetNumCntrs>:
700a8e6c: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a8e70: e1a005a0     	lsr	r0, r0, #11
700a8e74: e200001f     	and	r0, r0, #31
700a8e78: e12fff1e     	bx	lr

700a8e7c <CSL_armR5PmuCfgCntr>:
700a8e7c: e52de004     	str	lr, [sp, #-0x4]!
700a8e80: ebffffdf     	bl	0x700a8e04 <CSL_armR5PmuSelectCntr> @ imm = #-0x84
700a8e84: e20110ff     	and	r1, r1, #255
700a8e88: ee091f3d     	mcr	p15, #0x0, r1, c9, c13, #0x1
700a8e8c: e49de004     	ldr	lr, [sp], #4
700a8e90: e12fff1e     	bx	lr

700a8e94 <CSL_armR5PmuEnableCntrOverflowIntr>:
700a8e94: e200001f     	and	r0, r0, #31
700a8e98: e3a02001     	mov	r2, #1
700a8e9c: e1a00012     	lsl	r0, r2, r0
700a8ea0: e3510000     	cmp	r1, #0
700a8ea4: 0a000001     	beq	0x700a8eb0 <armR5PmuEnableCntrOverflowIntr_clear> @ imm = #0x4
700a8ea8: ee090f3e     	mcr	p15, #0x0, r0, c9, c14, #0x1
700a8eac: ea000000     	b	0x700a8eb4 <armR5PmuEnableCntrOverflowIntr_00> @ imm = #0x0

700a8eb0 <armR5PmuEnableCntrOverflowIntr_clear>:
700a8eb0: ee090f5e     	mcr	p15, #0x0, r0, c9, c14, #0x2

700a8eb4 <armR5PmuEnableCntrOverflowIntr_00>:
700a8eb4: e12fff1e     	bx	lr

700a8eb8 <CSL_armR5PmuEnableCntr>:
700a8eb8: e200001f     	and	r0, r0, #31
700a8ebc: e3a02001     	mov	r2, #1
700a8ec0: e1a00012     	lsl	r0, r2, r0
700a8ec4: e3510000     	cmp	r1, #0
700a8ec8: 0a000001     	beq	0x700a8ed4 <armR5PmuEnableCntrs_clear> @ imm = #0x4
700a8ecc: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700a8ed0: ea000000     	b	0x700a8ed8 <armR5PmuEnableCntrs_00> @ imm = #0x0

700a8ed4 <armR5PmuEnableCntrs_clear>:
700a8ed4: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2

700a8ed8 <armR5PmuEnableCntrs_00>:
700a8ed8: e12fff1e     	bx	lr

700a8edc <CSL_armR5PmuReadCntr>:
700a8edc: e52de004     	str	lr, [sp, #-0x4]!
700a8ee0: e350001f     	cmp	r0, #31
700a8ee4: 0a000002     	beq	0x700a8ef4 <armR5PmuReadCntr_cycles> @ imm = #0x8
700a8ee8: ebffffc5     	bl	0x700a8e04 <CSL_armR5PmuSelectCntr> @ imm = #-0xec
700a8eec: ee190f5d     	mrc	p15, #0x0, r0, c9, c13, #0x2
700a8ef0: ea000000     	b	0x700a8ef8 <armR5PmuReadCntr_00> @ imm = #0x0

700a8ef4 <armR5PmuReadCntr_cycles>:
700a8ef4: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0

700a8ef8 <armR5PmuReadCntr_00>:
700a8ef8: e49de004     	ldr	lr, [sp], #4
700a8efc: e12fff1e     	bx	lr

700a8f00 <CSL_armR5PmuSetCntr>:
700a8f00: e52de004     	str	lr, [sp, #-0x4]!
700a8f04: e350001f     	cmp	r0, #31
700a8f08: 0a000002     	beq	0x700a8f18 <armR5PmuSetCntr_cycles> @ imm = #0x8
700a8f0c: ebffffbc     	bl	0x700a8e04 <CSL_armR5PmuSelectCntr> @ imm = #-0x110
700a8f10: ee091f5d     	mcr	p15, #0x0, r1, c9, c13, #0x2
700a8f14: ea000000     	b	0x700a8f1c <armR5PmuSetCntr_00> @ imm = #0x0

700a8f18 <armR5PmuSetCntr_cycles>:
700a8f18: ee091f1d     	mcr	p15, #0x0, r1, c9, c13, #0x0

700a8f1c <armR5PmuSetCntr_00>:
700a8f1c: e49de004     	ldr	lr, [sp], #4
700a8f20: e12fff1e     	bx	lr

700a8f24 <CSL_armR5PmuReadCntrOverflowStatus>:
700a8f24: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700a8f28: e12fff1e     	bx	lr

700a8f2c <CSL_armR5PmuClearCntrOverflowStatus>:
700a8f2c: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700a8f30: e12fff1e     	bx	lr

700a8f34 <CSL_armR5PmuResetCycleCnt>:
700a8f34: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a8f38: e3800004     	orr	r0, r0, #4
700a8f3c: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a8f40: e12fff1e     	bx	lr

700a8f44 <CSL_armR5PmuResetCntrs>:
700a8f44: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a8f48: e3800002     	orr	r0, r0, #2
700a8f4c: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a8f50: e12fff1e     	bx	lr
		...

700a8f60 <Sciclient_pmSetModuleClkFreq>:
700a8f60: b580         	push	{r7, lr}
700a8f62: b098         	sub	sp, #0x60
700a8f64: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a8f68: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a8f6c: 9017         	str	r0, [sp, #0x5c]
700a8f6e: 9116         	str	r1, [sp, #0x58]
700a8f70: 9315         	str	r3, [sp, #0x54]
700a8f72: 9214         	str	r2, [sp, #0x50]
700a8f74: 2000         	movs	r0, #0x0
700a8f76: 9013         	str	r0, [sp, #0x4c]
700a8f78: 9817         	ldr	r0, [sp, #0x5c]
700a8f7a: f8cd 002b    	str.w	r0, [sp, #0x2b]
700a8f7e: 9814         	ldr	r0, [sp, #0x50]
700a8f80: 9915         	ldr	r1, [sp, #0x54]
700a8f82: f8cd 1033    	str.w	r1, [sp, #0x33]
700a8f86: f8cd 002f    	str.w	r0, [sp, #0x2f]
700a8f8a: 9814         	ldr	r0, [sp, #0x50]
700a8f8c: 9915         	ldr	r1, [sp, #0x54]
700a8f8e: f8cd 103b    	str.w	r1, [sp, #0x3b]
700a8f92: f8cd 0037    	str.w	r0, [sp, #0x37]
700a8f96: 9814         	ldr	r0, [sp, #0x50]
700a8f98: 9915         	ldr	r1, [sp, #0x54]
700a8f9a: f8cd 1043    	str.w	r1, [sp, #0x43]
700a8f9e: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a8fa2: 9b14         	ldr	r3, [sp, #0x50]
700a8fa4: 9815         	ldr	r0, [sp, #0x54]
700a8fa6: f64c 41cd    	movw	r1, #0xcccd
700a8faa: f6cc 41cc    	movt	r1, #0xcccc
700a8fae: fba3 2e01    	umull	r2, lr, r3, r1
700a8fb2: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a8fb6: fb03 e30c    	mla	r3, r3, r12, lr
700a8fba: fb00 3101    	mla	r1, r0, r1, r3
700a8fbe: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a8fc2: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a8fc6: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a8fca: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a8fce: f649 129a    	movw	r2, #0x999a
700a8fd2: f6c9 1299    	movt	r2, #0x9999
700a8fd6: 1a89         	subs	r1, r1, r2
700a8fd8: f649 1199    	movw	r1, #0x9999
700a8fdc: f6c1 1199    	movt	r1, #0x1999
700a8fe0: 4188         	sbcs	r0, r1
700a8fe2: d32b         	blo	0x700a903c <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #0x56
700a8fe4: e7ff         	b	0x700a8fe6 <Sciclient_pmSetModuleClkFreq+0x86> @ imm = #-0x2
700a8fe6: 9914         	ldr	r1, [sp, #0x50]
700a8fe8: 9815         	ldr	r0, [sp, #0x54]
700a8fea: 084a         	lsrs	r2, r1, #0x1
700a8fec: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a8ff0: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a8ff4: f142 0200    	adc	r2, r2, #0x0
700a8ff8: f64c 43cd    	movw	r3, #0xcccd
700a8ffc: f6cc 43cc    	movt	r3, #0xcccc
700a9000: fba2 3c03    	umull	r3, r12, r2, r3
700a9004: f02c 0303    	bic	r3, r12, #0x3
700a9008: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a900c: 1ad3         	subs	r3, r2, r3
700a900e: f001 0201    	and	r2, r1, #0x1
700a9012: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a9016: 1a89         	subs	r1, r1, r2
700a9018: f160 0000    	sbc	r0, r0, #0x0
700a901c: f8cd 102f    	str.w	r1, [sp, #0x2f]
700a9020: f8cd 0033    	str.w	r0, [sp, #0x33]
700a9024: f8dd 102f    	ldr.w	r1, [sp, #0x2f]
700a9028: f8dd 0033    	ldr.w	r0, [sp, #0x33]
700a902c: 310a         	adds	r1, #0xa
700a902e: f140 0000    	adc	r0, r0, #0x0
700a9032: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a9036: f8cd 0043    	str.w	r0, [sp, #0x43]
700a903a: e7ff         	b	0x700a903c <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #-0x2
700a903c: 9816         	ldr	r0, [sp, #0x58]
700a903e: 28ff         	cmp	r0, #0xff
700a9040: d306         	blo	0x700a9050 <Sciclient_pmSetModuleClkFreq+0xf0> @ imm = #0xc
700a9042: e7ff         	b	0x700a9044 <Sciclient_pmSetModuleClkFreq+0xe4> @ imm = #-0x2
700a9044: 9816         	ldr	r0, [sp, #0x58]
700a9046: 9012         	str	r0, [sp, #0x48]
700a9048: 20ff         	movs	r0, #0xff
700a904a: f88d 0047    	strb.w	r0, [sp, #0x47]
700a904e: e003         	b	0x700a9058 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #0x6
700a9050: 9816         	ldr	r0, [sp, #0x58]
700a9052: f88d 0047    	strb.w	r0, [sp, #0x47]
700a9056: e7ff         	b	0x700a9058 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #-0x2
700a9058: f44f 7086    	mov.w	r0, #0x10c
700a905c: f8ad 000c    	strh.w	r0, [sp, #0xc]
700a9060: 981a         	ldr	r0, [sp, #0x68]
700a9062: f040 0002    	orr	r0, r0, #0x2
700a9066: 9004         	str	r0, [sp, #0x10]
700a9068: f10d 0023    	add.w	r0, sp, #0x23
700a906c: 9005         	str	r0, [sp, #0x14]
700a906e: 2029         	movs	r0, #0x29
700a9070: 9006         	str	r0, [sp, #0x18]
700a9072: 981b         	ldr	r0, [sp, #0x6c]
700a9074: 9007         	str	r0, [sp, #0x1c]
700a9076: 2000         	movs	r0, #0x0
700a9078: 9000         	str	r0, [sp]
700a907a: 9001         	str	r0, [sp, #0x4]
700a907c: 9002         	str	r0, [sp, #0x8]
700a907e: a803         	add	r0, sp, #0xc
700a9080: 4669         	mov	r1, sp
700a9082: f7fa fa4d    	bl	0x700a3520 <Sciclient_service> @ imm = #-0x5b66
700a9086: 9013         	str	r0, [sp, #0x4c]
700a9088: 9813         	ldr	r0, [sp, #0x4c]
700a908a: b930         	cbnz	r0, 0x700a909a <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #0xc
700a908c: e7ff         	b	0x700a908e <Sciclient_pmSetModuleClkFreq+0x12e> @ imm = #-0x2
700a908e: 9800         	ldr	r0, [sp]
700a9090: f000 0002    	and	r0, r0, #0x2
700a9094: 2802         	cmp	r0, #0x2
700a9096: d004         	beq	0x700a90a2 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #0x8
700a9098: e7ff         	b	0x700a909a <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #-0x2
700a909a: f04f 30ff    	mov.w	r0, #0xffffffff
700a909e: 9013         	str	r0, [sp, #0x4c]
700a90a0: e7ff         	b	0x700a90a2 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #-0x2
700a90a2: 9813         	ldr	r0, [sp, #0x4c]
700a90a4: b018         	add	sp, #0x60
700a90a6: bd80         	pop	{r7, pc}
		...

700a90b0 <Udma_chAssignRegOverlay>:
700a90b0: b082         	sub	sp, #0x8
700a90b2: 9001         	str	r0, [sp, #0x4]
700a90b4: 9100         	str	r1, [sp]
700a90b6: 9801         	ldr	r0, [sp, #0x4]
700a90b8: 6800         	ldr	r0, [r0]
700a90ba: 2801         	cmp	r0, #0x1
700a90bc: d147         	bne	0x700a914e <Udma_chAssignRegOverlay+0x9e> @ imm = #0x8e
700a90be: e7ff         	b	0x700a90c0 <Udma_chAssignRegOverlay+0x10> @ imm = #-0x2
700a90c0: 9800         	ldr	r0, [sp]
700a90c2: 6ec0         	ldr	r0, [r0, #0x6c]
700a90c4: f510 3f80    	cmn.w	r0, #0x10000
700a90c8: d029         	beq	0x700a911e <Udma_chAssignRegOverlay+0x6e> @ imm = #0x52
700a90ca: e7ff         	b	0x700a90cc <Udma_chAssignRegOverlay+0x1c> @ imm = #-0x2
700a90cc: 9800         	ldr	r0, [sp]
700a90ce: 7800         	ldrb	r0, [r0]
700a90d0: 0740         	lsls	r0, r0, #0x1d
700a90d2: 2800         	cmp	r0, #0x0
700a90d4: d511         	bpl	0x700a90fa <Udma_chAssignRegOverlay+0x4a> @ imm = #0x22
700a90d6: e7ff         	b	0x700a90d8 <Udma_chAssignRegOverlay+0x28> @ imm = #-0x2
700a90d8: 9801         	ldr	r0, [sp, #0x4]
700a90da: 68c0         	ldr	r0, [r0, #0xc]
700a90dc: 9900         	ldr	r1, [sp]
700a90de: 6eca         	ldr	r2, [r1, #0x6c]
700a90e0: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a90e4: f8c1 0214    	str.w	r0, [r1, #0x214]
700a90e8: 9801         	ldr	r0, [sp, #0x4]
700a90ea: 6900         	ldr	r0, [r0, #0x10]
700a90ec: 9900         	ldr	r1, [sp]
700a90ee: 6eca         	ldr	r2, [r1, #0x6c]
700a90f0: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a90f4: f8c1 0218    	str.w	r0, [r1, #0x218]
700a90f8: e010         	b	0x700a911c <Udma_chAssignRegOverlay+0x6c> @ imm = #0x20
700a90fa: 9801         	ldr	r0, [sp, #0x4]
700a90fc: 6940         	ldr	r0, [r0, #0x14]
700a90fe: 9900         	ldr	r1, [sp]
700a9100: 6eca         	ldr	r2, [r1, #0x6c]
700a9102: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a9106: f8c1 021c    	str.w	r0, [r1, #0x21c]
700a910a: 9801         	ldr	r0, [sp, #0x4]
700a910c: 6980         	ldr	r0, [r0, #0x18]
700a910e: 9900         	ldr	r1, [sp]
700a9110: 6eca         	ldr	r2, [r1, #0x6c]
700a9112: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a9116: f8c1 0220    	str.w	r0, [r1, #0x220]
700a911a: e7ff         	b	0x700a911c <Udma_chAssignRegOverlay+0x6c> @ imm = #-0x2
700a911c: e7ff         	b	0x700a911e <Udma_chAssignRegOverlay+0x6e> @ imm = #-0x2
700a911e: 9800         	ldr	r0, [sp]
700a9120: 6f00         	ldr	r0, [r0, #0x70]
700a9122: f510 3f80    	cmn.w	r0, #0x10000
700a9126: d011         	beq	0x700a914c <Udma_chAssignRegOverlay+0x9c> @ imm = #0x22
700a9128: e7ff         	b	0x700a912a <Udma_chAssignRegOverlay+0x7a> @ imm = #-0x2
700a912a: 9801         	ldr	r0, [sp, #0x4]
700a912c: 69c0         	ldr	r0, [r0, #0x1c]
700a912e: 9900         	ldr	r1, [sp]
700a9130: 6f0a         	ldr	r2, [r1, #0x70]
700a9132: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a9136: f8c1 0224    	str.w	r0, [r1, #0x224]
700a913a: 9801         	ldr	r0, [sp, #0x4]
700a913c: 6a00         	ldr	r0, [r0, #0x20]
700a913e: 9900         	ldr	r1, [sp]
700a9140: 6f0a         	ldr	r2, [r1, #0x70]
700a9142: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a9146: f8c1 0228    	str.w	r0, [r1, #0x228]
700a914a: e7ff         	b	0x700a914c <Udma_chAssignRegOverlay+0x9c> @ imm = #-0x2
700a914c: e051         	b	0x700a91f2 <Udma_chAssignRegOverlay+0x142> @ imm = #0xa2
700a914e: 9801         	ldr	r0, [sp, #0x4]
700a9150: 6800         	ldr	r0, [r0]
700a9152: 2802         	cmp	r0, #0x2
700a9154: d14c         	bne	0x700a91f0 <Udma_chAssignRegOverlay+0x140> @ imm = #0x98
700a9156: e7ff         	b	0x700a9158 <Udma_chAssignRegOverlay+0xa8> @ imm = #-0x2
700a9158: 9800         	ldr	r0, [sp]
700a915a: 6ec0         	ldr	r0, [r0, #0x6c]
700a915c: f510 3f80    	cmn.w	r0, #0x10000
700a9160: d011         	beq	0x700a9186 <Udma_chAssignRegOverlay+0xd6> @ imm = #0x22
700a9162: e7ff         	b	0x700a9164 <Udma_chAssignRegOverlay+0xb4> @ imm = #-0x2
700a9164: 9801         	ldr	r0, [sp, #0x4]
700a9166: 6dc0         	ldr	r0, [r0, #0x5c]
700a9168: 9900         	ldr	r1, [sp]
700a916a: 6eca         	ldr	r2, [r1, #0x6c]
700a916c: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a9170: f8c1 022c    	str.w	r0, [r1, #0x22c]
700a9174: 9801         	ldr	r0, [sp, #0x4]
700a9176: 6e40         	ldr	r0, [r0, #0x64]
700a9178: 9900         	ldr	r1, [sp]
700a917a: 6eca         	ldr	r2, [r1, #0x6c]
700a917c: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a9180: f8c1 0230    	str.w	r0, [r1, #0x230]
700a9184: e7ff         	b	0x700a9186 <Udma_chAssignRegOverlay+0xd6> @ imm = #-0x2
700a9186: 9800         	ldr	r0, [sp]
700a9188: 6f00         	ldr	r0, [r0, #0x70]
700a918a: f510 3f80    	cmn.w	r0, #0x10000
700a918e: d011         	beq	0x700a91b4 <Udma_chAssignRegOverlay+0x104> @ imm = #0x22
700a9190: e7ff         	b	0x700a9192 <Udma_chAssignRegOverlay+0xe2> @ imm = #-0x2
700a9192: 9801         	ldr	r0, [sp, #0x4]
700a9194: 6e00         	ldr	r0, [r0, #0x60]
700a9196: 9900         	ldr	r1, [sp]
700a9198: 6f0a         	ldr	r2, [r1, #0x70]
700a919a: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a919e: f8c1 0234    	str.w	r0, [r1, #0x234]
700a91a2: 9801         	ldr	r0, [sp, #0x4]
700a91a4: 6e80         	ldr	r0, [r0, #0x68]
700a91a6: 9900         	ldr	r1, [sp]
700a91a8: 6f0a         	ldr	r2, [r1, #0x70]
700a91aa: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a91ae: f8c1 0238    	str.w	r0, [r1, #0x238]
700a91b2: e7ff         	b	0x700a91b4 <Udma_chAssignRegOverlay+0x104> @ imm = #-0x2
700a91b4: 9800         	ldr	r0, [sp]
700a91b6: 6f40         	ldr	r0, [r0, #0x74]
700a91b8: f510 3f80    	cmn.w	r0, #0x10000
700a91bc: d017         	beq	0x700a91ee <Udma_chAssignRegOverlay+0x13e> @ imm = #0x2e
700a91be: e7ff         	b	0x700a91c0 <Udma_chAssignRegOverlay+0x110> @ imm = #-0x2
700a91c0: 9b01         	ldr	r3, [sp, #0x4]
700a91c2: 9900         	ldr	r1, [sp]
700a91c4: 6f4a         	ldr	r2, [r1, #0x74]
700a91c6: 6dd8         	ldr	r0, [r3, #0x5c]
700a91c8: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a91cc: 441a         	add	r2, r3
700a91ce: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a91d2: f8c1 023c    	str.w	r0, [r1, #0x23c]
700a91d6: 9b01         	ldr	r3, [sp, #0x4]
700a91d8: 9900         	ldr	r1, [sp]
700a91da: 6f4a         	ldr	r2, [r1, #0x74]
700a91dc: 6e58         	ldr	r0, [r3, #0x64]
700a91de: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a91e2: 441a         	add	r2, r3
700a91e4: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a91e8: f8c1 0240    	str.w	r0, [r1, #0x240]
700a91ec: e7ff         	b	0x700a91ee <Udma_chAssignRegOverlay+0x13e> @ imm = #-0x2
700a91ee: e7ff         	b	0x700a91f0 <Udma_chAssignRegOverlay+0x140> @ imm = #-0x2
700a91f0: e7ff         	b	0x700a91f2 <Udma_chAssignRegOverlay+0x142> @ imm = #-0x2
700a91f2: b002         	add	sp, #0x8
700a91f4: 4770         	bx	lr
		...
700a91fe: 0000         	movs	r0, r0

700a9200 <DebugP_memLogWriterPutChar>:
700a9200: b580         	push	{r7, lr}
700a9202: b088         	sub	sp, #0x20
700a9204: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a9208: f248 204c    	movw	r0, #0x824c
700a920c: f2c7 000b    	movt	r0, #0x700b
700a9210: 6800         	ldr	r0, [r0]
700a9212: bb40         	cbnz	r0, 0x700a9266 <DebugP_memLogWriterPutChar+0x66> @ imm = #0x50
700a9214: e7ff         	b	0x700a9216 <DebugP_memLogWriterPutChar+0x16> @ imm = #-0x2
700a9216: f007 fc1b    	bl	0x700b0a50 <ClockP_getTimeUsec> @ imm = #0x7836
700a921a: 9105         	str	r1, [sp, #0x14]
700a921c: 9004         	str	r0, [sp, #0x10]
700a921e: f248 3060    	movw	r0, #0x8360
700a9222: f2c7 000b    	movt	r0, #0x700b
700a9226: 6800         	ldr	r0, [r0]
700a9228: 9003         	str	r0, [sp, #0xc]
700a922a: 9804         	ldr	r0, [sp, #0x10]
700a922c: 9905         	ldr	r1, [sp, #0x14]
700a922e: f244 2240    	movw	r2, #0x4240
700a9232: f2c0 020f    	movt	r2, #0xf
700a9236: 2300         	movs	r3, #0x0
700a9238: f00b ec14    	blx	0x700b4a64 <__aeabi_uldivmod> @ imm = #0xb828
700a923c: 9b03         	ldr	r3, [sp, #0xc]
700a923e: 4669         	mov	r1, sp
700a9240: 604a         	str	r2, [r1, #0x4]
700a9242: 6008         	str	r0, [r1]
700a9244: f64a 1004    	movw	r0, #0xa904
700a9248: f2c7 0008    	movt	r0, #0x7008
700a924c: f647 1253    	movw	r2, #0x7953
700a9250: f2c7 020b    	movt	r2, #0x700b
700a9254: 2178         	movs	r1, #0x78
700a9256: f00a fe53    	bl	0x700b3f00 <snprintf_>  @ imm = #0xaca6
700a925a: f248 214c    	movw	r1, #0x824c
700a925e: f2c7 010b    	movt	r1, #0x700b
700a9262: 6008         	str	r0, [r1]
700a9264: e7ff         	b	0x700a9266 <DebugP_memLogWriterPutChar+0x66> @ imm = #-0x2
700a9266: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a926a: f248 214c    	movw	r1, #0x824c
700a926e: f2c7 010b    	movt	r1, #0x700b
700a9272: 680b         	ldr	r3, [r1]
700a9274: f64a 1204    	movw	r2, #0xa904
700a9278: f2c7 0208    	movt	r2, #0x7008
700a927c: 54d0         	strb	r0, [r2, r3]
700a927e: 6808         	ldr	r0, [r1]
700a9280: 3001         	adds	r0, #0x1
700a9282: 6008         	str	r0, [r1]
700a9284: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a9288: 280a         	cmp	r0, #0xa
700a928a: d008         	beq	0x700a929e <DebugP_memLogWriterPutChar+0x9e> @ imm = #0x10
700a928c: e7ff         	b	0x700a928e <DebugP_memLogWriterPutChar+0x8e> @ imm = #-0x2
700a928e: f248 204c    	movw	r0, #0x824c
700a9292: f2c7 000b    	movt	r0, #0x700b
700a9296: 6800         	ldr	r0, [r0]
700a9298: 2878         	cmp	r0, #0x78
700a929a: d350         	blo	0x700a933e <DebugP_memLogWriterPutChar+0x13e> @ imm = #0xa0
700a929c: e7ff         	b	0x700a929e <DebugP_memLogWriterPutChar+0x9e> @ imm = #-0x2
700a929e: f248 204c    	movw	r0, #0x824c
700a92a2: f2c7 000b    	movt	r0, #0x700b
700a92a6: 6800         	ldr	r0, [r0]
700a92a8: 2878         	cmp	r0, #0x78
700a92aa: d315         	blo	0x700a92d8 <DebugP_memLogWriterPutChar+0xd8> @ imm = #0x2a
700a92ac: e7ff         	b	0x700a92ae <DebugP_memLogWriterPutChar+0xae> @ imm = #-0x2
700a92ae: f248 214c    	movw	r1, #0x824c
700a92b2: f2c7 010b    	movt	r1, #0x700b
700a92b6: 680b         	ldr	r3, [r1]
700a92b8: f64a 1204    	movw	r2, #0xa904
700a92bc: f2c7 0208    	movt	r2, #0x7008
700a92c0: 200d         	movs	r0, #0xd
700a92c2: 54d0         	strb	r0, [r2, r3]
700a92c4: 6808         	ldr	r0, [r1]
700a92c6: 3001         	adds	r0, #0x1
700a92c8: 6008         	str	r0, [r1]
700a92ca: 680b         	ldr	r3, [r1]
700a92cc: 200a         	movs	r0, #0xa
700a92ce: 54d0         	strb	r0, [r2, r3]
700a92d0: 6808         	ldr	r0, [r1]
700a92d2: 3001         	adds	r0, #0x1
700a92d4: 6008         	str	r0, [r1]
700a92d6: e7ff         	b	0x700a92d8 <DebugP_memLogWriterPutChar+0xd8> @ imm = #-0x2
700a92d8: f248 204c    	movw	r0, #0x824c
700a92dc: f2c7 000b    	movt	r0, #0x700b
700a92e0: 6800         	ldr	r0, [r0]
700a92e2: f64a 1104    	movw	r1, #0xa904
700a92e6: f2c7 0108    	movt	r1, #0x7008
700a92ea: 4408         	add	r0, r1
700a92ec: f810 0c02    	ldrb	r0, [r0, #-2]
700a92f0: 280d         	cmp	r0, #0xd
700a92f2: d014         	beq	0x700a931e <DebugP_memLogWriterPutChar+0x11e> @ imm = #0x28
700a92f4: e7ff         	b	0x700a92f6 <DebugP_memLogWriterPutChar+0xf6> @ imm = #-0x2
700a92f6: f248 214c    	movw	r1, #0x824c
700a92fa: f2c7 010b    	movt	r1, #0x700b
700a92fe: 6808         	ldr	r0, [r1]
700a9300: f64a 1204    	movw	r2, #0xa904
700a9304: f2c7 0208    	movt	r2, #0x7008
700a9308: 1883         	adds	r3, r0, r2
700a930a: 200d         	movs	r0, #0xd
700a930c: f803 0c01    	strb	r0, [r3, #-1]
700a9310: 680b         	ldr	r3, [r1]
700a9312: 200a         	movs	r0, #0xa
700a9314: 54d0         	strb	r0, [r2, r3]
700a9316: 6808         	ldr	r0, [r1]
700a9318: 3001         	adds	r0, #0x1
700a931a: 6008         	str	r0, [r1]
700a931c: e7ff         	b	0x700a931e <DebugP_memLogWriterPutChar+0x11e> @ imm = #-0x2
700a931e: f248 204c    	movw	r0, #0x824c
700a9322: f2c7 000b    	movt	r0, #0x700b
700a9326: 9002         	str	r0, [sp, #0x8]
700a9328: 8801         	ldrh	r1, [r0]
700a932a: f64a 1004    	movw	r0, #0xa904
700a932e: f2c7 0008    	movt	r0, #0x7008
700a9332: f003 f8ed    	bl	0x700ac510 <DebugP_memTraceLogWriterPutLine> @ imm = #0x31da
700a9336: 9902         	ldr	r1, [sp, #0x8]
700a9338: 2000         	movs	r0, #0x0
700a933a: 6008         	str	r0, [r1]
700a933c: e7ff         	b	0x700a933e <DebugP_memLogWriterPutChar+0x13e> @ imm = #-0x2
700a933e: b008         	add	sp, #0x20
700a9340: bd80         	pop	{r7, pc}
		...
700a934e: 0000         	movs	r0, r0

700a9350 <Sciclient_sendMessage>:
700a9350: b580         	push	{r7, lr}
700a9352: b08a         	sub	sp, #0x28
700a9354: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a9358: 9009         	str	r0, [sp, #0x24]
700a935a: 9108         	str	r1, [sp, #0x20]
700a935c: 9207         	str	r2, [sp, #0x1c]
700a935e: 9306         	str	r3, [sp, #0x18]
700a9360: 2200         	movs	r2, #0x0
700a9362: 9205         	str	r2, [sp, #0x14]
700a9364: 9808         	ldr	r0, [sp, #0x20]
700a9366: 9004         	str	r0, [sp, #0x10]
700a9368: 9203         	str	r2, [sp, #0xc]
700a936a: 9202         	str	r2, [sp, #0x8]
700a936c: 9909         	ldr	r1, [sp, #0x24]
700a936e: f248 2050    	movw	r0, #0x8250
700a9372: f2c7 000b    	movt	r0, #0x700b
700a9376: f00b fd2b    	bl	0x700b4dd0 <CSL_secProxyGetDataAddr> @ imm = #0xba56
700a937a: 9001         	str	r0, [sp, #0x4]
700a937c: 9808         	ldr	r0, [sp, #0x20]
700a937e: b1f8         	cbz	r0, 0x700a93c0 <Sciclient_sendMessage+0x70> @ imm = #0x3e
700a9380: e7ff         	b	0x700a9382 <Sciclient_sendMessage+0x32> @ imm = #-0x2
700a9382: 2000         	movs	r0, #0x0
700a9384: 9005         	str	r0, [sp, #0x14]
700a9386: e7ff         	b	0x700a9388 <Sciclient_sendMessage+0x38> @ imm = #-0x2
700a9388: 9805         	ldr	r0, [sp, #0x14]
700a938a: f248 3184    	movw	r1, #0x8384
700a938e: f2c7 010b    	movt	r1, #0x700b
700a9392: 7809         	ldrb	r1, [r1]
700a9394: 4288         	cmp	r0, r1
700a9396: d212         	bhs	0x700a93be <Sciclient_sendMessage+0x6e> @ imm = #0x24
700a9398: e7ff         	b	0x700a939a <Sciclient_sendMessage+0x4a> @ imm = #-0x2
700a939a: 9804         	ldr	r0, [sp, #0x10]
700a939c: 6800         	ldr	r0, [r0]
700a939e: 9002         	str	r0, [sp, #0x8]
700a93a0: 9801         	ldr	r0, [sp, #0x4]
700a93a2: 9902         	ldr	r1, [sp, #0x8]
700a93a4: f00b ffe4    	bl	0x700b5370 <CSL_REG32_WR_RAW> @ imm = #0xbfc8
700a93a8: 9804         	ldr	r0, [sp, #0x10]
700a93aa: 3004         	adds	r0, #0x4
700a93ac: 9004         	str	r0, [sp, #0x10]
700a93ae: 9801         	ldr	r0, [sp, #0x4]
700a93b0: 3004         	adds	r0, #0x4
700a93b2: 9001         	str	r0, [sp, #0x4]
700a93b4: e7ff         	b	0x700a93b6 <Sciclient_sendMessage+0x66> @ imm = #-0x2
700a93b6: 9805         	ldr	r0, [sp, #0x14]
700a93b8: 3001         	adds	r0, #0x1
700a93ba: 9005         	str	r0, [sp, #0x14]
700a93bc: e7e4         	b	0x700a9388 <Sciclient_sendMessage+0x38> @ imm = #-0x38
700a93be: e7ff         	b	0x700a93c0 <Sciclient_sendMessage+0x70> @ imm = #-0x2
700a93c0: 9807         	ldr	r0, [sp, #0x1c]
700a93c2: 9004         	str	r0, [sp, #0x10]
700a93c4: 2000         	movs	r0, #0x0
700a93c6: 9005         	str	r0, [sp, #0x14]
700a93c8: e7ff         	b	0x700a93ca <Sciclient_sendMessage+0x7a> @ imm = #-0x2
700a93ca: 9805         	ldr	r0, [sp, #0x14]
700a93cc: 2801         	cmp	r0, #0x1
700a93ce: d812         	bhi	0x700a93f6 <Sciclient_sendMessage+0xa6> @ imm = #0x24
700a93d0: e7ff         	b	0x700a93d2 <Sciclient_sendMessage+0x82> @ imm = #-0x2
700a93d2: 9804         	ldr	r0, [sp, #0x10]
700a93d4: 6800         	ldr	r0, [r0]
700a93d6: 9002         	str	r0, [sp, #0x8]
700a93d8: 9801         	ldr	r0, [sp, #0x4]
700a93da: 9902         	ldr	r1, [sp, #0x8]
700a93dc: f00b ffc8    	bl	0x700b5370 <CSL_REG32_WR_RAW> @ imm = #0xbf90
700a93e0: 9804         	ldr	r0, [sp, #0x10]
700a93e2: 3004         	adds	r0, #0x4
700a93e4: 9004         	str	r0, [sp, #0x10]
700a93e6: 9801         	ldr	r0, [sp, #0x4]
700a93e8: 3004         	adds	r0, #0x4
700a93ea: 9001         	str	r0, [sp, #0x4]
700a93ec: e7ff         	b	0x700a93ee <Sciclient_sendMessage+0x9e> @ imm = #-0x2
700a93ee: 9805         	ldr	r0, [sp, #0x14]
700a93f0: 3001         	adds	r0, #0x1
700a93f2: 9005         	str	r0, [sp, #0x14]
700a93f4: e7e9         	b	0x700a93ca <Sciclient_sendMessage+0x7a> @ imm = #-0x2e
700a93f6: 980c         	ldr	r0, [sp, #0x30]
700a93f8: b300         	cbz	r0, 0x700a943c <Sciclient_sendMessage+0xec> @ imm = #0x40
700a93fa: e7ff         	b	0x700a93fc <Sciclient_sendMessage+0xac> @ imm = #-0x2
700a93fc: 980c         	ldr	r0, [sp, #0x30]
700a93fe: 3003         	adds	r0, #0x3
700a9400: 0880         	lsrs	r0, r0, #0x2
700a9402: 9003         	str	r0, [sp, #0xc]
700a9404: 9806         	ldr	r0, [sp, #0x18]
700a9406: 9004         	str	r0, [sp, #0x10]
700a9408: e7ff         	b	0x700a940a <Sciclient_sendMessage+0xba> @ imm = #-0x2
700a940a: 9805         	ldr	r0, [sp, #0x14]
700a940c: 9903         	ldr	r1, [sp, #0xc]
700a940e: 3102         	adds	r1, #0x2
700a9410: 4288         	cmp	r0, r1
700a9412: d212         	bhs	0x700a943a <Sciclient_sendMessage+0xea> @ imm = #0x24
700a9414: e7ff         	b	0x700a9416 <Sciclient_sendMessage+0xc6> @ imm = #-0x2
700a9416: 9804         	ldr	r0, [sp, #0x10]
700a9418: 6800         	ldr	r0, [r0]
700a941a: 9002         	str	r0, [sp, #0x8]
700a941c: 9801         	ldr	r0, [sp, #0x4]
700a941e: 9902         	ldr	r1, [sp, #0x8]
700a9420: f00b ffa6    	bl	0x700b5370 <CSL_REG32_WR_RAW> @ imm = #0xbf4c
700a9424: 9804         	ldr	r0, [sp, #0x10]
700a9426: 3004         	adds	r0, #0x4
700a9428: 9004         	str	r0, [sp, #0x10]
700a942a: 9801         	ldr	r0, [sp, #0x4]
700a942c: 3004         	adds	r0, #0x4
700a942e: 9001         	str	r0, [sp, #0x4]
700a9430: e7ff         	b	0x700a9432 <Sciclient_sendMessage+0xe2> @ imm = #-0x2
700a9432: 9805         	ldr	r0, [sp, #0x14]
700a9434: 3001         	adds	r0, #0x1
700a9436: 9005         	str	r0, [sp, #0x14]
700a9438: e7e7         	b	0x700a940a <Sciclient_sendMessage+0xba> @ imm = #-0x32
700a943a: e7ff         	b	0x700a943c <Sciclient_sendMessage+0xec> @ imm = #-0x2
700a943c: f248 3084    	movw	r0, #0x8384
700a9440: f2c7 000b    	movt	r0, #0x700b
700a9444: 7801         	ldrb	r1, [r0]
700a9446: 980c         	ldr	r0, [sp, #0x30]
700a9448: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a944c: 3008         	adds	r0, #0x8
700a944e: f248 21d8    	movw	r1, #0x82d8
700a9452: f2c7 010b    	movt	r1, #0x700b
700a9456: 6949         	ldr	r1, [r1, #0x14]
700a9458: 3904         	subs	r1, #0x4
700a945a: 4288         	cmp	r0, r1
700a945c: d817         	bhi	0x700a948e <Sciclient_sendMessage+0x13e> @ imm = #0x2e
700a945e: e7ff         	b	0x700a9460 <Sciclient_sendMessage+0x110> @ imm = #-0x2
700a9460: 9909         	ldr	r1, [sp, #0x24]
700a9462: f248 2050    	movw	r0, #0x8250
700a9466: f2c7 000b    	movt	r0, #0x700b
700a946a: 2200         	movs	r2, #0x0
700a946c: 9200         	str	r2, [sp]
700a946e: f00b fcaf    	bl	0x700b4dd0 <CSL_secProxyGetDataAddr> @ imm = #0xb95e
700a9472: 9900         	ldr	r1, [sp]
700a9474: 4602         	mov	r2, r0
700a9476: f248 20d8    	movw	r0, #0x82d8
700a947a: f2c7 000b    	movt	r0, #0x700b
700a947e: 6940         	ldr	r0, [r0, #0x14]
700a9480: 4410         	add	r0, r2
700a9482: 3804         	subs	r0, #0x4
700a9484: 9001         	str	r0, [sp, #0x4]
700a9486: 9801         	ldr	r0, [sp, #0x4]
700a9488: f00b ff72    	bl	0x700b5370 <CSL_REG32_WR_RAW> @ imm = #0xbee4
700a948c: e7ff         	b	0x700a948e <Sciclient_sendMessage+0x13e> @ imm = #-0x2
700a948e: b00a         	add	sp, #0x28
700a9490: bd80         	pop	{r7, pc}
		...
700a949e: 0000         	movs	r0, r0

700a94a0 <Sciclient_rmIaValidateMapping>:
700a94a0: b580         	push	{r7, lr}
700a94a2: b088         	sub	sp, #0x20
700a94a4: 4684         	mov	r12, r0
700a94a6: 980a         	ldr	r0, [sp, #0x28]
700a94a8: f88d c01f    	strb.w	r12, [sp, #0x1f]
700a94ac: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700a94b0: f8ad 201a    	strh.w	r2, [sp, #0x1a]
700a94b4: f8ad 3018    	strh.w	r3, [sp, #0x18]
700a94b8: f88d 0017    	strb.w	r0, [sp, #0x17]
700a94bc: 2000         	movs	r0, #0x0
700a94be: 9004         	str	r0, [sp, #0x10]
700a94c0: 9003         	str	r0, [sp, #0xc]
700a94c2: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a94c6: f008 ffcb    	bl	0x700b2460 <Sciclient_rmIaGetInst> @ imm = #0x8f96
700a94ca: 9003         	str	r0, [sp, #0xc]
700a94cc: 9803         	ldr	r0, [sp, #0xc]
700a94ce: b920         	cbnz	r0, 0x700a94da <Sciclient_rmIaValidateMapping+0x3a> @ imm = #0x8
700a94d0: e7ff         	b	0x700a94d2 <Sciclient_rmIaValidateMapping+0x32> @ imm = #-0x2
700a94d2: f06f 0001    	mvn	r0, #0x1
700a94d6: 9004         	str	r0, [sp, #0x10]
700a94d8: e00b         	b	0x700a94f2 <Sciclient_rmIaValidateMapping+0x52> @ imm = #0x16
700a94da: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a94de: 9903         	ldr	r1, [sp, #0xc]
700a94e0: 8989         	ldrh	r1, [r1, #0xc]
700a94e2: 4288         	cmp	r0, r1
700a94e4: db04         	blt	0x700a94f0 <Sciclient_rmIaValidateMapping+0x50> @ imm = #0x8
700a94e6: e7ff         	b	0x700a94e8 <Sciclient_rmIaValidateMapping+0x48> @ imm = #-0x2
700a94e8: f06f 0001    	mvn	r0, #0x1
700a94ec: 9004         	str	r0, [sp, #0x10]
700a94ee: e7ff         	b	0x700a94f0 <Sciclient_rmIaValidateMapping+0x50> @ imm = #-0x2
700a94f0: e7ff         	b	0x700a94f2 <Sciclient_rmIaValidateMapping+0x52> @ imm = #-0x2
700a94f2: 9804         	ldr	r0, [sp, #0x10]
700a94f4: b948         	cbnz	r0, 0x700a950a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x12
700a94f6: e7ff         	b	0x700a94f8 <Sciclient_rmIaValidateMapping+0x58> @ imm = #-0x2
700a94f8: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a94fc: 2840         	cmp	r0, #0x40
700a94fe: d304         	blo	0x700a950a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x8
700a9500: e7ff         	b	0x700a9502 <Sciclient_rmIaValidateMapping+0x62> @ imm = #-0x2
700a9502: f06f 0001    	mvn	r0, #0x1
700a9506: 9004         	str	r0, [sp, #0x10]
700a9508: e7ff         	b	0x700a950a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #-0x2
700a950a: 9804         	ldr	r0, [sp, #0x10]
700a950c: b998         	cbnz	r0, 0x700a9536 <Sciclient_rmIaValidateMapping+0x96> @ imm = #0x26
700a950e: e7ff         	b	0x700a9510 <Sciclient_rmIaValidateMapping+0x70> @ imm = #-0x2
700a9510: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700a9514: 9903         	ldr	r1, [sp, #0xc]
700a9516: 8909         	ldrh	r1, [r1, #0x8]
700a9518: 1a40         	subs	r0, r0, r1
700a951a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700a951e: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a9522: 9903         	ldr	r1, [sp, #0xc]
700a9524: 8949         	ldrh	r1, [r1, #0xa]
700a9526: 4288         	cmp	r0, r1
700a9528: db04         	blt	0x700a9534 <Sciclient_rmIaValidateMapping+0x94> @ imm = #0x8
700a952a: e7ff         	b	0x700a952c <Sciclient_rmIaValidateMapping+0x8c> @ imm = #-0x2
700a952c: f06f 0001    	mvn	r0, #0x1
700a9530: 9004         	str	r0, [sp, #0x10]
700a9532: e7ff         	b	0x700a9534 <Sciclient_rmIaValidateMapping+0x94> @ imm = #-0x2
700a9534: e7ff         	b	0x700a9536 <Sciclient_rmIaValidateMapping+0x96> @ imm = #-0x2
700a9536: 9804         	ldr	r0, [sp, #0x10]
700a9538: 2800         	cmp	r0, #0x0
700a953a: d14e         	bne	0x700a95da <Sciclient_rmIaValidateMapping+0x13a> @ imm = #0x9c
700a953c: e7ff         	b	0x700a953e <Sciclient_rmIaValidateMapping+0x9e> @ imm = #-0x2
700a953e: 9803         	ldr	r0, [sp, #0xc]
700a9540: 6840         	ldr	r0, [r0, #0x4]
700a9542: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700a9546: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a954a: 9001         	str	r0, [sp, #0x4]
700a954c: 9801         	ldr	r0, [sp, #0x4]
700a954e: f64f 7100    	movw	r1, #0xff00
700a9552: f2c0 0101    	movt	r1, #0x1
700a9556: 2208         	movs	r2, #0x8
700a9558: f00b fa42    	bl	0x700b49e0 <CSL_REG32_FEXT_RAW> @ imm = #0xb484
700a955c: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a9560: 9801         	ldr	r0, [sp, #0x4]
700a9562: 213f         	movs	r1, #0x3f
700a9564: 2200         	movs	r2, #0x0
700a9566: f00b fa3b    	bl	0x700b49e0 <CSL_REG32_FEXT_RAW> @ imm = #0xb476
700a956a: f8ad 0000    	strh.w	r0, [sp]
700a956e: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a9572: b9f0         	cbnz	r0, 0x700a95b2 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x3c
700a9574: e7ff         	b	0x700a9576 <Sciclient_rmIaValidateMapping+0xd6> @ imm = #-0x2
700a9576: f8bd 0000    	ldrh.w	r0, [sp]
700a957a: b9d0         	cbnz	r0, 0x700a95b2 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x34
700a957c: e7ff         	b	0x700a957e <Sciclient_rmIaValidateMapping+0xde> @ imm = #-0x2
700a957e: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a9582: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a9586: 4288         	cmp	r0, r1
700a9588: d012         	beq	0x700a95b0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x24
700a958a: e7ff         	b	0x700a958c <Sciclient_rmIaValidateMapping+0xec> @ imm = #-0x2
700a958c: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a9590: f8bd 1000    	ldrh.w	r1, [sp]
700a9594: 4288         	cmp	r0, r1
700a9596: d00b         	beq	0x700a95b0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x16
700a9598: e7ff         	b	0x700a959a <Sciclient_rmIaValidateMapping+0xfa> @ imm = #-0x2
700a959a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a959e: 9903         	ldr	r1, [sp, #0xc]
700a95a0: 8a89         	ldrh	r1, [r1, #0x14]
700a95a2: 4288         	cmp	r0, r1
700a95a4: d004         	beq	0x700a95b0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x8
700a95a6: e7ff         	b	0x700a95a8 <Sciclient_rmIaValidateMapping+0x108> @ imm = #-0x2
700a95a8: f06f 0001    	mvn	r0, #0x1
700a95ac: 9004         	str	r0, [sp, #0x10]
700a95ae: e7ff         	b	0x700a95b0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #-0x2
700a95b0: e012         	b	0x700a95d8 <Sciclient_rmIaValidateMapping+0x138> @ imm = #0x24
700a95b2: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a95b6: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a95ba: 4288         	cmp	r0, r1
700a95bc: d00b         	beq	0x700a95d6 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x16
700a95be: e7ff         	b	0x700a95c0 <Sciclient_rmIaValidateMapping+0x120> @ imm = #-0x2
700a95c0: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a95c4: f8bd 1000    	ldrh.w	r1, [sp]
700a95c8: 4288         	cmp	r0, r1
700a95ca: d004         	beq	0x700a95d6 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x8
700a95cc: e7ff         	b	0x700a95ce <Sciclient_rmIaValidateMapping+0x12e> @ imm = #-0x2
700a95ce: f06f 0001    	mvn	r0, #0x1
700a95d2: 9004         	str	r0, [sp, #0x10]
700a95d4: e7ff         	b	0x700a95d6 <Sciclient_rmIaValidateMapping+0x136> @ imm = #-0x2
700a95d6: e7ff         	b	0x700a95d8 <Sciclient_rmIaValidateMapping+0x138> @ imm = #-0x2
700a95d8: e7ff         	b	0x700a95da <Sciclient_rmIaValidateMapping+0x13a> @ imm = #-0x2
700a95da: 9804         	ldr	r0, [sp, #0x10]
700a95dc: b008         	add	sp, #0x20
700a95de: bd80         	pop	{r7, pc}

700a95e0 <Udma_rmAllocMappedRing>:
700a95e0: b580         	push	{r7, lr}
700a95e2: b090         	sub	sp, #0x40
700a95e4: 900f         	str	r0, [sp, #0x3c]
700a95e6: 910e         	str	r1, [sp, #0x38]
700a95e8: 920d         	str	r2, [sp, #0x34]
700a95ea: f64f 70ff    	movw	r0, #0xffff
700a95ee: 900c         	str	r0, [sp, #0x30]
700a95f0: 2000         	movs	r0, #0x0
700a95f2: 9005         	str	r0, [sp, #0x14]
700a95f4: 980f         	ldr	r0, [sp, #0x3c]
700a95f6: f500 70ea    	add.w	r0, r0, #0x1d4
700a95fa: 9004         	str	r0, [sp, #0x10]
700a95fc: 980f         	ldr	r0, [sp, #0x3c]
700a95fe: 990e         	ldr	r1, [sp, #0x38]
700a9600: 9a0d         	ldr	r2, [sp, #0x34]
700a9602: ab01         	add	r3, sp, #0x4
700a9604: f004 fd94    	bl	0x700ae130 <Udma_getMappedChRingAttributes> @ imm = #0x4b28
700a9608: 9005         	str	r0, [sp, #0x14]
700a960a: 9805         	ldr	r0, [sp, #0x14]
700a960c: 2800         	cmp	r0, #0x0
700a960e: f040 8084    	bne.w	0x700a971a <Udma_rmAllocMappedRing+0x13a> @ imm = #0x108
700a9612: e7ff         	b	0x700a9614 <Udma_rmAllocMappedRing+0x34> @ imm = #-0x2
700a9614: 2000         	movs	r0, #0x0
700a9616: 9007         	str	r0, [sp, #0x1c]
700a9618: 9804         	ldr	r0, [sp, #0x10]
700a961a: 990e         	ldr	r1, [sp, #0x38]
700a961c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9620: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a9624: 9006         	str	r0, [sp, #0x18]
700a9626: 9802         	ldr	r0, [sp, #0x8]
700a9628: 9904         	ldr	r1, [sp, #0x10]
700a962a: 9a0e         	ldr	r2, [sp, #0x38]
700a962c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9630: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9634: 4288         	cmp	r0, r1
700a9636: d90a         	bls	0x700a964e <Udma_rmAllocMappedRing+0x6e> @ imm = #0x14
700a9638: e7ff         	b	0x700a963a <Udma_rmAllocMappedRing+0x5a> @ imm = #-0x2
700a963a: 9802         	ldr	r0, [sp, #0x8]
700a963c: 9904         	ldr	r1, [sp, #0x10]
700a963e: 9a0e         	ldr	r2, [sp, #0x38]
700a9640: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9644: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9648: 1a40         	subs	r0, r0, r1
700a964a: 9007         	str	r0, [sp, #0x1c]
700a964c: e7ff         	b	0x700a964e <Udma_rmAllocMappedRing+0x6e> @ imm = #-0x2
700a964e: 9802         	ldr	r0, [sp, #0x8]
700a9650: 9903         	ldr	r1, [sp, #0xc]
700a9652: 4408         	add	r0, r1
700a9654: 9904         	ldr	r1, [sp, #0x10]
700a9656: 9a0e         	ldr	r2, [sp, #0x38]
700a9658: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a965c: f8d2 1088    	ldr.w	r1, [r2, #0x88]
700a9660: f8d2 20a8    	ldr.w	r2, [r2, #0xa8]
700a9664: 4411         	add	r1, r2
700a9666: 4288         	cmp	r0, r1
700a9668: d20c         	bhs	0x700a9684 <Udma_rmAllocMappedRing+0xa4> @ imm = #0x18
700a966a: e7ff         	b	0x700a966c <Udma_rmAllocMappedRing+0x8c> @ imm = #-0x2
700a966c: 9802         	ldr	r0, [sp, #0x8]
700a966e: 9903         	ldr	r1, [sp, #0xc]
700a9670: 4408         	add	r0, r1
700a9672: 9904         	ldr	r1, [sp, #0x10]
700a9674: 9a0e         	ldr	r2, [sp, #0x38]
700a9676: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a967a: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a967e: 1a40         	subs	r0, r0, r1
700a9680: 9006         	str	r0, [sp, #0x18]
700a9682: e7ff         	b	0x700a9684 <Udma_rmAllocMappedRing+0xa4> @ imm = #-0x2
700a9684: 980f         	ldr	r0, [sp, #0x3c]
700a9686: f500 609f    	add.w	r0, r0, #0x4f8
700a968a: f04f 31ff    	mov.w	r1, #0xffffffff
700a968e: f008 ff47    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x8e8e
700a9692: 9807         	ldr	r0, [sp, #0x1c]
700a9694: 900b         	str	r0, [sp, #0x2c]
700a9696: e7ff         	b	0x700a9698 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x2
700a9698: 980b         	ldr	r0, [sp, #0x2c]
700a969a: 9906         	ldr	r1, [sp, #0x18]
700a969c: 4288         	cmp	r0, r1
700a969e: d236         	bhs	0x700a970e <Udma_rmAllocMappedRing+0x12e> @ imm = #0x6c
700a96a0: e7ff         	b	0x700a96a2 <Udma_rmAllocMappedRing+0xc2> @ imm = #-0x2
700a96a2: 980b         	ldr	r0, [sp, #0x2c]
700a96a4: 0940         	lsrs	r0, r0, #0x5
700a96a6: 900a         	str	r0, [sp, #0x28]
700a96a8: 980b         	ldr	r0, [sp, #0x2c]
700a96aa: 990a         	ldr	r1, [sp, #0x28]
700a96ac: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a96b0: 9009         	str	r0, [sp, #0x24]
700a96b2: 9909         	ldr	r1, [sp, #0x24]
700a96b4: 2001         	movs	r0, #0x1
700a96b6: 4088         	lsls	r0, r1
700a96b8: 9008         	str	r0, [sp, #0x20]
700a96ba: 980f         	ldr	r0, [sp, #0x3c]
700a96bc: 990e         	ldr	r1, [sp, #0x38]
700a96be: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a96c2: 990a         	ldr	r1, [sp, #0x28]
700a96c4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a96c8: f8d0 0344    	ldr.w	r0, [r0, #0x344]
700a96cc: 9908         	ldr	r1, [sp, #0x20]
700a96ce: 4008         	ands	r0, r1
700a96d0: 4288         	cmp	r0, r1
700a96d2: d117         	bne	0x700a9704 <Udma_rmAllocMappedRing+0x124> @ imm = #0x2e
700a96d4: e7ff         	b	0x700a96d6 <Udma_rmAllocMappedRing+0xf6> @ imm = #-0x2
700a96d6: 9a08         	ldr	r2, [sp, #0x20]
700a96d8: 980f         	ldr	r0, [sp, #0x3c]
700a96da: 990e         	ldr	r1, [sp, #0x38]
700a96dc: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a96e0: 990a         	ldr	r1, [sp, #0x28]
700a96e2: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a96e6: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700a96ea: 4390         	bics	r0, r2
700a96ec: f8c1 0344    	str.w	r0, [r1, #0x344]
700a96f0: 980b         	ldr	r0, [sp, #0x2c]
700a96f2: 9904         	ldr	r1, [sp, #0x10]
700a96f4: 9a0e         	ldr	r2, [sp, #0x38]
700a96f6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a96fa: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a96fe: 4408         	add	r0, r1
700a9700: 900c         	str	r0, [sp, #0x30]
700a9702: e004         	b	0x700a970e <Udma_rmAllocMappedRing+0x12e> @ imm = #0x8
700a9704: e7ff         	b	0x700a9706 <Udma_rmAllocMappedRing+0x126> @ imm = #-0x2
700a9706: 980b         	ldr	r0, [sp, #0x2c]
700a9708: 3001         	adds	r0, #0x1
700a970a: 900b         	str	r0, [sp, #0x2c]
700a970c: e7c4         	b	0x700a9698 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x78
700a970e: 980f         	ldr	r0, [sp, #0x3c]
700a9710: f500 609f    	add.w	r0, r0, #0x4f8
700a9714: f009 ff94    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x9f28
700a9718: e7ff         	b	0x700a971a <Udma_rmAllocMappedRing+0x13a> @ imm = #-0x2
700a971a: 980c         	ldr	r0, [sp, #0x30]
700a971c: b010         	add	sp, #0x40
700a971e: bd80         	pop	{r7, pc}

700a9720 <UART_procLineStatusErr>:
700a9720: b580         	push	{r7, lr}
700a9722: b086         	sub	sp, #0x18
700a9724: 9005         	str	r0, [sp, #0x14]
700a9726: 2000         	movs	r0, #0x0
700a9728: 9004         	str	r0, [sp, #0x10]
700a972a: 9002         	str	r0, [sp, #0x8]
700a972c: 9805         	ldr	r0, [sp, #0x14]
700a972e: b920         	cbnz	r0, 0x700a973a <UART_procLineStatusErr+0x1a> @ imm = #0x8
700a9730: e7ff         	b	0x700a9732 <UART_procLineStatusErr+0x12> @ imm = #-0x2
700a9732: f06f 0002    	mvn	r0, #0x2
700a9736: 9004         	str	r0, [sp, #0x10]
700a9738: e7ff         	b	0x700a973a <UART_procLineStatusErr+0x1a> @ imm = #-0x2
700a973a: 9804         	ldr	r0, [sp, #0x10]
700a973c: 2800         	cmp	r0, #0x0
700a973e: f040 808b    	bne.w	0x700a9858 <UART_procLineStatusErr+0x138> @ imm = #0x116
700a9742: e7ff         	b	0x700a9744 <UART_procLineStatusErr+0x24> @ imm = #-0x2
700a9744: 9805         	ldr	r0, [sp, #0x14]
700a9746: 6800         	ldr	r0, [r0]
700a9748: f009 ffa2    	bl	0x700b3690 <UART_readLineStatus> @ imm = #0x9f44
700a974c: 9003         	str	r0, [sp, #0xc]
700a974e: 9803         	ldr	r0, [sp, #0xc]
700a9750: f000 0080    	and	r0, r0, #0x80
700a9754: 2880         	cmp	r0, #0x80
700a9756: d006         	beq	0x700a9766 <UART_procLineStatusErr+0x46> @ imm = #0xc
700a9758: e7ff         	b	0x700a975a <UART_procLineStatusErr+0x3a> @ imm = #-0x2
700a975a: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a975e: 0780         	lsls	r0, r0, #0x1e
700a9760: 2800         	cmp	r0, #0x0
700a9762: d578         	bpl	0x700a9856 <UART_procLineStatusErr+0x136> @ imm = #0xf0
700a9764: e7ff         	b	0x700a9766 <UART_procLineStatusErr+0x46> @ imm = #-0x2
700a9766: 9805         	ldr	r0, [sp, #0x14]
700a9768: 6a80         	ldr	r0, [r0, #0x28]
700a976a: b120         	cbz	r0, 0x700a9776 <UART_procLineStatusErr+0x56> @ imm = #0x8
700a976c: e7ff         	b	0x700a976e <UART_procLineStatusErr+0x4e> @ imm = #-0x2
700a976e: 9905         	ldr	r1, [sp, #0x14]
700a9770: 6988         	ldr	r0, [r1, #0x18]
700a9772: 62c8         	str	r0, [r1, #0x2c]
700a9774: e7ff         	b	0x700a9776 <UART_procLineStatusErr+0x56> @ imm = #-0x2
700a9776: 2040         	movs	r0, #0x40
700a9778: 9002         	str	r0, [sp, #0x8]
700a977a: e7ff         	b	0x700a977c <UART_procLineStatusErr+0x5c> @ imm = #-0x2
700a977c: 9805         	ldr	r0, [sp, #0x14]
700a977e: 6800         	ldr	r0, [r0]
700a9780: f00b fba6    	bl	0x700b4ed0 <UART_fifoCharGet> @ imm = #0xb74c
700a9784: 9802         	ldr	r0, [sp, #0x8]
700a9786: 3801         	subs	r0, #0x1
700a9788: 9002         	str	r0, [sp, #0x8]
700a978a: 9805         	ldr	r0, [sp, #0x14]
700a978c: 6800         	ldr	r0, [r0]
700a978e: f009 ff7f    	bl	0x700b3690 <UART_readLineStatus> @ imm = #0x9efe
700a9792: 9003         	str	r0, [sp, #0xc]
700a9794: 9803         	ldr	r0, [sp, #0xc]
700a9796: f000 009f    	and	r0, r0, #0x9f
700a979a: 9003         	str	r0, [sp, #0xc]
700a979c: e7ff         	b	0x700a979e <UART_procLineStatusErr+0x7e> @ imm = #-0x2
700a979e: 9903         	ldr	r1, [sp, #0xc]
700a97a0: 2000         	movs	r0, #0x0
700a97a2: 9001         	str	r0, [sp, #0x4]
700a97a4: b131         	cbz	r1, 0x700a97b4 <UART_procLineStatusErr+0x94> @ imm = #0xc
700a97a6: e7ff         	b	0x700a97a8 <UART_procLineStatusErr+0x88> @ imm = #-0x2
700a97a8: 9802         	ldr	r0, [sp, #0x8]
700a97aa: 2800         	cmp	r0, #0x0
700a97ac: bf18         	it	ne
700a97ae: 2001         	movne	r0, #0x1
700a97b0: 9001         	str	r0, [sp, #0x4]
700a97b2: e7ff         	b	0x700a97b4 <UART_procLineStatusErr+0x94> @ imm = #-0x2
700a97b4: 9801         	ldr	r0, [sp, #0x4]
700a97b6: 07c0         	lsls	r0, r0, #0x1f
700a97b8: 2800         	cmp	r0, #0x0
700a97ba: d1df         	bne	0x700a977c <UART_procLineStatusErr+0x5c> @ imm = #-0x42
700a97bc: e7ff         	b	0x700a97be <UART_procLineStatusErr+0x9e> @ imm = #-0x2
700a97be: 9805         	ldr	r0, [sp, #0x14]
700a97c0: 6800         	ldr	r0, [r0]
700a97c2: 2105         	movs	r1, #0x5
700a97c4: f003 f9cc    	bl	0x700acb60 <UART_intrDisable> @ imm = #0x3398
700a97c8: 9905         	ldr	r1, [sp, #0x14]
700a97ca: 6948         	ldr	r0, [r1, #0x14]
700a97cc: 698a         	ldr	r2, [r1, #0x18]
700a97ce: 1a80         	subs	r0, r0, r2
700a97d0: 6148         	str	r0, [r1, #0x14]
700a97d2: 9805         	ldr	r0, [sp, #0x14]
700a97d4: 6a80         	ldr	r0, [r0, #0x28]
700a97d6: b3a8         	cbz	r0, 0x700a9844 <UART_procLineStatusErr+0x124> @ imm = #0x6a
700a97d8: e7ff         	b	0x700a97da <UART_procLineStatusErr+0xba> @ imm = #-0x2
700a97da: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a97de: 06c0         	lsls	r0, r0, #0x1b
700a97e0: 2800         	cmp	r0, #0x0
700a97e2: d508         	bpl	0x700a97f6 <UART_procLineStatusErr+0xd6> @ imm = #0x10
700a97e4: e7ff         	b	0x700a97e6 <UART_procLineStatusErr+0xc6> @ imm = #-0x2
700a97e6: 9905         	ldr	r1, [sp, #0x14]
700a97e8: 2002         	movs	r0, #0x2
700a97ea: 6348         	str	r0, [r1, #0x34]
700a97ec: 9905         	ldr	r1, [sp, #0x14]
700a97ee: 6a48         	ldr	r0, [r1, #0x24]
700a97f0: 3001         	adds	r0, #0x1
700a97f2: 6248         	str	r0, [r1, #0x24]
700a97f4: e025         	b	0x700a9842 <UART_procLineStatusErr+0x122> @ imm = #0x4a
700a97f6: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a97fa: 0700         	lsls	r0, r0, #0x1c
700a97fc: 2800         	cmp	r0, #0x0
700a97fe: d508         	bpl	0x700a9812 <UART_procLineStatusErr+0xf2> @ imm = #0x10
700a9800: e7ff         	b	0x700a9802 <UART_procLineStatusErr+0xe2> @ imm = #-0x2
700a9802: 9905         	ldr	r1, [sp, #0x14]
700a9804: 2003         	movs	r0, #0x3
700a9806: 6348         	str	r0, [r1, #0x34]
700a9808: 9905         	ldr	r1, [sp, #0x14]
700a980a: 6a48         	ldr	r0, [r1, #0x24]
700a980c: 3001         	adds	r0, #0x1
700a980e: 6248         	str	r0, [r1, #0x24]
700a9810: e016         	b	0x700a9840 <UART_procLineStatusErr+0x120> @ imm = #0x2c
700a9812: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9816: 0740         	lsls	r0, r0, #0x1d
700a9818: 2800         	cmp	r0, #0x0
700a981a: d508         	bpl	0x700a982e <UART_procLineStatusErr+0x10e> @ imm = #0x10
700a981c: e7ff         	b	0x700a981e <UART_procLineStatusErr+0xfe> @ imm = #-0x2
700a981e: 9905         	ldr	r1, [sp, #0x14]
700a9820: 2004         	movs	r0, #0x4
700a9822: 6348         	str	r0, [r1, #0x34]
700a9824: 9905         	ldr	r1, [sp, #0x14]
700a9826: 6a48         	ldr	r0, [r1, #0x24]
700a9828: 3001         	adds	r0, #0x1
700a982a: 6248         	str	r0, [r1, #0x24]
700a982c: e007         	b	0x700a983e <UART_procLineStatusErr+0x11e> @ imm = #0xe
700a982e: 9905         	ldr	r1, [sp, #0x14]
700a9830: 2005         	movs	r0, #0x5
700a9832: 6348         	str	r0, [r1, #0x34]
700a9834: 9905         	ldr	r1, [sp, #0x14]
700a9836: 6a48         	ldr	r0, [r1, #0x24]
700a9838: 3001         	adds	r0, #0x1
700a983a: 6248         	str	r0, [r1, #0x24]
700a983c: e7ff         	b	0x700a983e <UART_procLineStatusErr+0x11e> @ imm = #-0x2
700a983e: e7ff         	b	0x700a9840 <UART_procLineStatusErr+0x120> @ imm = #-0x2
700a9840: e7ff         	b	0x700a9842 <UART_procLineStatusErr+0x122> @ imm = #-0x2
700a9842: e7ff         	b	0x700a9844 <UART_procLineStatusErr+0x124> @ imm = #-0x2
700a9844: 9805         	ldr	r0, [sp, #0x14]
700a9846: 6841         	ldr	r1, [r0, #0x4]
700a9848: 6e49         	ldr	r1, [r1, #0x64]
700a984a: 4788         	blx	r1
700a984c: 9805         	ldr	r0, [sp, #0x14]
700a984e: 3028         	adds	r0, #0x28
700a9850: f00b fa8e    	bl	0x700b4d70 <UART_lld_Transaction_deInit> @ imm = #0xb51c
700a9854: e7ff         	b	0x700a9856 <UART_procLineStatusErr+0x136> @ imm = #-0x2
700a9856: e7ff         	b	0x700a9858 <UART_procLineStatusErr+0x138> @ imm = #-0x2
700a9858: 9804         	ldr	r0, [sp, #0x10]
700a985a: b006         	add	sp, #0x18
700a985c: bd80         	pop	{r7, pc}
700a985e: 0000         	movs	r0, r0

700a9860 <ClockP_init>:
700a9860: b580         	push	{r7, lr}
700a9862: b094         	sub	sp, #0x50
700a9864: f248 2090    	movw	r0, #0x8290
700a9868: f2c7 000b    	movt	r0, #0x700b
700a986c: 9005         	str	r0, [sp, #0x14]
700a986e: 68c0         	ldr	r0, [r0, #0xc]
700a9870: 2800         	cmp	r0, #0x0
700a9872: bf18         	it	ne
700a9874: 2001         	movne	r0, #0x1
700a9876: f247 51da    	movw	r1, #0x75da
700a987a: f2c7 010b    	movt	r1, #0x700b
700a987e: 466a         	mov	r2, sp
700a9880: 6011         	str	r1, [r2]
700a9882: f247 21aa    	movw	r1, #0x72aa
700a9886: f2c7 010b    	movt	r1, #0x700b
700a988a: 9101         	str	r1, [sp, #0x4]
700a988c: f647 22d0    	movw	r2, #0x7ad0
700a9890: f2c7 020b    	movt	r2, #0x700b
700a9894: 9202         	str	r2, [sp, #0x8]
700a9896: 2334         	movs	r3, #0x34
700a9898: f007 f95a    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x72b4
700a989c: 9901         	ldr	r1, [sp, #0x4]
700a989e: 9a02         	ldr	r2, [sp, #0x8]
700a98a0: 9805         	ldr	r0, [sp, #0x14]
700a98a2: 6880         	ldr	r0, [r0, #0x8]
700a98a4: 2800         	cmp	r0, #0x0
700a98a6: bf18         	it	ne
700a98a8: 2001         	movne	r0, #0x1
700a98aa: f247 634c    	movw	r3, #0x764c
700a98ae: f2c7 030b    	movt	r3, #0x700b
700a98b2: 46ec         	mov	r12, sp
700a98b4: f8cc 3000    	str.w	r3, [r12]
700a98b8: 2335         	movs	r3, #0x35
700a98ba: f007 f949    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x7292
700a98be: 9901         	ldr	r1, [sp, #0x4]
700a98c0: 9a02         	ldr	r2, [sp, #0x8]
700a98c2: 9805         	ldr	r0, [sp, #0x14]
700a98c4: 6900         	ldr	r0, [r0, #0x10]
700a98c6: 2800         	cmp	r0, #0x0
700a98c8: bf18         	it	ne
700a98ca: 2001         	movne	r0, #0x1
700a98cc: f247 7333    	movw	r3, #0x7733
700a98d0: f2c7 030b    	movt	r3, #0x700b
700a98d4: 46ec         	mov	r12, sp
700a98d6: f8cc 3000    	str.w	r3, [r12]
700a98da: 2336         	movs	r3, #0x36
700a98dc: f007 f938    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x7270
700a98e0: 9901         	ldr	r1, [sp, #0x4]
700a98e2: 9a02         	ldr	r2, [sp, #0x8]
700a98e4: 9805         	ldr	r0, [sp, #0x14]
700a98e6: 6800         	ldr	r0, [r0]
700a98e8: 2800         	cmp	r0, #0x0
700a98ea: bf18         	it	ne
700a98ec: 2001         	movne	r0, #0x1
700a98ee: f247 6391    	movw	r3, #0x7691
700a98f2: f2c7 030b    	movt	r3, #0x700b
700a98f6: 46ec         	mov	r12, sp
700a98f8: f8cc 3000    	str.w	r3, [r12]
700a98fc: 2337         	movs	r3, #0x37
700a98fe: f007 f927    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x724e
700a9902: 9805         	ldr	r0, [sp, #0x14]
700a9904: f64a 1180    	movw	r1, #0xa980
700a9908: f2c7 0108    	movt	r1, #0x7008
700a990c: 9107         	str	r1, [sp, #0x1c]
700a990e: 2200         	movs	r2, #0x0
700a9910: 9204         	str	r2, [sp, #0x10]
700a9912: 604a         	str	r2, [r1, #0x4]
700a9914: 600a         	str	r2, [r1]
700a9916: 6902         	ldr	r2, [r0, #0x10]
700a9918: 608a         	str	r2, [r1, #0x8]
700a991a: 6800         	ldr	r0, [r0]
700a991c: 62c8         	str	r0, [r1, #0x2c]
700a991e: a80d         	add	r0, sp, #0x34
700a9920: 9003         	str	r0, [sp, #0xc]
700a9922: f00a fbed    	bl	0x700b4100 <TimerP_Params_init> @ imm = #0xa7da
700a9926: 9903         	ldr	r1, [sp, #0xc]
700a9928: 9a04         	ldr	r2, [sp, #0x10]
700a992a: 9b05         	ldr	r3, [sp, #0x14]
700a992c: 9807         	ldr	r0, [sp, #0x1c]
700a992e: f8d3 c00c    	ldr.w	r12, [r3, #0xc]
700a9932: f8cd c034    	str.w	r12, [sp, #0x34]
700a9936: f8d3 c008    	ldr.w	r12, [r3, #0x8]
700a993a: f8cd c038    	str.w	r12, [sp, #0x38]
700a993e: 691b         	ldr	r3, [r3, #0x10]
700a9940: 930f         	str	r3, [sp, #0x3c]
700a9942: 9211         	str	r2, [sp, #0x44]
700a9944: 2201         	movs	r2, #0x1
700a9946: 9212         	str	r2, [sp, #0x48]
700a9948: 6ac0         	ldr	r0, [r0, #0x2c]
700a994a: f7fa fa09    	bl	0x700a3d60 <TimerP_setup> @ imm = #-0x5bee
700a994e: 9807         	ldr	r0, [sp, #0x1c]
700a9950: 6ac0         	ldr	r0, [r0, #0x2c]
700a9952: f00b fc85    	bl	0x700b5260 <TimerP_getReloadCount> @ imm = #0xb90a
700a9956: 9907         	ldr	r1, [sp, #0x1c]
700a9958: 6308         	str	r0, [r1, #0x30]
700a995a: a808         	add	r0, sp, #0x20
700a995c: 9006         	str	r0, [sp, #0x18]
700a995e: f00b fef7    	bl	0x700b5750 <HwiP_Params_init> @ imm = #0xbdee
700a9962: 9b04         	ldr	r3, [sp, #0x10]
700a9964: 9a05         	ldr	r2, [sp, #0x14]
700a9966: 9906         	ldr	r1, [sp, #0x18]
700a9968: 9807         	ldr	r0, [sp, #0x1c]
700a996a: f8d2 c004    	ldr.w	r12, [r2, #0x4]
700a996e: f8cd c020    	str.w	r12, [sp, #0x20]
700a9972: f244 1cc1    	movw	r12, #0x41c1
700a9976: f2c7 0c0b    	movt	r12, #0x700b
700a997a: f8cd c024    	str.w	r12, [sp, #0x24]
700a997e: f88d 3030    	strb.w	r3, [sp, #0x30]
700a9982: 7d12         	ldrb	r2, [r2, #0x14]
700a9984: f88d 202e    	strb.w	r2, [sp, #0x2e]
700a9988: 300c         	adds	r0, #0xc
700a998a: f00b fef9    	bl	0x700b5780 <HwiP_construct> @ imm = #0xbdf2
700a998e: 9807         	ldr	r0, [sp, #0x1c]
700a9990: 6ac0         	ldr	r0, [r0, #0x2c]
700a9992: f00b fafd    	bl	0x700b4f90 <TimerP_start> @ imm = #0xb5fa
700a9996: b014         	add	sp, #0x50
700a9998: bd80         	pop	{r7, pc}
700a999a: 0000         	movs	r0, r0
700a999c: 0000         	movs	r0, r0
700a999e: 0000         	movs	r0, r0

700a99a0 <_ntoa_long_long>:
700a99a0: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a99a4: b09e         	sub	sp, #0x78
700a99a6: 469e         	mov	lr, r3
700a99a8: 4614         	mov	r4, r2
700a99aa: 460d         	mov	r5, r1
700a99ac: 4606         	mov	r6, r0
700a99ae: 9929         	ldr	r1, [sp, #0xa4]
700a99b0: 9828         	ldr	r0, [sp, #0xa0]
700a99b2: f8dd c094    	ldr.w	r12, [sp, #0x94]
700a99b6: 9b24         	ldr	r3, [sp, #0x90]
700a99b8: 9a2c         	ldr	r2, [sp, #0xb0]
700a99ba: 9a2b         	ldr	r2, [sp, #0xac]
700a99bc: 9a2a         	ldr	r2, [sp, #0xa8]
700a99be: 9a26         	ldr	r2, [sp, #0x98]
700a99c0: 961d         	str	r6, [sp, #0x74]
700a99c2: 951c         	str	r5, [sp, #0x70]
700a99c4: 941b         	str	r4, [sp, #0x6c]
700a99c6: f8cd e068    	str.w	lr, [sp, #0x68]
700a99ca: f8cd c064    	str.w	r12, [sp, #0x64]
700a99ce: 9318         	str	r3, [sp, #0x60]
700a99d0: f88d 205f    	strb.w	r2, [sp, #0x5f]
700a99d4: 9115         	str	r1, [sp, #0x54]
700a99d6: 9014         	str	r0, [sp, #0x50]
700a99d8: 2000         	movs	r0, #0x0
700a99da: 900b         	str	r0, [sp, #0x2c]
700a99dc: 9818         	ldr	r0, [sp, #0x60]
700a99de: 9919         	ldr	r1, [sp, #0x64]
700a99e0: 4308         	orrs	r0, r1
700a99e2: b928         	cbnz	r0, 0x700a99f0 <_ntoa_long_long+0x50> @ imm = #0xa
700a99e4: e7ff         	b	0x700a99e6 <_ntoa_long_long+0x46> @ imm = #-0x2
700a99e6: 982c         	ldr	r0, [sp, #0xb0]
700a99e8: f020 0010    	bic	r0, r0, #0x10
700a99ec: 902c         	str	r0, [sp, #0xb0]
700a99ee: e7ff         	b	0x700a99f0 <_ntoa_long_long+0x50> @ imm = #-0x2
700a99f0: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a99f4: 0740         	lsls	r0, r0, #0x1d
700a99f6: 2800         	cmp	r0, #0x0
700a99f8: d506         	bpl	0x700a9a08 <_ntoa_long_long+0x68> @ imm = #0xc
700a99fa: e7ff         	b	0x700a99fc <_ntoa_long_long+0x5c> @ imm = #-0x2
700a99fc: 9818         	ldr	r0, [sp, #0x60]
700a99fe: 9919         	ldr	r1, [sp, #0x64]
700a9a00: 4308         	orrs	r0, r1
700a9a02: 2800         	cmp	r0, #0x0
700a9a04: d043         	beq	0x700a9a8e <_ntoa_long_long+0xee> @ imm = #0x86
700a9a06: e7ff         	b	0x700a9a08 <_ntoa_long_long+0x68> @ imm = #-0x2
700a9a08: e7ff         	b	0x700a9a0a <_ntoa_long_long+0x6a> @ imm = #-0x2
700a9a0a: 9818         	ldr	r0, [sp, #0x60]
700a9a0c: 9919         	ldr	r1, [sp, #0x64]
700a9a0e: 9a14         	ldr	r2, [sp, #0x50]
700a9a10: 9b15         	ldr	r3, [sp, #0x54]
700a9a12: f00b e828    	blx	0x700b4a64 <__aeabi_uldivmod> @ imm = #0xb050
700a9a16: f88d 202b    	strb.w	r2, [sp, #0x2b]
700a9a1a: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700a9a1e: 2809         	cmp	r0, #0x9
700a9a20: dc05         	bgt	0x700a9a2e <_ntoa_long_long+0x8e> @ imm = #0xa
700a9a22: e7ff         	b	0x700a9a24 <_ntoa_long_long+0x84> @ imm = #-0x2
700a9a24: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700a9a28: 3030         	adds	r0, #0x30
700a9a2a: 9009         	str	r0, [sp, #0x24]
700a9a2c: e00c         	b	0x700a9a48 <_ntoa_long_long+0xa8> @ imm = #0x18
700a9a2e: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a9a32: 0681         	lsls	r1, r0, #0x1a
700a9a34: 2061         	movs	r0, #0x61
700a9a36: 2900         	cmp	r1, #0x0
700a9a38: bf48         	it	mi
700a9a3a: 2041         	movmi	r0, #0x41
700a9a3c: f89d 102b    	ldrb.w	r1, [sp, #0x2b]
700a9a40: 4408         	add	r0, r1
700a9a42: 380a         	subs	r0, #0xa
700a9a44: 9009         	str	r0, [sp, #0x24]
700a9a46: e7ff         	b	0x700a9a48 <_ntoa_long_long+0xa8> @ imm = #-0x2
700a9a48: 9809         	ldr	r0, [sp, #0x24]
700a9a4a: 9a0b         	ldr	r2, [sp, #0x2c]
700a9a4c: 1c51         	adds	r1, r2, #0x1
700a9a4e: 910b         	str	r1, [sp, #0x2c]
700a9a50: a90c         	add	r1, sp, #0x30
700a9a52: 5488         	strb	r0, [r1, r2]
700a9a54: 9a14         	ldr	r2, [sp, #0x50]
700a9a56: 9b15         	ldr	r3, [sp, #0x54]
700a9a58: 9818         	ldr	r0, [sp, #0x60]
700a9a5a: 9919         	ldr	r1, [sp, #0x64]
700a9a5c: f00b e802    	blx	0x700b4a64 <__aeabi_uldivmod> @ imm = #0xb004
700a9a60: 9119         	str	r1, [sp, #0x64]
700a9a62: 9018         	str	r0, [sp, #0x60]
700a9a64: e7ff         	b	0x700a9a66 <_ntoa_long_long+0xc6> @ imm = #-0x2
700a9a66: 9818         	ldr	r0, [sp, #0x60]
700a9a68: 9919         	ldr	r1, [sp, #0x64]
700a9a6a: 4301         	orrs	r1, r0
700a9a6c: 2000         	movs	r0, #0x0
700a9a6e: 9008         	str	r0, [sp, #0x20]
700a9a70: b139         	cbz	r1, 0x700a9a82 <_ntoa_long_long+0xe2> @ imm = #0xe
700a9a72: e7ff         	b	0x700a9a74 <_ntoa_long_long+0xd4> @ imm = #-0x2
700a9a74: 990b         	ldr	r1, [sp, #0x2c]
700a9a76: 2000         	movs	r0, #0x0
700a9a78: 2920         	cmp	r1, #0x20
700a9a7a: bf38         	it	lo
700a9a7c: 2001         	movlo	r0, #0x1
700a9a7e: 9008         	str	r0, [sp, #0x20]
700a9a80: e7ff         	b	0x700a9a82 <_ntoa_long_long+0xe2> @ imm = #-0x2
700a9a82: 9808         	ldr	r0, [sp, #0x20]
700a9a84: 07c0         	lsls	r0, r0, #0x1f
700a9a86: 2800         	cmp	r0, #0x0
700a9a88: d1bf         	bne	0x700a9a0a <_ntoa_long_long+0x6a> @ imm = #-0x82
700a9a8a: e7ff         	b	0x700a9a8c <_ntoa_long_long+0xec> @ imm = #-0x2
700a9a8c: e7ff         	b	0x700a9a8e <_ntoa_long_long+0xee> @ imm = #-0x2
700a9a8e: 981d         	ldr	r0, [sp, #0x74]
700a9a90: 991c         	ldr	r1, [sp, #0x70]
700a9a92: 9a1b         	ldr	r2, [sp, #0x6c]
700a9a94: 9b1a         	ldr	r3, [sp, #0x68]
700a9a96: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700a9a9a: 9d14         	ldr	r5, [sp, #0x50]
700a9a9c: 9e2a         	ldr	r6, [sp, #0xa8]
700a9a9e: 9f2b         	ldr	r7, [sp, #0xac]
700a9aa0: f8dd 80b0    	ldr.w	r8, [sp, #0xb0]
700a9aa4: f89d 405f    	ldrb.w	r4, [sp, #0x5f]
700a9aa8: 46ee         	mov	lr, sp
700a9aaa: f8ce 8018    	str.w	r8, [lr, #0x18]
700a9aae: f8ce 7014    	str.w	r7, [lr, #0x14]
700a9ab2: f8ce 6010    	str.w	r6, [lr, #0x10]
700a9ab6: f8ce 500c    	str.w	r5, [lr, #0xc]
700a9aba: f004 0401    	and	r4, r4, #0x1
700a9abe: f8ce 4008    	str.w	r4, [lr, #0x8]
700a9ac2: f8ce c004    	str.w	r12, [lr, #0x4]
700a9ac6: f10d 0c30    	add.w	r12, sp, #0x30
700a9aca: f8ce c000    	str.w	r12, [lr]
700a9ace: f7fb f867    	bl	0x700a4ba0 <_ntoa_format> @ imm = #-0x4f32
700a9ad2: b01e         	add	sp, #0x78
700a9ad4: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...

700a9ae0 <Sciclient_rmIrqVintDelete>:
700a9ae0: b580         	push	{r7, lr}
700a9ae2: b08c         	sub	sp, #0x30
700a9ae4: 900b         	str	r0, [sp, #0x2c]
700a9ae6: 2000         	movs	r0, #0x0
700a9ae8: 900a         	str	r0, [sp, #0x28]
700a9aea: f88d 0026    	strb.w	r0, [sp, #0x26]
700a9aee: f88d 0025    	strb.w	r0, [sp, #0x25]
700a9af2: 9008         	str	r0, [sp, #0x20]
700a9af4: 980a         	ldr	r0, [sp, #0x28]
700a9af6: b948         	cbnz	r0, 0x700a9b0c <Sciclient_rmIrqVintDelete+0x2c> @ imm = #0x12
700a9af8: e7ff         	b	0x700a9afa <Sciclient_rmIrqVintDelete+0x1a> @ imm = #-0x2
700a9afa: 990b         	ldr	r1, [sp, #0x2c]
700a9afc: 8a08         	ldrh	r0, [r1, #0x10]
700a9afe: 8a49         	ldrh	r1, [r1, #0x12]
700a9b00: f10d 0227    	add.w	r2, sp, #0x27
700a9b04: f007 fd2c    	bl	0x700b1560 <Sciclient_rmIaVintGetInfo> @ imm = #0x7a58
700a9b08: 900a         	str	r0, [sp, #0x28]
700a9b0a: e7ff         	b	0x700a9b0c <Sciclient_rmIrqVintDelete+0x2c> @ imm = #-0x2
700a9b0c: 980a         	ldr	r0, [sp, #0x28]
700a9b0e: b9e8         	cbnz	r0, 0x700a9b4c <Sciclient_rmIrqVintDelete+0x6c> @ imm = #0x3a
700a9b10: e7ff         	b	0x700a9b12 <Sciclient_rmIrqVintDelete+0x32> @ imm = #-0x2
700a9b12: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a9b16: b920         	cbnz	r0, 0x700a9b22 <Sciclient_rmIrqVintDelete+0x42> @ imm = #0x8
700a9b18: e7ff         	b	0x700a9b1a <Sciclient_rmIrqVintDelete+0x3a> @ imm = #-0x2
700a9b1a: f06f 0001    	mvn	r0, #0x1
700a9b1e: 900a         	str	r0, [sp, #0x28]
700a9b20: e013         	b	0x700a9b4a <Sciclient_rmIrqVintDelete+0x6a> @ imm = #0x26
700a9b22: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a9b26: 2801         	cmp	r0, #0x1
700a9b28: d806         	bhi	0x700a9b38 <Sciclient_rmIrqVintDelete+0x58> @ imm = #0xc
700a9b2a: e7ff         	b	0x700a9b2c <Sciclient_rmIrqVintDelete+0x4c> @ imm = #-0x2
700a9b2c: 980b         	ldr	r0, [sp, #0x2c]
700a9b2e: 6800         	ldr	r0, [r0]
700a9b30: f007 fe9e    	bl	0x700b1870 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x7d3c
700a9b34: b120         	cbz	r0, 0x700a9b40 <Sciclient_rmIrqVintDelete+0x60> @ imm = #0x8
700a9b36: e7ff         	b	0x700a9b38 <Sciclient_rmIrqVintDelete+0x58> @ imm = #-0x2
700a9b38: 2001         	movs	r0, #0x1
700a9b3a: f88d 0026    	strb.w	r0, [sp, #0x26]
700a9b3e: e003         	b	0x700a9b48 <Sciclient_rmIrqVintDelete+0x68> @ imm = #0x6
700a9b40: 2001         	movs	r0, #0x1
700a9b42: f88d 0025    	strb.w	r0, [sp, #0x25]
700a9b46: e7ff         	b	0x700a9b48 <Sciclient_rmIrqVintDelete+0x68> @ imm = #-0x2
700a9b48: e7ff         	b	0x700a9b4a <Sciclient_rmIrqVintDelete+0x6a> @ imm = #-0x2
700a9b4a: e7ff         	b	0x700a9b4c <Sciclient_rmIrqVintDelete+0x6c> @ imm = #-0x2
700a9b4c: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700a9b50: 07c0         	lsls	r0, r0, #0x1f
700a9b52: 2800         	cmp	r0, #0x0
700a9b54: d049         	beq	0x700a9bea <Sciclient_rmIrqVintDelete+0x10a> @ imm = #0x92
700a9b56: e7ff         	b	0x700a9b58 <Sciclient_rmIrqVintDelete+0x78> @ imm = #-0x2
700a9b58: 203c         	movs	r0, #0x3c
700a9b5a: f2c8 0000    	movt	r0, #0x8000
700a9b5e: 9003         	str	r0, [sp, #0xc]
700a9b60: 980b         	ldr	r0, [sp, #0x2c]
700a9b62: 7900         	ldrb	r0, [r0, #0x4]
700a9b64: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a9b68: 980b         	ldr	r0, [sp, #0x2c]
700a9b6a: 88c0         	ldrh	r0, [r0, #0x6]
700a9b6c: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a9b70: 980b         	ldr	r0, [sp, #0x2c]
700a9b72: 8900         	ldrh	r0, [r0, #0x8]
700a9b74: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a9b78: 980b         	ldr	r0, [sp, #0x2c]
700a9b7a: 8a00         	ldrh	r0, [r0, #0x10]
700a9b7c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a9b80: 980b         	ldr	r0, [sp, #0x2c]
700a9b82: 8a40         	ldrh	r0, [r0, #0x12]
700a9b84: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a9b88: 980b         	ldr	r0, [sp, #0x2c]
700a9b8a: 89c0         	ldrh	r0, [r0, #0xe]
700a9b8c: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a9b90: 980b         	ldr	r0, [sp, #0x2c]
700a9b92: 7d00         	ldrb	r0, [r0, #0x14]
700a9b94: f88d 001e    	strb.w	r0, [sp, #0x1e]
700a9b98: a801         	add	r0, sp, #0x4
700a9b9a: f04f 31ff    	mov.w	r1, #0xffffffff
700a9b9e: f008 ffb7    	bl	0x700b2b10 <Sciclient_rmIrqReleaseRaw> @ imm = #0x8f6e
700a9ba2: 900a         	str	r0, [sp, #0x28]
700a9ba4: 980a         	ldr	r0, [sp, #0x28]
700a9ba6: b9f8         	cbnz	r0, 0x700a9be8 <Sciclient_rmIrqVintDelete+0x108> @ imm = #0x3e
700a9ba8: e7ff         	b	0x700a9baa <Sciclient_rmIrqVintDelete+0xca> @ imm = #-0x2
700a9baa: 980b         	ldr	r0, [sp, #0x2c]
700a9bac: 8a00         	ldrh	r0, [r0, #0x10]
700a9bae: f008 fc57    	bl	0x700b2460 <Sciclient_rmIaGetInst> @ imm = #0x88ae
700a9bb2: 9008         	str	r0, [sp, #0x20]
700a9bb4: 9808         	ldr	r0, [sp, #0x20]
700a9bb6: b1b0         	cbz	r0, 0x700a9be6 <Sciclient_rmIrqVintDelete+0x106> @ imm = #0x2c
700a9bb8: e7ff         	b	0x700a9bba <Sciclient_rmIrqVintDelete+0xda> @ imm = #-0x2
700a9bba: 9808         	ldr	r0, [sp, #0x20]
700a9bbc: 6901         	ldr	r1, [r0, #0x10]
700a9bbe: 980b         	ldr	r0, [sp, #0x2c]
700a9bc0: 8a42         	ldrh	r2, [r0, #0x12]
700a9bc2: 5c88         	ldrb	r0, [r1, r2]
700a9bc4: 3801         	subs	r0, #0x1
700a9bc6: 5488         	strb	r0, [r1, r2]
700a9bc8: 9a08         	ldr	r2, [sp, #0x20]
700a9bca: 8a90         	ldrh	r0, [r2, #0x14]
700a9bcc: 990b         	ldr	r1, [sp, #0x2c]
700a9bce: 89c9         	ldrh	r1, [r1, #0xe]
700a9bd0: 8912         	ldrh	r2, [r2, #0x8]
700a9bd2: 1a89         	subs	r1, r1, r2
700a9bd4: 4288         	cmp	r0, r1
700a9bd6: d105         	bne	0x700a9be4 <Sciclient_rmIrqVintDelete+0x104> @ imm = #0xa
700a9bd8: e7ff         	b	0x700a9bda <Sciclient_rmIrqVintDelete+0xfa> @ imm = #-0x2
700a9bda: 9908         	ldr	r1, [sp, #0x20]
700a9bdc: f64f 70ff    	movw	r0, #0xffff
700a9be0: 8288         	strh	r0, [r1, #0x14]
700a9be2: e7ff         	b	0x700a9be4 <Sciclient_rmIrqVintDelete+0x104> @ imm = #-0x2
700a9be4: e7ff         	b	0x700a9be6 <Sciclient_rmIrqVintDelete+0x106> @ imm = #-0x2
700a9be6: e7ff         	b	0x700a9be8 <Sciclient_rmIrqVintDelete+0x108> @ imm = #-0x2
700a9be8: e7ff         	b	0x700a9bea <Sciclient_rmIrqVintDelete+0x10a> @ imm = #-0x2
700a9bea: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a9bee: 07c0         	lsls	r0, r0, #0x1f
700a9bf0: b170         	cbz	r0, 0x700a9c10 <Sciclient_rmIrqVintDelete+0x130> @ imm = #0x1c
700a9bf2: e7ff         	b	0x700a9bf4 <Sciclient_rmIrqVintDelete+0x114> @ imm = #-0x2
700a9bf4: 980b         	ldr	r0, [sp, #0x2c]
700a9bf6: f7f9 f813    	bl	0x700a2c20 <Sciclient_rmIrqGetRoute> @ imm = #-0x6fda
700a9bfa: 900a         	str	r0, [sp, #0x28]
700a9bfc: 980a         	ldr	r0, [sp, #0x28]
700a9bfe: b930         	cbnz	r0, 0x700a9c0e <Sciclient_rmIrqVintDelete+0x12e> @ imm = #0xc
700a9c00: e7ff         	b	0x700a9c02 <Sciclient_rmIrqVintDelete+0x122> @ imm = #-0x2
700a9c02: 980b         	ldr	r0, [sp, #0x2c]
700a9c04: 2101         	movs	r1, #0x1
700a9c06: f7fd fb23    	bl	0x700a7250 <Sciclient_rmIrqDeleteRoute> @ imm = #-0x29ba
700a9c0a: 900a         	str	r0, [sp, #0x28]
700a9c0c: e7ff         	b	0x700a9c0e <Sciclient_rmIrqVintDelete+0x12e> @ imm = #-0x2
700a9c0e: e7ff         	b	0x700a9c10 <Sciclient_rmIrqVintDelete+0x130> @ imm = #-0x2
700a9c10: 980a         	ldr	r0, [sp, #0x28]
700a9c12: b00c         	add	sp, #0x30
700a9c14: bd80         	pop	{r7, pc}
		...
700a9c1e: 0000         	movs	r0, r0

700a9c20 <UART_writePolling>:
700a9c20: b580         	push	{r7, lr}
700a9c22: b08c         	sub	sp, #0x30
700a9c24: 900b         	str	r0, [sp, #0x2c]
700a9c26: 910a         	str	r1, [sp, #0x28]
700a9c28: 2000         	movs	r0, #0x0
700a9c2a: 9007         	str	r0, [sp, #0x1c]
700a9c2c: 9006         	str	r0, [sp, #0x18]
700a9c2e: 990b         	ldr	r1, [sp, #0x2c]
700a9c30: 6809         	ldr	r1, [r1]
700a9c32: 9105         	str	r1, [sp, #0x14]
700a9c34: 9004         	str	r0, [sp, #0x10]
700a9c36: 980b         	ldr	r0, [sp, #0x2c]
700a9c38: 6840         	ldr	r0, [r0, #0x4]
700a9c3a: 9003         	str	r0, [sp, #0xc]
700a9c3c: 980a         	ldr	r0, [sp, #0x28]
700a9c3e: 6840         	ldr	r0, [r0, #0x4]
700a9c40: 990b         	ldr	r1, [sp, #0x2c]
700a9c42: 6108         	str	r0, [r1, #0x10]
700a9c44: 9803         	ldr	r0, [sp, #0xc]
700a9c46: 6d40         	ldr	r0, [r0, #0x54]
700a9c48: 4780         	blx	r0
700a9c4a: 9009         	str	r0, [sp, #0x24]
700a9c4c: e7ff         	b	0x700a9c4e <UART_writePolling+0x2e> @ imm = #-0x2
700a9c4e: 9906         	ldr	r1, [sp, #0x18]
700a9c50: 2000         	movs	r0, #0x0
700a9c52: 9002         	str	r0, [sp, #0x8]
700a9c54: b939         	cbnz	r1, 0x700a9c66 <UART_writePolling+0x46> @ imm = #0xe
700a9c56: e7ff         	b	0x700a9c58 <UART_writePolling+0x38> @ imm = #-0x2
700a9c58: 980b         	ldr	r0, [sp, #0x2c]
700a9c5a: 6900         	ldr	r0, [r0, #0x10]
700a9c5c: 2800         	cmp	r0, #0x0
700a9c5e: bf18         	it	ne
700a9c60: 2001         	movne	r0, #0x1
700a9c62: 9002         	str	r0, [sp, #0x8]
700a9c64: e7ff         	b	0x700a9c66 <UART_writePolling+0x46> @ imm = #-0x2
700a9c66: 9802         	ldr	r0, [sp, #0x8]
700a9c68: 07c0         	lsls	r0, r0, #0x1f
700a9c6a: b198         	cbz	r0, 0x700a9c94 <UART_writePolling+0x74> @ imm = #0x26
700a9c6c: e7ff         	b	0x700a9c6e <UART_writePolling+0x4e> @ imm = #-0x2
700a9c6e: 980b         	ldr	r0, [sp, #0x2c]
700a9c70: f00a f9c6    	bl	0x700b4000 <UART_writeDataPolling> @ imm = #0xa38c
700a9c74: 9803         	ldr	r0, [sp, #0xc]
700a9c76: 6d40         	ldr	r0, [r0, #0x54]
700a9c78: 4780         	blx	r0
700a9c7a: 9909         	ldr	r1, [sp, #0x24]
700a9c7c: 1a40         	subs	r0, r0, r1
700a9c7e: 9008         	str	r0, [sp, #0x20]
700a9c80: 9808         	ldr	r0, [sp, #0x20]
700a9c82: 990a         	ldr	r1, [sp, #0x28]
700a9c84: 6889         	ldr	r1, [r1, #0x8]
700a9c86: 4288         	cmp	r0, r1
700a9c88: d303         	blo	0x700a9c92 <UART_writePolling+0x72> @ imm = #0x6
700a9c8a: e7ff         	b	0x700a9c8c <UART_writePolling+0x6c> @ imm = #-0x2
700a9c8c: 2001         	movs	r0, #0x1
700a9c8e: 9006         	str	r0, [sp, #0x18]
700a9c90: e7ff         	b	0x700a9c92 <UART_writePolling+0x72> @ imm = #-0x2
700a9c92: e7dc         	b	0x700a9c4e <UART_writePolling+0x2e> @ imm = #-0x48
700a9c94: 980b         	ldr	r0, [sp, #0x2c]
700a9c96: 6900         	ldr	r0, [r0, #0x10]
700a9c98: 2800         	cmp	r0, #0x0
700a9c9a: d149         	bne	0x700a9d30 <UART_writePolling+0x110> @ imm = #0x92
700a9c9c: e7ff         	b	0x700a9c9e <UART_writePolling+0x7e> @ imm = #-0x2
700a9c9e: e7ff         	b	0x700a9ca0 <UART_writePolling+0x80> @ imm = #-0x2
700a9ca0: 9805         	ldr	r0, [sp, #0x14]
700a9ca2: f009 fcf5    	bl	0x700b3690 <UART_readLineStatus> @ imm = #0x99ea
700a9ca6: 9004         	str	r0, [sp, #0x10]
700a9ca8: 9803         	ldr	r0, [sp, #0xc]
700a9caa: 6d40         	ldr	r0, [r0, #0x54]
700a9cac: 4780         	blx	r0
700a9cae: 9909         	ldr	r1, [sp, #0x24]
700a9cb0: 1a40         	subs	r0, r0, r1
700a9cb2: 9008         	str	r0, [sp, #0x20]
700a9cb4: e7ff         	b	0x700a9cb6 <UART_writePolling+0x96> @ imm = #-0x2
700a9cb6: 9804         	ldr	r0, [sp, #0x10]
700a9cb8: f000 0160    	and	r1, r0, #0x60
700a9cbc: 2000         	movs	r0, #0x0
700a9cbe: 2960         	cmp	r1, #0x60
700a9cc0: 9001         	str	r0, [sp, #0x4]
700a9cc2: d00d         	beq	0x700a9ce0 <UART_writePolling+0xc0> @ imm = #0x1a
700a9cc4: e7ff         	b	0x700a9cc6 <UART_writePolling+0xa6> @ imm = #-0x2
700a9cc6: 9808         	ldr	r0, [sp, #0x20]
700a9cc8: 990b         	ldr	r1, [sp, #0x2c]
700a9cca: 6e8a         	ldr	r2, [r1, #0x68]
700a9ccc: 6ec9         	ldr	r1, [r1, #0x6c]
700a9cce: 1a80         	subs	r0, r0, r2
700a9cd0: f04f 0000    	mov.w	r0, #0x0
700a9cd4: eb70 0101    	sbcs.w	r1, r0, r1
700a9cd8: bf38         	it	lo
700a9cda: 2001         	movlo	r0, #0x1
700a9cdc: 9001         	str	r0, [sp, #0x4]
700a9cde: e7ff         	b	0x700a9ce0 <UART_writePolling+0xc0> @ imm = #-0x2
700a9ce0: 9801         	ldr	r0, [sp, #0x4]
700a9ce2: 07c0         	lsls	r0, r0, #0x1f
700a9ce4: 2800         	cmp	r0, #0x0
700a9ce6: d1db         	bne	0x700a9ca0 <UART_writePolling+0x80> @ imm = #-0x4a
700a9ce8: e7ff         	b	0x700a9cea <UART_writePolling+0xca> @ imm = #-0x2
700a9cea: 9808         	ldr	r0, [sp, #0x20]
700a9cec: 990b         	ldr	r1, [sp, #0x2c]
700a9cee: 6e8a         	ldr	r2, [r1, #0x68]
700a9cf0: 6ec9         	ldr	r1, [r1, #0x6c]
700a9cf2: 1a80         	subs	r0, r0, r2
700a9cf4: f04f 0000    	mov.w	r0, #0x0
700a9cf8: 4188         	sbcs	r0, r1
700a9cfa: d30f         	blo	0x700a9d1c <UART_writePolling+0xfc> @ imm = #0x1e
700a9cfc: e7ff         	b	0x700a9cfe <UART_writePolling+0xde> @ imm = #-0x2
700a9cfe: f06f 0001    	mvn	r0, #0x1
700a9d02: 9007         	str	r0, [sp, #0x1c]
700a9d04: 990a         	ldr	r1, [sp, #0x28]
700a9d06: 2001         	movs	r0, #0x1
700a9d08: 60c8         	str	r0, [r1, #0xc]
700a9d0a: 980b         	ldr	r0, [sp, #0x2c]
700a9d0c: 68c0         	ldr	r0, [r0, #0xc]
700a9d0e: 990a         	ldr	r1, [sp, #0x28]
700a9d10: 6048         	str	r0, [r1, #0x4]
700a9d12: 980b         	ldr	r0, [sp, #0x2c]
700a9d14: 303c         	adds	r0, #0x3c
700a9d16: f00b f82b    	bl	0x700b4d70 <UART_lld_Transaction_deInit> @ imm = #0xb056
700a9d1a: e008         	b	0x700a9d2e <UART_writePolling+0x10e> @ imm = #0x10
700a9d1c: 2000         	movs	r0, #0x0
700a9d1e: 9007         	str	r0, [sp, #0x1c]
700a9d20: 990a         	ldr	r1, [sp, #0x28]
700a9d22: 60c8         	str	r0, [r1, #0xc]
700a9d24: 980b         	ldr	r0, [sp, #0x2c]
700a9d26: 303c         	adds	r0, #0x3c
700a9d28: f00b f822    	bl	0x700b4d70 <UART_lld_Transaction_deInit> @ imm = #0xb044
700a9d2c: e7ff         	b	0x700a9d2e <UART_writePolling+0x10e> @ imm = #-0x2
700a9d2e: e00e         	b	0x700a9d4e <UART_writePolling+0x12e> @ imm = #0x1c
700a9d30: f06f 0001    	mvn	r0, #0x1
700a9d34: 9007         	str	r0, [sp, #0x1c]
700a9d36: 990a         	ldr	r1, [sp, #0x28]
700a9d38: 2001         	movs	r0, #0x1
700a9d3a: 60c8         	str	r0, [r1, #0xc]
700a9d3c: 980b         	ldr	r0, [sp, #0x2c]
700a9d3e: 68c0         	ldr	r0, [r0, #0xc]
700a9d40: 990a         	ldr	r1, [sp, #0x28]
700a9d42: 6048         	str	r0, [r1, #0x4]
700a9d44: 980b         	ldr	r0, [sp, #0x2c]
700a9d46: 303c         	adds	r0, #0x3c
700a9d48: f00b f812    	bl	0x700b4d70 <UART_lld_Transaction_deInit> @ imm = #0xb024
700a9d4c: e7ff         	b	0x700a9d4e <UART_writePolling+0x12e> @ imm = #-0x2
700a9d4e: 9807         	ldr	r0, [sp, #0x1c]
700a9d50: b00c         	add	sp, #0x30
700a9d52: bd80         	pop	{r7, pc}
		...

700a9d60 <Sciclient_recvMessage>:
700a9d60: b580         	push	{r7, lr}
700a9d62: b08e         	sub	sp, #0x38
700a9d64: 900d         	str	r0, [sp, #0x34]
700a9d66: 910c         	str	r1, [sp, #0x30]
700a9d68: 920b         	str	r2, [sp, #0x2c]
700a9d6a: 2000         	movs	r0, #0x0
700a9d6c: f88d 0023    	strb.w	r0, [sp, #0x23]
700a9d70: 990b         	ldr	r1, [sp, #0x2c]
700a9d72: ea4f 0191    	lsr.w	r1, r1, #0x2
700a9d76: 910a         	str	r1, [sp, #0x28]
700a9d78: 990b         	ldr	r1, [sp, #0x2c]
700a9d7a: 9a0a         	ldr	r2, [sp, #0x28]
700a9d7c: eba1 0182    	sub.w	r1, r1, r2, lsl #2
700a9d80: f88d 1023    	strb.w	r1, [sp, #0x23]
700a9d84: 9009         	str	r0, [sp, #0x24]
700a9d86: e7ff         	b	0x700a9d88 <Sciclient_recvMessage+0x28> @ imm = #-0x2
700a9d88: 9809         	ldr	r0, [sp, #0x24]
700a9d8a: 990a         	ldr	r1, [sp, #0x28]
700a9d8c: 4288         	cmp	r0, r1
700a9d8e: d22c         	bhs	0x700a9dea <Sciclient_recvMessage+0x8a> @ imm = #0x58
700a9d90: e7ff         	b	0x700a9d92 <Sciclient_recvMessage+0x32> @ imm = #-0x2
700a9d92: 980d         	ldr	r0, [sp, #0x34]
700a9d94: 9909         	ldr	r1, [sp, #0x24]
700a9d96: f248 3284    	movw	r2, #0x8384
700a9d9a: f2c7 020b    	movt	r2, #0x700b
700a9d9e: 7812         	ldrb	r2, [r2]
700a9da0: 4411         	add	r1, r2
700a9da2: 3102         	adds	r1, #0x2
700a9da4: b2c9         	uxtb	r1, r1
700a9da6: f00a fb4b    	bl	0x700b4440 <Sciclient_secProxyReadThread32> @ imm = #0xa696
700a9daa: 9007         	str	r0, [sp, #0x1c]
700a9dac: a807         	add	r0, sp, #0x1c
700a9dae: 9006         	str	r0, [sp, #0x18]
700a9db0: 2000         	movs	r0, #0x0
700a9db2: 9005         	str	r0, [sp, #0x14]
700a9db4: 9005         	str	r0, [sp, #0x14]
700a9db6: e7ff         	b	0x700a9db8 <Sciclient_recvMessage+0x58> @ imm = #-0x2
700a9db8: 9805         	ldr	r0, [sp, #0x14]
700a9dba: 2803         	cmp	r0, #0x3
700a9dbc: d810         	bhi	0x700a9de0 <Sciclient_recvMessage+0x80> @ imm = #0x20
700a9dbe: e7ff         	b	0x700a9dc0 <Sciclient_recvMessage+0x60> @ imm = #-0x2
700a9dc0: 9806         	ldr	r0, [sp, #0x18]
700a9dc2: 7800         	ldrb	r0, [r0]
700a9dc4: 990c         	ldr	r1, [sp, #0x30]
700a9dc6: 9a09         	ldr	r2, [sp, #0x24]
700a9dc8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9dcc: 9a05         	ldr	r2, [sp, #0x14]
700a9dce: 5488         	strb	r0, [r1, r2]
700a9dd0: 9806         	ldr	r0, [sp, #0x18]
700a9dd2: 3001         	adds	r0, #0x1
700a9dd4: 9006         	str	r0, [sp, #0x18]
700a9dd6: e7ff         	b	0x700a9dd8 <Sciclient_recvMessage+0x78> @ imm = #-0x2
700a9dd8: 9805         	ldr	r0, [sp, #0x14]
700a9dda: 3001         	adds	r0, #0x1
700a9ddc: 9005         	str	r0, [sp, #0x14]
700a9dde: e7eb         	b	0x700a9db8 <Sciclient_recvMessage+0x58> @ imm = #-0x2a
700a9de0: e7ff         	b	0x700a9de2 <Sciclient_recvMessage+0x82> @ imm = #-0x2
700a9de2: 9809         	ldr	r0, [sp, #0x24]
700a9de4: 3001         	adds	r0, #0x1
700a9de6: 9009         	str	r0, [sp, #0x24]
700a9de8: e7ce         	b	0x700a9d88 <Sciclient_recvMessage+0x28> @ imm = #-0x64
700a9dea: f89d 0023    	ldrb.w	r0, [sp, #0x23]
700a9dee: b368         	cbz	r0, 0x700a9e4c <Sciclient_recvMessage+0xec> @ imm = #0x5a
700a9df0: e7ff         	b	0x700a9df2 <Sciclient_recvMessage+0x92> @ imm = #-0x2
700a9df2: 980d         	ldr	r0, [sp, #0x34]
700a9df4: 9909         	ldr	r1, [sp, #0x24]
700a9df6: f248 3284    	movw	r2, #0x8384
700a9dfa: f2c7 020b    	movt	r2, #0x700b
700a9dfe: 7812         	ldrb	r2, [r2]
700a9e00: 4411         	add	r1, r2
700a9e02: 3102         	adds	r1, #0x2
700a9e04: b2c9         	uxtb	r1, r1
700a9e06: f00a fb1b    	bl	0x700b4440 <Sciclient_secProxyReadThread32> @ imm = #0xa636
700a9e0a: 9004         	str	r0, [sp, #0x10]
700a9e0c: a804         	add	r0, sp, #0x10
700a9e0e: 9003         	str	r0, [sp, #0xc]
700a9e10: 2000         	movs	r0, #0x0
700a9e12: 9002         	str	r0, [sp, #0x8]
700a9e14: e7ff         	b	0x700a9e16 <Sciclient_recvMessage+0xb6> @ imm = #-0x2
700a9e16: 9802         	ldr	r0, [sp, #0x8]
700a9e18: f89d 1023    	ldrb.w	r1, [sp, #0x23]
700a9e1c: 4288         	cmp	r0, r1
700a9e1e: d214         	bhs	0x700a9e4a <Sciclient_recvMessage+0xea> @ imm = #0x28
700a9e20: e7ff         	b	0x700a9e22 <Sciclient_recvMessage+0xc2> @ imm = #-0x2
700a9e22: 980c         	ldr	r0, [sp, #0x30]
700a9e24: 9001         	str	r0, [sp, #0x4]
700a9e26: 9803         	ldr	r0, [sp, #0xc]
700a9e28: 9902         	ldr	r1, [sp, #0x8]
700a9e2a: 5c40         	ldrb	r0, [r0, r1]
700a9e2c: f88d 0003    	strb.w	r0, [sp, #0x3]
700a9e30: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700a9e34: 9901         	ldr	r1, [sp, #0x4]
700a9e36: 9a09         	ldr	r2, [sp, #0x24]
700a9e38: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9e3c: 9a02         	ldr	r2, [sp, #0x8]
700a9e3e: 5488         	strb	r0, [r1, r2]
700a9e40: e7ff         	b	0x700a9e42 <Sciclient_recvMessage+0xe2> @ imm = #-0x2
700a9e42: 9802         	ldr	r0, [sp, #0x8]
700a9e44: 3001         	adds	r0, #0x1
700a9e46: 9002         	str	r0, [sp, #0x8]
700a9e48: e7e5         	b	0x700a9e16 <Sciclient_recvMessage+0xb6> @ imm = #-0x36
700a9e4a: e7ff         	b	0x700a9e4c <Sciclient_recvMessage+0xec> @ imm = #-0x2
700a9e4c: f248 3084    	movw	r0, #0x8384
700a9e50: f2c7 000b    	movt	r0, #0x700b
700a9e54: 7801         	ldrb	r1, [r0]
700a9e56: 980b         	ldr	r0, [sp, #0x2c]
700a9e58: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9e5c: 3008         	adds	r0, #0x8
700a9e5e: f248 21d8    	movw	r1, #0x82d8
700a9e62: f2c7 010b    	movt	r1, #0x700b
700a9e66: 6949         	ldr	r1, [r1, #0x14]
700a9e68: 3904         	subs	r1, #0x4
700a9e6a: 4288         	cmp	r0, r1
700a9e6c: d80e         	bhi	0x700a9e8c <Sciclient_recvMessage+0x12c> @ imm = #0x1c
700a9e6e: e7ff         	b	0x700a9e70 <Sciclient_recvMessage+0x110> @ imm = #-0x2
700a9e70: 980d         	ldr	r0, [sp, #0x34]
700a9e72: f248 21d8    	movw	r1, #0x82d8
700a9e76: f2c7 010b    	movt	r1, #0x700b
700a9e7a: 694a         	ldr	r2, [r1, #0x14]
700a9e7c: f04f 31ff    	mov.w	r1, #0xffffffff
700a9e80: eb01 0192    	add.w	r1, r1, r2, lsr #2
700a9e84: b2c9         	uxtb	r1, r1
700a9e86: f00a fadb    	bl	0x700b4440 <Sciclient_secProxyReadThread32> @ imm = #0xa5b6
700a9e8a: e7ff         	b	0x700a9e8c <Sciclient_recvMessage+0x12c> @ imm = #-0x2
700a9e8c: b00e         	add	sp, #0x38
700a9e8e: bd80         	pop	{r7, pc}

700a9e90 <Udma_rmAllocIrIntr>:
700a9e90: b580         	push	{r7, lr}
700a9e92: b088         	sub	sp, #0x20
700a9e94: 9007         	str	r0, [sp, #0x1c]
700a9e96: 9106         	str	r1, [sp, #0x18]
700a9e98: 2000         	movs	r0, #0x0
700a9e9a: f6cf 70ff    	movt	r0, #0xffff
700a9e9e: 9001         	str	r0, [sp, #0x4]
700a9ea0: 9806         	ldr	r0, [sp, #0x18]
700a9ea2: f500 70ea    	add.w	r0, r0, #0x1d4
700a9ea6: 9000         	str	r0, [sp]
700a9ea8: 9806         	ldr	r0, [sp, #0x18]
700a9eaa: f500 609f    	add.w	r0, r0, #0x4f8
700a9eae: f04f 31ff    	mov.w	r1, #0xffffffff
700a9eb2: f008 fb35    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x866a
700a9eb6: 9807         	ldr	r0, [sp, #0x1c]
700a9eb8: 2101         	movs	r1, #0x1
700a9eba: f6cf 71ff    	movt	r1, #0xffff
700a9ebe: 4288         	cmp	r0, r1
700a9ec0: d138         	bne	0x700a9f34 <Udma_rmAllocIrIntr+0xa4> @ imm = #0x70
700a9ec2: e7ff         	b	0x700a9ec4 <Udma_rmAllocIrIntr+0x34> @ imm = #-0x2
700a9ec4: 2000         	movs	r0, #0x0
700a9ec6: 9005         	str	r0, [sp, #0x14]
700a9ec8: e7ff         	b	0x700a9eca <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x2
700a9eca: 9805         	ldr	r0, [sp, #0x14]
700a9ecc: 9900         	ldr	r1, [sp]
700a9ece: f8d1 10ec    	ldr.w	r1, [r1, #0xec]
700a9ed2: 4288         	cmp	r0, r1
700a9ed4: d22d         	bhs	0x700a9f32 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x5a
700a9ed6: e7ff         	b	0x700a9ed8 <Udma_rmAllocIrIntr+0x48> @ imm = #-0x2
700a9ed8: 9805         	ldr	r0, [sp, #0x14]
700a9eda: 0940         	lsrs	r0, r0, #0x5
700a9edc: 9004         	str	r0, [sp, #0x10]
700a9ede: 9805         	ldr	r0, [sp, #0x14]
700a9ee0: 9904         	ldr	r1, [sp, #0x10]
700a9ee2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9ee6: 9003         	str	r0, [sp, #0xc]
700a9ee8: 9903         	ldr	r1, [sp, #0xc]
700a9eea: 2001         	movs	r0, #0x1
700a9eec: 4088         	lsls	r0, r1
700a9eee: 9002         	str	r0, [sp, #0x8]
700a9ef0: 9806         	ldr	r0, [sp, #0x18]
700a9ef2: 9904         	ldr	r1, [sp, #0x10]
700a9ef4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9ef8: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700a9efc: 9902         	ldr	r1, [sp, #0x8]
700a9efe: 4008         	ands	r0, r1
700a9f00: 4288         	cmp	r0, r1
700a9f02: d111         	bne	0x700a9f28 <Udma_rmAllocIrIntr+0x98> @ imm = #0x22
700a9f04: e7ff         	b	0x700a9f06 <Udma_rmAllocIrIntr+0x76> @ imm = #-0x2
700a9f06: 9a02         	ldr	r2, [sp, #0x8]
700a9f08: 9806         	ldr	r0, [sp, #0x18]
700a9f0a: 9904         	ldr	r1, [sp, #0x10]
700a9f0c: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a9f10: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700a9f14: 4390         	bics	r0, r2
700a9f16: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700a9f1a: 9805         	ldr	r0, [sp, #0x14]
700a9f1c: 9900         	ldr	r1, [sp]
700a9f1e: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700a9f22: 4408         	add	r0, r1
700a9f24: 9001         	str	r0, [sp, #0x4]
700a9f26: e004         	b	0x700a9f32 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x8
700a9f28: e7ff         	b	0x700a9f2a <Udma_rmAllocIrIntr+0x9a> @ imm = #-0x2
700a9f2a: 9805         	ldr	r0, [sp, #0x14]
700a9f2c: 3001         	adds	r0, #0x1
700a9f2e: 9005         	str	r0, [sp, #0x14]
700a9f30: e7cb         	b	0x700a9eca <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x6a
700a9f32: e03c         	b	0x700a9fae <Udma_rmAllocIrIntr+0x11e> @ imm = #0x78
700a9f34: 9807         	ldr	r0, [sp, #0x1c]
700a9f36: 9900         	ldr	r1, [sp]
700a9f38: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700a9f3c: 4288         	cmp	r0, r1
700a9f3e: d335         	blo	0x700a9fac <Udma_rmAllocIrIntr+0x11c> @ imm = #0x6a
700a9f40: e7ff         	b	0x700a9f42 <Udma_rmAllocIrIntr+0xb2> @ imm = #-0x2
700a9f42: 9807         	ldr	r0, [sp, #0x1c]
700a9f44: 9a00         	ldr	r2, [sp]
700a9f46: f8d2 10e8    	ldr.w	r1, [r2, #0xe8]
700a9f4a: f8d2 20ec    	ldr.w	r2, [r2, #0xec]
700a9f4e: 4411         	add	r1, r2
700a9f50: 4288         	cmp	r0, r1
700a9f52: d22b         	bhs	0x700a9fac <Udma_rmAllocIrIntr+0x11c> @ imm = #0x56
700a9f54: e7ff         	b	0x700a9f56 <Udma_rmAllocIrIntr+0xc6> @ imm = #-0x2
700a9f56: 9807         	ldr	r0, [sp, #0x1c]
700a9f58: 9900         	ldr	r1, [sp]
700a9f5a: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700a9f5e: 1a40         	subs	r0, r0, r1
700a9f60: 9005         	str	r0, [sp, #0x14]
700a9f62: 9805         	ldr	r0, [sp, #0x14]
700a9f64: 0940         	lsrs	r0, r0, #0x5
700a9f66: 9004         	str	r0, [sp, #0x10]
700a9f68: 9805         	ldr	r0, [sp, #0x14]
700a9f6a: 9904         	ldr	r1, [sp, #0x10]
700a9f6c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9f70: 9003         	str	r0, [sp, #0xc]
700a9f72: 9903         	ldr	r1, [sp, #0xc]
700a9f74: 2001         	movs	r0, #0x1
700a9f76: 4088         	lsls	r0, r1
700a9f78: 9002         	str	r0, [sp, #0x8]
700a9f7a: 9806         	ldr	r0, [sp, #0x18]
700a9f7c: 9904         	ldr	r1, [sp, #0x10]
700a9f7e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9f82: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700a9f86: 9902         	ldr	r1, [sp, #0x8]
700a9f88: 4008         	ands	r0, r1
700a9f8a: 4288         	cmp	r0, r1
700a9f8c: d10d         	bne	0x700a9faa <Udma_rmAllocIrIntr+0x11a> @ imm = #0x1a
700a9f8e: e7ff         	b	0x700a9f90 <Udma_rmAllocIrIntr+0x100> @ imm = #-0x2
700a9f90: 9a02         	ldr	r2, [sp, #0x8]
700a9f92: 9806         	ldr	r0, [sp, #0x18]
700a9f94: 9904         	ldr	r1, [sp, #0x10]
700a9f96: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a9f9a: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700a9f9e: 4390         	bics	r0, r2
700a9fa0: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700a9fa4: 9807         	ldr	r0, [sp, #0x1c]
700a9fa6: 9001         	str	r0, [sp, #0x4]
700a9fa8: e7ff         	b	0x700a9faa <Udma_rmAllocIrIntr+0x11a> @ imm = #-0x2
700a9faa: e7ff         	b	0x700a9fac <Udma_rmAllocIrIntr+0x11c> @ imm = #-0x2
700a9fac: e7ff         	b	0x700a9fae <Udma_rmAllocIrIntr+0x11e> @ imm = #-0x2
700a9fae: 9806         	ldr	r0, [sp, #0x18]
700a9fb0: f500 609f    	add.w	r0, r0, #0x4f8
700a9fb4: f009 fb44    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x9688
700a9fb8: 9801         	ldr	r0, [sp, #0x4]
700a9fba: b008         	add	sp, #0x20
700a9fbc: bd80         	pop	{r7, pc}
700a9fbe: 0000         	movs	r0, r0

700a9fc0 <UART_lld_init>:
700a9fc0: b580         	push	{r7, lr}
700a9fc2: b084         	sub	sp, #0x10
700a9fc4: 9003         	str	r0, [sp, #0xc]
700a9fc6: 2000         	movs	r0, #0x0
700a9fc8: 9002         	str	r0, [sp, #0x8]
700a9fca: 9803         	ldr	r0, [sp, #0xc]
700a9fcc: b168         	cbz	r0, 0x700a9fea <UART_lld_init+0x2a> @ imm = #0x1a
700a9fce: e7ff         	b	0x700a9fd0 <UART_lld_init+0x10> @ imm = #-0x2
700a9fd0: 9803         	ldr	r0, [sp, #0xc]
700a9fd2: 6840         	ldr	r0, [r0, #0x4]
700a9fd4: b148         	cbz	r0, 0x700a9fea <UART_lld_init+0x2a> @ imm = #0x12
700a9fd6: e7ff         	b	0x700a9fd8 <UART_lld_init+0x18> @ imm = #-0x2
700a9fd8: 9803         	ldr	r0, [sp, #0xc]
700a9fda: 6d40         	ldr	r0, [r0, #0x54]
700a9fdc: b120         	cbz	r0, 0x700a9fe8 <UART_lld_init+0x28> @ imm = #0x8
700a9fde: e7ff         	b	0x700a9fe0 <UART_lld_init+0x20> @ imm = #-0x2
700a9fe0: f06f 0004    	mvn	r0, #0x4
700a9fe4: 9002         	str	r0, [sp, #0x8]
700a9fe6: e7ff         	b	0x700a9fe8 <UART_lld_init+0x28> @ imm = #-0x2
700a9fe8: e003         	b	0x700a9ff2 <UART_lld_init+0x32> @ imm = #0x6
700a9fea: f06f 0002    	mvn	r0, #0x2
700a9fee: 9002         	str	r0, [sp, #0x8]
700a9ff0: e7ff         	b	0x700a9ff2 <UART_lld_init+0x32> @ imm = #-0x2
700a9ff2: 9802         	ldr	r0, [sp, #0x8]
700a9ff4: 2800         	cmp	r0, #0x0
700a9ff6: d176         	bne	0x700aa0e6 <UART_lld_init+0x126> @ imm = #0xec
700a9ff8: e7ff         	b	0x700a9ffa <UART_lld_init+0x3a> @ imm = #-0x2
700a9ffa: 9903         	ldr	r1, [sp, #0xc]
700a9ffc: 2002         	movs	r0, #0x2
700a9ffe: 6548         	str	r0, [r1, #0x54]
700aa000: 9803         	ldr	r0, [sp, #0xc]
700aa002: 6840         	ldr	r0, [r0, #0x4]
700aa004: 9001         	str	r0, [sp, #0x4]
700aa006: 9801         	ldr	r0, [sp, #0x4]
700aa008: 6d82         	ldr	r2, [r0, #0x58]
700aa00a: f244 2040    	movw	r0, #0x4240
700aa00e: f2c0 000f    	movt	r0, #0xf
700aa012: 2100         	movs	r1, #0x0
700aa014: 9100         	str	r1, [sp]
700aa016: 4790         	blx	r2
700aa018: 9a00         	ldr	r2, [sp]
700aa01a: 9903         	ldr	r1, [sp, #0xc]
700aa01c: 66ca         	str	r2, [r1, #0x6c]
700aa01e: 6688         	str	r0, [r1, #0x68]
700aa020: 9803         	ldr	r0, [sp, #0xc]
700aa022: 6800         	ldr	r0, [r0]
700aa024: f004 fdac    	bl	0x700aeb80 <UART_IsBaseAddrValid> @ imm = #0x4b58
700aa028: 4601         	mov	r1, r0
700aa02a: 9802         	ldr	r0, [sp, #0x8]
700aa02c: 4408         	add	r0, r1
700aa02e: 9002         	str	r0, [sp, #0x8]
700aa030: 9801         	ldr	r0, [sp, #0x4]
700aa032: 6800         	ldr	r0, [r0]
700aa034: f00a fedc    	bl	0x700b4df0 <UART_IsParameter> @ imm = #0xadb8
700aa038: 4601         	mov	r1, r0
700aa03a: 9802         	ldr	r0, [sp, #0x8]
700aa03c: 4408         	add	r0, r1
700aa03e: 9002         	str	r0, [sp, #0x8]
700aa040: 9801         	ldr	r0, [sp, #0x4]
700aa042: 6840         	ldr	r0, [r0, #0x4]
700aa044: f00a fed4    	bl	0x700b4df0 <UART_IsParameter> @ imm = #0xada8
700aa048: 4601         	mov	r1, r0
700aa04a: 9802         	ldr	r0, [sp, #0x8]
700aa04c: 4408         	add	r0, r1
700aa04e: 9002         	str	r0, [sp, #0x8]
700aa050: 9801         	ldr	r0, [sp, #0x4]
700aa052: 6880         	ldr	r0, [r0, #0x8]
700aa054: f00a f874    	bl	0x700b4140 <UART_IsDataLengthValid> @ imm = #0xa0e8
700aa058: 4601         	mov	r1, r0
700aa05a: 9802         	ldr	r0, [sp, #0x8]
700aa05c: 4408         	add	r0, r1
700aa05e: 9002         	str	r0, [sp, #0x8]
700aa060: 9801         	ldr	r0, [sp, #0x4]
700aa062: 68c0         	ldr	r0, [r0, #0xc]
700aa064: f00a fcec    	bl	0x700b4a40 <UART_IsStopBitsValid> @ imm = #0xa9d8
700aa068: 4601         	mov	r1, r0
700aa06a: 9802         	ldr	r0, [sp, #0x8]
700aa06c: 4408         	add	r0, r1
700aa06e: 9002         	str	r0, [sp, #0x8]
700aa070: 9801         	ldr	r0, [sp, #0x4]
700aa072: 6900         	ldr	r0, [r0, #0x10]
700aa074: f009 fe24    	bl	0x700b3cc0 <UART_IsParityTypeValid> @ imm = #0x9c48
700aa078: 4601         	mov	r1, r0
700aa07a: 9802         	ldr	r0, [sp, #0x8]
700aa07c: 4408         	add	r0, r1
700aa07e: 9002         	str	r0, [sp, #0x8]
700aa080: 9801         	ldr	r0, [sp, #0x4]
700aa082: 69c0         	ldr	r0, [r0, #0x1c]
700aa084: f009 fcdc    	bl	0x700b3a40 <UART_IsHWFlowCtrlValid> @ imm = #0x99b8
700aa088: 4601         	mov	r1, r0
700aa08a: 9802         	ldr	r0, [sp, #0x8]
700aa08c: 4408         	add	r0, r1
700aa08e: 9002         	str	r0, [sp, #0x8]
700aa090: 9801         	ldr	r0, [sp, #0x4]
700aa092: 6ac0         	ldr	r0, [r0, #0x2c]
700aa094: f008 fe8c    	bl	0x700b2db0 <UART_OperModeValid> @ imm = #0x8d18
700aa098: 4601         	mov	r1, r0
700aa09a: 9802         	ldr	r0, [sp, #0x8]
700aa09c: 4408         	add	r0, r1
700aa09e: 9002         	str	r0, [sp, #0x8]
700aa0a0: 9801         	ldr	r0, [sp, #0x4]
700aa0a2: 6b80         	ldr	r0, [r0, #0x38]
700aa0a4: f009 fcec    	bl	0x700b3a80 <UART_IsRxTrigLvlValid> @ imm = #0x99d8
700aa0a8: 4601         	mov	r1, r0
700aa0aa: 9802         	ldr	r0, [sp, #0x8]
700aa0ac: 4408         	add	r0, r1
700aa0ae: 9002         	str	r0, [sp, #0x8]
700aa0b0: 9801         	ldr	r0, [sp, #0x4]
700aa0b2: 6bc0         	ldr	r0, [r0, #0x3c]
700aa0b4: f009 fd04    	bl	0x700b3ac0 <UART_IsTxTrigLvlValid> @ imm = #0x9a08
700aa0b8: 4601         	mov	r1, r0
700aa0ba: 9802         	ldr	r0, [sp, #0x8]
700aa0bc: 4408         	add	r0, r1
700aa0be: 9002         	str	r0, [sp, #0x8]
700aa0c0: 9802         	ldr	r0, [sp, #0x8]
700aa0c2: b938         	cbnz	r0, 0x700aa0d4 <UART_lld_init+0x114> @ imm = #0xe
700aa0c4: e7ff         	b	0x700aa0c6 <UART_lld_init+0x106> @ imm = #-0x2
700aa0c6: 9803         	ldr	r0, [sp, #0xc]
700aa0c8: f001 fdba    	bl	0x700abc40 <UART_configInstance> @ imm = #0x1b74
700aa0cc: 9903         	ldr	r1, [sp, #0xc]
700aa0ce: 2001         	movs	r0, #0x1
700aa0d0: 6548         	str	r0, [r1, #0x54]
700aa0d2: e007         	b	0x700aa0e4 <UART_lld_init+0x124> @ imm = #0xe
700aa0d4: 9803         	ldr	r0, [sp, #0xc]
700aa0d6: f008 fa53    	bl	0x700b2580 <UART_lld_deInit> @ imm = #0x84a6
700aa0da: 4601         	mov	r1, r0
700aa0dc: 9802         	ldr	r0, [sp, #0x8]
700aa0de: 4408         	add	r0, r1
700aa0e0: 9002         	str	r0, [sp, #0x8]
700aa0e2: e7ff         	b	0x700aa0e4 <UART_lld_init+0x124> @ imm = #-0x2
700aa0e4: e7ff         	b	0x700aa0e6 <UART_lld_init+0x126> @ imm = #-0x2
700aa0e6: 9802         	ldr	r0, [sp, #0x8]
700aa0e8: b004         	add	sp, #0x10
700aa0ea: bd80         	pop	{r7, pc}
700aa0ec: 0000         	movs	r0, r0
700aa0ee: 0000         	movs	r0, r0

700aa0f0 <UART_udmaInitTxCh>:
700aa0f0: b580         	push	{r7, lr}
700aa0f2: b0bc         	sub	sp, #0xf0
700aa0f4: 903b         	str	r0, [sp, #0xec]
700aa0f6: 913a         	str	r1, [sp, #0xe8]
700aa0f8: 2009         	movs	r0, #0x9
700aa0fa: 9038         	str	r0, [sp, #0xe0]
700aa0fc: 9938         	ldr	r1, [sp, #0xe0]
700aa0fe: a81f         	add	r0, sp, #0x7c
700aa100: f007 fad6    	bl	0x700b16b0 <UdmaChPrms_init> @ imm = #0x75ac
700aa104: 983b         	ldr	r0, [sp, #0xec]
700aa106: 6840         	ldr	r0, [r0, #0x4]
700aa108: 6c40         	ldr	r0, [r0, #0x44]
700aa10a: 9020         	str	r0, [sp, #0x80]
700aa10c: 983a         	ldr	r0, [sp, #0xe8]
700aa10e: 6a00         	ldr	r0, [r0, #0x20]
700aa110: 9023         	str	r0, [sp, #0x8c]
700aa112: 983a         	ldr	r0, [sp, #0xe8]
700aa114: 6b00         	ldr	r0, [r0, #0x30]
700aa116: 9024         	str	r0, [sp, #0x90]
700aa118: 983a         	ldr	r0, [sp, #0xe8]
700aa11a: 6b40         	ldr	r0, [r0, #0x34]
700aa11c: 9026         	str	r0, [sp, #0x98]
700aa11e: 983a         	ldr	r0, [sp, #0xe8]
700aa120: 6bc0         	ldr	r0, [r0, #0x3c]
700aa122: 2801         	cmp	r0, #0x1
700aa124: d10a         	bne	0x700aa13c <UART_udmaInitTxCh+0x4c> @ imm = #0x14
700aa126: e7ff         	b	0x700aa128 <UART_udmaInitTxCh+0x38> @ imm = #-0x2
700aa128: 983a         	ldr	r0, [sp, #0xe8]
700aa12a: 6a40         	ldr	r0, [r0, #0x24]
700aa12c: 902a         	str	r0, [sp, #0xa8]
700aa12e: 983a         	ldr	r0, [sp, #0xe8]
700aa130: 6b00         	ldr	r0, [r0, #0x30]
700aa132: 902b         	str	r0, [sp, #0xac]
700aa134: 983a         	ldr	r0, [sp, #0xe8]
700aa136: 6b40         	ldr	r0, [r0, #0x34]
700aa138: 902d         	str	r0, [sp, #0xb4]
700aa13a: e7ff         	b	0x700aa13c <UART_udmaInitTxCh+0x4c> @ imm = #-0x2
700aa13c: 983a         	ldr	r0, [sp, #0xe8]
700aa13e: 6840         	ldr	r0, [r0, #0x4]
700aa140: 9006         	str	r0, [sp, #0x18]
700aa142: 983a         	ldr	r0, [sp, #0xe8]
700aa144: 6800         	ldr	r0, [r0]
700aa146: 9007         	str	r0, [sp, #0x1c]
700aa148: 9807         	ldr	r0, [sp, #0x1c]
700aa14a: 9906         	ldr	r1, [sp, #0x18]
700aa14c: 9a38         	ldr	r2, [sp, #0xe0]
700aa14e: ab1f         	add	r3, sp, #0x7c
700aa150: f7fe f81e    	bl	0x700a8190 <Udma_chOpen> @ imm = #-0x1fc4
700aa154: 9039         	str	r0, [sp, #0xe4]
700aa156: 9839         	ldr	r0, [sp, #0xe4]
700aa158: fab0 f080    	clz	r0, r0
700aa15c: 0940         	lsrs	r0, r0, #0x5
700aa15e: f647 118c    	movw	r1, #0x798c
700aa162: f2c7 010b    	movt	r1, #0x700b
700aa166: 9103         	str	r1, [sp, #0xc]
700aa168: 466a         	mov	r2, sp
700aa16a: 6011         	str	r1, [r2]
700aa16c: f247 6101    	movw	r1, #0x7601
700aa170: f2c7 010b    	movt	r1, #0x700b
700aa174: 9104         	str	r1, [sp, #0x10]
700aa176: f647 12c4    	movw	r2, #0x79c4
700aa17a: f2c7 020b    	movt	r2, #0x700b
700aa17e: 9205         	str	r2, [sp, #0x14]
700aa180: 2398         	movs	r3, #0x98
700aa182: f006 fce5    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x69ca
700aa186: 9938         	ldr	r1, [sp, #0xe0]
700aa188: f10d 006a    	add.w	r0, sp, #0x6a
700aa18c: 9001         	str	r0, [sp, #0x4]
700aa18e: f004 f87f    	bl	0x700ae290 <UdmaChTxPrms_init> @ imm = #0x40fe
700aa192: 9901         	ldr	r1, [sp, #0x4]
700aa194: 9806         	ldr	r0, [sp, #0x18]
700aa196: f7fc ff8b    	bl	0x700a70b0 <Udma_chConfigTx> @ imm = #-0x30ea
700aa19a: 9b03         	ldr	r3, [sp, #0xc]
700aa19c: 9904         	ldr	r1, [sp, #0x10]
700aa19e: 9a05         	ldr	r2, [sp, #0x14]
700aa1a0: 9039         	str	r0, [sp, #0xe4]
700aa1a2: 9839         	ldr	r0, [sp, #0xe4]
700aa1a4: fab0 f080    	clz	r0, r0
700aa1a8: 0940         	lsrs	r0, r0, #0x5
700aa1aa: 46ec         	mov	r12, sp
700aa1ac: f8cc 3000    	str.w	r3, [r12]
700aa1b0: 239d         	movs	r3, #0x9d
700aa1b2: f006 fccd    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x699a
700aa1b6: 983a         	ldr	r0, [sp, #0xe8]
700aa1b8: 68c0         	ldr	r0, [r0, #0xc]
700aa1ba: 9019         	str	r0, [sp, #0x64]
700aa1bc: a808         	add	r0, sp, #0x20
700aa1be: 9002         	str	r0, [sp, #0x8]
700aa1c0: f007 fe26    	bl	0x700b1e10 <UdmaEventPrms_init> @ imm = #0x7c4c
700aa1c4: 2001         	movs	r0, #0x1
700aa1c6: 9008         	str	r0, [sp, #0x20]
700aa1c8: 2002         	movs	r0, #0x2
700aa1ca: 9009         	str	r0, [sp, #0x24]
700aa1cc: 9806         	ldr	r0, [sp, #0x18]
700aa1ce: 900a         	str	r0, [sp, #0x28]
700aa1d0: 9807         	ldr	r0, [sp, #0x1c]
700aa1d2: f008 fd5d    	bl	0x700b2c90 <Udma_eventGetGlobalHandle> @ imm = #0x8aba
700aa1d6: 9a02         	ldr	r2, [sp, #0x8]
700aa1d8: 900c         	str	r0, [sp, #0x30]
700aa1da: f24b 0031    	movw	r0, #0xb031
700aa1de: f2c7 000a    	movt	r0, #0x700a
700aa1e2: 900d         	str	r0, [sp, #0x34]
700aa1e4: 983b         	ldr	r0, [sp, #0xec]
700aa1e6: 900f         	str	r0, [sp, #0x3c]
700aa1e8: 9807         	ldr	r0, [sp, #0x1c]
700aa1ea: 9919         	ldr	r1, [sp, #0x64]
700aa1ec: f7fa ff10    	bl	0x700a5010 <Udma_eventRegister> @ imm = #-0x51e0
700aa1f0: 9b03         	ldr	r3, [sp, #0xc]
700aa1f2: 9904         	ldr	r1, [sp, #0x10]
700aa1f4: 9a05         	ldr	r2, [sp, #0x14]
700aa1f6: 9039         	str	r0, [sp, #0xe4]
700aa1f8: 9839         	ldr	r0, [sp, #0xe4]
700aa1fa: fab0 f080    	clz	r0, r0
700aa1fe: 0940         	lsrs	r0, r0, #0x5
700aa200: 46ec         	mov	r12, sp
700aa202: f8cc 3000    	str.w	r3, [r12]
700aa206: 23a9         	movs	r3, #0xa9
700aa208: f006 fca2    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x6944
700aa20c: 9839         	ldr	r0, [sp, #0xe4]
700aa20e: b03c         	add	sp, #0xf0
700aa210: bd80         	pop	{r7, pc}
		...
700aa21e: 0000         	movs	r0, r0

700aa220 <Udma_rmAllocBlkCopyCh>:
700aa220: b580         	push	{r7, lr}
700aa222: b088         	sub	sp, #0x20
700aa224: 9007         	str	r0, [sp, #0x1c]
700aa226: 9106         	str	r1, [sp, #0x18]
700aa228: 2000         	movs	r0, #0x0
700aa22a: f6cf 70ff    	movt	r0, #0xffff
700aa22e: 9001         	str	r0, [sp, #0x4]
700aa230: 9806         	ldr	r0, [sp, #0x18]
700aa232: f500 70ea    	add.w	r0, r0, #0x1d4
700aa236: 9000         	str	r0, [sp]
700aa238: 9806         	ldr	r0, [sp, #0x18]
700aa23a: f500 609f    	add.w	r0, r0, #0x4f8
700aa23e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa242: f008 f96d    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x82da
700aa246: 9807         	ldr	r0, [sp, #0x1c]
700aa248: 2101         	movs	r1, #0x1
700aa24a: f6cf 71ff    	movt	r1, #0xffff
700aa24e: 4288         	cmp	r0, r1
700aa250: d136         	bne	0x700aa2c0 <Udma_rmAllocBlkCopyCh+0xa0> @ imm = #0x6c
700aa252: e7ff         	b	0x700aa254 <Udma_rmAllocBlkCopyCh+0x34> @ imm = #-0x2
700aa254: 2000         	movs	r0, #0x0
700aa256: 9005         	str	r0, [sp, #0x14]
700aa258: e7ff         	b	0x700aa25a <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x2
700aa25a: 9805         	ldr	r0, [sp, #0x14]
700aa25c: 9900         	ldr	r1, [sp]
700aa25e: 6949         	ldr	r1, [r1, #0x14]
700aa260: 4288         	cmp	r0, r1
700aa262: d22c         	bhs	0x700aa2be <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x58
700aa264: e7ff         	b	0x700aa266 <Udma_rmAllocBlkCopyCh+0x46> @ imm = #-0x2
700aa266: 9805         	ldr	r0, [sp, #0x14]
700aa268: 0940         	lsrs	r0, r0, #0x5
700aa26a: 9004         	str	r0, [sp, #0x10]
700aa26c: 9805         	ldr	r0, [sp, #0x14]
700aa26e: 9904         	ldr	r1, [sp, #0x10]
700aa270: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa274: 9003         	str	r0, [sp, #0xc]
700aa276: 9903         	ldr	r1, [sp, #0xc]
700aa278: 2001         	movs	r0, #0x1
700aa27a: 4088         	lsls	r0, r1
700aa27c: 9002         	str	r0, [sp, #0x8]
700aa27e: 9806         	ldr	r0, [sp, #0x18]
700aa280: 9904         	ldr	r1, [sp, #0x10]
700aa282: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa286: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700aa28a: 9902         	ldr	r1, [sp, #0x8]
700aa28c: 4008         	ands	r0, r1
700aa28e: 4288         	cmp	r0, r1
700aa290: d110         	bne	0x700aa2b4 <Udma_rmAllocBlkCopyCh+0x94> @ imm = #0x20
700aa292: e7ff         	b	0x700aa294 <Udma_rmAllocBlkCopyCh+0x74> @ imm = #-0x2
700aa294: 9a02         	ldr	r2, [sp, #0x8]
700aa296: 9806         	ldr	r0, [sp, #0x18]
700aa298: 9904         	ldr	r1, [sp, #0x10]
700aa29a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa29e: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700aa2a2: 4390         	bics	r0, r2
700aa2a4: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700aa2a8: 9805         	ldr	r0, [sp, #0x14]
700aa2aa: 9900         	ldr	r1, [sp]
700aa2ac: 6909         	ldr	r1, [r1, #0x10]
700aa2ae: 4408         	add	r0, r1
700aa2b0: 9001         	str	r0, [sp, #0x4]
700aa2b2: e004         	b	0x700aa2be <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x8
700aa2b4: e7ff         	b	0x700aa2b6 <Udma_rmAllocBlkCopyCh+0x96> @ imm = #-0x2
700aa2b6: 9805         	ldr	r0, [sp, #0x14]
700aa2b8: 3001         	adds	r0, #0x1
700aa2ba: 9005         	str	r0, [sp, #0x14]
700aa2bc: e7cd         	b	0x700aa25a <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x66
700aa2be: e038         	b	0x700aa332 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #0x70
700aa2c0: 9807         	ldr	r0, [sp, #0x1c]
700aa2c2: 9900         	ldr	r1, [sp]
700aa2c4: 6909         	ldr	r1, [r1, #0x10]
700aa2c6: 4288         	cmp	r0, r1
700aa2c8: d332         	blo	0x700aa330 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x64
700aa2ca: e7ff         	b	0x700aa2cc <Udma_rmAllocBlkCopyCh+0xac> @ imm = #-0x2
700aa2cc: 9807         	ldr	r0, [sp, #0x1c]
700aa2ce: 9a00         	ldr	r2, [sp]
700aa2d0: 6911         	ldr	r1, [r2, #0x10]
700aa2d2: 6952         	ldr	r2, [r2, #0x14]
700aa2d4: 4411         	add	r1, r2
700aa2d6: 4288         	cmp	r0, r1
700aa2d8: d22a         	bhs	0x700aa330 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x54
700aa2da: e7ff         	b	0x700aa2dc <Udma_rmAllocBlkCopyCh+0xbc> @ imm = #-0x2
700aa2dc: 9807         	ldr	r0, [sp, #0x1c]
700aa2de: 9900         	ldr	r1, [sp]
700aa2e0: 6909         	ldr	r1, [r1, #0x10]
700aa2e2: 1a40         	subs	r0, r0, r1
700aa2e4: 9005         	str	r0, [sp, #0x14]
700aa2e6: 9805         	ldr	r0, [sp, #0x14]
700aa2e8: 0940         	lsrs	r0, r0, #0x5
700aa2ea: 9004         	str	r0, [sp, #0x10]
700aa2ec: 9805         	ldr	r0, [sp, #0x14]
700aa2ee: 9904         	ldr	r1, [sp, #0x10]
700aa2f0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa2f4: 9003         	str	r0, [sp, #0xc]
700aa2f6: 9903         	ldr	r1, [sp, #0xc]
700aa2f8: 2001         	movs	r0, #0x1
700aa2fa: 4088         	lsls	r0, r1
700aa2fc: 9002         	str	r0, [sp, #0x8]
700aa2fe: 9806         	ldr	r0, [sp, #0x18]
700aa300: 9904         	ldr	r1, [sp, #0x10]
700aa302: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa306: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700aa30a: 9902         	ldr	r1, [sp, #0x8]
700aa30c: 4008         	ands	r0, r1
700aa30e: 4288         	cmp	r0, r1
700aa310: d10d         	bne	0x700aa32e <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #0x1a
700aa312: e7ff         	b	0x700aa314 <Udma_rmAllocBlkCopyCh+0xf4> @ imm = #-0x2
700aa314: 9a02         	ldr	r2, [sp, #0x8]
700aa316: 9806         	ldr	r0, [sp, #0x18]
700aa318: 9904         	ldr	r1, [sp, #0x10]
700aa31a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa31e: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700aa322: 4390         	bics	r0, r2
700aa324: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700aa328: 9807         	ldr	r0, [sp, #0x1c]
700aa32a: 9001         	str	r0, [sp, #0x4]
700aa32c: e7ff         	b	0x700aa32e <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #-0x2
700aa32e: e7ff         	b	0x700aa330 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #-0x2
700aa330: e7ff         	b	0x700aa332 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #-0x2
700aa332: 9806         	ldr	r0, [sp, #0x18]
700aa334: f500 609f    	add.w	r0, r0, #0x4f8
700aa338: f009 f982    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x9304
700aa33c: 9801         	ldr	r0, [sp, #0x4]
700aa33e: b008         	add	sp, #0x20
700aa340: bd80         	pop	{r7, pc}
		...
700aa34e: 0000         	movs	r0, r0

700aa350 <Udma_rmAllocBlkCopyHcCh>:
700aa350: b580         	push	{r7, lr}
700aa352: b088         	sub	sp, #0x20
700aa354: 9007         	str	r0, [sp, #0x1c]
700aa356: 9106         	str	r1, [sp, #0x18]
700aa358: 2000         	movs	r0, #0x0
700aa35a: f6cf 70ff    	movt	r0, #0xffff
700aa35e: 9001         	str	r0, [sp, #0x4]
700aa360: 9806         	ldr	r0, [sp, #0x18]
700aa362: f500 70ea    	add.w	r0, r0, #0x1d4
700aa366: 9000         	str	r0, [sp]
700aa368: 9806         	ldr	r0, [sp, #0x18]
700aa36a: f500 609f    	add.w	r0, r0, #0x4f8
700aa36e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa372: f008 f8d5    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x81aa
700aa376: 9807         	ldr	r0, [sp, #0x1c]
700aa378: 2101         	movs	r1, #0x1
700aa37a: f6cf 71ff    	movt	r1, #0xffff
700aa37e: 4288         	cmp	r0, r1
700aa380: d136         	bne	0x700aa3f0 <Udma_rmAllocBlkCopyHcCh+0xa0> @ imm = #0x6c
700aa382: e7ff         	b	0x700aa384 <Udma_rmAllocBlkCopyHcCh+0x34> @ imm = #-0x2
700aa384: 2000         	movs	r0, #0x0
700aa386: 9005         	str	r0, [sp, #0x14]
700aa388: e7ff         	b	0x700aa38a <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x2
700aa38a: 9805         	ldr	r0, [sp, #0x14]
700aa38c: 9900         	ldr	r1, [sp]
700aa38e: 68c9         	ldr	r1, [r1, #0xc]
700aa390: 4288         	cmp	r0, r1
700aa392: d22c         	bhs	0x700aa3ee <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x58
700aa394: e7ff         	b	0x700aa396 <Udma_rmAllocBlkCopyHcCh+0x46> @ imm = #-0x2
700aa396: 9805         	ldr	r0, [sp, #0x14]
700aa398: 0940         	lsrs	r0, r0, #0x5
700aa39a: 9004         	str	r0, [sp, #0x10]
700aa39c: 9805         	ldr	r0, [sp, #0x14]
700aa39e: 9904         	ldr	r1, [sp, #0x10]
700aa3a0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa3a4: 9003         	str	r0, [sp, #0xc]
700aa3a6: 9903         	ldr	r1, [sp, #0xc]
700aa3a8: 2001         	movs	r0, #0x1
700aa3aa: 4088         	lsls	r0, r1
700aa3ac: 9002         	str	r0, [sp, #0x8]
700aa3ae: 9806         	ldr	r0, [sp, #0x18]
700aa3b0: 9904         	ldr	r1, [sp, #0x10]
700aa3b2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa3b6: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700aa3ba: 9902         	ldr	r1, [sp, #0x8]
700aa3bc: 4008         	ands	r0, r1
700aa3be: 4288         	cmp	r0, r1
700aa3c0: d110         	bne	0x700aa3e4 <Udma_rmAllocBlkCopyHcCh+0x94> @ imm = #0x20
700aa3c2: e7ff         	b	0x700aa3c4 <Udma_rmAllocBlkCopyHcCh+0x74> @ imm = #-0x2
700aa3c4: 9a02         	ldr	r2, [sp, #0x8]
700aa3c6: 9806         	ldr	r0, [sp, #0x18]
700aa3c8: 9904         	ldr	r1, [sp, #0x10]
700aa3ca: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa3ce: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700aa3d2: 4390         	bics	r0, r2
700aa3d4: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700aa3d8: 9805         	ldr	r0, [sp, #0x14]
700aa3da: 9900         	ldr	r1, [sp]
700aa3dc: 6889         	ldr	r1, [r1, #0x8]
700aa3de: 4408         	add	r0, r1
700aa3e0: 9001         	str	r0, [sp, #0x4]
700aa3e2: e004         	b	0x700aa3ee <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x8
700aa3e4: e7ff         	b	0x700aa3e6 <Udma_rmAllocBlkCopyHcCh+0x96> @ imm = #-0x2
700aa3e6: 9805         	ldr	r0, [sp, #0x14]
700aa3e8: 3001         	adds	r0, #0x1
700aa3ea: 9005         	str	r0, [sp, #0x14]
700aa3ec: e7cd         	b	0x700aa38a <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x66
700aa3ee: e038         	b	0x700aa462 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #0x70
700aa3f0: 9807         	ldr	r0, [sp, #0x1c]
700aa3f2: 9900         	ldr	r1, [sp]
700aa3f4: 6889         	ldr	r1, [r1, #0x8]
700aa3f6: 4288         	cmp	r0, r1
700aa3f8: d332         	blo	0x700aa460 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x64
700aa3fa: e7ff         	b	0x700aa3fc <Udma_rmAllocBlkCopyHcCh+0xac> @ imm = #-0x2
700aa3fc: 9807         	ldr	r0, [sp, #0x1c]
700aa3fe: 9a00         	ldr	r2, [sp]
700aa400: 6891         	ldr	r1, [r2, #0x8]
700aa402: 68d2         	ldr	r2, [r2, #0xc]
700aa404: 4411         	add	r1, r2
700aa406: 4288         	cmp	r0, r1
700aa408: d22a         	bhs	0x700aa460 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x54
700aa40a: e7ff         	b	0x700aa40c <Udma_rmAllocBlkCopyHcCh+0xbc> @ imm = #-0x2
700aa40c: 9807         	ldr	r0, [sp, #0x1c]
700aa40e: 9900         	ldr	r1, [sp]
700aa410: 6889         	ldr	r1, [r1, #0x8]
700aa412: 1a40         	subs	r0, r0, r1
700aa414: 9005         	str	r0, [sp, #0x14]
700aa416: 9805         	ldr	r0, [sp, #0x14]
700aa418: 0940         	lsrs	r0, r0, #0x5
700aa41a: 9004         	str	r0, [sp, #0x10]
700aa41c: 9805         	ldr	r0, [sp, #0x14]
700aa41e: 9904         	ldr	r1, [sp, #0x10]
700aa420: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa424: 9003         	str	r0, [sp, #0xc]
700aa426: 9903         	ldr	r1, [sp, #0xc]
700aa428: 2001         	movs	r0, #0x1
700aa42a: 4088         	lsls	r0, r1
700aa42c: 9002         	str	r0, [sp, #0x8]
700aa42e: 9806         	ldr	r0, [sp, #0x18]
700aa430: 9904         	ldr	r1, [sp, #0x10]
700aa432: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa436: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700aa43a: 9902         	ldr	r1, [sp, #0x8]
700aa43c: 4008         	ands	r0, r1
700aa43e: 4288         	cmp	r0, r1
700aa440: d10d         	bne	0x700aa45e <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #0x1a
700aa442: e7ff         	b	0x700aa444 <Udma_rmAllocBlkCopyHcCh+0xf4> @ imm = #-0x2
700aa444: 9a02         	ldr	r2, [sp, #0x8]
700aa446: 9806         	ldr	r0, [sp, #0x18]
700aa448: 9904         	ldr	r1, [sp, #0x10]
700aa44a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa44e: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700aa452: 4390         	bics	r0, r2
700aa454: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700aa458: 9807         	ldr	r0, [sp, #0x1c]
700aa45a: 9001         	str	r0, [sp, #0x4]
700aa45c: e7ff         	b	0x700aa45e <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #-0x2
700aa45e: e7ff         	b	0x700aa460 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #-0x2
700aa460: e7ff         	b	0x700aa462 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #-0x2
700aa462: 9806         	ldr	r0, [sp, #0x18]
700aa464: f500 609f    	add.w	r0, r0, #0x4f8
700aa468: f009 f8ea    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x91d4
700aa46c: 9801         	ldr	r0, [sp, #0x4]
700aa46e: b008         	add	sp, #0x20
700aa470: bd80         	pop	{r7, pc}
		...
700aa47e: 0000         	movs	r0, r0

700aa480 <Udma_rmAllocBlkCopyUhcCh>:
700aa480: b580         	push	{r7, lr}
700aa482: b088         	sub	sp, #0x20
700aa484: 9007         	str	r0, [sp, #0x1c]
700aa486: 9106         	str	r1, [sp, #0x18]
700aa488: 2000         	movs	r0, #0x0
700aa48a: f6cf 70ff    	movt	r0, #0xffff
700aa48e: 9001         	str	r0, [sp, #0x4]
700aa490: 9806         	ldr	r0, [sp, #0x18]
700aa492: f500 70ea    	add.w	r0, r0, #0x1d4
700aa496: 9000         	str	r0, [sp]
700aa498: 9806         	ldr	r0, [sp, #0x18]
700aa49a: f500 609f    	add.w	r0, r0, #0x4f8
700aa49e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa4a2: f008 f83d    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x807a
700aa4a6: 9807         	ldr	r0, [sp, #0x1c]
700aa4a8: 2101         	movs	r1, #0x1
700aa4aa: f6cf 71ff    	movt	r1, #0xffff
700aa4ae: 4288         	cmp	r0, r1
700aa4b0: d136         	bne	0x700aa520 <Udma_rmAllocBlkCopyUhcCh+0xa0> @ imm = #0x6c
700aa4b2: e7ff         	b	0x700aa4b4 <Udma_rmAllocBlkCopyUhcCh+0x34> @ imm = #-0x2
700aa4b4: 2000         	movs	r0, #0x0
700aa4b6: 9005         	str	r0, [sp, #0x14]
700aa4b8: e7ff         	b	0x700aa4ba <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x2
700aa4ba: 9805         	ldr	r0, [sp, #0x14]
700aa4bc: 9900         	ldr	r1, [sp]
700aa4be: 6849         	ldr	r1, [r1, #0x4]
700aa4c0: 4288         	cmp	r0, r1
700aa4c2: d22c         	bhs	0x700aa51e <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x58
700aa4c4: e7ff         	b	0x700aa4c6 <Udma_rmAllocBlkCopyUhcCh+0x46> @ imm = #-0x2
700aa4c6: 9805         	ldr	r0, [sp, #0x14]
700aa4c8: 0940         	lsrs	r0, r0, #0x5
700aa4ca: 9004         	str	r0, [sp, #0x10]
700aa4cc: 9805         	ldr	r0, [sp, #0x14]
700aa4ce: 9904         	ldr	r1, [sp, #0x10]
700aa4d0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa4d4: 9003         	str	r0, [sp, #0xc]
700aa4d6: 9903         	ldr	r1, [sp, #0xc]
700aa4d8: 2001         	movs	r0, #0x1
700aa4da: 4088         	lsls	r0, r1
700aa4dc: 9002         	str	r0, [sp, #0x8]
700aa4de: 9806         	ldr	r0, [sp, #0x18]
700aa4e0: 9904         	ldr	r1, [sp, #0x10]
700aa4e2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa4e6: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700aa4ea: 9902         	ldr	r1, [sp, #0x8]
700aa4ec: 4008         	ands	r0, r1
700aa4ee: 4288         	cmp	r0, r1
700aa4f0: d110         	bne	0x700aa514 <Udma_rmAllocBlkCopyUhcCh+0x94> @ imm = #0x20
700aa4f2: e7ff         	b	0x700aa4f4 <Udma_rmAllocBlkCopyUhcCh+0x74> @ imm = #-0x2
700aa4f4: 9a02         	ldr	r2, [sp, #0x8]
700aa4f6: 9806         	ldr	r0, [sp, #0x18]
700aa4f8: 9904         	ldr	r1, [sp, #0x10]
700aa4fa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa4fe: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700aa502: 4390         	bics	r0, r2
700aa504: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700aa508: 9805         	ldr	r0, [sp, #0x14]
700aa50a: 9900         	ldr	r1, [sp]
700aa50c: 6809         	ldr	r1, [r1]
700aa50e: 4408         	add	r0, r1
700aa510: 9001         	str	r0, [sp, #0x4]
700aa512: e004         	b	0x700aa51e <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x8
700aa514: e7ff         	b	0x700aa516 <Udma_rmAllocBlkCopyUhcCh+0x96> @ imm = #-0x2
700aa516: 9805         	ldr	r0, [sp, #0x14]
700aa518: 3001         	adds	r0, #0x1
700aa51a: 9005         	str	r0, [sp, #0x14]
700aa51c: e7cd         	b	0x700aa4ba <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x66
700aa51e: e038         	b	0x700aa592 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #0x70
700aa520: 9807         	ldr	r0, [sp, #0x1c]
700aa522: 9900         	ldr	r1, [sp]
700aa524: 6809         	ldr	r1, [r1]
700aa526: 4288         	cmp	r0, r1
700aa528: d332         	blo	0x700aa590 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x64
700aa52a: e7ff         	b	0x700aa52c <Udma_rmAllocBlkCopyUhcCh+0xac> @ imm = #-0x2
700aa52c: 9807         	ldr	r0, [sp, #0x1c]
700aa52e: 9a00         	ldr	r2, [sp]
700aa530: 6811         	ldr	r1, [r2]
700aa532: 6852         	ldr	r2, [r2, #0x4]
700aa534: 4411         	add	r1, r2
700aa536: 4288         	cmp	r0, r1
700aa538: d22a         	bhs	0x700aa590 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x54
700aa53a: e7ff         	b	0x700aa53c <Udma_rmAllocBlkCopyUhcCh+0xbc> @ imm = #-0x2
700aa53c: 9807         	ldr	r0, [sp, #0x1c]
700aa53e: 9900         	ldr	r1, [sp]
700aa540: 6809         	ldr	r1, [r1]
700aa542: 1a40         	subs	r0, r0, r1
700aa544: 9005         	str	r0, [sp, #0x14]
700aa546: 9805         	ldr	r0, [sp, #0x14]
700aa548: 0940         	lsrs	r0, r0, #0x5
700aa54a: 9004         	str	r0, [sp, #0x10]
700aa54c: 9805         	ldr	r0, [sp, #0x14]
700aa54e: 9904         	ldr	r1, [sp, #0x10]
700aa550: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa554: 9003         	str	r0, [sp, #0xc]
700aa556: 9903         	ldr	r1, [sp, #0xc]
700aa558: 2001         	movs	r0, #0x1
700aa55a: 4088         	lsls	r0, r1
700aa55c: 9002         	str	r0, [sp, #0x8]
700aa55e: 9806         	ldr	r0, [sp, #0x18]
700aa560: 9904         	ldr	r1, [sp, #0x10]
700aa562: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa566: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700aa56a: 9902         	ldr	r1, [sp, #0x8]
700aa56c: 4008         	ands	r0, r1
700aa56e: 4288         	cmp	r0, r1
700aa570: d10d         	bne	0x700aa58e <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #0x1a
700aa572: e7ff         	b	0x700aa574 <Udma_rmAllocBlkCopyUhcCh+0xf4> @ imm = #-0x2
700aa574: 9a02         	ldr	r2, [sp, #0x8]
700aa576: 9806         	ldr	r0, [sp, #0x18]
700aa578: 9904         	ldr	r1, [sp, #0x10]
700aa57a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa57e: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700aa582: 4390         	bics	r0, r2
700aa584: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700aa588: 9807         	ldr	r0, [sp, #0x1c]
700aa58a: 9001         	str	r0, [sp, #0x4]
700aa58c: e7ff         	b	0x700aa58e <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #-0x2
700aa58e: e7ff         	b	0x700aa590 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #-0x2
700aa590: e7ff         	b	0x700aa592 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #-0x2
700aa592: 9806         	ldr	r0, [sp, #0x18]
700aa594: f500 609f    	add.w	r0, r0, #0x4f8
700aa598: f009 f852    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x90a4
700aa59c: 9801         	ldr	r0, [sp, #0x4]
700aa59e: b008         	add	sp, #0x20
700aa5a0: bd80         	pop	{r7, pc}
		...
700aa5ae: 0000         	movs	r0, r0

700aa5b0 <Udma_rmAllocRxCh>:
700aa5b0: b580         	push	{r7, lr}
700aa5b2: b088         	sub	sp, #0x20
700aa5b4: 9007         	str	r0, [sp, #0x1c]
700aa5b6: 9106         	str	r1, [sp, #0x18]
700aa5b8: 2000         	movs	r0, #0x0
700aa5ba: f6cf 70ff    	movt	r0, #0xffff
700aa5be: 9001         	str	r0, [sp, #0x4]
700aa5c0: 9806         	ldr	r0, [sp, #0x18]
700aa5c2: f500 70ea    	add.w	r0, r0, #0x1d4
700aa5c6: 9000         	str	r0, [sp]
700aa5c8: 9806         	ldr	r0, [sp, #0x18]
700aa5ca: f500 609f    	add.w	r0, r0, #0x4f8
700aa5ce: f04f 31ff    	mov.w	r1, #0xffffffff
700aa5d2: f007 ffa5    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x7f4a
700aa5d6: 9807         	ldr	r0, [sp, #0x1c]
700aa5d8: 2101         	movs	r1, #0x1
700aa5da: f6cf 71ff    	movt	r1, #0xffff
700aa5de: 4288         	cmp	r0, r1
700aa5e0: d136         	bne	0x700aa650 <Udma_rmAllocRxCh+0xa0> @ imm = #0x6c
700aa5e2: e7ff         	b	0x700aa5e4 <Udma_rmAllocRxCh+0x34> @ imm = #-0x2
700aa5e4: 2000         	movs	r0, #0x0
700aa5e6: 9005         	str	r0, [sp, #0x14]
700aa5e8: e7ff         	b	0x700aa5ea <Udma_rmAllocRxCh+0x3a> @ imm = #-0x2
700aa5ea: 9805         	ldr	r0, [sp, #0x14]
700aa5ec: 9900         	ldr	r1, [sp]
700aa5ee: 6c49         	ldr	r1, [r1, #0x44]
700aa5f0: 4288         	cmp	r0, r1
700aa5f2: d22c         	bhs	0x700aa64e <Udma_rmAllocRxCh+0x9e> @ imm = #0x58
700aa5f4: e7ff         	b	0x700aa5f6 <Udma_rmAllocRxCh+0x46> @ imm = #-0x2
700aa5f6: 9805         	ldr	r0, [sp, #0x14]
700aa5f8: 0940         	lsrs	r0, r0, #0x5
700aa5fa: 9004         	str	r0, [sp, #0x10]
700aa5fc: 9805         	ldr	r0, [sp, #0x14]
700aa5fe: 9904         	ldr	r1, [sp, #0x10]
700aa600: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa604: 9003         	str	r0, [sp, #0xc]
700aa606: 9903         	ldr	r1, [sp, #0xc]
700aa608: 2001         	movs	r0, #0x1
700aa60a: 4088         	lsls	r0, r1
700aa60c: 9002         	str	r0, [sp, #0x8]
700aa60e: 9806         	ldr	r0, [sp, #0x18]
700aa610: 9904         	ldr	r1, [sp, #0x10]
700aa612: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa616: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700aa61a: 9902         	ldr	r1, [sp, #0x8]
700aa61c: 4008         	ands	r0, r1
700aa61e: 4288         	cmp	r0, r1
700aa620: d110         	bne	0x700aa644 <Udma_rmAllocRxCh+0x94> @ imm = #0x20
700aa622: e7ff         	b	0x700aa624 <Udma_rmAllocRxCh+0x74> @ imm = #-0x2
700aa624: 9a02         	ldr	r2, [sp, #0x8]
700aa626: 9806         	ldr	r0, [sp, #0x18]
700aa628: 9904         	ldr	r1, [sp, #0x10]
700aa62a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa62e: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700aa632: 4390         	bics	r0, r2
700aa634: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700aa638: 9805         	ldr	r0, [sp, #0x14]
700aa63a: 9900         	ldr	r1, [sp]
700aa63c: 6c09         	ldr	r1, [r1, #0x40]
700aa63e: 4408         	add	r0, r1
700aa640: 9001         	str	r0, [sp, #0x4]
700aa642: e004         	b	0x700aa64e <Udma_rmAllocRxCh+0x9e> @ imm = #0x8
700aa644: e7ff         	b	0x700aa646 <Udma_rmAllocRxCh+0x96> @ imm = #-0x2
700aa646: 9805         	ldr	r0, [sp, #0x14]
700aa648: 3001         	adds	r0, #0x1
700aa64a: 9005         	str	r0, [sp, #0x14]
700aa64c: e7cd         	b	0x700aa5ea <Udma_rmAllocRxCh+0x3a> @ imm = #-0x66
700aa64e: e038         	b	0x700aa6c2 <Udma_rmAllocRxCh+0x112> @ imm = #0x70
700aa650: 9807         	ldr	r0, [sp, #0x1c]
700aa652: 9900         	ldr	r1, [sp]
700aa654: 6c09         	ldr	r1, [r1, #0x40]
700aa656: 4288         	cmp	r0, r1
700aa658: d332         	blo	0x700aa6c0 <Udma_rmAllocRxCh+0x110> @ imm = #0x64
700aa65a: e7ff         	b	0x700aa65c <Udma_rmAllocRxCh+0xac> @ imm = #-0x2
700aa65c: 9807         	ldr	r0, [sp, #0x1c]
700aa65e: 9a00         	ldr	r2, [sp]
700aa660: 6c11         	ldr	r1, [r2, #0x40]
700aa662: 6c52         	ldr	r2, [r2, #0x44]
700aa664: 4411         	add	r1, r2
700aa666: 4288         	cmp	r0, r1
700aa668: d22a         	bhs	0x700aa6c0 <Udma_rmAllocRxCh+0x110> @ imm = #0x54
700aa66a: e7ff         	b	0x700aa66c <Udma_rmAllocRxCh+0xbc> @ imm = #-0x2
700aa66c: 9807         	ldr	r0, [sp, #0x1c]
700aa66e: 9900         	ldr	r1, [sp]
700aa670: 6c09         	ldr	r1, [r1, #0x40]
700aa672: 1a40         	subs	r0, r0, r1
700aa674: 9005         	str	r0, [sp, #0x14]
700aa676: 9805         	ldr	r0, [sp, #0x14]
700aa678: 0940         	lsrs	r0, r0, #0x5
700aa67a: 9004         	str	r0, [sp, #0x10]
700aa67c: 9805         	ldr	r0, [sp, #0x14]
700aa67e: 9904         	ldr	r1, [sp, #0x10]
700aa680: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa684: 9003         	str	r0, [sp, #0xc]
700aa686: 9903         	ldr	r1, [sp, #0xc]
700aa688: 2001         	movs	r0, #0x1
700aa68a: 4088         	lsls	r0, r1
700aa68c: 9002         	str	r0, [sp, #0x8]
700aa68e: 9806         	ldr	r0, [sp, #0x18]
700aa690: 9904         	ldr	r1, [sp, #0x10]
700aa692: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa696: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700aa69a: 9902         	ldr	r1, [sp, #0x8]
700aa69c: 4008         	ands	r0, r1
700aa69e: 4288         	cmp	r0, r1
700aa6a0: d10d         	bne	0x700aa6be <Udma_rmAllocRxCh+0x10e> @ imm = #0x1a
700aa6a2: e7ff         	b	0x700aa6a4 <Udma_rmAllocRxCh+0xf4> @ imm = #-0x2
700aa6a4: 9a02         	ldr	r2, [sp, #0x8]
700aa6a6: 9806         	ldr	r0, [sp, #0x18]
700aa6a8: 9904         	ldr	r1, [sp, #0x10]
700aa6aa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa6ae: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700aa6b2: 4390         	bics	r0, r2
700aa6b4: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700aa6b8: 9807         	ldr	r0, [sp, #0x1c]
700aa6ba: 9001         	str	r0, [sp, #0x4]
700aa6bc: e7ff         	b	0x700aa6be <Udma_rmAllocRxCh+0x10e> @ imm = #-0x2
700aa6be: e7ff         	b	0x700aa6c0 <Udma_rmAllocRxCh+0x110> @ imm = #-0x2
700aa6c0: e7ff         	b	0x700aa6c2 <Udma_rmAllocRxCh+0x112> @ imm = #-0x2
700aa6c2: 9806         	ldr	r0, [sp, #0x18]
700aa6c4: f500 609f    	add.w	r0, r0, #0x4f8
700aa6c8: f008 ffba    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x8f74
700aa6cc: 9801         	ldr	r0, [sp, #0x4]
700aa6ce: b008         	add	sp, #0x20
700aa6d0: bd80         	pop	{r7, pc}
		...
700aa6de: 0000         	movs	r0, r0

700aa6e0 <Udma_rmAllocRxHcCh>:
700aa6e0: b580         	push	{r7, lr}
700aa6e2: b088         	sub	sp, #0x20
700aa6e4: 9007         	str	r0, [sp, #0x1c]
700aa6e6: 9106         	str	r1, [sp, #0x18]
700aa6e8: 2000         	movs	r0, #0x0
700aa6ea: f6cf 70ff    	movt	r0, #0xffff
700aa6ee: 9001         	str	r0, [sp, #0x4]
700aa6f0: 9806         	ldr	r0, [sp, #0x18]
700aa6f2: f500 70ea    	add.w	r0, r0, #0x1d4
700aa6f6: 9000         	str	r0, [sp]
700aa6f8: 9806         	ldr	r0, [sp, #0x18]
700aa6fa: f500 609f    	add.w	r0, r0, #0x4f8
700aa6fe: f04f 31ff    	mov.w	r1, #0xffffffff
700aa702: f007 ff0d    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x7e1a
700aa706: 9807         	ldr	r0, [sp, #0x1c]
700aa708: 2101         	movs	r1, #0x1
700aa70a: f6cf 71ff    	movt	r1, #0xffff
700aa70e: 4288         	cmp	r0, r1
700aa710: d136         	bne	0x700aa780 <Udma_rmAllocRxHcCh+0xa0> @ imm = #0x6c
700aa712: e7ff         	b	0x700aa714 <Udma_rmAllocRxHcCh+0x34> @ imm = #-0x2
700aa714: 2000         	movs	r0, #0x0
700aa716: 9005         	str	r0, [sp, #0x14]
700aa718: e7ff         	b	0x700aa71a <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x2
700aa71a: 9805         	ldr	r0, [sp, #0x14]
700aa71c: 9900         	ldr	r1, [sp]
700aa71e: 6bc9         	ldr	r1, [r1, #0x3c]
700aa720: 4288         	cmp	r0, r1
700aa722: d22c         	bhs	0x700aa77e <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x58
700aa724: e7ff         	b	0x700aa726 <Udma_rmAllocRxHcCh+0x46> @ imm = #-0x2
700aa726: 9805         	ldr	r0, [sp, #0x14]
700aa728: 0940         	lsrs	r0, r0, #0x5
700aa72a: 9004         	str	r0, [sp, #0x10]
700aa72c: 9805         	ldr	r0, [sp, #0x14]
700aa72e: 9904         	ldr	r1, [sp, #0x10]
700aa730: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa734: 9003         	str	r0, [sp, #0xc]
700aa736: 9903         	ldr	r1, [sp, #0xc]
700aa738: 2001         	movs	r0, #0x1
700aa73a: 4088         	lsls	r0, r1
700aa73c: 9002         	str	r0, [sp, #0x8]
700aa73e: 9806         	ldr	r0, [sp, #0x18]
700aa740: 9904         	ldr	r1, [sp, #0x10]
700aa742: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa746: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700aa74a: 9902         	ldr	r1, [sp, #0x8]
700aa74c: 4008         	ands	r0, r1
700aa74e: 4288         	cmp	r0, r1
700aa750: d110         	bne	0x700aa774 <Udma_rmAllocRxHcCh+0x94> @ imm = #0x20
700aa752: e7ff         	b	0x700aa754 <Udma_rmAllocRxHcCh+0x74> @ imm = #-0x2
700aa754: 9a02         	ldr	r2, [sp, #0x8]
700aa756: 9806         	ldr	r0, [sp, #0x18]
700aa758: 9904         	ldr	r1, [sp, #0x10]
700aa75a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa75e: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700aa762: 4390         	bics	r0, r2
700aa764: f8c1 031c    	str.w	r0, [r1, #0x31c]
700aa768: 9805         	ldr	r0, [sp, #0x14]
700aa76a: 9900         	ldr	r1, [sp]
700aa76c: 6b89         	ldr	r1, [r1, #0x38]
700aa76e: 4408         	add	r0, r1
700aa770: 9001         	str	r0, [sp, #0x4]
700aa772: e004         	b	0x700aa77e <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x8
700aa774: e7ff         	b	0x700aa776 <Udma_rmAllocRxHcCh+0x96> @ imm = #-0x2
700aa776: 9805         	ldr	r0, [sp, #0x14]
700aa778: 3001         	adds	r0, #0x1
700aa77a: 9005         	str	r0, [sp, #0x14]
700aa77c: e7cd         	b	0x700aa71a <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x66
700aa77e: e038         	b	0x700aa7f2 <Udma_rmAllocRxHcCh+0x112> @ imm = #0x70
700aa780: 9807         	ldr	r0, [sp, #0x1c]
700aa782: 9900         	ldr	r1, [sp]
700aa784: 6b89         	ldr	r1, [r1, #0x38]
700aa786: 4288         	cmp	r0, r1
700aa788: d332         	blo	0x700aa7f0 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x64
700aa78a: e7ff         	b	0x700aa78c <Udma_rmAllocRxHcCh+0xac> @ imm = #-0x2
700aa78c: 9807         	ldr	r0, [sp, #0x1c]
700aa78e: 9a00         	ldr	r2, [sp]
700aa790: 6b91         	ldr	r1, [r2, #0x38]
700aa792: 6bd2         	ldr	r2, [r2, #0x3c]
700aa794: 4411         	add	r1, r2
700aa796: 4288         	cmp	r0, r1
700aa798: d22a         	bhs	0x700aa7f0 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x54
700aa79a: e7ff         	b	0x700aa79c <Udma_rmAllocRxHcCh+0xbc> @ imm = #-0x2
700aa79c: 9807         	ldr	r0, [sp, #0x1c]
700aa79e: 9900         	ldr	r1, [sp]
700aa7a0: 6b89         	ldr	r1, [r1, #0x38]
700aa7a2: 1a40         	subs	r0, r0, r1
700aa7a4: 9005         	str	r0, [sp, #0x14]
700aa7a6: 9805         	ldr	r0, [sp, #0x14]
700aa7a8: 0940         	lsrs	r0, r0, #0x5
700aa7aa: 9004         	str	r0, [sp, #0x10]
700aa7ac: 9805         	ldr	r0, [sp, #0x14]
700aa7ae: 9904         	ldr	r1, [sp, #0x10]
700aa7b0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa7b4: 9003         	str	r0, [sp, #0xc]
700aa7b6: 9903         	ldr	r1, [sp, #0xc]
700aa7b8: 2001         	movs	r0, #0x1
700aa7ba: 4088         	lsls	r0, r1
700aa7bc: 9002         	str	r0, [sp, #0x8]
700aa7be: 9806         	ldr	r0, [sp, #0x18]
700aa7c0: 9904         	ldr	r1, [sp, #0x10]
700aa7c2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa7c6: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700aa7ca: 9902         	ldr	r1, [sp, #0x8]
700aa7cc: 4008         	ands	r0, r1
700aa7ce: 4288         	cmp	r0, r1
700aa7d0: d10d         	bne	0x700aa7ee <Udma_rmAllocRxHcCh+0x10e> @ imm = #0x1a
700aa7d2: e7ff         	b	0x700aa7d4 <Udma_rmAllocRxHcCh+0xf4> @ imm = #-0x2
700aa7d4: 9a02         	ldr	r2, [sp, #0x8]
700aa7d6: 9806         	ldr	r0, [sp, #0x18]
700aa7d8: 9904         	ldr	r1, [sp, #0x10]
700aa7da: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa7de: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700aa7e2: 4390         	bics	r0, r2
700aa7e4: f8c1 031c    	str.w	r0, [r1, #0x31c]
700aa7e8: 9807         	ldr	r0, [sp, #0x1c]
700aa7ea: 9001         	str	r0, [sp, #0x4]
700aa7ec: e7ff         	b	0x700aa7ee <Udma_rmAllocRxHcCh+0x10e> @ imm = #-0x2
700aa7ee: e7ff         	b	0x700aa7f0 <Udma_rmAllocRxHcCh+0x110> @ imm = #-0x2
700aa7f0: e7ff         	b	0x700aa7f2 <Udma_rmAllocRxHcCh+0x112> @ imm = #-0x2
700aa7f2: 9806         	ldr	r0, [sp, #0x18]
700aa7f4: f500 609f    	add.w	r0, r0, #0x4f8
700aa7f8: f008 ff22    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x8e44
700aa7fc: 9801         	ldr	r0, [sp, #0x4]
700aa7fe: b008         	add	sp, #0x20
700aa800: bd80         	pop	{r7, pc}
		...
700aa80e: 0000         	movs	r0, r0

700aa810 <Udma_rmAllocRxUhcCh>:
700aa810: b580         	push	{r7, lr}
700aa812: b088         	sub	sp, #0x20
700aa814: 9007         	str	r0, [sp, #0x1c]
700aa816: 9106         	str	r1, [sp, #0x18]
700aa818: 2000         	movs	r0, #0x0
700aa81a: f6cf 70ff    	movt	r0, #0xffff
700aa81e: 9001         	str	r0, [sp, #0x4]
700aa820: 9806         	ldr	r0, [sp, #0x18]
700aa822: f500 70ea    	add.w	r0, r0, #0x1d4
700aa826: 9000         	str	r0, [sp]
700aa828: 9806         	ldr	r0, [sp, #0x18]
700aa82a: f500 609f    	add.w	r0, r0, #0x4f8
700aa82e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa832: f007 fe75    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x7cea
700aa836: 9807         	ldr	r0, [sp, #0x1c]
700aa838: 2101         	movs	r1, #0x1
700aa83a: f6cf 71ff    	movt	r1, #0xffff
700aa83e: 4288         	cmp	r0, r1
700aa840: d136         	bne	0x700aa8b0 <Udma_rmAllocRxUhcCh+0xa0> @ imm = #0x6c
700aa842: e7ff         	b	0x700aa844 <Udma_rmAllocRxUhcCh+0x34> @ imm = #-0x2
700aa844: 2000         	movs	r0, #0x0
700aa846: 9005         	str	r0, [sp, #0x14]
700aa848: e7ff         	b	0x700aa84a <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x2
700aa84a: 9805         	ldr	r0, [sp, #0x14]
700aa84c: 9900         	ldr	r1, [sp]
700aa84e: 6b49         	ldr	r1, [r1, #0x34]
700aa850: 4288         	cmp	r0, r1
700aa852: d22c         	bhs	0x700aa8ae <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x58
700aa854: e7ff         	b	0x700aa856 <Udma_rmAllocRxUhcCh+0x46> @ imm = #-0x2
700aa856: 9805         	ldr	r0, [sp, #0x14]
700aa858: 0940         	lsrs	r0, r0, #0x5
700aa85a: 9004         	str	r0, [sp, #0x10]
700aa85c: 9805         	ldr	r0, [sp, #0x14]
700aa85e: 9904         	ldr	r1, [sp, #0x10]
700aa860: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa864: 9003         	str	r0, [sp, #0xc]
700aa866: 9903         	ldr	r1, [sp, #0xc]
700aa868: 2001         	movs	r0, #0x1
700aa86a: 4088         	lsls	r0, r1
700aa86c: 9002         	str	r0, [sp, #0x8]
700aa86e: 9806         	ldr	r0, [sp, #0x18]
700aa870: 9904         	ldr	r1, [sp, #0x10]
700aa872: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa876: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700aa87a: 9902         	ldr	r1, [sp, #0x8]
700aa87c: 4008         	ands	r0, r1
700aa87e: 4288         	cmp	r0, r1
700aa880: d110         	bne	0x700aa8a4 <Udma_rmAllocRxUhcCh+0x94> @ imm = #0x20
700aa882: e7ff         	b	0x700aa884 <Udma_rmAllocRxUhcCh+0x74> @ imm = #-0x2
700aa884: 9a02         	ldr	r2, [sp, #0x8]
700aa886: 9806         	ldr	r0, [sp, #0x18]
700aa888: 9904         	ldr	r1, [sp, #0x10]
700aa88a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa88e: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700aa892: 4390         	bics	r0, r2
700aa894: f8c1 0320    	str.w	r0, [r1, #0x320]
700aa898: 9805         	ldr	r0, [sp, #0x14]
700aa89a: 9900         	ldr	r1, [sp]
700aa89c: 6b09         	ldr	r1, [r1, #0x30]
700aa89e: 4408         	add	r0, r1
700aa8a0: 9001         	str	r0, [sp, #0x4]
700aa8a2: e004         	b	0x700aa8ae <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x8
700aa8a4: e7ff         	b	0x700aa8a6 <Udma_rmAllocRxUhcCh+0x96> @ imm = #-0x2
700aa8a6: 9805         	ldr	r0, [sp, #0x14]
700aa8a8: 3001         	adds	r0, #0x1
700aa8aa: 9005         	str	r0, [sp, #0x14]
700aa8ac: e7cd         	b	0x700aa84a <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x66
700aa8ae: e038         	b	0x700aa922 <Udma_rmAllocRxUhcCh+0x112> @ imm = #0x70
700aa8b0: 9807         	ldr	r0, [sp, #0x1c]
700aa8b2: 9900         	ldr	r1, [sp]
700aa8b4: 6b09         	ldr	r1, [r1, #0x30]
700aa8b6: 4288         	cmp	r0, r1
700aa8b8: d332         	blo	0x700aa920 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x64
700aa8ba: e7ff         	b	0x700aa8bc <Udma_rmAllocRxUhcCh+0xac> @ imm = #-0x2
700aa8bc: 9807         	ldr	r0, [sp, #0x1c]
700aa8be: 9a00         	ldr	r2, [sp]
700aa8c0: 6b11         	ldr	r1, [r2, #0x30]
700aa8c2: 6b52         	ldr	r2, [r2, #0x34]
700aa8c4: 4411         	add	r1, r2
700aa8c6: 4288         	cmp	r0, r1
700aa8c8: d22a         	bhs	0x700aa920 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x54
700aa8ca: e7ff         	b	0x700aa8cc <Udma_rmAllocRxUhcCh+0xbc> @ imm = #-0x2
700aa8cc: 9807         	ldr	r0, [sp, #0x1c]
700aa8ce: 9900         	ldr	r1, [sp]
700aa8d0: 6b09         	ldr	r1, [r1, #0x30]
700aa8d2: 1a40         	subs	r0, r0, r1
700aa8d4: 9005         	str	r0, [sp, #0x14]
700aa8d6: 9805         	ldr	r0, [sp, #0x14]
700aa8d8: 0940         	lsrs	r0, r0, #0x5
700aa8da: 9004         	str	r0, [sp, #0x10]
700aa8dc: 9805         	ldr	r0, [sp, #0x14]
700aa8de: 9904         	ldr	r1, [sp, #0x10]
700aa8e0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa8e4: 9003         	str	r0, [sp, #0xc]
700aa8e6: 9903         	ldr	r1, [sp, #0xc]
700aa8e8: 2001         	movs	r0, #0x1
700aa8ea: 4088         	lsls	r0, r1
700aa8ec: 9002         	str	r0, [sp, #0x8]
700aa8ee: 9806         	ldr	r0, [sp, #0x18]
700aa8f0: 9904         	ldr	r1, [sp, #0x10]
700aa8f2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa8f6: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700aa8fa: 9902         	ldr	r1, [sp, #0x8]
700aa8fc: 4008         	ands	r0, r1
700aa8fe: 4288         	cmp	r0, r1
700aa900: d10d         	bne	0x700aa91e <Udma_rmAllocRxUhcCh+0x10e> @ imm = #0x1a
700aa902: e7ff         	b	0x700aa904 <Udma_rmAllocRxUhcCh+0xf4> @ imm = #-0x2
700aa904: 9a02         	ldr	r2, [sp, #0x8]
700aa906: 9806         	ldr	r0, [sp, #0x18]
700aa908: 9904         	ldr	r1, [sp, #0x10]
700aa90a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa90e: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700aa912: 4390         	bics	r0, r2
700aa914: f8c1 0320    	str.w	r0, [r1, #0x320]
700aa918: 9807         	ldr	r0, [sp, #0x1c]
700aa91a: 9001         	str	r0, [sp, #0x4]
700aa91c: e7ff         	b	0x700aa91e <Udma_rmAllocRxUhcCh+0x10e> @ imm = #-0x2
700aa91e: e7ff         	b	0x700aa920 <Udma_rmAllocRxUhcCh+0x110> @ imm = #-0x2
700aa920: e7ff         	b	0x700aa922 <Udma_rmAllocRxUhcCh+0x112> @ imm = #-0x2
700aa922: 9806         	ldr	r0, [sp, #0x18]
700aa924: f500 609f    	add.w	r0, r0, #0x4f8
700aa928: f008 fe8a    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x8d14
700aa92c: 9801         	ldr	r0, [sp, #0x4]
700aa92e: b008         	add	sp, #0x20
700aa930: bd80         	pop	{r7, pc}
		...
700aa93e: 0000         	movs	r0, r0

700aa940 <Udma_rmAllocTxCh>:
700aa940: b580         	push	{r7, lr}
700aa942: b088         	sub	sp, #0x20
700aa944: 9007         	str	r0, [sp, #0x1c]
700aa946: 9106         	str	r1, [sp, #0x18]
700aa948: 2000         	movs	r0, #0x0
700aa94a: f6cf 70ff    	movt	r0, #0xffff
700aa94e: 9001         	str	r0, [sp, #0x4]
700aa950: 9806         	ldr	r0, [sp, #0x18]
700aa952: f500 70ea    	add.w	r0, r0, #0x1d4
700aa956: 9000         	str	r0, [sp]
700aa958: 9806         	ldr	r0, [sp, #0x18]
700aa95a: f500 609f    	add.w	r0, r0, #0x4f8
700aa95e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa962: f007 fddd    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x7bba
700aa966: 9807         	ldr	r0, [sp, #0x1c]
700aa968: 2101         	movs	r1, #0x1
700aa96a: f6cf 71ff    	movt	r1, #0xffff
700aa96e: 4288         	cmp	r0, r1
700aa970: d136         	bne	0x700aa9e0 <Udma_rmAllocTxCh+0xa0> @ imm = #0x6c
700aa972: e7ff         	b	0x700aa974 <Udma_rmAllocTxCh+0x34> @ imm = #-0x2
700aa974: 2000         	movs	r0, #0x0
700aa976: 9005         	str	r0, [sp, #0x14]
700aa978: e7ff         	b	0x700aa97a <Udma_rmAllocTxCh+0x3a> @ imm = #-0x2
700aa97a: 9805         	ldr	r0, [sp, #0x14]
700aa97c: 9900         	ldr	r1, [sp]
700aa97e: 6ac9         	ldr	r1, [r1, #0x2c]
700aa980: 4288         	cmp	r0, r1
700aa982: d22c         	bhs	0x700aa9de <Udma_rmAllocTxCh+0x9e> @ imm = #0x58
700aa984: e7ff         	b	0x700aa986 <Udma_rmAllocTxCh+0x46> @ imm = #-0x2
700aa986: 9805         	ldr	r0, [sp, #0x14]
700aa988: 0940         	lsrs	r0, r0, #0x5
700aa98a: 9004         	str	r0, [sp, #0x10]
700aa98c: 9805         	ldr	r0, [sp, #0x14]
700aa98e: 9904         	ldr	r1, [sp, #0x10]
700aa990: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa994: 9003         	str	r0, [sp, #0xc]
700aa996: 9903         	ldr	r1, [sp, #0xc]
700aa998: 2001         	movs	r0, #0x1
700aa99a: 4088         	lsls	r0, r1
700aa99c: 9002         	str	r0, [sp, #0x8]
700aa99e: 9806         	ldr	r0, [sp, #0x18]
700aa9a0: 9904         	ldr	r1, [sp, #0x10]
700aa9a2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa9a6: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700aa9aa: 9902         	ldr	r1, [sp, #0x8]
700aa9ac: 4008         	ands	r0, r1
700aa9ae: 4288         	cmp	r0, r1
700aa9b0: d110         	bne	0x700aa9d4 <Udma_rmAllocTxCh+0x94> @ imm = #0x20
700aa9b2: e7ff         	b	0x700aa9b4 <Udma_rmAllocTxCh+0x74> @ imm = #-0x2
700aa9b4: 9a02         	ldr	r2, [sp, #0x8]
700aa9b6: 9806         	ldr	r0, [sp, #0x18]
700aa9b8: 9904         	ldr	r1, [sp, #0x10]
700aa9ba: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa9be: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700aa9c2: 4390         	bics	r0, r2
700aa9c4: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700aa9c8: 9805         	ldr	r0, [sp, #0x14]
700aa9ca: 9900         	ldr	r1, [sp]
700aa9cc: 6a89         	ldr	r1, [r1, #0x28]
700aa9ce: 4408         	add	r0, r1
700aa9d0: 9001         	str	r0, [sp, #0x4]
700aa9d2: e004         	b	0x700aa9de <Udma_rmAllocTxCh+0x9e> @ imm = #0x8
700aa9d4: e7ff         	b	0x700aa9d6 <Udma_rmAllocTxCh+0x96> @ imm = #-0x2
700aa9d6: 9805         	ldr	r0, [sp, #0x14]
700aa9d8: 3001         	adds	r0, #0x1
700aa9da: 9005         	str	r0, [sp, #0x14]
700aa9dc: e7cd         	b	0x700aa97a <Udma_rmAllocTxCh+0x3a> @ imm = #-0x66
700aa9de: e038         	b	0x700aaa52 <Udma_rmAllocTxCh+0x112> @ imm = #0x70
700aa9e0: 9807         	ldr	r0, [sp, #0x1c]
700aa9e2: 9900         	ldr	r1, [sp]
700aa9e4: 6a89         	ldr	r1, [r1, #0x28]
700aa9e6: 4288         	cmp	r0, r1
700aa9e8: d332         	blo	0x700aaa50 <Udma_rmAllocTxCh+0x110> @ imm = #0x64
700aa9ea: e7ff         	b	0x700aa9ec <Udma_rmAllocTxCh+0xac> @ imm = #-0x2
700aa9ec: 9807         	ldr	r0, [sp, #0x1c]
700aa9ee: 9a00         	ldr	r2, [sp]
700aa9f0: 6a91         	ldr	r1, [r2, #0x28]
700aa9f2: 6ad2         	ldr	r2, [r2, #0x2c]
700aa9f4: 4411         	add	r1, r2
700aa9f6: 4288         	cmp	r0, r1
700aa9f8: d22a         	bhs	0x700aaa50 <Udma_rmAllocTxCh+0x110> @ imm = #0x54
700aa9fa: e7ff         	b	0x700aa9fc <Udma_rmAllocTxCh+0xbc> @ imm = #-0x2
700aa9fc: 9807         	ldr	r0, [sp, #0x1c]
700aa9fe: 9900         	ldr	r1, [sp]
700aaa00: 6a89         	ldr	r1, [r1, #0x28]
700aaa02: 1a40         	subs	r0, r0, r1
700aaa04: 9005         	str	r0, [sp, #0x14]
700aaa06: 9805         	ldr	r0, [sp, #0x14]
700aaa08: 0940         	lsrs	r0, r0, #0x5
700aaa0a: 9004         	str	r0, [sp, #0x10]
700aaa0c: 9805         	ldr	r0, [sp, #0x14]
700aaa0e: 9904         	ldr	r1, [sp, #0x10]
700aaa10: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaa14: 9003         	str	r0, [sp, #0xc]
700aaa16: 9903         	ldr	r1, [sp, #0xc]
700aaa18: 2001         	movs	r0, #0x1
700aaa1a: 4088         	lsls	r0, r1
700aaa1c: 9002         	str	r0, [sp, #0x8]
700aaa1e: 9806         	ldr	r0, [sp, #0x18]
700aaa20: 9904         	ldr	r1, [sp, #0x10]
700aaa22: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aaa26: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700aaa2a: 9902         	ldr	r1, [sp, #0x8]
700aaa2c: 4008         	ands	r0, r1
700aaa2e: 4288         	cmp	r0, r1
700aaa30: d10d         	bne	0x700aaa4e <Udma_rmAllocTxCh+0x10e> @ imm = #0x1a
700aaa32: e7ff         	b	0x700aaa34 <Udma_rmAllocTxCh+0xf4> @ imm = #-0x2
700aaa34: 9a02         	ldr	r2, [sp, #0x8]
700aaa36: 9806         	ldr	r0, [sp, #0x18]
700aaa38: 9904         	ldr	r1, [sp, #0x10]
700aaa3a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aaa3e: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700aaa42: 4390         	bics	r0, r2
700aaa44: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700aaa48: 9807         	ldr	r0, [sp, #0x1c]
700aaa4a: 9001         	str	r0, [sp, #0x4]
700aaa4c: e7ff         	b	0x700aaa4e <Udma_rmAllocTxCh+0x10e> @ imm = #-0x2
700aaa4e: e7ff         	b	0x700aaa50 <Udma_rmAllocTxCh+0x110> @ imm = #-0x2
700aaa50: e7ff         	b	0x700aaa52 <Udma_rmAllocTxCh+0x112> @ imm = #-0x2
700aaa52: 9806         	ldr	r0, [sp, #0x18]
700aaa54: f500 609f    	add.w	r0, r0, #0x4f8
700aaa58: f008 fdf2    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x8be4
700aaa5c: 9801         	ldr	r0, [sp, #0x4]
700aaa5e: b008         	add	sp, #0x20
700aaa60: bd80         	pop	{r7, pc}
		...
700aaa6e: 0000         	movs	r0, r0

700aaa70 <Udma_rmAllocTxHcCh>:
700aaa70: b580         	push	{r7, lr}
700aaa72: b088         	sub	sp, #0x20
700aaa74: 9007         	str	r0, [sp, #0x1c]
700aaa76: 9106         	str	r1, [sp, #0x18]
700aaa78: 2000         	movs	r0, #0x0
700aaa7a: f6cf 70ff    	movt	r0, #0xffff
700aaa7e: 9001         	str	r0, [sp, #0x4]
700aaa80: 9806         	ldr	r0, [sp, #0x18]
700aaa82: f500 70ea    	add.w	r0, r0, #0x1d4
700aaa86: 9000         	str	r0, [sp]
700aaa88: 9806         	ldr	r0, [sp, #0x18]
700aaa8a: f500 609f    	add.w	r0, r0, #0x4f8
700aaa8e: f04f 31ff    	mov.w	r1, #0xffffffff
700aaa92: f007 fd45    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x7a8a
700aaa96: 9807         	ldr	r0, [sp, #0x1c]
700aaa98: 2101         	movs	r1, #0x1
700aaa9a: f6cf 71ff    	movt	r1, #0xffff
700aaa9e: 4288         	cmp	r0, r1
700aaaa0: d136         	bne	0x700aab10 <Udma_rmAllocTxHcCh+0xa0> @ imm = #0x6c
700aaaa2: e7ff         	b	0x700aaaa4 <Udma_rmAllocTxHcCh+0x34> @ imm = #-0x2
700aaaa4: 2000         	movs	r0, #0x0
700aaaa6: 9005         	str	r0, [sp, #0x14]
700aaaa8: e7ff         	b	0x700aaaaa <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x2
700aaaaa: 9805         	ldr	r0, [sp, #0x14]
700aaaac: 9900         	ldr	r1, [sp]
700aaaae: 6a49         	ldr	r1, [r1, #0x24]
700aaab0: 4288         	cmp	r0, r1
700aaab2: d22c         	bhs	0x700aab0e <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x58
700aaab4: e7ff         	b	0x700aaab6 <Udma_rmAllocTxHcCh+0x46> @ imm = #-0x2
700aaab6: 9805         	ldr	r0, [sp, #0x14]
700aaab8: 0940         	lsrs	r0, r0, #0x5
700aaaba: 9004         	str	r0, [sp, #0x10]
700aaabc: 9805         	ldr	r0, [sp, #0x14]
700aaabe: 9904         	ldr	r1, [sp, #0x10]
700aaac0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaac4: 9003         	str	r0, [sp, #0xc]
700aaac6: 9903         	ldr	r1, [sp, #0xc]
700aaac8: 2001         	movs	r0, #0x1
700aaaca: 4088         	lsls	r0, r1
700aaacc: 9002         	str	r0, [sp, #0x8]
700aaace: 9806         	ldr	r0, [sp, #0x18]
700aaad0: 9904         	ldr	r1, [sp, #0x10]
700aaad2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aaad6: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700aaada: 9902         	ldr	r1, [sp, #0x8]
700aaadc: 4008         	ands	r0, r1
700aaade: 4288         	cmp	r0, r1
700aaae0: d110         	bne	0x700aab04 <Udma_rmAllocTxHcCh+0x94> @ imm = #0x20
700aaae2: e7ff         	b	0x700aaae4 <Udma_rmAllocTxHcCh+0x74> @ imm = #-0x2
700aaae4: 9a02         	ldr	r2, [sp, #0x8]
700aaae6: 9806         	ldr	r0, [sp, #0x18]
700aaae8: 9904         	ldr	r1, [sp, #0x10]
700aaaea: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aaaee: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700aaaf2: 4390         	bics	r0, r2
700aaaf4: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700aaaf8: 9805         	ldr	r0, [sp, #0x14]
700aaafa: 9900         	ldr	r1, [sp]
700aaafc: 6a09         	ldr	r1, [r1, #0x20]
700aaafe: 4408         	add	r0, r1
700aab00: 9001         	str	r0, [sp, #0x4]
700aab02: e004         	b	0x700aab0e <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x8
700aab04: e7ff         	b	0x700aab06 <Udma_rmAllocTxHcCh+0x96> @ imm = #-0x2
700aab06: 9805         	ldr	r0, [sp, #0x14]
700aab08: 3001         	adds	r0, #0x1
700aab0a: 9005         	str	r0, [sp, #0x14]
700aab0c: e7cd         	b	0x700aaaaa <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x66
700aab0e: e038         	b	0x700aab82 <Udma_rmAllocTxHcCh+0x112> @ imm = #0x70
700aab10: 9807         	ldr	r0, [sp, #0x1c]
700aab12: 9900         	ldr	r1, [sp]
700aab14: 6a09         	ldr	r1, [r1, #0x20]
700aab16: 4288         	cmp	r0, r1
700aab18: d332         	blo	0x700aab80 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x64
700aab1a: e7ff         	b	0x700aab1c <Udma_rmAllocTxHcCh+0xac> @ imm = #-0x2
700aab1c: 9807         	ldr	r0, [sp, #0x1c]
700aab1e: 9a00         	ldr	r2, [sp]
700aab20: 6a11         	ldr	r1, [r2, #0x20]
700aab22: 6a52         	ldr	r2, [r2, #0x24]
700aab24: 4411         	add	r1, r2
700aab26: 4288         	cmp	r0, r1
700aab28: d22a         	bhs	0x700aab80 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x54
700aab2a: e7ff         	b	0x700aab2c <Udma_rmAllocTxHcCh+0xbc> @ imm = #-0x2
700aab2c: 9807         	ldr	r0, [sp, #0x1c]
700aab2e: 9900         	ldr	r1, [sp]
700aab30: 6a09         	ldr	r1, [r1, #0x20]
700aab32: 1a40         	subs	r0, r0, r1
700aab34: 9005         	str	r0, [sp, #0x14]
700aab36: 9805         	ldr	r0, [sp, #0x14]
700aab38: 0940         	lsrs	r0, r0, #0x5
700aab3a: 9004         	str	r0, [sp, #0x10]
700aab3c: 9805         	ldr	r0, [sp, #0x14]
700aab3e: 9904         	ldr	r1, [sp, #0x10]
700aab40: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aab44: 9003         	str	r0, [sp, #0xc]
700aab46: 9903         	ldr	r1, [sp, #0xc]
700aab48: 2001         	movs	r0, #0x1
700aab4a: 4088         	lsls	r0, r1
700aab4c: 9002         	str	r0, [sp, #0x8]
700aab4e: 9806         	ldr	r0, [sp, #0x18]
700aab50: 9904         	ldr	r1, [sp, #0x10]
700aab52: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aab56: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700aab5a: 9902         	ldr	r1, [sp, #0x8]
700aab5c: 4008         	ands	r0, r1
700aab5e: 4288         	cmp	r0, r1
700aab60: d10d         	bne	0x700aab7e <Udma_rmAllocTxHcCh+0x10e> @ imm = #0x1a
700aab62: e7ff         	b	0x700aab64 <Udma_rmAllocTxHcCh+0xf4> @ imm = #-0x2
700aab64: 9a02         	ldr	r2, [sp, #0x8]
700aab66: 9806         	ldr	r0, [sp, #0x18]
700aab68: 9904         	ldr	r1, [sp, #0x10]
700aab6a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aab6e: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700aab72: 4390         	bics	r0, r2
700aab74: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700aab78: 9807         	ldr	r0, [sp, #0x1c]
700aab7a: 9001         	str	r0, [sp, #0x4]
700aab7c: e7ff         	b	0x700aab7e <Udma_rmAllocTxHcCh+0x10e> @ imm = #-0x2
700aab7e: e7ff         	b	0x700aab80 <Udma_rmAllocTxHcCh+0x110> @ imm = #-0x2
700aab80: e7ff         	b	0x700aab82 <Udma_rmAllocTxHcCh+0x112> @ imm = #-0x2
700aab82: 9806         	ldr	r0, [sp, #0x18]
700aab84: f500 609f    	add.w	r0, r0, #0x4f8
700aab88: f008 fd5a    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x8ab4
700aab8c: 9801         	ldr	r0, [sp, #0x4]
700aab8e: b008         	add	sp, #0x20
700aab90: bd80         	pop	{r7, pc}
		...
700aab9e: 0000         	movs	r0, r0

700aaba0 <Udma_rmAllocTxUhcCh>:
700aaba0: b580         	push	{r7, lr}
700aaba2: b088         	sub	sp, #0x20
700aaba4: 9007         	str	r0, [sp, #0x1c]
700aaba6: 9106         	str	r1, [sp, #0x18]
700aaba8: 2000         	movs	r0, #0x0
700aabaa: f6cf 70ff    	movt	r0, #0xffff
700aabae: 9001         	str	r0, [sp, #0x4]
700aabb0: 9806         	ldr	r0, [sp, #0x18]
700aabb2: f500 70ea    	add.w	r0, r0, #0x1d4
700aabb6: 9000         	str	r0, [sp]
700aabb8: 9806         	ldr	r0, [sp, #0x18]
700aabba: f500 609f    	add.w	r0, r0, #0x4f8
700aabbe: f04f 31ff    	mov.w	r1, #0xffffffff
700aabc2: f007 fcad    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x795a
700aabc6: 9807         	ldr	r0, [sp, #0x1c]
700aabc8: 2101         	movs	r1, #0x1
700aabca: f6cf 71ff    	movt	r1, #0xffff
700aabce: 4288         	cmp	r0, r1
700aabd0: d136         	bne	0x700aac40 <Udma_rmAllocTxUhcCh+0xa0> @ imm = #0x6c
700aabd2: e7ff         	b	0x700aabd4 <Udma_rmAllocTxUhcCh+0x34> @ imm = #-0x2
700aabd4: 2000         	movs	r0, #0x0
700aabd6: 9005         	str	r0, [sp, #0x14]
700aabd8: e7ff         	b	0x700aabda <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x2
700aabda: 9805         	ldr	r0, [sp, #0x14]
700aabdc: 9900         	ldr	r1, [sp]
700aabde: 69c9         	ldr	r1, [r1, #0x1c]
700aabe0: 4288         	cmp	r0, r1
700aabe2: d22c         	bhs	0x700aac3e <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x58
700aabe4: e7ff         	b	0x700aabe6 <Udma_rmAllocTxUhcCh+0x46> @ imm = #-0x2
700aabe6: 9805         	ldr	r0, [sp, #0x14]
700aabe8: 0940         	lsrs	r0, r0, #0x5
700aabea: 9004         	str	r0, [sp, #0x10]
700aabec: 9805         	ldr	r0, [sp, #0x14]
700aabee: 9904         	ldr	r1, [sp, #0x10]
700aabf0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aabf4: 9003         	str	r0, [sp, #0xc]
700aabf6: 9903         	ldr	r1, [sp, #0xc]
700aabf8: 2001         	movs	r0, #0x1
700aabfa: 4088         	lsls	r0, r1
700aabfc: 9002         	str	r0, [sp, #0x8]
700aabfe: 9806         	ldr	r0, [sp, #0x18]
700aac00: 9904         	ldr	r1, [sp, #0x10]
700aac02: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aac06: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700aac0a: 9902         	ldr	r1, [sp, #0x8]
700aac0c: 4008         	ands	r0, r1
700aac0e: 4288         	cmp	r0, r1
700aac10: d110         	bne	0x700aac34 <Udma_rmAllocTxUhcCh+0x94> @ imm = #0x20
700aac12: e7ff         	b	0x700aac14 <Udma_rmAllocTxUhcCh+0x74> @ imm = #-0x2
700aac14: 9a02         	ldr	r2, [sp, #0x8]
700aac16: 9806         	ldr	r0, [sp, #0x18]
700aac18: 9904         	ldr	r1, [sp, #0x10]
700aac1a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aac1e: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700aac22: 4390         	bics	r0, r2
700aac24: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700aac28: 9805         	ldr	r0, [sp, #0x14]
700aac2a: 9900         	ldr	r1, [sp]
700aac2c: 6989         	ldr	r1, [r1, #0x18]
700aac2e: 4408         	add	r0, r1
700aac30: 9001         	str	r0, [sp, #0x4]
700aac32: e004         	b	0x700aac3e <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x8
700aac34: e7ff         	b	0x700aac36 <Udma_rmAllocTxUhcCh+0x96> @ imm = #-0x2
700aac36: 9805         	ldr	r0, [sp, #0x14]
700aac38: 3001         	adds	r0, #0x1
700aac3a: 9005         	str	r0, [sp, #0x14]
700aac3c: e7cd         	b	0x700aabda <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x66
700aac3e: e038         	b	0x700aacb2 <Udma_rmAllocTxUhcCh+0x112> @ imm = #0x70
700aac40: 9807         	ldr	r0, [sp, #0x1c]
700aac42: 9900         	ldr	r1, [sp]
700aac44: 6989         	ldr	r1, [r1, #0x18]
700aac46: 4288         	cmp	r0, r1
700aac48: d332         	blo	0x700aacb0 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x64
700aac4a: e7ff         	b	0x700aac4c <Udma_rmAllocTxUhcCh+0xac> @ imm = #-0x2
700aac4c: 9807         	ldr	r0, [sp, #0x1c]
700aac4e: 9a00         	ldr	r2, [sp]
700aac50: 6991         	ldr	r1, [r2, #0x18]
700aac52: 69d2         	ldr	r2, [r2, #0x1c]
700aac54: 4411         	add	r1, r2
700aac56: 4288         	cmp	r0, r1
700aac58: d22a         	bhs	0x700aacb0 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x54
700aac5a: e7ff         	b	0x700aac5c <Udma_rmAllocTxUhcCh+0xbc> @ imm = #-0x2
700aac5c: 9807         	ldr	r0, [sp, #0x1c]
700aac5e: 9900         	ldr	r1, [sp]
700aac60: 6989         	ldr	r1, [r1, #0x18]
700aac62: 1a40         	subs	r0, r0, r1
700aac64: 9005         	str	r0, [sp, #0x14]
700aac66: 9805         	ldr	r0, [sp, #0x14]
700aac68: 0940         	lsrs	r0, r0, #0x5
700aac6a: 9004         	str	r0, [sp, #0x10]
700aac6c: 9805         	ldr	r0, [sp, #0x14]
700aac6e: 9904         	ldr	r1, [sp, #0x10]
700aac70: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aac74: 9003         	str	r0, [sp, #0xc]
700aac76: 9903         	ldr	r1, [sp, #0xc]
700aac78: 2001         	movs	r0, #0x1
700aac7a: 4088         	lsls	r0, r1
700aac7c: 9002         	str	r0, [sp, #0x8]
700aac7e: 9806         	ldr	r0, [sp, #0x18]
700aac80: 9904         	ldr	r1, [sp, #0x10]
700aac82: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aac86: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700aac8a: 9902         	ldr	r1, [sp, #0x8]
700aac8c: 4008         	ands	r0, r1
700aac8e: 4288         	cmp	r0, r1
700aac90: d10d         	bne	0x700aacae <Udma_rmAllocTxUhcCh+0x10e> @ imm = #0x1a
700aac92: e7ff         	b	0x700aac94 <Udma_rmAllocTxUhcCh+0xf4> @ imm = #-0x2
700aac94: 9a02         	ldr	r2, [sp, #0x8]
700aac96: 9806         	ldr	r0, [sp, #0x18]
700aac98: 9904         	ldr	r1, [sp, #0x10]
700aac9a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aac9e: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700aaca2: 4390         	bics	r0, r2
700aaca4: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700aaca8: 9807         	ldr	r0, [sp, #0x1c]
700aacaa: 9001         	str	r0, [sp, #0x4]
700aacac: e7ff         	b	0x700aacae <Udma_rmAllocTxUhcCh+0x10e> @ imm = #-0x2
700aacae: e7ff         	b	0x700aacb0 <Udma_rmAllocTxUhcCh+0x110> @ imm = #-0x2
700aacb0: e7ff         	b	0x700aacb2 <Udma_rmAllocTxUhcCh+0x112> @ imm = #-0x2
700aacb2: 9806         	ldr	r0, [sp, #0x18]
700aacb4: f500 609f    	add.w	r0, r0, #0x4f8
700aacb8: f008 fcc2    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x8984
700aacbc: 9801         	ldr	r0, [sp, #0x4]
700aacbe: b008         	add	sp, #0x20
700aacc0: bd80         	pop	{r7, pc}
		...
700aacce: 0000         	movs	r0, r0

700aacd0 <UART_udmaInitRxCh>:
700aacd0: b580         	push	{r7, lr}
700aacd2: b0be         	sub	sp, #0xf8
700aacd4: 903d         	str	r0, [sp, #0xf4]
700aacd6: 913c         	str	r1, [sp, #0xf0]
700aacd8: 200a         	movs	r0, #0xa
700aacda: 903a         	str	r0, [sp, #0xe8]
700aacdc: 993a         	ldr	r1, [sp, #0xe8]
700aacde: a821         	add	r0, sp, #0x84
700aace0: f006 fce6    	bl	0x700b16b0 <UdmaChPrms_init> @ imm = #0x69cc
700aace4: 983d         	ldr	r0, [sp, #0xf4]
700aace6: 6840         	ldr	r0, [r0, #0x4]
700aace8: 6c00         	ldr	r0, [r0, #0x40]
700aacea: 9022         	str	r0, [sp, #0x88]
700aacec: 983c         	ldr	r0, [sp, #0xf0]
700aacee: 6a80         	ldr	r0, [r0, #0x28]
700aacf0: 9025         	str	r0, [sp, #0x94]
700aacf2: 983c         	ldr	r0, [sp, #0xf0]
700aacf4: 6b00         	ldr	r0, [r0, #0x30]
700aacf6: 9026         	str	r0, [sp, #0x98]
700aacf8: 983c         	ldr	r0, [sp, #0xf0]
700aacfa: 6b40         	ldr	r0, [r0, #0x34]
700aacfc: 9028         	str	r0, [sp, #0xa0]
700aacfe: 983c         	ldr	r0, [sp, #0xf0]
700aad00: 6bc0         	ldr	r0, [r0, #0x3c]
700aad02: 2801         	cmp	r0, #0x1
700aad04: d10a         	bne	0x700aad1c <UART_udmaInitRxCh+0x4c> @ imm = #0x14
700aad06: e7ff         	b	0x700aad08 <UART_udmaInitRxCh+0x38> @ imm = #-0x2
700aad08: 983c         	ldr	r0, [sp, #0xf0]
700aad0a: 6ac0         	ldr	r0, [r0, #0x2c]
700aad0c: 902c         	str	r0, [sp, #0xb0]
700aad0e: 983c         	ldr	r0, [sp, #0xf0]
700aad10: 6b00         	ldr	r0, [r0, #0x30]
700aad12: 902d         	str	r0, [sp, #0xb4]
700aad14: 983c         	ldr	r0, [sp, #0xf0]
700aad16: 6b40         	ldr	r0, [r0, #0x34]
700aad18: 902f         	str	r0, [sp, #0xbc]
700aad1a: e7ff         	b	0x700aad1c <UART_udmaInitRxCh+0x4c> @ imm = #-0x2
700aad1c: 983c         	ldr	r0, [sp, #0xf0]
700aad1e: 6880         	ldr	r0, [r0, #0x8]
700aad20: 9006         	str	r0, [sp, #0x18]
700aad22: 983c         	ldr	r0, [sp, #0xf0]
700aad24: 6800         	ldr	r0, [r0]
700aad26: 9007         	str	r0, [sp, #0x1c]
700aad28: 9807         	ldr	r0, [sp, #0x1c]
700aad2a: 9906         	ldr	r1, [sp, #0x18]
700aad2c: 9a3a         	ldr	r2, [sp, #0xe8]
700aad2e: ab21         	add	r3, sp, #0x84
700aad30: f7fd fa2e    	bl	0x700a8190 <Udma_chOpen> @ imm = #-0x2ba4
700aad34: 903b         	str	r0, [sp, #0xec]
700aad36: 983b         	ldr	r0, [sp, #0xec]
700aad38: fab0 f080    	clz	r0, r0
700aad3c: 0940         	lsrs	r0, r0, #0x5
700aad3e: f647 118c    	movw	r1, #0x798c
700aad42: f2c7 010b    	movt	r1, #0x700b
700aad46: 9103         	str	r1, [sp, #0xc]
700aad48: 466a         	mov	r2, sp
700aad4a: 6011         	str	r1, [r2]
700aad4c: f247 6101    	movw	r1, #0x7601
700aad50: f2c7 010b    	movt	r1, #0x700b
700aad54: 9104         	str	r1, [sp, #0x10]
700aad56: f647 12d6    	movw	r2, #0x79d6
700aad5a: f2c7 020b    	movt	r2, #0x700b
700aad5e: 9205         	str	r2, [sp, #0x14]
700aad60: 2366         	movs	r3, #0x66
700aad62: f005 fef5    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x5dea
700aad66: 993a         	ldr	r1, [sp, #0xe8]
700aad68: a81a         	add	r0, sp, #0x68
700aad6a: 9001         	str	r0, [sp, #0x4]
700aad6c: f003 fa38    	bl	0x700ae1e0 <UdmaChRxPrms_init> @ imm = #0x3470
700aad70: 9901         	ldr	r1, [sp, #0x4]
700aad72: 9806         	ldr	r0, [sp, #0x18]
700aad74: f7f9 fa6c    	bl	0x700a4250 <Udma_chConfigRx> @ imm = #-0x6b28
700aad78: 9b03         	ldr	r3, [sp, #0xc]
700aad7a: 9904         	ldr	r1, [sp, #0x10]
700aad7c: 9a05         	ldr	r2, [sp, #0x14]
700aad7e: 903b         	str	r0, [sp, #0xec]
700aad80: 983b         	ldr	r0, [sp, #0xec]
700aad82: fab0 f080    	clz	r0, r0
700aad86: 0940         	lsrs	r0, r0, #0x5
700aad88: 46ec         	mov	r12, sp
700aad8a: f8cc 3000    	str.w	r3, [r12]
700aad8e: 236b         	movs	r3, #0x6b
700aad90: f005 fede    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x5dbc
700aad94: 983c         	ldr	r0, [sp, #0xf0]
700aad96: 6900         	ldr	r0, [r0, #0x10]
700aad98: 9019         	str	r0, [sp, #0x64]
700aad9a: a808         	add	r0, sp, #0x20
700aad9c: 9002         	str	r0, [sp, #0x8]
700aad9e: f007 f837    	bl	0x700b1e10 <UdmaEventPrms_init> @ imm = #0x706e
700aada2: 2001         	movs	r0, #0x1
700aada4: 9008         	str	r0, [sp, #0x20]
700aada6: 2002         	movs	r0, #0x2
700aada8: 9009         	str	r0, [sp, #0x24]
700aadaa: 9806         	ldr	r0, [sp, #0x18]
700aadac: 900a         	str	r0, [sp, #0x28]
700aadae: 9807         	ldr	r0, [sp, #0x1c]
700aadb0: f007 ff6e    	bl	0x700b2c90 <Udma_eventGetGlobalHandle> @ imm = #0x7edc
700aadb4: 9a02         	ldr	r2, [sp, #0x8]
700aadb6: 900c         	str	r0, [sp, #0x30]
700aadb8: f24f 7081    	movw	r0, #0xf781
700aadbc: f2c7 000a    	movt	r0, #0x700a
700aadc0: 900d         	str	r0, [sp, #0x34]
700aadc2: 983d         	ldr	r0, [sp, #0xf4]
700aadc4: 900f         	str	r0, [sp, #0x3c]
700aadc6: 9807         	ldr	r0, [sp, #0x1c]
700aadc8: 9919         	ldr	r1, [sp, #0x64]
700aadca: f7fa f921    	bl	0x700a5010 <Udma_eventRegister> @ imm = #-0x5dbe
700aadce: 9b03         	ldr	r3, [sp, #0xc]
700aadd0: 9904         	ldr	r1, [sp, #0x10]
700aadd2: 9a05         	ldr	r2, [sp, #0x14]
700aadd4: 903b         	str	r0, [sp, #0xec]
700aadd6: 983b         	ldr	r0, [sp, #0xec]
700aadd8: fab0 f080    	clz	r0, r0
700aaddc: 0940         	lsrs	r0, r0, #0x5
700aadde: 46ec         	mov	r12, sp
700aade0: f8cc 3000    	str.w	r3, [r12]
700aade4: 2377         	movs	r3, #0x77
700aade6: f005 feb3    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x5d66
700aadea: 983b         	ldr	r0, [sp, #0xec]
700aadec: b03e         	add	sp, #0xf8
700aadee: bd80         	pop	{r7, pc}

700aadf0 <Sciclient_rmIaValidateEvt>:
700aadf0: b580         	push	{r7, lr}
700aadf2: b086         	sub	sp, #0x18
700aadf4: 4684         	mov	r12, r0
700aadf6: 9808         	ldr	r0, [sp, #0x20]
700aadf8: f8cd c014    	str.w	r12, [sp, #0x14]
700aadfc: f8ad 1012    	strh.w	r1, [sp, #0x12]
700aae00: f8ad 2010    	strh.w	r2, [sp, #0x10]
700aae04: f88d 300f    	strb.w	r3, [sp, #0xf]
700aae08: f88d 000e    	strb.w	r0, [sp, #0xe]
700aae0c: 2000         	movs	r0, #0x0
700aae0e: 9002         	str	r0, [sp, #0x8]
700aae10: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700aae14: 9905         	ldr	r1, [sp, #0x14]
700aae16: 8949         	ldrh	r1, [r1, #0xa]
700aae18: 4288         	cmp	r0, r1
700aae1a: db04         	blt	0x700aae26 <Sciclient_rmIaValidateEvt+0x36> @ imm = #0x8
700aae1c: e7ff         	b	0x700aae1e <Sciclient_rmIaValidateEvt+0x2e> @ imm = #-0x2
700aae1e: f06f 0001    	mvn	r0, #0x1
700aae22: 9002         	str	r0, [sp, #0x8]
700aae24: e7ff         	b	0x700aae26 <Sciclient_rmIaValidateEvt+0x36> @ imm = #-0x2
700aae26: 9802         	ldr	r0, [sp, #0x8]
700aae28: 2800         	cmp	r0, #0x0
700aae2a: d16d         	bne	0x700aaf08 <Sciclient_rmIaValidateEvt+0x118> @ imm = #0xda
700aae2c: e7ff         	b	0x700aae2e <Sciclient_rmIaValidateEvt+0x3e> @ imm = #-0x2
700aae2e: 9805         	ldr	r0, [sp, #0x14]
700aae30: 6840         	ldr	r0, [r0, #0x4]
700aae32: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700aae36: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700aae3a: 9001         	str	r0, [sp, #0x4]
700aae3c: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700aae40: 07c0         	lsls	r0, r0, #0x1f
700aae42: 2800         	cmp	r0, #0x0
700aae44: d047         	beq	0x700aaed6 <Sciclient_rmIaValidateEvt+0xe6> @ imm = #0x8e
700aae46: e7ff         	b	0x700aae48 <Sciclient_rmIaValidateEvt+0x58> @ imm = #-0x2
700aae48: 9801         	ldr	r0, [sp, #0x4]
700aae4a: f64f 7100    	movw	r1, #0xff00
700aae4e: f2c0 0101    	movt	r1, #0x1
700aae52: 2208         	movs	r2, #0x8
700aae54: f009 fdc4    	bl	0x700b49e0 <CSL_REG32_FEXT_RAW> @ imm = #0x9b88
700aae58: f8ad 0002    	strh.w	r0, [sp, #0x2]
700aae5c: 9801         	ldr	r0, [sp, #0x4]
700aae5e: 213f         	movs	r1, #0x3f
700aae60: 2200         	movs	r2, #0x0
700aae62: f009 fdbd    	bl	0x700b49e0 <CSL_REG32_FEXT_RAW> @ imm = #0x9b7a
700aae66: f8ad 0000    	strh.w	r0, [sp]
700aae6a: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aae6e: b9f0         	cbnz	r0, 0x700aaeae <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x3c
700aae70: e7ff         	b	0x700aae72 <Sciclient_rmIaValidateEvt+0x82> @ imm = #-0x2
700aae72: f8bd 0000    	ldrh.w	r0, [sp]
700aae76: b9d0         	cbnz	r0, 0x700aaeae <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x34
700aae78: e7ff         	b	0x700aae7a <Sciclient_rmIaValidateEvt+0x8a> @ imm = #-0x2
700aae7a: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700aae7e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700aae82: 4288         	cmp	r0, r1
700aae84: d012         	beq	0x700aaeac <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x24
700aae86: e7ff         	b	0x700aae88 <Sciclient_rmIaValidateEvt+0x98> @ imm = #-0x2
700aae88: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700aae8c: f8bd 1000    	ldrh.w	r1, [sp]
700aae90: 4288         	cmp	r0, r1
700aae92: d00b         	beq	0x700aaeac <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x16
700aae94: e7ff         	b	0x700aae96 <Sciclient_rmIaValidateEvt+0xa6> @ imm = #-0x2
700aae96: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700aae9a: 9905         	ldr	r1, [sp, #0x14]
700aae9c: 8a89         	ldrh	r1, [r1, #0x14]
700aae9e: 4288         	cmp	r0, r1
700aaea0: d004         	beq	0x700aaeac <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x8
700aaea2: e7ff         	b	0x700aaea4 <Sciclient_rmIaValidateEvt+0xb4> @ imm = #-0x2
700aaea4: f06f 0001    	mvn	r0, #0x1
700aaea8: 9002         	str	r0, [sp, #0x8]
700aaeaa: e7ff         	b	0x700aaeac <Sciclient_rmIaValidateEvt+0xbc> @ imm = #-0x2
700aaeac: e012         	b	0x700aaed4 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #0x24
700aaeae: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700aaeb2: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700aaeb6: 4288         	cmp	r0, r1
700aaeb8: d00b         	beq	0x700aaed2 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x16
700aaeba: e7ff         	b	0x700aaebc <Sciclient_rmIaValidateEvt+0xcc> @ imm = #-0x2
700aaebc: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700aaec0: f8bd 1000    	ldrh.w	r1, [sp]
700aaec4: 4288         	cmp	r0, r1
700aaec6: d004         	beq	0x700aaed2 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x8
700aaec8: e7ff         	b	0x700aaeca <Sciclient_rmIaValidateEvt+0xda> @ imm = #-0x2
700aaeca: f06f 0001    	mvn	r0, #0x1
700aaece: 9002         	str	r0, [sp, #0x8]
700aaed0: e7ff         	b	0x700aaed2 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #-0x2
700aaed2: e7ff         	b	0x700aaed4 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #-0x2
700aaed4: e017         	b	0x700aaf06 <Sciclient_rmIaValidateEvt+0x116> @ imm = #0x2e
700aaed6: 9801         	ldr	r0, [sp, #0x4]
700aaed8: f00a fad2    	bl	0x700b5480 <CSL_REG32_RD_RAW> @ imm = #0xa5a4
700aaedc: b138         	cbz	r0, 0x700aaeee <Sciclient_rmIaValidateEvt+0xfe> @ imm = #0xe
700aaede: e7ff         	b	0x700aaee0 <Sciclient_rmIaValidateEvt+0xf0> @ imm = #-0x2
700aaee0: 9805         	ldr	r0, [sp, #0x14]
700aaee2: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700aaee6: f005 f83b    	bl	0x700aff60 <Sciclient_rmIaEvtRomMapped> @ imm = #0x5076
700aaeea: b138         	cbz	r0, 0x700aaefc <Sciclient_rmIaValidateEvt+0x10c> @ imm = #0xe
700aaeec: e7ff         	b	0x700aaeee <Sciclient_rmIaValidateEvt+0xfe> @ imm = #-0x2
700aaeee: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700aaef2: 9905         	ldr	r1, [sp, #0x14]
700aaef4: 8a89         	ldrh	r1, [r1, #0x14]
700aaef6: 4288         	cmp	r0, r1
700aaef8: d104         	bne	0x700aaf04 <Sciclient_rmIaValidateEvt+0x114> @ imm = #0x8
700aaefa: e7ff         	b	0x700aaefc <Sciclient_rmIaValidateEvt+0x10c> @ imm = #-0x2
700aaefc: f06f 0001    	mvn	r0, #0x1
700aaf00: 9002         	str	r0, [sp, #0x8]
700aaf02: e7ff         	b	0x700aaf04 <Sciclient_rmIaValidateEvt+0x114> @ imm = #-0x2
700aaf04: e7ff         	b	0x700aaf06 <Sciclient_rmIaValidateEvt+0x116> @ imm = #-0x2
700aaf06: e7ff         	b	0x700aaf08 <Sciclient_rmIaValidateEvt+0x118> @ imm = #-0x2
700aaf08: 9802         	ldr	r0, [sp, #0x8]
700aaf0a: b006         	add	sp, #0x18
700aaf0c: bd80         	pop	{r7, pc}
700aaf0e: 0000         	movs	r0, r0

700aaf10 <Sciclient_rmIrqVintAdd>:
700aaf10: b580         	push	{r7, lr}
700aaf12: b08c         	sub	sp, #0x30
700aaf14: 900b         	str	r0, [sp, #0x2c]
700aaf16: 2000         	movs	r0, #0x0
700aaf18: 900a         	str	r0, [sp, #0x28]
700aaf1a: f88d 0026    	strb.w	r0, [sp, #0x26]
700aaf1e: f88d 0025    	strb.w	r0, [sp, #0x25]
700aaf22: 9008         	str	r0, [sp, #0x20]
700aaf24: 980b         	ldr	r0, [sp, #0x2c]
700aaf26: f10d 0127    	add.w	r1, sp, #0x27
700aaf2a: f002 fd39    	bl	0x700ad9a0 <Sciclient_rmIrqIsVintRouteSet> @ imm = #0x2a72
700aaf2e: 900a         	str	r0, [sp, #0x28]
700aaf30: 980a         	ldr	r0, [sp, #0x28]
700aaf32: b9a0         	cbnz	r0, 0x700aaf5e <Sciclient_rmIrqVintAdd+0x4e> @ imm = #0x28
700aaf34: e7ff         	b	0x700aaf36 <Sciclient_rmIrqVintAdd+0x26> @ imm = #-0x2
700aaf36: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700aaf3a: 07c0         	lsls	r0, r0, #0x1f
700aaf3c: b930         	cbnz	r0, 0x700aaf4c <Sciclient_rmIrqVintAdd+0x3c> @ imm = #0xc
700aaf3e: e7ff         	b	0x700aaf40 <Sciclient_rmIrqVintAdd+0x30> @ imm = #-0x2
700aaf40: 980b         	ldr	r0, [sp, #0x2c]
700aaf42: 6800         	ldr	r0, [r0]
700aaf44: f006 fc94    	bl	0x700b1870 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x6928
700aaf48: b120         	cbz	r0, 0x700aaf54 <Sciclient_rmIrqVintAdd+0x44> @ imm = #0x8
700aaf4a: e7ff         	b	0x700aaf4c <Sciclient_rmIrqVintAdd+0x3c> @ imm = #-0x2
700aaf4c: 2001         	movs	r0, #0x1
700aaf4e: f88d 0026    	strb.w	r0, [sp, #0x26]
700aaf52: e003         	b	0x700aaf5c <Sciclient_rmIrqVintAdd+0x4c> @ imm = #0x6
700aaf54: 2001         	movs	r0, #0x1
700aaf56: f88d 0025    	strb.w	r0, [sp, #0x25]
700aaf5a: e7ff         	b	0x700aaf5c <Sciclient_rmIrqVintAdd+0x4c> @ imm = #-0x2
700aaf5c: e7ff         	b	0x700aaf5e <Sciclient_rmIrqVintAdd+0x4e> @ imm = #-0x2
700aaf5e: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700aaf62: 07c0         	lsls	r0, r0, #0x1f
700aaf64: 2800         	cmp	r0, #0x0
700aaf66: d04c         	beq	0x700ab002 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #0x98
700aaf68: e7ff         	b	0x700aaf6a <Sciclient_rmIrqVintAdd+0x5a> @ imm = #-0x2
700aaf6a: 203c         	movs	r0, #0x3c
700aaf6c: f2c8 0000    	movt	r0, #0x8000
700aaf70: 9003         	str	r0, [sp, #0xc]
700aaf72: 980b         	ldr	r0, [sp, #0x2c]
700aaf74: 7900         	ldrb	r0, [r0, #0x4]
700aaf76: f88d 001f    	strb.w	r0, [sp, #0x1f]
700aaf7a: 980b         	ldr	r0, [sp, #0x2c]
700aaf7c: 88c0         	ldrh	r0, [r0, #0x6]
700aaf7e: f8ad 0010    	strh.w	r0, [sp, #0x10]
700aaf82: 980b         	ldr	r0, [sp, #0x2c]
700aaf84: 8900         	ldrh	r0, [r0, #0x8]
700aaf86: f8ad 0012    	strh.w	r0, [sp, #0x12]
700aaf8a: 980b         	ldr	r0, [sp, #0x2c]
700aaf8c: 8a00         	ldrh	r0, [r0, #0x10]
700aaf8e: f8ad 0018    	strh.w	r0, [sp, #0x18]
700aaf92: 980b         	ldr	r0, [sp, #0x2c]
700aaf94: 8a40         	ldrh	r0, [r0, #0x12]
700aaf96: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700aaf9a: 980b         	ldr	r0, [sp, #0x2c]
700aaf9c: 89c0         	ldrh	r0, [r0, #0xe]
700aaf9e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700aafa2: 980b         	ldr	r0, [sp, #0x2c]
700aafa4: 7d00         	ldrb	r0, [r0, #0x14]
700aafa6: f88d 001e    	strb.w	r0, [sp, #0x1e]
700aafaa: 980b         	ldr	r0, [sp, #0x2c]
700aafac: 6981         	ldr	r1, [r0, #0x18]
700aafae: a801         	add	r0, sp, #0x4
700aafb0: f04f 32ff    	mov.w	r2, #0xffffffff
700aafb4: f007 fc04    	bl	0x700b27c0 <Sciclient_rmIrqSetRaw> @ imm = #0x7808
700aafb8: 900a         	str	r0, [sp, #0x28]
700aafba: 980a         	ldr	r0, [sp, #0x28]
700aafbc: bb00         	cbnz	r0, 0x700ab000 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #0x40
700aafbe: e7ff         	b	0x700aafc0 <Sciclient_rmIrqVintAdd+0xb0> @ imm = #-0x2
700aafc0: 980b         	ldr	r0, [sp, #0x2c]
700aafc2: 8a00         	ldrh	r0, [r0, #0x10]
700aafc4: f007 fa4c    	bl	0x700b2460 <Sciclient_rmIaGetInst> @ imm = #0x7498
700aafc8: 9008         	str	r0, [sp, #0x20]
700aafca: 9808         	ldr	r0, [sp, #0x20]
700aafcc: b1b8         	cbz	r0, 0x700aaffe <Sciclient_rmIrqVintAdd+0xee> @ imm = #0x2e
700aafce: e7ff         	b	0x700aafd0 <Sciclient_rmIrqVintAdd+0xc0> @ imm = #-0x2
700aafd0: 9808         	ldr	r0, [sp, #0x20]
700aafd2: 6901         	ldr	r1, [r0, #0x10]
700aafd4: 980b         	ldr	r0, [sp, #0x2c]
700aafd6: 8a42         	ldrh	r2, [r0, #0x12]
700aafd8: 5c88         	ldrb	r0, [r1, r2]
700aafda: 3001         	adds	r0, #0x1
700aafdc: 5488         	strb	r0, [r1, r2]
700aafde: 980b         	ldr	r0, [sp, #0x2c]
700aafe0: 8a40         	ldrh	r0, [r0, #0x12]
700aafe2: b958         	cbnz	r0, 0x700aaffc <Sciclient_rmIrqVintAdd+0xec> @ imm = #0x16
700aafe4: e7ff         	b	0x700aafe6 <Sciclient_rmIrqVintAdd+0xd6> @ imm = #-0x2
700aafe6: 980b         	ldr	r0, [sp, #0x2c]
700aafe8: 7d00         	ldrb	r0, [r0, #0x14]
700aafea: b938         	cbnz	r0, 0x700aaffc <Sciclient_rmIrqVintAdd+0xec> @ imm = #0xe
700aafec: e7ff         	b	0x700aafee <Sciclient_rmIrqVintAdd+0xde> @ imm = #-0x2
700aafee: 980b         	ldr	r0, [sp, #0x2c]
700aaff0: 89c0         	ldrh	r0, [r0, #0xe]
700aaff2: 9908         	ldr	r1, [sp, #0x20]
700aaff4: 890a         	ldrh	r2, [r1, #0x8]
700aaff6: 1a80         	subs	r0, r0, r2
700aaff8: 8288         	strh	r0, [r1, #0x14]
700aaffa: e7ff         	b	0x700aaffc <Sciclient_rmIrqVintAdd+0xec> @ imm = #-0x2
700aaffc: e7ff         	b	0x700aaffe <Sciclient_rmIrqVintAdd+0xee> @ imm = #-0x2
700aaffe: e7ff         	b	0x700ab000 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #-0x2
700ab000: e7ff         	b	0x700ab002 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #-0x2
700ab002: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700ab006: 07c0         	lsls	r0, r0, #0x1f
700ab008: b170         	cbz	r0, 0x700ab028 <Sciclient_rmIrqVintAdd+0x118> @ imm = #0x1c
700ab00a: e7ff         	b	0x700ab00c <Sciclient_rmIrqVintAdd+0xfc> @ imm = #-0x2
700ab00c: 980b         	ldr	r0, [sp, #0x2c]
700ab00e: f7f9 fa57    	bl	0x700a44c0 <Sciclient_rmIrqFindRoute> @ imm = #-0x6b52
700ab012: 900a         	str	r0, [sp, #0x28]
700ab014: 980a         	ldr	r0, [sp, #0x28]
700ab016: b930         	cbnz	r0, 0x700ab026 <Sciclient_rmIrqVintAdd+0x116> @ imm = #0xc
700ab018: e7ff         	b	0x700ab01a <Sciclient_rmIrqVintAdd+0x10a> @ imm = #-0x2
700ab01a: 980b         	ldr	r0, [sp, #0x2c]
700ab01c: 2101         	movs	r1, #0x1
700ab01e: f7fc fb6f    	bl	0x700a7700 <Sciclient_rmIrqProgramRoute> @ imm = #-0x3922
700ab022: 900a         	str	r0, [sp, #0x28]
700ab024: e7ff         	b	0x700ab026 <Sciclient_rmIrqVintAdd+0x116> @ imm = #-0x2
700ab026: e7ff         	b	0x700ab028 <Sciclient_rmIrqVintAdd+0x118> @ imm = #-0x2
700ab028: 980a         	ldr	r0, [sp, #0x28]
700ab02a: b00c         	add	sp, #0x30
700ab02c: bd80         	pop	{r7, pc}
700ab02e: 0000         	movs	r0, r0

700ab030 <UART_udmaIsrTx>:
700ab030: b580         	push	{r7, lr}
700ab032: b090         	sub	sp, #0x40
700ab034: 900f         	str	r0, [sp, #0x3c]
700ab036: 910e         	str	r1, [sp, #0x38]
700ab038: 920d         	str	r2, [sp, #0x34]
700ab03a: 2000         	movs	r0, #0x0
700ab03c: 9004         	str	r0, [sp, #0x10]
700ab03e: 980d         	ldr	r0, [sp, #0x34]
700ab040: 2800         	cmp	r0, #0x0
700ab042: f000 8081    	beq.w	0x700ab148 <UART_udmaIsrTx+0x118> @ imm = #0x102
700ab046: e7ff         	b	0x700ab048 <UART_udmaIsrTx+0x18> @ imm = #-0x2
700ab048: 980d         	ldr	r0, [sp, #0x34]
700ab04a: 9006         	str	r0, [sp, #0x18]
700ab04c: 9806         	ldr	r0, [sp, #0x18]
700ab04e: 6840         	ldr	r0, [r0, #0x4]
700ab050: 9005         	str	r0, [sp, #0x14]
700ab052: 9806         	ldr	r0, [sp, #0x18]
700ab054: 6840         	ldr	r0, [r0, #0x4]
700ab056: 6cc0         	ldr	r0, [r0, #0x4c]
700ab058: 9007         	str	r0, [sp, #0x1c]
700ab05a: 9807         	ldr	r0, [sp, #0x1c]
700ab05c: 6840         	ldr	r0, [r0, #0x4]
700ab05e: 9008         	str	r0, [sp, #0x20]
700ab060: 980e         	ldr	r0, [sp, #0x38]
700ab062: 2801         	cmp	r0, #0x1
700ab064: d16b         	bne	0x700ab13e <UART_udmaIsrTx+0x10e> @ imm = #0xd6
700ab066: e7ff         	b	0x700ab068 <UART_udmaIsrTx+0x38> @ imm = #-0x2
700ab068: 9907         	ldr	r1, [sp, #0x1c]
700ab06a: 6948         	ldr	r0, [r1, #0x14]
700ab06c: 69c9         	ldr	r1, [r1, #0x1c]
700ab06e: 220a         	movs	r2, #0xa
700ab070: f00b fbf6    	bl	0x700b6860 <CacheP_inv> @ imm = #0xb7ec
700ab074: 9808         	ldr	r0, [sp, #0x20]
700ab076: f005 ff2b    	bl	0x700b0ed0 <Udma_chGetCqRingHandle> @ imm = #0x5e56
700ab07a: a90a         	add	r1, sp, #0x28
700ab07c: f004 fc20    	bl	0x700af8c0 <Udma_ringDequeueRaw> @ imm = #0x4840
700ab080: 900c         	str	r0, [sp, #0x30]
700ab082: 980c         	ldr	r0, [sp, #0x30]
700ab084: b988         	cbnz	r0, 0x700ab0aa <UART_udmaIsrTx+0x7a> @ imm = #0x22
700ab086: e7ff         	b	0x700ab088 <UART_udmaIsrTx+0x58> @ imm = #-0x2
700ab088: 980a         	ldr	r0, [sp, #0x28]
700ab08a: 990b         	ldr	r1, [sp, #0x2c]
700ab08c: 4308         	orrs	r0, r1
700ab08e: b160         	cbz	r0, 0x700ab0aa <UART_udmaIsrTx+0x7a> @ imm = #0x18
700ab090: e7ff         	b	0x700ab092 <UART_udmaIsrTx+0x62> @ imm = #-0x2
700ab092: 980a         	ldr	r0, [sp, #0x28]
700ab094: 9009         	str	r0, [sp, #0x24]
700ab096: 9906         	ldr	r1, [sp, #0x18]
700ab098: 2000         	movs	r0, #0x0
700ab09a: 6488         	str	r0, [r1, #0x48]
700ab09c: 9809         	ldr	r0, [sp, #0x24]
700ab09e: 6800         	ldr	r0, [r0]
700ab0a0: f36f 509f    	bfc	r0, #22, #10
700ab0a4: 9906         	ldr	r1, [sp, #0x18]
700ab0a6: 6408         	str	r0, [r1, #0x40]
700ab0a8: e003         	b	0x700ab0b2 <UART_udmaIsrTx+0x82> @ imm = #0x6
700ab0aa: 9906         	ldr	r1, [sp, #0x18]
700ab0ac: 200a         	movs	r0, #0xa
700ab0ae: 6488         	str	r0, [r1, #0x48]
700ab0b0: e7ff         	b	0x700ab0b2 <UART_udmaIsrTx+0x82> @ imm = #-0x2
700ab0b2: 9805         	ldr	r0, [sp, #0x14]
700ab0b4: 6d40         	ldr	r0, [r0, #0x54]
700ab0b6: 4780         	blx	r0
700ab0b8: 9003         	str	r0, [sp, #0xc]
700ab0ba: e7ff         	b	0x700ab0bc <UART_udmaIsrTx+0x8c> @ imm = #-0x2
700ab0bc: 9806         	ldr	r0, [sp, #0x18]
700ab0be: 6800         	ldr	r0, [r0]
700ab0c0: f008 fae6    	bl	0x700b3690 <UART_readLineStatus> @ imm = #0x85cc
700ab0c4: 9004         	str	r0, [sp, #0x10]
700ab0c6: 9805         	ldr	r0, [sp, #0x14]
700ab0c8: 6d40         	ldr	r0, [r0, #0x54]
700ab0ca: 4780         	blx	r0
700ab0cc: 9903         	ldr	r1, [sp, #0xc]
700ab0ce: 1a40         	subs	r0, r0, r1
700ab0d0: 9002         	str	r0, [sp, #0x8]
700ab0d2: e7ff         	b	0x700ab0d4 <UART_udmaIsrTx+0xa4> @ imm = #-0x2
700ab0d4: 9804         	ldr	r0, [sp, #0x10]
700ab0d6: f000 0160    	and	r1, r0, #0x60
700ab0da: 2000         	movs	r0, #0x0
700ab0dc: 2960         	cmp	r1, #0x60
700ab0de: 9001         	str	r0, [sp, #0x4]
700ab0e0: d00d         	beq	0x700ab0fe <UART_udmaIsrTx+0xce> @ imm = #0x1a
700ab0e2: e7ff         	b	0x700ab0e4 <UART_udmaIsrTx+0xb4> @ imm = #-0x2
700ab0e4: 9802         	ldr	r0, [sp, #0x8]
700ab0e6: 9906         	ldr	r1, [sp, #0x18]
700ab0e8: 6e8a         	ldr	r2, [r1, #0x68]
700ab0ea: 6ec9         	ldr	r1, [r1, #0x6c]
700ab0ec: 1a80         	subs	r0, r0, r2
700ab0ee: f04f 0000    	mov.w	r0, #0x0
700ab0f2: eb70 0101    	sbcs.w	r1, r0, r1
700ab0f6: bf38         	it	lo
700ab0f8: 2001         	movlo	r0, #0x1
700ab0fa: 9001         	str	r0, [sp, #0x4]
700ab0fc: e7ff         	b	0x700ab0fe <UART_udmaIsrTx+0xce> @ imm = #-0x2
700ab0fe: 9801         	ldr	r0, [sp, #0x4]
700ab100: 07c0         	lsls	r0, r0, #0x1f
700ab102: 2800         	cmp	r0, #0x0
700ab104: d1da         	bne	0x700ab0bc <UART_udmaIsrTx+0x8c> @ imm = #-0x4c
700ab106: e7ff         	b	0x700ab108 <UART_udmaIsrTx+0xd8> @ imm = #-0x2
700ab108: 9802         	ldr	r0, [sp, #0x8]
700ab10a: 9906         	ldr	r1, [sp, #0x18]
700ab10c: 6e8a         	ldr	r2, [r1, #0x68]
700ab10e: 6ec9         	ldr	r1, [r1, #0x6c]
700ab110: 1a80         	subs	r0, r0, r2
700ab112: f04f 0000    	mov.w	r0, #0x0
700ab116: 4188         	sbcs	r0, r1
700ab118: d307         	blo	0x700ab12a <UART_udmaIsrTx+0xfa> @ imm = #0xe
700ab11a: e7ff         	b	0x700ab11c <UART_udmaIsrTx+0xec> @ imm = #-0x2
700ab11c: 9906         	ldr	r1, [sp, #0x18]
700ab11e: 2001         	movs	r0, #0x1
700ab120: 6488         	str	r0, [r1, #0x48]
700ab122: 9906         	ldr	r1, [sp, #0x18]
700ab124: 68c8         	ldr	r0, [r1, #0xc]
700ab126: 6408         	str	r0, [r1, #0x40]
700ab128: e008         	b	0x700ab13c <UART_udmaIsrTx+0x10c> @ imm = #0x10
700ab12a: 9806         	ldr	r0, [sp, #0x18]
700ab12c: 6841         	ldr	r1, [r0, #0x4]
700ab12e: 6e09         	ldr	r1, [r1, #0x60]
700ab130: 4788         	blx	r1
700ab132: 9806         	ldr	r0, [sp, #0x18]
700ab134: 303c         	adds	r0, #0x3c
700ab136: f009 fe1b    	bl	0x700b4d70 <UART_lld_Transaction_deInit> @ imm = #0x9c36
700ab13a: e7ff         	b	0x700ab13c <UART_udmaIsrTx+0x10c> @ imm = #-0x2
700ab13c: e003         	b	0x700ab146 <UART_udmaIsrTx+0x116> @ imm = #0x6
700ab13e: 9906         	ldr	r1, [sp, #0x18]
700ab140: 200a         	movs	r0, #0xa
700ab142: 6488         	str	r0, [r1, #0x48]
700ab144: e7ff         	b	0x700ab146 <UART_udmaIsrTx+0x116> @ imm = #-0x2
700ab146: e7ff         	b	0x700ab148 <UART_udmaIsrTx+0x118> @ imm = #-0x2
700ab148: b010         	add	sp, #0x40
700ab14a: bd80         	pop	{r7, pc}
700ab14c: 0000         	movs	r0, r0
700ab14e: 0000         	movs	r0, r0

700ab150 <_tx_mutex_delete>:
700ab150: b580         	push	{r7, lr}
700ab152: b088         	sub	sp, #0x20
700ab154: 9007         	str	r0, [sp, #0x1c]
700ab156: f7f7 eee6    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x8234
700ab15a: 9006         	str	r0, [sp, #0x18]
700ab15c: 9907         	ldr	r1, [sp, #0x1c]
700ab15e: 2000         	movs	r0, #0x0
700ab160: 6008         	str	r0, [r1]
700ab162: f247 10f0    	movw	r0, #0x71f0
700ab166: f2c7 0008    	movt	r0, #0x7008
700ab16a: 6801         	ldr	r1, [r0]
700ab16c: 3901         	subs	r1, #0x1
700ab16e: 6001         	str	r1, [r0]
700ab170: 6800         	ldr	r0, [r0]
700ab172: b938         	cbnz	r0, 0x700ab184 <_tx_mutex_delete+0x34> @ imm = #0xe
700ab174: e7ff         	b	0x700ab176 <_tx_mutex_delete+0x26> @ imm = #-0x2
700ab176: f247 11f4    	movw	r1, #0x71f4
700ab17a: f2c7 0108    	movt	r1, #0x7008
700ab17e: 2000         	movs	r0, #0x0
700ab180: 6008         	str	r0, [r1]
700ab182: e01c         	b	0x700ab1be <_tx_mutex_delete+0x6e> @ imm = #0x38
700ab184: 9807         	ldr	r0, [sp, #0x1c]
700ab186: 6a00         	ldr	r0, [r0, #0x20]
700ab188: 9001         	str	r0, [sp, #0x4]
700ab18a: 9807         	ldr	r0, [sp, #0x1c]
700ab18c: 6a40         	ldr	r0, [r0, #0x24]
700ab18e: 9000         	str	r0, [sp]
700ab190: 9800         	ldr	r0, [sp]
700ab192: 9901         	ldr	r1, [sp, #0x4]
700ab194: 6248         	str	r0, [r1, #0x24]
700ab196: 9801         	ldr	r0, [sp, #0x4]
700ab198: 9900         	ldr	r1, [sp]
700ab19a: 6208         	str	r0, [r1, #0x20]
700ab19c: f247 10f4    	movw	r0, #0x71f4
700ab1a0: f2c7 0008    	movt	r0, #0x7008
700ab1a4: 6800         	ldr	r0, [r0]
700ab1a6: 9907         	ldr	r1, [sp, #0x1c]
700ab1a8: 4288         	cmp	r0, r1
700ab1aa: d107         	bne	0x700ab1bc <_tx_mutex_delete+0x6c> @ imm = #0xe
700ab1ac: e7ff         	b	0x700ab1ae <_tx_mutex_delete+0x5e> @ imm = #-0x2
700ab1ae: 9801         	ldr	r0, [sp, #0x4]
700ab1b0: f247 11f4    	movw	r1, #0x71f4
700ab1b4: f2c7 0108    	movt	r1, #0x7008
700ab1b8: 6008         	str	r0, [r1]
700ab1ba: e7ff         	b	0x700ab1bc <_tx_mutex_delete+0x6c> @ imm = #-0x2
700ab1bc: e7ff         	b	0x700ab1be <_tx_mutex_delete+0x6e> @ imm = #-0x2
700ab1be: f64a 2144    	movw	r1, #0xaa44
700ab1c2: f2c7 0108    	movt	r1, #0x7008
700ab1c6: 6808         	ldr	r0, [r1]
700ab1c8: 3001         	adds	r0, #0x1
700ab1ca: 6008         	str	r0, [r1]
700ab1cc: 9807         	ldr	r0, [sp, #0x1c]
700ab1ce: 6980         	ldr	r0, [r0, #0x18]
700ab1d0: 9005         	str	r0, [sp, #0x14]
700ab1d2: 9907         	ldr	r1, [sp, #0x1c]
700ab1d4: 2000         	movs	r0, #0x0
700ab1d6: 6188         	str	r0, [r1, #0x18]
700ab1d8: 9907         	ldr	r1, [sp, #0x1c]
700ab1da: 69c9         	ldr	r1, [r1, #0x1c]
700ab1dc: 9102         	str	r1, [sp, #0x8]
700ab1de: 9907         	ldr	r1, [sp, #0x1c]
700ab1e0: 61c8         	str	r0, [r1, #0x1c]
700ab1e2: 9807         	ldr	r0, [sp, #0x1c]
700ab1e4: 68c0         	ldr	r0, [r0, #0xc]
700ab1e6: 9003         	str	r0, [sp, #0xc]
700ab1e8: 9803         	ldr	r0, [sp, #0xc]
700ab1ea: b168         	cbz	r0, 0x700ab208 <_tx_mutex_delete+0xb8> @ imm = #0x1a
700ab1ec: e7ff         	b	0x700ab1ee <_tx_mutex_delete+0x9e> @ imm = #-0x2
700ab1ee: 9907         	ldr	r1, [sp, #0x1c]
700ab1f0: 2001         	movs	r0, #0x1
700ab1f2: 6088         	str	r0, [r1, #0x8]
700ab1f4: 9806         	ldr	r0, [sp, #0x18]
700ab1f6: f7f8 e816    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x7fd4
700ab1fa: 9807         	ldr	r0, [sp, #0x1c]
700ab1fc: f7f7 fb70    	bl	0x700a28e0 <_tx_mutex_put> @ imm = #-0x8920
700ab200: f7f7 ee90    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x82e0
700ab204: 9006         	str	r0, [sp, #0x18]
700ab206: e7ff         	b	0x700ab208 <_tx_mutex_delete+0xb8> @ imm = #-0x2
700ab208: 9806         	ldr	r0, [sp, #0x18]
700ab20a: f7f8 e80c    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x7fe8
700ab20e: e7ff         	b	0x700ab210 <_tx_mutex_delete+0xc0> @ imm = #-0x2
700ab210: 9802         	ldr	r0, [sp, #0x8]
700ab212: b1c8         	cbz	r0, 0x700ab248 <_tx_mutex_delete+0xf8> @ imm = #0x32
700ab214: e7ff         	b	0x700ab216 <_tx_mutex_delete+0xc6> @ imm = #-0x2
700ab216: 9802         	ldr	r0, [sp, #0x8]
700ab218: 3801         	subs	r0, #0x1
700ab21a: 9002         	str	r0, [sp, #0x8]
700ab21c: f7f7 ee82    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x82fc
700ab220: 9006         	str	r0, [sp, #0x18]
700ab222: 9905         	ldr	r1, [sp, #0x14]
700ab224: 2000         	movs	r0, #0x0
700ab226: 66c8         	str	r0, [r1, #0x6c]
700ab228: 9905         	ldr	r1, [sp, #0x14]
700ab22a: 2001         	movs	r0, #0x1
700ab22c: f8c1 0088    	str.w	r0, [r1, #0x88]
700ab230: 9805         	ldr	r0, [sp, #0x14]
700ab232: 6f40         	ldr	r0, [r0, #0x74]
700ab234: 9004         	str	r0, [sp, #0x10]
700ab236: 9805         	ldr	r0, [sp, #0x14]
700ab238: f7fc fb2a    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #-0x39ac
700ab23c: 9806         	ldr	r0, [sp, #0x18]
700ab23e: f7f7 eff2    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x801c
700ab242: 9804         	ldr	r0, [sp, #0x10]
700ab244: 9005         	str	r0, [sp, #0x14]
700ab246: e7e3         	b	0x700ab210 <_tx_mutex_delete+0xc0> @ imm = #-0x3a
700ab248: f7f7 ee6c    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x8328
700ab24c: 9006         	str	r0, [sp, #0x18]
700ab24e: f64a 2144    	movw	r1, #0xaa44
700ab252: f2c7 0108    	movt	r1, #0x7008
700ab256: 6808         	ldr	r0, [r1]
700ab258: 3801         	subs	r0, #0x1
700ab25a: 6008         	str	r0, [r1]
700ab25c: 9806         	ldr	r0, [sp, #0x18]
700ab25e: f7f7 efe2    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x803c
700ab262: f007 fe35    	bl	0x700b2ed0 <_tx_thread_system_preempt_check> @ imm = #0x7c6a
700ab266: 2000         	movs	r0, #0x0
700ab268: b008         	add	sp, #0x20
700ab26a: bd80         	pop	{r7, pc}
700ab26c: 0000         	movs	r0, r0
700ab26e: 0000         	movs	r0, r0

700ab270 <_txe_mutex_create>:
700ab270: b580         	push	{r7, lr}
700ab272: b088         	sub	sp, #0x20
700ab274: 9007         	str	r0, [sp, #0x1c]
700ab276: 9106         	str	r1, [sp, #0x18]
700ab278: 9205         	str	r2, [sp, #0x14]
700ab27a: 9304         	str	r3, [sp, #0x10]
700ab27c: 2000         	movs	r0, #0x0
700ab27e: 9002         	str	r0, [sp, #0x8]
700ab280: 9807         	ldr	r0, [sp, #0x1c]
700ab282: b918         	cbnz	r0, 0x700ab28c <_txe_mutex_create+0x1c> @ imm = #0x6
700ab284: e7ff         	b	0x700ab286 <_txe_mutex_create+0x16> @ imm = #-0x2
700ab286: 201c         	movs	r0, #0x1c
700ab288: 9002         	str	r0, [sp, #0x8]
700ab28a: e059         	b	0x700ab340 <_txe_mutex_create+0xd0> @ imm = #0xb2
700ab28c: 9804         	ldr	r0, [sp, #0x10]
700ab28e: 2834         	cmp	r0, #0x34
700ab290: d003         	beq	0x700ab29a <_txe_mutex_create+0x2a> @ imm = #0x6
700ab292: e7ff         	b	0x700ab294 <_txe_mutex_create+0x24> @ imm = #-0x2
700ab294: 201c         	movs	r0, #0x1c
700ab296: 9002         	str	r0, [sp, #0x8]
700ab298: e051         	b	0x700ab33e <_txe_mutex_create+0xce> @ imm = #0xa2
700ab29a: f7f7 ee44    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x8378
700ab29e: 9003         	str	r0, [sp, #0xc]
700ab2a0: f64a 2144    	movw	r1, #0xaa44
700ab2a4: f2c7 0108    	movt	r1, #0x7008
700ab2a8: 6808         	ldr	r0, [r1]
700ab2aa: 3001         	adds	r0, #0x1
700ab2ac: 6008         	str	r0, [r1]
700ab2ae: 9803         	ldr	r0, [sp, #0xc]
700ab2b0: f7f7 efb8    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x8090
700ab2b4: f247 10f4    	movw	r0, #0x71f4
700ab2b8: f2c7 0008    	movt	r0, #0x7008
700ab2bc: 6800         	ldr	r0, [r0]
700ab2be: 9000         	str	r0, [sp]
700ab2c0: 2000         	movs	r0, #0x0
700ab2c2: 9001         	str	r0, [sp, #0x4]
700ab2c4: e7ff         	b	0x700ab2c6 <_txe_mutex_create+0x56> @ imm = #-0x2
700ab2c6: 9801         	ldr	r0, [sp, #0x4]
700ab2c8: f247 11f0    	movw	r1, #0x71f0
700ab2cc: f2c7 0108    	movt	r1, #0x7008
700ab2d0: 6809         	ldr	r1, [r1]
700ab2d2: 4288         	cmp	r0, r1
700ab2d4: d20f         	bhs	0x700ab2f6 <_txe_mutex_create+0x86> @ imm = #0x1e
700ab2d6: e7ff         	b	0x700ab2d8 <_txe_mutex_create+0x68> @ imm = #-0x2
700ab2d8: 9807         	ldr	r0, [sp, #0x1c]
700ab2da: 9900         	ldr	r1, [sp]
700ab2dc: 4288         	cmp	r0, r1
700ab2de: d101         	bne	0x700ab2e4 <_txe_mutex_create+0x74> @ imm = #0x2
700ab2e0: e7ff         	b	0x700ab2e2 <_txe_mutex_create+0x72> @ imm = #-0x2
700ab2e2: e008         	b	0x700ab2f6 <_txe_mutex_create+0x86> @ imm = #0x10
700ab2e4: 9800         	ldr	r0, [sp]
700ab2e6: 6a00         	ldr	r0, [r0, #0x20]
700ab2e8: 9000         	str	r0, [sp]
700ab2ea: e7ff         	b	0x700ab2ec <_txe_mutex_create+0x7c> @ imm = #-0x2
700ab2ec: e7ff         	b	0x700ab2ee <_txe_mutex_create+0x7e> @ imm = #-0x2
700ab2ee: 9801         	ldr	r0, [sp, #0x4]
700ab2f0: 3001         	adds	r0, #0x1
700ab2f2: 9001         	str	r0, [sp, #0x4]
700ab2f4: e7e7         	b	0x700ab2c6 <_txe_mutex_create+0x56> @ imm = #-0x32
700ab2f6: f7f7 ee16    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x83d4
700ab2fa: 9003         	str	r0, [sp, #0xc]
700ab2fc: f64a 2144    	movw	r1, #0xaa44
700ab300: f2c7 0108    	movt	r1, #0x7008
700ab304: 6808         	ldr	r0, [r1]
700ab306: 3801         	subs	r0, #0x1
700ab308: 6008         	str	r0, [r1]
700ab30a: 9803         	ldr	r0, [sp, #0xc]
700ab30c: f7f7 ef8a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x80ec
700ab310: f007 fdde    	bl	0x700b2ed0 <_tx_thread_system_preempt_check> @ imm = #0x7bbc
700ab314: 9807         	ldr	r0, [sp, #0x1c]
700ab316: 9900         	ldr	r1, [sp]
700ab318: 4288         	cmp	r0, r1
700ab31a: d103         	bne	0x700ab324 <_txe_mutex_create+0xb4> @ imm = #0x6
700ab31c: e7ff         	b	0x700ab31e <_txe_mutex_create+0xae> @ imm = #-0x2
700ab31e: 201c         	movs	r0, #0x1c
700ab320: 9002         	str	r0, [sp, #0x8]
700ab322: e00b         	b	0x700ab33c <_txe_mutex_create+0xcc> @ imm = #0x16
700ab324: 9805         	ldr	r0, [sp, #0x14]
700ab326: 2801         	cmp	r0, #0x1
700ab328: d007         	beq	0x700ab33a <_txe_mutex_create+0xca> @ imm = #0xe
700ab32a: e7ff         	b	0x700ab32c <_txe_mutex_create+0xbc> @ imm = #-0x2
700ab32c: 9805         	ldr	r0, [sp, #0x14]
700ab32e: b118         	cbz	r0, 0x700ab338 <_txe_mutex_create+0xc8> @ imm = #0x6
700ab330: e7ff         	b	0x700ab332 <_txe_mutex_create+0xc2> @ imm = #-0x2
700ab332: 201f         	movs	r0, #0x1f
700ab334: 9002         	str	r0, [sp, #0x8]
700ab336: e7ff         	b	0x700ab338 <_txe_mutex_create+0xc8> @ imm = #-0x2
700ab338: e7ff         	b	0x700ab33a <_txe_mutex_create+0xca> @ imm = #-0x2
700ab33a: e7ff         	b	0x700ab33c <_txe_mutex_create+0xcc> @ imm = #-0x2
700ab33c: e7ff         	b	0x700ab33e <_txe_mutex_create+0xce> @ imm = #-0x2
700ab33e: e7ff         	b	0x700ab340 <_txe_mutex_create+0xd0> @ imm = #-0x2
700ab340: 9802         	ldr	r0, [sp, #0x8]
700ab342: b9b0         	cbnz	r0, 0x700ab372 <_txe_mutex_create+0x102> @ imm = #0x2c
700ab344: e7ff         	b	0x700ab346 <_txe_mutex_create+0xd6> @ imm = #-0x2
700ab346: f248 3048    	movw	r0, #0x8348
700ab34a: f2c7 000b    	movt	r0, #0x700b
700ab34e: 6800         	ldr	r0, [r0]
700ab350: b170         	cbz	r0, 0x700ab370 <_txe_mutex_create+0x100> @ imm = #0x1c
700ab352: e7ff         	b	0x700ab354 <_txe_mutex_create+0xe4> @ imm = #-0x2
700ab354: f248 3048    	movw	r0, #0x8348
700ab358: f2c7 000b    	movt	r0, #0x700b
700ab35c: 6800         	ldr	r0, [r0]
700ab35e: 0900         	lsrs	r0, r0, #0x4
700ab360: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700ab364: d203         	bhs	0x700ab36e <_txe_mutex_create+0xfe> @ imm = #0x6
700ab366: e7ff         	b	0x700ab368 <_txe_mutex_create+0xf8> @ imm = #-0x2
700ab368: 2013         	movs	r0, #0x13
700ab36a: 9002         	str	r0, [sp, #0x8]
700ab36c: e7ff         	b	0x700ab36e <_txe_mutex_create+0xfe> @ imm = #-0x2
700ab36e: e7ff         	b	0x700ab370 <_txe_mutex_create+0x100> @ imm = #-0x2
700ab370: e7ff         	b	0x700ab372 <_txe_mutex_create+0x102> @ imm = #-0x2
700ab372: 9802         	ldr	r0, [sp, #0x8]
700ab374: b938         	cbnz	r0, 0x700ab386 <_txe_mutex_create+0x116> @ imm = #0xe
700ab376: e7ff         	b	0x700ab378 <_txe_mutex_create+0x108> @ imm = #-0x2
700ab378: 9807         	ldr	r0, [sp, #0x1c]
700ab37a: 9906         	ldr	r1, [sp, #0x18]
700ab37c: 9a05         	ldr	r2, [sp, #0x14]
700ab37e: f003 f837    	bl	0x700ae3f0 <_tx_mutex_create> @ imm = #0x306e
700ab382: 9002         	str	r0, [sp, #0x8]
700ab384: e7ff         	b	0x700ab386 <_txe_mutex_create+0x116> @ imm = #-0x2
700ab386: 9802         	ldr	r0, [sp, #0x8]
700ab388: b008         	add	sp, #0x20
700ab38a: bd80         	pop	{r7, pc}

700ab38c <__udivmoddi4>:
700ab38c: e1530001     	cmp	r3, r1
700ab390: 01520000     	cmpeq	r2, r0
700ab394: 9a000007     	bls	0x700ab3b8 <__udivmoddi4+0x2c> @ imm = #0x1c
700ab398: e59d2000     	ldr	r2, [sp]
700ab39c: e3520000     	cmp	r2, #0
700ab3a0: 0a000001     	beq	0x700ab3ac <__udivmoddi4+0x20> @ imm = #0x4
700ab3a4: e5820000     	str	r0, [r2]
700ab3a8: e5821004     	str	r1, [r2, #0x4]
700ab3ac: e3b01000     	movs	r1, #0
700ab3b0: e3b00000     	movs	r0, #0
700ab3b4: e12fff1e     	bx	lr
700ab3b8: e3530000     	cmp	r3, #0
700ab3bc: 03520000     	cmpeq	r2, #0
700ab3c0: 1a00000d     	bne	0x700ab3fc <__udivmoddi4+0x70> @ imm = #0x34
700ab3c4: e59d2000     	ldr	r2, [sp]
700ab3c8: e3520000     	cmp	r2, #0
700ab3cc: 0a000001     	beq	0x700ab3d8 <__udivmoddi4+0x4c> @ imm = #0x4
700ab3d0: e5820000     	str	r0, [r2]
700ab3d4: e5821004     	str	r1, [r2, #0x4]
700ab3d8: e1b02000     	movs	r2, r0
700ab3dc: e1b03001     	movs	r3, r1
700ab3e0: e3b01000     	movs	r1, #0
700ab3e4: e3b00000     	movs	r0, #0
700ab3e8: e3530000     	cmp	r3, #0
700ab3ec: 03520000     	cmpeq	r2, #0
700ab3f0: 11e01001     	mvnne	r1, r1
700ab3f4: 11e00000     	mvnne	r0, r0
700ab3f8: eaffd8d7     	b	0x700a175c <__aeabi_ldiv0> @ imm = #-0x9ca4
700ab3fc: e92d40f0     	push	{r4, r5, r6, r7, lr}
700ab400: e1a04003     	mov	r4, r3
700ab404: e1a05002     	mov	r5, r2
700ab408: e1a03001     	mov	r3, r1
700ab40c: e1a02000     	mov	r2, r0
700ab410: e3b00000     	movs	r0, #0
700ab414: e3b01000     	movs	r1, #0
700ab418: e16f6f14     	clz	r6, r4
700ab41c: e3560020     	cmp	r6, #32
700ab420: 016f6f15     	clzeq	r6, r5
700ab424: 02866020     	addeq	r6, r6, #32
700ab428: e16f7f13     	clz	r7, r3
700ab42c: e3570020     	cmp	r7, #32
700ab430: 016f7f12     	clzeq	r7, r2
700ab434: 02877020     	addeq	r7, r7, #32
700ab438: e0566007     	subs	r6, r6, r7
700ab43c: e2567020     	subs	r7, r6, #32
700ab440: 21a04715     	lslhs	r4, r5, r7
700ab444: 23a05000     	movhs	r5, #0
700ab448: 32677000     	rsblo	r7, r7, #0
700ab44c: 31a04614     	lsllo	r4, r4, r6
700ab450: 31a07735     	lsrlo	r7, r5, r7
700ab454: 31844007     	orrlo	r4, r4, r7
700ab458: 31a05615     	lsllo	r5, r5, r6
700ab45c: e1530004     	cmp	r3, r4
700ab460: 01520005     	cmpeq	r2, r5
700ab464: 3a000001     	blo	0x700ab470 <__udivmoddi4+0xe4> @ imm = #0x4
700ab468: e0522005     	subs	r2, r2, r5
700ab46c: e0d33004     	sbcs	r3, r3, r4
700ab470: e0b00000     	adcs	r0, r0, r0
700ab474: e0b11001     	adcs	r1, r1, r1
700ab478: e1b050a5     	lsrs	r5, r5, #1
700ab47c: e1855f84     	orr	r5, r5, r4, lsl #31
700ab480: e1b040a4     	lsrs	r4, r4, #1
700ab484: e2566001     	subs	r6, r6, #1
700ab488: 5afffff3     	bpl	0x700ab45c <__udivmoddi4+0xd0> @ imm = #-0x34
700ab48c: e59d7014     	ldr	r7, [sp, #0x14]
700ab490: e3570000     	cmp	r7, #0
700ab494: 0a000001     	beq	0x700ab4a0 <__udivmoddi4+0x114> @ imm = #0x4
700ab498: e5872000     	str	r2, [r7]
700ab49c: e5873004     	str	r3, [r7, #0x4]
700ab4a0: e8bd80f0     	pop	{r4, r5, r6, r7, pc}
		...

700ab4b0 <CSL_bcdmaChanOpDecChanStats>:
700ab4b0: b580         	push	{r7, lr}
700ab4b2: b088         	sub	sp, #0x20
700ab4b4: 9007         	str	r0, [sp, #0x1c]
700ab4b6: 9106         	str	r1, [sp, #0x18]
700ab4b8: 9205         	str	r2, [sp, #0x14]
700ab4ba: 9304         	str	r3, [sp, #0x10]
700ab4bc: 2000         	movs	r0, #0x0
700ab4be: 9003         	str	r0, [sp, #0xc]
700ab4c0: 9804         	ldr	r0, [sp, #0x10]
700ab4c2: b920         	cbnz	r0, 0x700ab4ce <CSL_bcdmaChanOpDecChanStats+0x1e> @ imm = #0x8
700ab4c4: e7ff         	b	0x700ab4c6 <CSL_bcdmaChanOpDecChanStats+0x16> @ imm = #-0x2
700ab4c6: f06f 0001    	mvn	r0, #0x1
700ab4ca: 9003         	str	r0, [sp, #0xc]
700ab4cc: e078         	b	0x700ab5c0 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #0xf0
700ab4ce: 9804         	ldr	r0, [sp, #0x10]
700ab4d0: 9002         	str	r0, [sp, #0x8]
700ab4d2: 9806         	ldr	r0, [sp, #0x18]
700ab4d4: 9001         	str	r0, [sp, #0x4]
700ab4d6: b140         	cbz	r0, 0x700ab4ea <CSL_bcdmaChanOpDecChanStats+0x3a> @ imm = #0x10
700ab4d8: e7ff         	b	0x700ab4da <CSL_bcdmaChanOpDecChanStats+0x2a> @ imm = #-0x2
700ab4da: 9801         	ldr	r0, [sp, #0x4]
700ab4dc: 2801         	cmp	r0, #0x1
700ab4de: d026         	beq	0x700ab52e <CSL_bcdmaChanOpDecChanStats+0x7e> @ imm = #0x4c
700ab4e0: e7ff         	b	0x700ab4e2 <CSL_bcdmaChanOpDecChanStats+0x32> @ imm = #-0x2
700ab4e2: 9801         	ldr	r0, [sp, #0x4]
700ab4e4: 2802         	cmp	r0, #0x2
700ab4e6: d044         	beq	0x700ab572 <CSL_bcdmaChanOpDecChanStats+0xc2> @ imm = #0x88
700ab4e8: e065         	b	0x700ab5b6 <CSL_bcdmaChanOpDecChanStats+0x106> @ imm = #0xca
700ab4ea: 9807         	ldr	r0, [sp, #0x1c]
700ab4ec: 6880         	ldr	r0, [r0, #0x8]
700ab4ee: 9905         	ldr	r1, [sp, #0x14]
700ab4f0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab4f4: f500 6080    	add.w	r0, r0, #0x400
700ab4f8: 9902         	ldr	r1, [sp, #0x8]
700ab4fa: 6809         	ldr	r1, [r1]
700ab4fc: f009 ff20    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x9e40
700ab500: 9807         	ldr	r0, [sp, #0x1c]
700ab502: 6880         	ldr	r0, [r0, #0x8]
700ab504: 9905         	ldr	r1, [sp, #0x14]
700ab506: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab50a: f500 6081    	add.w	r0, r0, #0x408
700ab50e: 9902         	ldr	r1, [sp, #0x8]
700ab510: 6849         	ldr	r1, [r1, #0x4]
700ab512: f009 ff15    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x9e2a
700ab516: 9807         	ldr	r0, [sp, #0x1c]
700ab518: 6880         	ldr	r0, [r0, #0x8]
700ab51a: 9905         	ldr	r1, [sp, #0x14]
700ab51c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab520: f500 6082    	add.w	r0, r0, #0x410
700ab524: 9902         	ldr	r1, [sp, #0x8]
700ab526: 6889         	ldr	r1, [r1, #0x8]
700ab528: f009 ff0a    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x9e14
700ab52c: e047         	b	0x700ab5be <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x8e
700ab52e: 9807         	ldr	r0, [sp, #0x1c]
700ab530: 6900         	ldr	r0, [r0, #0x10]
700ab532: 9905         	ldr	r1, [sp, #0x14]
700ab534: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab538: f500 6080    	add.w	r0, r0, #0x400
700ab53c: 9902         	ldr	r1, [sp, #0x8]
700ab53e: 6809         	ldr	r1, [r1]
700ab540: f009 fefe    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x9dfc
700ab544: 9807         	ldr	r0, [sp, #0x1c]
700ab546: 6900         	ldr	r0, [r0, #0x10]
700ab548: 9905         	ldr	r1, [sp, #0x14]
700ab54a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab54e: f500 6081    	add.w	r0, r0, #0x408
700ab552: 9902         	ldr	r1, [sp, #0x8]
700ab554: 6849         	ldr	r1, [r1, #0x4]
700ab556: f009 fef3    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x9de6
700ab55a: 9807         	ldr	r0, [sp, #0x1c]
700ab55c: 6900         	ldr	r0, [r0, #0x10]
700ab55e: 9905         	ldr	r1, [sp, #0x14]
700ab560: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab564: f500 6082    	add.w	r0, r0, #0x410
700ab568: 9902         	ldr	r1, [sp, #0x8]
700ab56a: 6889         	ldr	r1, [r1, #0x8]
700ab56c: f009 fee8    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x9dd0
700ab570: e025         	b	0x700ab5be <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x4a
700ab572: 9807         	ldr	r0, [sp, #0x1c]
700ab574: 6980         	ldr	r0, [r0, #0x18]
700ab576: 9905         	ldr	r1, [sp, #0x14]
700ab578: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab57c: f500 6080    	add.w	r0, r0, #0x400
700ab580: 9902         	ldr	r1, [sp, #0x8]
700ab582: 6809         	ldr	r1, [r1]
700ab584: f009 fedc    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x9db8
700ab588: 9807         	ldr	r0, [sp, #0x1c]
700ab58a: 6980         	ldr	r0, [r0, #0x18]
700ab58c: 9905         	ldr	r1, [sp, #0x14]
700ab58e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab592: f500 6081    	add.w	r0, r0, #0x408
700ab596: 9902         	ldr	r1, [sp, #0x8]
700ab598: 68c9         	ldr	r1, [r1, #0xc]
700ab59a: f009 fed1    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x9da2
700ab59e: 9807         	ldr	r0, [sp, #0x1c]
700ab5a0: 6980         	ldr	r0, [r0, #0x18]
700ab5a2: 9905         	ldr	r1, [sp, #0x14]
700ab5a4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab5a8: f500 6082    	add.w	r0, r0, #0x410
700ab5ac: 9902         	ldr	r1, [sp, #0x8]
700ab5ae: 6909         	ldr	r1, [r1, #0x10]
700ab5b0: f009 fec6    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x9d8c
700ab5b4: e003         	b	0x700ab5be <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x6
700ab5b6: f06f 0001    	mvn	r0, #0x1
700ab5ba: 9003         	str	r0, [sp, #0xc]
700ab5bc: e7ff         	b	0x700ab5be <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #-0x2
700ab5be: e7ff         	b	0x700ab5c0 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #-0x2
700ab5c0: 9803         	ldr	r0, [sp, #0xc]
700ab5c2: b008         	add	sp, #0x20
700ab5c4: bd80         	pop	{r7, pc}
		...
700ab5ce: 0000         	movs	r0, r0

700ab5d0 <UART_divisorLatchWrite>:
700ab5d0: b580         	push	{r7, lr}
700ab5d2: b08c         	sub	sp, #0x30
700ab5d4: 900b         	str	r0, [sp, #0x2c]
700ab5d6: 910a         	str	r1, [sp, #0x28]
700ab5d8: 980b         	ldr	r0, [sp, #0x2c]
700ab5da: 21bf         	movs	r1, #0xbf
700ab5dc: 9102         	str	r1, [sp, #0x8]
700ab5de: f007 f88f    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x711e
700ab5e2: 9007         	str	r0, [sp, #0x1c]
700ab5e4: 980b         	ldr	r0, [sp, #0x2c]
700ab5e6: 3008         	adds	r0, #0x8
700ab5e8: 2110         	movs	r1, #0x10
700ab5ea: 9103         	str	r1, [sp, #0xc]
700ab5ec: 2204         	movs	r2, #0x4
700ab5ee: 9204         	str	r2, [sp, #0x10]
700ab5f0: f009 fb1e    	bl	0x700b4c30 <HW_RD_FIELD32_RAW> @ imm = #0x963c
700ab5f4: 9903         	ldr	r1, [sp, #0xc]
700ab5f6: 9a04         	ldr	r2, [sp, #0x10]
700ab5f8: 9009         	str	r0, [sp, #0x24]
700ab5fa: 980b         	ldr	r0, [sp, #0x2c]
700ab5fc: 3008         	adds	r0, #0x8
700ab5fe: 2301         	movs	r3, #0x1
700ab600: f008 fdfe    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x8bfc
700ab604: 980b         	ldr	r0, [sp, #0x2c]
700ab606: 300c         	adds	r0, #0xc
700ab608: 9907         	ldr	r1, [sp, #0x1c]
700ab60a: f009 fef9    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x9df2
700ab60e: 980b         	ldr	r0, [sp, #0x2c]
700ab610: 217f         	movs	r1, #0x7f
700ab612: 9101         	str	r1, [sp, #0x4]
700ab614: f007 f874    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x70e8
700ab618: 9903         	ldr	r1, [sp, #0xc]
700ab61a: 9a04         	ldr	r2, [sp, #0x10]
700ab61c: 9007         	str	r0, [sp, #0x1c]
700ab61e: 980b         	ldr	r0, [sp, #0x2c]
700ab620: 3004         	adds	r0, #0x4
700ab622: f009 fb05    	bl	0x700b4c30 <HW_RD_FIELD32_RAW> @ imm = #0x960a
700ab626: 9903         	ldr	r1, [sp, #0xc]
700ab628: 9a04         	ldr	r2, [sp, #0x10]
700ab62a: 9008         	str	r0, [sp, #0x20]
700ab62c: 980b         	ldr	r0, [sp, #0x2c]
700ab62e: 3004         	adds	r0, #0x4
700ab630: 2300         	movs	r3, #0x0
700ab632: f008 fde5    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x8bca
700ab636: 980b         	ldr	r0, [sp, #0x2c]
700ab638: 300c         	adds	r0, #0xc
700ab63a: 9907         	ldr	r1, [sp, #0x1c]
700ab63c: f009 fee0    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x9dc0
700ab640: 9902         	ldr	r1, [sp, #0x8]
700ab642: 980b         	ldr	r0, [sp, #0x2c]
700ab644: f007 f85c    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x70b8
700ab648: 9007         	str	r0, [sp, #0x1c]
700ab64a: 980b         	ldr	r0, [sp, #0x2c]
700ab64c: f009 fed0    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x9da0
700ab650: b2c0         	uxtb	r0, r0
700ab652: 9005         	str	r0, [sp, #0x14]
700ab654: 980b         	ldr	r0, [sp, #0x2c]
700ab656: 3004         	adds	r0, #0x4
700ab658: f009 feca    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x9d94
700ab65c: f000 013f    	and	r1, r0, #0x3f
700ab660: 9805         	ldr	r0, [sp, #0x14]
700ab662: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700ab666: 9005         	str	r0, [sp, #0x14]
700ab668: 980b         	ldr	r0, [sp, #0x2c]
700ab66a: 2107         	movs	r1, #0x7
700ab66c: f009 f868    	bl	0x700b4740 <UART_operatingModeSelect> @ imm = #0x90d0
700ab670: 9006         	str	r0, [sp, #0x18]
700ab672: 980b         	ldr	r0, [sp, #0x2c]
700ab674: f89d 1028    	ldrb.w	r1, [sp, #0x28]
700ab678: f009 fec2    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x9d84
700ab67c: 980b         	ldr	r0, [sp, #0x2c]
700ab67e: 3004         	adds	r0, #0x4
700ab680: 990a         	ldr	r1, [sp, #0x28]
700ab682: f3c1 2105    	ubfx	r1, r1, #0x8, #0x6
700ab686: f009 febb    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x9d76
700ab68a: 980b         	ldr	r0, [sp, #0x2c]
700ab68c: 9906         	ldr	r1, [sp, #0x18]
700ab68e: f009 f857    	bl	0x700b4740 <UART_operatingModeSelect> @ imm = #0x90ae
700ab692: 980b         	ldr	r0, [sp, #0x2c]
700ab694: 300c         	adds	r0, #0xc
700ab696: 9907         	ldr	r1, [sp, #0x1c]
700ab698: f009 feb2    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x9d64
700ab69c: 9901         	ldr	r1, [sp, #0x4]
700ab69e: 980b         	ldr	r0, [sp, #0x2c]
700ab6a0: f007 f82e    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x705c
700ab6a4: 9903         	ldr	r1, [sp, #0xc]
700ab6a6: 9a04         	ldr	r2, [sp, #0x10]
700ab6a8: 9007         	str	r0, [sp, #0x1c]
700ab6aa: 980b         	ldr	r0, [sp, #0x2c]
700ab6ac: 3004         	adds	r0, #0x4
700ab6ae: 9b08         	ldr	r3, [sp, #0x20]
700ab6b0: f008 fda6    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x8b4c
700ab6b4: 980b         	ldr	r0, [sp, #0x2c]
700ab6b6: 300c         	adds	r0, #0xc
700ab6b8: 9907         	ldr	r1, [sp, #0x1c]
700ab6ba: f009 fea1    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x9d42
700ab6be: 9902         	ldr	r1, [sp, #0x8]
700ab6c0: 980b         	ldr	r0, [sp, #0x2c]
700ab6c2: f007 f81d    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x703a
700ab6c6: 9903         	ldr	r1, [sp, #0xc]
700ab6c8: 9a04         	ldr	r2, [sp, #0x10]
700ab6ca: 9007         	str	r0, [sp, #0x1c]
700ab6cc: 980b         	ldr	r0, [sp, #0x2c]
700ab6ce: 3008         	adds	r0, #0x8
700ab6d0: 9b09         	ldr	r3, [sp, #0x24]
700ab6d2: f008 fd95    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x8b2a
700ab6d6: 980b         	ldr	r0, [sp, #0x2c]
700ab6d8: 300c         	adds	r0, #0xc
700ab6da: 9907         	ldr	r1, [sp, #0x1c]
700ab6dc: f009 fe90    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x9d20
700ab6e0: 9805         	ldr	r0, [sp, #0x14]
700ab6e2: b00c         	add	sp, #0x30
700ab6e4: bd80         	pop	{r7, pc}
		...
700ab6ee: 0000         	movs	r0, r0

700ab6f0 <_ntoa_long>:
700ab6f0: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700ab6f4: b098         	sub	sp, #0x60
700ab6f6: 4684         	mov	r12, r0
700ab6f8: 9823         	ldr	r0, [sp, #0x8c]
700ab6fa: 9822         	ldr	r0, [sp, #0x88]
700ab6fc: 9821         	ldr	r0, [sp, #0x84]
700ab6fe: 9820         	ldr	r0, [sp, #0x80]
700ab700: 981f         	ldr	r0, [sp, #0x7c]
700ab702: f8dd e078    	ldr.w	lr, [sp, #0x78]
700ab706: f8cd c05c    	str.w	r12, [sp, #0x5c]
700ab70a: 9116         	str	r1, [sp, #0x58]
700ab70c: 9215         	str	r2, [sp, #0x54]
700ab70e: 9314         	str	r3, [sp, #0x50]
700ab710: f88d 004f    	strb.w	r0, [sp, #0x4f]
700ab714: 2000         	movs	r0, #0x0
700ab716: 900a         	str	r0, [sp, #0x28]
700ab718: 981e         	ldr	r0, [sp, #0x78]
700ab71a: b928         	cbnz	r0, 0x700ab728 <_ntoa_long+0x38> @ imm = #0xa
700ab71c: e7ff         	b	0x700ab71e <_ntoa_long+0x2e> @ imm = #-0x2
700ab71e: 9823         	ldr	r0, [sp, #0x8c]
700ab720: f020 0010    	bic	r0, r0, #0x10
700ab724: 9023         	str	r0, [sp, #0x8c]
700ab726: e7ff         	b	0x700ab728 <_ntoa_long+0x38> @ imm = #-0x2
700ab728: f89d 008d    	ldrb.w	r0, [sp, #0x8d]
700ab72c: 0740         	lsls	r0, r0, #0x1d
700ab72e: 2800         	cmp	r0, #0x0
700ab730: d504         	bpl	0x700ab73c <_ntoa_long+0x4c> @ imm = #0x8
700ab732: e7ff         	b	0x700ab734 <_ntoa_long+0x44> @ imm = #-0x2
700ab734: 981e         	ldr	r0, [sp, #0x78]
700ab736: 2800         	cmp	r0, #0x0
700ab738: d03f         	beq	0x700ab7ba <_ntoa_long+0xca> @ imm = #0x7e
700ab73a: e7ff         	b	0x700ab73c <_ntoa_long+0x4c> @ imm = #-0x2
700ab73c: e7ff         	b	0x700ab73e <_ntoa_long+0x4e> @ imm = #-0x2
700ab73e: 9a1e         	ldr	r2, [sp, #0x78]
700ab740: 9920         	ldr	r1, [sp, #0x80]
700ab742: fbb2 f0f1    	udiv	r0, r2, r1
700ab746: fb00 2011    	mls	r0, r0, r1, r2
700ab74a: f88d 0027    	strb.w	r0, [sp, #0x27]
700ab74e: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700ab752: 2809         	cmp	r0, #0x9
700ab754: dc05         	bgt	0x700ab762 <_ntoa_long+0x72> @ imm = #0xa
700ab756: e7ff         	b	0x700ab758 <_ntoa_long+0x68> @ imm = #-0x2
700ab758: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700ab75c: 3030         	adds	r0, #0x30
700ab75e: 9008         	str	r0, [sp, #0x20]
700ab760: e00c         	b	0x700ab77c <_ntoa_long+0x8c> @ imm = #0x18
700ab762: f89d 008c    	ldrb.w	r0, [sp, #0x8c]
700ab766: 0681         	lsls	r1, r0, #0x1a
700ab768: 2061         	movs	r0, #0x61
700ab76a: 2900         	cmp	r1, #0x0
700ab76c: bf48         	it	mi
700ab76e: 2041         	movmi	r0, #0x41
700ab770: f89d 1027    	ldrb.w	r1, [sp, #0x27]
700ab774: 4408         	add	r0, r1
700ab776: 380a         	subs	r0, #0xa
700ab778: 9008         	str	r0, [sp, #0x20]
700ab77a: e7ff         	b	0x700ab77c <_ntoa_long+0x8c> @ imm = #-0x2
700ab77c: 9808         	ldr	r0, [sp, #0x20]
700ab77e: 9a0a         	ldr	r2, [sp, #0x28]
700ab780: 1c51         	adds	r1, r2, #0x1
700ab782: 910a         	str	r1, [sp, #0x28]
700ab784: f10d 012f    	add.w	r1, sp, #0x2f
700ab788: 5488         	strb	r0, [r1, r2]
700ab78a: 9920         	ldr	r1, [sp, #0x80]
700ab78c: 981e         	ldr	r0, [sp, #0x78]
700ab78e: fbb0 f0f1    	udiv	r0, r0, r1
700ab792: 901e         	str	r0, [sp, #0x78]
700ab794: e7ff         	b	0x700ab796 <_ntoa_long+0xa6> @ imm = #-0x2
700ab796: 991e         	ldr	r1, [sp, #0x78]
700ab798: 2000         	movs	r0, #0x0
700ab79a: 9007         	str	r0, [sp, #0x1c]
700ab79c: b139         	cbz	r1, 0x700ab7ae <_ntoa_long+0xbe> @ imm = #0xe
700ab79e: e7ff         	b	0x700ab7a0 <_ntoa_long+0xb0> @ imm = #-0x2
700ab7a0: 990a         	ldr	r1, [sp, #0x28]
700ab7a2: 2000         	movs	r0, #0x0
700ab7a4: 2920         	cmp	r1, #0x20
700ab7a6: bf38         	it	lo
700ab7a8: 2001         	movlo	r0, #0x1
700ab7aa: 9007         	str	r0, [sp, #0x1c]
700ab7ac: e7ff         	b	0x700ab7ae <_ntoa_long+0xbe> @ imm = #-0x2
700ab7ae: 9807         	ldr	r0, [sp, #0x1c]
700ab7b0: 07c0         	lsls	r0, r0, #0x1f
700ab7b2: 2800         	cmp	r0, #0x0
700ab7b4: d1c3         	bne	0x700ab73e <_ntoa_long+0x4e> @ imm = #-0x7a
700ab7b6: e7ff         	b	0x700ab7b8 <_ntoa_long+0xc8> @ imm = #-0x2
700ab7b8: e7ff         	b	0x700ab7ba <_ntoa_long+0xca> @ imm = #-0x2
700ab7ba: 9817         	ldr	r0, [sp, #0x5c]
700ab7bc: 9916         	ldr	r1, [sp, #0x58]
700ab7be: 9a15         	ldr	r2, [sp, #0x54]
700ab7c0: 9b14         	ldr	r3, [sp, #0x50]
700ab7c2: f8dd c028    	ldr.w	r12, [sp, #0x28]
700ab7c6: 9d20         	ldr	r5, [sp, #0x80]
700ab7c8: 9e21         	ldr	r6, [sp, #0x84]
700ab7ca: 9f22         	ldr	r7, [sp, #0x88]
700ab7cc: f8dd 808c    	ldr.w	r8, [sp, #0x8c]
700ab7d0: f89d 404f    	ldrb.w	r4, [sp, #0x4f]
700ab7d4: 46ee         	mov	lr, sp
700ab7d6: f8ce 8018    	str.w	r8, [lr, #0x18]
700ab7da: f8ce 7014    	str.w	r7, [lr, #0x14]
700ab7de: f8ce 6010    	str.w	r6, [lr, #0x10]
700ab7e2: f8ce 500c    	str.w	r5, [lr, #0xc]
700ab7e6: f004 0401    	and	r4, r4, #0x1
700ab7ea: f8ce 4008    	str.w	r4, [lr, #0x8]
700ab7ee: f8ce c004    	str.w	r12, [lr, #0x4]
700ab7f2: f10d 0c2f    	add.w	r12, sp, #0x2f
700ab7f6: f8ce c000    	str.w	r12, [lr]
700ab7fa: f7f9 f9d1    	bl	0x700a4ba0 <_ntoa_format> @ imm = #-0x6c5e
700ab7fe: b018         	add	sp, #0x60
700ab800: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}

700ab804 <_tx_thread_context_restore>:
700ab804: f10c0080     	cpsid	i
700ab808: e59f30ec     	ldr	r3, [pc, #0xec]         @ 0x700ab8fc <__tx_thread_idle_system_restore+0xc>
700ab80c: e5932000     	ldr	r2, [r3]
700ab810: e2422001     	sub	r2, r2, #1
700ab814: e5832000     	str	r2, [r3]
700ab818: e3520000     	cmp	r2, #0
700ab81c: 0a000003     	beq	0x700ab830 <__tx_thread_not_nested_restore> @ imm = #0xc
700ab820: e8bd5401     	pop	{r0, r10, r12, lr}
700ab824: e16ff000     	msr	SPSR_fsxc, r0
700ab828: e8bd000f     	pop	{r0, r1, r2, r3}
700ab82c: e1b0f00e     	movs	pc, lr

700ab830 <__tx_thread_not_nested_restore>:
700ab830: e59f10c8     	ldr	r1, [pc, #0xc8]         @ 0x700ab900 <__tx_thread_idle_system_restore+0x10>
700ab834: e5910000     	ldr	r0, [r1]
700ab838: e3500000     	cmp	r0, #0
700ab83c: 0a00002b     	beq	0x700ab8f0 <__tx_thread_idle_system_restore> @ imm = #0xac
700ab840: e59f30bc     	ldr	r3, [pc, #0xbc]         @ 0x700ab904 <__tx_thread_idle_system_restore+0x14>
700ab844: e5932000     	ldr	r2, [r3]
700ab848: e3520000     	cmp	r2, #0
700ab84c: 1a000003     	bne	0x700ab860 <__tx_thread_no_preempt_restore> @ imm = #0xc
700ab850: e59f30b0     	ldr	r3, [pc, #0xb0]         @ 0x700ab908 <__tx_thread_idle_system_restore+0x18>
700ab854: e5932000     	ldr	r2, [r3]
700ab858: e1500002     	cmp	r0, r2
700ab85c: 1a000003     	bne	0x700ab870 <__tx_thread_preempt_restore> @ imm = #0xc

700ab860 <__tx_thread_no_preempt_restore>:
700ab860: e8bd5401     	pop	{r0, r10, r12, lr}
700ab864: e16ff000     	msr	SPSR_fsxc, r0
700ab868: e8bd000f     	pop	{r0, r1, r2, r3}
700ab86c: e1b0f00e     	movs	pc, lr

700ab870 <__tx_thread_preempt_restore>:
700ab870: e8bd5408     	pop	{r3, r10, r12, lr}
700ab874: e1a0100e     	mov	r1, lr
700ab878: e3a0209f     	mov	r2, #159
700ab87c: e121f002     	msr	CPSR_c, r2
700ab880: e92d0008     	stmdb	sp!, {r3}
700ab884: e92d0002     	stmdb	sp!, {r1}
700ab888: e92d5ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700ab88c: e1a04003     	mov	r4, r3
700ab890: e3a02092     	mov	r2, #146
700ab894: e121f002     	msr	CPSR_c, r2
700ab898: e8bd000f     	pop	{r0, r1, r2, r3}
700ab89c: e3a0509f     	mov	r5, #159
700ab8a0: e121f005     	msr	CPSR_c, r5
700ab8a4: e92d000f     	push	{r0, r1, r2, r3}
700ab8a8: e59f1050     	ldr	r1, [pc, #0x50]         @ 0x700ab900 <__tx_thread_idle_system_restore+0x10>
700ab8ac: e5910000     	ldr	r0, [r1]
700ab8b0: eef12a10     	vmrs	r2, fpscr
700ab8b4: e52d2004     	str	r2, [sp, #-0x4]!
700ab8b8: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700ab8bc: e3a03001     	mov	r3, #1
700ab8c0: e92d0008     	stmdb	sp!, {r3}
700ab8c4: e580d008     	str	sp, [r0, #0x8]
700ab8c8: e59f303c     	ldr	r3, [pc, #0x3c]         @ 0x700ab90c <__tx_thread_idle_system_restore+0x1c>
700ab8cc: e5932000     	ldr	r2, [r3]
700ab8d0: e3520000     	cmp	r2, #0
700ab8d4: 0a000002     	beq	0x700ab8e4 <__tx_thread_dont_save_ts> @ imm = #0x8
700ab8d8: e5802018     	str	r2, [r0, #0x18]
700ab8dc: e3a02000     	mov	r2, #0
700ab8e0: e5832000     	str	r2, [r3]

700ab8e4 <__tx_thread_dont_save_ts>:
700ab8e4: e3a00000     	mov	r0, #0
700ab8e8: e5810000     	str	r0, [r1]
700ab8ec: ea001348     	b	0x700b0614 <_tx_thread_schedule> @ imm = #0x4d20

700ab8f0 <__tx_thread_idle_system_restore>:
700ab8f0: e3a0009f     	mov	r0, #159
700ab8f4: e121f000     	msr	CPSR_c, r0
700ab8f8: ea001345     	b	0x700b0614 <_tx_thread_schedule> @ imm = #0x4d14
700ab8fc: 48 83 0b 70  	.word	0x700b8348
700ab900: 34 aa 08 70  	.word	0x7008aa34
700ab904: 44 aa 08 70  	.word	0x7008aa44
700ab908: 38 aa 08 70  	.word	0x7008aa38
700ab90c: 6c aa 08 70  	.word	0x7008aa6c

700ab910 <tm_isr_message_handler>:
; {
700ab910: b570         	push	{r4, r5, r6, lr}
;    tm_isr_counter++;
700ab912: f248 3080    	movw	r0, #0x8380
;    message[1] = isr_message_counter;
700ab916: f248 3578    	movw	r5, #0x8378
;    tm_isr_counter++;
700ab91a: f2c7 000b    	movt	r0, #0x700b
;    message[1] = isr_message_counter;
700ab91e: f2c7 050b    	movt	r5, #0x700b
;    message[0] = 1;
700ab922: f24a 7684    	movw	r6, #0xa784
700ab926: f2c7 0608    	movt	r6, #0x7008
;    tm_isr_counter++;
700ab92a: 6801         	ldr	r1, [r0]
700ab92c: 3101         	adds	r1, #0x1
700ab92e: 6001         	str	r1, [r0]
700ab930: 2101         	movs	r1, #0x1
;    message[1] = isr_message_counter;
700ab932: 682a         	ldr	r2, [r5]
700ab934: 2000         	movs	r0, #0x0
;    message[0] = 1;
700ab936: e9c6 1200    	strd	r1, r2, [r6]
700ab93a: bf00         	nop
700ab93c: bf00         	nop
700ab93e: bf00         	nop
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700ab940: 6829         	ldr	r1, [r5]
700ab942: f200 33eb    	addw	r3, r0, #0x3eb
700ab946: 682a         	ldr	r2, [r5]
;    for (i = 2; i < MESSAGE_SIZE - 1; i++)
700ab948: 281b         	cmp	r0, #0x1b
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700ab94a: eb01 0181    	add.w	r1, r1, r1, lsl #2
700ab94e: eb02 0282    	add.w	r2, r2, r2, lsl #2
700ab952: eb03 0141    	add.w	r1, r3, r1, lsl #1
700ab956: f1a1 0401    	sub.w	r4, r1, #0x1
700ab95a: eb06 0180    	add.w	r1, r6, r0, lsl #2
700ab95e: eb03 0242    	add.w	r2, r3, r2, lsl #1
700ab962: e9c1 4202    	strd	r4, r2, [r1, #8]
;    for (i = 2; i < MESSAGE_SIZE - 1; i++)
700ab966: d009         	beq	0x700ab97c <tm_isr_message_handler+0x6c> @ imm = #0x12
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700ab968: 682a         	ldr	r2, [r5]
700ab96a: eb02 0282    	add.w	r2, r2, r2, lsl #2
700ab96e: eb00 0242    	add.w	r2, r0, r2, lsl #1
700ab972: 3003         	adds	r0, #0x3
700ab974: f502 727b    	add.w	r2, r2, #0x3ec
700ab978: 610a         	str	r2, [r1, #0x10]
700ab97a: e7e1         	b	0x700ab940 <tm_isr_message_handler+0x30> @ imm = #-0x3e
;       checksum += msg[i];
700ab97c: e896 0007    	ldm.w	r6, {r0, r1, r2}
700ab980: 4408         	add	r0, r1
700ab982: 68f1         	ldr	r1, [r6, #0xc]
700ab984: 4410         	add	r0, r2
700ab986: 6932         	ldr	r2, [r6, #0x10]
700ab988: 4408         	add	r0, r1
700ab98a: 6971         	ldr	r1, [r6, #0x14]
700ab98c: 4410         	add	r0, r2
700ab98e: 69b2         	ldr	r2, [r6, #0x18]
700ab990: 4408         	add	r0, r1
700ab992: 69f1         	ldr	r1, [r6, #0x1c]
700ab994: 4410         	add	r0, r2
700ab996: 6a32         	ldr	r2, [r6, #0x20]
700ab998: 4408         	add	r0, r1
700ab99a: 6a71         	ldr	r1, [r6, #0x24]
700ab99c: 4410         	add	r0, r2
700ab99e: 6ab2         	ldr	r2, [r6, #0x28]
700ab9a0: 4408         	add	r0, r1
700ab9a2: 6af1         	ldr	r1, [r6, #0x2c]
700ab9a4: 4410         	add	r0, r2
700ab9a6: 6b32         	ldr	r2, [r6, #0x30]
700ab9a8: 4408         	add	r0, r1
700ab9aa: 6b71         	ldr	r1, [r6, #0x34]
700ab9ac: 4410         	add	r0, r2
700ab9ae: 6bb2         	ldr	r2, [r6, #0x38]
700ab9b0: 4408         	add	r0, r1
700ab9b2: 6bf1         	ldr	r1, [r6, #0x3c]
700ab9b4: 4410         	add	r0, r2
700ab9b6: 6c32         	ldr	r2, [r6, #0x40]
700ab9b8: 4408         	add	r0, r1
700ab9ba: 6c71         	ldr	r1, [r6, #0x44]
700ab9bc: 4410         	add	r0, r2
700ab9be: 6cb2         	ldr	r2, [r6, #0x48]
700ab9c0: 4408         	add	r0, r1
700ab9c2: 6cf1         	ldr	r1, [r6, #0x4c]
700ab9c4: 4410         	add	r0, r2
700ab9c6: 6d32         	ldr	r2, [r6, #0x50]
700ab9c8: 4408         	add	r0, r1
700ab9ca: 6d71         	ldr	r1, [r6, #0x54]
700ab9cc: 4410         	add	r0, r2
700ab9ce: 6db2         	ldr	r2, [r6, #0x58]
700ab9d0: 4408         	add	r0, r1
700ab9d2: 6df1         	ldr	r1, [r6, #0x5c]
700ab9d4: 4410         	add	r0, r2
700ab9d6: 6e32         	ldr	r2, [r6, #0x60]
700ab9d8: 4408         	add	r0, r1
700ab9da: 6e71         	ldr	r1, [r6, #0x64]
700ab9dc: 4410         	add	r0, r2
700ab9de: 6eb2         	ldr	r2, [r6, #0x68]
700ab9e0: 4408         	add	r0, r1
700ab9e2: 6ef1         	ldr	r1, [r6, #0x6c]
700ab9e4: 4410         	add	r0, r2
700ab9e6: 6f32         	ldr	r2, [r6, #0x70]
700ab9e8: 4408         	add	r0, r1
700ab9ea: 6f71         	ldr	r1, [r6, #0x74]
700ab9ec: 4410         	add	r0, r2
700ab9ee: 6fb2         	ldr	r2, [r6, #0x78]
700ab9f0: 4408         	add	r0, r1
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700ab9f2: f24a 1188    	movw	r1, #0xa188
700ab9f6: f2c7 0108    	movt	r1, #0x7008
;       checksum += msg[i];
700ab9fa: 4410         	add	r0, r2
;    message[MESSAGE_SIZE - 1] = compute_checksum(message, MESSAGE_SIZE - 1);
700ab9fc: 67f0         	str	r0, [r6, #0x7c]
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700ab9fe: 6828         	ldr	r0, [r5]
700aba00: eb01 1000    	add.w	r0, r1, r0, lsl #4
700aba04: f009 fdd4    	bl	0x700b55b0 <tm_pmu_profile_start> @ imm = #0x9ba8
;    tm_queue_send_from_isr(0, message);
700aba08: 4631         	mov	r1, r6
700aba0a: 2000         	movs	r0, #0x0
700aba0c: f009 f8e8    	bl	0x700b4be0 <tm_queue_send_from_isr> @ imm = #0x91d0
;    isr_message_counter++; /* Prepare for next iteration */
700aba10: 6828         	ldr	r0, [r5]
700aba12: 3001         	adds	r0, #0x1
700aba14: 6028         	str	r0, [r5]
; }
700aba16: bd70         	pop	{r4, r5, r6, pc}
		...

700aba20 <Udma_eventCheckParams>:
700aba20: b084         	sub	sp, #0x10
700aba22: 9003         	str	r0, [sp, #0xc]
700aba24: 9102         	str	r1, [sp, #0x8]
700aba26: 2000         	movs	r0, #0x0
700aba28: 9001         	str	r0, [sp, #0x4]
700aba2a: 9802         	ldr	r0, [sp, #0x8]
700aba2c: 6840         	ldr	r0, [r0, #0x4]
700aba2e: 2801         	cmp	r0, #0x1
700aba30: d109         	bne	0x700aba46 <Udma_eventCheckParams+0x26> @ imm = #0x12
700aba32: e7ff         	b	0x700aba34 <Udma_eventCheckParams+0x14> @ imm = #-0x2
700aba34: 9802         	ldr	r0, [sp, #0x8]
700aba36: 6900         	ldr	r0, [r0, #0x10]
700aba38: b120         	cbz	r0, 0x700aba44 <Udma_eventCheckParams+0x24> @ imm = #0x8
700aba3a: e7ff         	b	0x700aba3c <Udma_eventCheckParams+0x1c> @ imm = #-0x2
700aba3c: f06f 0002    	mvn	r0, #0x2
700aba40: 9001         	str	r0, [sp, #0x4]
700aba42: e7ff         	b	0x700aba44 <Udma_eventCheckParams+0x24> @ imm = #-0x2
700aba44: e7ff         	b	0x700aba46 <Udma_eventCheckParams+0x26> @ imm = #-0x2
700aba46: 9802         	ldr	r0, [sp, #0x8]
700aba48: 6840         	ldr	r0, [r0, #0x4]
700aba4a: 2802         	cmp	r0, #0x2
700aba4c: d126         	bne	0x700aba9c <Udma_eventCheckParams+0x7c> @ imm = #0x4c
700aba4e: e7ff         	b	0x700aba50 <Udma_eventCheckParams+0x30> @ imm = #-0x2
700aba50: 9802         	ldr	r0, [sp, #0x8]
700aba52: 6900         	ldr	r0, [r0, #0x10]
700aba54: b308         	cbz	r0, 0x700aba9a <Udma_eventCheckParams+0x7a> @ imm = #0x42
700aba56: e7ff         	b	0x700aba58 <Udma_eventCheckParams+0x38> @ imm = #-0x2
700aba58: 9802         	ldr	r0, [sp, #0x8]
700aba5a: 6900         	ldr	r0, [r0, #0x10]
700aba5c: 9000         	str	r0, [sp]
700aba5e: 9800         	ldr	r0, [sp]
700aba60: 69c0         	ldr	r0, [r0, #0x1c]
700aba62: b140         	cbz	r0, 0x700aba76 <Udma_eventCheckParams+0x56> @ imm = #0x10
700aba64: e7ff         	b	0x700aba66 <Udma_eventCheckParams+0x46> @ imm = #-0x2
700aba66: 9802         	ldr	r0, [sp, #0x8]
700aba68: 6940         	ldr	r0, [r0, #0x14]
700aba6a: b920         	cbnz	r0, 0x700aba76 <Udma_eventCheckParams+0x56> @ imm = #0x8
700aba6c: e7ff         	b	0x700aba6e <Udma_eventCheckParams+0x4e> @ imm = #-0x2
700aba6e: f06f 0002    	mvn	r0, #0x2
700aba72: 9001         	str	r0, [sp, #0x4]
700aba74: e7ff         	b	0x700aba76 <Udma_eventCheckParams+0x56> @ imm = #-0x2
700aba76: 9800         	ldr	r0, [sp]
700aba78: 69c0         	ldr	r0, [r0, #0x1c]
700aba7a: b968         	cbnz	r0, 0x700aba98 <Udma_eventCheckParams+0x78> @ imm = #0x1a
700aba7c: e7ff         	b	0x700aba7e <Udma_eventCheckParams+0x5e> @ imm = #-0x2
700aba7e: 9802         	ldr	r0, [sp, #0x8]
700aba80: 6940         	ldr	r0, [r0, #0x14]
700aba82: b148         	cbz	r0, 0x700aba98 <Udma_eventCheckParams+0x78> @ imm = #0x12
700aba84: e7ff         	b	0x700aba86 <Udma_eventCheckParams+0x66> @ imm = #-0x2
700aba86: 9800         	ldr	r0, [sp]
700aba88: 6880         	ldr	r0, [r0, #0x8]
700aba8a: 2805         	cmp	r0, #0x5
700aba8c: d004         	beq	0x700aba98 <Udma_eventCheckParams+0x78> @ imm = #0x8
700aba8e: e7ff         	b	0x700aba90 <Udma_eventCheckParams+0x70> @ imm = #-0x2
700aba90: f06f 0002    	mvn	r0, #0x2
700aba94: 9001         	str	r0, [sp, #0x4]
700aba96: e7ff         	b	0x700aba98 <Udma_eventCheckParams+0x78> @ imm = #-0x2
700aba98: e7ff         	b	0x700aba9a <Udma_eventCheckParams+0x7a> @ imm = #-0x2
700aba9a: e7ff         	b	0x700aba9c <Udma_eventCheckParams+0x7c> @ imm = #-0x2
700aba9c: 9802         	ldr	r0, [sp, #0x8]
700aba9e: 6800         	ldr	r0, [r0]
700abaa0: 2801         	cmp	r0, #0x1
700abaa2: d00f         	beq	0x700abac4 <Udma_eventCheckParams+0xa4> @ imm = #0x1e
700abaa4: e7ff         	b	0x700abaa6 <Udma_eventCheckParams+0x86> @ imm = #-0x2
700abaa6: 9802         	ldr	r0, [sp, #0x8]
700abaa8: 6800         	ldr	r0, [r0]
700abaaa: 2806         	cmp	r0, #0x6
700abaac: d00a         	beq	0x700abac4 <Udma_eventCheckParams+0xa4> @ imm = #0x14
700abaae: e7ff         	b	0x700abab0 <Udma_eventCheckParams+0x90> @ imm = #-0x2
700abab0: 9802         	ldr	r0, [sp, #0x8]
700abab2: 6800         	ldr	r0, [r0]
700abab4: 2802         	cmp	r0, #0x2
700abab6: d005         	beq	0x700abac4 <Udma_eventCheckParams+0xa4> @ imm = #0xa
700abab8: e7ff         	b	0x700ababa <Udma_eventCheckParams+0x9a> @ imm = #-0x2
700ababa: 9802         	ldr	r0, [sp, #0x8]
700ababc: 6800         	ldr	r0, [r0]
700ababe: 2803         	cmp	r0, #0x3
700abac0: d109         	bne	0x700abad6 <Udma_eventCheckParams+0xb6> @ imm = #0x12
700abac2: e7ff         	b	0x700abac4 <Udma_eventCheckParams+0xa4> @ imm = #-0x2
700abac4: 9802         	ldr	r0, [sp, #0x8]
700abac6: 6880         	ldr	r0, [r0, #0x8]
700abac8: b920         	cbnz	r0, 0x700abad4 <Udma_eventCheckParams+0xb4> @ imm = #0x8
700abaca: e7ff         	b	0x700abacc <Udma_eventCheckParams+0xac> @ imm = #-0x2
700abacc: f06f 0002    	mvn	r0, #0x2
700abad0: 9001         	str	r0, [sp, #0x4]
700abad2: e7ff         	b	0x700abad4 <Udma_eventCheckParams+0xb4> @ imm = #-0x2
700abad4: e7ff         	b	0x700abad6 <Udma_eventCheckParams+0xb6> @ imm = #-0x2
700abad6: 9802         	ldr	r0, [sp, #0x8]
700abad8: 6800         	ldr	r0, [r0]
700abada: 2804         	cmp	r0, #0x4
700abadc: d109         	bne	0x700abaf2 <Udma_eventCheckParams+0xd2> @ imm = #0x12
700abade: e7ff         	b	0x700abae0 <Udma_eventCheckParams+0xc0> @ imm = #-0x2
700abae0: 9802         	ldr	r0, [sp, #0x8]
700abae2: 68c0         	ldr	r0, [r0, #0xc]
700abae4: b920         	cbnz	r0, 0x700abaf0 <Udma_eventCheckParams+0xd0> @ imm = #0x8
700abae6: e7ff         	b	0x700abae8 <Udma_eventCheckParams+0xc8> @ imm = #-0x2
700abae8: f06f 0002    	mvn	r0, #0x2
700abaec: 9001         	str	r0, [sp, #0x4]
700abaee: e7ff         	b	0x700abaf0 <Udma_eventCheckParams+0xd0> @ imm = #-0x2
700abaf0: e7ff         	b	0x700abaf2 <Udma_eventCheckParams+0xd2> @ imm = #-0x2
700abaf2: 9802         	ldr	r0, [sp, #0x8]
700abaf4: 6800         	ldr	r0, [r0]
700abaf6: 2805         	cmp	r0, #0x5
700abaf8: d112         	bne	0x700abb20 <Udma_eventCheckParams+0x100> @ imm = #0x24
700abafa: e7ff         	b	0x700abafc <Udma_eventCheckParams+0xdc> @ imm = #-0x2
700abafc: 9802         	ldr	r0, [sp, #0x8]
700abafe: 6840         	ldr	r0, [r0, #0x4]
700abb00: 2802         	cmp	r0, #0x2
700abb02: d004         	beq	0x700abb0e <Udma_eventCheckParams+0xee> @ imm = #0x8
700abb04: e7ff         	b	0x700abb06 <Udma_eventCheckParams+0xe6> @ imm = #-0x2
700abb06: f06f 0002    	mvn	r0, #0x2
700abb0a: 9001         	str	r0, [sp, #0x4]
700abb0c: e7ff         	b	0x700abb0e <Udma_eventCheckParams+0xee> @ imm = #-0x2
700abb0e: 9802         	ldr	r0, [sp, #0x8]
700abb10: 6900         	ldr	r0, [r0, #0x10]
700abb12: b120         	cbz	r0, 0x700abb1e <Udma_eventCheckParams+0xfe> @ imm = #0x8
700abb14: e7ff         	b	0x700abb16 <Udma_eventCheckParams+0xf6> @ imm = #-0x2
700abb16: f06f 0002    	mvn	r0, #0x2
700abb1a: 9001         	str	r0, [sp, #0x4]
700abb1c: e7ff         	b	0x700abb1e <Udma_eventCheckParams+0xfe> @ imm = #-0x2
700abb1e: e7ff         	b	0x700abb20 <Udma_eventCheckParams+0x100> @ imm = #-0x2
700abb20: 9801         	ldr	r0, [sp, #0x4]
700abb22: b004         	add	sp, #0x10
700abb24: 4770         	bx	lr
		...
700abb2e: 0000         	movs	r0, r0

700abb30 <CSL_pktdmaTeardownChan>:
700abb30: b580         	push	{r7, lr}
700abb32: b088         	sub	sp, #0x20
700abb34: 4684         	mov	r12, r0
700abb36: 980a         	ldr	r0, [sp, #0x28]
700abb38: f8cd c01c    	str.w	r12, [sp, #0x1c]
700abb3c: 9106         	str	r1, [sp, #0x18]
700abb3e: 9205         	str	r2, [sp, #0x14]
700abb40: f88d 3013    	strb.w	r3, [sp, #0x13]
700abb44: f88d 0012    	strb.w	r0, [sp, #0x12]
700abb48: 2000         	movs	r0, #0x0
700abb4a: 9003         	str	r0, [sp, #0xc]
700abb4c: 9807         	ldr	r0, [sp, #0x1c]
700abb4e: b138         	cbz	r0, 0x700abb60 <CSL_pktdmaTeardownChan+0x30> @ imm = #0xe
700abb50: e7ff         	b	0x700abb52 <CSL_pktdmaTeardownChan+0x22> @ imm = #-0x2
700abb52: 9807         	ldr	r0, [sp, #0x1c]
700abb54: 9906         	ldr	r1, [sp, #0x18]
700abb56: 9a05         	ldr	r2, [sp, #0x14]
700abb58: f007 f8ca    	bl	0x700b2cf0 <CSL_pktdmaIsValidChanIdx> @ imm = #0x7194
700abb5c: b920         	cbnz	r0, 0x700abb68 <CSL_pktdmaTeardownChan+0x38> @ imm = #0x8
700abb5e: e7ff         	b	0x700abb60 <CSL_pktdmaTeardownChan+0x30> @ imm = #-0x2
700abb60: f04f 30ff    	mov.w	r0, #0xffffffff
700abb64: 9003         	str	r0, [sp, #0xc]
700abb66: e062         	b	0x700abc2e <CSL_pktdmaTeardownChan+0xfe> @ imm = #0xc4
700abb68: 9807         	ldr	r0, [sp, #0x1c]
700abb6a: 9906         	ldr	r1, [sp, #0x18]
700abb6c: 9a05         	ldr	r2, [sp, #0x14]
700abb6e: f007 fabf    	bl	0x700b30f0 <CSL_pktdmaIsChanEnabled> @ imm = #0x757e
700abb72: 2800         	cmp	r0, #0x0
700abb74: d056         	beq	0x700abc24 <CSL_pktdmaTeardownChan+0xf4> @ imm = #0xac
700abb76: e7ff         	b	0x700abb78 <CSL_pktdmaTeardownChan+0x48> @ imm = #-0x2
700abb78: 9805         	ldr	r0, [sp, #0x14]
700abb7a: b9a8         	cbnz	r0, 0x700abba8 <CSL_pktdmaTeardownChan+0x78> @ imm = #0x2a
700abb7c: e7ff         	b	0x700abb7e <CSL_pktdmaTeardownChan+0x4e> @ imm = #-0x2
700abb7e: 9807         	ldr	r0, [sp, #0x1c]
700abb80: 6900         	ldr	r0, [r0, #0x10]
700abb82: 9906         	ldr	r1, [sp, #0x18]
700abb84: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abb88: f009 fc6a    	bl	0x700b5460 <CSL_REG32_RD_RAW> @ imm = #0x98d4
700abb8c: 9002         	str	r0, [sp, #0x8]
700abb8e: 9802         	ldr	r0, [sp, #0x8]
700abb90: f040 4080    	orr	r0, r0, #0x40000000
700abb94: 9002         	str	r0, [sp, #0x8]
700abb96: 9807         	ldr	r0, [sp, #0x1c]
700abb98: 6900         	ldr	r0, [r0, #0x10]
700abb9a: 9906         	ldr	r1, [sp, #0x18]
700abb9c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abba0: 9902         	ldr	r1, [sp, #0x8]
700abba2: f009 fbd5    	bl	0x700b5350 <CSL_REG32_WR_RAW> @ imm = #0x97aa
700abba6: e014         	b	0x700abbd2 <CSL_pktdmaTeardownChan+0xa2> @ imm = #0x28
700abba8: 9807         	ldr	r0, [sp, #0x1c]
700abbaa: 6940         	ldr	r0, [r0, #0x14]
700abbac: 9906         	ldr	r1, [sp, #0x18]
700abbae: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abbb2: f009 fc55    	bl	0x700b5460 <CSL_REG32_RD_RAW> @ imm = #0x98aa
700abbb6: 9002         	str	r0, [sp, #0x8]
700abbb8: 9802         	ldr	r0, [sp, #0x8]
700abbba: f040 4080    	orr	r0, r0, #0x40000000
700abbbe: 9002         	str	r0, [sp, #0x8]
700abbc0: 9807         	ldr	r0, [sp, #0x1c]
700abbc2: 6940         	ldr	r0, [r0, #0x14]
700abbc4: 9906         	ldr	r1, [sp, #0x18]
700abbc6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abbca: 9902         	ldr	r1, [sp, #0x8]
700abbcc: f009 fbc0    	bl	0x700b5350 <CSL_REG32_WR_RAW> @ imm = #0x9780
700abbd0: e7ff         	b	0x700abbd2 <CSL_pktdmaTeardownChan+0xa2> @ imm = #-0x2
700abbd2: f89d 0012    	ldrb.w	r0, [sp, #0x12]
700abbd6: 07c0         	lsls	r0, r0, #0x1f
700abbd8: b318         	cbz	r0, 0x700abc22 <CSL_pktdmaTeardownChan+0xf2> @ imm = #0x46
700abbda: e7ff         	b	0x700abbdc <CSL_pktdmaTeardownChan+0xac> @ imm = #-0x2
700abbdc: 2080         	movs	r0, #0x80
700abbde: 9001         	str	r0, [sp, #0x4]
700abbe0: e7ff         	b	0x700abbe2 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x2
700abbe2: 9807         	ldr	r0, [sp, #0x1c]
700abbe4: 9906         	ldr	r1, [sp, #0x18]
700abbe6: 9a05         	ldr	r2, [sp, #0x14]
700abbe8: f007 fa82    	bl	0x700b30f0 <CSL_pktdmaIsChanEnabled> @ imm = #0x7504
700abbec: 4601         	mov	r1, r0
700abbee: 2000         	movs	r0, #0x0
700abbf0: 9000         	str	r0, [sp]
700abbf2: b131         	cbz	r1, 0x700abc02 <CSL_pktdmaTeardownChan+0xd2> @ imm = #0xc
700abbf4: e7ff         	b	0x700abbf6 <CSL_pktdmaTeardownChan+0xc6> @ imm = #-0x2
700abbf6: 9801         	ldr	r0, [sp, #0x4]
700abbf8: 2800         	cmp	r0, #0x0
700abbfa: bf18         	it	ne
700abbfc: 2001         	movne	r0, #0x1
700abbfe: 9000         	str	r0, [sp]
700abc00: e7ff         	b	0x700abc02 <CSL_pktdmaTeardownChan+0xd2> @ imm = #-0x2
700abc02: 9800         	ldr	r0, [sp]
700abc04: 07c0         	lsls	r0, r0, #0x1f
700abc06: b120         	cbz	r0, 0x700abc12 <CSL_pktdmaTeardownChan+0xe2> @ imm = #0x8
700abc08: e7ff         	b	0x700abc0a <CSL_pktdmaTeardownChan+0xda> @ imm = #-0x2
700abc0a: 9801         	ldr	r0, [sp, #0x4]
700abc0c: 3801         	subs	r0, #0x1
700abc0e: 9001         	str	r0, [sp, #0x4]
700abc10: e7e7         	b	0x700abbe2 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x32
700abc12: 9801         	ldr	r0, [sp, #0x4]
700abc14: b920         	cbnz	r0, 0x700abc20 <CSL_pktdmaTeardownChan+0xf0> @ imm = #0x8
700abc16: e7ff         	b	0x700abc18 <CSL_pktdmaTeardownChan+0xe8> @ imm = #-0x2
700abc18: f04f 30ff    	mov.w	r0, #0xffffffff
700abc1c: 9003         	str	r0, [sp, #0xc]
700abc1e: e7ff         	b	0x700abc20 <CSL_pktdmaTeardownChan+0xf0> @ imm = #-0x2
700abc20: e7ff         	b	0x700abc22 <CSL_pktdmaTeardownChan+0xf2> @ imm = #-0x2
700abc22: e003         	b	0x700abc2c <CSL_pktdmaTeardownChan+0xfc> @ imm = #0x6
700abc24: f04f 30ff    	mov.w	r0, #0xffffffff
700abc28: 9003         	str	r0, [sp, #0xc]
700abc2a: e7ff         	b	0x700abc2c <CSL_pktdmaTeardownChan+0xfc> @ imm = #-0x2
700abc2c: e7ff         	b	0x700abc2e <CSL_pktdmaTeardownChan+0xfe> @ imm = #-0x2
700abc2e: 9803         	ldr	r0, [sp, #0xc]
700abc30: b008         	add	sp, #0x20
700abc32: bd80         	pop	{r7, pc}
		...

700abc40 <UART_configInstance>:
700abc40: b580         	push	{r7, lr}
700abc42: b088         	sub	sp, #0x20
700abc44: 9007         	str	r0, [sp, #0x1c]
700abc46: 9807         	ldr	r0, [sp, #0x1c]
700abc48: 6800         	ldr	r0, [r0]
700abc4a: 9006         	str	r0, [sp, #0x18]
700abc4c: 9807         	ldr	r0, [sp, #0x1c]
700abc4e: 6840         	ldr	r0, [r0, #0x4]
700abc50: 9001         	str	r0, [sp, #0x4]
700abc52: 9807         	ldr	r0, [sp, #0x1c]
700abc54: f007 fc54    	bl	0x700b3500 <UART_resetModule> @ imm = #0x78a8
700abc58: 9801         	ldr	r0, [sp, #0x4]
700abc5a: 6a00         	ldr	r0, [r0, #0x20]
700abc5c: 2803         	cmp	r0, #0x3
700abc5e: d10e         	bne	0x700abc7e <UART_configInstance+0x3e> @ imm = #0x1c
700abc60: e7ff         	b	0x700abc62 <UART_configInstance+0x22> @ imm = #-0x2
700abc62: 9801         	ldr	r0, [sp, #0x4]
700abc64: f890 1038    	ldrb.w	r1, [r0, #0x38]
700abc68: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700abc6c: 0380         	lsls	r0, r0, #0xe
700abc6e: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700abc72: 2131         	movs	r1, #0x31
700abc74: f2c0 4140    	movt	r1, #0x440
700abc78: 4308         	orrs	r0, r1
700abc7a: 9005         	str	r0, [sp, #0x14]
700abc7c: e00d         	b	0x700abc9a <UART_configInstance+0x5a> @ imm = #0x1a
700abc7e: 9801         	ldr	r0, [sp, #0x4]
700abc80: f890 1038    	ldrb.w	r1, [r0, #0x38]
700abc84: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700abc88: 0380         	lsls	r0, r0, #0xe
700abc8a: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700abc8e: 2130         	movs	r1, #0x30
700abc90: f2c0 4140    	movt	r1, #0x440
700abc94: 4308         	orrs	r0, r1
700abc96: 9005         	str	r0, [sp, #0x14]
700abc98: e7ff         	b	0x700abc9a <UART_configInstance+0x5a> @ imm = #-0x2
700abc9a: 9806         	ldr	r0, [sp, #0x18]
700abc9c: 9905         	ldr	r1, [sp, #0x14]
700abc9e: f7f8 fd37    	bl	0x700a4710 <UART_fifoConfig> @ imm = #-0x7592
700abca2: 9806         	ldr	r0, [sp, #0x18]
700abca4: 9901         	ldr	r1, [sp, #0x4]
700abca6: 6d09         	ldr	r1, [r1, #0x50]
700abca8: f009 f922    	bl	0x700b4ef0 <UART_timeGuardConfig> @ imm = #0x9244
700abcac: 9a01         	ldr	r2, [sp, #0x4]
700abcae: 6810         	ldr	r0, [r2]
700abcb0: 6851         	ldr	r1, [r2, #0x4]
700abcb2: 6ad2         	ldr	r2, [r2, #0x2c]
700abcb4: 232a         	movs	r3, #0x2a
700abcb6: f005 fe83    	bl	0x700b19c0 <UART_divisorValCompute> @ imm = #0x5d06
700abcba: 9004         	str	r0, [sp, #0x10]
700abcbc: 9806         	ldr	r0, [sp, #0x18]
700abcbe: 9904         	ldr	r1, [sp, #0x10]
700abcc0: f7ff fc86    	bl	0x700ab5d0 <UART_divisorLatchWrite> @ imm = #-0x6f4
700abcc4: 9806         	ldr	r0, [sp, #0x18]
700abcc6: 21bf         	movs	r1, #0xbf
700abcc8: f006 fd1a    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x6a34
700abccc: 9801         	ldr	r0, [sp, #0x4]
700abcce: 6880         	ldr	r0, [r0, #0x8]
700abcd0: 9003         	str	r0, [sp, #0xc]
700abcd2: 9801         	ldr	r0, [sp, #0x4]
700abcd4: 68c1         	ldr	r1, [r0, #0xc]
700abcd6: 9803         	ldr	r0, [sp, #0xc]
700abcd8: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700abcdc: 9003         	str	r0, [sp, #0xc]
700abcde: 9801         	ldr	r0, [sp, #0x4]
700abce0: 6900         	ldr	r0, [r0, #0x10]
700abce2: 00c0         	lsls	r0, r0, #0x3
700abce4: 9002         	str	r0, [sp, #0x8]
700abce6: 9806         	ldr	r0, [sp, #0x18]
700abce8: 9903         	ldr	r1, [sp, #0xc]
700abcea: 9a02         	ldr	r2, [sp, #0x8]
700abcec: f007 fbb8    	bl	0x700b3460 <UART_lineCharConfig> @ imm = #0x7770
700abcf0: 9806         	ldr	r0, [sp, #0x18]
700abcf2: f009 f96d    	bl	0x700b4fd0 <UART_divisorLatchDisable> @ imm = #0x92da
700abcf6: 9806         	ldr	r0, [sp, #0x18]
700abcf8: 2100         	movs	r1, #0x0
700abcfa: f009 f829    	bl	0x700b4d50 <UART_breakCtl> @ imm = #0x9052
700abcfe: 9806         	ldr	r0, [sp, #0x18]
700abd00: 9901         	ldr	r1, [sp, #0x4]
700abd02: 6ac9         	ldr	r1, [r1, #0x2c]
700abd04: f008 fd1c    	bl	0x700b4740 <UART_operatingModeSelect> @ imm = #0x8a38
700abd08: 9801         	ldr	r0, [sp, #0x4]
700abd0a: 6980         	ldr	r0, [r0, #0x18]
700abd0c: 2801         	cmp	r0, #0x1
700abd0e: d112         	bne	0x700abd36 <UART_configInstance+0xf6> @ imm = #0x24
700abd10: e7ff         	b	0x700abd12 <UART_configInstance+0xd2> @ imm = #-0x2
700abd12: 9806         	ldr	r0, [sp, #0x18]
700abd14: 2103         	movs	r1, #0x3
700abd16: f008 fab3    	bl	0x700b4280 <UART_hardwareFlowCtrlOptSet> @ imm = #0x8566
700abd1a: 9901         	ldr	r1, [sp, #0x4]
700abd1c: 69c8         	ldr	r0, [r1, #0x1c]
700abd1e: 6b89         	ldr	r1, [r1, #0x38]
700abd20: 4288         	cmp	r0, r1
700abd22: d307         	blo	0x700abd34 <UART_configInstance+0xf4> @ imm = #0xe
700abd24: e7ff         	b	0x700abd26 <UART_configInstance+0xe6> @ imm = #-0x2
700abd26: 9806         	ldr	r0, [sp, #0x18]
700abd28: 9a01         	ldr	r2, [sp, #0x4]
700abd2a: 69d1         	ldr	r1, [r2, #0x1c]
700abd2c: 6b92         	ldr	r2, [r2, #0x38]
700abd2e: f008 faf7    	bl	0x700b4320 <UART_flowCtrlTrigLvlConfig> @ imm = #0x85ee
700abd32: e7ff         	b	0x700abd34 <UART_configInstance+0xf4> @ imm = #-0x2
700abd34: e004         	b	0x700abd40 <UART_configInstance+0x100> @ imm = #0x8
700abd36: 9806         	ldr	r0, [sp, #0x18]
700abd38: 2100         	movs	r1, #0x0
700abd3a: f008 faa1    	bl	0x700b4280 <UART_hardwareFlowCtrlOptSet> @ imm = #0x8542
700abd3e: e7ff         	b	0x700abd40 <UART_configInstance+0x100> @ imm = #-0x2
700abd40: b008         	add	sp, #0x20
700abd42: bd80         	pop	{r7, pc}
		...

700abd50 <_txe_semaphore_create>:
700abd50: b580         	push	{r7, lr}
700abd52: b088         	sub	sp, #0x20
700abd54: 9007         	str	r0, [sp, #0x1c]
700abd56: 9106         	str	r1, [sp, #0x18]
700abd58: 9205         	str	r2, [sp, #0x14]
700abd5a: 9304         	str	r3, [sp, #0x10]
700abd5c: 2000         	movs	r0, #0x0
700abd5e: 9002         	str	r0, [sp, #0x8]
700abd60: 9807         	ldr	r0, [sp, #0x1c]
700abd62: b918         	cbnz	r0, 0x700abd6c <_txe_semaphore_create+0x1c> @ imm = #0x6
700abd64: e7ff         	b	0x700abd66 <_txe_semaphore_create+0x16> @ imm = #-0x2
700abd66: 200c         	movs	r0, #0xc
700abd68: 9002         	str	r0, [sp, #0x8]
700abd6a: e04d         	b	0x700abe08 <_txe_semaphore_create+0xb8> @ imm = #0x9a
700abd6c: 9804         	ldr	r0, [sp, #0x10]
700abd6e: 281c         	cmp	r0, #0x1c
700abd70: d003         	beq	0x700abd7a <_txe_semaphore_create+0x2a> @ imm = #0x6
700abd72: e7ff         	b	0x700abd74 <_txe_semaphore_create+0x24> @ imm = #-0x2
700abd74: 200c         	movs	r0, #0xc
700abd76: 9002         	str	r0, [sp, #0x8]
700abd78: e045         	b	0x700abe06 <_txe_semaphore_create+0xb6> @ imm = #0x8a
700abd7a: f7f7 e8d4    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x8e58
700abd7e: 9003         	str	r0, [sp, #0xc]
700abd80: f64a 2144    	movw	r1, #0xaa44
700abd84: f2c7 0108    	movt	r1, #0x7008
700abd88: 6808         	ldr	r0, [r1]
700abd8a: 3001         	adds	r0, #0x1
700abd8c: 6008         	str	r0, [r1]
700abd8e: 9803         	ldr	r0, [sp, #0xc]
700abd90: f7f7 ea48    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x8b70
700abd94: f247 10fc    	movw	r0, #0x71fc
700abd98: f2c7 0008    	movt	r0, #0x7008
700abd9c: 6800         	ldr	r0, [r0]
700abd9e: 9000         	str	r0, [sp]
700abda0: 2000         	movs	r0, #0x0
700abda2: 9001         	str	r0, [sp, #0x4]
700abda4: e7ff         	b	0x700abda6 <_txe_semaphore_create+0x56> @ imm = #-0x2
700abda6: 9801         	ldr	r0, [sp, #0x4]
700abda8: f247 11f8    	movw	r1, #0x71f8
700abdac: f2c7 0108    	movt	r1, #0x7008
700abdb0: 6809         	ldr	r1, [r1]
700abdb2: 4288         	cmp	r0, r1
700abdb4: d20f         	bhs	0x700abdd6 <_txe_semaphore_create+0x86> @ imm = #0x1e
700abdb6: e7ff         	b	0x700abdb8 <_txe_semaphore_create+0x68> @ imm = #-0x2
700abdb8: 9807         	ldr	r0, [sp, #0x1c]
700abdba: 9900         	ldr	r1, [sp]
700abdbc: 4288         	cmp	r0, r1
700abdbe: d101         	bne	0x700abdc4 <_txe_semaphore_create+0x74> @ imm = #0x2
700abdc0: e7ff         	b	0x700abdc2 <_txe_semaphore_create+0x72> @ imm = #-0x2
700abdc2: e008         	b	0x700abdd6 <_txe_semaphore_create+0x86> @ imm = #0x10
700abdc4: 9800         	ldr	r0, [sp]
700abdc6: 6940         	ldr	r0, [r0, #0x14]
700abdc8: 9000         	str	r0, [sp]
700abdca: e7ff         	b	0x700abdcc <_txe_semaphore_create+0x7c> @ imm = #-0x2
700abdcc: e7ff         	b	0x700abdce <_txe_semaphore_create+0x7e> @ imm = #-0x2
700abdce: 9801         	ldr	r0, [sp, #0x4]
700abdd0: 3001         	adds	r0, #0x1
700abdd2: 9001         	str	r0, [sp, #0x4]
700abdd4: e7e7         	b	0x700abda6 <_txe_semaphore_create+0x56> @ imm = #-0x32
700abdd6: f7f7 e8a6    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x8eb4
700abdda: 9003         	str	r0, [sp, #0xc]
700abddc: f64a 2144    	movw	r1, #0xaa44
700abde0: f2c7 0108    	movt	r1, #0x7008
700abde4: 6808         	ldr	r0, [r1]
700abde6: 3801         	subs	r0, #0x1
700abde8: 6008         	str	r0, [r1]
700abdea: 9803         	ldr	r0, [sp, #0xc]
700abdec: f7f7 ea1a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x8bcc
700abdf0: f007 f86e    	bl	0x700b2ed0 <_tx_thread_system_preempt_check> @ imm = #0x70dc
700abdf4: 9807         	ldr	r0, [sp, #0x1c]
700abdf6: 9900         	ldr	r1, [sp]
700abdf8: 4288         	cmp	r0, r1
700abdfa: d103         	bne	0x700abe04 <_txe_semaphore_create+0xb4> @ imm = #0x6
700abdfc: e7ff         	b	0x700abdfe <_txe_semaphore_create+0xae> @ imm = #-0x2
700abdfe: 200c         	movs	r0, #0xc
700abe00: 9002         	str	r0, [sp, #0x8]
700abe02: e7ff         	b	0x700abe04 <_txe_semaphore_create+0xb4> @ imm = #-0x2
700abe04: e7ff         	b	0x700abe06 <_txe_semaphore_create+0xb6> @ imm = #-0x2
700abe06: e7ff         	b	0x700abe08 <_txe_semaphore_create+0xb8> @ imm = #-0x2
700abe08: 9802         	ldr	r0, [sp, #0x8]
700abe0a: b9b0         	cbnz	r0, 0x700abe3a <_txe_semaphore_create+0xea> @ imm = #0x2c
700abe0c: e7ff         	b	0x700abe0e <_txe_semaphore_create+0xbe> @ imm = #-0x2
700abe0e: f248 3048    	movw	r0, #0x8348
700abe12: f2c7 000b    	movt	r0, #0x700b
700abe16: 6800         	ldr	r0, [r0]
700abe18: b170         	cbz	r0, 0x700abe38 <_txe_semaphore_create+0xe8> @ imm = #0x1c
700abe1a: e7ff         	b	0x700abe1c <_txe_semaphore_create+0xcc> @ imm = #-0x2
700abe1c: f248 3048    	movw	r0, #0x8348
700abe20: f2c7 000b    	movt	r0, #0x700b
700abe24: 6800         	ldr	r0, [r0]
700abe26: 0900         	lsrs	r0, r0, #0x4
700abe28: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700abe2c: d203         	bhs	0x700abe36 <_txe_semaphore_create+0xe6> @ imm = #0x6
700abe2e: e7ff         	b	0x700abe30 <_txe_semaphore_create+0xe0> @ imm = #-0x2
700abe30: 2013         	movs	r0, #0x13
700abe32: 9002         	str	r0, [sp, #0x8]
700abe34: e7ff         	b	0x700abe36 <_txe_semaphore_create+0xe6> @ imm = #-0x2
700abe36: e7ff         	b	0x700abe38 <_txe_semaphore_create+0xe8> @ imm = #-0x2
700abe38: e7ff         	b	0x700abe3a <_txe_semaphore_create+0xea> @ imm = #-0x2
700abe3a: 9802         	ldr	r0, [sp, #0x8]
700abe3c: b938         	cbnz	r0, 0x700abe4e <_txe_semaphore_create+0xfe> @ imm = #0xe
700abe3e: e7ff         	b	0x700abe40 <_txe_semaphore_create+0xf0> @ imm = #-0x2
700abe40: 9807         	ldr	r0, [sp, #0x1c]
700abe42: 9906         	ldr	r1, [sp, #0x18]
700abe44: 9a05         	ldr	r2, [sp, #0x14]
700abe46: f002 fef3    	bl	0x700aec30 <_tx_semaphore_create> @ imm = #0x2de6
700abe4a: 9002         	str	r0, [sp, #0x8]
700abe4c: e7ff         	b	0x700abe4e <_txe_semaphore_create+0xfe> @ imm = #-0x2
700abe4e: 9802         	ldr	r0, [sp, #0x8]
700abe50: b008         	add	sp, #0x20
700abe52: bd80         	pop	{r7, pc}
		...

700abe60 <Sciclient_rmIrGetOutp>:
700abe60: b580         	push	{r7, lr}
700abe62: b088         	sub	sp, #0x20
700abe64: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700abe68: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700abe6c: 9206         	str	r2, [sp, #0x18]
700abe6e: 2000         	movs	r0, #0x0
700abe70: 9005         	str	r0, [sp, #0x14]
700abe72: 9004         	str	r0, [sp, #0x10]
700abe74: 9806         	ldr	r0, [sp, #0x18]
700abe76: b920         	cbnz	r0, 0x700abe82 <Sciclient_rmIrGetOutp+0x22> @ imm = #0x8
700abe78: e7ff         	b	0x700abe7a <Sciclient_rmIrGetOutp+0x1a> @ imm = #-0x2
700abe7a: f06f 0001    	mvn	r0, #0x1
700abe7e: 9005         	str	r0, [sp, #0x14]
700abe80: e018         	b	0x700abeb4 <Sciclient_rmIrGetOutp+0x54> @ imm = #0x30
700abe82: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700abe86: f005 fe73    	bl	0x700b1b70 <Sciclient_rmIrGetInst> @ imm = #0x5ce6
700abe8a: 9004         	str	r0, [sp, #0x10]
700abe8c: 9804         	ldr	r0, [sp, #0x10]
700abe8e: b920         	cbnz	r0, 0x700abe9a <Sciclient_rmIrGetOutp+0x3a> @ imm = #0x8
700abe90: e7ff         	b	0x700abe92 <Sciclient_rmIrGetOutp+0x32> @ imm = #-0x2
700abe92: f06f 0001    	mvn	r0, #0x1
700abe96: 9005         	str	r0, [sp, #0x14]
700abe98: e00b         	b	0x700abeb2 <Sciclient_rmIrGetOutp+0x52> @ imm = #0x16
700abe9a: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700abe9e: 9904         	ldr	r1, [sp, #0x10]
700abea0: 8909         	ldrh	r1, [r1, #0x8]
700abea2: 4288         	cmp	r0, r1
700abea4: db04         	blt	0x700abeb0 <Sciclient_rmIrGetOutp+0x50> @ imm = #0x8
700abea6: e7ff         	b	0x700abea8 <Sciclient_rmIrGetOutp+0x48> @ imm = #-0x2
700abea8: f06f 0001    	mvn	r0, #0x1
700abeac: 9005         	str	r0, [sp, #0x14]
700abeae: e7ff         	b	0x700abeb0 <Sciclient_rmIrGetOutp+0x50> @ imm = #-0x2
700abeb0: e7ff         	b	0x700abeb2 <Sciclient_rmIrGetOutp+0x52> @ imm = #-0x2
700abeb2: e7ff         	b	0x700abeb4 <Sciclient_rmIrGetOutp+0x54> @ imm = #-0x2
700abeb4: 9805         	ldr	r0, [sp, #0x14]
700abeb6: b9a8         	cbnz	r0, 0x700abee4 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x2a
700abeb8: e7ff         	b	0x700abeba <Sciclient_rmIrGetOutp+0x5a> @ imm = #-0x2
700abeba: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700abebe: b988         	cbnz	r0, 0x700abee4 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x22
700abec0: e7ff         	b	0x700abec2 <Sciclient_rmIrGetOutp+0x62> @ imm = #-0x2
700abec2: 9804         	ldr	r0, [sp, #0x10]
700abec4: 8980         	ldrh	r0, [r0, #0xc]
700abec6: f64f 71ff    	movw	r1, #0xffff
700abeca: 4288         	cmp	r0, r1
700abecc: d005         	beq	0x700abeda <Sciclient_rmIrGetOutp+0x7a> @ imm = #0xa
700abece: e7ff         	b	0x700abed0 <Sciclient_rmIrGetOutp+0x70> @ imm = #-0x2
700abed0: 9804         	ldr	r0, [sp, #0x10]
700abed2: 8980         	ldrh	r0, [r0, #0xc]
700abed4: 9906         	ldr	r1, [sp, #0x18]
700abed6: 8008         	strh	r0, [r1]
700abed8: e003         	b	0x700abee2 <Sciclient_rmIrGetOutp+0x82> @ imm = #0x6
700abeda: f04f 30ff    	mov.w	r0, #0xffffffff
700abede: 9005         	str	r0, [sp, #0x14]
700abee0: e7ff         	b	0x700abee2 <Sciclient_rmIrGetOutp+0x82> @ imm = #-0x2
700abee2: e7ff         	b	0x700abee4 <Sciclient_rmIrGetOutp+0x84> @ imm = #-0x2
700abee4: 9805         	ldr	r0, [sp, #0x14]
700abee6: bbb8         	cbnz	r0, 0x700abf58 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x6e
700abee8: e7ff         	b	0x700abeea <Sciclient_rmIrGetOutp+0x8a> @ imm = #-0x2
700abeea: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700abeee: b398         	cbz	r0, 0x700abf58 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x66
700abef0: e7ff         	b	0x700abef2 <Sciclient_rmIrGetOutp+0x92> @ imm = #-0x2
700abef2: f04f 30ff    	mov.w	r0, #0xffffffff
700abef6: 9005         	str	r0, [sp, #0x14]
700abef8: 2000         	movs	r0, #0x0
700abefa: f8ad 000e    	strh.w	r0, [sp, #0xe]
700abefe: e7ff         	b	0x700abf00 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x2
700abf00: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700abf04: 9904         	ldr	r1, [sp, #0x10]
700abf06: 8949         	ldrh	r1, [r1, #0xa]
700abf08: 4288         	cmp	r0, r1
700abf0a: da24         	bge	0x700abf56 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0x48
700abf0c: e7ff         	b	0x700abf0e <Sciclient_rmIrGetOutp+0xae> @ imm = #-0x2
700abf0e: 9804         	ldr	r0, [sp, #0x10]
700abf10: 6840         	ldr	r0, [r0, #0x4]
700abf12: f8bd 100e    	ldrh.w	r1, [sp, #0xe]
700abf16: f008 fb3b    	bl	0x700b4590 <Sciclient_getIrAddr> @ imm = #0x8676
700abf1a: 9002         	str	r0, [sp, #0x8]
700abf1c: 9802         	ldr	r0, [sp, #0x8]
700abf1e: f240 31ff    	movw	r1, #0x3ff
700abf22: 2200         	movs	r2, #0x0
700abf24: f008 fd5c    	bl	0x700b49e0 <CSL_REG32_FEXT_RAW> @ imm = #0x8ab8
700abf28: f8ad 0006    	strh.w	r0, [sp, #0x6]
700abf2c: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700abf30: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700abf34: 4288         	cmp	r0, r1
700abf36: d107         	bne	0x700abf48 <Sciclient_rmIrGetOutp+0xe8> @ imm = #0xe
700abf38: e7ff         	b	0x700abf3a <Sciclient_rmIrGetOutp+0xda> @ imm = #-0x2
700abf3a: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700abf3e: 9906         	ldr	r1, [sp, #0x18]
700abf40: 8008         	strh	r0, [r1]
700abf42: 2000         	movs	r0, #0x0
700abf44: 9005         	str	r0, [sp, #0x14]
700abf46: e006         	b	0x700abf56 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0xc
700abf48: e7ff         	b	0x700abf4a <Sciclient_rmIrGetOutp+0xea> @ imm = #-0x2
700abf4a: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700abf4e: 3001         	adds	r0, #0x1
700abf50: f8ad 000e    	strh.w	r0, [sp, #0xe]
700abf54: e7d4         	b	0x700abf00 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x58
700abf56: e7ff         	b	0x700abf58 <Sciclient_rmIrGetOutp+0xf8> @ imm = #-0x2
700abf58: 9805         	ldr	r0, [sp, #0x14]
700abf5a: b008         	add	sp, #0x20
700abf5c: bd80         	pop	{r7, pc}
700abf5e: 0000         	movs	r0, r0

700abf60 <_tx_semaphore_delete>:
700abf60: b580         	push	{r7, lr}
700abf62: b088         	sub	sp, #0x20
700abf64: 9007         	str	r0, [sp, #0x1c]
700abf66: f7f6 efde    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x9044
700abf6a: 9006         	str	r0, [sp, #0x18]
700abf6c: 9907         	ldr	r1, [sp, #0x1c]
700abf6e: 2000         	movs	r0, #0x0
700abf70: 6008         	str	r0, [r1]
700abf72: f247 10f8    	movw	r0, #0x71f8
700abf76: f2c7 0008    	movt	r0, #0x7008
700abf7a: 6801         	ldr	r1, [r0]
700abf7c: 3901         	subs	r1, #0x1
700abf7e: 6001         	str	r1, [r0]
700abf80: 6800         	ldr	r0, [r0]
700abf82: b938         	cbnz	r0, 0x700abf94 <_tx_semaphore_delete+0x34> @ imm = #0xe
700abf84: e7ff         	b	0x700abf86 <_tx_semaphore_delete+0x26> @ imm = #-0x2
700abf86: f247 11fc    	movw	r1, #0x71fc
700abf8a: f2c7 0108    	movt	r1, #0x7008
700abf8e: 2000         	movs	r0, #0x0
700abf90: 6008         	str	r0, [r1]
700abf92: e01c         	b	0x700abfce <_tx_semaphore_delete+0x6e> @ imm = #0x38
700abf94: 9807         	ldr	r0, [sp, #0x1c]
700abf96: 6940         	ldr	r0, [r0, #0x14]
700abf98: 9002         	str	r0, [sp, #0x8]
700abf9a: 9807         	ldr	r0, [sp, #0x1c]
700abf9c: 6980         	ldr	r0, [r0, #0x18]
700abf9e: 9001         	str	r0, [sp, #0x4]
700abfa0: 9801         	ldr	r0, [sp, #0x4]
700abfa2: 9902         	ldr	r1, [sp, #0x8]
700abfa4: 6188         	str	r0, [r1, #0x18]
700abfa6: 9802         	ldr	r0, [sp, #0x8]
700abfa8: 9901         	ldr	r1, [sp, #0x4]
700abfaa: 6148         	str	r0, [r1, #0x14]
700abfac: f247 10fc    	movw	r0, #0x71fc
700abfb0: f2c7 0008    	movt	r0, #0x7008
700abfb4: 6800         	ldr	r0, [r0]
700abfb6: 9907         	ldr	r1, [sp, #0x1c]
700abfb8: 4288         	cmp	r0, r1
700abfba: d107         	bne	0x700abfcc <_tx_semaphore_delete+0x6c> @ imm = #0xe
700abfbc: e7ff         	b	0x700abfbe <_tx_semaphore_delete+0x5e> @ imm = #-0x2
700abfbe: 9802         	ldr	r0, [sp, #0x8]
700abfc0: f247 11fc    	movw	r1, #0x71fc
700abfc4: f2c7 0108    	movt	r1, #0x7008
700abfc8: 6008         	str	r0, [r1]
700abfca: e7ff         	b	0x700abfcc <_tx_semaphore_delete+0x6c> @ imm = #-0x2
700abfcc: e7ff         	b	0x700abfce <_tx_semaphore_delete+0x6e> @ imm = #-0x2
700abfce: f64a 2144    	movw	r1, #0xaa44
700abfd2: f2c7 0108    	movt	r1, #0x7008
700abfd6: 6808         	ldr	r0, [r1]
700abfd8: 3001         	adds	r0, #0x1
700abfda: 6008         	str	r0, [r1]
700abfdc: 9807         	ldr	r0, [sp, #0x1c]
700abfde: 68c0         	ldr	r0, [r0, #0xc]
700abfe0: 9005         	str	r0, [sp, #0x14]
700abfe2: 9907         	ldr	r1, [sp, #0x1c]
700abfe4: 2000         	movs	r0, #0x0
700abfe6: 60c8         	str	r0, [r1, #0xc]
700abfe8: 9907         	ldr	r1, [sp, #0x1c]
700abfea: 6909         	ldr	r1, [r1, #0x10]
700abfec: 9103         	str	r1, [sp, #0xc]
700abfee: 9907         	ldr	r1, [sp, #0x1c]
700abff0: 6108         	str	r0, [r1, #0x10]
700abff2: 9806         	ldr	r0, [sp, #0x18]
700abff4: f7f7 e916    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x8dd4
700abff8: e7ff         	b	0x700abffa <_tx_semaphore_delete+0x9a> @ imm = #-0x2
700abffa: 9803         	ldr	r0, [sp, #0xc]
700abffc: b1c8         	cbz	r0, 0x700ac032 <_tx_semaphore_delete+0xd2> @ imm = #0x32
700abffe: e7ff         	b	0x700ac000 <_tx_semaphore_delete+0xa0> @ imm = #-0x2
700ac000: 9803         	ldr	r0, [sp, #0xc]
700ac002: 3801         	subs	r0, #0x1
700ac004: 9003         	str	r0, [sp, #0xc]
700ac006: f7f6 ef8e    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x90e4
700ac00a: 9006         	str	r0, [sp, #0x18]
700ac00c: 9905         	ldr	r1, [sp, #0x14]
700ac00e: 2000         	movs	r0, #0x0
700ac010: 66c8         	str	r0, [r1, #0x6c]
700ac012: 9905         	ldr	r1, [sp, #0x14]
700ac014: 2001         	movs	r0, #0x1
700ac016: f8c1 0088    	str.w	r0, [r1, #0x88]
700ac01a: 9805         	ldr	r0, [sp, #0x14]
700ac01c: 6f40         	ldr	r0, [r0, #0x74]
700ac01e: 9004         	str	r0, [sp, #0x10]
700ac020: 9805         	ldr	r0, [sp, #0x14]
700ac022: f7fb fc35    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #-0x4796
700ac026: 9806         	ldr	r0, [sp, #0x18]
700ac028: f7f7 e8fc    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x8e08
700ac02c: 9804         	ldr	r0, [sp, #0x10]
700ac02e: 9005         	str	r0, [sp, #0x14]
700ac030: e7e3         	b	0x700abffa <_tx_semaphore_delete+0x9a> @ imm = #-0x3a
700ac032: f7f6 ef78    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x9110
700ac036: 9006         	str	r0, [sp, #0x18]
700ac038: f64a 2144    	movw	r1, #0xaa44
700ac03c: f2c7 0108    	movt	r1, #0x7008
700ac040: 6808         	ldr	r0, [r1]
700ac042: 3801         	subs	r0, #0x1
700ac044: 6008         	str	r0, [r1]
700ac046: 9806         	ldr	r0, [sp, #0x18]
700ac048: f7f7 e8ec    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x8e28
700ac04c: f006 ff40    	bl	0x700b2ed0 <_tx_thread_system_preempt_check> @ imm = #0x6e80
700ac050: 2000         	movs	r0, #0x0
700ac052: b008         	add	sp, #0x20
700ac054: bd80         	pop	{r7, pc}
700ac056: 0000         	movs	r0, r0

700ac058 <_tx_timer_interrupt>:
700ac058: e59f10cc     	ldr	r1, [pc, #0xcc]         @ 0x700ac12c <__tx_timer_nothing_expired+0x4>
700ac05c: e5910000     	ldr	r0, [r1]
700ac060: e2800001     	add	r0, r0, #1
700ac064: e5810000     	str	r0, [r1]
700ac068: e59f30c0     	ldr	r3, [pc, #0xc0]         @ 0x700ac130 <__tx_timer_nothing_expired+0x8>
700ac06c: e5932000     	ldr	r2, [r3]
700ac070: e3520000     	cmp	r2, #0
700ac074: 0a000006     	beq	0x700ac094 <__tx_timer_no_time_slice> @ imm = #0x18
700ac078: e2422001     	sub	r2, r2, #1
700ac07c: e5832000     	str	r2, [r3]
700ac080: e3520000     	cmp	r2, #0
700ac084: 1a000002     	bne	0x700ac094 <__tx_timer_no_time_slice> @ imm = #0x8
700ac088: e59f30a4     	ldr	r3, [pc, #0xa4]         @ 0x700ac134 <__tx_timer_nothing_expired+0xc>
700ac08c: e3a00001     	mov	r0, #1
700ac090: e5830000     	str	r0, [r3]

700ac094 <__tx_timer_no_time_slice>:
700ac094: e59f109c     	ldr	r1, [pc, #0x9c]         @ 0x700ac138 <__tx_timer_nothing_expired+0x10>
700ac098: e5910000     	ldr	r0, [r1]
700ac09c: e5902000     	ldr	r2, [r0]
700ac0a0: e3520000     	cmp	r2, #0
700ac0a4: 0a000003     	beq	0x700ac0b8 <__tx_timer_no_timer> @ imm = #0xc
700ac0a8: e59f308c     	ldr	r3, [pc, #0x8c]         @ 0x700ac13c <__tx_timer_nothing_expired+0x14>
700ac0ac: e3a02001     	mov	r2, #1
700ac0b0: e5832000     	str	r2, [r3]
700ac0b4: ea000007     	b	0x700ac0d8 <__tx_timer_done> @ imm = #0x1c

700ac0b8 <__tx_timer_no_timer>:
700ac0b8: e2800004     	add	r0, r0, #4
700ac0bc: e59f307c     	ldr	r3, [pc, #0x7c]         @ 0x700ac140 <__tx_timer_nothing_expired+0x18>
700ac0c0: e5932000     	ldr	r2, [r3]
700ac0c4: e1500002     	cmp	r0, r2
700ac0c8: 1a000001     	bne	0x700ac0d4 <__tx_timer_skip_wrap> @ imm = #0x4
700ac0cc: e59f3070     	ldr	r3, [pc, #0x70]         @ 0x700ac144 <__tx_timer_nothing_expired+0x1c>
700ac0d0: e5930000     	ldr	r0, [r3]

700ac0d4 <__tx_timer_skip_wrap>:
700ac0d4: e5810000     	str	r0, [r1]

700ac0d8 <__tx_timer_done>:
700ac0d8: e59f3054     	ldr	r3, [pc, #0x54]         @ 0x700ac134 <__tx_timer_nothing_expired+0xc>
700ac0dc: e5932000     	ldr	r2, [r3]
700ac0e0: e3520000     	cmp	r2, #0
700ac0e4: 1a000003     	bne	0x700ac0f8 <__tx_something_expired> @ imm = #0xc
700ac0e8: e59f104c     	ldr	r1, [pc, #0x4c]         @ 0x700ac13c <__tx_timer_nothing_expired+0x14>
700ac0ec: e5910000     	ldr	r0, [r1]
700ac0f0: e3500000     	cmp	r0, #0
700ac0f4: 0a00000b     	beq	0x700ac128 <__tx_timer_nothing_expired> @ imm = #0x2c

700ac0f8 <__tx_something_expired>:
700ac0f8: e92d4001     	push	{r0, lr}
700ac0fc: e59f1038     	ldr	r1, [pc, #0x38]         @ 0x700ac13c <__tx_timer_nothing_expired+0x14>
700ac100: e5910000     	ldr	r0, [r1]
700ac104: e3500000     	cmp	r0, #0
700ac108: 0a000000     	beq	0x700ac110 <__tx_timer_dont_activate> @ imm = #0x0
700ac10c: faffdfb3     	blx	0x700a3fe0 <_tx_timer_expiration_process> @ imm = #-0x8134

700ac110 <__tx_timer_dont_activate>:
700ac110: e59f301c     	ldr	r3, [pc, #0x1c]         @ 0x700ac134 <__tx_timer_nothing_expired+0xc>
700ac114: e5932000     	ldr	r2, [r3]
700ac118: e3520000     	cmp	r2, #0
700ac11c: 0a000000     	beq	0x700ac124 <__tx_timer_not_ts_expiration> @ imm = #0x0
700ac120: fa000e0e     	blx	0x700af960 <_tx_thread_time_slice> @ imm = #0x3838

700ac124 <__tx_timer_not_ts_expiration>:
700ac124: e8bd4001     	pop	{r0, lr}

700ac128 <__tx_timer_nothing_expired>:
700ac128: e12fff1e     	bx	lr
700ac12c: 68 aa 08 70  	.word	0x7008aa68
700ac130: 6c aa 08 70  	.word	0x7008aa6c
700ac134: 54 aa 08 70  	.word	0x7008aa54
700ac138: 4c aa 08 70  	.word	0x7008aa4c
700ac13c: 50 aa 08 70  	.word	0x7008aa50
700ac140: 5c aa 08 70  	.word	0x7008aa5c
700ac144: 60 aa 08 70  	.word	0x7008aa60
700ac148: 00 00 00 00  	.word	0x00000000
700ac14c: 00 00 00 00  	.word	0x00000000

700ac150 <PMU_profileEnd>:
700ac150: b580         	push	{r7, lr}
700ac152: b090         	sub	sp, #0x40
700ac154: 900e         	str	r0, [sp, #0x38]
700ac156: 2000         	movs	r0, #0x0
700ac158: 900d         	str	r0, [sp, #0x34]
700ac15a: f248 2000    	movw	r0, #0x8200
700ac15e: f2c7 0008    	movt	r0, #0x7008
700ac162: 6800         	ldr	r0, [r0]
700ac164: 2840         	cmp	r0, #0x40
700ac166: d304         	blo	0x700ac172 <PMU_profileEnd+0x22> @ imm = #0x8
700ac168: e7ff         	b	0x700ac16a <PMU_profileEnd+0x1a> @ imm = #-0x2
700ac16a: f04f 30ff    	mov.w	r0, #0xffffffff
700ac16e: 900f         	str	r0, [sp, #0x3c]
700ac170: e061         	b	0x700ac236 <PMU_profileEnd+0xe6> @ imm = #0xc2
700ac172: 201f         	movs	r0, #0x1f
700ac174: f7fc eeb2    	blx	0x700a8edc <CSL_armR5PmuReadCntr> @ imm = #-0x329c
700ac178: 900c         	str	r0, [sp, #0x30]
700ac17a: 2000         	movs	r0, #0x0
700ac17c: f7fc eeae    	blx	0x700a8edc <CSL_armR5PmuReadCntr> @ imm = #-0x32a4
700ac180: 900b         	str	r0, [sp, #0x2c]
700ac182: 2001         	movs	r0, #0x1
700ac184: f7fc eeaa    	blx	0x700a8edc <CSL_armR5PmuReadCntr> @ imm = #-0x32ac
700ac188: 900a         	str	r0, [sp, #0x28]
700ac18a: 2002         	movs	r0, #0x2
700ac18c: f7fc eea6    	blx	0x700a8edc <CSL_armR5PmuReadCntr> @ imm = #-0x32b4
700ac190: 9009         	str	r0, [sp, #0x24]
700ac192: 980b         	ldr	r0, [sp, #0x2c]
700ac194: 9006         	str	r0, [sp, #0x18]
700ac196: 980a         	ldr	r0, [sp, #0x28]
700ac198: 9007         	str	r0, [sp, #0x1c]
700ac19a: 9809         	ldr	r0, [sp, #0x24]
700ac19c: 9008         	str	r0, [sp, #0x20]
700ac19e: f248 2200    	movw	r2, #0x8200
700ac1a2: f2c7 0208    	movt	r2, #0x7008
700ac1a6: 6810         	ldr	r0, [r2]
700ac1a8: 9005         	str	r0, [sp, #0x14]
700ac1aa: 6890         	ldr	r0, [r2, #0x8]
700ac1ac: 9003         	str	r0, [sp, #0xc]
700ac1ae: 6850         	ldr	r0, [r2, #0x4]
700ac1b0: 9002         	str	r0, [sp, #0x8]
700ac1b2: 9805         	ldr	r0, [sp, #0x14]
700ac1b4: 2134         	movs	r1, #0x34
700ac1b6: fb00 2001    	mla	r0, r0, r1, r2
700ac1ba: 300c         	adds	r0, #0xc
700ac1bc: 9001         	str	r0, [sp, #0x4]
700ac1be: 980e         	ldr	r0, [sp, #0x38]
700ac1c0: 9901         	ldr	r1, [sp, #0x4]
700ac1c2: 6b09         	ldr	r1, [r1, #0x30]
700ac1c4: f7f5 ec9c    	blx	0x700a1b00 <strcmp>     @ imm = #-0xa6c8
700ac1c8: b120         	cbz	r0, 0x700ac1d4 <PMU_profileEnd+0x84> @ imm = #0x8
700ac1ca: e7ff         	b	0x700ac1cc <PMU_profileEnd+0x7c> @ imm = #-0x2
700ac1cc: f04f 30ff    	mov.w	r0, #0xffffffff
700ac1d0: 900d         	str	r0, [sp, #0x34]
700ac1d2: e7ff         	b	0x700ac1d4 <PMU_profileEnd+0x84> @ imm = #-0x2
700ac1d4: 980d         	ldr	r0, [sp, #0x34]
700ac1d6: bb58         	cbnz	r0, 0x700ac230 <PMU_profileEnd+0xe0> @ imm = #0x56
700ac1d8: e7ff         	b	0x700ac1da <PMU_profileEnd+0x8a> @ imm = #-0x2
700ac1da: 9802         	ldr	r0, [sp, #0x8]
700ac1dc: 2801         	cmp	r0, #0x1
700ac1de: d106         	bne	0x700ac1ee <PMU_profileEnd+0x9e> @ imm = #0xc
700ac1e0: e7ff         	b	0x700ac1e2 <PMU_profileEnd+0x92> @ imm = #-0x2
700ac1e2: 980c         	ldr	r0, [sp, #0x30]
700ac1e4: 9901         	ldr	r1, [sp, #0x4]
700ac1e6: 6aca         	ldr	r2, [r1, #0x2c]
700ac1e8: 1a80         	subs	r0, r0, r2
700ac1ea: 62c8         	str	r0, [r1, #0x2c]
700ac1ec: e7ff         	b	0x700ac1ee <PMU_profileEnd+0x9e> @ imm = #-0x2
700ac1ee: 2000         	movs	r0, #0x0
700ac1f0: 9004         	str	r0, [sp, #0x10]
700ac1f2: e7ff         	b	0x700ac1f4 <PMU_profileEnd+0xa4> @ imm = #-0x2
700ac1f4: 9804         	ldr	r0, [sp, #0x10]
700ac1f6: 9903         	ldr	r1, [sp, #0xc]
700ac1f8: 4288         	cmp	r0, r1
700ac1fa: d211         	bhs	0x700ac220 <PMU_profileEnd+0xd0> @ imm = #0x22
700ac1fc: e7ff         	b	0x700ac1fe <PMU_profileEnd+0xae> @ imm = #-0x2
700ac1fe: 9a04         	ldr	r2, [sp, #0x10]
700ac200: a806         	add	r0, sp, #0x18
700ac202: f850 0022    	ldr.w	r0, [r0, r2, lsl #2]
700ac206: 9901         	ldr	r1, [sp, #0x4]
700ac208: eb02 0242    	add.w	r2, r2, r2, lsl #1
700ac20c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700ac210: 688a         	ldr	r2, [r1, #0x8]
700ac212: 1a80         	subs	r0, r0, r2
700ac214: 6088         	str	r0, [r1, #0x8]
700ac216: e7ff         	b	0x700ac218 <PMU_profileEnd+0xc8> @ imm = #-0x2
700ac218: 9804         	ldr	r0, [sp, #0x10]
700ac21a: 3001         	adds	r0, #0x1
700ac21c: 9004         	str	r0, [sp, #0x10]
700ac21e: e7e9         	b	0x700ac1f4 <PMU_profileEnd+0xa4> @ imm = #-0x2e
700ac220: f248 2100    	movw	r1, #0x8200
700ac224: f2c7 0108    	movt	r1, #0x7008
700ac228: 6808         	ldr	r0, [r1]
700ac22a: 3001         	adds	r0, #0x1
700ac22c: 6008         	str	r0, [r1]
700ac22e: e7ff         	b	0x700ac230 <PMU_profileEnd+0xe0> @ imm = #-0x2
700ac230: 980d         	ldr	r0, [sp, #0x34]
700ac232: 900f         	str	r0, [sp, #0x3c]
700ac234: e7ff         	b	0x700ac236 <PMU_profileEnd+0xe6> @ imm = #-0x2
700ac236: 980f         	ldr	r0, [sp, #0x3c]
700ac238: b010         	add	sp, #0x40
700ac23a: bd80         	pop	{r7, pc}
700ac23c: 0000         	movs	r0, r0
700ac23e: 0000         	movs	r0, r0

700ac240 <Udma_eventIsrFxn>:
700ac240: b580         	push	{r7, lr}
700ac242: b088         	sub	sp, #0x20
700ac244: 9007         	str	r0, [sp, #0x1c]
700ac246: 9807         	ldr	r0, [sp, #0x1c]
700ac248: 9003         	str	r0, [sp, #0xc]
700ac24a: 2001         	movs	r0, #0x1
700ac24c: 9004         	str	r0, [sp, #0x10]
700ac24e: 2000         	movs	r0, #0x0
700ac250: 9000         	str	r0, [sp]
700ac252: 9803         	ldr	r0, [sp, #0xc]
700ac254: 6800         	ldr	r0, [r0]
700ac256: 9002         	str	r0, [sp, #0x8]
700ac258: 9803         	ldr	r0, [sp, #0xc]
700ac25a: 6cc0         	ldr	r0, [r0, #0x4c]
700ac25c: 9005         	str	r0, [sp, #0x14]
700ac25e: e7ff         	b	0x700ac260 <Udma_eventIsrFxn+0x20> @ imm = #-0x2
700ac260: 9803         	ldr	r0, [sp, #0xc]
700ac262: 2800         	cmp	r0, #0x0
700ac264: d060         	beq	0x700ac328 <Udma_eventIsrFxn+0xe8> @ imm = #0xc0
700ac266: e7ff         	b	0x700ac268 <Udma_eventIsrFxn+0x28> @ imm = #-0x2
700ac268: 9803         	ldr	r0, [sp, #0xc]
700ac26a: 6880         	ldr	r0, [r0, #0x8]
700ac26c: 2805         	cmp	r0, #0x5
700ac26e: d057         	beq	0x700ac320 <Udma_eventIsrFxn+0xe0> @ imm = #0xae
700ac270: e7ff         	b	0x700ac272 <Udma_eventIsrFxn+0x32> @ imm = #-0x2
700ac272: 9805         	ldr	r0, [sp, #0x14]
700ac274: 0180         	lsls	r0, r0, #0x6
700ac276: 9006         	str	r0, [sp, #0x18]
700ac278: 9803         	ldr	r0, [sp, #0xc]
700ac27a: 6d01         	ldr	r1, [r0, #0x50]
700ac27c: 9806         	ldr	r0, [sp, #0x18]
700ac27e: 4408         	add	r0, r1
700ac280: 9006         	str	r0, [sp, #0x18]
700ac282: 9802         	ldr	r0, [sp, #0x8]
700ac284: 309c         	adds	r0, #0x9c
700ac286: 9906         	ldr	r1, [sp, #0x18]
700ac288: 2201         	movs	r2, #0x1
700ac28a: f002 fbc9    	bl	0x700aea20 <CSL_intaggrIsIntrPending> @ imm = #0x2792
700ac28e: 2800         	cmp	r0, #0x0
700ac290: d045         	beq	0x700ac31e <Udma_eventIsrFxn+0xde> @ imm = #0x8a
700ac292: e7ff         	b	0x700ac294 <Udma_eventIsrFxn+0x54> @ imm = #-0x2
700ac294: 9802         	ldr	r0, [sp, #0x8]
700ac296: 309c         	adds	r0, #0x9c
700ac298: 9906         	ldr	r1, [sp, #0x18]
700ac29a: f004 ffd9    	bl	0x700b1250 <CSL_intaggrClrIntr> @ imm = #0x4fb2
700ac29e: 9803         	ldr	r0, [sp, #0xc]
700ac2a0: 3008         	adds	r0, #0x8
700ac2a2: 9001         	str	r0, [sp, #0x4]
700ac2a4: 9801         	ldr	r0, [sp, #0x4]
700ac2a6: 6800         	ldr	r0, [r0]
700ac2a8: 2801         	cmp	r0, #0x1
700ac2aa: d005         	beq	0x700ac2b8 <Udma_eventIsrFxn+0x78> @ imm = #0xa
700ac2ac: e7ff         	b	0x700ac2ae <Udma_eventIsrFxn+0x6e> @ imm = #-0x2
700ac2ae: 9801         	ldr	r0, [sp, #0x4]
700ac2b0: 6800         	ldr	r0, [r0]
700ac2b2: 2806         	cmp	r0, #0x6
700ac2b4: d114         	bne	0x700ac2e0 <Udma_eventIsrFxn+0xa0> @ imm = #0x28
700ac2b6: e7ff         	b	0x700ac2b8 <Udma_eventIsrFxn+0x78> @ imm = #-0x2
700ac2b8: 9801         	ldr	r0, [sp, #0x4]
700ac2ba: 6880         	ldr	r0, [r0, #0x8]
700ac2bc: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700ac2c0: 9000         	str	r0, [sp]
700ac2c2: 9900         	ldr	r1, [sp]
700ac2c4: 6808         	ldr	r0, [r1]
700ac2c6: 308c         	adds	r0, #0x8c
700ac2c8: 8889         	ldrh	r1, [r1, #0x4]
700ac2ca: f007 faf9    	bl	0x700b38c0 <CSL_lcdma_ringaccIsTeardownComplete> @ imm = #0x75f2
700ac2ce: b118         	cbz	r0, 0x700ac2d8 <Udma_eventIsrFxn+0x98> @ imm = #0x6
700ac2d0: e7ff         	b	0x700ac2d2 <Udma_eventIsrFxn+0x92> @ imm = #-0x2
700ac2d2: 2002         	movs	r0, #0x2
700ac2d4: 9004         	str	r0, [sp, #0x10]
700ac2d6: e002         	b	0x700ac2de <Udma_eventIsrFxn+0x9e> @ imm = #0x4
700ac2d8: 2003         	movs	r0, #0x3
700ac2da: 9004         	str	r0, [sp, #0x10]
700ac2dc: e7ff         	b	0x700ac2de <Udma_eventIsrFxn+0x9e> @ imm = #-0x2
700ac2de: e7ff         	b	0x700ac2e0 <Udma_eventIsrFxn+0xa0> @ imm = #-0x2
700ac2e0: 9803         	ldr	r0, [sp, #0xc]
700ac2e2: 6880         	ldr	r0, [r0, #0x8]
700ac2e4: 2801         	cmp	r0, #0x1
700ac2e6: d104         	bne	0x700ac2f2 <Udma_eventIsrFxn+0xb2> @ imm = #0x8
700ac2e8: e7ff         	b	0x700ac2ea <Udma_eventIsrFxn+0xaa> @ imm = #-0x2
700ac2ea: 9804         	ldr	r0, [sp, #0x10]
700ac2ec: 2802         	cmp	r0, #0x2
700ac2ee: d015         	beq	0x700ac31c <Udma_eventIsrFxn+0xdc> @ imm = #0x2a
700ac2f0: e7ff         	b	0x700ac2f2 <Udma_eventIsrFxn+0xb2> @ imm = #-0x2
700ac2f2: 9803         	ldr	r0, [sp, #0xc]
700ac2f4: 6880         	ldr	r0, [r0, #0x8]
700ac2f6: 2806         	cmp	r0, #0x6
700ac2f8: d104         	bne	0x700ac304 <Udma_eventIsrFxn+0xc4> @ imm = #0x8
700ac2fa: e7ff         	b	0x700ac2fc <Udma_eventIsrFxn+0xbc> @ imm = #-0x2
700ac2fc: 9804         	ldr	r0, [sp, #0x10]
700ac2fe: 2803         	cmp	r0, #0x3
700ac300: d00c         	beq	0x700ac31c <Udma_eventIsrFxn+0xdc> @ imm = #0x18
700ac302: e7ff         	b	0x700ac304 <Udma_eventIsrFxn+0xc4> @ imm = #-0x2
700ac304: 9801         	ldr	r0, [sp, #0x4]
700ac306: 6940         	ldr	r0, [r0, #0x14]
700ac308: b138         	cbz	r0, 0x700ac31a <Udma_eventIsrFxn+0xda> @ imm = #0xe
700ac30a: e7ff         	b	0x700ac30c <Udma_eventIsrFxn+0xcc> @ imm = #-0x2
700ac30c: 9a01         	ldr	r2, [sp, #0x4]
700ac30e: 9803         	ldr	r0, [sp, #0xc]
700ac310: 6811         	ldr	r1, [r2]
700ac312: 6953         	ldr	r3, [r2, #0x14]
700ac314: 69d2         	ldr	r2, [r2, #0x1c]
700ac316: 4798         	blx	r3
700ac318: e7ff         	b	0x700ac31a <Udma_eventIsrFxn+0xda> @ imm = #-0x2
700ac31a: e7ff         	b	0x700ac31c <Udma_eventIsrFxn+0xdc> @ imm = #-0x2
700ac31c: e7ff         	b	0x700ac31e <Udma_eventIsrFxn+0xde> @ imm = #-0x2
700ac31e: e7ff         	b	0x700ac320 <Udma_eventIsrFxn+0xe0> @ imm = #-0x2
700ac320: 9803         	ldr	r0, [sp, #0xc]
700ac322: 6dc0         	ldr	r0, [r0, #0x5c]
700ac324: 9003         	str	r0, [sp, #0xc]
700ac326: e79b         	b	0x700ac260 <Udma_eventIsrFxn+0x20> @ imm = #-0xca
700ac328: b008         	add	sp, #0x20
700ac32a: bd80         	pop	{r7, pc}
700ac32c: 0000         	movs	r0, r0
700ac32e: 0000         	movs	r0, r0

700ac330 <AddrTranslateP_getLocalAddr>:
700ac330: b580         	push	{r7, lr}
700ac332: b08e         	sub	sp, #0x38
700ac334: 910d         	str	r1, [sp, #0x34]
700ac336: 900c         	str	r0, [sp, #0x30]
700ac338: f248 3004    	movw	r0, #0x8304
700ac33c: f2c7 000b    	movt	r0, #0x700b
700ac340: 6801         	ldr	r1, [r0]
700ac342: 2000         	movs	r0, #0x0
700ac344: 9001         	str	r0, [sp, #0x4]
700ac346: 2910         	cmp	r1, #0x10
700ac348: bf38         	it	lo
700ac34a: 2001         	movlo	r0, #0x1
700ac34c: f00a fcb8    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0xa970
700ac350: 9801         	ldr	r0, [sp, #0x4]
700ac352: 900b         	str	r0, [sp, #0x2c]
700ac354: 900a         	str	r0, [sp, #0x28]
700ac356: e7ff         	b	0x700ac358 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x2
700ac358: 980a         	ldr	r0, [sp, #0x28]
700ac35a: f248 3104    	movw	r1, #0x8304
700ac35e: f2c7 010b    	movt	r1, #0x700b
700ac362: 6809         	ldr	r1, [r1]
700ac364: 4288         	cmp	r0, r1
700ac366: d23b         	bhs	0x700ac3e0 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x76
700ac368: e7ff         	b	0x700ac36a <AddrTranslateP_getLocalAddr+0x3a> @ imm = #-0x2
700ac36a: f248 3004    	movw	r0, #0x8304
700ac36e: f2c7 000b    	movt	r0, #0x700b
700ac372: 6881         	ldr	r1, [r0, #0x8]
700ac374: 9a0a         	ldr	r2, [sp, #0x28]
700ac376: eb01 1102    	add.w	r1, r1, r2, lsl #4
700ac37a: 68ca         	ldr	r2, [r1, #0xc]
700ac37c: 2101         	movs	r1, #0x1
700ac37e: 4091         	lsls	r1, r2
700ac380: 3a20         	subs	r2, #0x20
700ac382: 2a00         	cmp	r2, #0x0
700ac384: bf58         	it	pl
700ac386: 2100         	movpl	r1, #0x0
700ac388: 3901         	subs	r1, #0x1
700ac38a: 9103         	str	r1, [sp, #0xc]
700ac38c: 6880         	ldr	r0, [r0, #0x8]
700ac38e: 9a0a         	ldr	r2, [sp, #0x28]
700ac390: eb00 1102    	add.w	r1, r0, r2, lsl #4
700ac394: ea4f 1202    	lsl.w	r2, r2, #0x4
700ac398: 5880         	ldr	r0, [r0, r2]
700ac39a: 6849         	ldr	r1, [r1, #0x4]
700ac39c: 9107         	str	r1, [sp, #0x1c]
700ac39e: 9006         	str	r0, [sp, #0x18]
700ac3a0: 9906         	ldr	r1, [sp, #0x18]
700ac3a2: 9807         	ldr	r0, [sp, #0x1c]
700ac3a4: 9a03         	ldr	r2, [sp, #0xc]
700ac3a6: 1889         	adds	r1, r1, r2
700ac3a8: f140 0000    	adc	r0, r0, #0x0
700ac3ac: 9104         	str	r1, [sp, #0x10]
700ac3ae: 9005         	str	r0, [sp, #0x14]
700ac3b0: 9a0c         	ldr	r2, [sp, #0x30]
700ac3b2: 980d         	ldr	r0, [sp, #0x34]
700ac3b4: 9b06         	ldr	r3, [sp, #0x18]
700ac3b6: 9907         	ldr	r1, [sp, #0x1c]
700ac3b8: 1ad2         	subs	r2, r2, r3
700ac3ba: 4188         	sbcs	r0, r1
700ac3bc: d30b         	blo	0x700ac3d6 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x16
700ac3be: e7ff         	b	0x700ac3c0 <AddrTranslateP_getLocalAddr+0x90> @ imm = #-0x2
700ac3c0: 9b0c         	ldr	r3, [sp, #0x30]
700ac3c2: 990d         	ldr	r1, [sp, #0x34]
700ac3c4: 9a04         	ldr	r2, [sp, #0x10]
700ac3c6: 9805         	ldr	r0, [sp, #0x14]
700ac3c8: 1ad2         	subs	r2, r2, r3
700ac3ca: 4188         	sbcs	r0, r1
700ac3cc: d303         	blo	0x700ac3d6 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x6
700ac3ce: e7ff         	b	0x700ac3d0 <AddrTranslateP_getLocalAddr+0xa0> @ imm = #-0x2
700ac3d0: 2001         	movs	r0, #0x1
700ac3d2: 900b         	str	r0, [sp, #0x2c]
700ac3d4: e004         	b	0x700ac3e0 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x8
700ac3d6: e7ff         	b	0x700ac3d8 <AddrTranslateP_getLocalAddr+0xa8> @ imm = #-0x2
700ac3d8: 980a         	ldr	r0, [sp, #0x28]
700ac3da: 3001         	adds	r0, #0x1
700ac3dc: 900a         	str	r0, [sp, #0x28]
700ac3de: e7bb         	b	0x700ac358 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x8a
700ac3e0: 980b         	ldr	r0, [sp, #0x2c]
700ac3e2: b1a0         	cbz	r0, 0x700ac40e <AddrTranslateP_getLocalAddr+0xde> @ imm = #0x28
700ac3e4: e7ff         	b	0x700ac3e6 <AddrTranslateP_getLocalAddr+0xb6> @ imm = #-0x2
700ac3e6: 990c         	ldr	r1, [sp, #0x30]
700ac3e8: f248 3004    	movw	r0, #0x8304
700ac3ec: f2c7 000b    	movt	r0, #0x700b
700ac3f0: 6882         	ldr	r2, [r0, #0x8]
700ac3f2: 9b0a         	ldr	r3, [sp, #0x28]
700ac3f4: 011b         	lsls	r3, r3, #0x4
700ac3f6: 58d2         	ldr	r2, [r2, r3]
700ac3f8: 1a89         	subs	r1, r1, r2
700ac3fa: 9102         	str	r1, [sp, #0x8]
700ac3fc: 6880         	ldr	r0, [r0, #0x8]
700ac3fe: 990a         	ldr	r1, [sp, #0x28]
700ac400: eb00 1001    	add.w	r0, r0, r1, lsl #4
700ac404: 6880         	ldr	r0, [r0, #0x8]
700ac406: 9902         	ldr	r1, [sp, #0x8]
700ac408: 4408         	add	r0, r1
700ac40a: 9009         	str	r0, [sp, #0x24]
700ac40c: e002         	b	0x700ac414 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #0x4
700ac40e: 980c         	ldr	r0, [sp, #0x30]
700ac410: 9009         	str	r0, [sp, #0x24]
700ac412: e7ff         	b	0x700ac414 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #-0x2
700ac414: 9809         	ldr	r0, [sp, #0x24]
700ac416: b00e         	add	sp, #0x38
700ac418: bd80         	pop	{r7, pc}
700ac41a: 0000         	movs	r0, r0
700ac41c: 0000         	movs	r0, r0
700ac41e: 0000         	movs	r0, r0

700ac420 <Udma_eventFreeResource>:
700ac420: b580         	push	{r7, lr}
700ac422: b084         	sub	sp, #0x10
700ac424: 9003         	str	r0, [sp, #0xc]
700ac426: 9102         	str	r1, [sp, #0x8]
700ac428: f009 eda4    	blx	0x700b5f74 <HwiP_disable> @ imm = #0x9b48
700ac42c: 9001         	str	r0, [sp, #0x4]
700ac42e: 9802         	ldr	r0, [sp, #0x8]
700ac430: 6e00         	ldr	r0, [r0, #0x60]
700ac432: b128         	cbz	r0, 0x700ac440 <Udma_eventFreeResource+0x20> @ imm = #0xa
700ac434: e7ff         	b	0x700ac436 <Udma_eventFreeResource+0x16> @ imm = #-0x2
700ac436: 9902         	ldr	r1, [sp, #0x8]
700ac438: 6dc8         	ldr	r0, [r1, #0x5c]
700ac43a: 6e09         	ldr	r1, [r1, #0x60]
700ac43c: 65c8         	str	r0, [r1, #0x5c]
700ac43e: e7ff         	b	0x700ac440 <Udma_eventFreeResource+0x20> @ imm = #-0x2
700ac440: 9802         	ldr	r0, [sp, #0x8]
700ac442: 6dc0         	ldr	r0, [r0, #0x5c]
700ac444: b128         	cbz	r0, 0x700ac452 <Udma_eventFreeResource+0x32> @ imm = #0xa
700ac446: e7ff         	b	0x700ac448 <Udma_eventFreeResource+0x28> @ imm = #-0x2
700ac448: 9802         	ldr	r0, [sp, #0x8]
700ac44a: 6dc1         	ldr	r1, [r0, #0x5c]
700ac44c: 6e00         	ldr	r0, [r0, #0x60]
700ac44e: 6608         	str	r0, [r1, #0x60]
700ac450: e7ff         	b	0x700ac452 <Udma_eventFreeResource+0x32> @ imm = #-0x2
700ac452: 9801         	ldr	r0, [sp, #0x4]
700ac454: f009 edae    	blx	0x700b5fb4 <HwiP_restore> @ imm = #0x9b5c
700ac458: 9802         	ldr	r0, [sp, #0x8]
700ac45a: 6e40         	ldr	r0, [r0, #0x64]
700ac45c: b140         	cbz	r0, 0x700ac470 <Udma_eventFreeResource+0x50> @ imm = #0x10
700ac45e: e7ff         	b	0x700ac460 <Udma_eventFreeResource+0x40> @ imm = #-0x2
700ac460: 9802         	ldr	r0, [sp, #0x8]
700ac462: 3068         	adds	r0, #0x68
700ac464: f009 fa8c    	bl	0x700b5980 <HwiP_destruct> @ imm = #0x9518
700ac468: 9902         	ldr	r1, [sp, #0x8]
700ac46a: 2000         	movs	r0, #0x0
700ac46c: 6648         	str	r0, [r1, #0x64]
700ac46e: e7ff         	b	0x700ac470 <Udma_eventFreeResource+0x50> @ imm = #-0x2
700ac470: 9802         	ldr	r0, [sp, #0x8]
700ac472: 6d40         	ldr	r0, [r0, #0x54]
700ac474: f510 3f80    	cmn.w	r0, #0x10000
700ac478: d00d         	beq	0x700ac496 <Udma_eventFreeResource+0x76> @ imm = #0x1a
700ac47a: e7ff         	b	0x700ac47c <Udma_eventFreeResource+0x5c> @ imm = #-0x2
700ac47c: 9802         	ldr	r0, [sp, #0x8]
700ac47e: 6d40         	ldr	r0, [r0, #0x54]
700ac480: 9903         	ldr	r1, [sp, #0xc]
700ac482: f005 fc55    	bl	0x700b1d30 <Udma_rmFreeIrIntr> @ imm = #0x58aa
700ac486: 9902         	ldr	r1, [sp, #0x8]
700ac488: 2000         	movs	r0, #0x0
700ac48a: f6cf 70ff    	movt	r0, #0xffff
700ac48e: 6548         	str	r0, [r1, #0x54]
700ac490: 9902         	ldr	r1, [sp, #0x8]
700ac492: 6588         	str	r0, [r1, #0x58]
700ac494: e7ff         	b	0x700ac496 <Udma_eventFreeResource+0x76> @ imm = #-0x2
700ac496: 9802         	ldr	r0, [sp, #0x8]
700ac498: 6c80         	ldr	r0, [r0, #0x48]
700ac49a: f64f 71ff    	movw	r1, #0xffff
700ac49e: 4288         	cmp	r0, r1
700ac4a0: d00e         	beq	0x700ac4c0 <Udma_eventFreeResource+0xa0> @ imm = #0x1c
700ac4a2: e7ff         	b	0x700ac4a4 <Udma_eventFreeResource+0x84> @ imm = #-0x2
700ac4a4: 9803         	ldr	r0, [sp, #0xc]
700ac4a6: 9902         	ldr	r1, [sp, #0x8]
700ac4a8: f008 f97a    	bl	0x700b47a0 <Udma_eventResetSteering> @ imm = #0x82f4
700ac4ac: 9802         	ldr	r0, [sp, #0x8]
700ac4ae: 6c80         	ldr	r0, [r0, #0x48]
700ac4b0: 9903         	ldr	r1, [sp, #0xc]
700ac4b2: f005 fc05    	bl	0x700b1cc0 <Udma_rmFreeEvent> @ imm = #0x580a
700ac4b6: 9902         	ldr	r1, [sp, #0x8]
700ac4b8: f64f 70ff    	movw	r0, #0xffff
700ac4bc: 6488         	str	r0, [r1, #0x48]
700ac4be: e7ff         	b	0x700ac4c0 <Udma_eventFreeResource+0xa0> @ imm = #-0x2
700ac4c0: 9802         	ldr	r0, [sp, #0x8]
700ac4c2: 6d00         	ldr	r0, [r0, #0x50]
700ac4c4: f64f 71ff    	movw	r1, #0xffff
700ac4c8: 4288         	cmp	r0, r1
700ac4ca: d00a         	beq	0x700ac4e2 <Udma_eventFreeResource+0xc2> @ imm = #0x14
700ac4cc: e7ff         	b	0x700ac4ce <Udma_eventFreeResource+0xae> @ imm = #-0x2
700ac4ce: 9a02         	ldr	r2, [sp, #0x8]
700ac4d0: 6d10         	ldr	r0, [r2, #0x50]
700ac4d2: 9903         	ldr	r1, [sp, #0xc]
700ac4d4: f003 fef4    	bl	0x700b02c0 <Udma_rmFreeVintrBit> @ imm = #0x3de8
700ac4d8: 9902         	ldr	r1, [sp, #0x8]
700ac4da: f64f 70ff    	movw	r0, #0xffff
700ac4de: 6508         	str	r0, [r1, #0x50]
700ac4e0: e7ff         	b	0x700ac4e2 <Udma_eventFreeResource+0xc2> @ imm = #-0x2
700ac4e2: 9802         	ldr	r0, [sp, #0x8]
700ac4e4: 6cc0         	ldr	r0, [r0, #0x4c]
700ac4e6: f64f 71ff    	movw	r1, #0xffff
700ac4ea: 4288         	cmp	r0, r1
700ac4ec: d00a         	beq	0x700ac504 <Udma_eventFreeResource+0xe4> @ imm = #0x14
700ac4ee: e7ff         	b	0x700ac4f0 <Udma_eventFreeResource+0xd0> @ imm = #-0x2
700ac4f0: 9802         	ldr	r0, [sp, #0x8]
700ac4f2: 6cc0         	ldr	r0, [r0, #0x4c]
700ac4f4: 9903         	ldr	r1, [sp, #0xc]
700ac4f6: f005 fc53    	bl	0x700b1da0 <Udma_rmFreeVintr> @ imm = #0x58a6
700ac4fa: 9902         	ldr	r1, [sp, #0x8]
700ac4fc: f64f 70ff    	movw	r0, #0xffff
700ac500: 64c8         	str	r0, [r1, #0x4c]
700ac502: e7ff         	b	0x700ac504 <Udma_eventFreeResource+0xe4> @ imm = #-0x2
700ac504: b004         	add	sp, #0x10
700ac506: bd80         	pop	{r7, pc}
		...

700ac510 <DebugP_memTraceLogWriterPutLine>:
700ac510: b580         	push	{r7, lr}
700ac512: b08a         	sub	sp, #0x28
700ac514: 9009         	str	r0, [sp, #0x24]
700ac516: f8ad 1022    	strh.w	r1, [sp, #0x22]
700ac51a: 2000         	movs	r0, #0x0
700ac51c: 9007         	str	r0, [sp, #0x1c]
700ac51e: f248 3058    	movw	r0, #0x8358
700ac522: f2c7 000b    	movt	r0, #0x700b
700ac526: 6800         	ldr	r0, [r0]
700ac528: b920         	cbnz	r0, 0x700ac534 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #0x8
700ac52a: e7ff         	b	0x700ac52c <DebugP_memTraceLogWriterPutLine+0x1c> @ imm = #-0x2
700ac52c: f04f 30ff    	mov.w	r0, #0xffffffff
700ac530: 9007         	str	r0, [sp, #0x1c]
700ac532: e7ff         	b	0x700ac534 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #-0x2
700ac534: 9807         	ldr	r0, [sp, #0x1c]
700ac536: 2800         	cmp	r0, #0x0
700ac538: d15a         	bne	0x700ac5f0 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #0xb4
700ac53a: e7ff         	b	0x700ac53c <DebugP_memTraceLogWriterPutLine+0x2c> @ imm = #-0x2
700ac53c: f248 305c    	movw	r0, #0x835c
700ac540: f2c7 000b    	movt	r0, #0x700b
700ac544: 6800         	ldr	r0, [r0]
700ac546: 9006         	str	r0, [sp, #0x18]
700ac548: f247 2000    	movw	r0, #0x7200
700ac54c: f2c7 0008    	movt	r0, #0x7008
700ac550: 9003         	str	r0, [sp, #0xc]
700ac552: 2000         	movs	r0, #0x0
700ac554: 9004         	str	r0, [sp, #0x10]
700ac556: 9005         	str	r0, [sp, #0x14]
700ac558: e7ff         	b	0x700ac55a <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x2
700ac55a: 9805         	ldr	r0, [sp, #0x14]
700ac55c: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700ac560: 4288         	cmp	r0, r1
700ac562: d233         	bhs	0x700ac5cc <DebugP_memTraceLogWriterPutLine+0xbc> @ imm = #0x66
700ac564: e7ff         	b	0x700ac566 <DebugP_memTraceLogWriterPutLine+0x56> @ imm = #-0x2
700ac566: 9809         	ldr	r0, [sp, #0x24]
700ac568: 9904         	ldr	r1, [sp, #0x10]
700ac56a: 5c40         	ldrb	r0, [r0, r1]
700ac56c: 9903         	ldr	r1, [sp, #0xc]
700ac56e: 9a06         	ldr	r2, [sp, #0x18]
700ac570: 5488         	strb	r0, [r1, r2]
700ac572: 9806         	ldr	r0, [sp, #0x18]
700ac574: 3001         	adds	r0, #0x1
700ac576: 9006         	str	r0, [sp, #0x18]
700ac578: 9806         	ldr	r0, [sp, #0x18]
700ac57a: f248 3158    	movw	r1, #0x8358
700ac57e: f2c7 010b    	movt	r1, #0x700b
700ac582: 6809         	ldr	r1, [r1]
700ac584: 4288         	cmp	r0, r1
700ac586: d319         	blo	0x700ac5bc <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #0x32
700ac588: e7ff         	b	0x700ac58a <DebugP_memTraceLogWriterPutLine+0x7a> @ imm = #-0x2
700ac58a: 9803         	ldr	r0, [sp, #0xc]
700ac58c: f248 325c    	movw	r2, #0x835c
700ac590: f2c7 020b    	movt	r2, #0x700b
700ac594: 9202         	str	r2, [sp, #0x8]
700ac596: 6811         	ldr	r1, [r2]
700ac598: 4408         	add	r0, r1
700ac59a: 9906         	ldr	r1, [sp, #0x18]
700ac59c: 6812         	ldr	r2, [r2]
700ac59e: 1a89         	subs	r1, r1, r2
700ac5a0: 220f         	movs	r2, #0xf
700ac5a2: f009 efc6    	blx	0x700b6530 <CacheP_wbInv> @ imm = #0x9f8c
700ac5a6: 9902         	ldr	r1, [sp, #0x8]
700ac5a8: 2000         	movs	r0, #0x0
700ac5aa: 9006         	str	r0, [sp, #0x18]
700ac5ac: 6008         	str	r0, [r1]
700ac5ae: f248 3154    	movw	r1, #0x8354
700ac5b2: f2c7 010b    	movt	r1, #0x700b
700ac5b6: 2001         	movs	r0, #0x1
700ac5b8: 6008         	str	r0, [r1]
700ac5ba: e7ff         	b	0x700ac5bc <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #-0x2
700ac5bc: 9804         	ldr	r0, [sp, #0x10]
700ac5be: 3001         	adds	r0, #0x1
700ac5c0: 9004         	str	r0, [sp, #0x10]
700ac5c2: e7ff         	b	0x700ac5c4 <DebugP_memTraceLogWriterPutLine+0xb4> @ imm = #-0x2
700ac5c4: 9805         	ldr	r0, [sp, #0x14]
700ac5c6: 3001         	adds	r0, #0x1
700ac5c8: 9005         	str	r0, [sp, #0x14]
700ac5ca: e7c6         	b	0x700ac55a <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x74
700ac5cc: 9803         	ldr	r0, [sp, #0xc]
700ac5ce: f248 325c    	movw	r2, #0x835c
700ac5d2: f2c7 020b    	movt	r2, #0x700b
700ac5d6: 9201         	str	r2, [sp, #0x4]
700ac5d8: 6811         	ldr	r1, [r2]
700ac5da: 4408         	add	r0, r1
700ac5dc: 9906         	ldr	r1, [sp, #0x18]
700ac5de: 6812         	ldr	r2, [r2]
700ac5e0: 1a89         	subs	r1, r1, r2
700ac5e2: 220f         	movs	r2, #0xf
700ac5e4: f009 efa4    	blx	0x700b6530 <CacheP_wbInv> @ imm = #0x9f48
700ac5e8: 9901         	ldr	r1, [sp, #0x4]
700ac5ea: 9806         	ldr	r0, [sp, #0x18]
700ac5ec: 6008         	str	r0, [r1]
700ac5ee: e7ff         	b	0x700ac5f0 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #-0x2
700ac5f0: b00a         	add	sp, #0x28
700ac5f2: bd80         	pop	{r7, pc}
		...

700ac600 <_tx_semaphore_get>:
700ac600: b580         	push	{r7, lr}
700ac602: b088         	sub	sp, #0x20
700ac604: 9007         	str	r0, [sp, #0x1c]
700ac606: 9106         	str	r1, [sp, #0x18]
700ac608: 2000         	movs	r0, #0x0
700ac60a: 9001         	str	r0, [sp, #0x4]
700ac60c: f7f6 ec8a    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x96ec
700ac610: 9005         	str	r0, [sp, #0x14]
700ac612: 9807         	ldr	r0, [sp, #0x1c]
700ac614: 6880         	ldr	r0, [r0, #0x8]
700ac616: b140         	cbz	r0, 0x700ac62a <_tx_semaphore_get+0x2a> @ imm = #0x10
700ac618: e7ff         	b	0x700ac61a <_tx_semaphore_get+0x1a> @ imm = #-0x2
700ac61a: 9907         	ldr	r1, [sp, #0x1c]
700ac61c: 6888         	ldr	r0, [r1, #0x8]
700ac61e: 3801         	subs	r0, #0x1
700ac620: 6088         	str	r0, [r1, #0x8]
700ac622: 9805         	ldr	r0, [sp, #0x14]
700ac624: f7f6 edfe    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x9404
700ac628: e059         	b	0x700ac6de <_tx_semaphore_get+0xde> @ imm = #0xb2
700ac62a: 9806         	ldr	r0, [sp, #0x18]
700ac62c: 2800         	cmp	r0, #0x0
700ac62e: d04f         	beq	0x700ac6d0 <_tx_semaphore_get+0xd0> @ imm = #0x9e
700ac630: e7ff         	b	0x700ac632 <_tx_semaphore_get+0x32> @ imm = #-0x2
700ac632: f64a 2044    	movw	r0, #0xaa44
700ac636: f2c7 0008    	movt	r0, #0x7008
700ac63a: 6800         	ldr	r0, [r0]
700ac63c: b130         	cbz	r0, 0x700ac64c <_tx_semaphore_get+0x4c> @ imm = #0xc
700ac63e: e7ff         	b	0x700ac640 <_tx_semaphore_get+0x40> @ imm = #-0x2
700ac640: 9805         	ldr	r0, [sp, #0x14]
700ac642: f7f6 edf0    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x9420
700ac646: 200d         	movs	r0, #0xd
700ac648: 9001         	str	r0, [sp, #0x4]
700ac64a: e040         	b	0x700ac6ce <_tx_semaphore_get+0xce> @ imm = #0x80
700ac64c: f64a 2034    	movw	r0, #0xaa34
700ac650: f2c7 0008    	movt	r0, #0x7008
700ac654: 6800         	ldr	r0, [r0]
700ac656: 9004         	str	r0, [sp, #0x10]
700ac658: 9904         	ldr	r1, [sp, #0x10]
700ac65a: f640 4051    	movw	r0, #0xc51
700ac65e: f2c7 000b    	movt	r0, #0x700b
700ac662: 66c8         	str	r0, [r1, #0x6c]
700ac664: 9807         	ldr	r0, [sp, #0x1c]
700ac666: 9904         	ldr	r1, [sp, #0x10]
700ac668: 6708         	str	r0, [r1, #0x70]
700ac66a: 9807         	ldr	r0, [sp, #0x1c]
700ac66c: 6900         	ldr	r0, [r0, #0x10]
700ac66e: b940         	cbnz	r0, 0x700ac682 <_tx_semaphore_get+0x82> @ imm = #0x10
700ac670: e7ff         	b	0x700ac672 <_tx_semaphore_get+0x72> @ imm = #-0x2
700ac672: 9804         	ldr	r0, [sp, #0x10]
700ac674: 9907         	ldr	r1, [sp, #0x1c]
700ac676: 60c8         	str	r0, [r1, #0xc]
700ac678: 9804         	ldr	r0, [sp, #0x10]
700ac67a: 6740         	str	r0, [r0, #0x74]
700ac67c: 9804         	ldr	r0, [sp, #0x10]
700ac67e: 6780         	str	r0, [r0, #0x78]
700ac680: e012         	b	0x700ac6a8 <_tx_semaphore_get+0xa8> @ imm = #0x24
700ac682: 9807         	ldr	r0, [sp, #0x1c]
700ac684: 68c0         	ldr	r0, [r0, #0xc]
700ac686: 9003         	str	r0, [sp, #0xc]
700ac688: 9803         	ldr	r0, [sp, #0xc]
700ac68a: 9904         	ldr	r1, [sp, #0x10]
700ac68c: 6748         	str	r0, [r1, #0x74]
700ac68e: 9803         	ldr	r0, [sp, #0xc]
700ac690: 6f80         	ldr	r0, [r0, #0x78]
700ac692: 9002         	str	r0, [sp, #0x8]
700ac694: 9802         	ldr	r0, [sp, #0x8]
700ac696: 9904         	ldr	r1, [sp, #0x10]
700ac698: 6788         	str	r0, [r1, #0x78]
700ac69a: 9804         	ldr	r0, [sp, #0x10]
700ac69c: 9902         	ldr	r1, [sp, #0x8]
700ac69e: 6748         	str	r0, [r1, #0x74]
700ac6a0: 9804         	ldr	r0, [sp, #0x10]
700ac6a2: 9903         	ldr	r1, [sp, #0xc]
700ac6a4: 6788         	str	r0, [r1, #0x78]
700ac6a6: e7ff         	b	0x700ac6a8 <_tx_semaphore_get+0xa8> @ imm = #-0x2
700ac6a8: 9907         	ldr	r1, [sp, #0x1c]
700ac6aa: 6908         	ldr	r0, [r1, #0x10]
700ac6ac: 3001         	adds	r0, #0x1
700ac6ae: 6108         	str	r0, [r1, #0x10]
700ac6b0: 9904         	ldr	r1, [sp, #0x10]
700ac6b2: 2006         	movs	r0, #0x6
700ac6b4: 6348         	str	r0, [r1, #0x34]
700ac6b6: 9804         	ldr	r0, [sp, #0x10]
700ac6b8: 9906         	ldr	r1, [sp, #0x18]
700ac6ba: f7f6 fdb9    	bl	0x700a3230 <_tx_thread_system_ni_suspend> @ imm = #-0x948e
700ac6be: 9805         	ldr	r0, [sp, #0x14]
700ac6c0: f7f6 edb0    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x94a0
700ac6c4: 9804         	ldr	r0, [sp, #0x10]
700ac6c6: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700ac6ca: 9001         	str	r0, [sp, #0x4]
700ac6cc: e7ff         	b	0x700ac6ce <_tx_semaphore_get+0xce> @ imm = #-0x2
700ac6ce: e005         	b	0x700ac6dc <_tx_semaphore_get+0xdc> @ imm = #0xa
700ac6d0: 9805         	ldr	r0, [sp, #0x14]
700ac6d2: f7f6 eda8    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x94b0
700ac6d6: 200d         	movs	r0, #0xd
700ac6d8: 9001         	str	r0, [sp, #0x4]
700ac6da: e7ff         	b	0x700ac6dc <_tx_semaphore_get+0xdc> @ imm = #-0x2
700ac6dc: e7ff         	b	0x700ac6de <_tx_semaphore_get+0xde> @ imm = #-0x2
700ac6de: 9801         	ldr	r0, [sp, #0x4]
700ac6e0: b008         	add	sp, #0x20
700ac6e2: bd80         	pop	{r7, pc}
		...

700ac6f0 <Sciclient_rmIrqGetNode>:
700ac6f0: b089         	sub	sp, #0x24
700ac6f2: f8ad 0022    	strh.w	r0, [sp, #0x22]
700ac6f6: 9107         	str	r1, [sp, #0x1c]
700ac6f8: f06f 0001    	mvn	r0, #0x1
700ac6fc: 9006         	str	r0, [sp, #0x18]
700ac6fe: 2000         	movs	r0, #0x0
700ac700: 9004         	str	r0, [sp, #0x10]
700ac702: f647 71cc    	movw	r1, #0x7fcc
700ac706: f2c7 010b    	movt	r1, #0x700b
700ac70a: 680a         	ldr	r2, [r1]
700ac70c: 3a01         	subs	r2, #0x1
700ac70e: 9203         	str	r2, [sp, #0xc]
700ac710: 6809         	ldr	r1, [r1]
700ac712: f8ad 1006    	strh.w	r1, [sp, #0x6]
700ac716: 9907         	ldr	r1, [sp, #0x1c]
700ac718: 6008         	str	r0, [r1]
700ac71a: e7ff         	b	0x700ac71c <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0x2
700ac71c: 9904         	ldr	r1, [sp, #0x10]
700ac71e: 9a03         	ldr	r2, [sp, #0xc]
700ac720: 2000         	movs	r0, #0x0
700ac722: 4291         	cmp	r1, r2
700ac724: 9000         	str	r0, [sp]
700ac726: d81d         	bhi	0x700ac764 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x3a
700ac728: e7ff         	b	0x700ac72a <Sciclient_rmIrqGetNode+0x3a> @ imm = #-0x2
700ac72a: 9904         	ldr	r1, [sp, #0x10]
700ac72c: f647 70cc    	movw	r0, #0x7fcc
700ac730: f2c7 000b    	movt	r0, #0x700b
700ac734: 6802         	ldr	r2, [r0]
700ac736: 2000         	movs	r0, #0x0
700ac738: 4291         	cmp	r1, r2
700ac73a: 9000         	str	r0, [sp]
700ac73c: d212         	bhs	0x700ac764 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x24
700ac73e: e7ff         	b	0x700ac740 <Sciclient_rmIrqGetNode+0x50> @ imm = #-0x2
700ac740: 9903         	ldr	r1, [sp, #0xc]
700ac742: f647 70cc    	movw	r0, #0x7fcc
700ac746: f2c7 000b    	movt	r0, #0x700b
700ac74a: 6802         	ldr	r2, [r0]
700ac74c: 2000         	movs	r0, #0x0
700ac74e: 4291         	cmp	r1, r2
700ac750: 9000         	str	r0, [sp]
700ac752: d207         	bhs	0x700ac764 <Sciclient_rmIrqGetNode+0x74> @ imm = #0xe
700ac754: e7ff         	b	0x700ac756 <Sciclient_rmIrqGetNode+0x66> @ imm = #-0x2
700ac756: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ac75a: 2800         	cmp	r0, #0x0
700ac75c: bf18         	it	ne
700ac75e: 2001         	movne	r0, #0x1
700ac760: 9000         	str	r0, [sp]
700ac762: e7ff         	b	0x700ac764 <Sciclient_rmIrqGetNode+0x74> @ imm = #-0x2
700ac764: 9800         	ldr	r0, [sp]
700ac766: 07c0         	lsls	r0, r0, #0x1f
700ac768: b380         	cbz	r0, 0x700ac7cc <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x60
700ac76a: e7ff         	b	0x700ac76c <Sciclient_rmIrqGetNode+0x7c> @ imm = #-0x2
700ac76c: 9804         	ldr	r0, [sp, #0x10]
700ac76e: 9903         	ldr	r1, [sp, #0xc]
700ac770: 4408         	add	r0, r1
700ac772: 0840         	lsrs	r0, r0, #0x1
700ac774: 9002         	str	r0, [sp, #0x8]
700ac776: 9902         	ldr	r1, [sp, #0x8]
700ac778: f247 3004    	movw	r0, #0x7304
700ac77c: f2c7 000b    	movt	r0, #0x700b
700ac780: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700ac784: 9005         	str	r0, [sp, #0x14]
700ac786: 9805         	ldr	r0, [sp, #0x14]
700ac788: 8800         	ldrh	r0, [r0]
700ac78a: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700ac78e: 4288         	cmp	r0, r1
700ac790: d106         	bne	0x700ac7a0 <Sciclient_rmIrqGetNode+0xb0> @ imm = #0xc
700ac792: e7ff         	b	0x700ac794 <Sciclient_rmIrqGetNode+0xa4> @ imm = #-0x2
700ac794: 9805         	ldr	r0, [sp, #0x14]
700ac796: 9907         	ldr	r1, [sp, #0x1c]
700ac798: 6008         	str	r0, [r1]
700ac79a: 2000         	movs	r0, #0x0
700ac79c: 9006         	str	r0, [sp, #0x18]
700ac79e: e015         	b	0x700ac7cc <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x2a
700ac7a0: 9805         	ldr	r0, [sp, #0x14]
700ac7a2: 8800         	ldrh	r0, [r0]
700ac7a4: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700ac7a8: 4288         	cmp	r0, r1
700ac7aa: da04         	bge	0x700ac7b6 <Sciclient_rmIrqGetNode+0xc6> @ imm = #0x8
700ac7ac: e7ff         	b	0x700ac7ae <Sciclient_rmIrqGetNode+0xbe> @ imm = #-0x2
700ac7ae: 9802         	ldr	r0, [sp, #0x8]
700ac7b0: 3001         	adds	r0, #0x1
700ac7b2: 9004         	str	r0, [sp, #0x10]
700ac7b4: e003         	b	0x700ac7be <Sciclient_rmIrqGetNode+0xce> @ imm = #0x6
700ac7b6: 9802         	ldr	r0, [sp, #0x8]
700ac7b8: 3801         	subs	r0, #0x1
700ac7ba: 9003         	str	r0, [sp, #0xc]
700ac7bc: e7ff         	b	0x700ac7be <Sciclient_rmIrqGetNode+0xce> @ imm = #-0x2
700ac7be: e7ff         	b	0x700ac7c0 <Sciclient_rmIrqGetNode+0xd0> @ imm = #-0x2
700ac7c0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ac7c4: 3801         	subs	r0, #0x1
700ac7c6: f8ad 0006    	strh.w	r0, [sp, #0x6]
700ac7ca: e7a7         	b	0x700ac71c <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0xb2
700ac7cc: 9806         	ldr	r0, [sp, #0x18]
700ac7ce: b009         	add	sp, #0x24
700ac7d0: 4770         	bx	lr
		...
700ac7de: 0000         	movs	r0, r0

700ac7e0 <Sciclient_waitForMessage>:
700ac7e0: b580         	push	{r7, lr}
700ac7e2: b088         	sub	sp, #0x20
700ac7e4: 9007         	str	r0, [sp, #0x1c]
700ac7e6: 9106         	str	r1, [sp, #0x18]
700ac7e8: 9205         	str	r2, [sp, #0x14]
700ac7ea: f88d 3013    	strb.w	r3, [sp, #0x13]
700ac7ee: 9806         	ldr	r0, [sp, #0x18]
700ac7f0: 9002         	str	r0, [sp, #0x8]
700ac7f2: 2200         	movs	r2, #0x0
700ac7f4: 9201         	str	r2, [sp, #0x4]
700ac7f6: 9907         	ldr	r1, [sp, #0x1c]
700ac7f8: f248 2050    	movw	r0, #0x8250
700ac7fc: f2c7 000b    	movt	r0, #0x700b
700ac800: f008 fae6    	bl	0x700b4dd0 <CSL_secProxyGetDataAddr> @ imm = #0x85cc
700ac804: f248 3184    	movw	r1, #0x8384
700ac808: f2c7 010b    	movt	r1, #0x700b
700ac80c: 7809         	ldrb	r1, [r1]
700ac80e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ac812: 9003         	str	r0, [sp, #0xc]
700ac814: e7ff         	b	0x700ac816 <Sciclient_waitForMessage+0x36> @ imm = #-0x2
700ac816: 9807         	ldr	r0, [sp, #0x1c]
700ac818: f008 fbaa    	bl	0x700b4f70 <Sciclient_secProxyThreadStatusReg> @ imm = #0x8754
700ac81c: f008 fe28    	bl	0x700b5470 <CSL_REG32_RD_RAW> @ imm = #0x8c50
700ac820: b2c0         	uxtb	r0, r0
700ac822: 9905         	ldr	r1, [sp, #0x14]
700ac824: 1a40         	subs	r0, r0, r1
700ac826: b960         	cbnz	r0, 0x700ac842 <Sciclient_waitForMessage+0x62> @ imm = #0x18
700ac828: e7ff         	b	0x700ac82a <Sciclient_waitForMessage+0x4a> @ imm = #-0x2
700ac82a: 9802         	ldr	r0, [sp, #0x8]
700ac82c: b120         	cbz	r0, 0x700ac838 <Sciclient_waitForMessage+0x58> @ imm = #0x8
700ac82e: e7ff         	b	0x700ac830 <Sciclient_waitForMessage+0x50> @ imm = #-0x2
700ac830: 9802         	ldr	r0, [sp, #0x8]
700ac832: 3801         	subs	r0, #0x1
700ac834: 9002         	str	r0, [sp, #0x8]
700ac836: e003         	b	0x700ac840 <Sciclient_waitForMessage+0x60> @ imm = #0x6
700ac838: f06f 0001    	mvn	r0, #0x1
700ac83c: 9001         	str	r0, [sp, #0x4]
700ac83e: e000         	b	0x700ac842 <Sciclient_waitForMessage+0x62> @ imm = #0x0
700ac840: e7e9         	b	0x700ac816 <Sciclient_waitForMessage+0x36> @ imm = #-0x2e
700ac842: 9801         	ldr	r0, [sp, #0x4]
700ac844: bbc0         	cbnz	r0, 0x700ac8b8 <Sciclient_waitForMessage+0xd8> @ imm = #0x70
700ac846: e7ff         	b	0x700ac848 <Sciclient_waitForMessage+0x68> @ imm = #-0x2
700ac848: f06f 0001    	mvn	r0, #0x1
700ac84c: 9001         	str	r0, [sp, #0x4]
700ac84e: 9806         	ldr	r0, [sp, #0x18]
700ac850: 9002         	str	r0, [sp, #0x8]
700ac852: e7ff         	b	0x700ac854 <Sciclient_waitForMessage+0x74> @ imm = #-0x2
700ac854: 9807         	ldr	r0, [sp, #0x1c]
700ac856: f008 fb8b    	bl	0x700b4f70 <Sciclient_secProxyThreadStatusReg> @ imm = #0x8716
700ac85a: f008 fe09    	bl	0x700b5470 <CSL_REG32_RD_RAW> @ imm = #0x8c12
700ac85e: b2c0         	uxtb	r0, r0
700ac860: 9905         	ldr	r1, [sp, #0x14]
700ac862: 1a40         	subs	r0, r0, r1
700ac864: 9000         	str	r0, [sp]
700ac866: 9803         	ldr	r0, [sp, #0xc]
700ac868: 78c0         	ldrb	r0, [r0, #0x3]
700ac86a: f89d 1013    	ldrb.w	r1, [sp, #0x13]
700ac86e: 4288         	cmp	r0, r1
700ac870: d103         	bne	0x700ac87a <Sciclient_waitForMessage+0x9a> @ imm = #0x6
700ac872: e7ff         	b	0x700ac874 <Sciclient_waitForMessage+0x94> @ imm = #-0x2
700ac874: 2000         	movs	r0, #0x0
700ac876: 9001         	str	r0, [sp, #0x4]
700ac878: e01d         	b	0x700ac8b6 <Sciclient_waitForMessage+0xd6> @ imm = #0x3a
700ac87a: 9800         	ldr	r0, [sp]
700ac87c: 2802         	cmp	r0, #0x2
700ac87e: d30e         	blo	0x700ac89e <Sciclient_waitForMessage+0xbe> @ imm = #0x1c
700ac880: e7ff         	b	0x700ac882 <Sciclient_waitForMessage+0xa2> @ imm = #-0x2
700ac882: 9807         	ldr	r0, [sp, #0x1c]
700ac884: f248 21d8    	movw	r1, #0x82d8
700ac888: f2c7 010b    	movt	r1, #0x700b
700ac88c: 694a         	ldr	r2, [r1, #0x14]
700ac88e: f04f 31ff    	mov.w	r1, #0xffffffff
700ac892: eb01 0192    	add.w	r1, r1, r2, lsr #2
700ac896: b2c9         	uxtb	r1, r1
700ac898: f007 fdd2    	bl	0x700b4440 <Sciclient_secProxyReadThread32> @ imm = #0x7ba4
700ac89c: e7ff         	b	0x700ac89e <Sciclient_waitForMessage+0xbe> @ imm = #-0x2
700ac89e: 9802         	ldr	r0, [sp, #0x8]
700ac8a0: b120         	cbz	r0, 0x700ac8ac <Sciclient_waitForMessage+0xcc> @ imm = #0x8
700ac8a2: e7ff         	b	0x700ac8a4 <Sciclient_waitForMessage+0xc4> @ imm = #-0x2
700ac8a4: 9802         	ldr	r0, [sp, #0x8]
700ac8a6: 3801         	subs	r0, #0x1
700ac8a8: 9002         	str	r0, [sp, #0x8]
700ac8aa: e003         	b	0x700ac8b4 <Sciclient_waitForMessage+0xd4> @ imm = #0x6
700ac8ac: f06f 0001    	mvn	r0, #0x1
700ac8b0: 9001         	str	r0, [sp, #0x4]
700ac8b2: e000         	b	0x700ac8b6 <Sciclient_waitForMessage+0xd6> @ imm = #0x0
700ac8b4: e7ce         	b	0x700ac854 <Sciclient_waitForMessage+0x74> @ imm = #-0x64
700ac8b6: e7ff         	b	0x700ac8b8 <Sciclient_waitForMessage+0xd8> @ imm = #-0x2
700ac8b8: 9801         	ldr	r0, [sp, #0x4]
700ac8ba: b008         	add	sp, #0x20
700ac8bc: bd80         	pop	{r7, pc}
700ac8be: 0000         	movs	r0, r0

700ac8c0 <UART_intrEnable>:
700ac8c0: b580         	push	{r7, lr}
700ac8c2: b08a         	sub	sp, #0x28
700ac8c4: 9009         	str	r0, [sp, #0x24]
700ac8c6: 9108         	str	r1, [sp, #0x20]
700ac8c8: 2000         	movs	r0, #0x0
700ac8ca: 9007         	str	r0, [sp, #0x1c]
700ac8cc: 9006         	str	r0, [sp, #0x18]
700ac8ce: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700ac8d2: f010 0ff0    	tst.w	r0, #0xf0
700ac8d6: d053         	beq	0x700ac980 <UART_intrEnable+0xc0> @ imm = #0xa6
700ac8d8: e7ff         	b	0x700ac8da <UART_intrEnable+0x1a> @ imm = #-0x2
700ac8da: 9809         	ldr	r0, [sp, #0x24]
700ac8dc: 300c         	adds	r0, #0xc
700ac8de: f008 fd87    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x8b0e
700ac8e2: 9006         	str	r0, [sp, #0x18]
700ac8e4: 9809         	ldr	r0, [sp, #0x24]
700ac8e6: 300c         	adds	r0, #0xc
700ac8e8: 21bf         	movs	r1, #0xbf
700ac8ea: 9103         	str	r1, [sp, #0xc]
700ac8ec: f008 fd88    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8b10
700ac8f0: 9809         	ldr	r0, [sp, #0x24]
700ac8f2: 3008         	adds	r0, #0x8
700ac8f4: 2110         	movs	r1, #0x10
700ac8f6: 9104         	str	r1, [sp, #0x10]
700ac8f8: 2204         	movs	r2, #0x4
700ac8fa: 9205         	str	r2, [sp, #0x14]
700ac8fc: f008 f998    	bl	0x700b4c30 <HW_RD_FIELD32_RAW> @ imm = #0x8330
700ac900: 9904         	ldr	r1, [sp, #0x10]
700ac902: 9a05         	ldr	r2, [sp, #0x14]
700ac904: 9007         	str	r0, [sp, #0x1c]
700ac906: 9809         	ldr	r0, [sp, #0x24]
700ac908: 3008         	adds	r0, #0x8
700ac90a: 2301         	movs	r3, #0x1
700ac90c: f007 fc78    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x78f0
700ac910: 9809         	ldr	r0, [sp, #0x24]
700ac912: 300c         	adds	r0, #0xc
700ac914: 9906         	ldr	r1, [sp, #0x18]
700ac916: f008 fd73    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8ae6
700ac91a: 9809         	ldr	r0, [sp, #0x24]
700ac91c: 300c         	adds	r0, #0xc
700ac91e: f008 fd67    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x8ace
700ac922: 9006         	str	r0, [sp, #0x18]
700ac924: 9809         	ldr	r0, [sp, #0x24]
700ac926: 300c         	adds	r0, #0xc
700ac928: 9002         	str	r0, [sp, #0x8]
700ac92a: f008 fd61    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x8ac2
700ac92e: 4601         	mov	r1, r0
700ac930: 9802         	ldr	r0, [sp, #0x8]
700ac932: f001 017f    	and	r1, r1, #0x7f
700ac936: f008 fd63    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8ac6
700ac93a: 9809         	ldr	r0, [sp, #0x24]
700ac93c: 3004         	adds	r0, #0x4
700ac93e: 9908         	ldr	r1, [sp, #0x20]
700ac940: f001 01f0    	and	r1, r1, #0xf0
700ac944: f008 fd5c    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8ab8
700ac948: 9809         	ldr	r0, [sp, #0x24]
700ac94a: 300c         	adds	r0, #0xc
700ac94c: 9906         	ldr	r1, [sp, #0x18]
700ac94e: f008 fd57    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8aae
700ac952: 9809         	ldr	r0, [sp, #0x24]
700ac954: 300c         	adds	r0, #0xc
700ac956: f008 fd4b    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x8a96
700ac95a: 9903         	ldr	r1, [sp, #0xc]
700ac95c: 9006         	str	r0, [sp, #0x18]
700ac95e: 9809         	ldr	r0, [sp, #0x24]
700ac960: 300c         	adds	r0, #0xc
700ac962: f008 fd4d    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8a9a
700ac966: 9904         	ldr	r1, [sp, #0x10]
700ac968: 9a05         	ldr	r2, [sp, #0x14]
700ac96a: 9809         	ldr	r0, [sp, #0x24]
700ac96c: 3008         	adds	r0, #0x8
700ac96e: 9b07         	ldr	r3, [sp, #0x1c]
700ac970: f007 fc46    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x788c
700ac974: 9809         	ldr	r0, [sp, #0x24]
700ac976: 300c         	adds	r0, #0xc
700ac978: 9906         	ldr	r1, [sp, #0x18]
700ac97a: f008 fd41    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8a82
700ac97e: e7ff         	b	0x700ac980 <UART_intrEnable+0xc0> @ imm = #-0x2
700ac980: 9809         	ldr	r0, [sp, #0x24]
700ac982: 3004         	adds	r0, #0x4
700ac984: 9001         	str	r0, [sp, #0x4]
700ac986: f008 fd33    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x8a66
700ac98a: 4601         	mov	r1, r0
700ac98c: 9801         	ldr	r0, [sp, #0x4]
700ac98e: 9a08         	ldr	r2, [sp, #0x20]
700ac990: f002 020f    	and	r2, r2, #0xf
700ac994: 4311         	orrs	r1, r2
700ac996: f008 fd33    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8a66
700ac99a: b00a         	add	sp, #0x28
700ac99c: bd80         	pop	{r7, pc}
700ac99e: 0000         	movs	r0, r0

700ac9a0 <_tx_thread_stack_build>:
700ac9a0: e92d00f0     	push	{r4, r5, r6, r7}
700ac9a4: e92d400f     	push	{r0, r1, r2, r3, lr}
700ac9a8: fa0021f4     	blx	0x700b5180 <tx_threadx_stack_build_cpsr_get> @ imm = #0x87d0
700ac9ac: e1a04000     	mov	r4, r0
700ac9b0: e8bd400f     	pop	{r0, r1, r2, r3, lr}
700ac9b4: e5902010     	ldr	r2, [r0, #0x10]
700ac9b8: e3c22007     	bic	r2, r2, #7
700ac9bc: e24220cc     	sub	r2, r2, #204
700ac9c0: e3a03001     	mov	r3, #1
700ac9c4: e5823000     	str	r3, [r2]
700ac9c8: e3a06000     	mov	r6, #0
700ac9cc: e3a07000     	mov	r7, #0
700ac9d0: e1c260f4     	strd	r6, r7, [r2, #4]
700ac9d4: e1c260fc     	strd	r6, r7, [r2, #12]
700ac9d8: e1c261f4     	strd	r6, r7, [r2, #20]
700ac9dc: e1c261fc     	strd	r6, r7, [r2, #28]
700ac9e0: e1c262f4     	strd	r6, r7, [r2, #36]
700ac9e4: e1c262fc     	strd	r6, r7, [r2, #44]
700ac9e8: e1c263f4     	strd	r6, r7, [r2, #52]
700ac9ec: e1c263fc     	strd	r6, r7, [r2, #60]
700ac9f0: e1c264f4     	strd	r6, r7, [r2, #68]
700ac9f4: e1c264fc     	strd	r6, r7, [r2, #76]
700ac9f8: e1c265f4     	strd	r6, r7, [r2, #84]
700ac9fc: e1c265fc     	strd	r6, r7, [r2, #92]
700aca00: e1c266f4     	strd	r6, r7, [r2, #100]
700aca04: e1c266fc     	strd	r6, r7, [r2, #108]
700aca08: e1c267f4     	strd	r6, r7, [r2, #116]
700aca0c: e1c267fc     	strd	r6, r7, [r2, #124]
700aca10: e5826084     	str	r6, [r2, #0x84]
700aca14: e3a03000     	mov	r3, #0
700aca18: e5823088     	str	r3, [r2, #0x88]
700aca1c: e582308c     	str	r3, [r2, #0x8c]
700aca20: e5823090     	str	r3, [r2, #0x90]
700aca24: e5823094     	str	r3, [r2, #0x94]
700aca28: e5823098     	str	r3, [r2, #0x98]
700aca2c: e582309c     	str	r3, [r2, #0x9c]
700aca30: e58230a0     	str	r3, [r2, #0xa0]
700aca34: e58230a4     	str	r3, [r2, #0xa4]
700aca38: e58230a8     	str	r3, [r2, #0xa8]
700aca3c: e58230ac     	str	r3, [r2, #0xac]
700aca40: e590300c     	ldr	r3, [r0, #0xc]
700aca44: e58230b0     	str	r3, [r2, #0xb0]
700aca48: e58230b4     	str	r3, [r2, #0xb4]
700aca4c: e58230b8     	str	r3, [r2, #0xb8]
700aca50: e59f3020     	ldr	r3, [pc, #0x20]         @ 0x700aca78 <_tx_thread_stack_build+0xd8>
700aca54: e58230bc     	str	r3, [r2, #0xbc]
700aca58: e58210c0     	str	r1, [r2, #0xc0]
700aca5c: e3c4109f     	bic	r1, r4, #159
700aca60: e381301f     	orr	r3, r1, #31
700aca64: e58230c4     	str	r3, [r2, #0xc4]
700aca68: e58230c8     	str	r3, [r2, #0xc8]
700aca6c: e5802008     	str	r2, [r0, #0x8]
700aca70: e8bd00f0     	pop	{r4, r5, r6, r7}
700aca74: e12fff1e     	bx	lr
700aca78: 14 06 0b 70  	.word	0x700b0614
700aca7c: 00 00 00 00  	.word	0x00000000

700aca80 <Sciclient_rmIrInpIsFree>:
700aca80: b580         	push	{r7, lr}
700aca82: b086         	sub	sp, #0x18
700aca84: f8ad 0016    	strh.w	r0, [sp, #0x16]
700aca88: f8ad 1014    	strh.w	r1, [sp, #0x14]
700aca8c: 2000         	movs	r0, #0x0
700aca8e: 9004         	str	r0, [sp, #0x10]
700aca90: 9003         	str	r0, [sp, #0xc]
700aca92: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700aca96: f005 f86b    	bl	0x700b1b70 <Sciclient_rmIrGetInst> @ imm = #0x50d6
700aca9a: 9003         	str	r0, [sp, #0xc]
700aca9c: 9803         	ldr	r0, [sp, #0xc]
700aca9e: b920         	cbnz	r0, 0x700acaaa <Sciclient_rmIrInpIsFree+0x2a> @ imm = #0x8
700acaa0: e7ff         	b	0x700acaa2 <Sciclient_rmIrInpIsFree+0x22> @ imm = #-0x2
700acaa2: f06f 0001    	mvn	r0, #0x1
700acaa6: 9004         	str	r0, [sp, #0x10]
700acaa8: e00b         	b	0x700acac2 <Sciclient_rmIrInpIsFree+0x42> @ imm = #0x16
700acaaa: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700acaae: 9903         	ldr	r1, [sp, #0xc]
700acab0: 8909         	ldrh	r1, [r1, #0x8]
700acab2: 4288         	cmp	r0, r1
700acab4: db04         	blt	0x700acac0 <Sciclient_rmIrInpIsFree+0x40> @ imm = #0x8
700acab6: e7ff         	b	0x700acab8 <Sciclient_rmIrInpIsFree+0x38> @ imm = #-0x2
700acab8: f06f 0001    	mvn	r0, #0x1
700acabc: 9004         	str	r0, [sp, #0x10]
700acabe: e7ff         	b	0x700acac0 <Sciclient_rmIrInpIsFree+0x40> @ imm = #-0x2
700acac0: e7ff         	b	0x700acac2 <Sciclient_rmIrInpIsFree+0x42> @ imm = #-0x2
700acac2: 9804         	ldr	r0, [sp, #0x10]
700acac4: 2800         	cmp	r0, #0x0
700acac6: d145         	bne	0x700acb54 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #0x8a
700acac8: e7ff         	b	0x700acaca <Sciclient_rmIrInpIsFree+0x4a> @ imm = #-0x2
700acaca: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700acace: b960         	cbnz	r0, 0x700acaea <Sciclient_rmIrInpIsFree+0x6a> @ imm = #0x18
700acad0: e7ff         	b	0x700acad2 <Sciclient_rmIrInpIsFree+0x52> @ imm = #-0x2
700acad2: 9803         	ldr	r0, [sp, #0xc]
700acad4: 8980         	ldrh	r0, [r0, #0xc]
700acad6: f64f 71ff    	movw	r1, #0xffff
700acada: 4288         	cmp	r0, r1
700acadc: d004         	beq	0x700acae8 <Sciclient_rmIrInpIsFree+0x68> @ imm = #0x8
700acade: e7ff         	b	0x700acae0 <Sciclient_rmIrInpIsFree+0x60> @ imm = #-0x2
700acae0: f04f 30ff    	mov.w	r0, #0xffffffff
700acae4: 9004         	str	r0, [sp, #0x10]
700acae6: e7ff         	b	0x700acae8 <Sciclient_rmIrInpIsFree+0x68> @ imm = #-0x2
700acae8: e033         	b	0x700acb52 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #0x66
700acaea: 2000         	movs	r0, #0x0
700acaec: f8ad 000a    	strh.w	r0, [sp, #0xa]
700acaf0: e7ff         	b	0x700acaf2 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x2
700acaf2: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700acaf6: 9903         	ldr	r1, [sp, #0xc]
700acaf8: 8949         	ldrh	r1, [r1, #0xa]
700acafa: 4288         	cmp	r0, r1
700acafc: da28         	bge	0x700acb50 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0x50
700acafe: e7ff         	b	0x700acb00 <Sciclient_rmIrInpIsFree+0x80> @ imm = #-0x2
700acb00: 9803         	ldr	r0, [sp, #0xc]
700acb02: 6840         	ldr	r0, [r0, #0x4]
700acb04: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700acb08: f007 fd42    	bl	0x700b4590 <Sciclient_getIrAddr> @ imm = #0x7a84
700acb0c: 9001         	str	r0, [sp, #0x4]
700acb0e: 9801         	ldr	r0, [sp, #0x4]
700acb10: f240 31ff    	movw	r1, #0x3ff
700acb14: 2200         	movs	r2, #0x0
700acb16: f007 ff63    	bl	0x700b49e0 <CSL_REG32_FEXT_RAW> @ imm = #0x7ec6
700acb1a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700acb1e: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700acb22: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700acb26: 4288         	cmp	r0, r1
700acb28: d10b         	bne	0x700acb42 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x16
700acb2a: e7ff         	b	0x700acb2c <Sciclient_rmIrInpIsFree+0xac> @ imm = #-0x2
700acb2c: 9803         	ldr	r0, [sp, #0xc]
700acb2e: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700acb32: f001 fe15    	bl	0x700ae760 <Sciclient_rmIrInpRomMapped> @ imm = #0x1c2a
700acb36: b920         	cbnz	r0, 0x700acb42 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x8
700acb38: e7ff         	b	0x700acb3a <Sciclient_rmIrInpIsFree+0xba> @ imm = #-0x2
700acb3a: f04f 30ff    	mov.w	r0, #0xffffffff
700acb3e: 9004         	str	r0, [sp, #0x10]
700acb40: e006         	b	0x700acb50 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0xc
700acb42: e7ff         	b	0x700acb44 <Sciclient_rmIrInpIsFree+0xc4> @ imm = #-0x2
700acb44: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700acb48: 3001         	adds	r0, #0x1
700acb4a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700acb4e: e7d0         	b	0x700acaf2 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x60
700acb50: e7ff         	b	0x700acb52 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #-0x2
700acb52: e7ff         	b	0x700acb54 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #-0x2
700acb54: 9804         	ldr	r0, [sp, #0x10]
700acb56: b006         	add	sp, #0x18
700acb58: bd80         	pop	{r7, pc}
700acb5a: 0000         	movs	r0, r0
700acb5c: 0000         	movs	r0, r0
700acb5e: 0000         	movs	r0, r0

700acb60 <UART_intrDisable>:
700acb60: b580         	push	{r7, lr}
700acb62: b088         	sub	sp, #0x20
700acb64: 9007         	str	r0, [sp, #0x1c]
700acb66: 9106         	str	r1, [sp, #0x18]
700acb68: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700acb6c: f010 0ff0    	tst.w	r0, #0xf0
700acb70: d020         	beq	0x700acbb4 <UART_intrDisable+0x54> @ imm = #0x40
700acb72: e7ff         	b	0x700acb74 <UART_intrDisable+0x14> @ imm = #-0x2
700acb74: 9807         	ldr	r0, [sp, #0x1c]
700acb76: 300c         	adds	r0, #0xc
700acb78: f008 fc3a    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x8874
700acb7c: 9004         	str	r0, [sp, #0x10]
700acb7e: 9807         	ldr	r0, [sp, #0x1c]
700acb80: 300c         	adds	r0, #0xc
700acb82: 21bf         	movs	r1, #0xbf
700acb84: f008 fc3c    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8878
700acb88: 9807         	ldr	r0, [sp, #0x1c]
700acb8a: 3008         	adds	r0, #0x8
700acb8c: 2110         	movs	r1, #0x10
700acb8e: 9102         	str	r1, [sp, #0x8]
700acb90: 2204         	movs	r2, #0x4
700acb92: 9203         	str	r2, [sp, #0xc]
700acb94: f008 f84c    	bl	0x700b4c30 <HW_RD_FIELD32_RAW> @ imm = #0x8098
700acb98: 9902         	ldr	r1, [sp, #0x8]
700acb9a: 9a03         	ldr	r2, [sp, #0xc]
700acb9c: 9005         	str	r0, [sp, #0x14]
700acb9e: 9807         	ldr	r0, [sp, #0x1c]
700acba0: 3008         	adds	r0, #0x8
700acba2: 2301         	movs	r3, #0x1
700acba4: f007 fb2c    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x7658
700acba8: 9807         	ldr	r0, [sp, #0x1c]
700acbaa: 300c         	adds	r0, #0xc
700acbac: 9904         	ldr	r1, [sp, #0x10]
700acbae: f008 fc27    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x884e
700acbb2: e7ff         	b	0x700acbb4 <UART_intrDisable+0x54> @ imm = #-0x2
700acbb4: 9807         	ldr	r0, [sp, #0x1c]
700acbb6: 300c         	adds	r0, #0xc
700acbb8: f008 fc1a    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x8834
700acbbc: 9004         	str	r0, [sp, #0x10]
700acbbe: 9807         	ldr	r0, [sp, #0x1c]
700acbc0: 300c         	adds	r0, #0xc
700acbc2: 9000         	str	r0, [sp]
700acbc4: f008 fc14    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x8828
700acbc8: 4601         	mov	r1, r0
700acbca: 9800         	ldr	r0, [sp]
700acbcc: f001 017f    	and	r1, r1, #0x7f
700acbd0: f008 fc16    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x882c
700acbd4: 9807         	ldr	r0, [sp, #0x1c]
700acbd6: 3004         	adds	r0, #0x4
700acbd8: 9001         	str	r0, [sp, #0x4]
700acbda: f008 fc09    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x8812
700acbde: 4601         	mov	r1, r0
700acbe0: 9801         	ldr	r0, [sp, #0x4]
700acbe2: 9b06         	ldr	r3, [sp, #0x18]
700acbe4: f06f 02ff    	mvn	r2, #0xff
700acbe8: ea62 0203    	orn	r2, r2, r3
700acbec: 4011         	ands	r1, r2
700acbee: f008 fc07    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x880e
700acbf2: 9807         	ldr	r0, [sp, #0x1c]
700acbf4: 300c         	adds	r0, #0xc
700acbf6: 9904         	ldr	r1, [sp, #0x10]
700acbf8: f008 fc02    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x8804
700acbfc: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700acc00: f010 0ff0    	tst.w	r0, #0xf0
700acc04: d017         	beq	0x700acc36 <UART_intrDisable+0xd6> @ imm = #0x2e
700acc06: e7ff         	b	0x700acc08 <UART_intrDisable+0xa8> @ imm = #-0x2
700acc08: 9807         	ldr	r0, [sp, #0x1c]
700acc0a: 300c         	adds	r0, #0xc
700acc0c: f008 fbf0    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x87e0
700acc10: 9004         	str	r0, [sp, #0x10]
700acc12: 9807         	ldr	r0, [sp, #0x1c]
700acc14: 300c         	adds	r0, #0xc
700acc16: 21bf         	movs	r1, #0xbf
700acc18: f008 fbf2    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x87e4
700acc1c: 9807         	ldr	r0, [sp, #0x1c]
700acc1e: 3008         	adds	r0, #0x8
700acc20: 9b05         	ldr	r3, [sp, #0x14]
700acc22: 2110         	movs	r1, #0x10
700acc24: 2204         	movs	r2, #0x4
700acc26: f007 faeb    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x75d6
700acc2a: 9807         	ldr	r0, [sp, #0x1c]
700acc2c: 300c         	adds	r0, #0xc
700acc2e: 9904         	ldr	r1, [sp, #0x10]
700acc30: f008 fbe6    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x87cc
700acc34: e7ff         	b	0x700acc36 <UART_intrDisable+0xd6> @ imm = #-0x2
700acc36: b008         	add	sp, #0x20
700acc38: bd80         	pop	{r7, pc}
700acc3a: 0000         	movs	r0, r0
700acc3c: 0000         	movs	r0, r0
700acc3e: 0000         	movs	r0, r0

700acc40 <UART_udmaConfigPdmaTx>:
700acc40: b580         	push	{r7, lr}
700acc42: b090         	sub	sp, #0x40
700acc44: 900f         	str	r0, [sp, #0x3c]
700acc46: 910e         	str	r1, [sp, #0x38]
700acc48: 980f         	ldr	r0, [sp, #0x3c]
700acc4a: 6840         	ldr	r0, [r0, #0x4]
700acc4c: 6cc0         	ldr	r0, [r0, #0x4c]
700acc4e: 9008         	str	r0, [sp, #0x20]
700acc50: 9808         	ldr	r0, [sp, #0x20]
700acc52: 6840         	ldr	r0, [r0, #0x4]
700acc54: 9009         	str	r0, [sp, #0x24]
700acc56: a80a         	add	r0, sp, #0x28
700acc58: 9002         	str	r0, [sp, #0x8]
700acc5a: f008 f8a9    	bl	0x700b4db0 <UdmaChPdmaPrms_init> @ imm = #0x8152
700acc5e: 9902         	ldr	r1, [sp, #0x8]
700acc60: 2000         	movs	r0, #0x0
700acc62: 9003         	str	r0, [sp, #0xc]
700acc64: 900a         	str	r0, [sp, #0x28]
700acc66: 2201         	movs	r2, #0x1
700acc68: 920b         	str	r2, [sp, #0x2c]
700acc6a: 900c         	str	r0, [sp, #0x30]
700acc6c: 9809         	ldr	r0, [sp, #0x24]
700acc6e: f7fa ff9f    	bl	0x700a7bb0 <Udma_chConfigPdma> @ imm = #-0x50c2
700acc72: 900d         	str	r0, [sp, #0x34]
700acc74: 980d         	ldr	r0, [sp, #0x34]
700acc76: fab0 f080    	clz	r0, r0
700acc7a: 0940         	lsrs	r0, r0, #0x5
700acc7c: f647 118c    	movw	r1, #0x798c
700acc80: f2c7 010b    	movt	r1, #0x700b
700acc84: 9105         	str	r1, [sp, #0x14]
700acc86: 466a         	mov	r2, sp
700acc88: 6011         	str	r1, [r2]
700acc8a: f247 6101    	movw	r1, #0x7601
700acc8e: f2c7 010b    	movt	r1, #0x700b
700acc92: 9106         	str	r1, [sp, #0x18]
700acc94: f647 02ff    	movw	r2, #0x78ff
700acc98: f2c7 020b    	movt	r2, #0x700b
700acc9c: 9207         	str	r2, [sp, #0x1c]
700acc9e: 23ee         	movs	r3, #0xee
700acca0: f003 ff56    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x3eac
700acca4: 9809         	ldr	r0, [sp, #0x24]
700acca6: f004 fa13    	bl	0x700b10d0 <Udma_chEnable> @ imm = #0x4426
700accaa: 9b05         	ldr	r3, [sp, #0x14]
700accac: 9906         	ldr	r1, [sp, #0x18]
700accae: 9a07         	ldr	r2, [sp, #0x1c]
700accb0: 900d         	str	r0, [sp, #0x34]
700accb2: 980d         	ldr	r0, [sp, #0x34]
700accb4: fab0 f080    	clz	r0, r0
700accb8: 0940         	lsrs	r0, r0, #0x5
700accba: 46ec         	mov	r12, sp
700accbc: f8cc 3000    	str.w	r3, [r12]
700accc0: 23f1         	movs	r3, #0xf1
700accc2: f003 ff45    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x3e8a
700accc6: 9809         	ldr	r0, [sp, #0x24]
700accc8: 9908         	ldr	r1, [sp, #0x20]
700accca: 6949         	ldr	r1, [r1, #0x14]
700acccc: 9a0f         	ldr	r2, [sp, #0x3c]
700accce: 6892         	ldr	r2, [r2, #0x8]
700accd0: 9b0e         	ldr	r3, [sp, #0x38]
700accd2: 685b         	ldr	r3, [r3, #0x4]
700accd4: f000 fc5c    	bl	0x700ad590 <UART_udmaHpdInit> @ imm = #0x8b8
700accd8: 9809         	ldr	r0, [sp, #0x24]
700accda: f004 f939    	bl	0x700b0f50 <Udma_chGetFqRingHandle> @ imm = #0x4272
700accde: 9a03         	ldr	r2, [sp, #0xc]
700acce0: 9004         	str	r0, [sp, #0x10]
700acce2: 9808         	ldr	r0, [sp, #0x20]
700acce4: 6940         	ldr	r0, [r0, #0x14]
700acce6: 4611         	mov	r1, r2
700acce8: f008 fa7a    	bl	0x700b51e0 <Udma_defaultVirtToPhyFxn> @ imm = #0x84f4
700accec: 4602         	mov	r2, r0
700accee: 9804         	ldr	r0, [sp, #0x10]
700accf0: 460b         	mov	r3, r1
700accf2: f002 fb15    	bl	0x700af320 <Udma_ringQueueRaw> @ imm = #0x262a
700accf6: 9b05         	ldr	r3, [sp, #0x14]
700accf8: 9906         	ldr	r1, [sp, #0x18]
700accfa: 9a07         	ldr	r2, [sp, #0x1c]
700accfc: 900d         	str	r0, [sp, #0x34]
700accfe: 980d         	ldr	r0, [sp, #0x34]
700acd00: fab0 f080    	clz	r0, r0
700acd04: 0940         	lsrs	r0, r0, #0x5
700acd06: 46ec         	mov	r12, sp
700acd08: f8cc 3000    	str.w	r3, [r12]
700acd0c: 23f9         	movs	r3, #0xf9
700acd0e: f003 ff1f    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x3e3e
700acd12: 980d         	ldr	r0, [sp, #0x34]
700acd14: b010         	add	sp, #0x40
700acd16: bd80         	pop	{r7, pc}
		...

700acd20 <CSL_bcdmaChanOpGetChanRT>:
700acd20: b580         	push	{r7, lr}
700acd22: b088         	sub	sp, #0x20
700acd24: 9007         	str	r0, [sp, #0x1c]
700acd26: 9106         	str	r1, [sp, #0x18]
700acd28: 9205         	str	r2, [sp, #0x14]
700acd2a: 9304         	str	r3, [sp, #0x10]
700acd2c: 2000         	movs	r0, #0x0
700acd2e: 9003         	str	r0, [sp, #0xc]
700acd30: 9804         	ldr	r0, [sp, #0x10]
700acd32: b920         	cbnz	r0, 0x700acd3e <CSL_bcdmaChanOpGetChanRT+0x1e> @ imm = #0x8
700acd34: e7ff         	b	0x700acd36 <CSL_bcdmaChanOpGetChanRT+0x16> @ imm = #-0x2
700acd36: f06f 0001    	mvn	r0, #0x1
700acd3a: 9003         	str	r0, [sp, #0xc]
700acd3c: e057         	b	0x700acdee <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #0xae
700acd3e: 9806         	ldr	r0, [sp, #0x18]
700acd40: 9000         	str	r0, [sp]
700acd42: b140         	cbz	r0, 0x700acd56 <CSL_bcdmaChanOpGetChanRT+0x36> @ imm = #0x10
700acd44: e7ff         	b	0x700acd46 <CSL_bcdmaChanOpGetChanRT+0x26> @ imm = #-0x2
700acd46: 9800         	ldr	r0, [sp]
700acd48: 2801         	cmp	r0, #0x1
700acd4a: d00d         	beq	0x700acd68 <CSL_bcdmaChanOpGetChanRT+0x48> @ imm = #0x1a
700acd4c: e7ff         	b	0x700acd4e <CSL_bcdmaChanOpGetChanRT+0x2e> @ imm = #-0x2
700acd4e: 9800         	ldr	r0, [sp]
700acd50: 2802         	cmp	r0, #0x2
700acd52: d012         	beq	0x700acd7a <CSL_bcdmaChanOpGetChanRT+0x5a> @ imm = #0x24
700acd54: e01a         	b	0x700acd8c <CSL_bcdmaChanOpGetChanRT+0x6c> @ imm = #0x34
700acd56: 9807         	ldr	r0, [sp, #0x1c]
700acd58: 6880         	ldr	r0, [r0, #0x8]
700acd5a: 9905         	ldr	r1, [sp, #0x14]
700acd5c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700acd60: f008 fb6e    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x86dc
700acd64: 9002         	str	r0, [sp, #0x8]
700acd66: e015         	b	0x700acd94 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x2a
700acd68: 9807         	ldr	r0, [sp, #0x1c]
700acd6a: 6900         	ldr	r0, [r0, #0x10]
700acd6c: 9905         	ldr	r1, [sp, #0x14]
700acd6e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700acd72: f008 fb65    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x86ca
700acd76: 9002         	str	r0, [sp, #0x8]
700acd78: e00c         	b	0x700acd94 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x18
700acd7a: 9807         	ldr	r0, [sp, #0x1c]
700acd7c: 6980         	ldr	r0, [r0, #0x18]
700acd7e: 9905         	ldr	r1, [sp, #0x14]
700acd80: eb00 3001    	add.w	r0, r0, r1, lsl #12
700acd84: f008 fb5c    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x86b8
700acd88: 9002         	str	r0, [sp, #0x8]
700acd8a: e003         	b	0x700acd94 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x6
700acd8c: f06f 0001    	mvn	r0, #0x1
700acd90: 9003         	str	r0, [sp, #0xc]
700acd92: e7ff         	b	0x700acd94 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #-0x2
700acd94: 9803         	ldr	r0, [sp, #0xc]
700acd96: bb48         	cbnz	r0, 0x700acdec <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #0x52
700acd98: e7ff         	b	0x700acd9a <CSL_bcdmaChanOpGetChanRT+0x7a> @ imm = #-0x2
700acd9a: 9804         	ldr	r0, [sp, #0x10]
700acd9c: 9001         	str	r0, [sp, #0x4]
700acd9e: 9802         	ldr	r0, [sp, #0x8]
700acda0: 0fc0         	lsrs	r0, r0, #0x1f
700acda2: 9901         	ldr	r1, [sp, #0x4]
700acda4: 6008         	str	r0, [r1]
700acda6: 9802         	ldr	r0, [sp, #0x8]
700acda8: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700acdac: 9901         	ldr	r1, [sp, #0x4]
700acdae: 6048         	str	r0, [r1, #0x4]
700acdb0: 9802         	ldr	r0, [sp, #0x8]
700acdb2: f3c0 7000    	ubfx	r0, r0, #0x1c, #0x1
700acdb6: 9901         	ldr	r1, [sp, #0x4]
700acdb8: 6108         	str	r0, [r1, #0x10]
700acdba: 9802         	ldr	r0, [sp, #0x8]
700acdbc: f3c0 7040    	ubfx	r0, r0, #0x1d, #0x1
700acdc0: 9901         	ldr	r1, [sp, #0x4]
700acdc2: 6088         	str	r0, [r1, #0x8]
700acdc4: 9802         	ldr	r0, [sp, #0x8]
700acdc6: f000 0001    	and	r0, r0, #0x1
700acdca: 9901         	ldr	r1, [sp, #0x4]
700acdcc: 60c8         	str	r0, [r1, #0xc]
700acdce: 9806         	ldr	r0, [sp, #0x18]
700acdd0: 2802         	cmp	r0, #0x2
700acdd2: d106         	bne	0x700acde2 <CSL_bcdmaChanOpGetChanRT+0xc2> @ imm = #0xc
700acdd4: e7ff         	b	0x700acdd6 <CSL_bcdmaChanOpGetChanRT+0xb6> @ imm = #-0x2
700acdd6: 9802         	ldr	r0, [sp, #0x8]
700acdd8: f3c0 0040    	ubfx	r0, r0, #0x1, #0x1
700acddc: 9901         	ldr	r1, [sp, #0x4]
700acdde: 6148         	str	r0, [r1, #0x14]
700acde0: e003         	b	0x700acdea <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #0x6
700acde2: 9901         	ldr	r1, [sp, #0x4]
700acde4: 2000         	movs	r0, #0x0
700acde6: 6148         	str	r0, [r1, #0x14]
700acde8: e7ff         	b	0x700acdea <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #-0x2
700acdea: e7ff         	b	0x700acdec <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #-0x2
700acdec: e7ff         	b	0x700acdee <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #-0x2
700acdee: 9803         	ldr	r0, [sp, #0xc]
700acdf0: b008         	add	sp, #0x20
700acdf2: bd80         	pop	{r7, pc}
		...

700ace00 <Pinmux_unlockMMR>:
700ace00: b580         	push	{r7, lr}
700ace02: b088         	sub	sp, #0x20
700ace04: 9007         	str	r0, [sp, #0x1c]
700ace06: 9807         	ldr	r0, [sp, #0x1c]
700ace08: bb78         	cbnz	r0, 0x700ace6a <Pinmux_unlockMMR+0x6a> @ imm = #0x5e
700ace0a: e7ff         	b	0x700ace0c <Pinmux_unlockMMR+0xc> @ imm = #-0x2
700ace0c: f44f 2070    	mov.w	r0, #0xf0000
700ace10: 2100         	movs	r1, #0x0
700ace12: f7ff fa8d    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0xae6
700ace16: 9006         	str	r0, [sp, #0x18]
700ace18: 9806         	ldr	r0, [sp, #0x18]
700ace1a: f241 0108    	movw	r1, #0x1008
700ace1e: 4408         	add	r0, r1
700ace20: 9005         	str	r0, [sp, #0x14]
700ace22: 9805         	ldr	r0, [sp, #0x14]
700ace24: f243 4190    	movw	r1, #0x3490
700ace28: f6c6 01ef    	movt	r1, #0x68ef
700ace2c: 9103         	str	r1, [sp, #0xc]
700ace2e: f008 fa97    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x852e
700ace32: 9805         	ldr	r0, [sp, #0x14]
700ace34: 3004         	adds	r0, #0x4
700ace36: 9005         	str	r0, [sp, #0x14]
700ace38: 9805         	ldr	r0, [sp, #0x14]
700ace3a: f64b 415a    	movw	r1, #0xbc5a
700ace3e: f2cd 1172    	movt	r1, #0xd172
700ace42: 9104         	str	r1, [sp, #0x10]
700ace44: f008 fa8c    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x8518
700ace48: 9903         	ldr	r1, [sp, #0xc]
700ace4a: 9806         	ldr	r0, [sp, #0x18]
700ace4c: f245 0208    	movw	r2, #0x5008
700ace50: 4410         	add	r0, r2
700ace52: 9005         	str	r0, [sp, #0x14]
700ace54: 9805         	ldr	r0, [sp, #0x14]
700ace56: f008 fa83    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x8506
700ace5a: 9904         	ldr	r1, [sp, #0x10]
700ace5c: 9805         	ldr	r0, [sp, #0x14]
700ace5e: 3004         	adds	r0, #0x4
700ace60: 9005         	str	r0, [sp, #0x14]
700ace62: 9805         	ldr	r0, [sp, #0x14]
700ace64: f008 fa7c    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x84f8
700ace68: e7ff         	b	0x700ace6a <Pinmux_unlockMMR+0x6a> @ imm = #-0x2
700ace6a: 9807         	ldr	r0, [sp, #0x1c]
700ace6c: 2801         	cmp	r0, #0x1
700ace6e: d12f         	bne	0x700aced0 <Pinmux_unlockMMR+0xd0> @ imm = #0x5e
700ace70: e7ff         	b	0x700ace72 <Pinmux_unlockMMR+0x72> @ imm = #-0x2
700ace72: f04f 6081    	mov.w	r0, #0x4080000
700ace76: 2100         	movs	r1, #0x0
700ace78: f7ff fa5a    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0xb4c
700ace7c: 9006         	str	r0, [sp, #0x18]
700ace7e: 9806         	ldr	r0, [sp, #0x18]
700ace80: f241 0108    	movw	r1, #0x1008
700ace84: 4408         	add	r0, r1
700ace86: 9005         	str	r0, [sp, #0x14]
700ace88: 9805         	ldr	r0, [sp, #0x14]
700ace8a: f243 4190    	movw	r1, #0x3490
700ace8e: f6c6 01ef    	movt	r1, #0x68ef
700ace92: 9101         	str	r1, [sp, #0x4]
700ace94: f008 fa64    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x84c8
700ace98: 9805         	ldr	r0, [sp, #0x14]
700ace9a: 3004         	adds	r0, #0x4
700ace9c: 9005         	str	r0, [sp, #0x14]
700ace9e: 9805         	ldr	r0, [sp, #0x14]
700acea0: f64b 415a    	movw	r1, #0xbc5a
700acea4: f2cd 1172    	movt	r1, #0xd172
700acea8: 9102         	str	r1, [sp, #0x8]
700aceaa: f008 fa59    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x84b2
700aceae: 9901         	ldr	r1, [sp, #0x4]
700aceb0: 9806         	ldr	r0, [sp, #0x18]
700aceb2: f245 0208    	movw	r2, #0x5008
700aceb6: 4410         	add	r0, r2
700aceb8: 9005         	str	r0, [sp, #0x14]
700aceba: 9805         	ldr	r0, [sp, #0x14]
700acebc: f008 fa50    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x84a0
700acec0: 9902         	ldr	r1, [sp, #0x8]
700acec2: 9805         	ldr	r0, [sp, #0x14]
700acec4: 3004         	adds	r0, #0x4
700acec6: 9005         	str	r0, [sp, #0x14]
700acec8: 9805         	ldr	r0, [sp, #0x14]
700aceca: f008 fa49    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x8492
700acece: e7ff         	b	0x700aced0 <Pinmux_unlockMMR+0xd0> @ imm = #-0x2
700aced0: b008         	add	sp, #0x20
700aced2: bd80         	pop	{r7, pc}
		...

700acee0 <_tx_timer_system_activate>:
700acee0: b087         	sub	sp, #0x1c
700acee2: 9006         	str	r0, [sp, #0x18]
700acee4: 9806         	ldr	r0, [sp, #0x18]
700acee6: 6800         	ldr	r0, [r0]
700acee8: 9001         	str	r0, [sp, #0x4]
700aceea: 9801         	ldr	r0, [sp, #0x4]
700aceec: 2800         	cmp	r0, #0x0
700aceee: d05f         	beq	0x700acfb0 <_tx_timer_system_activate+0xd0> @ imm = #0xbe
700acef0: e7ff         	b	0x700acef2 <_tx_timer_system_activate+0x12> @ imm = #-0x2
700acef2: 9801         	ldr	r0, [sp, #0x4]
700acef4: 3001         	adds	r0, #0x1
700acef6: 2800         	cmp	r0, #0x0
700acef8: d059         	beq	0x700acfae <_tx_timer_system_activate+0xce> @ imm = #0xb2
700acefa: e7ff         	b	0x700acefc <_tx_timer_system_activate+0x1c> @ imm = #-0x2
700acefc: 9806         	ldr	r0, [sp, #0x18]
700acefe: 6980         	ldr	r0, [r0, #0x18]
700acf00: 2800         	cmp	r0, #0x0
700acf02: d153         	bne	0x700acfac <_tx_timer_system_activate+0xcc> @ imm = #0xa6
700acf04: e7ff         	b	0x700acf06 <_tx_timer_system_activate+0x26> @ imm = #-0x2
700acf06: 9801         	ldr	r0, [sp, #0x4]
700acf08: 2821         	cmp	r0, #0x21
700acf0a: d303         	blo	0x700acf14 <_tx_timer_system_activate+0x34> @ imm = #0x6
700acf0c: e7ff         	b	0x700acf0e <_tx_timer_system_activate+0x2e> @ imm = #-0x2
700acf0e: 201f         	movs	r0, #0x1f
700acf10: 9000         	str	r0, [sp]
700acf12: e003         	b	0x700acf1c <_tx_timer_system_activate+0x3c> @ imm = #0x6
700acf14: 9801         	ldr	r0, [sp, #0x4]
700acf16: 3801         	subs	r0, #0x1
700acf18: 9000         	str	r0, [sp]
700acf1a: e7ff         	b	0x700acf1c <_tx_timer_system_activate+0x3c> @ imm = #-0x2
700acf1c: f64a 204c    	movw	r0, #0xaa4c
700acf20: f2c7 0008    	movt	r0, #0x7008
700acf24: 6800         	ldr	r0, [r0]
700acf26: 9900         	ldr	r1, [sp]
700acf28: eb00 0081    	add.w	r0, r0, r1, lsl #2
700acf2c: 9005         	str	r0, [sp, #0x14]
700acf2e: 9805         	ldr	r0, [sp, #0x14]
700acf30: f64a 215c    	movw	r1, #0xaa5c
700acf34: f2c7 0108    	movt	r1, #0x7008
700acf38: 6809         	ldr	r1, [r1]
700acf3a: 4288         	cmp	r0, r1
700acf3c: d313         	blo	0x700acf66 <_tx_timer_system_activate+0x86> @ imm = #0x26
700acf3e: e7ff         	b	0x700acf40 <_tx_timer_system_activate+0x60> @ imm = #-0x2
700acf40: 9805         	ldr	r0, [sp, #0x14]
700acf42: f64a 215c    	movw	r1, #0xaa5c
700acf46: f2c7 0108    	movt	r1, #0x7008
700acf4a: 6809         	ldr	r1, [r1]
700acf4c: 1a40         	subs	r0, r0, r1
700acf4e: 1080         	asrs	r0, r0, #0x2
700acf50: 9002         	str	r0, [sp, #0x8]
700acf52: f64a 2060    	movw	r0, #0xaa60
700acf56: f2c7 0008    	movt	r0, #0x7008
700acf5a: 6800         	ldr	r0, [r0]
700acf5c: 9902         	ldr	r1, [sp, #0x8]
700acf5e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700acf62: 9005         	str	r0, [sp, #0x14]
700acf64: e7ff         	b	0x700acf66 <_tx_timer_system_activate+0x86> @ imm = #-0x2
700acf66: 9805         	ldr	r0, [sp, #0x14]
700acf68: 6800         	ldr	r0, [r0]
700acf6a: b940         	cbnz	r0, 0x700acf7e <_tx_timer_system_activate+0x9e> @ imm = #0x10
700acf6c: e7ff         	b	0x700acf6e <_tx_timer_system_activate+0x8e> @ imm = #-0x2
700acf6e: 9806         	ldr	r0, [sp, #0x18]
700acf70: 6100         	str	r0, [r0, #0x10]
700acf72: 9806         	ldr	r0, [sp, #0x18]
700acf74: 6140         	str	r0, [r0, #0x14]
700acf76: 9806         	ldr	r0, [sp, #0x18]
700acf78: 9905         	ldr	r1, [sp, #0x14]
700acf7a: 6008         	str	r0, [r1]
700acf7c: e012         	b	0x700acfa4 <_tx_timer_system_activate+0xc4> @ imm = #0x24
700acf7e: 9805         	ldr	r0, [sp, #0x14]
700acf80: 6800         	ldr	r0, [r0]
700acf82: 9004         	str	r0, [sp, #0x10]
700acf84: 9804         	ldr	r0, [sp, #0x10]
700acf86: 6940         	ldr	r0, [r0, #0x14]
700acf88: 9003         	str	r0, [sp, #0xc]
700acf8a: 9806         	ldr	r0, [sp, #0x18]
700acf8c: 9903         	ldr	r1, [sp, #0xc]
700acf8e: 6108         	str	r0, [r1, #0x10]
700acf90: 9806         	ldr	r0, [sp, #0x18]
700acf92: 9904         	ldr	r1, [sp, #0x10]
700acf94: 6148         	str	r0, [r1, #0x14]
700acf96: 9804         	ldr	r0, [sp, #0x10]
700acf98: 9906         	ldr	r1, [sp, #0x18]
700acf9a: 6108         	str	r0, [r1, #0x10]
700acf9c: 9803         	ldr	r0, [sp, #0xc]
700acf9e: 9906         	ldr	r1, [sp, #0x18]
700acfa0: 6148         	str	r0, [r1, #0x14]
700acfa2: e7ff         	b	0x700acfa4 <_tx_timer_system_activate+0xc4> @ imm = #-0x2
700acfa4: 9805         	ldr	r0, [sp, #0x14]
700acfa6: 9906         	ldr	r1, [sp, #0x18]
700acfa8: 6188         	str	r0, [r1, #0x18]
700acfaa: e7ff         	b	0x700acfac <_tx_timer_system_activate+0xcc> @ imm = #-0x2
700acfac: e7ff         	b	0x700acfae <_tx_timer_system_activate+0xce> @ imm = #-0x2
700acfae: e7ff         	b	0x700acfb0 <_tx_timer_system_activate+0xd0> @ imm = #-0x2
700acfb0: b007         	add	sp, #0x1c
700acfb2: 4770         	bx	lr
		...

700acfc0 <UART_lld_write>:
700acfc0: b580         	push	{r7, lr}
700acfc2: b086         	sub	sp, #0x18
700acfc4: f8dd c020    	ldr.w	r12, [sp, #0x20]
700acfc8: 9005         	str	r0, [sp, #0x14]
700acfca: 9104         	str	r1, [sp, #0x10]
700acfcc: 9203         	str	r2, [sp, #0xc]
700acfce: 9302         	str	r3, [sp, #0x8]
700acfd0: 2000         	movs	r0, #0x0
700acfd2: 9001         	str	r0, [sp, #0x4]
700acfd4: 9805         	ldr	r0, [sp, #0x14]
700acfd6: 2800         	cmp	r0, #0x0
700acfd8: d054         	beq	0x700ad084 <UART_lld_write+0xc4> @ imm = #0xa8
700acfda: e7ff         	b	0x700acfdc <UART_lld_write+0x1c> @ imm = #-0x2
700acfdc: 9805         	ldr	r0, [sp, #0x14]
700acfde: 303c         	adds	r0, #0x3c
700acfe0: 9000         	str	r0, [sp]
700acfe2: 9800         	ldr	r0, [sp]
700acfe4: 6800         	ldr	r0, [r0]
700acfe6: b138         	cbz	r0, 0x700acff8 <UART_lld_write+0x38> @ imm = #0xe
700acfe8: e7ff         	b	0x700acfea <UART_lld_write+0x2a> @ imm = #-0x2
700acfea: 9900         	ldr	r1, [sp]
700acfec: 2009         	movs	r0, #0x9
700acfee: 60c8         	str	r0, [r1, #0xc]
700acff0: f04f 30ff    	mov.w	r0, #0xffffffff
700acff4: 9001         	str	r0, [sp, #0x4]
700acff6: e044         	b	0x700ad082 <UART_lld_write+0xc2> @ imm = #0x88
700acff8: 9800         	ldr	r0, [sp]
700acffa: f007 fb71    	bl	0x700b46e0 <UART_lld_Transaction_init> @ imm = #0x76e2
700acffe: 9808         	ldr	r0, [sp, #0x20]
700ad000: b128         	cbz	r0, 0x700ad00e <UART_lld_write+0x4e> @ imm = #0xa
700ad002: e7ff         	b	0x700ad004 <UART_lld_write+0x44> @ imm = #-0x2
700ad004: 9808         	ldr	r0, [sp, #0x20]
700ad006: 6800         	ldr	r0, [r0]
700ad008: 9900         	ldr	r1, [sp]
700ad00a: 6108         	str	r0, [r1, #0x10]
700ad00c: e003         	b	0x700ad016 <UART_lld_write+0x56> @ imm = #0x6
700ad00e: 9900         	ldr	r1, [sp]
700ad010: 2000         	movs	r0, #0x0
700ad012: 6108         	str	r0, [r1, #0x10]
700ad014: e7ff         	b	0x700ad016 <UART_lld_write+0x56> @ imm = #-0x2
700ad016: 9804         	ldr	r0, [sp, #0x10]
700ad018: 9900         	ldr	r1, [sp]
700ad01a: 6008         	str	r0, [r1]
700ad01c: 9803         	ldr	r0, [sp, #0xc]
700ad01e: 9900         	ldr	r1, [sp]
700ad020: 6048         	str	r0, [r1, #0x4]
700ad022: 9802         	ldr	r0, [sp, #0x8]
700ad024: 9900         	ldr	r1, [sp]
700ad026: 6088         	str	r0, [r1, #0x8]
700ad028: 9805         	ldr	r0, [sp, #0x14]
700ad02a: 6d40         	ldr	r0, [r0, #0x54]
700ad02c: 2801         	cmp	r0, #0x1
700ad02e: d105         	bne	0x700ad03c <UART_lld_write+0x7c> @ imm = #0xa
700ad030: e7ff         	b	0x700ad032 <UART_lld_write+0x72> @ imm = #-0x2
700ad032: 9800         	ldr	r0, [sp]
700ad034: f007 f8a4    	bl	0x700b4180 <UART_checkTransaction> @ imm = #0x7148
700ad038: 9001         	str	r0, [sp, #0x4]
700ad03a: e003         	b	0x700ad044 <UART_lld_write+0x84> @ imm = #0x6
700ad03c: f06f 0003    	mvn	r0, #0x3
700ad040: 9001         	str	r0, [sp, #0x4]
700ad042: e7ff         	b	0x700ad044 <UART_lld_write+0x84> @ imm = #-0x2
700ad044: 9801         	ldr	r0, [sp, #0x4]
700ad046: b980         	cbnz	r0, 0x700ad06a <UART_lld_write+0xaa> @ imm = #0x20
700ad048: e7ff         	b	0x700ad04a <UART_lld_write+0x8a> @ imm = #-0x2
700ad04a: 9800         	ldr	r0, [sp]
700ad04c: 6800         	ldr	r0, [r0]
700ad04e: 9905         	ldr	r1, [sp, #0x14]
700ad050: 6088         	str	r0, [r1, #0x8]
700ad052: 9800         	ldr	r0, [sp]
700ad054: 6880         	ldr	r0, [r0, #0x8]
700ad056: 9905         	ldr	r1, [sp, #0x14]
700ad058: 6448         	str	r0, [r1, #0x44]
700ad05a: 9905         	ldr	r1, [sp, #0x14]
700ad05c: 2000         	movs	r0, #0x0
700ad05e: 60c8         	str	r0, [r1, #0xc]
700ad060: 9800         	ldr	r0, [sp]
700ad062: 6840         	ldr	r0, [r0, #0x4]
700ad064: 9905         	ldr	r1, [sp, #0x14]
700ad066: 6108         	str	r0, [r1, #0x10]
700ad068: e7ff         	b	0x700ad06a <UART_lld_write+0xaa> @ imm = #-0x2
700ad06a: 9905         	ldr	r1, [sp, #0x14]
700ad06c: 2002         	movs	r0, #0x2
700ad06e: 6548         	str	r0, [r1, #0x54]
700ad070: 9805         	ldr	r0, [sp, #0x14]
700ad072: 9900         	ldr	r1, [sp]
700ad074: f7fc fdd4    	bl	0x700a9c20 <UART_writePolling> @ imm = #-0x3458
700ad078: 9001         	str	r0, [sp, #0x4]
700ad07a: 9905         	ldr	r1, [sp, #0x14]
700ad07c: 2001         	movs	r0, #0x1
700ad07e: 6548         	str	r0, [r1, #0x54]
700ad080: e7ff         	b	0x700ad082 <UART_lld_write+0xc2> @ imm = #-0x2
700ad082: e003         	b	0x700ad08c <UART_lld_write+0xcc> @ imm = #0x6
700ad084: f06f 0002    	mvn	r0, #0x2
700ad088: 9001         	str	r0, [sp, #0x4]
700ad08a: e7ff         	b	0x700ad08c <UART_lld_write+0xcc> @ imm = #-0x2
700ad08c: 9801         	ldr	r0, [sp, #0x4]
700ad08e: b006         	add	sp, #0x18
700ad090: bd80         	pop	{r7, pc}
		...
700ad09e: 0000         	movs	r0, r0

700ad0a0 <UART_udmaDeInitCh>:
700ad0a0: b580         	push	{r7, lr}
700ad0a2: b08c         	sub	sp, #0x30
700ad0a4: 900b         	str	r0, [sp, #0x2c]
700ad0a6: 910a         	str	r1, [sp, #0x28]
700ad0a8: 2000         	movs	r0, #0x0
700ad0aa: 9009         	str	r0, [sp, #0x24]
700ad0ac: 2001         	movs	r0, #0x1
700ad0ae: 9008         	str	r0, [sp, #0x20]
700ad0b0: 980b         	ldr	r0, [sp, #0x2c]
700ad0b2: 2164         	movs	r1, #0x64
700ad0b4: f001 f944    	bl	0x700ae340 <Udma_chDisable> @ imm = #0x1288
700ad0b8: 9009         	str	r0, [sp, #0x24]
700ad0ba: 9809         	ldr	r0, [sp, #0x24]
700ad0bc: fab0 f080    	clz	r0, r0
700ad0c0: 0940         	lsrs	r0, r0, #0x5
700ad0c2: f647 1166    	movw	r1, #0x7966
700ad0c6: f2c7 010b    	movt	r1, #0x700b
700ad0ca: 9102         	str	r1, [sp, #0x8]
700ad0cc: 466a         	mov	r2, sp
700ad0ce: 6011         	str	r1, [r2]
700ad0d0: f247 6101    	movw	r1, #0x7601
700ad0d4: f2c7 010b    	movt	r1, #0x700b
700ad0d8: 9103         	str	r1, [sp, #0xc]
700ad0da: f647 12b2    	movw	r2, #0x79b2
700ad0de: f2c7 020b    	movt	r2, #0x700b
700ad0e2: 9204         	str	r2, [sp, #0x10]
700ad0e4: f240 134b    	movw	r3, #0x14b
700ad0e8: f003 fd32    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x3a64
700ad0ec: 980a         	ldr	r0, [sp, #0x28]
700ad0ee: f000 fbef    	bl	0x700ad8d0 <Udma_eventUnRegister> @ imm = #0x7de
700ad0f2: 9b02         	ldr	r3, [sp, #0x8]
700ad0f4: 9903         	ldr	r1, [sp, #0xc]
700ad0f6: 9a04         	ldr	r2, [sp, #0x10]
700ad0f8: 9009         	str	r0, [sp, #0x24]
700ad0fa: 9809         	ldr	r0, [sp, #0x24]
700ad0fc: fab0 f080    	clz	r0, r0
700ad100: 0940         	lsrs	r0, r0, #0x5
700ad102: 46ec         	mov	r12, sp
700ad104: f8cc 3000    	str.w	r3, [r12]
700ad108: f240 134f    	movw	r3, #0x14f
700ad10c: f003 fd20    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x3a40
700ad110: e7ff         	b	0x700ad112 <UART_udmaDeInitCh+0x72> @ imm = #-0x2
700ad112: 9808         	ldr	r0, [sp, #0x20]
700ad114: 2801         	cmp	r0, #0x1
700ad116: d10f         	bne	0x700ad138 <UART_udmaDeInitCh+0x98> @ imm = #0x1e
700ad118: e7ff         	b	0x700ad11a <UART_udmaDeInitCh+0x7a> @ imm = #-0x2
700ad11a: 980b         	ldr	r0, [sp, #0x2c]
700ad11c: f003 ff18    	bl	0x700b0f50 <Udma_chGetFqRingHandle> @ imm = #0x3e30
700ad120: a906         	add	r1, sp, #0x18
700ad122: f003 f83d    	bl	0x700b01a0 <Udma_ringFlushRaw> @ imm = #0x307a
700ad126: 9005         	str	r0, [sp, #0x14]
700ad128: 9805         	ldr	r0, [sp, #0x14]
700ad12a: 3004         	adds	r0, #0x4
700ad12c: b918         	cbnz	r0, 0x700ad136 <UART_udmaDeInitCh+0x96> @ imm = #0x6
700ad12e: e7ff         	b	0x700ad130 <UART_udmaDeInitCh+0x90> @ imm = #-0x2
700ad130: 2000         	movs	r0, #0x0
700ad132: 9008         	str	r0, [sp, #0x20]
700ad134: e7ff         	b	0x700ad136 <UART_udmaDeInitCh+0x96> @ imm = #-0x2
700ad136: e7ec         	b	0x700ad112 <UART_udmaDeInitCh+0x72> @ imm = #-0x28
700ad138: 980b         	ldr	r0, [sp, #0x2c]
700ad13a: f000 fd01    	bl	0x700adb40 <Udma_chClose> @ imm = #0xa02
700ad13e: 9009         	str	r0, [sp, #0x24]
700ad140: 9809         	ldr	r0, [sp, #0x24]
700ad142: fab0 f080    	clz	r0, r0
700ad146: 0940         	lsrs	r0, r0, #0x5
700ad148: f647 1166    	movw	r1, #0x7966
700ad14c: f2c7 010b    	movt	r1, #0x700b
700ad150: 466a         	mov	r2, sp
700ad152: 6011         	str	r1, [r2]
700ad154: f247 6101    	movw	r1, #0x7601
700ad158: f2c7 010b    	movt	r1, #0x700b
700ad15c: f647 12b2    	movw	r2, #0x79b2
700ad160: f2c7 020b    	movt	r2, #0x700b
700ad164: f240 1361    	movw	r3, #0x161
700ad168: f003 fcf2    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x39e4
700ad16c: 9809         	ldr	r0, [sp, #0x24]
700ad16e: b00c         	add	sp, #0x30
700ad170: bd80         	pop	{r7, pc}
		...
700ad17e: 0000         	movs	r0, r0

700ad180 <Sciclient_getCurrentContext>:
700ad180: b082         	sub	sp, #0x8
700ad182: f8ad 0006    	strh.w	r0, [sp, #0x6]
700ad186: 200f         	movs	r0, #0xf
700ad188: 9000         	str	r0, [sp]
700ad18a: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad18e: 280a         	cmp	r0, #0xa
700ad190: d04c         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x98
700ad192: e7ff         	b	0x700ad194 <Sciclient_getCurrentContext+0x14> @ imm = #-0x2
700ad194: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad198: f249 0130    	movw	r1, #0x9030
700ad19c: 4288         	cmp	r0, r1
700ad19e: d045         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x8a
700ad1a0: e7ff         	b	0x700ad1a2 <Sciclient_getCurrentContext+0x22> @ imm = #-0x2
700ad1a2: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad1a6: 280b         	cmp	r0, #0xb
700ad1a8: d040         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x80
700ad1aa: e7ff         	b	0x700ad1ac <Sciclient_getCurrentContext+0x2c> @ imm = #-0x2
700ad1ac: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad1b0: 280c         	cmp	r0, #0xc
700ad1b2: d03b         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x76
700ad1b4: e7ff         	b	0x700ad1b6 <Sciclient_getCurrentContext+0x36> @ imm = #-0x2
700ad1b6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad1ba: 280d         	cmp	r0, #0xd
700ad1bc: d036         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x6c
700ad1be: e7ff         	b	0x700ad1c0 <Sciclient_getCurrentContext+0x40> @ imm = #-0x2
700ad1c0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad1c4: f249 0131    	movw	r1, #0x9031
700ad1c8: 4288         	cmp	r0, r1
700ad1ca: d02f         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x5e
700ad1cc: e7ff         	b	0x700ad1ce <Sciclient_getCurrentContext+0x4e> @ imm = #-0x2
700ad1ce: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad1d2: f249 0122    	movw	r1, #0x9022
700ad1d6: 4288         	cmp	r0, r1
700ad1d8: d028         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x50
700ad1da: e7ff         	b	0x700ad1dc <Sciclient_getCurrentContext+0x5c> @ imm = #-0x2
700ad1dc: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad1e0: f249 0123    	movw	r1, #0x9023
700ad1e4: 4288         	cmp	r0, r1
700ad1e6: d021         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x42
700ad1e8: e7ff         	b	0x700ad1ea <Sciclient_getCurrentContext+0x6a> @ imm = #-0x2
700ad1ea: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad1ee: f249 0133    	movw	r1, #0x9033
700ad1f2: 4288         	cmp	r0, r1
700ad1f4: d01a         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x34
700ad1f6: e7ff         	b	0x700ad1f8 <Sciclient_getCurrentContext+0x78> @ imm = #-0x2
700ad1f8: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad1fc: f249 0132    	movw	r1, #0x9032
700ad200: 4288         	cmp	r0, r1
700ad202: d013         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x26
700ad204: e7ff         	b	0x700ad206 <Sciclient_getCurrentContext+0x86> @ imm = #-0x2
700ad206: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad20a: f249 0134    	movw	r1, #0x9034
700ad20e: 4288         	cmp	r0, r1
700ad210: d00c         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0x18
700ad212: e7ff         	b	0x700ad214 <Sciclient_getCurrentContext+0x94> @ imm = #-0x2
700ad214: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad218: f249 0135    	movw	r1, #0x9035
700ad21c: 4288         	cmp	r0, r1
700ad21e: d005         	beq	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #0xa
700ad220: e7ff         	b	0x700ad222 <Sciclient_getCurrentContext+0xa2> @ imm = #-0x2
700ad222: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad226: 280e         	cmp	r0, #0xe
700ad228: d107         	bne	0x700ad23a <Sciclient_getCurrentContext+0xba> @ imm = #0xe
700ad22a: e7ff         	b	0x700ad22c <Sciclient_getCurrentContext+0xac> @ imm = #-0x2
700ad22c: f248 20d8    	movw	r0, #0x82d8
700ad230: f2c7 000b    	movt	r0, #0x700b
700ad234: 68c0         	ldr	r0, [r0, #0xc]
700ad236: 9000         	str	r0, [sp]
700ad238: e006         	b	0x700ad248 <Sciclient_getCurrentContext+0xc8> @ imm = #0xc
700ad23a: f248 20d8    	movw	r0, #0x82d8
700ad23e: f2c7 000b    	movt	r0, #0x700b
700ad242: 6900         	ldr	r0, [r0, #0x10]
700ad244: 9000         	str	r0, [sp]
700ad246: e7ff         	b	0x700ad248 <Sciclient_getCurrentContext+0xc8> @ imm = #-0x2
700ad248: 9800         	ldr	r0, [sp]
700ad24a: b002         	add	sp, #0x8
700ad24c: 4770         	bx	lr
700ad24e: 0000         	movs	r0, r0

700ad250 <Udma_rmAllocVintrBit>:
700ad250: b580         	push	{r7, lr}
700ad252: b08a         	sub	sp, #0x28
700ad254: 9009         	str	r0, [sp, #0x24]
700ad256: f64f 70ff    	movw	r0, #0xffff
700ad25a: 9007         	str	r0, [sp, #0x1c]
700ad25c: 9809         	ldr	r0, [sp, #0x24]
700ad25e: 6800         	ldr	r0, [r0]
700ad260: 9001         	str	r0, [sp, #0x4]
700ad262: 9809         	ldr	r0, [sp, #0x24]
700ad264: 9003         	str	r0, [sp, #0xc]
700ad266: 9809         	ldr	r0, [sp, #0x24]
700ad268: 3008         	adds	r0, #0x8
700ad26a: 9002         	str	r0, [sp, #0x8]
700ad26c: 9802         	ldr	r0, [sp, #0x8]
700ad26e: 6900         	ldr	r0, [r0, #0x10]
700ad270: b120         	cbz	r0, 0x700ad27c <Udma_rmAllocVintrBit+0x2c> @ imm = #0x8
700ad272: e7ff         	b	0x700ad274 <Udma_rmAllocVintrBit+0x24> @ imm = #-0x2
700ad274: 9802         	ldr	r0, [sp, #0x8]
700ad276: 6900         	ldr	r0, [r0, #0x10]
700ad278: 9003         	str	r0, [sp, #0xc]
700ad27a: e7ff         	b	0x700ad27c <Udma_rmAllocVintrBit+0x2c> @ imm = #-0x2
700ad27c: 9801         	ldr	r0, [sp, #0x4]
700ad27e: f500 609f    	add.w	r0, r0, #0x4f8
700ad282: f04f 31ff    	mov.w	r1, #0xffffffff
700ad286: f005 f94b    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x5296
700ad28a: 2000         	movs	r0, #0x0
700ad28c: 9008         	str	r0, [sp, #0x20]
700ad28e: e7ff         	b	0x700ad290 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x2
700ad290: 9808         	ldr	r0, [sp, #0x20]
700ad292: 283f         	cmp	r0, #0x3f
700ad294: d83a         	bhi	0x700ad30c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x74
700ad296: e7ff         	b	0x700ad298 <Udma_rmAllocVintrBit+0x48> @ imm = #-0x2
700ad298: 9b08         	ldr	r3, [sp, #0x20]
700ad29a: f1a3 0220    	sub.w	r2, r3, #0x20
700ad29e: 2101         	movs	r1, #0x1
700ad2a0: fa01 fc02    	lsl.w	r12, r1, r2
700ad2a4: f1c3 0020    	rsb.w	r0, r3, #0x20
700ad2a8: fa21 f000    	lsr.w	r0, r1, r0
700ad2ac: 2a00         	cmp	r2, #0x0
700ad2ae: bf58         	it	pl
700ad2b0: 4660         	movpl	r0, r12
700ad2b2: fa01 f103    	lsl.w	r1, r1, r3
700ad2b6: 2a00         	cmp	r2, #0x0
700ad2b8: bf58         	it	pl
700ad2ba: 2100         	movpl	r1, #0x0
700ad2bc: 9104         	str	r1, [sp, #0x10]
700ad2be: 9005         	str	r0, [sp, #0x14]
700ad2c0: 9903         	ldr	r1, [sp, #0xc]
700ad2c2: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700ad2c6: f8d1 108c    	ldr.w	r1, [r1, #0x8c]
700ad2ca: 9a04         	ldr	r2, [sp, #0x10]
700ad2cc: 9b05         	ldr	r3, [sp, #0x14]
700ad2ce: ea01 0103    	and.w	r1, r1, r3
700ad2d2: ea00 0002    	and.w	r0, r0, r2
700ad2d6: ea40 0001    	orr.w	r0, r0, r1
700ad2da: b990         	cbnz	r0, 0x700ad302 <Udma_rmAllocVintrBit+0xb2> @ imm = #0x24
700ad2dc: e7ff         	b	0x700ad2de <Udma_rmAllocVintrBit+0x8e> @ imm = #-0x2
700ad2de: f8dd c010    	ldr.w	r12, [sp, #0x10]
700ad2e2: 9b05         	ldr	r3, [sp, #0x14]
700ad2e4: 9903         	ldr	r1, [sp, #0xc]
700ad2e6: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700ad2ea: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700ad2ee: ea40 000c    	orr.w	r0, r0, r12
700ad2f2: 431a         	orrs	r2, r3
700ad2f4: f8c1 208c    	str.w	r2, [r1, #0x8c]
700ad2f8: f8c1 0088    	str.w	r0, [r1, #0x88]
700ad2fc: 9808         	ldr	r0, [sp, #0x20]
700ad2fe: 9007         	str	r0, [sp, #0x1c]
700ad300: e004         	b	0x700ad30c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x8
700ad302: e7ff         	b	0x700ad304 <Udma_rmAllocVintrBit+0xb4> @ imm = #-0x2
700ad304: 9808         	ldr	r0, [sp, #0x20]
700ad306: 3001         	adds	r0, #0x1
700ad308: 9008         	str	r0, [sp, #0x20]
700ad30a: e7c1         	b	0x700ad290 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x7e
700ad30c: 9801         	ldr	r0, [sp, #0x4]
700ad30e: f500 609f    	add.w	r0, r0, #0x4f8
700ad312: f006 f995    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x632a
700ad316: 9807         	ldr	r0, [sp, #0x1c]
700ad318: b00a         	add	sp, #0x28
700ad31a: bd80         	pop	{r7, pc}
700ad31c: 0000         	movs	r0, r0
700ad31e: 0000         	movs	r0, r0

700ad320 <CSL_bcdmaChanOpSetBurstSize>:
700ad320: b580         	push	{r7, lr}
700ad322: b088         	sub	sp, #0x20
700ad324: 9007         	str	r0, [sp, #0x1c]
700ad326: 9106         	str	r1, [sp, #0x18]
700ad328: 9205         	str	r2, [sp, #0x14]
700ad32a: 9304         	str	r3, [sp, #0x10]
700ad32c: 2000         	movs	r0, #0x0
700ad32e: 9003         	str	r0, [sp, #0xc]
700ad330: 9804         	ldr	r0, [sp, #0x10]
700ad332: b920         	cbnz	r0, 0x700ad33e <CSL_bcdmaChanOpSetBurstSize+0x1e> @ imm = #0x8
700ad334: e7ff         	b	0x700ad336 <CSL_bcdmaChanOpSetBurstSize+0x16> @ imm = #-0x2
700ad336: f06f 0001    	mvn	r0, #0x1
700ad33a: 9003         	str	r0, [sp, #0xc]
700ad33c: e052         	b	0x700ad3e4 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #0xa4
700ad33e: 9804         	ldr	r0, [sp, #0x10]
700ad340: 6800         	ldr	r0, [r0]
700ad342: 9002         	str	r0, [sp, #0x8]
700ad344: 9806         	ldr	r0, [sp, #0x18]
700ad346: 9001         	str	r0, [sp, #0x4]
700ad348: b140         	cbz	r0, 0x700ad35c <CSL_bcdmaChanOpSetBurstSize+0x3c> @ imm = #0x10
700ad34a: e7ff         	b	0x700ad34c <CSL_bcdmaChanOpSetBurstSize+0x2c> @ imm = #-0x2
700ad34c: 9801         	ldr	r0, [sp, #0x4]
700ad34e: 2801         	cmp	r0, #0x1
700ad350: d019         	beq	0x700ad386 <CSL_bcdmaChanOpSetBurstSize+0x66> @ imm = #0x32
700ad352: e7ff         	b	0x700ad354 <CSL_bcdmaChanOpSetBurstSize+0x34> @ imm = #-0x2
700ad354: 9801         	ldr	r0, [sp, #0x4]
700ad356: 2802         	cmp	r0, #0x2
700ad358: d02a         	beq	0x700ad3b0 <CSL_bcdmaChanOpSetBurstSize+0x90> @ imm = #0x54
700ad35a: e03e         	b	0x700ad3da <CSL_bcdmaChanOpSetBurstSize+0xba> @ imm = #0x7c
700ad35c: 9802         	ldr	r0, [sp, #0x8]
700ad35e: 2803         	cmp	r0, #0x3
700ad360: d304         	blo	0x700ad36c <CSL_bcdmaChanOpSetBurstSize+0x4c> @ imm = #0x8
700ad362: e7ff         	b	0x700ad364 <CSL_bcdmaChanOpSetBurstSize+0x44> @ imm = #-0x2
700ad364: f06f 0002    	mvn	r0, #0x2
700ad368: 9003         	str	r0, [sp, #0xc]
700ad36a: e00b         	b	0x700ad384 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #0x16
700ad36c: 9807         	ldr	r0, [sp, #0x1c]
700ad36e: 6840         	ldr	r0, [r0, #0x4]
700ad370: 9905         	ldr	r1, [sp, #0x14]
700ad372: eb00 2001    	add.w	r0, r0, r1, lsl #8
700ad376: 9b02         	ldr	r3, [sp, #0x8]
700ad378: f44f 6140    	mov.w	r1, #0xc00
700ad37c: 220a         	movs	r2, #0xa
700ad37e: f006 fddf    	bl	0x700b3f40 <CSL_REG32_FINS_RAW> @ imm = #0x6bbe
700ad382: e7ff         	b	0x700ad384 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #-0x2
700ad384: e02d         	b	0x700ad3e2 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x5a
700ad386: 9802         	ldr	r0, [sp, #0x8]
700ad388: 2802         	cmp	r0, #0x2
700ad38a: d304         	blo	0x700ad396 <CSL_bcdmaChanOpSetBurstSize+0x76> @ imm = #0x8
700ad38c: e7ff         	b	0x700ad38e <CSL_bcdmaChanOpSetBurstSize+0x6e> @ imm = #-0x2
700ad38e: f06f 0002    	mvn	r0, #0x2
700ad392: 9003         	str	r0, [sp, #0xc]
700ad394: e00b         	b	0x700ad3ae <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #0x16
700ad396: 9807         	ldr	r0, [sp, #0x1c]
700ad398: 68c0         	ldr	r0, [r0, #0xc]
700ad39a: 9905         	ldr	r1, [sp, #0x14]
700ad39c: eb00 2001    	add.w	r0, r0, r1, lsl #8
700ad3a0: 9b02         	ldr	r3, [sp, #0x8]
700ad3a2: f44f 6140    	mov.w	r1, #0xc00
700ad3a6: 220a         	movs	r2, #0xa
700ad3a8: f006 fdca    	bl	0x700b3f40 <CSL_REG32_FINS_RAW> @ imm = #0x6b94
700ad3ac: e7ff         	b	0x700ad3ae <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #-0x2
700ad3ae: e018         	b	0x700ad3e2 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x30
700ad3b0: 9802         	ldr	r0, [sp, #0x8]
700ad3b2: 2802         	cmp	r0, #0x2
700ad3b4: d304         	blo	0x700ad3c0 <CSL_bcdmaChanOpSetBurstSize+0xa0> @ imm = #0x8
700ad3b6: e7ff         	b	0x700ad3b8 <CSL_bcdmaChanOpSetBurstSize+0x98> @ imm = #-0x2
700ad3b8: f06f 0002    	mvn	r0, #0x2
700ad3bc: 9003         	str	r0, [sp, #0xc]
700ad3be: e00b         	b	0x700ad3d8 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #0x16
700ad3c0: 9807         	ldr	r0, [sp, #0x1c]
700ad3c2: 6940         	ldr	r0, [r0, #0x14]
700ad3c4: 9905         	ldr	r1, [sp, #0x14]
700ad3c6: eb00 2001    	add.w	r0, r0, r1, lsl #8
700ad3ca: 9b02         	ldr	r3, [sp, #0x8]
700ad3cc: f44f 6140    	mov.w	r1, #0xc00
700ad3d0: 220a         	movs	r2, #0xa
700ad3d2: f006 fdb5    	bl	0x700b3f40 <CSL_REG32_FINS_RAW> @ imm = #0x6b6a
700ad3d6: e7ff         	b	0x700ad3d8 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #-0x2
700ad3d8: e003         	b	0x700ad3e2 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x6
700ad3da: f06f 0001    	mvn	r0, #0x1
700ad3de: 9003         	str	r0, [sp, #0xc]
700ad3e0: e7ff         	b	0x700ad3e2 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #-0x2
700ad3e2: e7ff         	b	0x700ad3e4 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #-0x2
700ad3e4: 9803         	ldr	r0, [sp, #0xc]
700ad3e6: b008         	add	sp, #0x20
700ad3e8: bd80         	pop	{r7, pc}
700ad3ea: 0000         	movs	r0, r0
700ad3ec: 0000         	movs	r0, r0
700ad3ee: 0000         	movs	r0, r0

700ad3f0 <Udma_ringCheckParams>:
700ad3f0: b580         	push	{r7, lr}
700ad3f2: b084         	sub	sp, #0x10
700ad3f4: 9003         	str	r0, [sp, #0xc]
700ad3f6: 9102         	str	r1, [sp, #0x8]
700ad3f8: 2000         	movs	r0, #0x0
700ad3fa: 9001         	str	r0, [sp, #0x4]
700ad3fc: 9802         	ldr	r0, [sp, #0x8]
700ad3fe: 6800         	ldr	r0, [r0]
700ad400: b920         	cbnz	r0, 0x700ad40c <Udma_ringCheckParams+0x1c> @ imm = #0x8
700ad402: e7ff         	b	0x700ad404 <Udma_ringCheckParams+0x14> @ imm = #-0x2
700ad404: f06f 0002    	mvn	r0, #0x2
700ad408: 9001         	str	r0, [sp, #0x4]
700ad40a: e009         	b	0x700ad420 <Udma_ringCheckParams+0x30> @ imm = #0x12
700ad40c: 9802         	ldr	r0, [sp, #0x8]
700ad40e: 7800         	ldrb	r0, [r0]
700ad410: 0640         	lsls	r0, r0, #0x19
700ad412: b120         	cbz	r0, 0x700ad41e <Udma_ringCheckParams+0x2e> @ imm = #0x8
700ad414: e7ff         	b	0x700ad416 <Udma_ringCheckParams+0x26> @ imm = #-0x2
700ad416: f06f 0002    	mvn	r0, #0x2
700ad41a: 9001         	str	r0, [sp, #0x4]
700ad41c: e7ff         	b	0x700ad41e <Udma_ringCheckParams+0x2e> @ imm = #-0x2
700ad41e: e7ff         	b	0x700ad420 <Udma_ringCheckParams+0x30> @ imm = #-0x2
700ad420: 9802         	ldr	r0, [sp, #0x8]
700ad422: 68c0         	ldr	r0, [r0, #0xc]
700ad424: b920         	cbnz	r0, 0x700ad430 <Udma_ringCheckParams+0x40> @ imm = #0x8
700ad426: e7ff         	b	0x700ad428 <Udma_ringCheckParams+0x38> @ imm = #-0x2
700ad428: f06f 0002    	mvn	r0, #0x2
700ad42c: 9001         	str	r0, [sp, #0x4]
700ad42e: e7ff         	b	0x700ad430 <Udma_ringCheckParams+0x40> @ imm = #-0x2
700ad430: 9803         	ldr	r0, [sp, #0xc]
700ad432: 6800         	ldr	r0, [r0]
700ad434: b148         	cbz	r0, 0x700ad44a <Udma_ringCheckParams+0x5a> @ imm = #0x12
700ad436: e7ff         	b	0x700ad438 <Udma_ringCheckParams+0x48> @ imm = #-0x2
700ad438: 9802         	ldr	r0, [sp, #0x8]
700ad43a: 7a00         	ldrb	r0, [r0, #0x8]
700ad43c: b120         	cbz	r0, 0x700ad448 <Udma_ringCheckParams+0x58> @ imm = #0x8
700ad43e: e7ff         	b	0x700ad440 <Udma_ringCheckParams+0x50> @ imm = #-0x2
700ad440: f06f 0002    	mvn	r0, #0x2
700ad444: 9001         	str	r0, [sp, #0x4]
700ad446: e7ff         	b	0x700ad448 <Udma_ringCheckParams+0x58> @ imm = #-0x2
700ad448: e7ff         	b	0x700ad44a <Udma_ringCheckParams+0x5a> @ imm = #-0x2
700ad44a: 9802         	ldr	r0, [sp, #0x8]
700ad44c: 6840         	ldr	r0, [r0, #0x4]
700ad44e: f64a 31cd    	movw	r1, #0xabcd
700ad452: f6ca 31dc    	movt	r1, #0xabdc
700ad456: 4288         	cmp	r0, r1
700ad458: d012         	beq	0x700ad480 <Udma_ringCheckParams+0x90> @ imm = #0x24
700ad45a: e7ff         	b	0x700ad45c <Udma_ringCheckParams+0x6c> @ imm = #-0x2
700ad45c: 9a02         	ldr	r2, [sp, #0x8]
700ad45e: 7a10         	ldrb	r0, [r2, #0x8]
700ad460: 68d1         	ldr	r1, [r2, #0xc]
700ad462: 7c12         	ldrb	r2, [r2, #0x10]
700ad464: f006 fa04    	bl	0x700b3870 <UdmaUtils_getRingMemSize> @ imm = #0x6408
700ad468: 9000         	str	r0, [sp]
700ad46a: 9802         	ldr	r0, [sp, #0x8]
700ad46c: 6840         	ldr	r0, [r0, #0x4]
700ad46e: 9900         	ldr	r1, [sp]
700ad470: 4288         	cmp	r0, r1
700ad472: d204         	bhs	0x700ad47e <Udma_ringCheckParams+0x8e> @ imm = #0x8
700ad474: e7ff         	b	0x700ad476 <Udma_ringCheckParams+0x86> @ imm = #-0x2
700ad476: f06f 0004    	mvn	r0, #0x4
700ad47a: 9001         	str	r0, [sp, #0x4]
700ad47c: e7ff         	b	0x700ad47e <Udma_ringCheckParams+0x8e> @ imm = #-0x2
700ad47e: e7ff         	b	0x700ad480 <Udma_ringCheckParams+0x90> @ imm = #-0x2
700ad480: 9802         	ldr	r0, [sp, #0x8]
700ad482: 7c40         	ldrb	r0, [r0, #0x11]
700ad484: 2810         	cmp	r0, #0x10
700ad486: d304         	blo	0x700ad492 <Udma_ringCheckParams+0xa2> @ imm = #0x8
700ad488: e7ff         	b	0x700ad48a <Udma_ringCheckParams+0x9a> @ imm = #-0x2
700ad48a: f06f 0002    	mvn	r0, #0x2
700ad48e: 9001         	str	r0, [sp, #0x4]
700ad490: e7ff         	b	0x700ad492 <Udma_ringCheckParams+0xa2> @ imm = #-0x2
700ad492: 9802         	ldr	r0, [sp, #0x8]
700ad494: 6940         	ldr	r0, [r0, #0x14]
700ad496: 2104         	movs	r1, #0x4
700ad498: f6cf 71ff    	movt	r1, #0xffff
700ad49c: 4288         	cmp	r0, r1
700ad49e: d009         	beq	0x700ad4b4 <Udma_ringCheckParams+0xc4> @ imm = #0x12
700ad4a0: e7ff         	b	0x700ad4a2 <Udma_ringCheckParams+0xb2> @ imm = #-0x2
700ad4a2: 9802         	ldr	r0, [sp, #0x8]
700ad4a4: 6940         	ldr	r0, [r0, #0x14]
700ad4a6: 2808         	cmp	r0, #0x8
700ad4a8: d304         	blo	0x700ad4b4 <Udma_ringCheckParams+0xc4> @ imm = #0x8
700ad4aa: e7ff         	b	0x700ad4ac <Udma_ringCheckParams+0xbc> @ imm = #-0x2
700ad4ac: f06f 0002    	mvn	r0, #0x2
700ad4b0: 9001         	str	r0, [sp, #0x4]
700ad4b2: e7ff         	b	0x700ad4b4 <Udma_ringCheckParams+0xc4> @ imm = #-0x2
700ad4b4: 9801         	ldr	r0, [sp, #0x4]
700ad4b6: b004         	add	sp, #0x10
700ad4b8: bd80         	pop	{r7, pc}
700ad4ba: 0000         	movs	r0, r0
700ad4bc: 0000         	movs	r0, r0
700ad4be: 0000         	movs	r0, r0

700ad4c0 <UART_lld_writeDma>:
700ad4c0: b580         	push	{r7, lr}
700ad4c2: b086         	sub	sp, #0x18
700ad4c4: 9005         	str	r0, [sp, #0x14]
700ad4c6: 9104         	str	r1, [sp, #0x10]
700ad4c8: 9203         	str	r2, [sp, #0xc]
700ad4ca: 9302         	str	r3, [sp, #0x8]
700ad4cc: 2000         	movs	r0, #0x0
700ad4ce: 9001         	str	r0, [sp, #0x4]
700ad4d0: 9805         	ldr	r0, [sp, #0x14]
700ad4d2: 2800         	cmp	r0, #0x0
700ad4d4: d051         	beq	0x700ad57a <UART_lld_writeDma+0xba> @ imm = #0xa2
700ad4d6: e7ff         	b	0x700ad4d8 <UART_lld_writeDma+0x18> @ imm = #-0x2
700ad4d8: 9805         	ldr	r0, [sp, #0x14]
700ad4da: 303c         	adds	r0, #0x3c
700ad4dc: 9000         	str	r0, [sp]
700ad4de: 9800         	ldr	r0, [sp]
700ad4e0: 6800         	ldr	r0, [r0]
700ad4e2: b138         	cbz	r0, 0x700ad4f4 <UART_lld_writeDma+0x34> @ imm = #0xe
700ad4e4: e7ff         	b	0x700ad4e6 <UART_lld_writeDma+0x26> @ imm = #-0x2
700ad4e6: 9900         	ldr	r1, [sp]
700ad4e8: 2009         	movs	r0, #0x9
700ad4ea: 60c8         	str	r0, [r1, #0xc]
700ad4ec: f04f 30ff    	mov.w	r0, #0xffffffff
700ad4f0: 9001         	str	r0, [sp, #0x4]
700ad4f2: e041         	b	0x700ad578 <UART_lld_writeDma+0xb8> @ imm = #0x82
700ad4f4: 9800         	ldr	r0, [sp]
700ad4f6: f007 f8f3    	bl	0x700b46e0 <UART_lld_Transaction_init> @ imm = #0x71e6
700ad4fa: 9802         	ldr	r0, [sp, #0x8]
700ad4fc: b128         	cbz	r0, 0x700ad50a <UART_lld_writeDma+0x4a> @ imm = #0xa
700ad4fe: e7ff         	b	0x700ad500 <UART_lld_writeDma+0x40> @ imm = #-0x2
700ad500: 9802         	ldr	r0, [sp, #0x8]
700ad502: 6800         	ldr	r0, [r0]
700ad504: 9900         	ldr	r1, [sp]
700ad506: 6108         	str	r0, [r1, #0x10]
700ad508: e003         	b	0x700ad512 <UART_lld_writeDma+0x52> @ imm = #0x6
700ad50a: 9900         	ldr	r1, [sp]
700ad50c: 2000         	movs	r0, #0x0
700ad50e: 6108         	str	r0, [r1, #0x10]
700ad510: e7ff         	b	0x700ad512 <UART_lld_writeDma+0x52> @ imm = #-0x2
700ad512: 9804         	ldr	r0, [sp, #0x10]
700ad514: 9900         	ldr	r1, [sp]
700ad516: 6008         	str	r0, [r1]
700ad518: 9803         	ldr	r0, [sp, #0xc]
700ad51a: 9900         	ldr	r1, [sp]
700ad51c: 6048         	str	r0, [r1, #0x4]
700ad51e: 9805         	ldr	r0, [sp, #0x14]
700ad520: 6d40         	ldr	r0, [r0, #0x54]
700ad522: 2801         	cmp	r0, #0x1
700ad524: d105         	bne	0x700ad532 <UART_lld_writeDma+0x72> @ imm = #0xa
700ad526: e7ff         	b	0x700ad528 <UART_lld_writeDma+0x68> @ imm = #-0x2
700ad528: 9800         	ldr	r0, [sp]
700ad52a: f006 fe29    	bl	0x700b4180 <UART_checkTransaction> @ imm = #0x6c52
700ad52e: 9001         	str	r0, [sp, #0x4]
700ad530: e003         	b	0x700ad53a <UART_lld_writeDma+0x7a> @ imm = #0x6
700ad532: f06f 0003    	mvn	r0, #0x3
700ad536: 9001         	str	r0, [sp, #0x4]
700ad538: e7ff         	b	0x700ad53a <UART_lld_writeDma+0x7a> @ imm = #-0x2
700ad53a: 9801         	ldr	r0, [sp, #0x4]
700ad53c: b9d8         	cbnz	r0, 0x700ad576 <UART_lld_writeDma+0xb6> @ imm = #0x36
700ad53e: e7ff         	b	0x700ad540 <UART_lld_writeDma+0x80> @ imm = #-0x2
700ad540: 9800         	ldr	r0, [sp]
700ad542: 6800         	ldr	r0, [r0]
700ad544: 9905         	ldr	r1, [sp, #0x14]
700ad546: 6088         	str	r0, [r1, #0x8]
700ad548: 9800         	ldr	r0, [sp]
700ad54a: 6880         	ldr	r0, [r0, #0x8]
700ad54c: 9905         	ldr	r1, [sp, #0x14]
700ad54e: 6448         	str	r0, [r1, #0x44]
700ad550: 9905         	ldr	r1, [sp, #0x14]
700ad552: 2000         	movs	r0, #0x0
700ad554: 60c8         	str	r0, [r1, #0xc]
700ad556: 9800         	ldr	r0, [sp]
700ad558: 6840         	ldr	r0, [r0, #0x4]
700ad55a: 9905         	ldr	r1, [sp, #0x14]
700ad55c: 6108         	str	r0, [r1, #0x10]
700ad55e: 9905         	ldr	r1, [sp, #0x14]
700ad560: 2002         	movs	r0, #0x2
700ad562: 6548         	str	r0, [r1, #0x54]
700ad564: 9805         	ldr	r0, [sp, #0x14]
700ad566: 9900         	ldr	r1, [sp]
700ad568: f007 f8d2    	bl	0x700b4710 <UART_lld_dmaWrite> @ imm = #0x71a4
700ad56c: 9001         	str	r0, [sp, #0x4]
700ad56e: 9905         	ldr	r1, [sp, #0x14]
700ad570: 2001         	movs	r0, #0x1
700ad572: 6548         	str	r0, [r1, #0x54]
700ad574: e7ff         	b	0x700ad576 <UART_lld_writeDma+0xb6> @ imm = #-0x2
700ad576: e7ff         	b	0x700ad578 <UART_lld_writeDma+0xb8> @ imm = #-0x2
700ad578: e003         	b	0x700ad582 <UART_lld_writeDma+0xc2> @ imm = #0x6
700ad57a: f06f 0002    	mvn	r0, #0x2
700ad57e: 9001         	str	r0, [sp, #0x4]
700ad580: e7ff         	b	0x700ad582 <UART_lld_writeDma+0xc2> @ imm = #-0x2
700ad582: 9801         	ldr	r0, [sp, #0x4]
700ad584: b006         	add	sp, #0x18
700ad586: bd80         	pop	{r7, pc}
		...

700ad590 <UART_udmaHpdInit>:
700ad590: b580         	push	{r7, lr}
700ad592: b08a         	sub	sp, #0x28
700ad594: 9009         	str	r0, [sp, #0x24]
700ad596: 9108         	str	r1, [sp, #0x20]
700ad598: 9207         	str	r2, [sp, #0x1c]
700ad59a: 9306         	str	r3, [sp, #0x18]
700ad59c: 9808         	ldr	r0, [sp, #0x20]
700ad59e: 9005         	str	r0, [sp, #0x14]
700ad5a0: 2001         	movs	r0, #0x1
700ad5a2: 9004         	str	r0, [sp, #0x10]
700ad5a4: 9805         	ldr	r0, [sp, #0x14]
700ad5a6: 9904         	ldr	r1, [sp, #0x10]
700ad5a8: f007 fc82    	bl	0x700b4eb0 <CSL_udmapCppi5SetDescType> @ imm = #0x7904
700ad5ac: 9805         	ldr	r0, [sp, #0x14]
700ad5ae: 2100         	movs	r1, #0x0
700ad5b0: 9102         	str	r1, [sp, #0x8]
700ad5b2: f007 fa85    	bl	0x700b4ac0 <CSL_udmapCppi5SetEpiDataPresent> @ imm = #0x750a
700ad5b6: 9902         	ldr	r1, [sp, #0x8]
700ad5b8: 9805         	ldr	r0, [sp, #0x14]
700ad5ba: f007 fd91    	bl	0x700b50e0 <CSL_udmapCppi5SetPsDataLoc> @ imm = #0x7b22
700ad5be: 9902         	ldr	r1, [sp, #0x8]
700ad5c0: 9805         	ldr	r0, [sp, #0x14]
700ad5c2: f007 fca5    	bl	0x700b4f10 <CSL_udmapCppi5SetPsDataLen> @ imm = #0x794a
700ad5c6: 9805         	ldr	r0, [sp, #0x14]
700ad5c8: 9904         	ldr	r1, [sp, #0x10]
700ad5ca: 9a06         	ldr	r2, [sp, #0x18]
700ad5cc: f006 f8d8    	bl	0x700b3780 <CSL_udmapCppi5SetPktLen> @ imm = #0x61b0
700ad5d0: 9902         	ldr	r1, [sp, #0x8]
700ad5d2: 9805         	ldr	r0, [sp, #0x14]
700ad5d4: f007 fcac    	bl	0x700b4f30 <CSL_udmapCppi5SetPsFlags> @ imm = #0x7958
700ad5d8: 9805         	ldr	r0, [sp, #0x14]
700ad5da: 9904         	ldr	r1, [sp, #0x10]
700ad5dc: f240 3221    	movw	r2, #0x321
700ad5e0: f643 73ff    	movw	r3, #0x3fff
700ad5e4: f004 fa8c    	bl	0x700b1b00 <CSL_udmapCppi5SetIds> @ imm = #0x4518
700ad5e8: 9902         	ldr	r1, [sp, #0x8]
700ad5ea: 9805         	ldr	r0, [sp, #0x14]
700ad5ec: f007 fe18    	bl	0x700b5220 <CSL_udmapCppi5SetSrcTag> @ imm = #0x7c30
700ad5f0: 9902         	ldr	r1, [sp, #0x8]
700ad5f2: 9805         	ldr	r0, [sp, #0x14]
700ad5f4: f007 fed4    	bl	0x700b53a0 <CSL_udmapCppi5SetDstTag> @ imm = #0x7da8
700ad5f8: 9809         	ldr	r0, [sp, #0x24]
700ad5fa: 9908         	ldr	r1, [sp, #0x20]
700ad5fc: f007 f918    	bl	0x700b4830 <UART_udmapSetReturnPolicy> @ imm = #0x7230
700ad600: 9b02         	ldr	r3, [sp, #0x8]
700ad602: 9805         	ldr	r0, [sp, #0x14]
700ad604: 461a         	mov	r2, r3
700ad606: f007 fd2b    	bl	0x700b5060 <CSL_udmapCppi5LinkDesc> @ imm = #0x7a56
700ad60a: 9a02         	ldr	r2, [sp, #0x8]
700ad60c: 9805         	ldr	r0, [sp, #0x14]
700ad60e: 9001         	str	r0, [sp, #0x4]
700ad610: 9807         	ldr	r0, [sp, #0x1c]
700ad612: 4611         	mov	r1, r2
700ad614: f007 fde4    	bl	0x700b51e0 <Udma_defaultVirtToPhyFxn> @ imm = #0x7bc8
700ad618: 4602         	mov	r2, r0
700ad61a: 9801         	ldr	r0, [sp, #0x4]
700ad61c: 460b         	mov	r3, r1
700ad61e: f007 fd2f    	bl	0x700b5080 <CSL_udmapCppi5SetBufferAddr> @ imm = #0x7a5e
700ad622: 9805         	ldr	r0, [sp, #0x14]
700ad624: 9906         	ldr	r1, [sp, #0x18]
700ad626: f007 fd3b    	bl	0x700b50a0 <CSL_udmapCppi5SetBufferLen> @ imm = #0x7a76
700ad62a: 9a02         	ldr	r2, [sp, #0x8]
700ad62c: 9805         	ldr	r0, [sp, #0x14]
700ad62e: 9003         	str	r0, [sp, #0xc]
700ad630: 9807         	ldr	r0, [sp, #0x1c]
700ad632: 4611         	mov	r1, r2
700ad634: f007 fdd4    	bl	0x700b51e0 <Udma_defaultVirtToPhyFxn> @ imm = #0x7ba8
700ad638: 4602         	mov	r2, r0
700ad63a: 9803         	ldr	r0, [sp, #0xc]
700ad63c: 460b         	mov	r3, r1
700ad63e: f007 fd3f    	bl	0x700b50c0 <CSL_udmapCppi5SetOrgBufferAddr> @ imm = #0x7a7e
700ad642: 9805         	ldr	r0, [sp, #0x14]
700ad644: 9906         	ldr	r1, [sp, #0x18]
700ad646: f007 feb3    	bl	0x700b53b0 <CSL_udmapCppi5SetOrgBufferLen> @ imm = #0x7d66
700ad64a: 9808         	ldr	r0, [sp, #0x20]
700ad64c: 2130         	movs	r1, #0x30
700ad64e: 220a         	movs	r2, #0xa
700ad650: f008 ef50    	blx	0x700b64f4 <CacheP_wb>  @ imm = #0x8ea0
700ad654: b00a         	add	sp, #0x28
700ad656: bd80         	pop	{r7, pc}
		...

700ad660 <Udma_eventCheckUnRegister>:
700ad660: b580         	push	{r7, lr}
700ad662: b088         	sub	sp, #0x20
700ad664: 9007         	str	r0, [sp, #0x1c]
700ad666: 9106         	str	r1, [sp, #0x18]
700ad668: 2000         	movs	r0, #0x0
700ad66a: 9005         	str	r0, [sp, #0x14]
700ad66c: 9806         	ldr	r0, [sp, #0x18]
700ad66e: 3008         	adds	r0, #0x8
700ad670: 9004         	str	r0, [sp, #0x10]
700ad672: 9806         	ldr	r0, [sp, #0x18]
700ad674: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700ad678: f64a 31cd    	movw	r1, #0xabcd
700ad67c: f6ca 31dc    	movt	r1, #0xabdc
700ad680: 4288         	cmp	r0, r1
700ad682: d004         	beq	0x700ad68e <Udma_eventCheckUnRegister+0x2e> @ imm = #0x8
700ad684: e7ff         	b	0x700ad686 <Udma_eventCheckUnRegister+0x26> @ imm = #-0x2
700ad686: f04f 30ff    	mov.w	r0, #0xffffffff
700ad68a: 9005         	str	r0, [sp, #0x14]
700ad68c: e7ff         	b	0x700ad68e <Udma_eventCheckUnRegister+0x2e> @ imm = #-0x2
700ad68e: 9805         	ldr	r0, [sp, #0x14]
700ad690: b968         	cbnz	r0, 0x700ad6ae <Udma_eventCheckUnRegister+0x4e> @ imm = #0x1a
700ad692: e7ff         	b	0x700ad694 <Udma_eventCheckUnRegister+0x34> @ imm = #-0x2
700ad694: 9804         	ldr	r0, [sp, #0x10]
700ad696: 6900         	ldr	r0, [r0, #0x10]
700ad698: b940         	cbnz	r0, 0x700ad6ac <Udma_eventCheckUnRegister+0x4c> @ imm = #0x10
700ad69a: e7ff         	b	0x700ad69c <Udma_eventCheckUnRegister+0x3c> @ imm = #-0x2
700ad69c: 9806         	ldr	r0, [sp, #0x18]
700ad69e: 6dc0         	ldr	r0, [r0, #0x5c]
700ad6a0: b120         	cbz	r0, 0x700ad6ac <Udma_eventCheckUnRegister+0x4c> @ imm = #0x8
700ad6a2: e7ff         	b	0x700ad6a4 <Udma_eventCheckUnRegister+0x44> @ imm = #-0x2
700ad6a4: f04f 30ff    	mov.w	r0, #0xffffffff
700ad6a8: 9005         	str	r0, [sp, #0x14]
700ad6aa: e7ff         	b	0x700ad6ac <Udma_eventCheckUnRegister+0x4c> @ imm = #-0x2
700ad6ac: e7ff         	b	0x700ad6ae <Udma_eventCheckUnRegister+0x4e> @ imm = #-0x2
700ad6ae: 9805         	ldr	r0, [sp, #0x14]
700ad6b0: bbb8         	cbnz	r0, 0x700ad722 <Udma_eventCheckUnRegister+0xc2> @ imm = #0x6e
700ad6b2: e7ff         	b	0x700ad6b4 <Udma_eventCheckUnRegister+0x54> @ imm = #-0x2
700ad6b4: 9804         	ldr	r0, [sp, #0x10]
700ad6b6: 6800         	ldr	r0, [r0]
700ad6b8: 2801         	cmp	r0, #0x1
700ad6ba: d00a         	beq	0x700ad6d2 <Udma_eventCheckUnRegister+0x72> @ imm = #0x14
700ad6bc: e7ff         	b	0x700ad6be <Udma_eventCheckUnRegister+0x5e> @ imm = #-0x2
700ad6be: 9804         	ldr	r0, [sp, #0x10]
700ad6c0: 6800         	ldr	r0, [r0]
700ad6c2: 2806         	cmp	r0, #0x6
700ad6c4: d005         	beq	0x700ad6d2 <Udma_eventCheckUnRegister+0x72> @ imm = #0xa
700ad6c6: e7ff         	b	0x700ad6c8 <Udma_eventCheckUnRegister+0x68> @ imm = #-0x2
700ad6c8: 9804         	ldr	r0, [sp, #0x10]
700ad6ca: 6800         	ldr	r0, [r0]
700ad6cc: 2804         	cmp	r0, #0x4
700ad6ce: d127         	bne	0x700ad720 <Udma_eventCheckUnRegister+0xc0> @ imm = #0x4e
700ad6d0: e7ff         	b	0x700ad6d2 <Udma_eventCheckUnRegister+0x72> @ imm = #-0x2
700ad6d2: 9804         	ldr	r0, [sp, #0x10]
700ad6d4: 6800         	ldr	r0, [r0]
700ad6d6: 2801         	cmp	r0, #0x1
700ad6d8: d005         	beq	0x700ad6e6 <Udma_eventCheckUnRegister+0x86> @ imm = #0xa
700ad6da: e7ff         	b	0x700ad6dc <Udma_eventCheckUnRegister+0x7c> @ imm = #-0x2
700ad6dc: 9804         	ldr	r0, [sp, #0x10]
700ad6de: 6800         	ldr	r0, [r0]
700ad6e0: 2806         	cmp	r0, #0x6
700ad6e2: d106         	bne	0x700ad6f2 <Udma_eventCheckUnRegister+0x92> @ imm = #0xc
700ad6e4: e7ff         	b	0x700ad6e6 <Udma_eventCheckUnRegister+0x86> @ imm = #-0x2
700ad6e6: 9804         	ldr	r0, [sp, #0x10]
700ad6e8: 6880         	ldr	r0, [r0, #0x8]
700ad6ea: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700ad6ee: 9003         	str	r0, [sp, #0xc]
700ad6f0: e003         	b	0x700ad6fa <Udma_eventCheckUnRegister+0x9a> @ imm = #0x6
700ad6f2: 9804         	ldr	r0, [sp, #0x10]
700ad6f4: 68c0         	ldr	r0, [r0, #0xc]
700ad6f6: 9003         	str	r0, [sp, #0xc]
700ad6f8: e7ff         	b	0x700ad6fa <Udma_eventCheckUnRegister+0x9a> @ imm = #-0x2
700ad6fa: 9803         	ldr	r0, [sp, #0xc]
700ad6fc: f007 f8b0    	bl	0x700b4860 <Udma_ringGetForwardRingOcc> @ imm = #0x7160
700ad700: 9002         	str	r0, [sp, #0x8]
700ad702: 9803         	ldr	r0, [sp, #0xc]
700ad704: f007 f8c4    	bl	0x700b4890 <Udma_ringGetReverseRingOcc> @ imm = #0x7188
700ad708: 9001         	str	r0, [sp, #0x4]
700ad70a: 9802         	ldr	r0, [sp, #0x8]
700ad70c: b918         	cbnz	r0, 0x700ad716 <Udma_eventCheckUnRegister+0xb6> @ imm = #0x6
700ad70e: e7ff         	b	0x700ad710 <Udma_eventCheckUnRegister+0xb0> @ imm = #-0x2
700ad710: 9801         	ldr	r0, [sp, #0x4]
700ad712: b120         	cbz	r0, 0x700ad71e <Udma_eventCheckUnRegister+0xbe> @ imm = #0x8
700ad714: e7ff         	b	0x700ad716 <Udma_eventCheckUnRegister+0xb6> @ imm = #-0x2
700ad716: f04f 30ff    	mov.w	r0, #0xffffffff
700ad71a: 9005         	str	r0, [sp, #0x14]
700ad71c: e7ff         	b	0x700ad71e <Udma_eventCheckUnRegister+0xbe> @ imm = #-0x2
700ad71e: e7ff         	b	0x700ad720 <Udma_eventCheckUnRegister+0xc0> @ imm = #-0x2
700ad720: e7ff         	b	0x700ad722 <Udma_eventCheckUnRegister+0xc2> @ imm = #-0x2
700ad722: 9805         	ldr	r0, [sp, #0x14]
700ad724: b008         	add	sp, #0x20
700ad726: bd80         	pop	{r7, pc}
		...

700ad730 <Udma_ringFree>:
700ad730: b580         	push	{r7, lr}
700ad732: b086         	sub	sp, #0x18
700ad734: 9005         	str	r0, [sp, #0x14]
700ad736: 2000         	movs	r0, #0x0
700ad738: 9004         	str	r0, [sp, #0x10]
700ad73a: 9805         	ldr	r0, [sp, #0x14]
700ad73c: 9002         	str	r0, [sp, #0x8]
700ad73e: 9802         	ldr	r0, [sp, #0x8]
700ad740: b920         	cbnz	r0, 0x700ad74c <Udma_ringFree+0x1c> @ imm = #0x8
700ad742: e7ff         	b	0x700ad744 <Udma_ringFree+0x14> @ imm = #-0x2
700ad744: f06f 0001    	mvn	r0, #0x1
700ad748: 9004         	str	r0, [sp, #0x10]
700ad74a: e7ff         	b	0x700ad74c <Udma_ringFree+0x1c> @ imm = #-0x2
700ad74c: 9804         	ldr	r0, [sp, #0x10]
700ad74e: b970         	cbnz	r0, 0x700ad76e <Udma_ringFree+0x3e> @ imm = #0x1c
700ad750: e7ff         	b	0x700ad752 <Udma_ringFree+0x22> @ imm = #-0x2
700ad752: 9802         	ldr	r0, [sp, #0x8]
700ad754: 6d80         	ldr	r0, [r0, #0x58]
700ad756: f64a 31cd    	movw	r1, #0xabcd
700ad75a: f6ca 31dc    	movt	r1, #0xabdc
700ad75e: 4288         	cmp	r0, r1
700ad760: d004         	beq	0x700ad76c <Udma_ringFree+0x3c> @ imm = #0x8
700ad762: e7ff         	b	0x700ad764 <Udma_ringFree+0x34> @ imm = #-0x2
700ad764: f04f 30ff    	mov.w	r0, #0xffffffff
700ad768: 9004         	str	r0, [sp, #0x10]
700ad76a: e7ff         	b	0x700ad76c <Udma_ringFree+0x3c> @ imm = #-0x2
700ad76c: e7ff         	b	0x700ad76e <Udma_ringFree+0x3e> @ imm = #-0x2
700ad76e: 9804         	ldr	r0, [sp, #0x10]
700ad770: b9a8         	cbnz	r0, 0x700ad79e <Udma_ringFree+0x6e> @ imm = #0x2a
700ad772: e7ff         	b	0x700ad774 <Udma_ringFree+0x44> @ imm = #-0x2
700ad774: 9802         	ldr	r0, [sp, #0x8]
700ad776: 6800         	ldr	r0, [r0]
700ad778: 9003         	str	r0, [sp, #0xc]
700ad77a: 9803         	ldr	r0, [sp, #0xc]
700ad77c: b150         	cbz	r0, 0x700ad794 <Udma_ringFree+0x64> @ imm = #0x14
700ad77e: e7ff         	b	0x700ad780 <Udma_ringFree+0x50> @ imm = #-0x2
700ad780: 9803         	ldr	r0, [sp, #0xc]
700ad782: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ad786: f64a 31cd    	movw	r1, #0xabcd
700ad78a: f6ca 31dc    	movt	r1, #0xabdc
700ad78e: 4288         	cmp	r0, r1
700ad790: d004         	beq	0x700ad79c <Udma_ringFree+0x6c> @ imm = #0x8
700ad792: e7ff         	b	0x700ad794 <Udma_ringFree+0x64> @ imm = #-0x2
700ad794: f04f 30ff    	mov.w	r0, #0xffffffff
700ad798: 9004         	str	r0, [sp, #0x10]
700ad79a: e7ff         	b	0x700ad79c <Udma_ringFree+0x6c> @ imm = #-0x2
700ad79c: e7ff         	b	0x700ad79e <Udma_ringFree+0x6e> @ imm = #-0x2
700ad79e: 9804         	ldr	r0, [sp, #0x10]
700ad7a0: bb38         	cbnz	r0, 0x700ad7f2 <Udma_ringFree+0xc2> @ imm = #0x4e
700ad7a2: e7ff         	b	0x700ad7a4 <Udma_ringFree+0x74> @ imm = #-0x2
700ad7a4: 9802         	ldr	r0, [sp, #0x8]
700ad7a6: 6dc0         	ldr	r0, [r0, #0x5c]
700ad7a8: 2104         	movs	r1, #0x4
700ad7aa: f6cf 71ff    	movt	r1, #0xffff
700ad7ae: 4288         	cmp	r0, r1
700ad7b0: d106         	bne	0x700ad7c0 <Udma_ringFree+0x90> @ imm = #0xc
700ad7b2: e7ff         	b	0x700ad7b4 <Udma_ringFree+0x84> @ imm = #-0x2
700ad7b4: 9802         	ldr	r0, [sp, #0x8]
700ad7b6: 8880         	ldrh	r0, [r0, #0x4]
700ad7b8: 9903         	ldr	r1, [sp, #0xc]
700ad7ba: f007 fe89    	bl	0x700b54d0 <Udma_rmFreeFreeRing> @ imm = #0x7d12
700ad7be: e007         	b	0x700ad7d0 <Udma_ringFree+0xa0> @ imm = #0xe
700ad7c0: 9b02         	ldr	r3, [sp, #0x8]
700ad7c2: 8898         	ldrh	r0, [r3, #0x4]
700ad7c4: 9903         	ldr	r1, [sp, #0xc]
700ad7c6: 6dda         	ldr	r2, [r3, #0x5c]
700ad7c8: 6e1b         	ldr	r3, [r3, #0x60]
700ad7ca: f002 fb39    	bl	0x700afe40 <Udma_rmFreeMappedRing> @ imm = #0x2672
700ad7ce: e7ff         	b	0x700ad7d0 <Udma_ringFree+0xa0> @ imm = #-0x2
700ad7d0: 9902         	ldr	r1, [sp, #0x8]
700ad7d2: f64f 70ff    	movw	r0, #0xffff
700ad7d6: 8088         	strh	r0, [r1, #0x4]
700ad7d8: 9902         	ldr	r1, [sp, #0x8]
700ad7da: 2000         	movs	r0, #0x0
700ad7dc: 9001         	str	r0, [sp, #0x4]
700ad7de: 6588         	str	r0, [r1, #0x58]
700ad7e0: 9803         	ldr	r0, [sp, #0xc]
700ad7e2: f8d0 15c8    	ldr.w	r1, [r0, #0x5c8]
700ad7e6: 9802         	ldr	r0, [sp, #0x8]
700ad7e8: 4788         	blx	r1
700ad7ea: 9801         	ldr	r0, [sp, #0x4]
700ad7ec: 9902         	ldr	r1, [sp, #0x8]
700ad7ee: 6008         	str	r0, [r1]
700ad7f0: e7ff         	b	0x700ad7f2 <Udma_ringFree+0xc2> @ imm = #-0x2
700ad7f2: 9804         	ldr	r0, [sp, #0x10]
700ad7f4: b006         	add	sp, #0x18
700ad7f6: bd80         	pop	{r7, pc}
		...

700ad800 <UART_lld_writeIntr>:
700ad800: b580         	push	{r7, lr}
700ad802: b086         	sub	sp, #0x18
700ad804: 9005         	str	r0, [sp, #0x14]
700ad806: 9104         	str	r1, [sp, #0x10]
700ad808: 9203         	str	r2, [sp, #0xc]
700ad80a: 9302         	str	r3, [sp, #0x8]
700ad80c: 2000         	movs	r0, #0x0
700ad80e: 9001         	str	r0, [sp, #0x4]
700ad810: 9805         	ldr	r0, [sp, #0x14]
700ad812: 2800         	cmp	r0, #0x0
700ad814: d050         	beq	0x700ad8b8 <UART_lld_writeIntr+0xb8> @ imm = #0xa0
700ad816: e7ff         	b	0x700ad818 <UART_lld_writeIntr+0x18> @ imm = #-0x2
700ad818: 9805         	ldr	r0, [sp, #0x14]
700ad81a: 303c         	adds	r0, #0x3c
700ad81c: 9000         	str	r0, [sp]
700ad81e: 9800         	ldr	r0, [sp]
700ad820: 6800         	ldr	r0, [r0]
700ad822: b138         	cbz	r0, 0x700ad834 <UART_lld_writeIntr+0x34> @ imm = #0xe
700ad824: e7ff         	b	0x700ad826 <UART_lld_writeIntr+0x26> @ imm = #-0x2
700ad826: 9900         	ldr	r1, [sp]
700ad828: 2009         	movs	r0, #0x9
700ad82a: 60c8         	str	r0, [r1, #0xc]
700ad82c: f04f 30ff    	mov.w	r0, #0xffffffff
700ad830: 9001         	str	r0, [sp, #0x4]
700ad832: e040         	b	0x700ad8b6 <UART_lld_writeIntr+0xb6> @ imm = #0x80
700ad834: 9800         	ldr	r0, [sp]
700ad836: f006 ff53    	bl	0x700b46e0 <UART_lld_Transaction_init> @ imm = #0x6ea6
700ad83a: 9802         	ldr	r0, [sp, #0x8]
700ad83c: b128         	cbz	r0, 0x700ad84a <UART_lld_writeIntr+0x4a> @ imm = #0xa
700ad83e: e7ff         	b	0x700ad840 <UART_lld_writeIntr+0x40> @ imm = #-0x2
700ad840: 9802         	ldr	r0, [sp, #0x8]
700ad842: 6800         	ldr	r0, [r0]
700ad844: 9900         	ldr	r1, [sp]
700ad846: 6108         	str	r0, [r1, #0x10]
700ad848: e003         	b	0x700ad852 <UART_lld_writeIntr+0x52> @ imm = #0x6
700ad84a: 9900         	ldr	r1, [sp]
700ad84c: 2000         	movs	r0, #0x0
700ad84e: 6108         	str	r0, [r1, #0x10]
700ad850: e7ff         	b	0x700ad852 <UART_lld_writeIntr+0x52> @ imm = #-0x2
700ad852: 9804         	ldr	r0, [sp, #0x10]
700ad854: 9900         	ldr	r1, [sp]
700ad856: 6008         	str	r0, [r1]
700ad858: 9803         	ldr	r0, [sp, #0xc]
700ad85a: 9900         	ldr	r1, [sp]
700ad85c: 6048         	str	r0, [r1, #0x4]
700ad85e: 9805         	ldr	r0, [sp, #0x14]
700ad860: 6d40         	ldr	r0, [r0, #0x54]
700ad862: 2801         	cmp	r0, #0x1
700ad864: d105         	bne	0x700ad872 <UART_lld_writeIntr+0x72> @ imm = #0xa
700ad866: e7ff         	b	0x700ad868 <UART_lld_writeIntr+0x68> @ imm = #-0x2
700ad868: 9800         	ldr	r0, [sp]
700ad86a: f006 fc89    	bl	0x700b4180 <UART_checkTransaction> @ imm = #0x6912
700ad86e: 9001         	str	r0, [sp, #0x4]
700ad870: e003         	b	0x700ad87a <UART_lld_writeIntr+0x7a> @ imm = #0x6
700ad872: f06f 0003    	mvn	r0, #0x3
700ad876: 9001         	str	r0, [sp, #0x4]
700ad878: e7ff         	b	0x700ad87a <UART_lld_writeIntr+0x7a> @ imm = #-0x2
700ad87a: 9801         	ldr	r0, [sp, #0x4]
700ad87c: b9d0         	cbnz	r0, 0x700ad8b4 <UART_lld_writeIntr+0xb4> @ imm = #0x34
700ad87e: e7ff         	b	0x700ad880 <UART_lld_writeIntr+0x80> @ imm = #-0x2
700ad880: 9800         	ldr	r0, [sp]
700ad882: 6800         	ldr	r0, [r0]
700ad884: 9905         	ldr	r1, [sp, #0x14]
700ad886: 6088         	str	r0, [r1, #0x8]
700ad888: 9800         	ldr	r0, [sp]
700ad88a: 6880         	ldr	r0, [r0, #0x8]
700ad88c: 9905         	ldr	r1, [sp, #0x14]
700ad88e: 6448         	str	r0, [r1, #0x44]
700ad890: 9905         	ldr	r1, [sp, #0x14]
700ad892: 2000         	movs	r0, #0x0
700ad894: 60c8         	str	r0, [r1, #0xc]
700ad896: 9800         	ldr	r0, [sp]
700ad898: 6840         	ldr	r0, [r0, #0x4]
700ad89a: 9905         	ldr	r1, [sp, #0x14]
700ad89c: 6108         	str	r0, [r1, #0x10]
700ad89e: 9905         	ldr	r1, [sp, #0x14]
700ad8a0: 2002         	movs	r0, #0x2
700ad8a2: 6548         	str	r0, [r1, #0x54]
700ad8a4: 9805         	ldr	r0, [sp, #0x14]
700ad8a6: f007 fa73    	bl	0x700b4d90 <UART_writeInterrupt> @ imm = #0x74e6
700ad8aa: 9001         	str	r0, [sp, #0x4]
700ad8ac: 9905         	ldr	r1, [sp, #0x14]
700ad8ae: 2001         	movs	r0, #0x1
700ad8b0: 6548         	str	r0, [r1, #0x54]
700ad8b2: e7ff         	b	0x700ad8b4 <UART_lld_writeIntr+0xb4> @ imm = #-0x2
700ad8b4: e7ff         	b	0x700ad8b6 <UART_lld_writeIntr+0xb6> @ imm = #-0x2
700ad8b6: e003         	b	0x700ad8c0 <UART_lld_writeIntr+0xc0> @ imm = #0x6
700ad8b8: f06f 0002    	mvn	r0, #0x2
700ad8bc: 9001         	str	r0, [sp, #0x4]
700ad8be: e7ff         	b	0x700ad8c0 <UART_lld_writeIntr+0xc0> @ imm = #-0x2
700ad8c0: 9801         	ldr	r0, [sp, #0x4]
700ad8c2: b006         	add	sp, #0x18
700ad8c4: bd80         	pop	{r7, pc}
		...
700ad8ce: 0000         	movs	r0, r0

700ad8d0 <Udma_eventUnRegister>:
700ad8d0: b580         	push	{r7, lr}
700ad8d2: b084         	sub	sp, #0x10
700ad8d4: 9003         	str	r0, [sp, #0xc]
700ad8d6: 2000         	movs	r0, #0x0
700ad8d8: 9002         	str	r0, [sp, #0x8]
700ad8da: 9803         	ldr	r0, [sp, #0xc]
700ad8dc: b920         	cbnz	r0, 0x700ad8e8 <Udma_eventUnRegister+0x18> @ imm = #0x8
700ad8de: e7ff         	b	0x700ad8e0 <Udma_eventUnRegister+0x10> @ imm = #-0x2
700ad8e0: f06f 0001    	mvn	r0, #0x1
700ad8e4: 9002         	str	r0, [sp, #0x8]
700ad8e6: e7ff         	b	0x700ad8e8 <Udma_eventUnRegister+0x18> @ imm = #-0x2
700ad8e8: 9802         	ldr	r0, [sp, #0x8]
700ad8ea: b9b8         	cbnz	r0, 0x700ad91c <Udma_eventUnRegister+0x4c> @ imm = #0x2e
700ad8ec: e7ff         	b	0x700ad8ee <Udma_eventUnRegister+0x1e> @ imm = #-0x2
700ad8ee: 9803         	ldr	r0, [sp, #0xc]
700ad8f0: 9000         	str	r0, [sp]
700ad8f2: 9800         	ldr	r0, [sp]
700ad8f4: 6800         	ldr	r0, [r0]
700ad8f6: 9001         	str	r0, [sp, #0x4]
700ad8f8: 9801         	ldr	r0, [sp, #0x4]
700ad8fa: b150         	cbz	r0, 0x700ad912 <Udma_eventUnRegister+0x42> @ imm = #0x14
700ad8fc: e7ff         	b	0x700ad8fe <Udma_eventUnRegister+0x2e> @ imm = #-0x2
700ad8fe: 9801         	ldr	r0, [sp, #0x4]
700ad900: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ad904: f64a 31cd    	movw	r1, #0xabcd
700ad908: f6ca 31dc    	movt	r1, #0xabdc
700ad90c: 4288         	cmp	r0, r1
700ad90e: d004         	beq	0x700ad91a <Udma_eventUnRegister+0x4a> @ imm = #0x8
700ad910: e7ff         	b	0x700ad912 <Udma_eventUnRegister+0x42> @ imm = #-0x2
700ad912: f04f 30ff    	mov.w	r0, #0xffffffff
700ad916: 9002         	str	r0, [sp, #0x8]
700ad918: e7ff         	b	0x700ad91a <Udma_eventUnRegister+0x4a> @ imm = #-0x2
700ad91a: e7ff         	b	0x700ad91c <Udma_eventUnRegister+0x4c> @ imm = #-0x2
700ad91c: 9802         	ldr	r0, [sp, #0x8]
700ad91e: bbb8         	cbnz	r0, 0x700ad990 <Udma_eventUnRegister+0xc0> @ imm = #0x6e
700ad920: e7ff         	b	0x700ad922 <Udma_eventUnRegister+0x52> @ imm = #-0x2
700ad922: 9801         	ldr	r0, [sp, #0x4]
700ad924: 6800         	ldr	r0, [r0]
700ad926: b130         	cbz	r0, 0x700ad936 <Udma_eventUnRegister+0x66> @ imm = #0xc
700ad928: e7ff         	b	0x700ad92a <Udma_eventUnRegister+0x5a> @ imm = #-0x2
700ad92a: 9800         	ldr	r0, [sp]
700ad92c: 6880         	ldr	r0, [r0, #0x8]
700ad92e: 2802         	cmp	r0, #0x2
700ad930: d101         	bne	0x700ad936 <Udma_eventUnRegister+0x66> @ imm = #0x2
700ad932: e7ff         	b	0x700ad934 <Udma_eventUnRegister+0x64> @ imm = #-0x2
700ad934: e02b         	b	0x700ad98e <Udma_eventUnRegister+0xbe> @ imm = #0x56
700ad936: 9801         	ldr	r0, [sp, #0x4]
700ad938: 9900         	ldr	r1, [sp]
700ad93a: f7ff fe91    	bl	0x700ad660 <Udma_eventCheckUnRegister> @ imm = #-0x2de
700ad93e: 9002         	str	r0, [sp, #0x8]
700ad940: 9802         	ldr	r0, [sp, #0x8]
700ad942: bb18         	cbnz	r0, 0x700ad98c <Udma_eventUnRegister+0xbc> @ imm = #0x46
700ad944: e7ff         	b	0x700ad946 <Udma_eventUnRegister+0x76> @ imm = #-0x2
700ad946: 9800         	ldr	r0, [sp]
700ad948: 6e40         	ldr	r0, [r0, #0x64]
700ad94a: b128         	cbz	r0, 0x700ad958 <Udma_eventUnRegister+0x88> @ imm = #0xa
700ad94c: e7ff         	b	0x700ad94e <Udma_eventUnRegister+0x7e> @ imm = #-0x2
700ad94e: 9800         	ldr	r0, [sp]
700ad950: 6d80         	ldr	r0, [r0, #0x58]
700ad952: f007 fe75    	bl	0x700b5640 <HwiP_disableInt> @ imm = #0x7cea
700ad956: e7ff         	b	0x700ad958 <Udma_eventUnRegister+0x88> @ imm = #-0x2
700ad958: 9801         	ldr	r0, [sp, #0x4]
700ad95a: 9900         	ldr	r1, [sp]
700ad95c: f7f5 fae8    	bl	0x700a2f30 <Udma_eventReset> @ imm = #-0xaa30
700ad960: 9002         	str	r0, [sp, #0x8]
700ad962: 9802         	ldr	r0, [sp, #0x8]
700ad964: b108         	cbz	r0, 0x700ad96a <Udma_eventUnRegister+0x9a> @ imm = #0x2
700ad966: e7ff         	b	0x700ad968 <Udma_eventUnRegister+0x98> @ imm = #-0x2
700ad968: e7ff         	b	0x700ad96a <Udma_eventUnRegister+0x9a> @ imm = #-0x2
700ad96a: 9801         	ldr	r0, [sp, #0x4]
700ad96c: 9900         	ldr	r1, [sp]
700ad96e: f7fe fd57    	bl	0x700ac420 <Udma_eventFreeResource> @ imm = #-0x1552
700ad972: 9900         	ldr	r1, [sp]
700ad974: 2000         	movs	r0, #0x0
700ad976: f8c1 0098    	str.w	r0, [r1, #0x98]
700ad97a: 9900         	ldr	r1, [sp]
700ad97c: f8c1 0090    	str.w	r0, [r1, #0x90]
700ad980: 9900         	ldr	r1, [sp]
700ad982: f8c1 0094    	str.w	r0, [r1, #0x94]
700ad986: 9900         	ldr	r1, [sp]
700ad988: 6008         	str	r0, [r1]
700ad98a: e7ff         	b	0x700ad98c <Udma_eventUnRegister+0xbc> @ imm = #-0x2
700ad98c: e7ff         	b	0x700ad98e <Udma_eventUnRegister+0xbe> @ imm = #-0x2
700ad98e: e7ff         	b	0x700ad990 <Udma_eventUnRegister+0xc0> @ imm = #-0x2
700ad990: 9802         	ldr	r0, [sp, #0x8]
700ad992: b004         	add	sp, #0x10
700ad994: bd80         	pop	{r7, pc}
		...
700ad99e: 0000         	movs	r0, r0

700ad9a0 <Sciclient_rmIrqIsVintRouteSet>:
700ad9a0: b580         	push	{r7, lr}
700ad9a2: b088         	sub	sp, #0x20
700ad9a4: 9007         	str	r0, [sp, #0x1c]
700ad9a6: 9106         	str	r1, [sp, #0x18]
700ad9a8: 2000         	movs	r0, #0x0
700ad9aa: f88d 0007    	strb.w	r0, [sp, #0x7]
700ad9ae: 9906         	ldr	r1, [sp, #0x18]
700ad9b0: 7008         	strb	r0, [r1]
700ad9b2: 9807         	ldr	r0, [sp, #0x1c]
700ad9b4: 8a00         	ldrh	r0, [r0, #0x10]
700ad9b6: a903         	add	r1, sp, #0xc
700ad9b8: f7fe fe9a    	bl	0x700ac6f0 <Sciclient_rmIrqGetNode> @ imm = #-0x12cc
700ad9bc: 9005         	str	r0, [sp, #0x14]
700ad9be: 9805         	ldr	r0, [sp, #0x14]
700ad9c0: bb90         	cbnz	r0, 0x700ada28 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #0x64
700ad9c2: e7ff         	b	0x700ad9c4 <Sciclient_rmIrqIsVintRouteSet+0x24> @ imm = #-0x2
700ad9c4: 2000         	movs	r0, #0x0
700ad9c6: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ad9ca: e7ff         	b	0x700ad9cc <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x2
700ad9cc: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ad9d0: 9903         	ldr	r1, [sp, #0xc]
700ad9d2: 8849         	ldrh	r1, [r1, #0x2]
700ad9d4: 4288         	cmp	r0, r1
700ad9d6: da26         	bge	0x700ada26 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x4c
700ad9d8: e7ff         	b	0x700ad9da <Sciclient_rmIrqIsVintRouteSet+0x3a> @ imm = #-0x2
700ad9da: 9803         	ldr	r0, [sp, #0xc]
700ad9dc: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700ad9e0: aa02         	add	r2, sp, #0x8
700ad9e2: f005 fef5    	bl	0x700b37d0 <Sciclient_rmIrqGetNodeItf> @ imm = #0x5dea
700ad9e6: 9005         	str	r0, [sp, #0x14]
700ad9e8: 9805         	ldr	r0, [sp, #0x14]
700ad9ea: b108         	cbz	r0, 0x700ad9f0 <Sciclient_rmIrqIsVintRouteSet+0x50> @ imm = #0x2
700ad9ec: e7ff         	b	0x700ad9ee <Sciclient_rmIrqIsVintRouteSet+0x4e> @ imm = #-0x2
700ad9ee: e01a         	b	0x700ada26 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x34
700ad9f0: 9807         	ldr	r0, [sp, #0x1c]
700ad9f2: 8a40         	ldrh	r0, [r0, #0x12]
700ad9f4: 9902         	ldr	r1, [sp, #0x8]
700ad9f6: 8809         	ldrh	r1, [r1]
700ad9f8: 4288         	cmp	r0, r1
700ad9fa: db0d         	blt	0x700ada18 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x1a
700ad9fc: e7ff         	b	0x700ad9fe <Sciclient_rmIrqIsVintRouteSet+0x5e> @ imm = #-0x2
700ad9fe: 9807         	ldr	r0, [sp, #0x1c]
700ada00: 8a40         	ldrh	r0, [r0, #0x12]
700ada02: 9a02         	ldr	r2, [sp, #0x8]
700ada04: 8811         	ldrh	r1, [r2]
700ada06: 8892         	ldrh	r2, [r2, #0x4]
700ada08: 4411         	add	r1, r2
700ada0a: 4288         	cmp	r0, r1
700ada0c: da04         	bge	0x700ada18 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x8
700ada0e: e7ff         	b	0x700ada10 <Sciclient_rmIrqIsVintRouteSet+0x70> @ imm = #-0x2
700ada10: 2001         	movs	r0, #0x1
700ada12: f88d 0007    	strb.w	r0, [sp, #0x7]
700ada16: e006         	b	0x700ada26 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0xc
700ada18: e7ff         	b	0x700ada1a <Sciclient_rmIrqIsVintRouteSet+0x7a> @ imm = #-0x2
700ada1a: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ada1e: 3001         	adds	r0, #0x1
700ada20: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ada24: e7d2         	b	0x700ad9cc <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x5c
700ada26: e7ff         	b	0x700ada28 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #-0x2
700ada28: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700ada2c: 07c0         	lsls	r0, r0, #0x1f
700ada2e: b1b0         	cbz	r0, 0x700ada5e <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #0x2c
700ada30: e7ff         	b	0x700ada32 <Sciclient_rmIrqIsVintRouteSet+0x92> @ imm = #-0x2
700ada32: 9a02         	ldr	r2, [sp, #0x8]
700ada34: 8850         	ldrh	r0, [r2, #0x2]
700ada36: 9907         	ldr	r1, [sp, #0x1c]
700ada38: 8a49         	ldrh	r1, [r1, #0x12]
700ada3a: 8812         	ldrh	r2, [r2]
700ada3c: 1a89         	subs	r1, r1, r2
700ada3e: 4408         	add	r0, r1
700ada40: f8ad 0004    	strh.w	r0, [sp, #0x4]
700ada44: 9802         	ldr	r0, [sp, #0x8]
700ada46: 88c0         	ldrh	r0, [r0, #0x6]
700ada48: f8bd 1004    	ldrh.w	r1, [sp, #0x4]
700ada4c: f7ff f818    	bl	0x700aca80 <Sciclient_rmIrInpIsFree> @ imm = #-0xfd0
700ada50: b120         	cbz	r0, 0x700ada5c <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #0x8
700ada52: e7ff         	b	0x700ada54 <Sciclient_rmIrqIsVintRouteSet+0xb4> @ imm = #-0x2
700ada54: 9906         	ldr	r1, [sp, #0x18]
700ada56: 2001         	movs	r0, #0x1
700ada58: 7008         	strb	r0, [r1]
700ada5a: e7ff         	b	0x700ada5c <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #-0x2
700ada5c: e7ff         	b	0x700ada5e <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #-0x2
700ada5e: 9805         	ldr	r0, [sp, #0x14]
700ada60: b008         	add	sp, #0x20
700ada62: bd80         	pop	{r7, pc}
		...

700ada70 <UART_flushTxFifo>:
700ada70: b580         	push	{r7, lr}
700ada72: b08a         	sub	sp, #0x28
700ada74: 9009         	str	r0, [sp, #0x24]
700ada76: f640 30b8    	movw	r0, #0xbb8
700ada7a: 9003         	str	r0, [sp, #0xc]
700ada7c: 2000         	movs	r0, #0x0
700ada7e: 9002         	str	r0, [sp, #0x8]
700ada80: 9809         	ldr	r0, [sp, #0x24]
700ada82: 9008         	str	r0, [sp, #0x20]
700ada84: 9808         	ldr	r0, [sp, #0x20]
700ada86: 2800         	cmp	r0, #0x0
700ada88: d052         	beq	0x700adb30 <UART_flushTxFifo+0xc0> @ imm = #0xa4
700ada8a: e7ff         	b	0x700ada8c <UART_flushTxFifo+0x1c> @ imm = #-0x2
700ada8c: 9808         	ldr	r0, [sp, #0x20]
700ada8e: 6800         	ldr	r0, [r0]
700ada90: 9007         	str	r0, [sp, #0x1c]
700ada92: 9807         	ldr	r0, [sp, #0x1c]
700ada94: 2800         	cmp	r0, #0x0
700ada96: bf18         	it	ne
700ada98: 2001         	movne	r0, #0x1
700ada9a: f647 11e8    	movw	r1, #0x79e8
700ada9e: f2c7 010b    	movt	r1, #0x700b
700adaa2: 466a         	mov	r2, sp
700adaa4: 6011         	str	r1, [r2]
700adaa6: f647 11fa    	movw	r1, #0x79fa
700adaaa: f2c7 010b    	movt	r1, #0x700b
700adaae: f647 222e    	movw	r2, #0x7a2e
700adab2: f2c7 020b    	movt	r2, #0x700b
700adab6: f240 3357    	movw	r3, #0x357
700adaba: f003 f849    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x3092
700adabe: f007 fd27    	bl	0x700b5510 <ClockP_getTicks> @ imm = #0x7a4e
700adac2: 9005         	str	r0, [sp, #0x14]
700adac4: e7ff         	b	0x700adac6 <UART_flushTxFifo+0x56> @ imm = #-0x2
700adac6: 9802         	ldr	r0, [sp, #0x8]
700adac8: b9d8         	cbnz	r0, 0x700adb02 <UART_flushTxFifo+0x92> @ imm = #0x36
700adaca: e7ff         	b	0x700adacc <UART_flushTxFifo+0x5c> @ imm = #-0x2
700adacc: 9807         	ldr	r0, [sp, #0x1c]
700adace: 6800         	ldr	r0, [r0]
700adad0: f006 f836    	bl	0x700b3b40 <UART_spaceAvail> @ imm = #0x606c
700adad4: 9006         	str	r0, [sp, #0x18]
700adad6: 9806         	ldr	r0, [sp, #0x18]
700adad8: 2801         	cmp	r0, #0x1
700adada: d101         	bne	0x700adae0 <UART_flushTxFifo+0x70> @ imm = #0x2
700adadc: e7ff         	b	0x700adade <UART_flushTxFifo+0x6e> @ imm = #-0x2
700adade: e010         	b	0x700adb02 <UART_flushTxFifo+0x92> @ imm = #0x20
700adae0: f007 fd16    	bl	0x700b5510 <ClockP_getTicks> @ imm = #0x7a2c
700adae4: 9905         	ldr	r1, [sp, #0x14]
700adae6: 1a40         	subs	r0, r0, r1
700adae8: 9004         	str	r0, [sp, #0x10]
700adaea: 9804         	ldr	r0, [sp, #0x10]
700adaec: 9903         	ldr	r1, [sp, #0xc]
700adaee: 4288         	cmp	r0, r1
700adaf0: d303         	blo	0x700adafa <UART_flushTxFifo+0x8a> @ imm = #0x6
700adaf2: e7ff         	b	0x700adaf4 <UART_flushTxFifo+0x84> @ imm = #-0x2
700adaf4: 2001         	movs	r0, #0x1
700adaf6: 9002         	str	r0, [sp, #0x8]
700adaf8: e002         	b	0x700adb00 <UART_flushTxFifo+0x90> @ imm = #0x4
700adafa: f007 fd11    	bl	0x700b5520 <TaskP_yield> @ imm = #0x7a22
700adafe: e7ff         	b	0x700adb00 <UART_flushTxFifo+0x90> @ imm = #-0x2
700adb00: e7e1         	b	0x700adac6 <UART_flushTxFifo+0x56> @ imm = #-0x3e
700adb02: 9802         	ldr	r0, [sp, #0x8]
700adb04: fab0 f080    	clz	r0, r0
700adb08: 0940         	lsrs	r0, r0, #0x5
700adb0a: f647 01b7    	movw	r1, #0x78b7
700adb0e: f2c7 010b    	movt	r1, #0x700b
700adb12: 466a         	mov	r2, sp
700adb14: 6011         	str	r1, [r2]
700adb16: f647 11fa    	movw	r1, #0x79fa
700adb1a: f2c7 010b    	movt	r1, #0x700b
700adb1e: f647 222e    	movw	r2, #0x7a2e
700adb22: f2c7 020b    	movt	r2, #0x700b
700adb26: f240 3371    	movw	r3, #0x371
700adb2a: f003 f811    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x3022
700adb2e: e7ff         	b	0x700adb30 <UART_flushTxFifo+0xc0> @ imm = #-0x2
700adb30: b00a         	add	sp, #0x28
700adb32: bd80         	pop	{r7, pc}
		...

700adb40 <Udma_chClose>:
700adb40: b580         	push	{r7, lr}
700adb42: b084         	sub	sp, #0x10
700adb44: 9003         	str	r0, [sp, #0xc]
700adb46: 2000         	movs	r0, #0x0
700adb48: 9002         	str	r0, [sp, #0x8]
700adb4a: 9803         	ldr	r0, [sp, #0xc]
700adb4c: 9000         	str	r0, [sp]
700adb4e: 9800         	ldr	r0, [sp]
700adb50: b150         	cbz	r0, 0x700adb68 <Udma_chClose+0x28> @ imm = #0x14
700adb52: e7ff         	b	0x700adb54 <Udma_chClose+0x14> @ imm = #-0x2
700adb54: 9800         	ldr	r0, [sp]
700adb56: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700adb5a: f64a 31cd    	movw	r1, #0xabcd
700adb5e: f6ca 31dc    	movt	r1, #0xabdc
700adb62: 4288         	cmp	r0, r1
700adb64: d004         	beq	0x700adb70 <Udma_chClose+0x30> @ imm = #0x8
700adb66: e7ff         	b	0x700adb68 <Udma_chClose+0x28> @ imm = #-0x2
700adb68: f06f 0001    	mvn	r0, #0x1
700adb6c: 9002         	str	r0, [sp, #0x8]
700adb6e: e7ff         	b	0x700adb70 <Udma_chClose+0x30> @ imm = #-0x2
700adb70: 9802         	ldr	r0, [sp, #0x8]
700adb72: b9a8         	cbnz	r0, 0x700adba0 <Udma_chClose+0x60> @ imm = #0x2a
700adb74: e7ff         	b	0x700adb76 <Udma_chClose+0x36> @ imm = #-0x2
700adb76: 9800         	ldr	r0, [sp]
700adb78: 6e80         	ldr	r0, [r0, #0x68]
700adb7a: 9001         	str	r0, [sp, #0x4]
700adb7c: 9801         	ldr	r0, [sp, #0x4]
700adb7e: b150         	cbz	r0, 0x700adb96 <Udma_chClose+0x56> @ imm = #0x14
700adb80: e7ff         	b	0x700adb82 <Udma_chClose+0x42> @ imm = #-0x2
700adb82: 9801         	ldr	r0, [sp, #0x4]
700adb84: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700adb88: f64a 31cd    	movw	r1, #0xabcd
700adb8c: f6ca 31dc    	movt	r1, #0xabdc
700adb90: 4288         	cmp	r0, r1
700adb92: d004         	beq	0x700adb9e <Udma_chClose+0x5e> @ imm = #0x8
700adb94: e7ff         	b	0x700adb96 <Udma_chClose+0x56> @ imm = #-0x2
700adb96: f04f 30ff    	mov.w	r0, #0xffffffff
700adb9a: 9002         	str	r0, [sp, #0x8]
700adb9c: e7ff         	b	0x700adb9e <Udma_chClose+0x5e> @ imm = #-0x2
700adb9e: e7ff         	b	0x700adba0 <Udma_chClose+0x60> @ imm = #-0x2
700adba0: 9802         	ldr	r0, [sp, #0x8]
700adba2: b958         	cbnz	r0, 0x700adbbc <Udma_chClose+0x7c> @ imm = #0x16
700adba4: e7ff         	b	0x700adba6 <Udma_chClose+0x66> @ imm = #-0x2
700adba6: 9800         	ldr	r0, [sp]
700adba8: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700adbac: 2801         	cmp	r0, #0x1
700adbae: d104         	bne	0x700adbba <Udma_chClose+0x7a> @ imm = #0x8
700adbb0: e7ff         	b	0x700adbb2 <Udma_chClose+0x72> @ imm = #-0x2
700adbb2: f04f 30ff    	mov.w	r0, #0xffffffff
700adbb6: 9002         	str	r0, [sp, #0x8]
700adbb8: e7ff         	b	0x700adbba <Udma_chClose+0x7a> @ imm = #-0x2
700adbba: e7ff         	b	0x700adbbc <Udma_chClose+0x7c> @ imm = #-0x2
700adbbc: 9802         	ldr	r0, [sp, #0x8]
700adbbe: b9e8         	cbnz	r0, 0x700adbfc <Udma_chClose+0xbc> @ imm = #0x3a
700adbc0: e7ff         	b	0x700adbc2 <Udma_chClose+0x82> @ imm = #-0x2
700adbc2: 9800         	ldr	r0, [sp]
700adbc4: f002 fdfc    	bl	0x700b07c0 <Udma_chUnpair> @ imm = #0x2bf8
700adbc8: 9002         	str	r0, [sp, #0x8]
700adbca: 9802         	ldr	r0, [sp, #0x8]
700adbcc: b108         	cbz	r0, 0x700adbd2 <Udma_chClose+0x92> @ imm = #0x2
700adbce: e7ff         	b	0x700adbd0 <Udma_chClose+0x90> @ imm = #-0x2
700adbd0: e7ff         	b	0x700adbd2 <Udma_chClose+0x92> @ imm = #-0x2
700adbd2: 9800         	ldr	r0, [sp]
700adbd4: f7f7 ff74    	bl	0x700a5ac0 <Udma_chFreeResource> @ imm = #-0x8118
700adbd8: 4601         	mov	r1, r0
700adbda: 9802         	ldr	r0, [sp, #0x8]
700adbdc: 4408         	add	r0, r1
700adbde: 9002         	str	r0, [sp, #0x8]
700adbe0: 9802         	ldr	r0, [sp, #0x8]
700adbe2: b108         	cbz	r0, 0x700adbe8 <Udma_chClose+0xa8> @ imm = #0x2
700adbe4: e7ff         	b	0x700adbe6 <Udma_chClose+0xa6> @ imm = #-0x2
700adbe6: e7ff         	b	0x700adbe8 <Udma_chClose+0xa8> @ imm = #-0x2
700adbe8: 9800         	ldr	r0, [sp]
700adbea: f44f 7114    	mov.w	r1, #0x250
700adbee: f7f3 e942    	blx	0x700a0e74 <__aeabi_memclr8> @ imm = #-0xcd7c
700adbf2: 9900         	ldr	r1, [sp]
700adbf4: 2000         	movs	r0, #0x0
700adbf6: f8c1 0244    	str.w	r0, [r1, #0x244]
700adbfa: e7ff         	b	0x700adbfc <Udma_chClose+0xbc> @ imm = #-0x2
700adbfc: 9802         	ldr	r0, [sp, #0x8]
700adbfe: b004         	add	sp, #0x10
700adc00: bd80         	pop	{r7, pc}
		...
700adc0e: 0000         	movs	r0, r0

700adc10 <CSL_bcdmaChanOpAccessRemotePeerReg>:
700adc10: b580         	push	{r7, lr}
700adc12: b08a         	sub	sp, #0x28
700adc14: 4684         	mov	r12, r0
700adc16: 980c         	ldr	r0, [sp, #0x30]
700adc18: f8cd c024    	str.w	r12, [sp, #0x24]
700adc1c: 9108         	str	r1, [sp, #0x20]
700adc1e: 9207         	str	r2, [sp, #0x1c]
700adc20: 9306         	str	r3, [sp, #0x18]
700adc22: f88d 0017    	strb.w	r0, [sp, #0x17]
700adc26: 2000         	movs	r0, #0x0
700adc28: 9004         	str	r0, [sp, #0x10]
700adc2a: 9806         	ldr	r0, [sp, #0x18]
700adc2c: b920         	cbnz	r0, 0x700adc38 <CSL_bcdmaChanOpAccessRemotePeerReg+0x28> @ imm = #0x8
700adc2e: e7ff         	b	0x700adc30 <CSL_bcdmaChanOpAccessRemotePeerReg+0x20> @ imm = #-0x2
700adc30: f06f 0001    	mvn	r0, #0x1
700adc34: 9004         	str	r0, [sp, #0x10]
700adc36: e048         	b	0x700adcca <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #0x90
700adc38: 2000         	movs	r0, #0x0
700adc3a: 9003         	str	r0, [sp, #0xc]
700adc3c: 9808         	ldr	r0, [sp, #0x20]
700adc3e: 9001         	str	r0, [sp, #0x4]
700adc40: 2801         	cmp	r0, #0x1
700adc42: d004         	beq	0x700adc4e <CSL_bcdmaChanOpAccessRemotePeerReg+0x3e> @ imm = #0x8
700adc44: e7ff         	b	0x700adc46 <CSL_bcdmaChanOpAccessRemotePeerReg+0x36> @ imm = #-0x2
700adc46: 9801         	ldr	r0, [sp, #0x4]
700adc48: 2802         	cmp	r0, #0x2
700adc4a: d009         	beq	0x700adc60 <CSL_bcdmaChanOpAccessRemotePeerReg+0x50> @ imm = #0x12
700adc4c: e011         	b	0x700adc72 <CSL_bcdmaChanOpAccessRemotePeerReg+0x62> @ imm = #0x22
700adc4e: 9809         	ldr	r0, [sp, #0x24]
700adc50: 6900         	ldr	r0, [r0, #0x10]
700adc52: 9907         	ldr	r1, [sp, #0x1c]
700adc54: eb00 3001    	add.w	r0, r0, r1, lsl #12
700adc58: f500 7000    	add.w	r0, r0, #0x200
700adc5c: 9003         	str	r0, [sp, #0xc]
700adc5e: e00c         	b	0x700adc7a <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x18
700adc60: 9809         	ldr	r0, [sp, #0x24]
700adc62: 6980         	ldr	r0, [r0, #0x18]
700adc64: 9907         	ldr	r1, [sp, #0x1c]
700adc66: eb00 3001    	add.w	r0, r0, r1, lsl #12
700adc6a: f500 7000    	add.w	r0, r0, #0x200
700adc6e: 9003         	str	r0, [sp, #0xc]
700adc70: e003         	b	0x700adc7a <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x6
700adc72: f06f 0001    	mvn	r0, #0x1
700adc76: 9004         	str	r0, [sp, #0x10]
700adc78: e7ff         	b	0x700adc7a <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #-0x2
700adc7a: 9803         	ldr	r0, [sp, #0xc]
700adc7c: b320         	cbz	r0, 0x700adcc8 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #0x48
700adc7e: e7ff         	b	0x700adc80 <CSL_bcdmaChanOpAccessRemotePeerReg+0x70> @ imm = #-0x2
700adc80: 9806         	ldr	r0, [sp, #0x18]
700adc82: 9002         	str	r0, [sp, #0x8]
700adc84: 9802         	ldr	r0, [sp, #0x8]
700adc86: 6800         	ldr	r0, [r0]
700adc88: 2810         	cmp	r0, #0x10
700adc8a: d304         	blo	0x700adc96 <CSL_bcdmaChanOpAccessRemotePeerReg+0x86> @ imm = #0x8
700adc8c: e7ff         	b	0x700adc8e <CSL_bcdmaChanOpAccessRemotePeerReg+0x7e> @ imm = #-0x2
700adc8e: f06f 0002    	mvn	r0, #0x2
700adc92: 9004         	str	r0, [sp, #0x10]
700adc94: e017         	b	0x700adcc6 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #0x2e
700adc96: 9802         	ldr	r0, [sp, #0x8]
700adc98: 6801         	ldr	r1, [r0]
700adc9a: 9803         	ldr	r0, [sp, #0xc]
700adc9c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700adca0: 9003         	str	r0, [sp, #0xc]
700adca2: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700adca6: 07c0         	lsls	r0, r0, #0x1f
700adca8: b130         	cbz	r0, 0x700adcb8 <CSL_bcdmaChanOpAccessRemotePeerReg+0xa8> @ imm = #0xc
700adcaa: e7ff         	b	0x700adcac <CSL_bcdmaChanOpAccessRemotePeerReg+0x9c> @ imm = #-0x2
700adcac: 9803         	ldr	r0, [sp, #0xc]
700adcae: f007 fbc7    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x778e
700adcb2: 9902         	ldr	r1, [sp, #0x8]
700adcb4: 6048         	str	r0, [r1, #0x4]
700adcb6: e005         	b	0x700adcc4 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #0xa
700adcb8: 9803         	ldr	r0, [sp, #0xc]
700adcba: 9902         	ldr	r1, [sp, #0x8]
700adcbc: 6849         	ldr	r1, [r1, #0x4]
700adcbe: f007 fb3f    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x767e
700adcc2: e7ff         	b	0x700adcc4 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #-0x2
700adcc4: e7ff         	b	0x700adcc6 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #-0x2
700adcc6: e7ff         	b	0x700adcc8 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #-0x2
700adcc8: e7ff         	b	0x700adcca <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #-0x2
700adcca: 9804         	ldr	r0, [sp, #0x10]
700adccc: b00a         	add	sp, #0x28
700adcce: bd80         	pop	{r7, pc}

700adcd0 <_out_rev>:
700adcd0: b580         	push	{r7, lr}
700adcd2: b086         	sub	sp, #0x18
700adcd4: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700adcd8: f8dd c028    	ldr.w	r12, [sp, #0x28]
700adcdc: f8dd c024    	ldr.w	r12, [sp, #0x24]
700adce0: f8dd c020    	ldr.w	r12, [sp, #0x20]
700adce4: 9005         	str	r0, [sp, #0x14]
700adce6: 9104         	str	r1, [sp, #0x10]
700adce8: 9203         	str	r2, [sp, #0xc]
700adcea: 9302         	str	r3, [sp, #0x8]
700adcec: 9803         	ldr	r0, [sp, #0xc]
700adcee: 9001         	str	r0, [sp, #0x4]
700adcf0: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700adcf4: 0780         	lsls	r0, r0, #0x1e
700adcf6: 2800         	cmp	r0, #0x0
700adcf8: d41c         	bmi	0x700add34 <_out_rev+0x64> @ imm = #0x38
700adcfa: e7ff         	b	0x700adcfc <_out_rev+0x2c> @ imm = #-0x2
700adcfc: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700add00: 07c0         	lsls	r0, r0, #0x1f
700add02: b9b8         	cbnz	r0, 0x700add34 <_out_rev+0x64> @ imm = #0x2e
700add04: e7ff         	b	0x700add06 <_out_rev+0x36> @ imm = #-0x2
700add06: 9809         	ldr	r0, [sp, #0x24]
700add08: 9000         	str	r0, [sp]
700add0a: e7ff         	b	0x700add0c <_out_rev+0x3c> @ imm = #-0x2
700add0c: 9800         	ldr	r0, [sp]
700add0e: 990a         	ldr	r1, [sp, #0x28]
700add10: 4288         	cmp	r0, r1
700add12: d20e         	bhs	0x700add32 <_out_rev+0x62> @ imm = #0x1c
700add14: e7ff         	b	0x700add16 <_out_rev+0x46> @ imm = #-0x2
700add16: f8dd c014    	ldr.w	r12, [sp, #0x14]
700add1a: 9904         	ldr	r1, [sp, #0x10]
700add1c: 9a03         	ldr	r2, [sp, #0xc]
700add1e: 1c50         	adds	r0, r2, #0x1
700add20: 9003         	str	r0, [sp, #0xc]
700add22: 9b02         	ldr	r3, [sp, #0x8]
700add24: 2020         	movs	r0, #0x20
700add26: 47e0         	blx	r12
700add28: e7ff         	b	0x700add2a <_out_rev+0x5a> @ imm = #-0x2
700add2a: 9800         	ldr	r0, [sp]
700add2c: 3001         	adds	r0, #0x1
700add2e: 9000         	str	r0, [sp]
700add30: e7ec         	b	0x700add0c <_out_rev+0x3c> @ imm = #-0x28
700add32: e7ff         	b	0x700add34 <_out_rev+0x64> @ imm = #-0x2
700add34: e7ff         	b	0x700add36 <_out_rev+0x66> @ imm = #-0x2
700add36: 9809         	ldr	r0, [sp, #0x24]
700add38: b170         	cbz	r0, 0x700add58 <_out_rev+0x88> @ imm = #0x1c
700add3a: e7ff         	b	0x700add3c <_out_rev+0x6c> @ imm = #-0x2
700add3c: f8dd c014    	ldr.w	r12, [sp, #0x14]
700add40: 9808         	ldr	r0, [sp, #0x20]
700add42: 9909         	ldr	r1, [sp, #0x24]
700add44: 3901         	subs	r1, #0x1
700add46: 9109         	str	r1, [sp, #0x24]
700add48: 5c40         	ldrb	r0, [r0, r1]
700add4a: 9904         	ldr	r1, [sp, #0x10]
700add4c: 9a03         	ldr	r2, [sp, #0xc]
700add4e: 1c53         	adds	r3, r2, #0x1
700add50: 9303         	str	r3, [sp, #0xc]
700add52: 9b02         	ldr	r3, [sp, #0x8]
700add54: 47e0         	blx	r12
700add56: e7ee         	b	0x700add36 <_out_rev+0x66> @ imm = #-0x24
700add58: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700add5c: 0780         	lsls	r0, r0, #0x1e
700add5e: 2800         	cmp	r0, #0x0
700add60: d513         	bpl	0x700add8a <_out_rev+0xba> @ imm = #0x26
700add62: e7ff         	b	0x700add64 <_out_rev+0x94> @ imm = #-0x2
700add64: e7ff         	b	0x700add66 <_out_rev+0x96> @ imm = #-0x2
700add66: 9803         	ldr	r0, [sp, #0xc]
700add68: 9901         	ldr	r1, [sp, #0x4]
700add6a: 1a40         	subs	r0, r0, r1
700add6c: 990a         	ldr	r1, [sp, #0x28]
700add6e: 4288         	cmp	r0, r1
700add70: d20a         	bhs	0x700add88 <_out_rev+0xb8> @ imm = #0x14
700add72: e7ff         	b	0x700add74 <_out_rev+0xa4> @ imm = #-0x2
700add74: f8dd c014    	ldr.w	r12, [sp, #0x14]
700add78: 9904         	ldr	r1, [sp, #0x10]
700add7a: 9a03         	ldr	r2, [sp, #0xc]
700add7c: 1c50         	adds	r0, r2, #0x1
700add7e: 9003         	str	r0, [sp, #0xc]
700add80: 9b02         	ldr	r3, [sp, #0x8]
700add82: 2020         	movs	r0, #0x20
700add84: 47e0         	blx	r12
700add86: e7ee         	b	0x700add66 <_out_rev+0x96> @ imm = #-0x24
700add88: e7ff         	b	0x700add8a <_out_rev+0xba> @ imm = #-0x2
700add8a: 9803         	ldr	r0, [sp, #0xc]
700add8c: b006         	add	sp, #0x18
700add8e: bd80         	pop	{r7, pc}

700add90 <PMU_profilePrintEntry>:
700add90: b580         	push	{r7, lr}
700add92: b086         	sub	sp, #0x18
700add94: 9005         	str	r0, [sp, #0x14]
700add96: 2000         	movs	r0, #0x0
700add98: 9004         	str	r0, [sp, #0x10]
700add9a: e7ff         	b	0x700add9c <PMU_profilePrintEntry+0xc> @ imm = #-0x2
700add9c: 9804         	ldr	r0, [sp, #0x10]
700add9e: f248 2100    	movw	r1, #0x8200
700adda2: f2c7 0108    	movt	r1, #0x7008
700adda6: 6809         	ldr	r1, [r1]
700adda8: 4288         	cmp	r0, r1
700addaa: d24d         	bhs	0x700ade48 <PMU_profilePrintEntry+0xb8> @ imm = #0x9a
700addac: e7ff         	b	0x700addae <PMU_profilePrintEntry+0x1e> @ imm = #-0x2
700addae: 9804         	ldr	r0, [sp, #0x10]
700addb0: f248 2200    	movw	r2, #0x8200
700addb4: f2c7 0208    	movt	r2, #0x7008
700addb8: 2134         	movs	r1, #0x34
700addba: fb00 2001    	mla	r0, r0, r1, r2
700addbe: 300c         	adds	r0, #0xc
700addc0: 9002         	str	r0, [sp, #0x8]
700addc2: 9805         	ldr	r0, [sp, #0x14]
700addc4: 9902         	ldr	r1, [sp, #0x8]
700addc6: 6b09         	ldr	r1, [r1, #0x30]
700addc8: f7f3 ee9a    	blx	0x700a1b00 <strcmp>     @ imm = #-0xc2cc
700addcc: bbb8         	cbnz	r0, 0x700ade3e <PMU_profilePrintEntry+0xae> @ imm = #0x6e
700addce: e7ff         	b	0x700addd0 <PMU_profilePrintEntry+0x40> @ imm = #-0x2
700addd0: 9802         	ldr	r0, [sp, #0x8]
700addd2: 6b02         	ldr	r2, [r0, #0x30]
700addd4: f647 01e8    	movw	r1, #0x78e8
700addd8: f2c7 010b    	movt	r1, #0x700b
700adddc: 2001         	movs	r0, #0x1
700addde: 9001         	str	r0, [sp, #0x4]
700adde0: f001 ff4e    	bl	0x700afc80 <_DebugP_logZone> @ imm = #0x1e9c
700adde4: 9801         	ldr	r0, [sp, #0x4]
700adde6: 9902         	ldr	r1, [sp, #0x8]
700adde8: 6aca         	ldr	r2, [r1, #0x2c]
700addea: f647 1179    	movw	r1, #0x7979
700addee: f2c7 010b    	movt	r1, #0x700b
700addf2: f001 ff45    	bl	0x700afc80 <_DebugP_logZone> @ imm = #0x1e8a
700addf6: 2000         	movs	r0, #0x0
700addf8: 9003         	str	r0, [sp, #0xc]
700addfa: e7ff         	b	0x700addfc <PMU_profilePrintEntry+0x6c> @ imm = #-0x2
700addfc: 9803         	ldr	r0, [sp, #0xc]
700addfe: 2802         	cmp	r0, #0x2
700ade00: d815         	bhi	0x700ade2e <PMU_profilePrintEntry+0x9e> @ imm = #0x2a
700ade02: e7ff         	b	0x700ade04 <PMU_profilePrintEntry+0x74> @ imm = #-0x2
700ade04: 9902         	ldr	r1, [sp, #0x8]
700ade06: 9803         	ldr	r0, [sp, #0xc]
700ade08: eb00 0240    	add.w	r2, r0, r0, lsl #1
700ade0c: eb01 0082    	add.w	r0, r1, r2, lsl #2
700ade10: f851 2022    	ldr.w	r2, [r1, r2, lsl #2]
700ade14: 6883         	ldr	r3, [r0, #0x8]
700ade16: f647 2161    	movw	r1, #0x7a61
700ade1a: f2c7 010b    	movt	r1, #0x700b
700ade1e: 2001         	movs	r0, #0x1
700ade20: f001 ff2e    	bl	0x700afc80 <_DebugP_logZone> @ imm = #0x1e5c
700ade24: e7ff         	b	0x700ade26 <PMU_profilePrintEntry+0x96> @ imm = #-0x2
700ade26: 9803         	ldr	r0, [sp, #0xc]
700ade28: 3001         	adds	r0, #0x1
700ade2a: 9003         	str	r0, [sp, #0xc]
700ade2c: e7e6         	b	0x700addfc <PMU_profilePrintEntry+0x6c> @ imm = #-0x34
700ade2e: f247 01e1    	movw	r1, #0x70e1
700ade32: f2c7 010b    	movt	r1, #0x700b
700ade36: 2001         	movs	r0, #0x1
700ade38: f001 ff22    	bl	0x700afc80 <_DebugP_logZone> @ imm = #0x1e44
700ade3c: e004         	b	0x700ade48 <PMU_profilePrintEntry+0xb8> @ imm = #0x8
700ade3e: e7ff         	b	0x700ade40 <PMU_profilePrintEntry+0xb0> @ imm = #-0x2
700ade40: 9804         	ldr	r0, [sp, #0x10]
700ade42: 3001         	adds	r0, #0x1
700ade44: 9004         	str	r0, [sp, #0x10]
700ade46: e7a9         	b	0x700add9c <PMU_profilePrintEntry+0xc> @ imm = #-0xae
700ade48: b006         	add	sp, #0x18
700ade4a: bd80         	pop	{r7, pc}
700ade4c: 0000         	movs	r0, r0
700ade4e: 0000         	movs	r0, r0

700ade50 <CSL_pktdmaAccessChanPeerReg>:
700ade50: b580         	push	{r7, lr}
700ade52: b088         	sub	sp, #0x20
700ade54: 4684         	mov	r12, r0
700ade56: 980b         	ldr	r0, [sp, #0x2c]
700ade58: f8dd e028    	ldr.w	lr, [sp, #0x28]
700ade5c: f8cd c01c    	str.w	r12, [sp, #0x1c]
700ade60: 9106         	str	r1, [sp, #0x18]
700ade62: 9205         	str	r2, [sp, #0x14]
700ade64: 9304         	str	r3, [sp, #0x10]
700ade66: f88d 000f    	strb.w	r0, [sp, #0xf]
700ade6a: 2000         	movs	r0, #0x0
700ade6c: 9002         	str	r0, [sp, #0x8]
700ade6e: 9807         	ldr	r0, [sp, #0x1c]
700ade70: b150         	cbz	r0, 0x700ade88 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0x14
700ade72: e7ff         	b	0x700ade74 <CSL_pktdmaAccessChanPeerReg+0x24> @ imm = #-0x2
700ade74: 9804         	ldr	r0, [sp, #0x10]
700ade76: b138         	cbz	r0, 0x700ade88 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0xe
700ade78: e7ff         	b	0x700ade7a <CSL_pktdmaAccessChanPeerReg+0x2a> @ imm = #-0x2
700ade7a: 9807         	ldr	r0, [sp, #0x1c]
700ade7c: 9906         	ldr	r1, [sp, #0x18]
700ade7e: 9a0a         	ldr	r2, [sp, #0x28]
700ade80: f004 ff36    	bl	0x700b2cf0 <CSL_pktdmaIsValidChanIdx> @ imm = #0x4e6c
700ade84: b920         	cbnz	r0, 0x700ade90 <CSL_pktdmaAccessChanPeerReg+0x40> @ imm = #0x8
700ade86: e7ff         	b	0x700ade88 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #-0x2
700ade88: f04f 30ff    	mov.w	r0, #0xffffffff
700ade8c: 9002         	str	r0, [sp, #0x8]
700ade8e: e037         	b	0x700adf00 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #0x6e
700ade90: 9805         	ldr	r0, [sp, #0x14]
700ade92: 280f         	cmp	r0, #0xf
700ade94: d82f         	bhi	0x700adef6 <CSL_pktdmaAccessChanPeerReg+0xa6> @ imm = #0x5e
700ade96: e7ff         	b	0x700ade98 <CSL_pktdmaAccessChanPeerReg+0x48> @ imm = #-0x2
700ade98: 980a         	ldr	r0, [sp, #0x28]
700ade9a: b960         	cbnz	r0, 0x700adeb6 <CSL_pktdmaAccessChanPeerReg+0x66> @ imm = #0x18
700ade9c: e7ff         	b	0x700ade9e <CSL_pktdmaAccessChanPeerReg+0x4e> @ imm = #-0x2
700ade9e: 9807         	ldr	r0, [sp, #0x1c]
700adea0: 6900         	ldr	r0, [r0, #0x10]
700adea2: 9906         	ldr	r1, [sp, #0x18]
700adea4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700adea8: 9905         	ldr	r1, [sp, #0x14]
700adeaa: eb00 0081    	add.w	r0, r0, r1, lsl #2
700adeae: f500 7000    	add.w	r0, r0, #0x200
700adeb2: 9001         	str	r0, [sp, #0x4]
700adeb4: e00b         	b	0x700adece <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #0x16
700adeb6: 9807         	ldr	r0, [sp, #0x1c]
700adeb8: 6940         	ldr	r0, [r0, #0x14]
700adeba: 9906         	ldr	r1, [sp, #0x18]
700adebc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700adec0: 9905         	ldr	r1, [sp, #0x14]
700adec2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700adec6: f500 7000    	add.w	r0, r0, #0x200
700adeca: 9001         	str	r0, [sp, #0x4]
700adecc: e7ff         	b	0x700adece <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #-0x2
700adece: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700aded2: 07c0         	lsls	r0, r0, #0x1f
700aded4: b130         	cbz	r0, 0x700adee4 <CSL_pktdmaAccessChanPeerReg+0x94> @ imm = #0xc
700aded6: e7ff         	b	0x700aded8 <CSL_pktdmaAccessChanPeerReg+0x88> @ imm = #-0x2
700aded8: 9801         	ldr	r0, [sp, #0x4]
700adeda: f007 fac1    	bl	0x700b5460 <CSL_REG32_RD_RAW> @ imm = #0x7582
700adede: 9904         	ldr	r1, [sp, #0x10]
700adee0: 6008         	str	r0, [r1]
700adee2: e005         	b	0x700adef0 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #0xa
700adee4: 9801         	ldr	r0, [sp, #0x4]
700adee6: 9904         	ldr	r1, [sp, #0x10]
700adee8: 6809         	ldr	r1, [r1]
700adeea: f007 fa31    	bl	0x700b5350 <CSL_REG32_WR_RAW> @ imm = #0x7462
700adeee: e7ff         	b	0x700adef0 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #-0x2
700adef0: 2000         	movs	r0, #0x0
700adef2: 9002         	str	r0, [sp, #0x8]
700adef4: e003         	b	0x700adefe <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #0x6
700adef6: f04f 30ff    	mov.w	r0, #0xffffffff
700adefa: 9002         	str	r0, [sp, #0x8]
700adefc: e7ff         	b	0x700adefe <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #-0x2
700adefe: e7ff         	b	0x700adf00 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #-0x2
700adf00: 9802         	ldr	r0, [sp, #0x8]
700adf02: b008         	add	sp, #0x20
700adf04: bd80         	pop	{r7, pc}
		...
700adf0e: 0000         	movs	r0, r0

700adf10 <UART_fifoWrite>:
700adf10: b580         	push	{r7, lr}
700adf12: b08c         	sub	sp, #0x30
700adf14: 900b         	str	r0, [sp, #0x2c]
700adf16: 910a         	str	r1, [sp, #0x28]
700adf18: 9209         	str	r2, [sp, #0x24]
700adf1a: 9809         	ldr	r0, [sp, #0x24]
700adf1c: 9008         	str	r0, [sp, #0x20]
700adf1e: 9808         	ldr	r0, [sp, #0x20]
700adf20: 9007         	str	r0, [sp, #0x1c]
700adf22: 980a         	ldr	r0, [sp, #0x28]
700adf24: 9006         	str	r0, [sp, #0x18]
700adf26: 2000         	movs	r0, #0x0
700adf28: 9005         	str	r0, [sp, #0x14]
700adf2a: 9004         	str	r0, [sp, #0x10]
700adf2c: f640 30b8    	movw	r0, #0xbb8
700adf30: 9003         	str	r0, [sp, #0xc]
700adf32: 2040         	movs	r0, #0x40
700adf34: 9004         	str	r0, [sp, #0x10]
700adf36: e7ff         	b	0x700adf38 <UART_fifoWrite+0x28> @ imm = #-0x2
700adf38: 980b         	ldr	r0, [sp, #0x2c]
700adf3a: 6800         	ldr	r0, [r0]
700adf3c: f005 fba8    	bl	0x700b3690 <UART_readLineStatus> @ imm = #0x5750
700adf40: 9005         	str	r0, [sp, #0x14]
700adf42: 9803         	ldr	r0, [sp, #0xc]
700adf44: 3801         	subs	r0, #0x1
700adf46: 9003         	str	r0, [sp, #0xc]
700adf48: e7ff         	b	0x700adf4a <UART_fifoWrite+0x3a> @ imm = #-0x2
700adf4a: 9805         	ldr	r0, [sp, #0x14]
700adf4c: f000 0160    	and	r1, r0, #0x60
700adf50: 2000         	movs	r0, #0x0
700adf52: 2960         	cmp	r1, #0x60
700adf54: 9002         	str	r0, [sp, #0x8]
700adf56: d007         	beq	0x700adf68 <UART_fifoWrite+0x58> @ imm = #0xe
700adf58: e7ff         	b	0x700adf5a <UART_fifoWrite+0x4a> @ imm = #-0x2
700adf5a: 9903         	ldr	r1, [sp, #0xc]
700adf5c: 2000         	movs	r0, #0x0
700adf5e: 2900         	cmp	r1, #0x0
700adf60: bfc8         	it	gt
700adf62: 2001         	movgt	r0, #0x1
700adf64: 9002         	str	r0, [sp, #0x8]
700adf66: e7ff         	b	0x700adf68 <UART_fifoWrite+0x58> @ imm = #-0x2
700adf68: 9802         	ldr	r0, [sp, #0x8]
700adf6a: 07c0         	lsls	r0, r0, #0x1f
700adf6c: 2800         	cmp	r0, #0x0
700adf6e: d1e3         	bne	0x700adf38 <UART_fifoWrite+0x28> @ imm = #-0x3a
700adf70: e7ff         	b	0x700adf72 <UART_fifoWrite+0x62> @ imm = #-0x2
700adf72: 9803         	ldr	r0, [sp, #0xc]
700adf74: 2801         	cmp	r0, #0x1
700adf76: db21         	blt	0x700adfbc <UART_fifoWrite+0xac> @ imm = #0x42
700adf78: e7ff         	b	0x700adf7a <UART_fifoWrite+0x6a> @ imm = #-0x2
700adf7a: e7ff         	b	0x700adf7c <UART_fifoWrite+0x6c> @ imm = #-0x2
700adf7c: 9904         	ldr	r1, [sp, #0x10]
700adf7e: 2000         	movs	r0, #0x0
700adf80: 9001         	str	r0, [sp, #0x4]
700adf82: b131         	cbz	r1, 0x700adf92 <UART_fifoWrite+0x82> @ imm = #0xc
700adf84: e7ff         	b	0x700adf86 <UART_fifoWrite+0x76> @ imm = #-0x2
700adf86: 9808         	ldr	r0, [sp, #0x20]
700adf88: 2800         	cmp	r0, #0x0
700adf8a: bf18         	it	ne
700adf8c: 2001         	movne	r0, #0x1
700adf8e: 9001         	str	r0, [sp, #0x4]
700adf90: e7ff         	b	0x700adf92 <UART_fifoWrite+0x82> @ imm = #-0x2
700adf92: 9801         	ldr	r0, [sp, #0x4]
700adf94: 07c0         	lsls	r0, r0, #0x1f
700adf96: b180         	cbz	r0, 0x700adfba <UART_fifoWrite+0xaa> @ imm = #0x20
700adf98: e7ff         	b	0x700adf9a <UART_fifoWrite+0x8a> @ imm = #-0x2
700adf9a: 980b         	ldr	r0, [sp, #0x2c]
700adf9c: 6800         	ldr	r0, [r0]
700adf9e: 9906         	ldr	r1, [sp, #0x18]
700adfa0: 7809         	ldrb	r1, [r1]
700adfa2: f007 f835    	bl	0x700b5010 <UART_putChar> @ imm = #0x706a
700adfa6: 9806         	ldr	r0, [sp, #0x18]
700adfa8: 3001         	adds	r0, #0x1
700adfaa: 9006         	str	r0, [sp, #0x18]
700adfac: 9808         	ldr	r0, [sp, #0x20]
700adfae: 3801         	subs	r0, #0x1
700adfb0: 9008         	str	r0, [sp, #0x20]
700adfb2: 9804         	ldr	r0, [sp, #0x10]
700adfb4: 3801         	subs	r0, #0x1
700adfb6: 9004         	str	r0, [sp, #0x10]
700adfb8: e7e0         	b	0x700adf7c <UART_fifoWrite+0x6c> @ imm = #-0x40
700adfba: e7ff         	b	0x700adfbc <UART_fifoWrite+0xac> @ imm = #-0x2
700adfbc: 9807         	ldr	r0, [sp, #0x1c]
700adfbe: 9908         	ldr	r1, [sp, #0x20]
700adfc0: 1a40         	subs	r0, r0, r1
700adfc2: b00c         	add	sp, #0x30
700adfc4: bd80         	pop	{r7, pc}
		...
700adfce: 0000         	movs	r0, r0

700adfd0 <UART_init>:
700adfd0: b580         	push	{r7, lr}
700adfd2: b086         	sub	sp, #0x18
700adfd4: 2000         	movs	r0, #0x0
700adfd6: 9004         	str	r0, [sp, #0x10]
700adfd8: e7ff         	b	0x700adfda <UART_init+0xa> @ imm = #-0x2
700adfda: 9804         	ldr	r0, [sp, #0x10]
700adfdc: f248 316c    	movw	r1, #0x836c
700adfe0: f2c7 010b    	movt	r1, #0x700b
700adfe4: 6809         	ldr	r1, [r1]
700adfe6: 4288         	cmp	r0, r1
700adfe8: d236         	bhs	0x700ae058 <UART_init+0x88> @ imm = #0x6c
700adfea: e7ff         	b	0x700adfec <UART_init+0x1c> @ imm = #-0x2
700adfec: 9904         	ldr	r1, [sp, #0x10]
700adfee: f248 3034    	movw	r0, #0x8334
700adff2: f2c7 000b    	movt	r0, #0x700b
700adff6: 9002         	str	r0, [sp, #0x8]
700adff8: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700adffc: 6840         	ldr	r0, [r0, #0x4]
700adffe: 9003         	str	r0, [sp, #0xc]
700ae000: 9803         	ldr	r0, [sp, #0xc]
700ae002: 2800         	cmp	r0, #0x0
700ae004: bf18         	it	ne
700ae006: 2001         	movne	r0, #0x1
700ae008: f647 119f    	movw	r1, #0x799f
700ae00c: f2c7 010b    	movt	r1, #0x700b
700ae010: 466a         	mov	r2, sp
700ae012: 6011         	str	r1, [r2]
700ae014: f647 11fa    	movw	r1, #0x79fa
700ae018: f2c7 010b    	movt	r1, #0x700b
700ae01c: f647 3212    	movw	r2, #0x7b12
700ae020: f2c7 020b    	movt	r2, #0x700b
700ae024: 23bf         	movs	r3, #0xbf
700ae026: f002 fd93    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x2b26
700ae02a: 9803         	ldr	r0, [sp, #0xc]
700ae02c: f44f 715a    	mov.w	r1, #0x368
700ae030: f7f2 ef20    	blx	0x700a0e74 <__aeabi_memclr8> @ imm = #-0xd1c0
700ae034: 9802         	ldr	r0, [sp, #0x8]
700ae036: 9904         	ldr	r1, [sp, #0x10]
700ae038: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700ae03c: 6800         	ldr	r0, [r0]
700ae03e: 2100         	movs	r1, #0x0
700ae040: f7fe f976    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x1d14
700ae044: 9902         	ldr	r1, [sp, #0x8]
700ae046: 9a04         	ldr	r2, [sp, #0x10]
700ae048: f851 1032    	ldr.w	r1, [r1, r2, lsl #3]
700ae04c: 6008         	str	r0, [r1]
700ae04e: e7ff         	b	0x700ae050 <UART_init+0x80> @ imm = #-0x2
700ae050: 9804         	ldr	r0, [sp, #0x10]
700ae052: 3001         	adds	r0, #0x1
700ae054: 9004         	str	r0, [sp, #0x10]
700ae056: e7c0         	b	0x700adfda <UART_init+0xa> @ imm = #-0x80
700ae058: f248 00b8    	movw	r0, #0x80b8
700ae05c: f2c7 000b    	movt	r0, #0x700b
700ae060: 3004         	adds	r0, #0x4
700ae062: f002 f855    	bl	0x700b0110 <SemaphoreP_constructMutex> @ imm = #0x20aa
700ae066: 9005         	str	r0, [sp, #0x14]
700ae068: 9805         	ldr	r0, [sp, #0x14]
700ae06a: b938         	cbnz	r0, 0x700ae07c <UART_init+0xac> @ imm = #0xe
700ae06c: e7ff         	b	0x700ae06e <UART_init+0x9e> @ imm = #-0x2
700ae06e: f248 01b8    	movw	r1, #0x80b8
700ae072: f2c7 010b    	movt	r1, #0x700b
700ae076: 1d08         	adds	r0, r1, #0x4
700ae078: 6008         	str	r0, [r1]
700ae07a: e7ff         	b	0x700ae07c <UART_init+0xac> @ imm = #-0x2
700ae07c: b006         	add	sp, #0x18
700ae07e: bd80         	pop	{r7, pc}

700ae080 <Udma_chCheckParams>:
700ae080: b084         	sub	sp, #0x10
700ae082: 9003         	str	r0, [sp, #0xc]
700ae084: 9102         	str	r1, [sp, #0x8]
700ae086: 9201         	str	r2, [sp, #0x4]
700ae088: 2000         	movs	r0, #0x0
700ae08a: 9000         	str	r0, [sp]
700ae08c: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ae090: 0700         	lsls	r0, r0, #0x1c
700ae092: 2800         	cmp	r0, #0x0
700ae094: d513         	bpl	0x700ae0be <Udma_chCheckParams+0x3e> @ imm = #0x26
700ae096: e7ff         	b	0x700ae098 <Udma_chCheckParams+0x18> @ imm = #-0x2
700ae098: 9801         	ldr	r0, [sp, #0x4]
700ae09a: 6840         	ldr	r0, [r0, #0x4]
700ae09c: f510 3f80    	cmn.w	r0, #0x10000
700ae0a0: d008         	beq	0x700ae0b4 <Udma_chCheckParams+0x34> @ imm = #0x10
700ae0a2: e7ff         	b	0x700ae0a4 <Udma_chCheckParams+0x24> @ imm = #-0x2
700ae0a4: 9801         	ldr	r0, [sp, #0x4]
700ae0a6: 6840         	ldr	r0, [r0, #0x4]
700ae0a8: 2102         	movs	r1, #0x2
700ae0aa: f6cf 71ff    	movt	r1, #0xffff
700ae0ae: 4288         	cmp	r0, r1
700ae0b0: d104         	bne	0x700ae0bc <Udma_chCheckParams+0x3c> @ imm = #0x8
700ae0b2: e7ff         	b	0x700ae0b4 <Udma_chCheckParams+0x34> @ imm = #-0x2
700ae0b4: f06f 0002    	mvn	r0, #0x2
700ae0b8: 9000         	str	r0, [sp]
700ae0ba: e7ff         	b	0x700ae0bc <Udma_chCheckParams+0x3c> @ imm = #-0x2
700ae0bc: e7ff         	b	0x700ae0be <Udma_chCheckParams+0x3e> @ imm = #-0x2
700ae0be: f89d 0009    	ldrb.w	r0, [sp, #0x9]
700ae0c2: 07c0         	lsls	r0, r0, #0x1f
700ae0c4: b388         	cbz	r0, 0x700ae12a <Udma_chCheckParams+0xaa> @ imm = #0x62
700ae0c6: e7ff         	b	0x700ae0c8 <Udma_chCheckParams+0x48> @ imm = #-0x2
700ae0c8: 9801         	ldr	r0, [sp, #0x4]
700ae0ca: 6880         	ldr	r0, [r0, #0x8]
700ae0cc: 2104         	movs	r1, #0x4
700ae0ce: f6cf 71ff    	movt	r1, #0xffff
700ae0d2: 4288         	cmp	r0, r1
700ae0d4: d104         	bne	0x700ae0e0 <Udma_chCheckParams+0x60> @ imm = #0x8
700ae0d6: e7ff         	b	0x700ae0d8 <Udma_chCheckParams+0x58> @ imm = #-0x2
700ae0d8: f06f 0002    	mvn	r0, #0x2
700ae0dc: 9000         	str	r0, [sp]
700ae0de: e7ff         	b	0x700ae0e0 <Udma_chCheckParams+0x60> @ imm = #-0x2
700ae0e0: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ae0e4: 07c0         	lsls	r0, r0, #0x1f
700ae0e6: b150         	cbz	r0, 0x700ae0fe <Udma_chCheckParams+0x7e> @ imm = #0x14
700ae0e8: e7ff         	b	0x700ae0ea <Udma_chCheckParams+0x6a> @ imm = #-0x2
700ae0ea: 9801         	ldr	r0, [sp, #0x4]
700ae0ec: 6880         	ldr	r0, [r0, #0x8]
700ae0ee: 2804         	cmp	r0, #0x4
700ae0f0: d304         	blo	0x700ae0fc <Udma_chCheckParams+0x7c> @ imm = #0x8
700ae0f2: e7ff         	b	0x700ae0f4 <Udma_chCheckParams+0x74> @ imm = #-0x2
700ae0f4: f06f 0002    	mvn	r0, #0x2
700ae0f8: 9000         	str	r0, [sp]
700ae0fa: e7ff         	b	0x700ae0fc <Udma_chCheckParams+0x7c> @ imm = #-0x2
700ae0fc: e7ff         	b	0x700ae0fe <Udma_chCheckParams+0x7e> @ imm = #-0x2
700ae0fe: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ae102: 0780         	lsls	r0, r0, #0x1e
700ae104: 2800         	cmp	r0, #0x0
700ae106: d50f         	bpl	0x700ae128 <Udma_chCheckParams+0xa8> @ imm = #0x1e
700ae108: e7ff         	b	0x700ae10a <Udma_chCheckParams+0x8a> @ imm = #-0x2
700ae10a: 9801         	ldr	r0, [sp, #0x4]
700ae10c: 6880         	ldr	r0, [r0, #0x8]
700ae10e: 2804         	cmp	r0, #0x4
700ae110: d305         	blo	0x700ae11e <Udma_chCheckParams+0x9e> @ imm = #0xa
700ae112: e7ff         	b	0x700ae114 <Udma_chCheckParams+0x94> @ imm = #-0x2
700ae114: 9801         	ldr	r0, [sp, #0x4]
700ae116: 6880         	ldr	r0, [r0, #0x8]
700ae118: 2808         	cmp	r0, #0x8
700ae11a: d304         	blo	0x700ae126 <Udma_chCheckParams+0xa6> @ imm = #0x8
700ae11c: e7ff         	b	0x700ae11e <Udma_chCheckParams+0x9e> @ imm = #-0x2
700ae11e: f06f 0002    	mvn	r0, #0x2
700ae122: 9000         	str	r0, [sp]
700ae124: e7ff         	b	0x700ae126 <Udma_chCheckParams+0xa6> @ imm = #-0x2
700ae126: e7ff         	b	0x700ae128 <Udma_chCheckParams+0xa8> @ imm = #-0x2
700ae128: e7ff         	b	0x700ae12a <Udma_chCheckParams+0xaa> @ imm = #-0x2
700ae12a: 9800         	ldr	r0, [sp]
700ae12c: b004         	add	sp, #0x10
700ae12e: 4770         	bx	lr

700ae130 <Udma_getMappedChRingAttributes>:
700ae130: b087         	sub	sp, #0x1c
700ae132: 9006         	str	r0, [sp, #0x18]
700ae134: 9105         	str	r1, [sp, #0x14]
700ae136: 9204         	str	r2, [sp, #0x10]
700ae138: 9303         	str	r3, [sp, #0xc]
700ae13a: 2000         	movs	r0, #0x0
700ae13c: 9001         	str	r0, [sp, #0x4]
700ae13e: 9000         	str	r0, [sp]
700ae140: 9805         	ldr	r0, [sp, #0x14]
700ae142: 2803         	cmp	r0, #0x3
700ae144: d81e         	bhi	0x700ae184 <Udma_getMappedChRingAttributes+0x54> @ imm = #0x3c
700ae146: e7ff         	b	0x700ae148 <Udma_getMappedChRingAttributes+0x18> @ imm = #-0x2
700ae148: 9804         	ldr	r0, [sp, #0x10]
700ae14a: 2810         	cmp	r0, #0x10
700ae14c: d304         	blo	0x700ae158 <Udma_getMappedChRingAttributes+0x28> @ imm = #0x8
700ae14e: e7ff         	b	0x700ae150 <Udma_getMappedChRingAttributes+0x20> @ imm = #-0x2
700ae150: 9804         	ldr	r0, [sp, #0x10]
700ae152: 282a         	cmp	r0, #0x2a
700ae154: d304         	blo	0x700ae160 <Udma_getMappedChRingAttributes+0x30> @ imm = #0x8
700ae156: e7ff         	b	0x700ae158 <Udma_getMappedChRingAttributes+0x28> @ imm = #-0x2
700ae158: f06f 0002    	mvn	r0, #0x2
700ae15c: 9000         	str	r0, [sp]
700ae15e: e7ff         	b	0x700ae160 <Udma_getMappedChRingAttributes+0x30> @ imm = #-0x2
700ae160: 9800         	ldr	r0, [sp]
700ae162: b970         	cbnz	r0, 0x700ae182 <Udma_getMappedChRingAttributes+0x52> @ imm = #0x1c
700ae164: e7ff         	b	0x700ae166 <Udma_getMappedChRingAttributes+0x36> @ imm = #-0x2
700ae166: 9804         	ldr	r0, [sp, #0x10]
700ae168: 3810         	subs	r0, #0x10
700ae16a: 9001         	str	r0, [sp, #0x4]
700ae16c: 9801         	ldr	r0, [sp, #0x4]
700ae16e: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ae172: f646 60a8    	movw	r0, #0x6ea8
700ae176: f2c7 000b    	movt	r0, #0x700b
700ae17a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae17e: 9002         	str	r0, [sp, #0x8]
700ae180: e7ff         	b	0x700ae182 <Udma_getMappedChRingAttributes+0x52> @ imm = #-0x2
700ae182: e01d         	b	0x700ae1c0 <Udma_getMappedChRingAttributes+0x90> @ imm = #0x3a
700ae184: 9804         	ldr	r0, [sp, #0x10]
700ae186: 2810         	cmp	r0, #0x10
700ae188: d304         	blo	0x700ae194 <Udma_getMappedChRingAttributes+0x64> @ imm = #0x8
700ae18a: e7ff         	b	0x700ae18c <Udma_getMappedChRingAttributes+0x5c> @ imm = #-0x2
700ae18c: 9804         	ldr	r0, [sp, #0x10]
700ae18e: 281d         	cmp	r0, #0x1d
700ae190: d304         	blo	0x700ae19c <Udma_getMappedChRingAttributes+0x6c> @ imm = #0x8
700ae192: e7ff         	b	0x700ae194 <Udma_getMappedChRingAttributes+0x64> @ imm = #-0x2
700ae194: f06f 0002    	mvn	r0, #0x2
700ae198: 9000         	str	r0, [sp]
700ae19a: e7ff         	b	0x700ae19c <Udma_getMappedChRingAttributes+0x6c> @ imm = #-0x2
700ae19c: 9800         	ldr	r0, [sp]
700ae19e: b970         	cbnz	r0, 0x700ae1be <Udma_getMappedChRingAttributes+0x8e> @ imm = #0x1c
700ae1a0: e7ff         	b	0x700ae1a2 <Udma_getMappedChRingAttributes+0x72> @ imm = #-0x2
700ae1a2: 9804         	ldr	r0, [sp, #0x10]
700ae1a4: 3810         	subs	r0, #0x10
700ae1a6: 9001         	str	r0, [sp, #0x4]
700ae1a8: 9801         	ldr	r0, [sp, #0x4]
700ae1aa: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ae1ae: f247 00e4    	movw	r0, #0x70e4
700ae1b2: f2c7 000b    	movt	r0, #0x700b
700ae1b6: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae1ba: 9002         	str	r0, [sp, #0x8]
700ae1bc: e7ff         	b	0x700ae1be <Udma_getMappedChRingAttributes+0x8e> @ imm = #-0x2
700ae1be: e7ff         	b	0x700ae1c0 <Udma_getMappedChRingAttributes+0x90> @ imm = #-0x2
700ae1c0: 9800         	ldr	r0, [sp]
700ae1c2: b948         	cbnz	r0, 0x700ae1d8 <Udma_getMappedChRingAttributes+0xa8> @ imm = #0x12
700ae1c4: e7ff         	b	0x700ae1c6 <Udma_getMappedChRingAttributes+0x96> @ imm = #-0x2
700ae1c6: 9903         	ldr	r1, [sp, #0xc]
700ae1c8: 9b02         	ldr	r3, [sp, #0x8]
700ae1ca: 6818         	ldr	r0, [r3]
700ae1cc: 685a         	ldr	r2, [r3, #0x4]
700ae1ce: 689b         	ldr	r3, [r3, #0x8]
700ae1d0: 608b         	str	r3, [r1, #0x8]
700ae1d2: 604a         	str	r2, [r1, #0x4]
700ae1d4: 6008         	str	r0, [r1]
700ae1d6: e7ff         	b	0x700ae1d8 <Udma_getMappedChRingAttributes+0xa8> @ imm = #-0x2
700ae1d8: 9800         	ldr	r0, [sp]
700ae1da: b007         	add	sp, #0x1c
700ae1dc: 4770         	bx	lr
700ae1de: 0000         	movs	r0, r0

700ae1e0 <UdmaChRxPrms_init>:
700ae1e0: b083         	sub	sp, #0xc
700ae1e2: 9002         	str	r0, [sp, #0x8]
700ae1e4: 9101         	str	r1, [sp, #0x4]
700ae1e6: 9802         	ldr	r0, [sp, #0x8]
700ae1e8: 2800         	cmp	r0, #0x0
700ae1ea: d04d         	beq	0x700ae288 <UdmaChRxPrms_init+0xa8> @ imm = #0x9a
700ae1ec: e7ff         	b	0x700ae1ee <UdmaChRxPrms_init+0xe> @ imm = #-0x2
700ae1ee: 9902         	ldr	r1, [sp, #0x8]
700ae1f0: 2000         	movs	r0, #0x0
700ae1f2: 7008         	strb	r0, [r1]
700ae1f4: 9902         	ldr	r1, [sp, #0x8]
700ae1f6: 7048         	strb	r0, [r1, #0x1]
700ae1f8: 9902         	ldr	r1, [sp, #0x8]
700ae1fa: 2002         	movs	r0, #0x2
700ae1fc: 7088         	strb	r0, [r1, #0x2]
700ae1fe: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae202: 0740         	lsls	r0, r0, #0x1d
700ae204: 2800         	cmp	r0, #0x0
700ae206: d504         	bpl	0x700ae212 <UdmaChRxPrms_init+0x32> @ imm = #0x8
700ae208: e7ff         	b	0x700ae20a <UdmaChRxPrms_init+0x2a> @ imm = #-0x2
700ae20a: 9902         	ldr	r1, [sp, #0x8]
700ae20c: 200c         	movs	r0, #0xc
700ae20e: 7088         	strb	r0, [r1, #0x2]
700ae210: e7ff         	b	0x700ae212 <UdmaChRxPrms_init+0x32> @ imm = #-0x2
700ae212: 9902         	ldr	r1, [sp, #0x8]
700ae214: 2010         	movs	r0, #0x10
700ae216: 8088         	strh	r0, [r1, #0x4]
700ae218: 9902         	ldr	r1, [sp, #0x8]
700ae21a: 2004         	movs	r0, #0x4
700ae21c: 7188         	strb	r0, [r1, #0x6]
700ae21e: 9902         	ldr	r1, [sp, #0x8]
700ae220: 71c8         	strb	r0, [r1, #0x7]
700ae222: 9802         	ldr	r0, [sp, #0x8]
700ae224: 2100         	movs	r1, #0x0
700ae226: 9100         	str	r1, [sp]
700ae228: 7201         	strb	r1, [r0, #0x8]
700ae22a: 9a02         	ldr	r2, [sp, #0x8]
700ae22c: 2001         	movs	r0, #0x1
700ae22e: 7250         	strb	r0, [r2, #0x9]
700ae230: 9a02         	ldr	r2, [sp, #0x8]
700ae232: 8151         	strh	r1, [r2, #0xa]
700ae234: 9a02         	ldr	r2, [sp, #0x8]
700ae236: 8191         	strh	r1, [r2, #0xc]
700ae238: 9a02         	ldr	r2, [sp, #0x8]
700ae23a: 7391         	strb	r1, [r2, #0xe]
700ae23c: 9a02         	ldr	r2, [sp, #0x8]
700ae23e: 73d1         	strb	r1, [r2, #0xf]
700ae240: 9a02         	ldr	r2, [sp, #0x8]
700ae242: 7410         	strb	r0, [r2, #0x10]
700ae244: 9a02         	ldr	r2, [sp, #0x8]
700ae246: 7451         	strb	r1, [r2, #0x11]
700ae248: 9a02         	ldr	r2, [sp, #0x8]
700ae24a: 7491         	strb	r1, [r2, #0x12]
700ae24c: 9a02         	ldr	r2, [sp, #0x8]
700ae24e: 74d1         	strb	r1, [r2, #0x13]
700ae250: 9902         	ldr	r1, [sp, #0x8]
700ae252: 6148         	str	r0, [r1, #0x14]
700ae254: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae258: 0600         	lsls	r0, r0, #0x18
700ae25a: 2800         	cmp	r0, #0x0
700ae25c: d504         	bpl	0x700ae268 <UdmaChRxPrms_init+0x88> @ imm = #0x8
700ae25e: e7ff         	b	0x700ae260 <UdmaChRxPrms_init+0x80> @ imm = #-0x2
700ae260: 9902         	ldr	r1, [sp, #0x8]
700ae262: 2003         	movs	r0, #0x3
700ae264: 7608         	strb	r0, [r1, #0x18]
700ae266: e00e         	b	0x700ae286 <UdmaChRxPrms_init+0xa6> @ imm = #0x1c
700ae268: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae26c: 0640         	lsls	r0, r0, #0x19
700ae26e: 2800         	cmp	r0, #0x0
700ae270: d504         	bpl	0x700ae27c <UdmaChRxPrms_init+0x9c> @ imm = #0x8
700ae272: e7ff         	b	0x700ae274 <UdmaChRxPrms_init+0x94> @ imm = #-0x2
700ae274: 9902         	ldr	r1, [sp, #0x8]
700ae276: 2003         	movs	r0, #0x3
700ae278: 7608         	strb	r0, [r1, #0x18]
700ae27a: e003         	b	0x700ae284 <UdmaChRxPrms_init+0xa4> @ imm = #0x6
700ae27c: 9902         	ldr	r1, [sp, #0x8]
700ae27e: 2001         	movs	r0, #0x1
700ae280: 7608         	strb	r0, [r1, #0x18]
700ae282: e7ff         	b	0x700ae284 <UdmaChRxPrms_init+0xa4> @ imm = #-0x2
700ae284: e7ff         	b	0x700ae286 <UdmaChRxPrms_init+0xa6> @ imm = #-0x2
700ae286: e7ff         	b	0x700ae288 <UdmaChRxPrms_init+0xa8> @ imm = #-0x2
700ae288: b003         	add	sp, #0xc
700ae28a: 4770         	bx	lr
700ae28c: 0000         	movs	r0, r0
700ae28e: 0000         	movs	r0, r0

700ae290 <UdmaChTxPrms_init>:
700ae290: b082         	sub	sp, #0x8
700ae292: 9001         	str	r0, [sp, #0x4]
700ae294: 9100         	str	r1, [sp]
700ae296: 9801         	ldr	r0, [sp, #0x4]
700ae298: 2800         	cmp	r0, #0x0
700ae29a: d04d         	beq	0x700ae338 <UdmaChTxPrms_init+0xa8> @ imm = #0x9a
700ae29c: e7ff         	b	0x700ae29e <UdmaChTxPrms_init+0xe> @ imm = #-0x2
700ae29e: 9901         	ldr	r1, [sp, #0x4]
700ae2a0: 2000         	movs	r0, #0x0
700ae2a2: 7008         	strb	r0, [r1]
700ae2a4: 9901         	ldr	r1, [sp, #0x4]
700ae2a6: 7048         	strb	r0, [r1, #0x1]
700ae2a8: 9901         	ldr	r1, [sp, #0x4]
700ae2aa: 7088         	strb	r0, [r1, #0x2]
700ae2ac: 9901         	ldr	r1, [sp, #0x4]
700ae2ae: 70c8         	strb	r0, [r1, #0x3]
700ae2b0: 9901         	ldr	r1, [sp, #0x4]
700ae2b2: 2002         	movs	r0, #0x2
700ae2b4: 7108         	strb	r0, [r1, #0x4]
700ae2b6: f89d 0000    	ldrb.w	r0, [sp]
700ae2ba: 0740         	lsls	r0, r0, #0x1d
700ae2bc: 2800         	cmp	r0, #0x0
700ae2be: d504         	bpl	0x700ae2ca <UdmaChTxPrms_init+0x3a> @ imm = #0x8
700ae2c0: e7ff         	b	0x700ae2c2 <UdmaChTxPrms_init+0x32> @ imm = #-0x2
700ae2c2: 9901         	ldr	r1, [sp, #0x4]
700ae2c4: 200c         	movs	r0, #0xc
700ae2c6: 7108         	strb	r0, [r1, #0x4]
700ae2c8: e7ff         	b	0x700ae2ca <UdmaChTxPrms_init+0x3a> @ imm = #-0x2
700ae2ca: 9901         	ldr	r1, [sp, #0x4]
700ae2cc: 2010         	movs	r0, #0x10
700ae2ce: 80c8         	strh	r0, [r1, #0x6]
700ae2d0: 9901         	ldr	r1, [sp, #0x4]
700ae2d2: 2004         	movs	r0, #0x4
700ae2d4: 7208         	strb	r0, [r1, #0x8]
700ae2d6: 9901         	ldr	r1, [sp, #0x4]
700ae2d8: 7248         	strb	r0, [r1, #0x9]
700ae2da: 9901         	ldr	r1, [sp, #0x4]
700ae2dc: 2000         	movs	r0, #0x0
700ae2de: 7288         	strb	r0, [r1, #0xa]
700ae2e0: 9a01         	ldr	r2, [sp, #0x4]
700ae2e2: 2101         	movs	r1, #0x1
700ae2e4: 72d1         	strb	r1, [r2, #0xb]
700ae2e6: 9901         	ldr	r1, [sp, #0x4]
700ae2e8: 7308         	strb	r0, [r1, #0xc]
700ae2ea: f89d 0000    	ldrb.w	r0, [sp]
700ae2ee: ea4f 6000    	lsl.w	r0, r0, #0x18
700ae2f2: 2800         	cmp	r0, #0x0
700ae2f4: d507         	bpl	0x700ae306 <UdmaChTxPrms_init+0x76> @ imm = #0xe
700ae2f6: e7ff         	b	0x700ae2f8 <UdmaChTxPrms_init+0x68> @ imm = #-0x2
700ae2f8: 9901         	ldr	r1, [sp, #0x4]
700ae2fa: 2000         	movs	r0, #0x0
700ae2fc: 81c8         	strh	r0, [r1, #0xe]
700ae2fe: 9901         	ldr	r1, [sp, #0x4]
700ae300: 2003         	movs	r0, #0x3
700ae302: 7408         	strb	r0, [r1, #0x10]
700ae304: e014         	b	0x700ae330 <UdmaChTxPrms_init+0xa0> @ imm = #0x28
700ae306: f89d 0000    	ldrb.w	r0, [sp]
700ae30a: 0640         	lsls	r0, r0, #0x19
700ae30c: 2800         	cmp	r0, #0x0
700ae30e: d507         	bpl	0x700ae320 <UdmaChTxPrms_init+0x90> @ imm = #0xe
700ae310: e7ff         	b	0x700ae312 <UdmaChTxPrms_init+0x82> @ imm = #-0x2
700ae312: 9901         	ldr	r1, [sp, #0x4]
700ae314: 2000         	movs	r0, #0x0
700ae316: 81c8         	strh	r0, [r1, #0xe]
700ae318: 9901         	ldr	r1, [sp, #0x4]
700ae31a: 2003         	movs	r0, #0x3
700ae31c: 7408         	strb	r0, [r1, #0x10]
700ae31e: e006         	b	0x700ae32e <UdmaChTxPrms_init+0x9e> @ imm = #0xc
700ae320: 9901         	ldr	r1, [sp, #0x4]
700ae322: 20c0         	movs	r0, #0xc0
700ae324: 81c8         	strh	r0, [r1, #0xe]
700ae326: 9901         	ldr	r1, [sp, #0x4]
700ae328: 2001         	movs	r0, #0x1
700ae32a: 7408         	strb	r0, [r1, #0x10]
700ae32c: e7ff         	b	0x700ae32e <UdmaChTxPrms_init+0x9e> @ imm = #-0x2
700ae32e: e7ff         	b	0x700ae330 <UdmaChTxPrms_init+0xa0> @ imm = #-0x2
700ae330: 9901         	ldr	r1, [sp, #0x4]
700ae332: 2000         	movs	r0, #0x0
700ae334: 7448         	strb	r0, [r1, #0x11]
700ae336: e7ff         	b	0x700ae338 <UdmaChTxPrms_init+0xa8> @ imm = #-0x2
700ae338: b002         	add	sp, #0x8
700ae33a: 4770         	bx	lr
700ae33c: 0000         	movs	r0, r0
700ae33e: 0000         	movs	r0, r0

700ae340 <Udma_chDisable>:
700ae340: b580         	push	{r7, lr}
700ae342: b086         	sub	sp, #0x18
700ae344: 9005         	str	r0, [sp, #0x14]
700ae346: 9104         	str	r1, [sp, #0x10]
700ae348: 2000         	movs	r0, #0x0
700ae34a: 9003         	str	r0, [sp, #0xc]
700ae34c: 9805         	ldr	r0, [sp, #0x14]
700ae34e: 9001         	str	r0, [sp, #0x4]
700ae350: 9801         	ldr	r0, [sp, #0x4]
700ae352: b150         	cbz	r0, 0x700ae36a <Udma_chDisable+0x2a> @ imm = #0x14
700ae354: e7ff         	b	0x700ae356 <Udma_chDisable+0x16> @ imm = #-0x2
700ae356: 9801         	ldr	r0, [sp, #0x4]
700ae358: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700ae35c: f64a 31cd    	movw	r1, #0xabcd
700ae360: f6ca 31dc    	movt	r1, #0xabdc
700ae364: 4288         	cmp	r0, r1
700ae366: d004         	beq	0x700ae372 <Udma_chDisable+0x32> @ imm = #0x8
700ae368: e7ff         	b	0x700ae36a <Udma_chDisable+0x2a> @ imm = #-0x2
700ae36a: f06f 0001    	mvn	r0, #0x1
700ae36e: 9003         	str	r0, [sp, #0xc]
700ae370: e7ff         	b	0x700ae372 <Udma_chDisable+0x32> @ imm = #-0x2
700ae372: 9803         	ldr	r0, [sp, #0xc]
700ae374: b9a8         	cbnz	r0, 0x700ae3a2 <Udma_chDisable+0x62> @ imm = #0x2a
700ae376: e7ff         	b	0x700ae378 <Udma_chDisable+0x38> @ imm = #-0x2
700ae378: 9801         	ldr	r0, [sp, #0x4]
700ae37a: 6e80         	ldr	r0, [r0, #0x68]
700ae37c: 9002         	str	r0, [sp, #0x8]
700ae37e: 9802         	ldr	r0, [sp, #0x8]
700ae380: b150         	cbz	r0, 0x700ae398 <Udma_chDisable+0x58> @ imm = #0x14
700ae382: e7ff         	b	0x700ae384 <Udma_chDisable+0x44> @ imm = #-0x2
700ae384: 9802         	ldr	r0, [sp, #0x8]
700ae386: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ae38a: f64a 31cd    	movw	r1, #0xabcd
700ae38e: f6ca 31dc    	movt	r1, #0xabdc
700ae392: 4288         	cmp	r0, r1
700ae394: d004         	beq	0x700ae3a0 <Udma_chDisable+0x60> @ imm = #0x8
700ae396: e7ff         	b	0x700ae398 <Udma_chDisable+0x58> @ imm = #-0x2
700ae398: f04f 30ff    	mov.w	r0, #0xffffffff
700ae39c: 9003         	str	r0, [sp, #0xc]
700ae39e: e7ff         	b	0x700ae3a0 <Udma_chDisable+0x60> @ imm = #-0x2
700ae3a0: e7ff         	b	0x700ae3a2 <Udma_chDisable+0x62> @ imm = #-0x2
700ae3a2: 9803         	ldr	r0, [sp, #0xc]
700ae3a4: b9f8         	cbnz	r0, 0x700ae3e6 <Udma_chDisable+0xa6> @ imm = #0x3e
700ae3a6: e7ff         	b	0x700ae3a8 <Udma_chDisable+0x68> @ imm = #-0x2
700ae3a8: 9801         	ldr	r0, [sp, #0x4]
700ae3aa: 7800         	ldrb	r0, [r0]
700ae3ac: 0740         	lsls	r0, r0, #0x1d
700ae3ae: 2800         	cmp	r0, #0x0
700ae3b0: d506         	bpl	0x700ae3c0 <Udma_chDisable+0x80> @ imm = #0xc
700ae3b2: e7ff         	b	0x700ae3b4 <Udma_chDisable+0x74> @ imm = #-0x2
700ae3b4: 9801         	ldr	r0, [sp, #0x4]
700ae3b6: 9904         	ldr	r1, [sp, #0x10]
700ae3b8: f7f7 fd8a    	bl	0x700a5ed0 <Udma_chDisableBlkCpyChan> @ imm = #-0x84ec
700ae3bc: 9003         	str	r0, [sp, #0xc]
700ae3be: e011         	b	0x700ae3e4 <Udma_chDisable+0xa4> @ imm = #0x22
700ae3c0: 9801         	ldr	r0, [sp, #0x4]
700ae3c2: 7800         	ldrb	r0, [r0]
700ae3c4: 07c0         	lsls	r0, r0, #0x1f
700ae3c6: b130         	cbz	r0, 0x700ae3d6 <Udma_chDisable+0x96> @ imm = #0xc
700ae3c8: e7ff         	b	0x700ae3ca <Udma_chDisable+0x8a> @ imm = #-0x2
700ae3ca: 9801         	ldr	r0, [sp, #0x4]
700ae3cc: 9904         	ldr	r1, [sp, #0x10]
700ae3ce: f7f3 ff27    	bl	0x700a2220 <Udma_chDisableTxChan> @ imm = #-0xc1b2
700ae3d2: 9003         	str	r0, [sp, #0xc]
700ae3d4: e005         	b	0x700ae3e2 <Udma_chDisable+0xa2> @ imm = #0xa
700ae3d6: 9801         	ldr	r0, [sp, #0x4]
700ae3d8: 9904         	ldr	r1, [sp, #0x10]
700ae3da: f7f5 fa09    	bl	0x700a37f0 <Udma_chDisableRxChan> @ imm = #-0xabee
700ae3de: 9003         	str	r0, [sp, #0xc]
700ae3e0: e7ff         	b	0x700ae3e2 <Udma_chDisable+0xa2> @ imm = #-0x2
700ae3e2: e7ff         	b	0x700ae3e4 <Udma_chDisable+0xa4> @ imm = #-0x2
700ae3e4: e7ff         	b	0x700ae3e6 <Udma_chDisable+0xa6> @ imm = #-0x2
700ae3e6: 9803         	ldr	r0, [sp, #0xc]
700ae3e8: b006         	add	sp, #0x18
700ae3ea: bd80         	pop	{r7, pc}
700ae3ec: 0000         	movs	r0, r0
700ae3ee: 0000         	movs	r0, r0

700ae3f0 <_tx_mutex_create>:
700ae3f0: b580         	push	{r7, lr}
700ae3f2: b086         	sub	sp, #0x18
700ae3f4: 9005         	str	r0, [sp, #0x14]
700ae3f6: 9104         	str	r1, [sp, #0x10]
700ae3f8: 9203         	str	r2, [sp, #0xc]
700ae3fa: 9805         	ldr	r0, [sp, #0x14]
700ae3fc: 2134         	movs	r1, #0x34
700ae3fe: f7f2 ed3a    	blx	0x700a0e74 <__aeabi_memclr8> @ imm = #-0xd58c
700ae402: 9804         	ldr	r0, [sp, #0x10]
700ae404: 9905         	ldr	r1, [sp, #0x14]
700ae406: 6048         	str	r0, [r1, #0x4]
700ae408: 9803         	ldr	r0, [sp, #0xc]
700ae40a: 9905         	ldr	r1, [sp, #0x14]
700ae40c: 6108         	str	r0, [r1, #0x10]
700ae40e: f7f4 ed8a    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xb4ec
700ae412: 9002         	str	r0, [sp, #0x8]
700ae414: 9905         	ldr	r1, [sp, #0x14]
700ae416: f245 4045    	movw	r0, #0x5445
700ae41a: f6c4 5055    	movt	r0, #0x4d55
700ae41e: 6008         	str	r0, [r1]
700ae420: f64a 2140    	movw	r1, #0xaa40
700ae424: f2c7 0108    	movt	r1, #0x7008
700ae428: f241 50d1    	movw	r0, #0x15d1
700ae42c: f2c7 000b    	movt	r0, #0x700b
700ae430: 6008         	str	r0, [r1]
700ae432: f247 10f0    	movw	r0, #0x71f0
700ae436: f2c7 0008    	movt	r0, #0x7008
700ae43a: 6800         	ldr	r0, [r0]
700ae43c: b958         	cbnz	r0, 0x700ae456 <_tx_mutex_create+0x66> @ imm = #0x16
700ae43e: e7ff         	b	0x700ae440 <_tx_mutex_create+0x50> @ imm = #-0x2
700ae440: 9805         	ldr	r0, [sp, #0x14]
700ae442: f247 11f4    	movw	r1, #0x71f4
700ae446: f2c7 0108    	movt	r1, #0x7008
700ae44a: 6008         	str	r0, [r1]
700ae44c: 9805         	ldr	r0, [sp, #0x14]
700ae44e: 6200         	str	r0, [r0, #0x20]
700ae450: 9805         	ldr	r0, [sp, #0x14]
700ae452: 6240         	str	r0, [r0, #0x24]
700ae454: e015         	b	0x700ae482 <_tx_mutex_create+0x92> @ imm = #0x2a
700ae456: f247 10f4    	movw	r0, #0x71f4
700ae45a: f2c7 0008    	movt	r0, #0x7008
700ae45e: 6800         	ldr	r0, [r0]
700ae460: 9001         	str	r0, [sp, #0x4]
700ae462: 9801         	ldr	r0, [sp, #0x4]
700ae464: 6a40         	ldr	r0, [r0, #0x24]
700ae466: 9000         	str	r0, [sp]
700ae468: 9805         	ldr	r0, [sp, #0x14]
700ae46a: 9901         	ldr	r1, [sp, #0x4]
700ae46c: 6248         	str	r0, [r1, #0x24]
700ae46e: 9805         	ldr	r0, [sp, #0x14]
700ae470: 9900         	ldr	r1, [sp]
700ae472: 6208         	str	r0, [r1, #0x20]
700ae474: 9800         	ldr	r0, [sp]
700ae476: 9905         	ldr	r1, [sp, #0x14]
700ae478: 6248         	str	r0, [r1, #0x24]
700ae47a: 9801         	ldr	r0, [sp, #0x4]
700ae47c: 9905         	ldr	r1, [sp, #0x14]
700ae47e: 6208         	str	r0, [r1, #0x20]
700ae480: e7ff         	b	0x700ae482 <_tx_mutex_create+0x92> @ imm = #-0x2
700ae482: f247 11f0    	movw	r1, #0x71f0
700ae486: f2c7 0108    	movt	r1, #0x7008
700ae48a: 6808         	ldr	r0, [r1]
700ae48c: 3001         	adds	r0, #0x1
700ae48e: 6008         	str	r0, [r1]
700ae490: 9802         	ldr	r0, [sp, #0x8]
700ae492: f7f4 eec8    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xb270
700ae496: 2000         	movs	r0, #0x0
700ae498: b006         	add	sp, #0x18
700ae49a: bd80         	pop	{r7, pc}
700ae49c: 0000         	movs	r0, r0
700ae49e: 0000         	movs	r0, r0

700ae4a0 <_tx_semaphore_ceiling_put>:
700ae4a0: b580         	push	{r7, lr}
700ae4a2: b088         	sub	sp, #0x20
700ae4a4: 9007         	str	r0, [sp, #0x1c]
700ae4a6: 9106         	str	r1, [sp, #0x18]
700ae4a8: 2000         	movs	r0, #0x0
700ae4aa: 9000         	str	r0, [sp]
700ae4ac: f7f4 ed3a    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xb58c
700ae4b0: 9005         	str	r0, [sp, #0x14]
700ae4b2: 9807         	ldr	r0, [sp, #0x1c]
700ae4b4: 6900         	ldr	r0, [r0, #0x10]
700ae4b6: 9003         	str	r0, [sp, #0xc]
700ae4b8: 9803         	ldr	r0, [sp, #0xc]
700ae4ba: b9b8         	cbnz	r0, 0x700ae4ec <_tx_semaphore_ceiling_put+0x4c> @ imm = #0x2e
700ae4bc: e7ff         	b	0x700ae4be <_tx_semaphore_ceiling_put+0x1e> @ imm = #-0x2
700ae4be: 9807         	ldr	r0, [sp, #0x1c]
700ae4c0: 6880         	ldr	r0, [r0, #0x8]
700ae4c2: 9906         	ldr	r1, [sp, #0x18]
700ae4c4: 4288         	cmp	r0, r1
700ae4c6: d306         	blo	0x700ae4d6 <_tx_semaphore_ceiling_put+0x36> @ imm = #0xc
700ae4c8: e7ff         	b	0x700ae4ca <_tx_semaphore_ceiling_put+0x2a> @ imm = #-0x2
700ae4ca: 9805         	ldr	r0, [sp, #0x14]
700ae4cc: f7f4 eeaa    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xb2ac
700ae4d0: 2021         	movs	r0, #0x21
700ae4d2: 9000         	str	r0, [sp]
700ae4d4: e009         	b	0x700ae4ea <_tx_semaphore_ceiling_put+0x4a> @ imm = #0x12
700ae4d6: 9907         	ldr	r1, [sp, #0x1c]
700ae4d8: 6888         	ldr	r0, [r1, #0x8]
700ae4da: 3001         	adds	r0, #0x1
700ae4dc: 6088         	str	r0, [r1, #0x8]
700ae4de: 9805         	ldr	r0, [sp, #0x14]
700ae4e0: f7f4 eea0    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xb2c0
700ae4e4: 2000         	movs	r0, #0x0
700ae4e6: 9000         	str	r0, [sp]
700ae4e8: e7ff         	b	0x700ae4ea <_tx_semaphore_ceiling_put+0x4a> @ imm = #-0x2
700ae4ea: e02c         	b	0x700ae546 <_tx_semaphore_ceiling_put+0xa6> @ imm = #0x58
700ae4ec: 9807         	ldr	r0, [sp, #0x1c]
700ae4ee: 68c0         	ldr	r0, [r0, #0xc]
700ae4f0: 9004         	str	r0, [sp, #0x10]
700ae4f2: 9803         	ldr	r0, [sp, #0xc]
700ae4f4: 3801         	subs	r0, #0x1
700ae4f6: 9003         	str	r0, [sp, #0xc]
700ae4f8: 9803         	ldr	r0, [sp, #0xc]
700ae4fa: b920         	cbnz	r0, 0x700ae506 <_tx_semaphore_ceiling_put+0x66> @ imm = #0x8
700ae4fc: e7ff         	b	0x700ae4fe <_tx_semaphore_ceiling_put+0x5e> @ imm = #-0x2
700ae4fe: 9907         	ldr	r1, [sp, #0x1c]
700ae500: 2000         	movs	r0, #0x0
700ae502: 60c8         	str	r0, [r1, #0xc]
700ae504: e00f         	b	0x700ae526 <_tx_semaphore_ceiling_put+0x86> @ imm = #0x1e
700ae506: 9804         	ldr	r0, [sp, #0x10]
700ae508: 6f40         	ldr	r0, [r0, #0x74]
700ae50a: 9002         	str	r0, [sp, #0x8]
700ae50c: 9802         	ldr	r0, [sp, #0x8]
700ae50e: 9907         	ldr	r1, [sp, #0x1c]
700ae510: 60c8         	str	r0, [r1, #0xc]
700ae512: 9804         	ldr	r0, [sp, #0x10]
700ae514: 6f80         	ldr	r0, [r0, #0x78]
700ae516: 9001         	str	r0, [sp, #0x4]
700ae518: 9801         	ldr	r0, [sp, #0x4]
700ae51a: 9902         	ldr	r1, [sp, #0x8]
700ae51c: 6788         	str	r0, [r1, #0x78]
700ae51e: 9802         	ldr	r0, [sp, #0x8]
700ae520: 9901         	ldr	r1, [sp, #0x4]
700ae522: 6748         	str	r0, [r1, #0x74]
700ae524: e7ff         	b	0x700ae526 <_tx_semaphore_ceiling_put+0x86> @ imm = #-0x2
700ae526: 9803         	ldr	r0, [sp, #0xc]
700ae528: 9907         	ldr	r1, [sp, #0x1c]
700ae52a: 6108         	str	r0, [r1, #0x10]
700ae52c: 9904         	ldr	r1, [sp, #0x10]
700ae52e: 2000         	movs	r0, #0x0
700ae530: 66c8         	str	r0, [r1, #0x6c]
700ae532: 9904         	ldr	r1, [sp, #0x10]
700ae534: f8c1 0088    	str.w	r0, [r1, #0x88]
700ae538: 9804         	ldr	r0, [sp, #0x10]
700ae53a: f7f9 f9a9    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #-0x6cae
700ae53e: 9805         	ldr	r0, [sp, #0x14]
700ae540: f7f4 ee70    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xb320
700ae544: e7ff         	b	0x700ae546 <_tx_semaphore_ceiling_put+0xa6> @ imm = #-0x2
700ae546: 9800         	ldr	r0, [sp]
700ae548: b008         	add	sp, #0x20
700ae54a: bd80         	pop	{r7, pc}
700ae54c: 0000         	movs	r0, r0
700ae54e: 0000         	movs	r0, r0

700ae550 <_tx_thread_relinquish>:
700ae550: b580         	push	{r7, lr}
700ae552: b084         	sub	sp, #0x10
700ae554: f64a 2034    	movw	r0, #0xaa34
700ae558: f2c7 0008    	movt	r0, #0x7008
700ae55c: 6800         	ldr	r0, [r0]
700ae55e: 9001         	str	r0, [sp, #0x4]
700ae560: f7f4 ece0    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xb640
700ae564: 9003         	str	r0, [sp, #0xc]
700ae566: 9801         	ldr	r0, [sp, #0x4]
700ae568: 69c0         	ldr	r0, [r0, #0x1c]
700ae56a: f64a 216c    	movw	r1, #0xaa6c
700ae56e: f2c7 0108    	movt	r1, #0x7008
700ae572: 6008         	str	r0, [r1]
700ae574: 9801         	ldr	r0, [sp, #0x4]
700ae576: 6b00         	ldr	r0, [r0, #0x30]
700ae578: 9002         	str	r0, [sp, #0x8]
700ae57a: 9901         	ldr	r1, [sp, #0x4]
700ae57c: 6a08         	ldr	r0, [r1, #0x20]
700ae57e: 4288         	cmp	r0, r1
700ae580: d011         	beq	0x700ae5a6 <_tx_thread_relinquish+0x56> @ imm = #0x22
700ae582: e7ff         	b	0x700ae584 <_tx_thread_relinquish+0x34> @ imm = #-0x2
700ae584: 9801         	ldr	r0, [sp, #0x4]
700ae586: 6a00         	ldr	r0, [r0, #0x20]
700ae588: 9a02         	ldr	r2, [sp, #0x8]
700ae58a: f64a 0104    	movw	r1, #0xa804
700ae58e: f2c7 0108    	movt	r1, #0x7008
700ae592: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700ae596: 9801         	ldr	r0, [sp, #0x4]
700ae598: 6a00         	ldr	r0, [r0, #0x20]
700ae59a: f64a 2138    	movw	r1, #0xaa38
700ae59e: f2c7 0108    	movt	r1, #0x7008
700ae5a2: 6008         	str	r0, [r1]
700ae5a4: e7ff         	b	0x700ae5a6 <_tx_thread_relinquish+0x56> @ imm = #-0x2
700ae5a6: f64a 203c    	movw	r0, #0xaa3c
700ae5aa: f2c7 0008    	movt	r0, #0x7008
700ae5ae: 6800         	ldr	r0, [r0]
700ae5b0: 9902         	ldr	r1, [sp, #0x8]
700ae5b2: 4288         	cmp	r0, r1
700ae5b4: d211         	bhs	0x700ae5da <_tx_thread_relinquish+0x8a> @ imm = #0x22
700ae5b6: e7ff         	b	0x700ae5b8 <_tx_thread_relinquish+0x68> @ imm = #-0x2
700ae5b8: f64a 203c    	movw	r0, #0xaa3c
700ae5bc: f2c7 0008    	movt	r0, #0x7008
700ae5c0: 6801         	ldr	r1, [r0]
700ae5c2: f64a 0004    	movw	r0, #0xa804
700ae5c6: f2c7 0008    	movt	r0, #0x7008
700ae5ca: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700ae5ce: f64a 2138    	movw	r1, #0xaa38
700ae5d2: f2c7 0108    	movt	r1, #0x7008
700ae5d6: 6008         	str	r0, [r1]
700ae5d8: e7ff         	b	0x700ae5da <_tx_thread_relinquish+0x8a> @ imm = #-0x2
700ae5da: 9803         	ldr	r0, [sp, #0xc]
700ae5dc: f7f4 ee22    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xb3bc
700ae5e0: f64a 2038    	movw	r0, #0xaa38
700ae5e4: f2c7 0008    	movt	r0, #0x7008
700ae5e8: 6800         	ldr	r0, [r0]
700ae5ea: 9901         	ldr	r1, [sp, #0x4]
700ae5ec: 4288         	cmp	r0, r1
700ae5ee: d003         	beq	0x700ae5f8 <_tx_thread_relinquish+0xa8> @ imm = #0x6
700ae5f0: e7ff         	b	0x700ae5f2 <_tx_thread_relinquish+0xa2> @ imm = #-0x2
700ae5f2: f004 ea5e    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #0x44bc
700ae5f6: e7ff         	b	0x700ae5f8 <_tx_thread_relinquish+0xa8> @ imm = #-0x2
700ae5f8: b004         	add	sp, #0x10
700ae5fa: bd80         	pop	{r7, pc}
700ae5fc: 0000         	movs	r0, r0
700ae5fe: 0000         	movs	r0, r0

700ae600 <CSL_bcdmaChanOpSetChanPause>:
700ae600: b580         	push	{r7, lr}
700ae602: b086         	sub	sp, #0x18
700ae604: 9005         	str	r0, [sp, #0x14]
700ae606: 9104         	str	r1, [sp, #0x10]
700ae608: 9203         	str	r2, [sp, #0xc]
700ae60a: f88d 300b    	strb.w	r3, [sp, #0xb]
700ae60e: 2000         	movs	r0, #0x0
700ae610: 9001         	str	r0, [sp, #0x4]
700ae612: 9805         	ldr	r0, [sp, #0x14]
700ae614: 9904         	ldr	r1, [sp, #0x10]
700ae616: 9a03         	ldr	r2, [sp, #0xc]
700ae618: f002 f95a    	bl	0x700b08d0 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x22b4
700ae61c: b920         	cbnz	r0, 0x700ae628 <CSL_bcdmaChanOpSetChanPause+0x28> @ imm = #0x8
700ae61e: e7ff         	b	0x700ae620 <CSL_bcdmaChanOpSetChanPause+0x20> @ imm = #-0x2
700ae620: f04f 30ff    	mov.w	r0, #0xffffffff
700ae624: 9001         	str	r0, [sp, #0x4]
700ae626: e03d         	b	0x700ae6a4 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #0x7a
700ae628: 9804         	ldr	r0, [sp, #0x10]
700ae62a: 9000         	str	r0, [sp]
700ae62c: b140         	cbz	r0, 0x700ae640 <CSL_bcdmaChanOpSetChanPause+0x40> @ imm = #0x10
700ae62e: e7ff         	b	0x700ae630 <CSL_bcdmaChanOpSetChanPause+0x30> @ imm = #-0x2
700ae630: 9800         	ldr	r0, [sp]
700ae632: 2801         	cmp	r0, #0x1
700ae634: d013         	beq	0x700ae65e <CSL_bcdmaChanOpSetChanPause+0x5e> @ imm = #0x26
700ae636: e7ff         	b	0x700ae638 <CSL_bcdmaChanOpSetChanPause+0x38> @ imm = #-0x2
700ae638: 9800         	ldr	r0, [sp]
700ae63a: 2802         	cmp	r0, #0x2
700ae63c: d01e         	beq	0x700ae67c <CSL_bcdmaChanOpSetChanPause+0x7c> @ imm = #0x3c
700ae63e: e02c         	b	0x700ae69a <CSL_bcdmaChanOpSetChanPause+0x9a> @ imm = #0x58
700ae640: 9805         	ldr	r0, [sp, #0x14]
700ae642: 6880         	ldr	r0, [r0, #0x8]
700ae644: 9903         	ldr	r1, [sp, #0xc]
700ae646: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae64a: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700ae64e: f001 0301    	and	r3, r1, #0x1
700ae652: f04f 5100    	mov.w	r1, #0x20000000
700ae656: 221d         	movs	r2, #0x1d
700ae658: f005 fc72    	bl	0x700b3f40 <CSL_REG32_FINS_RAW> @ imm = #0x58e4
700ae65c: e021         	b	0x700ae6a2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x42
700ae65e: 9805         	ldr	r0, [sp, #0x14]
700ae660: 6900         	ldr	r0, [r0, #0x10]
700ae662: 9903         	ldr	r1, [sp, #0xc]
700ae664: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae668: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700ae66c: f001 0301    	and	r3, r1, #0x1
700ae670: f04f 5100    	mov.w	r1, #0x20000000
700ae674: 221d         	movs	r2, #0x1d
700ae676: f005 fc63    	bl	0x700b3f40 <CSL_REG32_FINS_RAW> @ imm = #0x58c6
700ae67a: e012         	b	0x700ae6a2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x24
700ae67c: 9805         	ldr	r0, [sp, #0x14]
700ae67e: 6980         	ldr	r0, [r0, #0x18]
700ae680: 9903         	ldr	r1, [sp, #0xc]
700ae682: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae686: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700ae68a: f001 0301    	and	r3, r1, #0x1
700ae68e: f04f 5100    	mov.w	r1, #0x20000000
700ae692: 221d         	movs	r2, #0x1d
700ae694: f005 fc54    	bl	0x700b3f40 <CSL_REG32_FINS_RAW> @ imm = #0x58a8
700ae698: e003         	b	0x700ae6a2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x6
700ae69a: f06f 0001    	mvn	r0, #0x1
700ae69e: 9001         	str	r0, [sp, #0x4]
700ae6a0: e7ff         	b	0x700ae6a2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #-0x2
700ae6a2: e7ff         	b	0x700ae6a4 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #-0x2
700ae6a4: 9801         	ldr	r0, [sp, #0x4]
700ae6a6: b006         	add	sp, #0x18
700ae6a8: bd80         	pop	{r7, pc}
700ae6aa: 0000         	movs	r0, r0
700ae6ac: 0000         	movs	r0, r0
700ae6ae: 0000         	movs	r0, r0

700ae6b0 <CSL_bcdmaChanOpSetChanRT>:
700ae6b0: b580         	push	{r7, lr}
700ae6b2: b088         	sub	sp, #0x20
700ae6b4: 9007         	str	r0, [sp, #0x1c]
700ae6b6: 9106         	str	r1, [sp, #0x18]
700ae6b8: 9205         	str	r2, [sp, #0x14]
700ae6ba: 9304         	str	r3, [sp, #0x10]
700ae6bc: 2000         	movs	r0, #0x0
700ae6be: 9003         	str	r0, [sp, #0xc]
700ae6c0: 9804         	ldr	r0, [sp, #0x10]
700ae6c2: b920         	cbnz	r0, 0x700ae6ce <CSL_bcdmaChanOpSetChanRT+0x1e> @ imm = #0x8
700ae6c4: e7ff         	b	0x700ae6c6 <CSL_bcdmaChanOpSetChanRT+0x16> @ imm = #-0x2
700ae6c6: f06f 0001    	mvn	r0, #0x1
700ae6ca: 9003         	str	r0, [sp, #0xc]
700ae6cc: e042         	b	0x700ae754 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #0x84
700ae6ce: 9804         	ldr	r0, [sp, #0x10]
700ae6d0: 9001         	str	r0, [sp, #0x4]
700ae6d2: 9801         	ldr	r0, [sp, #0x4]
700ae6d4: 6803         	ldr	r3, [r0]
700ae6d6: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700ae6da: 6881         	ldr	r1, [r0, #0x8]
700ae6dc: 6902         	ldr	r2, [r0, #0x10]
700ae6de: f04f 4080    	mov.w	r0, #0x40000000
700ae6e2: ea00 708c    	and.w	r0, r0, r12, lsl #30
700ae6e6: ea40 70c3    	orr.w	r0, r0, r3, lsl #31
700ae6ea: f002 0201    	and	r2, r2, #0x1
700ae6ee: ea40 7002    	orr.w	r0, r0, r2, lsl #28
700ae6f2: f001 0101    	and	r1, r1, #0x1
700ae6f6: ea40 7041    	orr.w	r0, r0, r1, lsl #29
700ae6fa: 9002         	str	r0, [sp, #0x8]
700ae6fc: 9806         	ldr	r0, [sp, #0x18]
700ae6fe: 9000         	str	r0, [sp]
700ae700: b140         	cbz	r0, 0x700ae714 <CSL_bcdmaChanOpSetChanRT+0x64> @ imm = #0x10
700ae702: e7ff         	b	0x700ae704 <CSL_bcdmaChanOpSetChanRT+0x54> @ imm = #-0x2
700ae704: 9800         	ldr	r0, [sp]
700ae706: 2801         	cmp	r0, #0x1
700ae708: d00d         	beq	0x700ae726 <CSL_bcdmaChanOpSetChanRT+0x76> @ imm = #0x1a
700ae70a: e7ff         	b	0x700ae70c <CSL_bcdmaChanOpSetChanRT+0x5c> @ imm = #-0x2
700ae70c: 9800         	ldr	r0, [sp]
700ae70e: 2802         	cmp	r0, #0x2
700ae710: d012         	beq	0x700ae738 <CSL_bcdmaChanOpSetChanRT+0x88> @ imm = #0x24
700ae712: e01a         	b	0x700ae74a <CSL_bcdmaChanOpSetChanRT+0x9a> @ imm = #0x34
700ae714: 9807         	ldr	r0, [sp, #0x1c]
700ae716: 6880         	ldr	r0, [r0, #0x8]
700ae718: 9905         	ldr	r1, [sp, #0x14]
700ae71a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae71e: 9902         	ldr	r1, [sp, #0x8]
700ae720: f006 fe0e    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x6c1c
700ae724: e015         	b	0x700ae752 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x2a
700ae726: 9807         	ldr	r0, [sp, #0x1c]
700ae728: 6900         	ldr	r0, [r0, #0x10]
700ae72a: 9905         	ldr	r1, [sp, #0x14]
700ae72c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae730: 9902         	ldr	r1, [sp, #0x8]
700ae732: f006 fe05    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x6c0a
700ae736: e00c         	b	0x700ae752 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x18
700ae738: 9807         	ldr	r0, [sp, #0x1c]
700ae73a: 6980         	ldr	r0, [r0, #0x18]
700ae73c: 9905         	ldr	r1, [sp, #0x14]
700ae73e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae742: 9902         	ldr	r1, [sp, #0x8]
700ae744: f006 fdfc    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x6bf8
700ae748: e003         	b	0x700ae752 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x6
700ae74a: f06f 0001    	mvn	r0, #0x1
700ae74e: 9003         	str	r0, [sp, #0xc]
700ae750: e7ff         	b	0x700ae752 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #-0x2
700ae752: e7ff         	b	0x700ae754 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #-0x2
700ae754: 9803         	ldr	r0, [sp, #0xc]
700ae756: b008         	add	sp, #0x20
700ae758: bd80         	pop	{r7, pc}
700ae75a: 0000         	movs	r0, r0
700ae75c: 0000         	movs	r0, r0
700ae75e: 0000         	movs	r0, r0

700ae760 <Sciclient_rmIrInpRomMapped>:
700ae760: b082         	sub	sp, #0x8
700ae762: 9001         	str	r0, [sp, #0x4]
700ae764: f8ad 1002    	strh.w	r1, [sp, #0x2]
700ae768: 2000         	movs	r0, #0x0
700ae76a: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae76e: 9801         	ldr	r0, [sp, #0x4]
700ae770: 6900         	ldr	r0, [r0, #0x10]
700ae772: 2800         	cmp	r0, #0x0
700ae774: d042         	beq	0x700ae7fc <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #0x84
700ae776: e7ff         	b	0x700ae778 <Sciclient_rmIrInpRomMapped+0x18> @ imm = #-0x2
700ae778: 2000         	movs	r0, #0x0
700ae77a: f88d 0000    	strb.w	r0, [sp]
700ae77e: e7ff         	b	0x700ae780 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x2
700ae780: f89d 0000    	ldrb.w	r0, [sp]
700ae784: 9901         	ldr	r1, [sp, #0x4]
700ae786: 7d09         	ldrb	r1, [r1, #0x14]
700ae788: 4288         	cmp	r0, r1
700ae78a: da36         	bge	0x700ae7fa <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0x6c
700ae78c: e7ff         	b	0x700ae78e <Sciclient_rmIrInpRomMapped+0x2e> @ imm = #-0x2
700ae78e: 9801         	ldr	r0, [sp, #0x4]
700ae790: 6900         	ldr	r0, [r0, #0x10]
700ae792: f89d 1000    	ldrb.w	r1, [sp]
700ae796: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ae79a: 7980         	ldrb	r0, [r0, #0x6]
700ae79c: 07c0         	lsls	r0, r0, #0x1f
700ae79e: bb28         	cbnz	r0, 0x700ae7ec <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x4a
700ae7a0: e7ff         	b	0x700ae7a2 <Sciclient_rmIrInpRomMapped+0x42> @ imm = #-0x2
700ae7a2: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ae7a6: 9901         	ldr	r1, [sp, #0x4]
700ae7a8: 6909         	ldr	r1, [r1, #0x10]
700ae7aa: f89d 2000    	ldrb.w	r2, [sp]
700ae7ae: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700ae7b2: 4288         	cmp	r0, r1
700ae7b4: db1a         	blt	0x700ae7ec <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x34
700ae7b6: e7ff         	b	0x700ae7b8 <Sciclient_rmIrInpRomMapped+0x58> @ imm = #-0x2
700ae7b8: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ae7bc: 9901         	ldr	r1, [sp, #0x4]
700ae7be: 6909         	ldr	r1, [r1, #0x10]
700ae7c0: f89d 3000    	ldrb.w	r3, [sp]
700ae7c4: eb01 02c3    	add.w	r2, r1, r3, lsl #3
700ae7c8: f831 1033    	ldrh.w	r1, [r1, r3, lsl #3]
700ae7cc: 8892         	ldrh	r2, [r2, #0x4]
700ae7ce: 4411         	add	r1, r2
700ae7d0: 4288         	cmp	r0, r1
700ae7d2: da0b         	bge	0x700ae7ec <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x16
700ae7d4: e7ff         	b	0x700ae7d6 <Sciclient_rmIrInpRomMapped+0x76> @ imm = #-0x2
700ae7d6: 2001         	movs	r0, #0x1
700ae7d8: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae7dc: 9901         	ldr	r1, [sp, #0x4]
700ae7de: 6909         	ldr	r1, [r1, #0x10]
700ae7e0: f89d 2000    	ldrb.w	r2, [sp]
700ae7e4: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700ae7e8: 7188         	strb	r0, [r1, #0x6]
700ae7ea: e006         	b	0x700ae7fa <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0xc
700ae7ec: e7ff         	b	0x700ae7ee <Sciclient_rmIrInpRomMapped+0x8e> @ imm = #-0x2
700ae7ee: f89d 0000    	ldrb.w	r0, [sp]
700ae7f2: 3001         	adds	r0, #0x1
700ae7f4: f88d 0000    	strb.w	r0, [sp]
700ae7f8: e7c2         	b	0x700ae780 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x7c
700ae7fa: e7ff         	b	0x700ae7fc <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #-0x2
700ae7fc: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700ae800: f000 0001    	and	r0, r0, #0x1
700ae804: b002         	add	sp, #0x8
700ae806: 4770         	bx	lr
		...

700ae810 <Sciclient_rmIrOutpRomMapped>:
700ae810: b082         	sub	sp, #0x8
700ae812: 9001         	str	r0, [sp, #0x4]
700ae814: f8ad 1002    	strh.w	r1, [sp, #0x2]
700ae818: 2000         	movs	r0, #0x0
700ae81a: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae81e: 9801         	ldr	r0, [sp, #0x4]
700ae820: 6900         	ldr	r0, [r0, #0x10]
700ae822: 2800         	cmp	r0, #0x0
700ae824: d042         	beq	0x700ae8ac <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #0x84
700ae826: e7ff         	b	0x700ae828 <Sciclient_rmIrOutpRomMapped+0x18> @ imm = #-0x2
700ae828: 2000         	movs	r0, #0x0
700ae82a: f88d 0000    	strb.w	r0, [sp]
700ae82e: e7ff         	b	0x700ae830 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x2
700ae830: f89d 0000    	ldrb.w	r0, [sp]
700ae834: 9901         	ldr	r1, [sp, #0x4]
700ae836: 7d09         	ldrb	r1, [r1, #0x14]
700ae838: 4288         	cmp	r0, r1
700ae83a: da36         	bge	0x700ae8aa <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0x6c
700ae83c: e7ff         	b	0x700ae83e <Sciclient_rmIrOutpRomMapped+0x2e> @ imm = #-0x2
700ae83e: 9801         	ldr	r0, [sp, #0x4]
700ae840: 6900         	ldr	r0, [r0, #0x10]
700ae842: f89d 1000    	ldrb.w	r1, [sp]
700ae846: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ae84a: 7980         	ldrb	r0, [r0, #0x6]
700ae84c: 07c0         	lsls	r0, r0, #0x1f
700ae84e: bb28         	cbnz	r0, 0x700ae89c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x4a
700ae850: e7ff         	b	0x700ae852 <Sciclient_rmIrOutpRomMapped+0x42> @ imm = #-0x2
700ae852: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ae856: 9901         	ldr	r1, [sp, #0x4]
700ae858: 6909         	ldr	r1, [r1, #0x10]
700ae85a: f89d 2000    	ldrb.w	r2, [sp]
700ae85e: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700ae862: 8849         	ldrh	r1, [r1, #0x2]
700ae864: 4288         	cmp	r0, r1
700ae866: db19         	blt	0x700ae89c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x32
700ae868: e7ff         	b	0x700ae86a <Sciclient_rmIrOutpRomMapped+0x5a> @ imm = #-0x2
700ae86a: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ae86e: 9901         	ldr	r1, [sp, #0x4]
700ae870: 6909         	ldr	r1, [r1, #0x10]
700ae872: f89d 2000    	ldrb.w	r2, [sp]
700ae876: eb01 02c2    	add.w	r2, r1, r2, lsl #3
700ae87a: 8851         	ldrh	r1, [r2, #0x2]
700ae87c: 8892         	ldrh	r2, [r2, #0x4]
700ae87e: 4411         	add	r1, r2
700ae880: 4288         	cmp	r0, r1
700ae882: da0b         	bge	0x700ae89c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x16
700ae884: e7ff         	b	0x700ae886 <Sciclient_rmIrOutpRomMapped+0x76> @ imm = #-0x2
700ae886: 2001         	movs	r0, #0x1
700ae888: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae88c: 9901         	ldr	r1, [sp, #0x4]
700ae88e: 6909         	ldr	r1, [r1, #0x10]
700ae890: f89d 2000    	ldrb.w	r2, [sp]
700ae894: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700ae898: 7188         	strb	r0, [r1, #0x6]
700ae89a: e006         	b	0x700ae8aa <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0xc
700ae89c: e7ff         	b	0x700ae89e <Sciclient_rmIrOutpRomMapped+0x8e> @ imm = #-0x2
700ae89e: f89d 0000    	ldrb.w	r0, [sp]
700ae8a2: 3001         	adds	r0, #0x1
700ae8a4: f88d 0000    	strb.w	r0, [sp]
700ae8a8: e7c2         	b	0x700ae830 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x7c
700ae8aa: e7ff         	b	0x700ae8ac <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #-0x2
700ae8ac: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700ae8b0: f000 0001    	and	r0, r0, #0x1
700ae8b4: b002         	add	sp, #0x8
700ae8b6: 4770         	bx	lr
		...

700ae8c0 <CycleCounterP_init>:
700ae8c0: b580         	push	{r7, lr}
700ae8c2: b082         	sub	sp, #0x8
700ae8c4: 9101         	str	r1, [sp, #0x4]
700ae8c6: 9000         	str	r0, [sp]
700ae8c8: 9800         	ldr	r0, [sp]
700ae8ca: 9a01         	ldr	r2, [sp, #0x4]
700ae8cc: f248 3140    	movw	r1, #0x8340
700ae8d0: f2c7 010b    	movt	r1, #0x700b
700ae8d4: 604a         	str	r2, [r1, #0x4]
700ae8d6: 6008         	str	r0, [r1]
700ae8d8: f000 f802    	bl	0x700ae8e0 <CycleCounterP_reset> @ imm = #0x4
700ae8dc: b002         	add	sp, #0x8
700ae8de: bd80         	pop	{r7, pc}

700ae8e0 <CycleCounterP_reset>:
700ae8e0: b580         	push	{r7, lr}
700ae8e2: b082         	sub	sp, #0x8
700ae8e4: 2000         	movs	r0, #0x0
700ae8e6: 9001         	str	r0, [sp, #0x4]
700ae8e8: 9801         	ldr	r0, [sp, #0x4]
700ae8ea: f040 0004    	orr	r0, r0, #0x4
700ae8ee: 9001         	str	r0, [sp, #0x4]
700ae8f0: 9801         	ldr	r0, [sp, #0x4]
700ae8f2: f040 0002    	orr	r0, r0, #0x2
700ae8f6: 9001         	str	r0, [sp, #0x4]
700ae8f8: 9801         	ldr	r0, [sp, #0x4]
700ae8fa: f040 0001    	orr	r0, r0, #0x1
700ae8fe: 9001         	str	r0, [sp, #0x4]
700ae900: f04f 30ff    	mov.w	r0, #0xffffffff
700ae904: 9000         	str	r0, [sp]
700ae906: f005 ed48    	blx	0x700b4398 <PmuP_disableCounters> @ imm = #0x5a90
700ae90a: 9800         	ldr	r0, [sp]
700ae90c: f005 ed4c    	blx	0x700b43a8 <PmuP_clearOverflowStatus> @ imm = #0x5a98
700ae910: 9801         	ldr	r0, [sp, #0x4]
700ae912: f005 ed3a    	blx	0x700b4388 <PmuP_setup> @ imm = #0x5a74
700ae916: f04f 4000    	mov.w	r0, #0x80000000
700ae91a: f005 ed3a    	blx	0x700b4390 <PmuP_enableCounters> @ imm = #0x5a74
700ae91e: b002         	add	sp, #0x8
700ae920: bd80         	pop	{r7, pc}
700ae922: bf00         	nop
700ae924: bf00         	nop
700ae926: bf00         	nop
700ae928: bf00         	nop
700ae92a: bf00         	nop
700ae92c: bf00         	nop
700ae92e: bf00         	nop

700ae930 <CycleCounterP_nsToTicks>:
700ae930: b580         	push	{r7, lr}
700ae932: b082         	sub	sp, #0x8
700ae934: 9101         	str	r1, [sp, #0x4]
700ae936: 9000         	str	r0, [sp]
700ae938: 9b00         	ldr	r3, [sp]
700ae93a: 9901         	ldr	r1, [sp, #0x4]
700ae93c: f248 3040    	movw	r0, #0x8340
700ae940: f2c7 000b    	movt	r0, #0x700b
700ae944: 6802         	ldr	r2, [r0]
700ae946: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700ae94a: fba3 0e02    	umull	r0, lr, r3, r2
700ae94e: fb03 e30c    	mla	r3, r3, r12, lr
700ae952: fb01 3102    	mla	r1, r1, r2, r3
700ae956: f64c 2200    	movw	r2, #0xca00
700ae95a: f6c3 329a    	movt	r2, #0x3b9a
700ae95e: 2300         	movs	r3, #0x0
700ae960: f006 e880    	blx	0x700b4a64 <__aeabi_uldivmod> @ imm = #0x6100
700ae964: b002         	add	sp, #0x8
700ae966: bd80         	pop	{r7, pc}
		...

700ae970 <Sciclient_pmGetModuleClkNumParent>:
700ae970: b580         	push	{r7, lr}
700ae972: b096         	sub	sp, #0x58
700ae974: 9015         	str	r0, [sp, #0x54]
700ae976: 9114         	str	r1, [sp, #0x50]
700ae978: 9213         	str	r2, [sp, #0x4c]
700ae97a: 9312         	str	r3, [sp, #0x48]
700ae97c: 2000         	movs	r0, #0x0
700ae97e: 9011         	str	r0, [sp, #0x44]
700ae980: f88d 0040    	strb.w	r0, [sp, #0x40]
700ae984: 900f         	str	r0, [sp, #0x3c]
700ae986: 900e         	str	r0, [sp, #0x38]
700ae988: 900d         	str	r0, [sp, #0x34]
700ae98a: 900c         	str	r0, [sp, #0x30]
700ae98c: 9815         	ldr	r0, [sp, #0x54]
700ae98e: 900e         	str	r0, [sp, #0x38]
700ae990: 9814         	ldr	r0, [sp, #0x50]
700ae992: 28ff         	cmp	r0, #0xff
700ae994: d307         	blo	0x700ae9a6 <Sciclient_pmGetModuleClkNumParent+0x36> @ imm = #0xe
700ae996: e7ff         	b	0x700ae998 <Sciclient_pmGetModuleClkNumParent+0x28> @ imm = #-0x2
700ae998: 9814         	ldr	r0, [sp, #0x50]
700ae99a: f8cd 003d    	str.w	r0, [sp, #0x3d]
700ae99e: 20ff         	movs	r0, #0xff
700ae9a0: f88d 003c    	strb.w	r0, [sp, #0x3c]
700ae9a4: e003         	b	0x700ae9ae <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #0x6
700ae9a6: 9814         	ldr	r0, [sp, #0x50]
700ae9a8: f88d 003c    	strb.w	r0, [sp, #0x3c]
700ae9ac: e7ff         	b	0x700ae9ae <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #-0x2
700ae9ae: 2000         	movs	r0, #0x0
700ae9b0: f88d 002c    	strb.w	r0, [sp, #0x2c]
700ae9b4: 900a         	str	r0, [sp, #0x28]
700ae9b6: 9009         	str	r0, [sp, #0x24]
700ae9b8: 9008         	str	r0, [sp, #0x20]
700ae9ba: f44f 7182    	mov.w	r1, #0x104
700ae9be: f8ad 100c    	strh.w	r1, [sp, #0xc]
700ae9c2: 2102         	movs	r1, #0x2
700ae9c4: 9104         	str	r1, [sp, #0x10]
700ae9c6: a90c         	add	r1, sp, #0x30
700ae9c8: 9105         	str	r1, [sp, #0x14]
700ae9ca: 2111         	movs	r1, #0x11
700ae9cc: 9106         	str	r1, [sp, #0x18]
700ae9ce: 9912         	ldr	r1, [sp, #0x48]
700ae9d0: 9107         	str	r1, [sp, #0x1c]
700ae9d2: 9000         	str	r0, [sp]
700ae9d4: a808         	add	r0, sp, #0x20
700ae9d6: 9001         	str	r0, [sp, #0x4]
700ae9d8: 200d         	movs	r0, #0xd
700ae9da: 9002         	str	r0, [sp, #0x8]
700ae9dc: a803         	add	r0, sp, #0xc
700ae9de: 4669         	mov	r1, sp
700ae9e0: f7f4 fd9e    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xb4c4
700ae9e4: 9011         	str	r0, [sp, #0x44]
700ae9e6: 9811         	ldr	r0, [sp, #0x44]
700ae9e8: b930         	cbnz	r0, 0x700ae9f8 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #0xc
700ae9ea: e7ff         	b	0x700ae9ec <Sciclient_pmGetModuleClkNumParent+0x7c> @ imm = #-0x2
700ae9ec: 9800         	ldr	r0, [sp]
700ae9ee: f000 0002    	and	r0, r0, #0x2
700ae9f2: 2802         	cmp	r0, #0x2
700ae9f4: d004         	beq	0x700aea00 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #0x8
700ae9f6: e7ff         	b	0x700ae9f8 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #-0x2
700ae9f8: f04f 30ff    	mov.w	r0, #0xffffffff
700ae9fc: 9011         	str	r0, [sp, #0x44]
700ae9fe: e7ff         	b	0x700aea00 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #-0x2
700aea00: 9811         	ldr	r0, [sp, #0x44]
700aea02: b928         	cbnz	r0, 0x700aea10 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #0xa
700aea04: e7ff         	b	0x700aea06 <Sciclient_pmGetModuleClkNumParent+0x96> @ imm = #-0x2
700aea06: f89d 0028    	ldrb.w	r0, [sp, #0x28]
700aea0a: 9913         	ldr	r1, [sp, #0x4c]
700aea0c: 6008         	str	r0, [r1]
700aea0e: e7ff         	b	0x700aea10 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #-0x2
700aea10: 9811         	ldr	r0, [sp, #0x44]
700aea12: b016         	add	sp, #0x58
700aea14: bd80         	pop	{r7, pc}
		...
700aea1e: 0000         	movs	r0, r0

700aea20 <CSL_intaggrIsIntrPending>:
700aea20: b580         	push	{r7, lr}
700aea22: b088         	sub	sp, #0x20
700aea24: 9007         	str	r0, [sp, #0x1c]
700aea26: 9106         	str	r1, [sp, #0x18]
700aea28: f88d 2017    	strb.w	r2, [sp, #0x17]
700aea2c: 2000         	movs	r0, #0x0
700aea2e: f88d 0016    	strb.w	r0, [sp, #0x16]
700aea32: 9807         	ldr	r0, [sp, #0x1c]
700aea34: 9906         	ldr	r1, [sp, #0x18]
700aea36: f005 f8c3    	bl	0x700b3bc0 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x5186
700aea3a: b3e8         	cbz	r0, 0x700aeab8 <CSL_intaggrIsIntrPending+0x98> @ imm = #0x7a
700aea3c: e7ff         	b	0x700aea3e <CSL_intaggrIsIntrPending+0x1e> @ imm = #-0x2
700aea3e: 9806         	ldr	r0, [sp, #0x18]
700aea40: 0980         	lsrs	r0, r0, #0x6
700aea42: 9001         	str	r0, [sp, #0x4]
700aea44: 9806         	ldr	r0, [sp, #0x18]
700aea46: f000 003f    	and	r0, r0, #0x3f
700aea4a: 9000         	str	r0, [sp]
700aea4c: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700aea50: 07c0         	lsls	r0, r0, #0x1f
700aea52: b158         	cbz	r0, 0x700aea6c <CSL_intaggrIsIntrPending+0x4c> @ imm = #0x16
700aea54: e7ff         	b	0x700aea56 <CSL_intaggrIsIntrPending+0x36> @ imm = #-0x2
700aea56: 9807         	ldr	r0, [sp, #0x1c]
700aea58: 6880         	ldr	r0, [r0, #0x8]
700aea5a: 9901         	ldr	r1, [sp, #0x4]
700aea5c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aea60: 3020         	adds	r0, #0x20
700aea62: f006 fce5    	bl	0x700b5430 <CSL_REG64_RD_RAW> @ imm = #0x69ca
700aea66: 9103         	str	r1, [sp, #0xc]
700aea68: 9002         	str	r0, [sp, #0x8]
700aea6a: e00a         	b	0x700aea82 <CSL_intaggrIsIntrPending+0x62> @ imm = #0x14
700aea6c: 9807         	ldr	r0, [sp, #0x1c]
700aea6e: 6880         	ldr	r0, [r0, #0x8]
700aea70: 9901         	ldr	r1, [sp, #0x4]
700aea72: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aea76: 3010         	adds	r0, #0x10
700aea78: f006 fcda    	bl	0x700b5430 <CSL_REG64_RD_RAW> @ imm = #0x69b4
700aea7c: 9103         	str	r1, [sp, #0xc]
700aea7e: 9002         	str	r0, [sp, #0x8]
700aea80: e7ff         	b	0x700aea82 <CSL_intaggrIsIntrPending+0x62> @ imm = #-0x2
700aea82: 9802         	ldr	r0, [sp, #0x8]
700aea84: 9903         	ldr	r1, [sp, #0xc]
700aea86: 9a00         	ldr	r2, [sp]
700aea88: 40d0         	lsrs	r0, r2
700aea8a: f1c2 0320    	rsb.w	r3, r2, #0x20
700aea8e: fa01 f303    	lsl.w	r3, r1, r3
700aea92: 4318         	orrs	r0, r3
700aea94: 3a20         	subs	r2, #0x20
700aea96: 40d1         	lsrs	r1, r2
700aea98: 2a00         	cmp	r2, #0x0
700aea9a: bf58         	it	pl
700aea9c: 4608         	movpl	r0, r1
700aea9e: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700aeaa2: b920         	cbnz	r0, 0x700aeaae <CSL_intaggrIsIntrPending+0x8e> @ imm = #0x8
700aeaa4: e7ff         	b	0x700aeaa6 <CSL_intaggrIsIntrPending+0x86> @ imm = #-0x2
700aeaa6: 2000         	movs	r0, #0x0
700aeaa8: f88d 0016    	strb.w	r0, [sp, #0x16]
700aeaac: e003         	b	0x700aeab6 <CSL_intaggrIsIntrPending+0x96> @ imm = #0x6
700aeaae: 2001         	movs	r0, #0x1
700aeab0: f88d 0016    	strb.w	r0, [sp, #0x16]
700aeab4: e7ff         	b	0x700aeab6 <CSL_intaggrIsIntrPending+0x96> @ imm = #-0x2
700aeab6: e7ff         	b	0x700aeab8 <CSL_intaggrIsIntrPending+0x98> @ imm = #-0x2
700aeab8: f89d 0016    	ldrb.w	r0, [sp, #0x16]
700aeabc: f000 0001    	and	r0, r0, #0x1
700aeac0: b008         	add	sp, #0x20
700aeac2: bd80         	pop	{r7, pc}
		...

700aead0 <Sciclient_rmIrqCheckLoop>:
700aead0: b580         	push	{r7, lr}
700aead2: b088         	sub	sp, #0x20
700aead4: 9007         	str	r0, [sp, #0x1c]
700aead6: 2000         	movs	r0, #0x0
700aead8: f88d 001b    	strb.w	r0, [sp, #0x1b]
700aeadc: f8ad 0018    	strh.w	r0, [sp, #0x18]
700aeae0: e7ff         	b	0x700aeae2 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x2
700aeae2: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aeae6: 9002         	str	r0, [sp, #0x8]
700aeae8: f006 fcea    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x69d4
700aeaec: 4601         	mov	r1, r0
700aeaee: 9802         	ldr	r0, [sp, #0x8]
700aeaf0: 4288         	cmp	r0, r1
700aeaf2: da39         	bge	0x700aeb68 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0x72
700aeaf4: e7ff         	b	0x700aeaf6 <Sciclient_rmIrqCheckLoop+0x26> @ imm = #-0x2
700aeaf6: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aeafa: f006 f909    	bl	0x700b4d10 <Sciclient_rmPsGetIrqNode> @ imm = #0x6212
700aeafe: 9004         	str	r0, [sp, #0x10]
700aeb00: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aeb04: 3001         	adds	r0, #0x1
700aeb06: f8ad 0016    	strh.w	r0, [sp, #0x16]
700aeb0a: e7ff         	b	0x700aeb0c <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x2
700aeb0c: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700aeb10: 9001         	str	r0, [sp, #0x4]
700aeb12: f006 fcd5    	bl	0x700b54c0 <Sciclient_rmPsGetPsp> @ imm = #0x69aa
700aeb16: 4601         	mov	r1, r0
700aeb18: 9801         	ldr	r0, [sp, #0x4]
700aeb1a: 4288         	cmp	r0, r1
700aeb1c: da17         	bge	0x700aeb4e <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0x2e
700aeb1e: e7ff         	b	0x700aeb20 <Sciclient_rmIrqCheckLoop+0x50> @ imm = #-0x2
700aeb20: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700aeb24: f006 f8f4    	bl	0x700b4d10 <Sciclient_rmPsGetIrqNode> @ imm = #0x61e8
700aeb28: 9003         	str	r0, [sp, #0xc]
700aeb2a: 9804         	ldr	r0, [sp, #0x10]
700aeb2c: 8800         	ldrh	r0, [r0]
700aeb2e: 9903         	ldr	r1, [sp, #0xc]
700aeb30: 8809         	ldrh	r1, [r1]
700aeb32: 4288         	cmp	r0, r1
700aeb34: d104         	bne	0x700aeb40 <Sciclient_rmIrqCheckLoop+0x70> @ imm = #0x8
700aeb36: e7ff         	b	0x700aeb38 <Sciclient_rmIrqCheckLoop+0x68> @ imm = #-0x2
700aeb38: 2001         	movs	r0, #0x1
700aeb3a: f88d 001b    	strb.w	r0, [sp, #0x1b]
700aeb3e: e006         	b	0x700aeb4e <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0xc
700aeb40: e7ff         	b	0x700aeb42 <Sciclient_rmIrqCheckLoop+0x72> @ imm = #-0x2
700aeb42: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700aeb46: 3001         	adds	r0, #0x1
700aeb48: f8ad 0016    	strh.w	r0, [sp, #0x16]
700aeb4c: e7de         	b	0x700aeb0c <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x44
700aeb4e: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700aeb52: 07c0         	lsls	r0, r0, #0x1f
700aeb54: b108         	cbz	r0, 0x700aeb5a <Sciclient_rmIrqCheckLoop+0x8a> @ imm = #0x2
700aeb56: e7ff         	b	0x700aeb58 <Sciclient_rmIrqCheckLoop+0x88> @ imm = #-0x2
700aeb58: e006         	b	0x700aeb68 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0xc
700aeb5a: e7ff         	b	0x700aeb5c <Sciclient_rmIrqCheckLoop+0x8c> @ imm = #-0x2
700aeb5c: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aeb60: 3001         	adds	r0, #0x1
700aeb62: f8ad 0018    	strh.w	r0, [sp, #0x18]
700aeb66: e7bc         	b	0x700aeae2 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x88
700aeb68: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700aeb6c: f000 0001    	and	r0, r0, #0x1
700aeb70: b008         	add	sp, #0x20
700aeb72: bd80         	pop	{r7, pc}
		...

700aeb80 <UART_IsBaseAddrValid>:
700aeb80: b082         	sub	sp, #0x8
700aeb82: 9001         	str	r0, [sp, #0x4]
700aeb84: f06f 0002    	mvn	r0, #0x2
700aeb88: 9000         	str	r0, [sp]
700aeb8a: 9801         	ldr	r0, [sp, #0x4]
700aeb8c: f1b0 7f20    	cmp.w	r0, #0x2800000
700aeb90: d042         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0x84
700aeb92: e7ff         	b	0x700aeb94 <UART_IsBaseAddrValid+0x14> @ imm = #-0x2
700aeb94: 9801         	ldr	r0, [sp, #0x4]
700aeb96: 2100         	movs	r1, #0x0
700aeb98: f2c0 2181    	movt	r1, #0x281
700aeb9c: 4288         	cmp	r0, r1
700aeb9e: d03b         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0x76
700aeba0: e7ff         	b	0x700aeba2 <UART_IsBaseAddrValid+0x22> @ imm = #-0x2
700aeba2: 9801         	ldr	r0, [sp, #0x4]
700aeba4: 2100         	movs	r1, #0x0
700aeba6: f2c0 2182    	movt	r1, #0x282
700aebaa: 4288         	cmp	r0, r1
700aebac: d034         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0x68
700aebae: e7ff         	b	0x700aebb0 <UART_IsBaseAddrValid+0x30> @ imm = #-0x2
700aebb0: 9801         	ldr	r0, [sp, #0x4]
700aebb2: 2100         	movs	r1, #0x0
700aebb4: f2c0 2183    	movt	r1, #0x283
700aebb8: 4288         	cmp	r0, r1
700aebba: d02d         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0x5a
700aebbc: e7ff         	b	0x700aebbe <UART_IsBaseAddrValid+0x3e> @ imm = #-0x2
700aebbe: 9801         	ldr	r0, [sp, #0x4]
700aebc0: f1b0 7f21    	cmp.w	r0, #0x2840000
700aebc4: d028         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0x50
700aebc6: e7ff         	b	0x700aebc8 <UART_IsBaseAddrValid+0x48> @ imm = #-0x2
700aebc8: 9801         	ldr	r0, [sp, #0x4]
700aebca: 2100         	movs	r1, #0x0
700aebcc: f2c0 2185    	movt	r1, #0x285
700aebd0: 4288         	cmp	r0, r1
700aebd2: d021         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0x42
700aebd4: e7ff         	b	0x700aebd6 <UART_IsBaseAddrValid+0x56> @ imm = #-0x2
700aebd6: 9801         	ldr	r0, [sp, #0x4]
700aebd8: 2100         	movs	r1, #0x0
700aebda: f2c0 2186    	movt	r1, #0x286
700aebde: 4288         	cmp	r0, r1
700aebe0: d01a         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0x34
700aebe2: e7ff         	b	0x700aebe4 <UART_IsBaseAddrValid+0x64> @ imm = #-0x2
700aebe4: 9801         	ldr	r0, [sp, #0x4]
700aebe6: f1b0 6f94    	cmp.w	r0, #0x4a00000
700aebea: d015         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0x2a
700aebec: e7ff         	b	0x700aebee <UART_IsBaseAddrValid+0x6e> @ imm = #-0x2
700aebee: 9801         	ldr	r0, [sp, #0x4]
700aebf0: 2100         	movs	r1, #0x0
700aebf2: f2c0 41a1    	movt	r1, #0x4a1
700aebf6: 4288         	cmp	r0, r1
700aebf8: d00e         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0x1c
700aebfa: e7ff         	b	0x700aebfc <UART_IsBaseAddrValid+0x7c> @ imm = #-0x2
700aebfc: 9801         	ldr	r0, [sp, #0x4]
700aebfe: 2100         	movs	r1, #0x0
700aec00: f2c8 41a0    	movt	r1, #0x84a0
700aec04: 4288         	cmp	r0, r1
700aec06: d007         	beq	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #0xe
700aec08: e7ff         	b	0x700aec0a <UART_IsBaseAddrValid+0x8a> @ imm = #-0x2
700aec0a: 9801         	ldr	r0, [sp, #0x4]
700aec0c: 2100         	movs	r1, #0x0
700aec0e: f2c8 41a1    	movt	r1, #0x84a1
700aec12: 4288         	cmp	r0, r1
700aec14: d103         	bne	0x700aec1e <UART_IsBaseAddrValid+0x9e> @ imm = #0x6
700aec16: e7ff         	b	0x700aec18 <UART_IsBaseAddrValid+0x98> @ imm = #-0x2
700aec18: 2000         	movs	r0, #0x0
700aec1a: 9000         	str	r0, [sp]
700aec1c: e7ff         	b	0x700aec1e <UART_IsBaseAddrValid+0x9e> @ imm = #-0x2
700aec1e: 9800         	ldr	r0, [sp]
700aec20: b002         	add	sp, #0x8
700aec22: 4770         	bx	lr
		...

700aec30 <_tx_semaphore_create>:
700aec30: b580         	push	{r7, lr}
700aec32: b086         	sub	sp, #0x18
700aec34: 9005         	str	r0, [sp, #0x14]
700aec36: 9104         	str	r1, [sp, #0x10]
700aec38: 9203         	str	r2, [sp, #0xc]
700aec3a: 9905         	ldr	r1, [sp, #0x14]
700aec3c: 2000         	movs	r0, #0x0
700aec3e: 6188         	str	r0, [r1, #0x18]
700aec40: 6148         	str	r0, [r1, #0x14]
700aec42: 6108         	str	r0, [r1, #0x10]
700aec44: 60c8         	str	r0, [r1, #0xc]
700aec46: 6088         	str	r0, [r1, #0x8]
700aec48: 6048         	str	r0, [r1, #0x4]
700aec4a: 6008         	str	r0, [r1]
700aec4c: 9804         	ldr	r0, [sp, #0x10]
700aec4e: 9905         	ldr	r1, [sp, #0x14]
700aec50: 6048         	str	r0, [r1, #0x4]
700aec52: 9803         	ldr	r0, [sp, #0xc]
700aec54: 9905         	ldr	r1, [sp, #0x14]
700aec56: 6088         	str	r0, [r1, #0x8]
700aec58: f7f4 e964    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xbd38
700aec5c: 9002         	str	r0, [sp, #0x8]
700aec5e: 9905         	ldr	r1, [sp, #0x14]
700aec60: f644 5041    	movw	r0, #0x4d41
700aec64: f2c5 3045    	movt	r0, #0x5345
700aec68: 6008         	str	r0, [r1]
700aec6a: f247 10f8    	movw	r0, #0x71f8
700aec6e: f2c7 0008    	movt	r0, #0x7008
700aec72: 6800         	ldr	r0, [r0]
700aec74: b958         	cbnz	r0, 0x700aec8e <_tx_semaphore_create+0x5e> @ imm = #0x16
700aec76: e7ff         	b	0x700aec78 <_tx_semaphore_create+0x48> @ imm = #-0x2
700aec78: 9805         	ldr	r0, [sp, #0x14]
700aec7a: f247 11fc    	movw	r1, #0x71fc
700aec7e: f2c7 0108    	movt	r1, #0x7008
700aec82: 6008         	str	r0, [r1]
700aec84: 9805         	ldr	r0, [sp, #0x14]
700aec86: 6140         	str	r0, [r0, #0x14]
700aec88: 9805         	ldr	r0, [sp, #0x14]
700aec8a: 6180         	str	r0, [r0, #0x18]
700aec8c: e015         	b	0x700aecba <_tx_semaphore_create+0x8a> @ imm = #0x2a
700aec8e: f247 10fc    	movw	r0, #0x71fc
700aec92: f2c7 0008    	movt	r0, #0x7008
700aec96: 6800         	ldr	r0, [r0]
700aec98: 9001         	str	r0, [sp, #0x4]
700aec9a: 9801         	ldr	r0, [sp, #0x4]
700aec9c: 6980         	ldr	r0, [r0, #0x18]
700aec9e: 9000         	str	r0, [sp]
700aeca0: 9805         	ldr	r0, [sp, #0x14]
700aeca2: 9901         	ldr	r1, [sp, #0x4]
700aeca4: 6188         	str	r0, [r1, #0x18]
700aeca6: 9805         	ldr	r0, [sp, #0x14]
700aeca8: 9900         	ldr	r1, [sp]
700aecaa: 6148         	str	r0, [r1, #0x14]
700aecac: 9800         	ldr	r0, [sp]
700aecae: 9905         	ldr	r1, [sp, #0x14]
700aecb0: 6188         	str	r0, [r1, #0x18]
700aecb2: 9801         	ldr	r0, [sp, #0x4]
700aecb4: 9905         	ldr	r1, [sp, #0x14]
700aecb6: 6148         	str	r0, [r1, #0x14]
700aecb8: e7ff         	b	0x700aecba <_tx_semaphore_create+0x8a> @ imm = #-0x2
700aecba: f247 11f8    	movw	r1, #0x71f8
700aecbe: f2c7 0108    	movt	r1, #0x7008
700aecc2: 6808         	ldr	r0, [r1]
700aecc4: 3001         	adds	r0, #0x1
700aecc6: 6008         	str	r0, [r1]
700aecc8: 9802         	ldr	r0, [sp, #0x8]
700aecca: f7f4 eaac    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xbaa8
700aecce: 2000         	movs	r0, #0x0
700aecd0: b006         	add	sp, #0x18
700aecd2: bd80         	pop	{r7, pc}
		...

700aece0 <Sciclient_getContext>:
700aece0: b084         	sub	sp, #0x10
700aece2: 9003         	str	r0, [sp, #0xc]
700aece4: 9102         	str	r1, [sp, #0x8]
700aece6: 200f         	movs	r0, #0xf
700aece8: 9001         	str	r0, [sp, #0x4]
700aecea: 9802         	ldr	r0, [sp, #0x8]
700aecec: 9000         	str	r0, [sp]
700aecee: 2806         	cmp	r0, #0x6
700aecf0: d842         	bhi	0x700aed78 <Sciclient_getContext+0x98> @ imm = #0x84
700aecf2: 9900         	ldr	r1, [sp]
700aecf4: e8df f001    	tbb	[pc, r1]
700aecf8: 04 0e 18 22  	.word	0x22180e04
700aecfc: 2c 36 36 00  	.word	0x0036362c
700aed00: 9803         	ldr	r0, [sp, #0xc]
700aed02: b918         	cbnz	r0, 0x700aed0c <Sciclient_getContext+0x2c> @ imm = #0x6
700aed04: e7ff         	b	0x700aed06 <Sciclient_getContext+0x26> @ imm = #-0x2
700aed06: 200e         	movs	r0, #0xe
700aed08: 9001         	str	r0, [sp, #0x4]
700aed0a: e002         	b	0x700aed12 <Sciclient_getContext+0x32> @ imm = #0x4
700aed0c: 2008         	movs	r0, #0x8
700aed0e: 9001         	str	r0, [sp, #0x4]
700aed10: e7ff         	b	0x700aed12 <Sciclient_getContext+0x32> @ imm = #-0x2
700aed12: e032         	b	0x700aed7a <Sciclient_getContext+0x9a> @ imm = #0x64
700aed14: 9803         	ldr	r0, [sp, #0xc]
700aed16: b918         	cbnz	r0, 0x700aed20 <Sciclient_getContext+0x40> @ imm = #0x6
700aed18: e7ff         	b	0x700aed1a <Sciclient_getContext+0x3a> @ imm = #-0x2
700aed1a: 2000         	movs	r0, #0x0
700aed1c: 9001         	str	r0, [sp, #0x4]
700aed1e: e002         	b	0x700aed26 <Sciclient_getContext+0x46> @ imm = #0x4
700aed20: 2001         	movs	r0, #0x1
700aed22: 9001         	str	r0, [sp, #0x4]
700aed24: e7ff         	b	0x700aed26 <Sciclient_getContext+0x46> @ imm = #-0x2
700aed26: e028         	b	0x700aed7a <Sciclient_getContext+0x9a> @ imm = #0x50
700aed28: 9803         	ldr	r0, [sp, #0xc]
700aed2a: b918         	cbnz	r0, 0x700aed34 <Sciclient_getContext+0x54> @ imm = #0x6
700aed2c: e7ff         	b	0x700aed2e <Sciclient_getContext+0x4e> @ imm = #-0x2
700aed2e: 2002         	movs	r0, #0x2
700aed30: 9001         	str	r0, [sp, #0x4]
700aed32: e002         	b	0x700aed3a <Sciclient_getContext+0x5a> @ imm = #0x4
700aed34: 2003         	movs	r0, #0x3
700aed36: 9001         	str	r0, [sp, #0x4]
700aed38: e7ff         	b	0x700aed3a <Sciclient_getContext+0x5a> @ imm = #-0x2
700aed3a: e01e         	b	0x700aed7a <Sciclient_getContext+0x9a> @ imm = #0x3c
700aed3c: 9803         	ldr	r0, [sp, #0xc]
700aed3e: b918         	cbnz	r0, 0x700aed48 <Sciclient_getContext+0x68> @ imm = #0x6
700aed40: e7ff         	b	0x700aed42 <Sciclient_getContext+0x62> @ imm = #-0x2
700aed42: 2009         	movs	r0, #0x9
700aed44: 9001         	str	r0, [sp, #0x4]
700aed46: e002         	b	0x700aed4e <Sciclient_getContext+0x6e> @ imm = #0x4
700aed48: 200a         	movs	r0, #0xa
700aed4a: 9001         	str	r0, [sp, #0x4]
700aed4c: e7ff         	b	0x700aed4e <Sciclient_getContext+0x6e> @ imm = #-0x2
700aed4e: e014         	b	0x700aed7a <Sciclient_getContext+0x9a> @ imm = #0x28
700aed50: 9803         	ldr	r0, [sp, #0xc]
700aed52: b918         	cbnz	r0, 0x700aed5c <Sciclient_getContext+0x7c> @ imm = #0x6
700aed54: e7ff         	b	0x700aed56 <Sciclient_getContext+0x76> @ imm = #-0x2
700aed56: 200b         	movs	r0, #0xb
700aed58: 9001         	str	r0, [sp, #0x4]
700aed5a: e002         	b	0x700aed62 <Sciclient_getContext+0x82> @ imm = #0x4
700aed5c: 200c         	movs	r0, #0xc
700aed5e: 9001         	str	r0, [sp, #0x4]
700aed60: e7ff         	b	0x700aed62 <Sciclient_getContext+0x82> @ imm = #-0x2
700aed62: e00a         	b	0x700aed7a <Sciclient_getContext+0x9a> @ imm = #0x14
700aed64: 9803         	ldr	r0, [sp, #0xc]
700aed66: b918         	cbnz	r0, 0x700aed70 <Sciclient_getContext+0x90> @ imm = #0x6
700aed68: e7ff         	b	0x700aed6a <Sciclient_getContext+0x8a> @ imm = #-0x2
700aed6a: 2004         	movs	r0, #0x4
700aed6c: 9001         	str	r0, [sp, #0x4]
700aed6e: e002         	b	0x700aed76 <Sciclient_getContext+0x96> @ imm = #0x4
700aed70: 2006         	movs	r0, #0x6
700aed72: 9001         	str	r0, [sp, #0x4]
700aed74: e7ff         	b	0x700aed76 <Sciclient_getContext+0x96> @ imm = #-0x2
700aed76: e000         	b	0x700aed7a <Sciclient_getContext+0x9a> @ imm = #0x0
700aed78: e7ff         	b	0x700aed7a <Sciclient_getContext+0x9a> @ imm = #-0x2
700aed7a: 9801         	ldr	r0, [sp, #0x4]
700aed7c: b004         	add	sp, #0x10
700aed7e: 4770         	bx	lr

700aed80 <Udma_rmAllocEvent>:
700aed80: b580         	push	{r7, lr}
700aed82: b088         	sub	sp, #0x20
700aed84: 9007         	str	r0, [sp, #0x1c]
700aed86: f64f 70ff    	movw	r0, #0xffff
700aed8a: 9006         	str	r0, [sp, #0x18]
700aed8c: 9807         	ldr	r0, [sp, #0x1c]
700aed8e: f500 70ea    	add.w	r0, r0, #0x1d4
700aed92: 9001         	str	r0, [sp, #0x4]
700aed94: 9807         	ldr	r0, [sp, #0x1c]
700aed96: f500 609f    	add.w	r0, r0, #0x4f8
700aed9a: f04f 31ff    	mov.w	r1, #0xffffffff
700aed9e: f003 fbbf    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x377e
700aeda2: 2000         	movs	r0, #0x0
700aeda4: 9005         	str	r0, [sp, #0x14]
700aeda6: e7ff         	b	0x700aeda8 <Udma_rmAllocEvent+0x28> @ imm = #-0x2
700aeda8: 9805         	ldr	r0, [sp, #0x14]
700aedaa: 9901         	ldr	r1, [sp, #0x4]
700aedac: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700aedb0: 4288         	cmp	r0, r1
700aedb2: d22d         	bhs	0x700aee10 <Udma_rmAllocEvent+0x90> @ imm = #0x5a
700aedb4: e7ff         	b	0x700aedb6 <Udma_rmAllocEvent+0x36> @ imm = #-0x2
700aedb6: 9805         	ldr	r0, [sp, #0x14]
700aedb8: 0940         	lsrs	r0, r0, #0x5
700aedba: 9004         	str	r0, [sp, #0x10]
700aedbc: 9805         	ldr	r0, [sp, #0x14]
700aedbe: 9904         	ldr	r1, [sp, #0x10]
700aedc0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aedc4: 9003         	str	r0, [sp, #0xc]
700aedc6: 9903         	ldr	r1, [sp, #0xc]
700aedc8: 2001         	movs	r0, #0x1
700aedca: 4088         	lsls	r0, r1
700aedcc: 9002         	str	r0, [sp, #0x8]
700aedce: 9807         	ldr	r0, [sp, #0x1c]
700aedd0: 9904         	ldr	r1, [sp, #0x10]
700aedd2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aedd6: f8d0 0424    	ldr.w	r0, [r0, #0x424]
700aedda: 9902         	ldr	r1, [sp, #0x8]
700aeddc: 4008         	ands	r0, r1
700aedde: 4288         	cmp	r0, r1
700aede0: d111         	bne	0x700aee06 <Udma_rmAllocEvent+0x86> @ imm = #0x22
700aede2: e7ff         	b	0x700aede4 <Udma_rmAllocEvent+0x64> @ imm = #-0x2
700aede4: 9a02         	ldr	r2, [sp, #0x8]
700aede6: 9807         	ldr	r0, [sp, #0x1c]
700aede8: 9904         	ldr	r1, [sp, #0x10]
700aedea: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aedee: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700aedf2: 4390         	bics	r0, r2
700aedf4: f8c1 0424    	str.w	r0, [r1, #0x424]
700aedf8: 9805         	ldr	r0, [sp, #0x14]
700aedfa: 9901         	ldr	r1, [sp, #0x4]
700aedfc: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700aee00: 4408         	add	r0, r1
700aee02: 9006         	str	r0, [sp, #0x18]
700aee04: e004         	b	0x700aee10 <Udma_rmAllocEvent+0x90> @ imm = #0x8
700aee06: e7ff         	b	0x700aee08 <Udma_rmAllocEvent+0x88> @ imm = #-0x2
700aee08: 9805         	ldr	r0, [sp, #0x14]
700aee0a: 3001         	adds	r0, #0x1
700aee0c: 9005         	str	r0, [sp, #0x14]
700aee0e: e7cb         	b	0x700aeda8 <Udma_rmAllocEvent+0x28> @ imm = #-0x6a
700aee10: 9807         	ldr	r0, [sp, #0x1c]
700aee12: f500 609f    	add.w	r0, r0, #0x4f8
700aee16: f004 fc13    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x4826
700aee1a: 9806         	ldr	r0, [sp, #0x18]
700aee1c: b008         	add	sp, #0x20
700aee1e: bd80         	pop	{r7, pc}

700aee20 <Udma_rmAllocVintr>:
700aee20: b580         	push	{r7, lr}
700aee22: b088         	sub	sp, #0x20
700aee24: 9007         	str	r0, [sp, #0x1c]
700aee26: f64f 70ff    	movw	r0, #0xffff
700aee2a: 9002         	str	r0, [sp, #0x8]
700aee2c: 9807         	ldr	r0, [sp, #0x1c]
700aee2e: f500 70ea    	add.w	r0, r0, #0x1d4
700aee32: 9001         	str	r0, [sp, #0x4]
700aee34: 9807         	ldr	r0, [sp, #0x1c]
700aee36: f500 609f    	add.w	r0, r0, #0x4f8
700aee3a: f04f 31ff    	mov.w	r1, #0xffffffff
700aee3e: f003 fb6f    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x36de
700aee42: 2000         	movs	r0, #0x0
700aee44: 9006         	str	r0, [sp, #0x18]
700aee46: e7ff         	b	0x700aee48 <Udma_rmAllocVintr+0x28> @ imm = #-0x2
700aee48: 9806         	ldr	r0, [sp, #0x18]
700aee4a: 9901         	ldr	r1, [sp, #0x4]
700aee4c: f8d1 10e4    	ldr.w	r1, [r1, #0xe4]
700aee50: 4288         	cmp	r0, r1
700aee52: d22d         	bhs	0x700aeeb0 <Udma_rmAllocVintr+0x90> @ imm = #0x5a
700aee54: e7ff         	b	0x700aee56 <Udma_rmAllocVintr+0x36> @ imm = #-0x2
700aee56: 9806         	ldr	r0, [sp, #0x18]
700aee58: 0940         	lsrs	r0, r0, #0x5
700aee5a: 9005         	str	r0, [sp, #0x14]
700aee5c: 9806         	ldr	r0, [sp, #0x18]
700aee5e: 9905         	ldr	r1, [sp, #0x14]
700aee60: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aee64: 9004         	str	r0, [sp, #0x10]
700aee66: 9904         	ldr	r1, [sp, #0x10]
700aee68: 2001         	movs	r0, #0x1
700aee6a: 4088         	lsls	r0, r1
700aee6c: 9003         	str	r0, [sp, #0xc]
700aee6e: 9807         	ldr	r0, [sp, #0x1c]
700aee70: 9905         	ldr	r1, [sp, #0x14]
700aee72: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aee76: f8d0 04a4    	ldr.w	r0, [r0, #0x4a4]
700aee7a: 9903         	ldr	r1, [sp, #0xc]
700aee7c: 4008         	ands	r0, r1
700aee7e: 4288         	cmp	r0, r1
700aee80: d111         	bne	0x700aeea6 <Udma_rmAllocVintr+0x86> @ imm = #0x22
700aee82: e7ff         	b	0x700aee84 <Udma_rmAllocVintr+0x64> @ imm = #-0x2
700aee84: 9a03         	ldr	r2, [sp, #0xc]
700aee86: 9807         	ldr	r0, [sp, #0x1c]
700aee88: 9905         	ldr	r1, [sp, #0x14]
700aee8a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aee8e: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700aee92: 4390         	bics	r0, r2
700aee94: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700aee98: 9806         	ldr	r0, [sp, #0x18]
700aee9a: 9901         	ldr	r1, [sp, #0x4]
700aee9c: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700aeea0: 4408         	add	r0, r1
700aeea2: 9002         	str	r0, [sp, #0x8]
700aeea4: e004         	b	0x700aeeb0 <Udma_rmAllocVintr+0x90> @ imm = #0x8
700aeea6: e7ff         	b	0x700aeea8 <Udma_rmAllocVintr+0x88> @ imm = #-0x2
700aeea8: 9806         	ldr	r0, [sp, #0x18]
700aeeaa: 3001         	adds	r0, #0x1
700aeeac: 9006         	str	r0, [sp, #0x18]
700aeeae: e7cb         	b	0x700aee48 <Udma_rmAllocVintr+0x28> @ imm = #-0x6a
700aeeb0: 9807         	ldr	r0, [sp, #0x1c]
700aeeb2: f500 609f    	add.w	r0, r0, #0x4f8
700aeeb6: f004 fbc3    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x4786
700aeeba: 9802         	ldr	r0, [sp, #0x8]
700aeebc: b008         	add	sp, #0x20
700aeebe: bd80         	pop	{r7, pc}

700aeec0 <Pinmux_config>:
700aeec0: b580         	push	{r7, lr}
700aeec2: b086         	sub	sp, #0x18
700aeec4: 9005         	str	r0, [sp, #0x14]
700aeec6: 9104         	str	r1, [sp, #0x10]
700aeec8: 2000         	movs	r0, #0x0
700aeeca: 9001         	str	r0, [sp, #0x4]
700aeecc: 9805         	ldr	r0, [sp, #0x14]
700aeece: 2800         	cmp	r0, #0x0
700aeed0: d042         	beq	0x700aef58 <Pinmux_config+0x98> @ imm = #0x84
700aeed2: e7ff         	b	0x700aeed4 <Pinmux_config+0x14> @ imm = #-0x2
700aeed4: 9805         	ldr	r0, [sp, #0x14]
700aeed6: f9b0 0000    	ldrsh.w	r0, [r0]
700aeeda: 3001         	adds	r0, #0x1
700aeedc: b3e0         	cbz	r0, 0x700aef58 <Pinmux_config+0x98> @ imm = #0x78
700aeede: e7ff         	b	0x700aeee0 <Pinmux_config+0x20> @ imm = #-0x2
700aeee0: 9804         	ldr	r0, [sp, #0x10]
700aeee2: b920         	cbnz	r0, 0x700aeeee <Pinmux_config+0x2e> @ imm = #0x8
700aeee4: e7ff         	b	0x700aeee6 <Pinmux_config+0x26> @ imm = #-0x2
700aeee6: f44f 2074    	mov.w	r0, #0xf4000
700aeeea: 9003         	str	r0, [sp, #0xc]
700aeeec: e005         	b	0x700aeefa <Pinmux_config+0x3a> @ imm = #0xa
700aeeee: f244 0000    	movw	r0, #0x4000
700aeef2: f2c0 4008    	movt	r0, #0x408
700aeef6: 9003         	str	r0, [sp, #0xc]
700aeef8: e7ff         	b	0x700aeefa <Pinmux_config+0x3a> @ imm = #-0x2
700aeefa: 9803         	ldr	r0, [sp, #0xc]
700aeefc: 2100         	movs	r1, #0x0
700aeefe: f7fd fa17    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x2bd2
700aef02: 9003         	str	r0, [sp, #0xc]
700aef04: 9805         	ldr	r0, [sp, #0x14]
700aef06: f9b0 0000    	ldrsh.w	r0, [r0]
700aef0a: 3001         	adds	r0, #0x1
700aef0c: b130         	cbz	r0, 0x700aef1c <Pinmux_config+0x5c> @ imm = #0xc
700aef0e: e7ff         	b	0x700aef10 <Pinmux_config+0x50> @ imm = #-0x2
700aef10: 2001         	movs	r0, #0x1
700aef12: 9001         	str	r0, [sp, #0x4]
700aef14: 9804         	ldr	r0, [sp, #0x10]
700aef16: f7fd ff73    	bl	0x700ace00 <Pinmux_unlockMMR> @ imm = #-0x211a
700aef1a: e7ff         	b	0x700aef1c <Pinmux_config+0x5c> @ imm = #-0x2
700aef1c: e7ff         	b	0x700aef1e <Pinmux_config+0x5e> @ imm = #-0x2
700aef1e: 9805         	ldr	r0, [sp, #0x14]
700aef20: f9b0 0000    	ldrsh.w	r0, [r0]
700aef24: 3001         	adds	r0, #0x1
700aef26: b178         	cbz	r0, 0x700aef48 <Pinmux_config+0x88> @ imm = #0x1e
700aef28: e7ff         	b	0x700aef2a <Pinmux_config+0x6a> @ imm = #-0x2
700aef2a: 9803         	ldr	r0, [sp, #0xc]
700aef2c: 9905         	ldr	r1, [sp, #0x14]
700aef2e: f9b1 1000    	ldrsh.w	r1, [r1]
700aef32: 4408         	add	r0, r1
700aef34: 9002         	str	r0, [sp, #0x8]
700aef36: 9802         	ldr	r0, [sp, #0x8]
700aef38: 9905         	ldr	r1, [sp, #0x14]
700aef3a: 6849         	ldr	r1, [r1, #0x4]
700aef3c: f006 fa10    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x6420
700aef40: 9805         	ldr	r0, [sp, #0x14]
700aef42: 3008         	adds	r0, #0x8
700aef44: 9005         	str	r0, [sp, #0x14]
700aef46: e7ea         	b	0x700aef1e <Pinmux_config+0x5e> @ imm = #-0x2c
700aef48: 9801         	ldr	r0, [sp, #0x4]
700aef4a: b120         	cbz	r0, 0x700aef56 <Pinmux_config+0x96> @ imm = #0x8
700aef4c: e7ff         	b	0x700aef4e <Pinmux_config+0x8e> @ imm = #-0x2
700aef4e: 9804         	ldr	r0, [sp, #0x10]
700aef50: f002 fbe6    	bl	0x700b1720 <Pinmux_lockMMR> @ imm = #0x27cc
700aef54: e7ff         	b	0x700aef56 <Pinmux_config+0x96> @ imm = #-0x2
700aef56: e7ff         	b	0x700aef58 <Pinmux_config+0x98> @ imm = #-0x2
700aef58: b006         	add	sp, #0x18
700aef5a: bd80         	pop	{r7, pc}
700aef5c: 0000         	movs	r0, r0
700aef5e: 0000         	movs	r0, r0

700aef60 <Sciclient_pmGetModuleClkFreq>:
700aef60: b580         	push	{r7, lr}
700aef62: b096         	sub	sp, #0x58
700aef64: 9015         	str	r0, [sp, #0x54]
700aef66: 9114         	str	r1, [sp, #0x50]
700aef68: 9213         	str	r2, [sp, #0x4c]
700aef6a: 9312         	str	r3, [sp, #0x48]
700aef6c: 2000         	movs	r0, #0x0
700aef6e: 9011         	str	r0, [sp, #0x44]
700aef70: 9815         	ldr	r0, [sp, #0x54]
700aef72: f8cd 003b    	str.w	r0, [sp, #0x3b]
700aef76: 9814         	ldr	r0, [sp, #0x50]
700aef78: 28ff         	cmp	r0, #0xff
700aef7a: d306         	blo	0x700aef8a <Sciclient_pmGetModuleClkFreq+0x2a> @ imm = #0xc
700aef7c: e7ff         	b	0x700aef7e <Sciclient_pmGetModuleClkFreq+0x1e> @ imm = #-0x2
700aef7e: 9814         	ldr	r0, [sp, #0x50]
700aef80: 9010         	str	r0, [sp, #0x40]
700aef82: 20ff         	movs	r0, #0xff
700aef84: f88d 003f    	strb.w	r0, [sp, #0x3f]
700aef88: e003         	b	0x700aef92 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #0x6
700aef8a: 9814         	ldr	r0, [sp, #0x50]
700aef8c: f88d 003f    	strb.w	r0, [sp, #0x3f]
700aef90: e7ff         	b	0x700aef92 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #-0x2
700aef92: 2000         	movs	r0, #0x0
700aef94: 900b         	str	r0, [sp, #0x2c]
700aef96: 900a         	str	r0, [sp, #0x28]
700aef98: 9009         	str	r0, [sp, #0x24]
700aef9a: 9008         	str	r0, [sp, #0x20]
700aef9c: f44f 7187    	mov.w	r1, #0x10e
700aefa0: f8ad 100c    	strh.w	r1, [sp, #0xc]
700aefa4: 2102         	movs	r1, #0x2
700aefa6: 9104         	str	r1, [sp, #0x10]
700aefa8: f10d 0133    	add.w	r1, sp, #0x33
700aefac: 9105         	str	r1, [sp, #0x14]
700aefae: 2111         	movs	r1, #0x11
700aefb0: 9106         	str	r1, [sp, #0x18]
700aefb2: 9912         	ldr	r1, [sp, #0x48]
700aefb4: 9107         	str	r1, [sp, #0x1c]
700aefb6: 9000         	str	r0, [sp]
700aefb8: a808         	add	r0, sp, #0x20
700aefba: 9001         	str	r0, [sp, #0x4]
700aefbc: 2010         	movs	r0, #0x10
700aefbe: 9002         	str	r0, [sp, #0x8]
700aefc0: a803         	add	r0, sp, #0xc
700aefc2: 4669         	mov	r1, sp
700aefc4: f7f4 faac    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xbaa8
700aefc8: 9011         	str	r0, [sp, #0x44]
700aefca: 9811         	ldr	r0, [sp, #0x44]
700aefcc: b930         	cbnz	r0, 0x700aefdc <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #0xc
700aefce: e7ff         	b	0x700aefd0 <Sciclient_pmGetModuleClkFreq+0x70> @ imm = #-0x2
700aefd0: 9800         	ldr	r0, [sp]
700aefd2: f000 0002    	and	r0, r0, #0x2
700aefd6: 2802         	cmp	r0, #0x2
700aefd8: d004         	beq	0x700aefe4 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #0x8
700aefda: e7ff         	b	0x700aefdc <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #-0x2
700aefdc: f04f 30ff    	mov.w	r0, #0xffffffff
700aefe0: 9011         	str	r0, [sp, #0x44]
700aefe2: e7ff         	b	0x700aefe4 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #-0x2
700aefe4: 9811         	ldr	r0, [sp, #0x44]
700aefe6: b930         	cbnz	r0, 0x700aeff6 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #0xc
700aefe8: e7ff         	b	0x700aefea <Sciclient_pmGetModuleClkFreq+0x8a> @ imm = #-0x2
700aefea: 980a         	ldr	r0, [sp, #0x28]
700aefec: 9a0b         	ldr	r2, [sp, #0x2c]
700aefee: 9913         	ldr	r1, [sp, #0x4c]
700aeff0: 604a         	str	r2, [r1, #0x4]
700aeff2: 6008         	str	r0, [r1]
700aeff4: e7ff         	b	0x700aeff6 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #-0x2
700aeff6: 9811         	ldr	r0, [sp, #0x44]
700aeff8: b016         	add	sp, #0x58
700aeffa: bd80         	pop	{r7, pc}
700aeffc: 0000         	movs	r0, r0
700aeffe: 0000         	movs	r0, r0

700af000 <Sciclient_pmGetModuleClkParent>:
700af000: b580         	push	{r7, lr}
700af002: b096         	sub	sp, #0x58
700af004: 9015         	str	r0, [sp, #0x54]
700af006: 9114         	str	r1, [sp, #0x50]
700af008: 9213         	str	r2, [sp, #0x4c]
700af00a: 9312         	str	r3, [sp, #0x48]
700af00c: 2000         	movs	r0, #0x0
700af00e: 9011         	str	r0, [sp, #0x44]
700af010: 9815         	ldr	r0, [sp, #0x54]
700af012: f8cd 003b    	str.w	r0, [sp, #0x3b]
700af016: 9814         	ldr	r0, [sp, #0x50]
700af018: 28ff         	cmp	r0, #0xff
700af01a: d306         	blo	0x700af02a <Sciclient_pmGetModuleClkParent+0x2a> @ imm = #0xc
700af01c: e7ff         	b	0x700af01e <Sciclient_pmGetModuleClkParent+0x1e> @ imm = #-0x2
700af01e: 9814         	ldr	r0, [sp, #0x50]
700af020: 9010         	str	r0, [sp, #0x40]
700af022: 20ff         	movs	r0, #0xff
700af024: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af028: e003         	b	0x700af032 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #0x6
700af02a: 9814         	ldr	r0, [sp, #0x50]
700af02c: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af030: e7ff         	b	0x700af032 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #-0x2
700af032: 2000         	movs	r0, #0x0
700af034: f88d 0030    	strb.w	r0, [sp, #0x30]
700af038: 900b         	str	r0, [sp, #0x2c]
700af03a: 900a         	str	r0, [sp, #0x28]
700af03c: 9009         	str	r0, [sp, #0x24]
700af03e: f240 1103    	movw	r1, #0x103
700af042: f8ad 1010    	strh.w	r1, [sp, #0x10]
700af046: 2102         	movs	r1, #0x2
700af048: 9105         	str	r1, [sp, #0x14]
700af04a: f10d 0133    	add.w	r1, sp, #0x33
700af04e: 9106         	str	r1, [sp, #0x18]
700af050: 2111         	movs	r1, #0x11
700af052: 9107         	str	r1, [sp, #0x1c]
700af054: 9912         	ldr	r1, [sp, #0x48]
700af056: 9108         	str	r1, [sp, #0x20]
700af058: 9001         	str	r0, [sp, #0x4]
700af05a: a809         	add	r0, sp, #0x24
700af05c: 9002         	str	r0, [sp, #0x8]
700af05e: 200d         	movs	r0, #0xd
700af060: 9003         	str	r0, [sp, #0xc]
700af062: a804         	add	r0, sp, #0x10
700af064: a901         	add	r1, sp, #0x4
700af066: f7f4 fa5b    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xbb4a
700af06a: 9011         	str	r0, [sp, #0x44]
700af06c: 9811         	ldr	r0, [sp, #0x44]
700af06e: b930         	cbnz	r0, 0x700af07e <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #0xc
700af070: e7ff         	b	0x700af072 <Sciclient_pmGetModuleClkParent+0x72> @ imm = #-0x2
700af072: 9801         	ldr	r0, [sp, #0x4]
700af074: f000 0002    	and	r0, r0, #0x2
700af078: 2802         	cmp	r0, #0x2
700af07a: d004         	beq	0x700af086 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #0x8
700af07c: e7ff         	b	0x700af07e <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #-0x2
700af07e: f04f 30ff    	mov.w	r0, #0xffffffff
700af082: 9011         	str	r0, [sp, #0x44]
700af084: e7ff         	b	0x700af086 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #-0x2
700af086: 9811         	ldr	r0, [sp, #0x44]
700af088: b928         	cbnz	r0, 0x700af096 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #0xa
700af08a: e7ff         	b	0x700af08c <Sciclient_pmGetModuleClkParent+0x8c> @ imm = #-0x2
700af08c: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700af090: 9913         	ldr	r1, [sp, #0x4c]
700af092: 6008         	str	r0, [r1]
700af094: e7ff         	b	0x700af096 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #-0x2
700af096: 9811         	ldr	r0, [sp, #0x44]
700af098: b016         	add	sp, #0x58
700af09a: bd80         	pop	{r7, pc}
700af09c: 0000         	movs	r0, r0
700af09e: 0000         	movs	r0, r0

700af0a0 <SOC_controlModuleUnlockMMR>:
700af0a0: b580         	push	{r7, lr}
700af0a2: b084         	sub	sp, #0x10
700af0a4: 9003         	str	r0, [sp, #0xc]
700af0a6: 9102         	str	r1, [sp, #0x8]
700af0a8: 9803         	ldr	r0, [sp, #0xc]
700af0aa: bb00         	cbnz	r0, 0x700af0ee <SOC_controlModuleUnlockMMR+0x4e> @ imm = #0x40
700af0ac: e7ff         	b	0x700af0ae <SOC_controlModuleUnlockMMR+0xe> @ imm = #-0x2
700af0ae: f04f 4086    	mov.w	r0, #0x43000000
700af0b2: 2100         	movs	r1, #0x0
700af0b4: f7fd f93c    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x2d88
700af0b8: 9001         	str	r0, [sp, #0x4]
700af0ba: 9801         	ldr	r0, [sp, #0x4]
700af0bc: 9902         	ldr	r1, [sp, #0x8]
700af0be: eb00 3081    	add.w	r0, r0, r1, lsl #14
700af0c2: f241 0108    	movw	r1, #0x1008
700af0c6: 4408         	add	r0, r1
700af0c8: 9000         	str	r0, [sp]
700af0ca: 9800         	ldr	r0, [sp]
700af0cc: f243 4190    	movw	r1, #0x3490
700af0d0: f6c6 01ef    	movt	r1, #0x68ef
700af0d4: f006 f954    	bl	0x700b5380 <CSL_REG32_WR_RAW> @ imm = #0x62a8
700af0d8: 9800         	ldr	r0, [sp]
700af0da: 3004         	adds	r0, #0x4
700af0dc: 9000         	str	r0, [sp]
700af0de: 9800         	ldr	r0, [sp]
700af0e0: f64b 415a    	movw	r1, #0xbc5a
700af0e4: f2cd 1172    	movt	r1, #0xd172
700af0e8: f006 f94a    	bl	0x700b5380 <CSL_REG32_WR_RAW> @ imm = #0x6294
700af0ec: e7ff         	b	0x700af0ee <SOC_controlModuleUnlockMMR+0x4e> @ imm = #-0x2
700af0ee: 9803         	ldr	r0, [sp, #0xc]
700af0f0: 2801         	cmp	r0, #0x1
700af0f2: d120         	bne	0x700af136 <SOC_controlModuleUnlockMMR+0x96> @ imm = #0x40
700af0f4: e7ff         	b	0x700af0f6 <SOC_controlModuleUnlockMMR+0x56> @ imm = #-0x2
700af0f6: f04f 608a    	mov.w	r0, #0x4500000
700af0fa: 2100         	movs	r1, #0x0
700af0fc: f7fd f918    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x2dd0
700af100: 9001         	str	r0, [sp, #0x4]
700af102: 9801         	ldr	r0, [sp, #0x4]
700af104: 9902         	ldr	r1, [sp, #0x8]
700af106: eb00 3081    	add.w	r0, r0, r1, lsl #14
700af10a: f241 0108    	movw	r1, #0x1008
700af10e: 4408         	add	r0, r1
700af110: 9000         	str	r0, [sp]
700af112: 9800         	ldr	r0, [sp]
700af114: f243 4190    	movw	r1, #0x3490
700af118: f6c6 01ef    	movt	r1, #0x68ef
700af11c: f006 f930    	bl	0x700b5380 <CSL_REG32_WR_RAW> @ imm = #0x6260
700af120: 9800         	ldr	r0, [sp]
700af122: 3004         	adds	r0, #0x4
700af124: 9000         	str	r0, [sp]
700af126: 9800         	ldr	r0, [sp]
700af128: f64b 415a    	movw	r1, #0xbc5a
700af12c: f2cd 1172    	movt	r1, #0xd172
700af130: f006 f926    	bl	0x700b5380 <CSL_REG32_WR_RAW> @ imm = #0x624c
700af134: e7ff         	b	0x700af136 <SOC_controlModuleUnlockMMR+0x96> @ imm = #-0x2
700af136: b004         	add	sp, #0x10
700af138: bd80         	pop	{r7, pc}
700af13a: 0000         	movs	r0, r0
700af13c: 0000         	movs	r0, r0
700af13e: 0000         	movs	r0, r0

700af140 <Sciclient_pmModuleGetClkStatus>:
700af140: b580         	push	{r7, lr}
700af142: b094         	sub	sp, #0x50
700af144: 9013         	str	r0, [sp, #0x4c]
700af146: 9112         	str	r1, [sp, #0x48]
700af148: 9211         	str	r2, [sp, #0x44]
700af14a: 9310         	str	r3, [sp, #0x40]
700af14c: 2000         	movs	r0, #0x0
700af14e: 900f         	str	r0, [sp, #0x3c]
700af150: 9813         	ldr	r0, [sp, #0x4c]
700af152: f8cd 0033    	str.w	r0, [sp, #0x33]
700af156: 9812         	ldr	r0, [sp, #0x48]
700af158: 28ff         	cmp	r0, #0xff
700af15a: d306         	blo	0x700af16a <Sciclient_pmModuleGetClkStatus+0x2a> @ imm = #0xc
700af15c: e7ff         	b	0x700af15e <Sciclient_pmModuleGetClkStatus+0x1e> @ imm = #-0x2
700af15e: 9812         	ldr	r0, [sp, #0x48]
700af160: 900e         	str	r0, [sp, #0x38]
700af162: 20ff         	movs	r0, #0xff
700af164: f88d 0037    	strb.w	r0, [sp, #0x37]
700af168: e003         	b	0x700af172 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #0x6
700af16a: 9812         	ldr	r0, [sp, #0x48]
700af16c: f88d 0037    	strb.w	r0, [sp, #0x37]
700af170: e7ff         	b	0x700af172 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #-0x2
700af172: 2000         	movs	r0, #0x0
700af174: f8ad 0028    	strh.w	r0, [sp, #0x28]
700af178: 9009         	str	r0, [sp, #0x24]
700af17a: 9008         	str	r0, [sp, #0x20]
700af17c: f240 1101    	movw	r1, #0x101
700af180: f8ad 100c    	strh.w	r1, [sp, #0xc]
700af184: 2102         	movs	r1, #0x2
700af186: 9104         	str	r1, [sp, #0x10]
700af188: f10d 012b    	add.w	r1, sp, #0x2b
700af18c: 9105         	str	r1, [sp, #0x14]
700af18e: 2111         	movs	r1, #0x11
700af190: 9106         	str	r1, [sp, #0x18]
700af192: 9910         	ldr	r1, [sp, #0x40]
700af194: 9107         	str	r1, [sp, #0x1c]
700af196: 9000         	str	r0, [sp]
700af198: a808         	add	r0, sp, #0x20
700af19a: 9001         	str	r0, [sp, #0x4]
700af19c: 200a         	movs	r0, #0xa
700af19e: 9002         	str	r0, [sp, #0x8]
700af1a0: a803         	add	r0, sp, #0xc
700af1a2: 4669         	mov	r1, sp
700af1a4: f7f4 f9bc    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xbc88
700af1a8: 900f         	str	r0, [sp, #0x3c]
700af1aa: 980f         	ldr	r0, [sp, #0x3c]
700af1ac: b930         	cbnz	r0, 0x700af1bc <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #0xc
700af1ae: e7ff         	b	0x700af1b0 <Sciclient_pmModuleGetClkStatus+0x70> @ imm = #-0x2
700af1b0: 9800         	ldr	r0, [sp]
700af1b2: f000 0002    	and	r0, r0, #0x2
700af1b6: 2802         	cmp	r0, #0x2
700af1b8: d004         	beq	0x700af1c4 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #0x8
700af1ba: e7ff         	b	0x700af1bc <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #-0x2
700af1bc: f04f 30ff    	mov.w	r0, #0xffffffff
700af1c0: 900f         	str	r0, [sp, #0x3c]
700af1c2: e7ff         	b	0x700af1c4 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #-0x2
700af1c4: 980f         	ldr	r0, [sp, #0x3c]
700af1c6: b928         	cbnz	r0, 0x700af1d4 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #0xa
700af1c8: e7ff         	b	0x700af1ca <Sciclient_pmModuleGetClkStatus+0x8a> @ imm = #-0x2
700af1ca: f89d 0029    	ldrb.w	r0, [sp, #0x29]
700af1ce: 9911         	ldr	r1, [sp, #0x44]
700af1d0: 6008         	str	r0, [r1]
700af1d2: e7ff         	b	0x700af1d4 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #-0x2
700af1d4: 980f         	ldr	r0, [sp, #0x3c]
700af1d6: b014         	add	sp, #0x50
700af1d8: bd80         	pop	{r7, pc}
700af1da: 0000         	movs	r0, r0
700af1dc: 0000         	movs	r0, r0
700af1de: 0000         	movs	r0, r0

700af1e0 <Sciclient_pmSetModuleClkParent>:
700af1e0: b580         	push	{r7, lr}
700af1e2: b094         	sub	sp, #0x50
700af1e4: 9013         	str	r0, [sp, #0x4c]
700af1e6: 9112         	str	r1, [sp, #0x48]
700af1e8: 9211         	str	r2, [sp, #0x44]
700af1ea: 9310         	str	r3, [sp, #0x40]
700af1ec: 2000         	movs	r0, #0x0
700af1ee: 900f         	str	r0, [sp, #0x3c]
700af1f0: 9813         	ldr	r0, [sp, #0x4c]
700af1f2: f8cd 002e    	str.w	r0, [sp, #0x2e]
700af1f6: 9812         	ldr	r0, [sp, #0x48]
700af1f8: 28ff         	cmp	r0, #0xff
700af1fa: d306         	blo	0x700af20a <Sciclient_pmSetModuleClkParent+0x2a> @ imm = #0xc
700af1fc: e7ff         	b	0x700af1fe <Sciclient_pmSetModuleClkParent+0x1e> @ imm = #-0x2
700af1fe: 9812         	ldr	r0, [sp, #0x48]
700af200: 900d         	str	r0, [sp, #0x34]
700af202: 20ff         	movs	r0, #0xff
700af204: f88d 0032    	strb.w	r0, [sp, #0x32]
700af208: e003         	b	0x700af212 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #0x6
700af20a: 9812         	ldr	r0, [sp, #0x48]
700af20c: f88d 0032    	strb.w	r0, [sp, #0x32]
700af210: e7ff         	b	0x700af212 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #-0x2
700af212: 9811         	ldr	r0, [sp, #0x44]
700af214: 28ff         	cmp	r0, #0xff
700af216: d306         	blo	0x700af226 <Sciclient_pmSetModuleClkParent+0x46> @ imm = #0xc
700af218: e7ff         	b	0x700af21a <Sciclient_pmSetModuleClkParent+0x3a> @ imm = #-0x2
700af21a: 9811         	ldr	r0, [sp, #0x44]
700af21c: 900e         	str	r0, [sp, #0x38]
700af21e: 20ff         	movs	r0, #0xff
700af220: f88d 0033    	strb.w	r0, [sp, #0x33]
700af224: e003         	b	0x700af22e <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #0x6
700af226: 9811         	ldr	r0, [sp, #0x44]
700af228: f88d 0033    	strb.w	r0, [sp, #0x33]
700af22c: e7ff         	b	0x700af22e <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #-0x2
700af22e: f44f 7081    	mov.w	r0, #0x102
700af232: f8ad 0010    	strh.w	r0, [sp, #0x10]
700af236: 2002         	movs	r0, #0x2
700af238: 9005         	str	r0, [sp, #0x14]
700af23a: f10d 0026    	add.w	r0, sp, #0x26
700af23e: 9006         	str	r0, [sp, #0x18]
700af240: 2016         	movs	r0, #0x16
700af242: 9007         	str	r0, [sp, #0x1c]
700af244: 9810         	ldr	r0, [sp, #0x40]
700af246: 9008         	str	r0, [sp, #0x20]
700af248: 2000         	movs	r0, #0x0
700af24a: 9001         	str	r0, [sp, #0x4]
700af24c: 9002         	str	r0, [sp, #0x8]
700af24e: 9003         	str	r0, [sp, #0xc]
700af250: a804         	add	r0, sp, #0x10
700af252: a901         	add	r1, sp, #0x4
700af254: f7f4 f964    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xbd38
700af258: 900f         	str	r0, [sp, #0x3c]
700af25a: 980f         	ldr	r0, [sp, #0x3c]
700af25c: b930         	cbnz	r0, 0x700af26c <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #0xc
700af25e: e7ff         	b	0x700af260 <Sciclient_pmSetModuleClkParent+0x80> @ imm = #-0x2
700af260: 9801         	ldr	r0, [sp, #0x4]
700af262: f000 0002    	and	r0, r0, #0x2
700af266: 2802         	cmp	r0, #0x2
700af268: d004         	beq	0x700af274 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #0x8
700af26a: e7ff         	b	0x700af26c <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #-0x2
700af26c: f04f 30ff    	mov.w	r0, #0xffffffff
700af270: 900f         	str	r0, [sp, #0x3c]
700af272: e7ff         	b	0x700af274 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #-0x2
700af274: 980f         	ldr	r0, [sp, #0x3c]
700af276: b014         	add	sp, #0x50
700af278: bd80         	pop	{r7, pc}
700af27a: 0000         	movs	r0, r0
700af27c: 0000         	movs	r0, r0
700af27e: 0000         	movs	r0, r0

700af280 <Sciclient_rmIrOutpIsFree>:
700af280: b580         	push	{r7, lr}
700af282: b086         	sub	sp, #0x18
700af284: f8ad 0016    	strh.w	r0, [sp, #0x16]
700af288: f8ad 1014    	strh.w	r1, [sp, #0x14]
700af28c: 2000         	movs	r0, #0x0
700af28e: 9004         	str	r0, [sp, #0x10]
700af290: 9003         	str	r0, [sp, #0xc]
700af292: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700af296: f002 fc6b    	bl	0x700b1b70 <Sciclient_rmIrGetInst> @ imm = #0x28d6
700af29a: 9003         	str	r0, [sp, #0xc]
700af29c: 9803         	ldr	r0, [sp, #0xc]
700af29e: b920         	cbnz	r0, 0x700af2aa <Sciclient_rmIrOutpIsFree+0x2a> @ imm = #0x8
700af2a0: e7ff         	b	0x700af2a2 <Sciclient_rmIrOutpIsFree+0x22> @ imm = #-0x2
700af2a2: f06f 0001    	mvn	r0, #0x1
700af2a6: 9004         	str	r0, [sp, #0x10]
700af2a8: e00b         	b	0x700af2c2 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #0x16
700af2aa: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700af2ae: 9903         	ldr	r1, [sp, #0xc]
700af2b0: 8949         	ldrh	r1, [r1, #0xa]
700af2b2: 4288         	cmp	r0, r1
700af2b4: db04         	blt	0x700af2c0 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #0x8
700af2b6: e7ff         	b	0x700af2b8 <Sciclient_rmIrOutpIsFree+0x38> @ imm = #-0x2
700af2b8: f06f 0001    	mvn	r0, #0x1
700af2bc: 9004         	str	r0, [sp, #0x10]
700af2be: e7ff         	b	0x700af2c0 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #-0x2
700af2c0: e7ff         	b	0x700af2c2 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #-0x2
700af2c2: 9804         	ldr	r0, [sp, #0x10]
700af2c4: bb30         	cbnz	r0, 0x700af314 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #0x4c
700af2c6: e7ff         	b	0x700af2c8 <Sciclient_rmIrOutpIsFree+0x48> @ imm = #-0x2
700af2c8: 9803         	ldr	r0, [sp, #0xc]
700af2ca: 6840         	ldr	r0, [r0, #0x4]
700af2cc: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700af2d0: f005 f95e    	bl	0x700b4590 <Sciclient_getIrAddr> @ imm = #0x52bc
700af2d4: 9002         	str	r0, [sp, #0x8]
700af2d6: 9802         	ldr	r0, [sp, #0x8]
700af2d8: f240 31ff    	movw	r1, #0x3ff
700af2dc: 2200         	movs	r2, #0x0
700af2de: f005 fb7f    	bl	0x700b49e0 <CSL_REG32_FEXT_RAW> @ imm = #0x56fe
700af2e2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700af2e6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700af2ea: b138         	cbz	r0, 0x700af2fc <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #0xe
700af2ec: e7ff         	b	0x700af2ee <Sciclient_rmIrOutpIsFree+0x6e> @ imm = #-0x2
700af2ee: 9803         	ldr	r0, [sp, #0xc]
700af2f0: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700af2f4: f7ff fa8c    	bl	0x700ae810 <Sciclient_rmIrOutpRomMapped> @ imm = #-0xae8
700af2f8: b138         	cbz	r0, 0x700af30a <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #0xe
700af2fa: e7ff         	b	0x700af2fc <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #-0x2
700af2fc: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700af300: 9903         	ldr	r1, [sp, #0xc]
700af302: 8989         	ldrh	r1, [r1, #0xc]
700af304: 4288         	cmp	r0, r1
700af306: d104         	bne	0x700af312 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #0x8
700af308: e7ff         	b	0x700af30a <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #-0x2
700af30a: f04f 30ff    	mov.w	r0, #0xffffffff
700af30e: 9004         	str	r0, [sp, #0x10]
700af310: e7ff         	b	0x700af312 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #-0x2
700af312: e7ff         	b	0x700af314 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #-0x2
700af314: 9804         	ldr	r0, [sp, #0x10]
700af316: b006         	add	sp, #0x18
700af318: bd80         	pop	{r7, pc}
700af31a: 0000         	movs	r0, r0
700af31c: 0000         	movs	r0, r0
700af31e: 0000         	movs	r0, r0

700af320 <Udma_ringQueueRaw>:
700af320: b580         	push	{r7, lr}
700af322: b088         	sub	sp, #0x20
700af324: 9007         	str	r0, [sp, #0x1c]
700af326: 9305         	str	r3, [sp, #0x14]
700af328: 9204         	str	r2, [sp, #0x10]
700af32a: 2000         	movs	r0, #0x0
700af32c: 9003         	str	r0, [sp, #0xc]
700af32e: 9807         	ldr	r0, [sp, #0x1c]
700af330: 9000         	str	r0, [sp]
700af332: 9800         	ldr	r0, [sp]
700af334: b180         	cbz	r0, 0x700af358 <Udma_ringQueueRaw+0x38> @ imm = #0x20
700af336: e7ff         	b	0x700af338 <Udma_ringQueueRaw+0x18> @ imm = #-0x2
700af338: 9800         	ldr	r0, [sp]
700af33a: 6d80         	ldr	r0, [r0, #0x58]
700af33c: f64a 31cd    	movw	r1, #0xabcd
700af340: f6ca 31dc    	movt	r1, #0xabdc
700af344: 4288         	cmp	r0, r1
700af346: d107         	bne	0x700af358 <Udma_ringQueueRaw+0x38> @ imm = #0xe
700af348: e7ff         	b	0x700af34a <Udma_ringQueueRaw+0x2a> @ imm = #-0x2
700af34a: 9800         	ldr	r0, [sp]
700af34c: 8880         	ldrh	r0, [r0, #0x4]
700af34e: f64f 71ff    	movw	r1, #0xffff
700af352: 4288         	cmp	r0, r1
700af354: d104         	bne	0x700af360 <Udma_ringQueueRaw+0x40> @ imm = #0x8
700af356: e7ff         	b	0x700af358 <Udma_ringQueueRaw+0x38> @ imm = #-0x2
700af358: f06f 0001    	mvn	r0, #0x1
700af35c: 9003         	str	r0, [sp, #0xc]
700af35e: e7ff         	b	0x700af360 <Udma_ringQueueRaw+0x40> @ imm = #-0x2
700af360: 9803         	ldr	r0, [sp, #0xc]
700af362: b9a8         	cbnz	r0, 0x700af390 <Udma_ringQueueRaw+0x70> @ imm = #0x2a
700af364: e7ff         	b	0x700af366 <Udma_ringQueueRaw+0x46> @ imm = #-0x2
700af366: 9800         	ldr	r0, [sp]
700af368: 6800         	ldr	r0, [r0]
700af36a: 9001         	str	r0, [sp, #0x4]
700af36c: 9801         	ldr	r0, [sp, #0x4]
700af36e: b150         	cbz	r0, 0x700af386 <Udma_ringQueueRaw+0x66> @ imm = #0x14
700af370: e7ff         	b	0x700af372 <Udma_ringQueueRaw+0x52> @ imm = #-0x2
700af372: 9801         	ldr	r0, [sp, #0x4]
700af374: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700af378: f64a 31cd    	movw	r1, #0xabcd
700af37c: f6ca 31dc    	movt	r1, #0xabdc
700af380: 4288         	cmp	r0, r1
700af382: d004         	beq	0x700af38e <Udma_ringQueueRaw+0x6e> @ imm = #0x8
700af384: e7ff         	b	0x700af386 <Udma_ringQueueRaw+0x66> @ imm = #-0x2
700af386: f04f 30ff    	mov.w	r0, #0xffffffff
700af38a: 9003         	str	r0, [sp, #0xc]
700af38c: e7ff         	b	0x700af38e <Udma_ringQueueRaw+0x6e> @ imm = #-0x2
700af38e: e7ff         	b	0x700af390 <Udma_ringQueueRaw+0x70> @ imm = #-0x2
700af390: 9803         	ldr	r0, [sp, #0xc]
700af392: b978         	cbnz	r0, 0x700af3b4 <Udma_ringQueueRaw+0x94> @ imm = #0x1e
700af394: e7ff         	b	0x700af396 <Udma_ringQueueRaw+0x76> @ imm = #-0x2
700af396: f006 edee    	blx	0x700b5f74 <HwiP_disable> @ imm = #0x6bdc
700af39a: 9002         	str	r0, [sp, #0x8]
700af39c: 9801         	ldr	r0, [sp, #0x4]
700af39e: f8d0 c594    	ldr.w	r12, [r0, #0x594]
700af3a2: 9900         	ldr	r1, [sp]
700af3a4: 9a04         	ldr	r2, [sp, #0x10]
700af3a6: 9b05         	ldr	r3, [sp, #0x14]
700af3a8: 47e0         	blx	r12
700af3aa: 9003         	str	r0, [sp, #0xc]
700af3ac: 9802         	ldr	r0, [sp, #0x8]
700af3ae: f006 ee02    	blx	0x700b5fb4 <HwiP_restore> @ imm = #0x6c04
700af3b2: e7ff         	b	0x700af3b4 <Udma_ringQueueRaw+0x94> @ imm = #-0x2
700af3b4: 9803         	ldr	r0, [sp, #0xc]
700af3b6: b008         	add	sp, #0x20
700af3b8: bd80         	pop	{r7, pc}
700af3ba: 0000         	movs	r0, r0
700af3bc: 0000         	movs	r0, r0
700af3be: 0000         	movs	r0, r0

700af3c0 <_tx_thread_sleep>:
700af3c0: b580         	push	{r7, lr}
700af3c2: b084         	sub	sp, #0x10
700af3c4: 9003         	str	r0, [sp, #0xc]
700af3c6: f7f3 edae    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xc4a4
700af3ca: 9002         	str	r0, [sp, #0x8]
700af3cc: f64a 2034    	movw	r0, #0xaa34
700af3d0: f2c7 0008    	movt	r0, #0x7008
700af3d4: 6800         	ldr	r0, [r0]
700af3d6: 9000         	str	r0, [sp]
700af3d8: 9800         	ldr	r0, [sp]
700af3da: b930         	cbnz	r0, 0x700af3ea <_tx_thread_sleep+0x2a> @ imm = #0xc
700af3dc: e7ff         	b	0x700af3de <_tx_thread_sleep+0x1e> @ imm = #-0x2
700af3de: 9802         	ldr	r0, [sp, #0x8]
700af3e0: f7f3 ef20    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xc1c0
700af3e4: 2013         	movs	r0, #0x13
700af3e6: 9001         	str	r0, [sp, #0x4]
700af3e8: e034         	b	0x700af454 <_tx_thread_sleep+0x94> @ imm = #0x68
700af3ea: f248 3048    	movw	r0, #0x8348
700af3ee: f2c7 000b    	movt	r0, #0x700b
700af3f2: 6800         	ldr	r0, [r0]
700af3f4: b130         	cbz	r0, 0x700af404 <_tx_thread_sleep+0x44> @ imm = #0xc
700af3f6: e7ff         	b	0x700af3f8 <_tx_thread_sleep+0x38> @ imm = #-0x2
700af3f8: 9802         	ldr	r0, [sp, #0x8]
700af3fa: f7f3 ef14    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xc1d8
700af3fe: 2013         	movs	r0, #0x13
700af400: 9001         	str	r0, [sp, #0x4]
700af402: e026         	b	0x700af452 <_tx_thread_sleep+0x92> @ imm = #0x4c
700af404: 9803         	ldr	r0, [sp, #0xc]
700af406: b930         	cbnz	r0, 0x700af416 <_tx_thread_sleep+0x56> @ imm = #0xc
700af408: e7ff         	b	0x700af40a <_tx_thread_sleep+0x4a> @ imm = #-0x2
700af40a: 9802         	ldr	r0, [sp, #0x8]
700af40c: f7f3 ef0a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xc1ec
700af410: 2000         	movs	r0, #0x0
700af412: 9001         	str	r0, [sp, #0x4]
700af414: e01c         	b	0x700af450 <_tx_thread_sleep+0x90> @ imm = #0x38
700af416: f64a 2044    	movw	r0, #0xaa44
700af41a: f2c7 0008    	movt	r0, #0x7008
700af41e: 6800         	ldr	r0, [r0]
700af420: b130         	cbz	r0, 0x700af430 <_tx_thread_sleep+0x70> @ imm = #0xc
700af422: e7ff         	b	0x700af424 <_tx_thread_sleep+0x64> @ imm = #-0x2
700af424: 9802         	ldr	r0, [sp, #0x8]
700af426: f7f3 eefe    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xc204
700af42a: 2013         	movs	r0, #0x13
700af42c: 9001         	str	r0, [sp, #0x4]
700af42e: e00e         	b	0x700af44e <_tx_thread_sleep+0x8e> @ imm = #0x1c
700af430: 9900         	ldr	r1, [sp]
700af432: 2004         	movs	r0, #0x4
700af434: 6348         	str	r0, [r1, #0x34]
700af436: 9800         	ldr	r0, [sp]
700af438: 9903         	ldr	r1, [sp, #0xc]
700af43a: f7f3 fef9    	bl	0x700a3230 <_tx_thread_system_ni_suspend> @ imm = #-0xc20e
700af43e: 9802         	ldr	r0, [sp, #0x8]
700af440: f7f3 eef0    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xc220
700af444: 9800         	ldr	r0, [sp]
700af446: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700af44a: 9001         	str	r0, [sp, #0x4]
700af44c: e7ff         	b	0x700af44e <_tx_thread_sleep+0x8e> @ imm = #-0x2
700af44e: e7ff         	b	0x700af450 <_tx_thread_sleep+0x90> @ imm = #-0x2
700af450: e7ff         	b	0x700af452 <_tx_thread_sleep+0x92> @ imm = #-0x2
700af452: e7ff         	b	0x700af454 <_tx_thread_sleep+0x94> @ imm = #-0x2
700af454: 9801         	ldr	r0, [sp, #0x4]
700af456: b004         	add	sp, #0x10
700af458: bd80         	pop	{r7, pc}
700af45a: 0000         	movs	r0, r0
700af45c: 0000         	movs	r0, r0
700af45e: 0000         	movs	r0, r0

700af460 <_txe_mutex_get>:
700af460: b580         	push	{r7, lr}
700af462: b084         	sub	sp, #0x10
700af464: 9003         	str	r0, [sp, #0xc]
700af466: 9102         	str	r1, [sp, #0x8]
700af468: 2000         	movs	r0, #0x0
700af46a: 9001         	str	r0, [sp, #0x4]
700af46c: 9803         	ldr	r0, [sp, #0xc]
700af46e: b918         	cbnz	r0, 0x700af478 <_txe_mutex_get+0x18> @ imm = #0x6
700af470: e7ff         	b	0x700af472 <_txe_mutex_get+0x12> @ imm = #-0x2
700af472: 201c         	movs	r0, #0x1c
700af474: 9001         	str	r0, [sp, #0x4]
700af476: e01b         	b	0x700af4b0 <_txe_mutex_get+0x50> @ imm = #0x36
700af478: 9803         	ldr	r0, [sp, #0xc]
700af47a: 6800         	ldr	r0, [r0]
700af47c: f245 4145    	movw	r1, #0x5445
700af480: f6c4 5155    	movt	r1, #0x4d55
700af484: 4288         	cmp	r0, r1
700af486: d003         	beq	0x700af490 <_txe_mutex_get+0x30> @ imm = #0x6
700af488: e7ff         	b	0x700af48a <_txe_mutex_get+0x2a> @ imm = #-0x2
700af48a: 201c         	movs	r0, #0x1c
700af48c: 9001         	str	r0, [sp, #0x4]
700af48e: e00e         	b	0x700af4ae <_txe_mutex_get+0x4e> @ imm = #0x1c
700af490: 9802         	ldr	r0, [sp, #0x8]
700af492: b158         	cbz	r0, 0x700af4ac <_txe_mutex_get+0x4c> @ imm = #0x16
700af494: e7ff         	b	0x700af496 <_txe_mutex_get+0x36> @ imm = #-0x2
700af496: f248 3048    	movw	r0, #0x8348
700af49a: f2c7 000b    	movt	r0, #0x700b
700af49e: 6800         	ldr	r0, [r0]
700af4a0: b118         	cbz	r0, 0x700af4aa <_txe_mutex_get+0x4a> @ imm = #0x6
700af4a2: e7ff         	b	0x700af4a4 <_txe_mutex_get+0x44> @ imm = #-0x2
700af4a4: 2004         	movs	r0, #0x4
700af4a6: 9001         	str	r0, [sp, #0x4]
700af4a8: e7ff         	b	0x700af4aa <_txe_mutex_get+0x4a> @ imm = #-0x2
700af4aa: e7ff         	b	0x700af4ac <_txe_mutex_get+0x4c> @ imm = #-0x2
700af4ac: e7ff         	b	0x700af4ae <_txe_mutex_get+0x4e> @ imm = #-0x2
700af4ae: e7ff         	b	0x700af4b0 <_txe_mutex_get+0x50> @ imm = #-0x2
700af4b0: 9801         	ldr	r0, [sp, #0x4]
700af4b2: b9b0         	cbnz	r0, 0x700af4e2 <_txe_mutex_get+0x82> @ imm = #0x2c
700af4b4: e7ff         	b	0x700af4b6 <_txe_mutex_get+0x56> @ imm = #-0x2
700af4b6: f248 3048    	movw	r0, #0x8348
700af4ba: f2c7 000b    	movt	r0, #0x700b
700af4be: 6800         	ldr	r0, [r0]
700af4c0: b170         	cbz	r0, 0x700af4e0 <_txe_mutex_get+0x80> @ imm = #0x1c
700af4c2: e7ff         	b	0x700af4c4 <_txe_mutex_get+0x64> @ imm = #-0x2
700af4c4: f248 3048    	movw	r0, #0x8348
700af4c8: f2c7 000b    	movt	r0, #0x700b
700af4cc: 6800         	ldr	r0, [r0]
700af4ce: 0900         	lsrs	r0, r0, #0x4
700af4d0: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700af4d4: d203         	bhs	0x700af4de <_txe_mutex_get+0x7e> @ imm = #0x6
700af4d6: e7ff         	b	0x700af4d8 <_txe_mutex_get+0x78> @ imm = #-0x2
700af4d8: 2013         	movs	r0, #0x13
700af4da: 9001         	str	r0, [sp, #0x4]
700af4dc: e7ff         	b	0x700af4de <_txe_mutex_get+0x7e> @ imm = #-0x2
700af4de: e7ff         	b	0x700af4e0 <_txe_mutex_get+0x80> @ imm = #-0x2
700af4e0: e7ff         	b	0x700af4e2 <_txe_mutex_get+0x82> @ imm = #-0x2
700af4e2: 9801         	ldr	r0, [sp, #0x4]
700af4e4: b930         	cbnz	r0, 0x700af4f4 <_txe_mutex_get+0x94> @ imm = #0xc
700af4e6: e7ff         	b	0x700af4e8 <_txe_mutex_get+0x88> @ imm = #-0x2
700af4e8: 9803         	ldr	r0, [sp, #0xc]
700af4ea: 9902         	ldr	r1, [sp, #0x8]
700af4ec: f7f6 fee0    	bl	0x700a62b0 <_tx_mutex_get> @ imm = #-0x9240
700af4f0: 9001         	str	r0, [sp, #0x4]
700af4f2: e7ff         	b	0x700af4f4 <_txe_mutex_get+0x94> @ imm = #-0x2
700af4f4: 9801         	ldr	r0, [sp, #0x4]
700af4f6: b004         	add	sp, #0x10
700af4f8: bd80         	pop	{r7, pc}
700af4fa: 0000         	movs	r0, r0
700af4fc: 0000         	movs	r0, r0
700af4fe: 0000         	movs	r0, r0

700af500 <CSL_bcdmaChanOpSetChanEnable>:
700af500: b580         	push	{r7, lr}
700af502: b086         	sub	sp, #0x18
700af504: 9005         	str	r0, [sp, #0x14]
700af506: 9104         	str	r1, [sp, #0x10]
700af508: 9203         	str	r2, [sp, #0xc]
700af50a: f88d 300b    	strb.w	r3, [sp, #0xb]
700af50e: 2000         	movs	r0, #0x0
700af510: 9001         	str	r0, [sp, #0x4]
700af512: 9804         	ldr	r0, [sp, #0x10]
700af514: 9000         	str	r0, [sp]
700af516: b140         	cbz	r0, 0x700af52a <CSL_bcdmaChanOpSetChanEnable+0x2a> @ imm = #0x10
700af518: e7ff         	b	0x700af51a <CSL_bcdmaChanOpSetChanEnable+0x1a> @ imm = #-0x2
700af51a: 9800         	ldr	r0, [sp]
700af51c: 2801         	cmp	r0, #0x1
700af51e: d014         	beq	0x700af54a <CSL_bcdmaChanOpSetChanEnable+0x4a> @ imm = #0x28
700af520: e7ff         	b	0x700af522 <CSL_bcdmaChanOpSetChanEnable+0x22> @ imm = #-0x2
700af522: 9800         	ldr	r0, [sp]
700af524: 2802         	cmp	r0, #0x2
700af526: d020         	beq	0x700af56a <CSL_bcdmaChanOpSetChanEnable+0x6a> @ imm = #0x40
700af528: e02f         	b	0x700af58a <CSL_bcdmaChanOpSetChanEnable+0x8a> @ imm = #0x5e
700af52a: 9805         	ldr	r0, [sp, #0x14]
700af52c: 6880         	ldr	r0, [r0, #0x8]
700af52e: 9903         	ldr	r1, [sp, #0xc]
700af530: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af534: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700af538: f001 0101    	and	r1, r1, #0x1
700af53c: 2900         	cmp	r1, #0x0
700af53e: bf18         	it	ne
700af540: f04f 4100    	movne.w	r1, #0x80000000
700af544: f005 fefc    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x5df8
700af548: e023         	b	0x700af592 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x46
700af54a: 9805         	ldr	r0, [sp, #0x14]
700af54c: 6900         	ldr	r0, [r0, #0x10]
700af54e: 9903         	ldr	r1, [sp, #0xc]
700af550: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af554: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700af558: f001 0101    	and	r1, r1, #0x1
700af55c: 2900         	cmp	r1, #0x0
700af55e: bf18         	it	ne
700af560: f04f 4100    	movne.w	r1, #0x80000000
700af564: f005 feec    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x5dd8
700af568: e013         	b	0x700af592 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x26
700af56a: 9805         	ldr	r0, [sp, #0x14]
700af56c: 6980         	ldr	r0, [r0, #0x18]
700af56e: 9903         	ldr	r1, [sp, #0xc]
700af570: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af574: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700af578: f001 0101    	and	r1, r1, #0x1
700af57c: 2900         	cmp	r1, #0x0
700af57e: bf18         	it	ne
700af580: f04f 4100    	movne.w	r1, #0x80000000
700af584: f005 fedc    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x5db8
700af588: e003         	b	0x700af592 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x6
700af58a: f06f 0001    	mvn	r0, #0x1
700af58e: 9001         	str	r0, [sp, #0x4]
700af590: e7ff         	b	0x700af592 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #-0x2
700af592: 9801         	ldr	r0, [sp, #0x4]
700af594: b006         	add	sp, #0x18
700af596: bd80         	pop	{r7, pc}
		...

700af5a0 <PMU_profileStart>:
700af5a0: b580         	push	{r7, lr}
700af5a2: b088         	sub	sp, #0x20
700af5a4: 9006         	str	r0, [sp, #0x18]
700af5a6: f248 2000    	movw	r0, #0x8200
700af5aa: f2c7 0008    	movt	r0, #0x7008
700af5ae: 6801         	ldr	r1, [r0]
700af5b0: 9105         	str	r1, [sp, #0x14]
700af5b2: 6881         	ldr	r1, [r0, #0x8]
700af5b4: 9103         	str	r1, [sp, #0xc]
700af5b6: 6841         	ldr	r1, [r0, #0x4]
700af5b8: 9102         	str	r1, [sp, #0x8]
700af5ba: 6800         	ldr	r0, [r0]
700af5bc: 2840         	cmp	r0, #0x40
700af5be: d304         	blo	0x700af5ca <PMU_profileStart+0x2a> @ imm = #0x8
700af5c0: e7ff         	b	0x700af5c2 <PMU_profileStart+0x22> @ imm = #-0x2
700af5c2: f04f 30ff    	mov.w	r0, #0xffffffff
700af5c6: 9007         	str	r0, [sp, #0x1c]
700af5c8: e032         	b	0x700af630 <PMU_profileStart+0x90> @ imm = #0x64
700af5ca: 9805         	ldr	r0, [sp, #0x14]
700af5cc: f248 2200    	movw	r2, #0x8200
700af5d0: f2c7 0208    	movt	r2, #0x7008
700af5d4: 2134         	movs	r1, #0x34
700af5d6: fb00 2001    	mla	r0, r0, r1, r2
700af5da: 300c         	adds	r0, #0xc
700af5dc: 9001         	str	r0, [sp, #0x4]
700af5de: 9806         	ldr	r0, [sp, #0x18]
700af5e0: 9901         	ldr	r1, [sp, #0x4]
700af5e2: 6308         	str	r0, [r1, #0x30]
700af5e4: f005 ff5c    	bl	0x700b54a0 <PMU_resetCounters> @ imm = #0x5eb8
700af5e8: 9802         	ldr	r0, [sp, #0x8]
700af5ea: 2801         	cmp	r0, #0x1
700af5ec: d106         	bne	0x700af5fc <PMU_profileStart+0x5c> @ imm = #0xc
700af5ee: e7ff         	b	0x700af5f0 <PMU_profileStart+0x50> @ imm = #-0x2
700af5f0: 201f         	movs	r0, #0x1f
700af5f2: f7f9 ec74    	blx	0x700a8edc <CSL_armR5PmuReadCntr> @ imm = #-0x6718
700af5f6: 9901         	ldr	r1, [sp, #0x4]
700af5f8: 62c8         	str	r0, [r1, #0x2c]
700af5fa: e7ff         	b	0x700af5fc <PMU_profileStart+0x5c> @ imm = #-0x2
700af5fc: 2000         	movs	r0, #0x0
700af5fe: 9004         	str	r0, [sp, #0x10]
700af600: e7ff         	b	0x700af602 <PMU_profileStart+0x62> @ imm = #-0x2
700af602: 9804         	ldr	r0, [sp, #0x10]
700af604: 9903         	ldr	r1, [sp, #0xc]
700af606: 4288         	cmp	r0, r1
700af608: d20f         	bhs	0x700af62a <PMU_profileStart+0x8a> @ imm = #0x1e
700af60a: e7ff         	b	0x700af60c <PMU_profileStart+0x6c> @ imm = #-0x2
700af60c: 9804         	ldr	r0, [sp, #0x10]
700af60e: f7f9 ec66    	blx	0x700a8edc <CSL_armR5PmuReadCntr> @ imm = #-0x6734
700af612: 9901         	ldr	r1, [sp, #0x4]
700af614: 9a04         	ldr	r2, [sp, #0x10]
700af616: eb02 0242    	add.w	r2, r2, r2, lsl #1
700af61a: eb01 0182    	add.w	r1, r1, r2, lsl #2
700af61e: 6088         	str	r0, [r1, #0x8]
700af620: e7ff         	b	0x700af622 <PMU_profileStart+0x82> @ imm = #-0x2
700af622: 9804         	ldr	r0, [sp, #0x10]
700af624: 3001         	adds	r0, #0x1
700af626: 9004         	str	r0, [sp, #0x10]
700af628: e7eb         	b	0x700af602 <PMU_profileStart+0x62> @ imm = #-0x2a
700af62a: 2000         	movs	r0, #0x0
700af62c: 9007         	str	r0, [sp, #0x1c]
700af62e: e7ff         	b	0x700af630 <PMU_profileStart+0x90> @ imm = #-0x2
700af630: 9807         	ldr	r0, [sp, #0x1c]
700af632: b008         	add	sp, #0x20
700af634: bd80         	pop	{r7, pc}
		...
700af63e: 0000         	movs	r0, r0

700af640 <Sciclient_init>:
700af640: b580         	push	{r7, lr}
700af642: b086         	sub	sp, #0x18
700af644: 9005         	str	r0, [sp, #0x14]
700af646: 2100         	movs	r1, #0x0
700af648: 9101         	str	r1, [sp, #0x4]
700af64a: 9104         	str	r1, [sp, #0x10]
700af64c: f248 2050    	movw	r0, #0x8250
700af650: f2c7 000b    	movt	r0, #0x700b
700af654: 9002         	str	r0, [sp, #0x8]
700af656: 6800         	ldr	r0, [r0]
700af658: f7fc fe6a    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x332c
700af65c: 9901         	ldr	r1, [sp, #0x4]
700af65e: 4602         	mov	r2, r0
700af660: 9802         	ldr	r0, [sp, #0x8]
700af662: 6002         	str	r2, [r0]
700af664: 6840         	ldr	r0, [r0, #0x4]
700af666: f7fc fe63    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x333a
700af66a: 9901         	ldr	r1, [sp, #0x4]
700af66c: 4602         	mov	r2, r0
700af66e: 9802         	ldr	r0, [sp, #0x8]
700af670: 6042         	str	r2, [r0, #0x4]
700af672: 6880         	ldr	r0, [r0, #0x8]
700af674: f7fc fe5c    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x3348
700af678: 9902         	ldr	r1, [sp, #0x8]
700af67a: 6088         	str	r0, [r1, #0x8]
700af67c: 6908         	ldr	r0, [r1, #0x10]
700af67e: 6949         	ldr	r1, [r1, #0x14]
700af680: f7fc fe56    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x3354
700af684: 9a02         	ldr	r2, [sp, #0x8]
700af686: 4601         	mov	r1, r0
700af688: 9801         	ldr	r0, [sp, #0x4]
700af68a: 6150         	str	r0, [r2, #0x14]
700af68c: 6111         	str	r1, [r2, #0x10]
700af68e: f248 21d8    	movw	r1, #0x82d8
700af692: f2c7 010b    	movt	r1, #0x700b
700af696: 9103         	str	r1, [sp, #0xc]
700af698: 6008         	str	r0, [r1]
700af69a: 9805         	ldr	r0, [sp, #0x14]
700af69c: 6048         	str	r0, [r1, #0x4]
700af69e: 9805         	ldr	r0, [sp, #0x14]
700af6a0: f003 fc9e    	bl	0x700b2fe0 <Sciclient_getDevId> @ imm = #0x393c
700af6a4: 9a03         	ldr	r2, [sp, #0xc]
700af6a6: 4601         	mov	r1, r0
700af6a8: 9801         	ldr	r0, [sp, #0x4]
700af6aa: 6091         	str	r1, [r2, #0x8]
700af6ac: 9905         	ldr	r1, [sp, #0x14]
700af6ae: f7ff fb17    	bl	0x700aece0 <Sciclient_getContext> @ imm = #-0x9d2
700af6b2: 9903         	ldr	r1, [sp, #0xc]
700af6b4: 60c8         	str	r0, [r1, #0xc]
700af6b6: 9905         	ldr	r1, [sp, #0x14]
700af6b8: 2001         	movs	r0, #0x1
700af6ba: f7ff fb11    	bl	0x700aece0 <Sciclient_getContext> @ imm = #-0x9de
700af6be: 9a03         	ldr	r2, [sp, #0xc]
700af6c0: 4601         	mov	r1, r0
700af6c2: 9802         	ldr	r0, [sp, #0x8]
700af6c4: 6111         	str	r1, [r2, #0x10]
700af6c6: f004 fe73    	bl	0x700b43b0 <CSL_secProxyGetMaxMsgSize> @ imm = #0x4ce6
700af6ca: 9903         	ldr	r1, [sp, #0xc]
700af6cc: 3804         	subs	r0, #0x4
700af6ce: 6148         	str	r0, [r1, #0x14]
700af6d0: 9804         	ldr	r0, [sp, #0x10]
700af6d2: b006         	add	sp, #0x18
700af6d4: bd80         	pop	{r7, pc}
		...
700af6de: 0000         	movs	r0, r0

700af6e0 <UART_subConfigTCRTLRModeEn>:
700af6e0: b580         	push	{r7, lr}
700af6e2: b088         	sub	sp, #0x20
700af6e4: 9007         	str	r0, [sp, #0x1c]
700af6e6: 9807         	ldr	r0, [sp, #0x1c]
700af6e8: 21bf         	movs	r1, #0xbf
700af6ea: 9101         	str	r1, [sp, #0x4]
700af6ec: f003 f808    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x3010
700af6f0: 9004         	str	r0, [sp, #0x10]
700af6f2: 9807         	ldr	r0, [sp, #0x1c]
700af6f4: 3008         	adds	r0, #0x8
700af6f6: 2110         	movs	r1, #0x10
700af6f8: 9102         	str	r1, [sp, #0x8]
700af6fa: 2204         	movs	r2, #0x4
700af6fc: 9203         	str	r2, [sp, #0xc]
700af6fe: f005 fa97    	bl	0x700b4c30 <HW_RD_FIELD32_RAW> @ imm = #0x552e
700af702: 9902         	ldr	r1, [sp, #0x8]
700af704: 9a03         	ldr	r2, [sp, #0xc]
700af706: 9006         	str	r0, [sp, #0x18]
700af708: 9807         	ldr	r0, [sp, #0x1c]
700af70a: 3008         	adds	r0, #0x8
700af70c: 2301         	movs	r3, #0x1
700af70e: 9300         	str	r3, [sp]
700af710: f004 fd76    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x4aec
700af714: 9807         	ldr	r0, [sp, #0x1c]
700af716: 300c         	adds	r0, #0xc
700af718: 9904         	ldr	r1, [sp, #0x10]
700af71a: f005 fe71    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x5ce2
700af71e: 9807         	ldr	r0, [sp, #0x1c]
700af720: 2180         	movs	r1, #0x80
700af722: f002 ffed    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x2fda
700af726: 9004         	str	r0, [sp, #0x10]
700af728: 9807         	ldr	r0, [sp, #0x1c]
700af72a: 3010         	adds	r0, #0x10
700af72c: f005 fe60    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x5cc0
700af730: 9b00         	ldr	r3, [sp]
700af732: f000 0040    	and	r0, r0, #0x40
700af736: 9005         	str	r0, [sp, #0x14]
700af738: 9807         	ldr	r0, [sp, #0x1c]
700af73a: 3010         	adds	r0, #0x10
700af73c: 2140         	movs	r1, #0x40
700af73e: 2206         	movs	r2, #0x6
700af740: f004 fd5e    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x4abc
700af744: 9807         	ldr	r0, [sp, #0x1c]
700af746: 300c         	adds	r0, #0xc
700af748: 9904         	ldr	r1, [sp, #0x10]
700af74a: f005 fe59    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x5cb2
700af74e: 9901         	ldr	r1, [sp, #0x4]
700af750: 9807         	ldr	r0, [sp, #0x1c]
700af752: f002 ffd5    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x2faa
700af756: 9902         	ldr	r1, [sp, #0x8]
700af758: 9a03         	ldr	r2, [sp, #0xc]
700af75a: 9004         	str	r0, [sp, #0x10]
700af75c: 9807         	ldr	r0, [sp, #0x1c]
700af75e: 3008         	adds	r0, #0x8
700af760: 9b06         	ldr	r3, [sp, #0x18]
700af762: f004 fd4d    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x4a9a
700af766: 9807         	ldr	r0, [sp, #0x1c]
700af768: 300c         	adds	r0, #0xc
700af76a: 9904         	ldr	r1, [sp, #0x10]
700af76c: f005 fe48    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x5c90
700af770: 9805         	ldr	r0, [sp, #0x14]
700af772: b008         	add	sp, #0x20
700af774: bd80         	pop	{r7, pc}
		...
700af77e: 0000         	movs	r0, r0

700af780 <UART_udmaIsrRx>:
700af780: b580         	push	{r7, lr}
700af782: b08a         	sub	sp, #0x28
700af784: 9009         	str	r0, [sp, #0x24]
700af786: 9108         	str	r1, [sp, #0x20]
700af788: 9207         	str	r2, [sp, #0x1c]
700af78a: 9807         	ldr	r0, [sp, #0x1c]
700af78c: 2800         	cmp	r0, #0x0
700af78e: d040         	beq	0x700af812 <UART_udmaIsrRx+0x92> @ imm = #0x80
700af790: e7ff         	b	0x700af792 <UART_udmaIsrRx+0x12> @ imm = #-0x2
700af792: 9807         	ldr	r0, [sp, #0x1c]
700af794: 9000         	str	r0, [sp]
700af796: 9800         	ldr	r0, [sp]
700af798: 6840         	ldr	r0, [r0, #0x4]
700af79a: 6cc0         	ldr	r0, [r0, #0x4c]
700af79c: 9001         	str	r0, [sp, #0x4]
700af79e: 9801         	ldr	r0, [sp, #0x4]
700af7a0: 6880         	ldr	r0, [r0, #0x8]
700af7a2: 9002         	str	r0, [sp, #0x8]
700af7a4: 9808         	ldr	r0, [sp, #0x20]
700af7a6: 2801         	cmp	r0, #0x1
700af7a8: d12e         	bne	0x700af808 <UART_udmaIsrRx+0x88> @ imm = #0x5c
700af7aa: e7ff         	b	0x700af7ac <UART_udmaIsrRx+0x2c> @ imm = #-0x2
700af7ac: 9901         	ldr	r1, [sp, #0x4]
700af7ae: 6988         	ldr	r0, [r1, #0x18]
700af7b0: 69c9         	ldr	r1, [r1, #0x1c]
700af7b2: 220a         	movs	r2, #0xa
700af7b4: f007 f854    	bl	0x700b6860 <CacheP_inv> @ imm = #0x70a8
700af7b8: 9802         	ldr	r0, [sp, #0x8]
700af7ba: f001 fb89    	bl	0x700b0ed0 <Udma_chGetCqRingHandle> @ imm = #0x1712
700af7be: a904         	add	r1, sp, #0x10
700af7c0: f000 f87e    	bl	0x700af8c0 <Udma_ringDequeueRaw> @ imm = #0xfc
700af7c4: 9006         	str	r0, [sp, #0x18]
700af7c6: 9806         	ldr	r0, [sp, #0x18]
700af7c8: b988         	cbnz	r0, 0x700af7ee <UART_udmaIsrRx+0x6e> @ imm = #0x22
700af7ca: e7ff         	b	0x700af7cc <UART_udmaIsrRx+0x4c> @ imm = #-0x2
700af7cc: 9804         	ldr	r0, [sp, #0x10]
700af7ce: 9905         	ldr	r1, [sp, #0x14]
700af7d0: 4308         	orrs	r0, r1
700af7d2: b160         	cbz	r0, 0x700af7ee <UART_udmaIsrRx+0x6e> @ imm = #0x18
700af7d4: e7ff         	b	0x700af7d6 <UART_udmaIsrRx+0x56> @ imm = #-0x2
700af7d6: 9804         	ldr	r0, [sp, #0x10]
700af7d8: 9003         	str	r0, [sp, #0xc]
700af7da: 9803         	ldr	r0, [sp, #0xc]
700af7dc: 6800         	ldr	r0, [r0]
700af7de: f36f 509f    	bfc	r0, #22, #10
700af7e2: 9900         	ldr	r1, [sp]
700af7e4: 62c8         	str	r0, [r1, #0x2c]
700af7e6: 9900         	ldr	r1, [sp]
700af7e8: 2000         	movs	r0, #0x0
700af7ea: 6348         	str	r0, [r1, #0x34]
700af7ec: e003         	b	0x700af7f6 <UART_udmaIsrRx+0x76> @ imm = #0x6
700af7ee: 9900         	ldr	r1, [sp]
700af7f0: 200a         	movs	r0, #0xa
700af7f2: 6348         	str	r0, [r1, #0x34]
700af7f4: e7ff         	b	0x700af7f6 <UART_udmaIsrRx+0x76> @ imm = #-0x2
700af7f6: 9800         	ldr	r0, [sp]
700af7f8: 6841         	ldr	r1, [r0, #0x4]
700af7fa: 6dc9         	ldr	r1, [r1, #0x5c]
700af7fc: 4788         	blx	r1
700af7fe: 9800         	ldr	r0, [sp]
700af800: 3028         	adds	r0, #0x28
700af802: f005 fab5    	bl	0x700b4d70 <UART_lld_Transaction_deInit> @ imm = #0x556a
700af806: e003         	b	0x700af810 <UART_udmaIsrRx+0x90> @ imm = #0x6
700af808: 9900         	ldr	r1, [sp]
700af80a: 200a         	movs	r0, #0xa
700af80c: 6488         	str	r0, [r1, #0x48]
700af80e: e7ff         	b	0x700af810 <UART_udmaIsrRx+0x90> @ imm = #-0x2
700af810: e7ff         	b	0x700af812 <UART_udmaIsrRx+0x92> @ imm = #-0x2
700af812: b00a         	add	sp, #0x28
700af814: bd80         	pop	{r7, pc}
		...
700af81e: 0000         	movs	r0, r0

700af820 <UdmaFlowPrms_init>:
700af820: b084         	sub	sp, #0x10
700af822: 9003         	str	r0, [sp, #0xc]
700af824: 9102         	str	r1, [sp, #0x8]
700af826: 9803         	ldr	r0, [sp, #0xc]
700af828: 2800         	cmp	r0, #0x0
700af82a: d042         	beq	0x700af8b2 <UdmaFlowPrms_init+0x92> @ imm = #0x84
700af82c: e7ff         	b	0x700af82e <UdmaFlowPrms_init+0xe> @ imm = #-0x2
700af82e: 9803         	ldr	r0, [sp, #0xc]
700af830: 2100         	movs	r1, #0x0
700af832: 9100         	str	r1, [sp]
700af834: 6001         	str	r1, [r0]
700af836: 9803         	ldr	r0, [sp, #0xc]
700af838: 7101         	strb	r1, [r0, #0x4]
700af83a: 9803         	ldr	r0, [sp, #0xc]
700af83c: 7141         	strb	r1, [r0, #0x5]
700af83e: 9a03         	ldr	r2, [sp, #0xc]
700af840: 2001         	movs	r0, #0x1
700af842: 7190         	strb	r0, [r2, #0x6]
700af844: 9803         	ldr	r0, [sp, #0xc]
700af846: 71c1         	strb	r1, [r0, #0x7]
700af848: 9803         	ldr	r0, [sp, #0xc]
700af84a: 7201         	strb	r1, [r0, #0x8]
700af84c: 9803         	ldr	r0, [sp, #0xc]
700af84e: 8141         	strh	r1, [r0, #0xa]
700af850: 9a03         	ldr	r2, [sp, #0xc]
700af852: f64f 70ff    	movw	r0, #0xffff
700af856: 9001         	str	r0, [sp, #0x4]
700af858: 8190         	strh	r0, [r2, #0xc]
700af85a: 9a03         	ldr	r2, [sp, #0xc]
700af85c: 73d1         	strb	r1, [r2, #0xf]
700af85e: 9b03         	ldr	r3, [sp, #0xc]
700af860: 2204         	movs	r2, #0x4
700af862: 745a         	strb	r2, [r3, #0x11]
700af864: 9b03         	ldr	r3, [sp, #0xc]
700af866: 7399         	strb	r1, [r3, #0xe]
700af868: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700af86c: 2302         	movs	r3, #0x2
700af86e: f88c 3010    	strb.w	r3, [r12, #0x10]
700af872: 9b03         	ldr	r3, [sp, #0xc]
700af874: 74d9         	strb	r1, [r3, #0x13]
700af876: 9b03         	ldr	r3, [sp, #0xc]
700af878: 755a         	strb	r2, [r3, #0x15]
700af87a: 9a03         	ldr	r2, [sp, #0xc]
700af87c: 7491         	strb	r1, [r2, #0x12]
700af87e: 9b03         	ldr	r3, [sp, #0xc]
700af880: 2205         	movs	r2, #0x5
700af882: 751a         	strb	r2, [r3, #0x14]
700af884: 9a03         	ldr	r2, [sp, #0xc]
700af886: 7591         	strb	r1, [r2, #0x16]
700af888: 9a03         	ldr	r2, [sp, #0xc]
700af88a: 8310         	strh	r0, [r2, #0x18]
700af88c: 9a03         	ldr	r2, [sp, #0xc]
700af88e: 8350         	strh	r0, [r2, #0x1a]
700af890: 9a03         	ldr	r2, [sp, #0xc]
700af892: 8390         	strh	r0, [r2, #0x1c]
700af894: 9a03         	ldr	r2, [sp, #0xc]
700af896: 83d0         	strh	r0, [r2, #0x1e]
700af898: 9a03         	ldr	r2, [sp, #0xc]
700af89a: 8411         	strh	r1, [r2, #0x20]
700af89c: 9a03         	ldr	r2, [sp, #0xc]
700af89e: 8451         	strh	r1, [r2, #0x22]
700af8a0: 9a03         	ldr	r2, [sp, #0xc]
700af8a2: 8491         	strh	r1, [r2, #0x24]
700af8a4: 9903         	ldr	r1, [sp, #0xc]
700af8a6: 84c8         	strh	r0, [r1, #0x26]
700af8a8: 9903         	ldr	r1, [sp, #0xc]
700af8aa: 8508         	strh	r0, [r1, #0x28]
700af8ac: 9903         	ldr	r1, [sp, #0xc]
700af8ae: 8548         	strh	r0, [r1, #0x2a]
700af8b0: e7ff         	b	0x700af8b2 <UdmaFlowPrms_init+0x92> @ imm = #-0x2
700af8b2: b004         	add	sp, #0x10
700af8b4: 4770         	bx	lr
		...
700af8be: 0000         	movs	r0, r0

700af8c0 <Udma_ringDequeueRaw>:
700af8c0: b580         	push	{r7, lr}
700af8c2: b086         	sub	sp, #0x18
700af8c4: 9005         	str	r0, [sp, #0x14]
700af8c6: 9104         	str	r1, [sp, #0x10]
700af8c8: 2000         	movs	r0, #0x0
700af8ca: 9003         	str	r0, [sp, #0xc]
700af8cc: 9805         	ldr	r0, [sp, #0x14]
700af8ce: 9000         	str	r0, [sp]
700af8d0: 9800         	ldr	r0, [sp]
700af8d2: b180         	cbz	r0, 0x700af8f6 <Udma_ringDequeueRaw+0x36> @ imm = #0x20
700af8d4: e7ff         	b	0x700af8d6 <Udma_ringDequeueRaw+0x16> @ imm = #-0x2
700af8d6: 9800         	ldr	r0, [sp]
700af8d8: 6d80         	ldr	r0, [r0, #0x58]
700af8da: f64a 31cd    	movw	r1, #0xabcd
700af8de: f6ca 31dc    	movt	r1, #0xabdc
700af8e2: 4288         	cmp	r0, r1
700af8e4: d107         	bne	0x700af8f6 <Udma_ringDequeueRaw+0x36> @ imm = #0xe
700af8e6: e7ff         	b	0x700af8e8 <Udma_ringDequeueRaw+0x28> @ imm = #-0x2
700af8e8: 9800         	ldr	r0, [sp]
700af8ea: 8880         	ldrh	r0, [r0, #0x4]
700af8ec: f64f 71ff    	movw	r1, #0xffff
700af8f0: 4288         	cmp	r0, r1
700af8f2: d104         	bne	0x700af8fe <Udma_ringDequeueRaw+0x3e> @ imm = #0x8
700af8f4: e7ff         	b	0x700af8f6 <Udma_ringDequeueRaw+0x36> @ imm = #-0x2
700af8f6: f06f 0001    	mvn	r0, #0x1
700af8fa: 9003         	str	r0, [sp, #0xc]
700af8fc: e7ff         	b	0x700af8fe <Udma_ringDequeueRaw+0x3e> @ imm = #-0x2
700af8fe: 9803         	ldr	r0, [sp, #0xc]
700af900: b9a8         	cbnz	r0, 0x700af92e <Udma_ringDequeueRaw+0x6e> @ imm = #0x2a
700af902: e7ff         	b	0x700af904 <Udma_ringDequeueRaw+0x44> @ imm = #-0x2
700af904: 9800         	ldr	r0, [sp]
700af906: 6800         	ldr	r0, [r0]
700af908: 9001         	str	r0, [sp, #0x4]
700af90a: 9801         	ldr	r0, [sp, #0x4]
700af90c: b150         	cbz	r0, 0x700af924 <Udma_ringDequeueRaw+0x64> @ imm = #0x14
700af90e: e7ff         	b	0x700af910 <Udma_ringDequeueRaw+0x50> @ imm = #-0x2
700af910: 9801         	ldr	r0, [sp, #0x4]
700af912: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700af916: f64a 31cd    	movw	r1, #0xabcd
700af91a: f6ca 31dc    	movt	r1, #0xabdc
700af91e: 4288         	cmp	r0, r1
700af920: d004         	beq	0x700af92c <Udma_ringDequeueRaw+0x6c> @ imm = #0x8
700af922: e7ff         	b	0x700af924 <Udma_ringDequeueRaw+0x64> @ imm = #-0x2
700af924: f04f 30ff    	mov.w	r0, #0xffffffff
700af928: 9003         	str	r0, [sp, #0xc]
700af92a: e7ff         	b	0x700af92c <Udma_ringDequeueRaw+0x6c> @ imm = #-0x2
700af92c: e7ff         	b	0x700af92e <Udma_ringDequeueRaw+0x6e> @ imm = #-0x2
700af92e: 9803         	ldr	r0, [sp, #0xc]
700af930: b970         	cbnz	r0, 0x700af950 <Udma_ringDequeueRaw+0x90> @ imm = #0x1c
700af932: e7ff         	b	0x700af934 <Udma_ringDequeueRaw+0x74> @ imm = #-0x2
700af934: f006 eb1e    	blx	0x700b5f74 <HwiP_disable> @ imm = #0x663c
700af938: 9002         	str	r0, [sp, #0x8]
700af93a: 9801         	ldr	r0, [sp, #0x4]
700af93c: f8d0 3590    	ldr.w	r3, [r0, #0x590]
700af940: 9900         	ldr	r1, [sp]
700af942: 9a04         	ldr	r2, [sp, #0x10]
700af944: 4798         	blx	r3
700af946: 9003         	str	r0, [sp, #0xc]
700af948: 9802         	ldr	r0, [sp, #0x8]
700af94a: f006 eb34    	blx	0x700b5fb4 <HwiP_restore> @ imm = #0x6668
700af94e: e7ff         	b	0x700af950 <Udma_ringDequeueRaw+0x90> @ imm = #-0x2
700af950: 9803         	ldr	r0, [sp, #0xc]
700af952: b006         	add	sp, #0x18
700af954: bd80         	pop	{r7, pc}
		...
700af95e: 0000         	movs	r0, r0

700af960 <_tx_thread_time_slice>:
700af960: b580         	push	{r7, lr}
700af962: b082         	sub	sp, #0x8
700af964: f64a 2034    	movw	r0, #0xaa34
700af968: f2c7 0008    	movt	r0, #0x7008
700af96c: 6800         	ldr	r0, [r0]
700af96e: 9000         	str	r0, [sp]
700af970: f7f3 ead8    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xca50
700af974: 9001         	str	r0, [sp, #0x4]
700af976: f64a 2154    	movw	r1, #0xaa54
700af97a: f2c7 0108    	movt	r1, #0x7008
700af97e: 2000         	movs	r0, #0x0
700af980: 6008         	str	r0, [r1]
700af982: 9800         	ldr	r0, [sp]
700af984: b390         	cbz	r0, 0x700af9ec <_tx_thread_time_slice+0x8c> @ imm = #0x64
700af986: e7ff         	b	0x700af988 <_tx_thread_time_slice+0x28> @ imm = #-0x2
700af988: 9800         	ldr	r0, [sp]
700af98a: 6b40         	ldr	r0, [r0, #0x34]
700af98c: bb68         	cbnz	r0, 0x700af9ea <_tx_thread_time_slice+0x8a> @ imm = #0x5a
700af98e: e7ff         	b	0x700af990 <_tx_thread_time_slice+0x30> @ imm = #-0x2
700af990: 9900         	ldr	r1, [sp]
700af992: 69c8         	ldr	r0, [r1, #0x1c]
700af994: 6188         	str	r0, [r1, #0x18]
700af996: 9800         	ldr	r0, [sp]
700af998: 6980         	ldr	r0, [r0, #0x18]
700af99a: f64a 216c    	movw	r1, #0xaa6c
700af99e: f2c7 0108    	movt	r1, #0x7008
700af9a2: 6008         	str	r0, [r1]
700af9a4: 9900         	ldr	r1, [sp]
700af9a6: 6a08         	ldr	r0, [r1, #0x20]
700af9a8: 4288         	cmp	r0, r1
700af9aa: d01d         	beq	0x700af9e8 <_tx_thread_time_slice+0x88> @ imm = #0x3a
700af9ac: e7ff         	b	0x700af9ae <_tx_thread_time_slice+0x4e> @ imm = #-0x2
700af9ae: 9900         	ldr	r1, [sp]
700af9b0: 6b08         	ldr	r0, [r1, #0x30]
700af9b2: 6c09         	ldr	r1, [r1, #0x40]
700af9b4: 4288         	cmp	r0, r1
700af9b6: d116         	bne	0x700af9e6 <_tx_thread_time_slice+0x86> @ imm = #0x2c
700af9b8: e7ff         	b	0x700af9ba <_tx_thread_time_slice+0x5a> @ imm = #-0x2
700af9ba: 9800         	ldr	r0, [sp]
700af9bc: 6a01         	ldr	r1, [r0, #0x20]
700af9be: 6b02         	ldr	r2, [r0, #0x30]
700af9c0: f64a 0004    	movw	r0, #0xa804
700af9c4: f2c7 0008    	movt	r0, #0x7008
700af9c8: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700af9cc: f64a 213c    	movw	r1, #0xaa3c
700af9d0: f2c7 0108    	movt	r1, #0x7008
700af9d4: 6809         	ldr	r1, [r1]
700af9d6: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700af9da: f64a 2138    	movw	r1, #0xaa38
700af9de: f2c7 0108    	movt	r1, #0x7008
700af9e2: 6008         	str	r0, [r1]
700af9e4: e7ff         	b	0x700af9e6 <_tx_thread_time_slice+0x86> @ imm = #-0x2
700af9e6: e7ff         	b	0x700af9e8 <_tx_thread_time_slice+0x88> @ imm = #-0x2
700af9e8: e7ff         	b	0x700af9ea <_tx_thread_time_slice+0x8a> @ imm = #-0x2
700af9ea: e7ff         	b	0x700af9ec <_tx_thread_time_slice+0x8c> @ imm = #-0x2
700af9ec: 9801         	ldr	r0, [sp, #0x4]
700af9ee: f7f3 ec1a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xc7cc
700af9f2: b002         	add	sp, #0x8
700af9f4: bd80         	pop	{r7, pc}
		...
700af9fe: 0000         	movs	r0, r0

700afa00 <UART_lld_dmaDisableChannel>:
700afa00: b580         	push	{r7, lr}
700afa02: b08a         	sub	sp, #0x28
700afa04: 9009         	str	r0, [sp, #0x24]
700afa06: 9108         	str	r1, [sp, #0x20]
700afa08: 2000         	movs	r0, #0x0
700afa0a: 9007         	str	r0, [sp, #0x1c]
700afa0c: 2001         	movs	r0, #0x1
700afa0e: 9006         	str	r0, [sp, #0x18]
700afa10: 9809         	ldr	r0, [sp, #0x24]
700afa12: 6840         	ldr	r0, [r0, #0x4]
700afa14: 6cc0         	ldr	r0, [r0, #0x4c]
700afa16: 9005         	str	r0, [sp, #0x14]
700afa18: 9808         	ldr	r0, [sp, #0x20]
700afa1a: 2801         	cmp	r0, #0x1
700afa1c: d104         	bne	0x700afa28 <UART_lld_dmaDisableChannel+0x28> @ imm = #0x8
700afa1e: e7ff         	b	0x700afa20 <UART_lld_dmaDisableChannel+0x20> @ imm = #-0x2
700afa20: 9805         	ldr	r0, [sp, #0x14]
700afa22: 6840         	ldr	r0, [r0, #0x4]
700afa24: 9004         	str	r0, [sp, #0x10]
700afa26: e003         	b	0x700afa30 <UART_lld_dmaDisableChannel+0x30> @ imm = #0x6
700afa28: 9805         	ldr	r0, [sp, #0x14]
700afa2a: 6880         	ldr	r0, [r0, #0x8]
700afa2c: 9004         	str	r0, [sp, #0x10]
700afa2e: e7ff         	b	0x700afa30 <UART_lld_dmaDisableChannel+0x30> @ imm = #-0x2
700afa30: 9804         	ldr	r0, [sp, #0x10]
700afa32: 2164         	movs	r1, #0x64
700afa34: f7fe fc84    	bl	0x700ae340 <Udma_chDisable> @ imm = #-0x16f8
700afa38: 9007         	str	r0, [sp, #0x1c]
700afa3a: 9807         	ldr	r0, [sp, #0x1c]
700afa3c: fab0 f080    	clz	r0, r0
700afa40: 0940         	lsrs	r0, r0, #0x5
700afa42: f647 1166    	movw	r1, #0x7966
700afa46: f2c7 010b    	movt	r1, #0x700b
700afa4a: 466a         	mov	r2, sp
700afa4c: 6011         	str	r1, [r2]
700afa4e: f247 6101    	movw	r1, #0x7601
700afa52: f2c7 010b    	movt	r1, #0x700b
700afa56: f647 021b    	movw	r2, #0x781b
700afa5a: f2c7 020b    	movt	r2, #0x700b
700afa5e: f240 137b    	movw	r3, #0x17b
700afa62: f001 f875    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0x10ea
700afa66: e7ff         	b	0x700afa68 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x2
700afa68: 9806         	ldr	r0, [sp, #0x18]
700afa6a: 2801         	cmp	r0, #0x1
700afa6c: d10f         	bne	0x700afa8e <UART_lld_dmaDisableChannel+0x8e> @ imm = #0x1e
700afa6e: e7ff         	b	0x700afa70 <UART_lld_dmaDisableChannel+0x70> @ imm = #-0x2
700afa70: 9804         	ldr	r0, [sp, #0x10]
700afa72: f001 fa6d    	bl	0x700b0f50 <Udma_chGetFqRingHandle> @ imm = #0x14da
700afa76: a902         	add	r1, sp, #0x8
700afa78: f000 fb92    	bl	0x700b01a0 <Udma_ringFlushRaw> @ imm = #0x724
700afa7c: 9001         	str	r0, [sp, #0x4]
700afa7e: 9801         	ldr	r0, [sp, #0x4]
700afa80: 3004         	adds	r0, #0x4
700afa82: b918         	cbnz	r0, 0x700afa8c <UART_lld_dmaDisableChannel+0x8c> @ imm = #0x6
700afa84: e7ff         	b	0x700afa86 <UART_lld_dmaDisableChannel+0x86> @ imm = #-0x2
700afa86: 2000         	movs	r0, #0x0
700afa88: 9006         	str	r0, [sp, #0x18]
700afa8a: e7ff         	b	0x700afa8c <UART_lld_dmaDisableChannel+0x8c> @ imm = #-0x2
700afa8c: e7ec         	b	0x700afa68 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x28
700afa8e: 9807         	ldr	r0, [sp, #0x1c]
700afa90: b00a         	add	sp, #0x28
700afa92: bd80         	pop	{r7, pc}
		...

700afaa0 <SOC_moduleClockEnable>:
700afaa0: b580         	push	{r7, lr}
700afaa2: b088         	sub	sp, #0x20
700afaa4: 9007         	str	r0, [sp, #0x1c]
700afaa6: 9106         	str	r1, [sp, #0x18]
700afaa8: 2000         	movs	r0, #0x0
700afaaa: 9005         	str	r0, [sp, #0x14]
700afaac: 2102         	movs	r1, #0x2
700afaae: 9104         	str	r1, [sp, #0x10]
700afab0: 9003         	str	r0, [sp, #0xc]
700afab2: 9002         	str	r0, [sp, #0x8]
700afab4: 9807         	ldr	r0, [sp, #0x1c]
700afab6: 466a         	mov	r2, sp
700afab8: f04f 31ff    	mov.w	r1, #0xffffffff
700afabc: 6011         	str	r1, [r2]
700afabe: a904         	add	r1, sp, #0x10
700afac0: aa03         	add	r2, sp, #0xc
700afac2: ab02         	add	r3, sp, #0x8
700afac4: f000 fa04    	bl	0x700afed0 <Sciclient_pmGetModuleState> @ imm = #0x408
700afac8: 9005         	str	r0, [sp, #0x14]
700afaca: 9805         	ldr	r0, [sp, #0x14]
700afacc: bb70         	cbnz	r0, 0x700afb2c <SOC_moduleClockEnable+0x8c> @ imm = #0x5c
700aface: e7ff         	b	0x700afad0 <SOC_moduleClockEnable+0x30> @ imm = #-0x2
700afad0: 9804         	ldr	r0, [sp, #0x10]
700afad2: b9c8         	cbnz	r0, 0x700afb08 <SOC_moduleClockEnable+0x68> @ imm = #0x32
700afad4: e7ff         	b	0x700afad6 <SOC_moduleClockEnable+0x36> @ imm = #-0x2
700afad6: 9806         	ldr	r0, [sp, #0x18]
700afad8: 2801         	cmp	r0, #0x1
700afada: d115         	bne	0x700afb08 <SOC_moduleClockEnable+0x68> @ imm = #0x2a
700afadc: e7ff         	b	0x700afade <SOC_moduleClockEnable+0x3e> @ imm = #-0x2
700afade: 9807         	ldr	r0, [sp, #0x1c]
700afae0: 2102         	movs	r1, #0x2
700afae2: f240 2202    	movw	r2, #0x202
700afae6: f04f 33ff    	mov.w	r3, #0xffffffff
700afaea: f000 f829    	bl	0x700afb40 <Sciclient_pmSetModuleState> @ imm = #0x52
700afaee: 9005         	str	r0, [sp, #0x14]
700afaf0: 9805         	ldr	r0, [sp, #0x14]
700afaf2: b940         	cbnz	r0, 0x700afb06 <SOC_moduleClockEnable+0x66> @ imm = #0x10
700afaf4: e7ff         	b	0x700afaf6 <SOC_moduleClockEnable+0x56> @ imm = #-0x2
700afaf6: 9807         	ldr	r0, [sp, #0x1c]
700afaf8: 2100         	movs	r1, #0x0
700afafa: f04f 32ff    	mov.w	r2, #0xffffffff
700afafe: f002 fc7f    	bl	0x700b2400 <Sciclient_pmSetModuleRst> @ imm = #0x28fe
700afb02: 9005         	str	r0, [sp, #0x14]
700afb04: e7ff         	b	0x700afb06 <SOC_moduleClockEnable+0x66> @ imm = #-0x2
700afb06: e010         	b	0x700afb2a <SOC_moduleClockEnable+0x8a> @ imm = #0x20
700afb08: 9804         	ldr	r0, [sp, #0x10]
700afb0a: 2801         	cmp	r0, #0x1
700afb0c: d10c         	bne	0x700afb28 <SOC_moduleClockEnable+0x88> @ imm = #0x18
700afb0e: e7ff         	b	0x700afb10 <SOC_moduleClockEnable+0x70> @ imm = #-0x2
700afb10: 9806         	ldr	r0, [sp, #0x18]
700afb12: b948         	cbnz	r0, 0x700afb28 <SOC_moduleClockEnable+0x88> @ imm = #0x12
700afb14: e7ff         	b	0x700afb16 <SOC_moduleClockEnable+0x76> @ imm = #-0x2
700afb16: 9807         	ldr	r0, [sp, #0x1c]
700afb18: 2100         	movs	r1, #0x0
700afb1a: 2202         	movs	r2, #0x2
700afb1c: f04f 33ff    	mov.w	r3, #0xffffffff
700afb20: f000 f80e    	bl	0x700afb40 <Sciclient_pmSetModuleState> @ imm = #0x1c
700afb24: 9005         	str	r0, [sp, #0x14]
700afb26: e7ff         	b	0x700afb28 <SOC_moduleClockEnable+0x88> @ imm = #-0x2
700afb28: e7ff         	b	0x700afb2a <SOC_moduleClockEnable+0x8a> @ imm = #-0x2
700afb2a: e7ff         	b	0x700afb2c <SOC_moduleClockEnable+0x8c> @ imm = #-0x2
700afb2c: 9805         	ldr	r0, [sp, #0x14]
700afb2e: b008         	add	sp, #0x20
700afb30: bd80         	pop	{r7, pc}
		...
700afb3e: 0000         	movs	r0, r0

700afb40 <Sciclient_pmSetModuleState>:
700afb40: b580         	push	{r7, lr}
700afb42: b092         	sub	sp, #0x48
700afb44: 9011         	str	r0, [sp, #0x44]
700afb46: 9110         	str	r1, [sp, #0x40]
700afb48: 920f         	str	r2, [sp, #0x3c]
700afb4a: 930e         	str	r3, [sp, #0x38]
700afb4c: 2000         	movs	r0, #0x0
700afb4e: 900d         	str	r0, [sp, #0x34]
700afb50: 9911         	ldr	r1, [sp, #0x44]
700afb52: f8cd 102b    	str.w	r1, [sp, #0x2b]
700afb56: f8cd 002f    	str.w	r0, [sp, #0x2f]
700afb5a: 9910         	ldr	r1, [sp, #0x40]
700afb5c: f88d 1033    	strb.w	r1, [sp, #0x33]
700afb60: f44f 7100    	mov.w	r1, #0x200
700afb64: f8ad 100c    	strh.w	r1, [sp, #0xc]
700afb68: 990f         	ldr	r1, [sp, #0x3c]
700afb6a: 9104         	str	r1, [sp, #0x10]
700afb6c: f10d 0123    	add.w	r1, sp, #0x23
700afb70: 9105         	str	r1, [sp, #0x14]
700afb72: 2111         	movs	r1, #0x11
700afb74: 9106         	str	r1, [sp, #0x18]
700afb76: 990e         	ldr	r1, [sp, #0x38]
700afb78: 9107         	str	r1, [sp, #0x1c]
700afb7a: 9000         	str	r0, [sp]
700afb7c: 9001         	str	r0, [sp, #0x4]
700afb7e: 9002         	str	r0, [sp, #0x8]
700afb80: 980f         	ldr	r0, [sp, #0x3c]
700afb82: f000 0002    	and	r0, r0, #0x2
700afb86: 2802         	cmp	r0, #0x2
700afb88: d007         	beq	0x700afb9a <Sciclient_pmSetModuleState+0x5a> @ imm = #0xe
700afb8a: e7ff         	b	0x700afb8c <Sciclient_pmSetModuleState+0x4c> @ imm = #-0x2
700afb8c: 980f         	ldr	r0, [sp, #0x3c]
700afb8e: b120         	cbz	r0, 0x700afb9a <Sciclient_pmSetModuleState+0x5a> @ imm = #0x8
700afb90: e7ff         	b	0x700afb92 <Sciclient_pmSetModuleState+0x52> @ imm = #-0x2
700afb92: f04f 30ff    	mov.w	r0, #0xffffffff
700afb96: 900d         	str	r0, [sp, #0x34]
700afb98: e7ff         	b	0x700afb9a <Sciclient_pmSetModuleState+0x5a> @ imm = #-0x2
700afb9a: 980d         	ldr	r0, [sp, #0x34]
700afb9c: b930         	cbnz	r0, 0x700afbac <Sciclient_pmSetModuleState+0x6c> @ imm = #0xc
700afb9e: e7ff         	b	0x700afba0 <Sciclient_pmSetModuleState+0x60> @ imm = #-0x2
700afba0: a803         	add	r0, sp, #0xc
700afba2: 4669         	mov	r1, sp
700afba4: f7f3 fcbc    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xc688
700afba8: 900d         	str	r0, [sp, #0x34]
700afbaa: e7ff         	b	0x700afbac <Sciclient_pmSetModuleState+0x6c> @ imm = #-0x2
700afbac: 980d         	ldr	r0, [sp, #0x34]
700afbae: b948         	cbnz	r0, 0x700afbc4 <Sciclient_pmSetModuleState+0x84> @ imm = #0x12
700afbb0: e7ff         	b	0x700afbb2 <Sciclient_pmSetModuleState+0x72> @ imm = #-0x2
700afbb2: 980f         	ldr	r0, [sp, #0x3c]
700afbb4: b150         	cbz	r0, 0x700afbcc <Sciclient_pmSetModuleState+0x8c> @ imm = #0x14
700afbb6: e7ff         	b	0x700afbb8 <Sciclient_pmSetModuleState+0x78> @ imm = #-0x2
700afbb8: 9800         	ldr	r0, [sp]
700afbba: f000 0002    	and	r0, r0, #0x2
700afbbe: 2802         	cmp	r0, #0x2
700afbc0: d004         	beq	0x700afbcc <Sciclient_pmSetModuleState+0x8c> @ imm = #0x8
700afbc2: e7ff         	b	0x700afbc4 <Sciclient_pmSetModuleState+0x84> @ imm = #-0x2
700afbc4: f04f 30ff    	mov.w	r0, #0xffffffff
700afbc8: 900d         	str	r0, [sp, #0x34]
700afbca: e7ff         	b	0x700afbcc <Sciclient_pmSetModuleState+0x8c> @ imm = #-0x2
700afbcc: 980d         	ldr	r0, [sp, #0x34]
700afbce: b012         	add	sp, #0x48
700afbd0: bd80         	pop	{r7, pc}
		...
700afbde: 0000         	movs	r0, r0

700afbe0 <Sciclient_rmPsPop>:
700afbe0: b084         	sub	sp, #0x10
700afbe2: 9003         	str	r0, [sp, #0xc]
700afbe4: 9102         	str	r1, [sp, #0x8]
700afbe6: 2000         	movs	r0, #0x0
700afbe8: 9001         	str	r0, [sp, #0x4]
700afbea: f64a 10b8    	movw	r0, #0xa9b8
700afbee: f2c7 0008    	movt	r0, #0x7008
700afbf2: 8c80         	ldrh	r0, [r0, #0x24]
700afbf4: b3b0         	cbz	r0, 0x700afc64 <Sciclient_rmPsPop+0x84> @ imm = #0x6c
700afbf6: e7ff         	b	0x700afbf8 <Sciclient_rmPsPop+0x18> @ imm = #-0x2
700afbf8: 9803         	ldr	r0, [sp, #0xc]
700afbfa: b398         	cbz	r0, 0x700afc64 <Sciclient_rmPsPop+0x84> @ imm = #0x66
700afbfc: e7ff         	b	0x700afbfe <Sciclient_rmPsPop+0x1e> @ imm = #-0x2
700afbfe: 9802         	ldr	r0, [sp, #0x8]
700afc00: b380         	cbz	r0, 0x700afc64 <Sciclient_rmPsPop+0x84> @ imm = #0x60
700afc02: e7ff         	b	0x700afc04 <Sciclient_rmPsPop+0x24> @ imm = #-0x2
700afc04: f64a 11b8    	movw	r1, #0xa9b8
700afc08: f2c7 0108    	movt	r1, #0x7008
700afc0c: 9100         	str	r1, [sp]
700afc0e: 8c88         	ldrh	r0, [r1, #0x24]
700afc10: 3801         	subs	r0, #0x1
700afc12: 8488         	strh	r0, [r1, #0x24]
700afc14: 8c88         	ldrh	r0, [r1, #0x24]
700afc16: eb00 0040    	add.w	r0, r0, r0, lsl #1
700afc1a: f851 0020    	ldr.w	r0, [r1, r0, lsl #2]
700afc1e: 9a03         	ldr	r2, [sp, #0xc]
700afc20: 6010         	str	r0, [r2]
700afc22: 8c88         	ldrh	r0, [r1, #0x24]
700afc24: eb00 0040    	add.w	r0, r0, r0, lsl #1
700afc28: eb01 0080    	add.w	r0, r1, r0, lsl #2
700afc2c: 8880         	ldrh	r0, [r0, #0x4]
700afc2e: 9a02         	ldr	r2, [sp, #0x8]
700afc30: 8010         	strh	r0, [r2]
700afc32: 8c88         	ldrh	r0, [r1, #0x24]
700afc34: eb00 0240    	add.w	r2, r0, r0, lsl #1
700afc38: 2000         	movs	r0, #0x0
700afc3a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700afc3e: 8c8a         	ldrh	r2, [r1, #0x24]
700afc40: eb02 0242    	add.w	r2, r2, r2, lsl #1
700afc44: eb01 0282    	add.w	r2, r1, r2, lsl #2
700afc48: 8090         	strh	r0, [r2, #0x4]
700afc4a: 8c8a         	ldrh	r2, [r1, #0x24]
700afc4c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700afc50: eb01 0282    	add.w	r2, r1, r2, lsl #2
700afc54: 80d0         	strh	r0, [r2, #0x6]
700afc56: 8c8a         	ldrh	r2, [r1, #0x24]
700afc58: eb02 0242    	add.w	r2, r2, r2, lsl #1
700afc5c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700afc60: 8108         	strh	r0, [r1, #0x8]
700afc62: e003         	b	0x700afc6c <Sciclient_rmPsPop+0x8c> @ imm = #0x6
700afc64: f04f 30ff    	mov.w	r0, #0xffffffff
700afc68: 9001         	str	r0, [sp, #0x4]
700afc6a: e7ff         	b	0x700afc6c <Sciclient_rmPsPop+0x8c> @ imm = #-0x2
700afc6c: 9801         	ldr	r0, [sp, #0x4]
700afc6e: b004         	add	sp, #0x10
700afc70: 4770         	bx	lr
		...
700afc7e: 0000         	movs	r0, r0

700afc80 <_DebugP_logZone>:
700afc80: b082         	sub	sp, #0x8
700afc82: b580         	push	{r7, lr}
700afc84: b086         	sub	sp, #0x18
700afc86: 9309         	str	r3, [sp, #0x24]
700afc88: 9208         	str	r2, [sp, #0x20]
700afc8a: 9005         	str	r0, [sp, #0x14]
700afc8c: 9104         	str	r1, [sp, #0x10]
700afc8e: f005 ff87    	bl	0x700b5ba0 <HwiP_inISR> @ imm = #0x5f0e
700afc92: bbc8         	cbnz	r0, 0x700afd08 <_DebugP_logZone+0x88> @ imm = #0x72
700afc94: e7ff         	b	0x700afc96 <_DebugP_logZone+0x16> @ imm = #-0x2
700afc96: f248 304c    	movw	r0, #0x834c
700afc9a: f2c7 000b    	movt	r0, #0x700b
700afc9e: 6800         	ldr	r0, [r0]
700afca0: b9a0         	cbnz	r0, 0x700afccc <_DebugP_logZone+0x4c> @ imm = #0x28
700afca2: e7ff         	b	0x700afca4 <_DebugP_logZone+0x24> @ imm = #-0x2
700afca4: f24a 60ec    	movw	r0, #0xa6ec
700afca8: f2c7 0008    	movt	r0, #0x7008
700afcac: f000 fa30    	bl	0x700b0110 <SemaphoreP_constructMutex> @ imm = #0x460
700afcb0: 9003         	str	r0, [sp, #0xc]
700afcb2: 9803         	ldr	r0, [sp, #0xc]
700afcb4: fab0 f080    	clz	r0, r0
700afcb8: 0940         	lsrs	r0, r0, #0x5
700afcba: f007 f801    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x7002
700afcbe: f248 314c    	movw	r1, #0x834c
700afcc2: f2c7 010b    	movt	r1, #0x700b
700afcc6: 2001         	movs	r0, #0x1
700afcc8: 6008         	str	r0, [r1]
700afcca: e7ff         	b	0x700afccc <_DebugP_logZone+0x4c> @ imm = #-0x2
700afccc: f248 3050    	movw	r0, #0x8350
700afcd0: f2c7 000b    	movt	r0, #0x700b
700afcd4: 6800         	ldr	r0, [r0]
700afcd6: 9905         	ldr	r1, [sp, #0x14]
700afcd8: 4008         	ands	r0, r1
700afcda: 4288         	cmp	r0, r1
700afcdc: d113         	bne	0x700afd06 <_DebugP_logZone+0x86> @ imm = #0x26
700afcde: e7ff         	b	0x700afce0 <_DebugP_logZone+0x60> @ imm = #-0x2
700afce0: f24a 60ec    	movw	r0, #0xa6ec
700afce4: f2c7 0008    	movt	r0, #0x7008
700afce8: 9001         	str	r0, [sp, #0x4]
700afcea: f04f 31ff    	mov.w	r1, #0xffffffff
700afcee: f002 fc17    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x282e
700afcf2: a808         	add	r0, sp, #0x20
700afcf4: 9002         	str	r0, [sp, #0x8]
700afcf6: 9804         	ldr	r0, [sp, #0x10]
700afcf8: 9902         	ldr	r1, [sp, #0x8]
700afcfa: f004 fd81    	bl	0x700b4800 <vprintf_>   @ imm = #0x4b02
700afcfe: 9801         	ldr	r0, [sp, #0x4]
700afd00: f003 fc9e    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x393c
700afd04: e7ff         	b	0x700afd06 <_DebugP_logZone+0x86> @ imm = #-0x2
700afd06: e7ff         	b	0x700afd08 <_DebugP_logZone+0x88> @ imm = #-0x2
700afd08: b006         	add	sp, #0x18
700afd0a: e8bd 4080    	pop.w	{r7, lr}
700afd0e: b002         	add	sp, #0x8
700afd10: 4770         	bx	lr
		...
700afd1e: 0000         	movs	r0, r0

700afd20 <_tx_queue_cleanup>:
700afd20: b580         	push	{r7, lr}
700afd22: b086         	sub	sp, #0x18
700afd24: 9005         	str	r0, [sp, #0x14]
700afd26: 9104         	str	r1, [sp, #0x10]
700afd28: 9805         	ldr	r0, [sp, #0x14]
700afd2a: 6f00         	ldr	r0, [r0, #0x70]
700afd2c: 9003         	str	r0, [sp, #0xc]
700afd2e: 9905         	ldr	r1, [sp, #0x14]
700afd30: 2000         	movs	r0, #0x0
700afd32: 66c8         	str	r0, [r1, #0x6c]
700afd34: 9903         	ldr	r1, [sp, #0xc]
700afd36: 6ac8         	ldr	r0, [r1, #0x2c]
700afd38: 3801         	subs	r0, #0x1
700afd3a: 62c8         	str	r0, [r1, #0x2c]
700afd3c: 9803         	ldr	r0, [sp, #0xc]
700afd3e: 6ac0         	ldr	r0, [r0, #0x2c]
700afd40: 9002         	str	r0, [sp, #0x8]
700afd42: 9802         	ldr	r0, [sp, #0x8]
700afd44: b920         	cbnz	r0, 0x700afd50 <_tx_queue_cleanup+0x30> @ imm = #0x8
700afd46: e7ff         	b	0x700afd48 <_tx_queue_cleanup+0x28> @ imm = #-0x2
700afd48: 9903         	ldr	r1, [sp, #0xc]
700afd4a: 2000         	movs	r0, #0x0
700afd4c: 6288         	str	r0, [r1, #0x28]
700afd4e: e016         	b	0x700afd7e <_tx_queue_cleanup+0x5e> @ imm = #0x2c
700afd50: 9805         	ldr	r0, [sp, #0x14]
700afd52: 6f40         	ldr	r0, [r0, #0x74]
700afd54: 9001         	str	r0, [sp, #0x4]
700afd56: 9805         	ldr	r0, [sp, #0x14]
700afd58: 6f80         	ldr	r0, [r0, #0x78]
700afd5a: 9000         	str	r0, [sp]
700afd5c: 9800         	ldr	r0, [sp]
700afd5e: 9901         	ldr	r1, [sp, #0x4]
700afd60: 6788         	str	r0, [r1, #0x78]
700afd62: 9801         	ldr	r0, [sp, #0x4]
700afd64: 9900         	ldr	r1, [sp]
700afd66: 6748         	str	r0, [r1, #0x74]
700afd68: 9803         	ldr	r0, [sp, #0xc]
700afd6a: 6a80         	ldr	r0, [r0, #0x28]
700afd6c: 9905         	ldr	r1, [sp, #0x14]
700afd6e: 4288         	cmp	r0, r1
700afd70: d104         	bne	0x700afd7c <_tx_queue_cleanup+0x5c> @ imm = #0x8
700afd72: e7ff         	b	0x700afd74 <_tx_queue_cleanup+0x54> @ imm = #-0x2
700afd74: 9801         	ldr	r0, [sp, #0x4]
700afd76: 9903         	ldr	r1, [sp, #0xc]
700afd78: 6288         	str	r0, [r1, #0x28]
700afd7a: e7ff         	b	0x700afd7c <_tx_queue_cleanup+0x5c> @ imm = #-0x2
700afd7c: e7ff         	b	0x700afd7e <_tx_queue_cleanup+0x5e> @ imm = #-0x2
700afd7e: 9805         	ldr	r0, [sp, #0x14]
700afd80: 6b40         	ldr	r0, [r0, #0x34]
700afd82: 2805         	cmp	r0, #0x5
700afd84: d112         	bne	0x700afdac <_tx_queue_cleanup+0x8c> @ imm = #0x24
700afd86: e7ff         	b	0x700afd88 <_tx_queue_cleanup+0x68> @ imm = #-0x2
700afd88: 9803         	ldr	r0, [sp, #0xc]
700afd8a: 6900         	ldr	r0, [r0, #0x10]
700afd8c: b128         	cbz	r0, 0x700afd9a <_tx_queue_cleanup+0x7a> @ imm = #0xa
700afd8e: e7ff         	b	0x700afd90 <_tx_queue_cleanup+0x70> @ imm = #-0x2
700afd90: 9905         	ldr	r1, [sp, #0x14]
700afd92: 200b         	movs	r0, #0xb
700afd94: f8c1 0088    	str.w	r0, [r1, #0x88]
700afd98: e004         	b	0x700afda4 <_tx_queue_cleanup+0x84> @ imm = #0x8
700afd9a: 9905         	ldr	r1, [sp, #0x14]
700afd9c: 200a         	movs	r0, #0xa
700afd9e: f8c1 0088    	str.w	r0, [r1, #0x88]
700afda2: e7ff         	b	0x700afda4 <_tx_queue_cleanup+0x84> @ imm = #-0x2
700afda4: 9805         	ldr	r0, [sp, #0x14]
700afda6: f7f7 fd73    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #-0x851a
700afdaa: e7ff         	b	0x700afdac <_tx_queue_cleanup+0x8c> @ imm = #-0x2
700afdac: b006         	add	sp, #0x18
700afdae: bd80         	pop	{r7, pc}

700afdb0 <Sciclient_pmModuleClkRequest>:
700afdb0: b580         	push	{r7, lr}
700afdb2: b092         	sub	sp, #0x48
700afdb4: f8dd c050    	ldr.w	r12, [sp, #0x50]
700afdb8: 9011         	str	r0, [sp, #0x44]
700afdba: 9110         	str	r1, [sp, #0x40]
700afdbc: 920f         	str	r2, [sp, #0x3c]
700afdbe: 930e         	str	r3, [sp, #0x38]
700afdc0: 2000         	movs	r0, #0x0
700afdc2: 900d         	str	r0, [sp, #0x34]
700afdc4: 9811         	ldr	r0, [sp, #0x44]
700afdc6: f8cd 002a    	str.w	r0, [sp, #0x2a]
700afdca: 9810         	ldr	r0, [sp, #0x40]
700afdcc: f5b0 7f80    	cmp.w	r0, #0x100
700afdd0: d306         	blo	0x700afde0 <Sciclient_pmModuleClkRequest+0x30> @ imm = #0xc
700afdd2: e7ff         	b	0x700afdd4 <Sciclient_pmModuleClkRequest+0x24> @ imm = #-0x2
700afdd4: 20ff         	movs	r0, #0xff
700afdd6: f88d 002e    	strb.w	r0, [sp, #0x2e]
700afdda: 9810         	ldr	r0, [sp, #0x40]
700afddc: 900c         	str	r0, [sp, #0x30]
700afdde: e003         	b	0x700afde8 <Sciclient_pmModuleClkRequest+0x38> @ imm = #0x6
700afde0: 9810         	ldr	r0, [sp, #0x40]
700afde2: f88d 002e    	strb.w	r0, [sp, #0x2e]
700afde6: e7ff         	b	0x700afde8 <Sciclient_pmModuleClkRequest+0x38> @ imm = #-0x2
700afde8: 980f         	ldr	r0, [sp, #0x3c]
700afdea: f88d 002f    	strb.w	r0, [sp, #0x2f]
700afdee: f44f 7080    	mov.w	r0, #0x100
700afdf2: f8ad 000c    	strh.w	r0, [sp, #0xc]
700afdf6: 980e         	ldr	r0, [sp, #0x38]
700afdf8: f040 0002    	orr	r0, r0, #0x2
700afdfc: 9004         	str	r0, [sp, #0x10]
700afdfe: f10d 0022    	add.w	r0, sp, #0x22
700afe02: 9005         	str	r0, [sp, #0x14]
700afe04: 2012         	movs	r0, #0x12
700afe06: 9006         	str	r0, [sp, #0x18]
700afe08: 9814         	ldr	r0, [sp, #0x50]
700afe0a: 9007         	str	r0, [sp, #0x1c]
700afe0c: 2000         	movs	r0, #0x0
700afe0e: 9000         	str	r0, [sp]
700afe10: 9001         	str	r0, [sp, #0x4]
700afe12: 9002         	str	r0, [sp, #0x8]
700afe14: a803         	add	r0, sp, #0xc
700afe16: 4669         	mov	r1, sp
700afe18: f7f3 fb82    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xc8fc
700afe1c: 900d         	str	r0, [sp, #0x34]
700afe1e: 980d         	ldr	r0, [sp, #0x34]
700afe20: b930         	cbnz	r0, 0x700afe30 <Sciclient_pmModuleClkRequest+0x80> @ imm = #0xc
700afe22: e7ff         	b	0x700afe24 <Sciclient_pmModuleClkRequest+0x74> @ imm = #-0x2
700afe24: 9800         	ldr	r0, [sp]
700afe26: f000 0002    	and	r0, r0, #0x2
700afe2a: 2802         	cmp	r0, #0x2
700afe2c: d004         	beq	0x700afe38 <Sciclient_pmModuleClkRequest+0x88> @ imm = #0x8
700afe2e: e7ff         	b	0x700afe30 <Sciclient_pmModuleClkRequest+0x80> @ imm = #-0x2
700afe30: f04f 30ff    	mov.w	r0, #0xffffffff
700afe34: 900d         	str	r0, [sp, #0x34]
700afe36: e7ff         	b	0x700afe38 <Sciclient_pmModuleClkRequest+0x88> @ imm = #-0x2
700afe38: 980d         	ldr	r0, [sp, #0x34]
700afe3a: b012         	add	sp, #0x48
700afe3c: bd80         	pop	{r7, pc}
700afe3e: 0000         	movs	r0, r0

700afe40 <Udma_rmFreeMappedRing>:
700afe40: b580         	push	{r7, lr}
700afe42: b08e         	sub	sp, #0x38
700afe44: 900d         	str	r0, [sp, #0x34]
700afe46: 910c         	str	r1, [sp, #0x30]
700afe48: 920b         	str	r2, [sp, #0x2c]
700afe4a: 930a         	str	r3, [sp, #0x28]
700afe4c: 980c         	ldr	r0, [sp, #0x30]
700afe4e: f500 70ea    	add.w	r0, r0, #0x1d4
700afe52: 9005         	str	r0, [sp, #0x14]
700afe54: 980c         	ldr	r0, [sp, #0x30]
700afe56: 990b         	ldr	r1, [sp, #0x2c]
700afe58: 9a0a         	ldr	r2, [sp, #0x28]
700afe5a: ab02         	add	r3, sp, #0x8
700afe5c: f7fe f968    	bl	0x700ae130 <Udma_getMappedChRingAttributes> @ imm = #-0x1d30
700afe60: 9001         	str	r0, [sp, #0x4]
700afe62: 980d         	ldr	r0, [sp, #0x34]
700afe64: 9902         	ldr	r1, [sp, #0x8]
700afe66: 4288         	cmp	r0, r1
700afe68: d02f         	beq	0x700afeca <Udma_rmFreeMappedRing+0x8a> @ imm = #0x5e
700afe6a: e7ff         	b	0x700afe6c <Udma_rmFreeMappedRing+0x2c> @ imm = #-0x2
700afe6c: 980c         	ldr	r0, [sp, #0x30]
700afe6e: f500 609f    	add.w	r0, r0, #0x4f8
700afe72: f04f 31ff    	mov.w	r1, #0xffffffff
700afe76: f002 fb53    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x26a6
700afe7a: 980d         	ldr	r0, [sp, #0x34]
700afe7c: 9905         	ldr	r1, [sp, #0x14]
700afe7e: 9a0b         	ldr	r2, [sp, #0x2c]
700afe80: eb01 0182    	add.w	r1, r1, r2, lsl #2
700afe84: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700afe88: 1a40         	subs	r0, r0, r1
700afe8a: 9009         	str	r0, [sp, #0x24]
700afe8c: 9809         	ldr	r0, [sp, #0x24]
700afe8e: 0940         	lsrs	r0, r0, #0x5
700afe90: 9008         	str	r0, [sp, #0x20]
700afe92: 9809         	ldr	r0, [sp, #0x24]
700afe94: 9908         	ldr	r1, [sp, #0x20]
700afe96: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700afe9a: 9007         	str	r0, [sp, #0x1c]
700afe9c: 9907         	ldr	r1, [sp, #0x1c]
700afe9e: 2001         	movs	r0, #0x1
700afea0: 4088         	lsls	r0, r1
700afea2: 9006         	str	r0, [sp, #0x18]
700afea4: 9a06         	ldr	r2, [sp, #0x18]
700afea6: 980c         	ldr	r0, [sp, #0x30]
700afea8: 990b         	ldr	r1, [sp, #0x2c]
700afeaa: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700afeae: 9908         	ldr	r1, [sp, #0x20]
700afeb0: eb00 0181    	add.w	r1, r0, r1, lsl #2
700afeb4: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700afeb8: 4310         	orrs	r0, r2
700afeba: f8c1 0344    	str.w	r0, [r1, #0x344]
700afebe: 980c         	ldr	r0, [sp, #0x30]
700afec0: f500 609f    	add.w	r0, r0, #0x4f8
700afec4: f003 fbbc    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x3778
700afec8: e7ff         	b	0x700afeca <Udma_rmFreeMappedRing+0x8a> @ imm = #-0x2
700afeca: b00e         	add	sp, #0x38
700afecc: bd80         	pop	{r7, pc}
700afece: 0000         	movs	r0, r0

700afed0 <Sciclient_pmGetModuleState>:
700afed0: b580         	push	{r7, lr}
700afed2: b096         	sub	sp, #0x58
700afed4: f8dd c060    	ldr.w	r12, [sp, #0x60]
700afed8: 9015         	str	r0, [sp, #0x54]
700afeda: 9114         	str	r1, [sp, #0x50]
700afedc: 9213         	str	r2, [sp, #0x4c]
700afede: 9312         	str	r3, [sp, #0x48]
700afee0: 2000         	movs	r0, #0x0
700afee2: 9011         	str	r0, [sp, #0x44]
700afee4: f8ad 0034    	strh.w	r0, [sp, #0x34]
700afee8: 900c         	str	r0, [sp, #0x30]
700afeea: 900b         	str	r0, [sp, #0x2c]
700afeec: 900a         	str	r0, [sp, #0x28]
700afeee: 9009         	str	r0, [sp, #0x24]
700afef0: 9915         	ldr	r1, [sp, #0x54]
700afef2: 9110         	str	r1, [sp, #0x40]
700afef4: f240 2101    	movw	r1, #0x201
700afef8: f8ad 1010    	strh.w	r1, [sp, #0x10]
700afefc: 2102         	movs	r1, #0x2
700afefe: 9105         	str	r1, [sp, #0x14]
700aff00: a90e         	add	r1, sp, #0x38
700aff02: 9106         	str	r1, [sp, #0x18]
700aff04: 210c         	movs	r1, #0xc
700aff06: 9107         	str	r1, [sp, #0x1c]
700aff08: 9918         	ldr	r1, [sp, #0x60]
700aff0a: 9108         	str	r1, [sp, #0x20]
700aff0c: 9001         	str	r0, [sp, #0x4]
700aff0e: a809         	add	r0, sp, #0x24
700aff10: 9002         	str	r0, [sp, #0x8]
700aff12: 2012         	movs	r0, #0x12
700aff14: 9003         	str	r0, [sp, #0xc]
700aff16: a804         	add	r0, sp, #0x10
700aff18: a901         	add	r1, sp, #0x4
700aff1a: f7f3 fb01    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xc9fe
700aff1e: 9011         	str	r0, [sp, #0x44]
700aff20: 9811         	ldr	r0, [sp, #0x44]
700aff22: b930         	cbnz	r0, 0x700aff32 <Sciclient_pmGetModuleState+0x62> @ imm = #0xc
700aff24: e7ff         	b	0x700aff26 <Sciclient_pmGetModuleState+0x56> @ imm = #-0x2
700aff26: 9801         	ldr	r0, [sp, #0x4]
700aff28: f000 0002    	and	r0, r0, #0x2
700aff2c: 2802         	cmp	r0, #0x2
700aff2e: d004         	beq	0x700aff3a <Sciclient_pmGetModuleState+0x6a> @ imm = #0x8
700aff30: e7ff         	b	0x700aff32 <Sciclient_pmGetModuleState+0x62> @ imm = #-0x2
700aff32: f04f 30ff    	mov.w	r0, #0xffffffff
700aff36: 9011         	str	r0, [sp, #0x44]
700aff38: e7ff         	b	0x700aff3a <Sciclient_pmGetModuleState+0x6a> @ imm = #-0x2
700aff3a: 9811         	ldr	r0, [sp, #0x44]
700aff3c: b958         	cbnz	r0, 0x700aff56 <Sciclient_pmGetModuleState+0x86> @ imm = #0x16
700aff3e: e7ff         	b	0x700aff40 <Sciclient_pmGetModuleState+0x70> @ imm = #-0x2
700aff40: f89d 0035    	ldrb.w	r0, [sp, #0x35]
700aff44: 9914         	ldr	r1, [sp, #0x50]
700aff46: 6008         	str	r0, [r1]
700aff48: 980c         	ldr	r0, [sp, #0x30]
700aff4a: 9913         	ldr	r1, [sp, #0x4c]
700aff4c: 6008         	str	r0, [r1]
700aff4e: 980b         	ldr	r0, [sp, #0x2c]
700aff50: 9912         	ldr	r1, [sp, #0x48]
700aff52: 6008         	str	r0, [r1]
700aff54: e7ff         	b	0x700aff56 <Sciclient_pmGetModuleState+0x86> @ imm = #-0x2
700aff56: 9811         	ldr	r0, [sp, #0x44]
700aff58: b016         	add	sp, #0x58
700aff5a: bd80         	pop	{r7, pc}
700aff5c: 0000         	movs	r0, r0
700aff5e: 0000         	movs	r0, r0

700aff60 <Sciclient_rmIaEvtRomMapped>:
700aff60: b082         	sub	sp, #0x8
700aff62: 9001         	str	r0, [sp, #0x4]
700aff64: f8ad 1002    	strh.w	r1, [sp, #0x2]
700aff68: 2000         	movs	r0, #0x0
700aff6a: f88d 0001    	strb.w	r0, [sp, #0x1]
700aff6e: 9801         	ldr	r0, [sp, #0x4]
700aff70: 6980         	ldr	r0, [r0, #0x18]
700aff72: b3a8         	cbz	r0, 0x700affe0 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #0x6a
700aff74: e7ff         	b	0x700aff76 <Sciclient_rmIaEvtRomMapped+0x16> @ imm = #-0x2
700aff76: 2000         	movs	r0, #0x0
700aff78: f88d 0000    	strb.w	r0, [sp]
700aff7c: e7ff         	b	0x700aff7e <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x2
700aff7e: f89d 0000    	ldrb.w	r0, [sp]
700aff82: 9901         	ldr	r1, [sp, #0x4]
700aff84: 7f09         	ldrb	r1, [r1, #0x1c]
700aff86: 4288         	cmp	r0, r1
700aff88: da29         	bge	0x700affde <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0x52
700aff8a: e7ff         	b	0x700aff8c <Sciclient_rmIaEvtRomMapped+0x2c> @ imm = #-0x2
700aff8c: 9801         	ldr	r0, [sp, #0x4]
700aff8e: 6980         	ldr	r0, [r0, #0x18]
700aff90: f89d 1000    	ldrb.w	r1, [sp]
700aff94: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aff98: 7880         	ldrb	r0, [r0, #0x2]
700aff9a: 07c0         	lsls	r0, r0, #0x1f
700aff9c: b9c0         	cbnz	r0, 0x700affd0 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x30
700aff9e: e7ff         	b	0x700affa0 <Sciclient_rmIaEvtRomMapped+0x40> @ imm = #-0x2
700affa0: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700affa4: 9a01         	ldr	r2, [sp, #0x4]
700affa6: 6991         	ldr	r1, [r2, #0x18]
700affa8: f89d 3000    	ldrb.w	r3, [sp]
700affac: f831 1023    	ldrh.w	r1, [r1, r3, lsl #2]
700affb0: 8912         	ldrh	r2, [r2, #0x8]
700affb2: 1a89         	subs	r1, r1, r2
700affb4: 4288         	cmp	r0, r1
700affb6: d10b         	bne	0x700affd0 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x16
700affb8: e7ff         	b	0x700affba <Sciclient_rmIaEvtRomMapped+0x5a> @ imm = #-0x2
700affba: 2001         	movs	r0, #0x1
700affbc: f88d 0001    	strb.w	r0, [sp, #0x1]
700affc0: 9901         	ldr	r1, [sp, #0x4]
700affc2: 6989         	ldr	r1, [r1, #0x18]
700affc4: f89d 2000    	ldrb.w	r2, [sp]
700affc8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700affcc: 7088         	strb	r0, [r1, #0x2]
700affce: e006         	b	0x700affde <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0xc
700affd0: e7ff         	b	0x700affd2 <Sciclient_rmIaEvtRomMapped+0x72> @ imm = #-0x2
700affd2: f89d 0000    	ldrb.w	r0, [sp]
700affd6: 3001         	adds	r0, #0x1
700affd8: f88d 0000    	strb.w	r0, [sp]
700affdc: e7cf         	b	0x700aff7e <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x62
700affde: e7ff         	b	0x700affe0 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #-0x2
700affe0: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700affe4: f000 0001    	and	r0, r0, #0x1
700affe8: b002         	add	sp, #0x8
700affea: 4770         	bx	lr
700affec: 0000         	movs	r0, r0
700affee: 0000         	movs	r0, r0

700afff0 <SemaphoreP_constructBinary>:
700afff0: b580         	push	{r7, lr}
700afff2: b086         	sub	sp, #0x18
700afff4: 9005         	str	r0, [sp, #0x14]
700afff6: 9104         	str	r1, [sp, #0x10]
700afff8: 2000         	movs	r0, #0x0
700afffa: 9003         	str	r0, [sp, #0xc]
700afffc: f04f 30ff    	mov.w	r0, #0xffffffff
700b0000: 9002         	str	r0, [sp, #0x8]
700b0002: f247 4082    	movw	r0, #0x7482
700b0006: f2c7 000b    	movt	r0, #0x700b
700b000a: 4669         	mov	r1, sp
700b000c: 6008         	str	r0, [r1]
700b000e: f247 214c    	movw	r1, #0x724c
700b0012: f2c7 010b    	movt	r1, #0x700b
700b0016: f647 0200    	movw	r2, #0x7800
700b001a: f2c7 020b    	movt	r2, #0x700b
700b001e: 2001         	movs	r0, #0x1
700b0020: 2334         	movs	r3, #0x34
700b0022: f000 fd95    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xb2a
700b0026: 9805         	ldr	r0, [sp, #0x14]
700b0028: b128         	cbz	r0, 0x700b0036 <SemaphoreP_constructBinary+0x46> @ imm = #0xa
700b002a: e7ff         	b	0x700b002c <SemaphoreP_constructBinary+0x3c> @ imm = #-0x2
700b002c: 9805         	ldr	r0, [sp, #0x14]
700b002e: 9003         	str	r0, [sp, #0xc]
700b0030: 2000         	movs	r0, #0x0
700b0032: 9002         	str	r0, [sp, #0x8]
700b0034: e7ff         	b	0x700b0036 <SemaphoreP_constructBinary+0x46> @ imm = #-0x2
700b0036: 9802         	ldr	r0, [sp, #0x8]
700b0038: b9e8         	cbnz	r0, 0x700b0076 <SemaphoreP_constructBinary+0x86> @ imm = #0x3a
700b003a: e7ff         	b	0x700b003c <SemaphoreP_constructBinary+0x4c> @ imm = #-0x2
700b003c: 9903         	ldr	r1, [sp, #0xc]
700b003e: 2000         	movs	r0, #0x0
700b0040: 6508         	str	r0, [r1, #0x50]
700b0042: 9903         	ldr	r1, [sp, #0xc]
700b0044: 6548         	str	r0, [r1, #0x54]
700b0046: 9903         	ldr	r1, [sp, #0xc]
700b0048: 2001         	movs	r0, #0x1
700b004a: 6588         	str	r0, [r1, #0x58]
700b004c: 9803         	ldr	r0, [sp, #0xc]
700b004e: 9a04         	ldr	r2, [sp, #0x10]
700b0050: f647 2150    	movw	r1, #0x7a50
700b0054: f2c7 010b    	movt	r1, #0x700b
700b0058: 231c         	movs	r3, #0x1c
700b005a: f7fb fe79    	bl	0x700abd50 <_txe_semaphore_create> @ imm = #-0x430e
700b005e: 9001         	str	r0, [sp, #0x4]
700b0060: 9801         	ldr	r0, [sp, #0x4]
700b0062: b120         	cbz	r0, 0x700b006e <SemaphoreP_constructBinary+0x7e> @ imm = #0x8
700b0064: e7ff         	b	0x700b0066 <SemaphoreP_constructBinary+0x76> @ imm = #-0x2
700b0066: f04f 30ff    	mov.w	r0, #0xffffffff
700b006a: 9002         	str	r0, [sp, #0x8]
700b006c: e002         	b	0x700b0074 <SemaphoreP_constructBinary+0x84> @ imm = #0x4
700b006e: 2000         	movs	r0, #0x0
700b0070: 9002         	str	r0, [sp, #0x8]
700b0072: e7ff         	b	0x700b0074 <SemaphoreP_constructBinary+0x84> @ imm = #-0x2
700b0074: e7ff         	b	0x700b0076 <SemaphoreP_constructBinary+0x86> @ imm = #-0x2
700b0076: 9802         	ldr	r0, [sp, #0x8]
700b0078: b006         	add	sp, #0x18
700b007a: bd80         	pop	{r7, pc}
700b007c: 0000         	movs	r0, r0
700b007e: 0000         	movs	r0, r0

700b0080 <UART_writeCancelNoCB>:
700b0080: b580         	push	{r7, lr}
700b0082: b084         	sub	sp, #0x10
700b0084: 9003         	str	r0, [sp, #0xc]
700b0086: 2000         	movs	r0, #0x0
700b0088: 9001         	str	r0, [sp, #0x4]
700b008a: 9803         	ldr	r0, [sp, #0xc]
700b008c: 6840         	ldr	r0, [r0, #0x4]
700b008e: 9000         	str	r0, [sp]
700b0090: 9803         	ldr	r0, [sp, #0xc]
700b0092: 6800         	ldr	r0, [r0]
700b0094: 2102         	movs	r1, #0x2
700b0096: f7fc fd63    	bl	0x700acb60 <UART_intrDisable> @ imm = #-0x353a
700b009a: f005 ef6c    	blx	0x700b5f74 <HwiP_disable> @ imm = #0x5ed8
700b009e: 9002         	str	r0, [sp, #0x8]
700b00a0: 9803         	ldr	r0, [sp, #0xc]
700b00a2: 6900         	ldr	r0, [r0, #0x10]
700b00a4: b920         	cbnz	r0, 0x700b00b0 <UART_writeCancelNoCB+0x30> @ imm = #0x8
700b00a6: e7ff         	b	0x700b00a8 <UART_writeCancelNoCB+0x28> @ imm = #-0x2
700b00a8: f04f 30ff    	mov.w	r0, #0xffffffff
700b00ac: 9001         	str	r0, [sp, #0x4]
700b00ae: e027         	b	0x700b0100 <UART_writeCancelNoCB+0x80> @ imm = #0x4e
700b00b0: 9800         	ldr	r0, [sp]
700b00b2: 6a00         	ldr	r0, [r0, #0x20]
700b00b4: 2803         	cmp	r0, #0x3
700b00b6: d111         	bne	0x700b00dc <UART_writeCancelNoCB+0x5c> @ imm = #0x22
700b00b8: e7ff         	b	0x700b00ba <UART_writeCancelNoCB+0x3a> @ imm = #-0x2
700b00ba: 9803         	ldr	r0, [sp, #0xc]
700b00bc: 2101         	movs	r1, #0x1
700b00be: f7ff fc9f    	bl	0x700afa00 <UART_lld_dmaDisableChannel> @ imm = #-0x6c2
700b00c2: 9803         	ldr	r0, [sp, #0xc]
700b00c4: 6bc0         	ldr	r0, [r0, #0x3c]
700b00c6: b120         	cbz	r0, 0x700b00d2 <UART_writeCancelNoCB+0x52> @ imm = #0x8
700b00c8: e7ff         	b	0x700b00ca <UART_writeCancelNoCB+0x4a> @ imm = #-0x2
700b00ca: 9903         	ldr	r1, [sp, #0xc]
700b00cc: 2000         	movs	r0, #0x0
700b00ce: 6408         	str	r0, [r1, #0x40]
700b00d0: e003         	b	0x700b00da <UART_writeCancelNoCB+0x5a> @ imm = #0x6
700b00d2: 9903         	ldr	r1, [sp, #0xc]
700b00d4: 2000         	movs	r0, #0x0
700b00d6: 60c8         	str	r0, [r1, #0xc]
700b00d8: e7ff         	b	0x700b00da <UART_writeCancelNoCB+0x5a> @ imm = #-0x2
700b00da: e010         	b	0x700b00fe <UART_writeCancelNoCB+0x7e> @ imm = #0x20
700b00dc: 9903         	ldr	r1, [sp, #0xc]
700b00de: 6888         	ldr	r0, [r1, #0x8]
700b00e0: 68ca         	ldr	r2, [r1, #0xc]
700b00e2: 1a80         	subs	r0, r0, r2
700b00e4: 6088         	str	r0, [r1, #0x8]
700b00e6: 9803         	ldr	r0, [sp, #0xc]
700b00e8: 6bc0         	ldr	r0, [r0, #0x3c]
700b00ea: b120         	cbz	r0, 0x700b00f6 <UART_writeCancelNoCB+0x76> @ imm = #0x8
700b00ec: e7ff         	b	0x700b00ee <UART_writeCancelNoCB+0x6e> @ imm = #-0x2
700b00ee: 9903         	ldr	r1, [sp, #0xc]
700b00f0: 68c8         	ldr	r0, [r1, #0xc]
700b00f2: 6408         	str	r0, [r1, #0x40]
700b00f4: e7ff         	b	0x700b00f6 <UART_writeCancelNoCB+0x76> @ imm = #-0x2
700b00f6: 9903         	ldr	r1, [sp, #0xc]
700b00f8: 2000         	movs	r0, #0x0
700b00fa: 6108         	str	r0, [r1, #0x10]
700b00fc: e7ff         	b	0x700b00fe <UART_writeCancelNoCB+0x7e> @ imm = #-0x2
700b00fe: e7ff         	b	0x700b0100 <UART_writeCancelNoCB+0x80> @ imm = #-0x2
700b0100: 9802         	ldr	r0, [sp, #0x8]
700b0102: f005 ef58    	blx	0x700b5fb4 <HwiP_restore> @ imm = #0x5eb0
700b0106: 9801         	ldr	r0, [sp, #0x4]
700b0108: b004         	add	sp, #0x10
700b010a: bd80         	pop	{r7, pc}
700b010c: 0000         	movs	r0, r0
700b010e: 0000         	movs	r0, r0

700b0110 <SemaphoreP_constructMutex>:
700b0110: b580         	push	{r7, lr}
700b0112: b086         	sub	sp, #0x18
700b0114: 9005         	str	r0, [sp, #0x14]
700b0116: 2000         	movs	r0, #0x0
700b0118: 9004         	str	r0, [sp, #0x10]
700b011a: f04f 30ff    	mov.w	r0, #0xffffffff
700b011e: 9003         	str	r0, [sp, #0xc]
700b0120: f247 4082    	movw	r0, #0x7482
700b0124: f2c7 000b    	movt	r0, #0x700b
700b0128: 4669         	mov	r1, sp
700b012a: 6008         	str	r0, [r1]
700b012c: f247 214c    	movw	r1, #0x724c
700b0130: f2c7 010b    	movt	r1, #0x700b
700b0134: f647 026a    	movw	r2, #0x786a
700b0138: f2c7 020b    	movt	r2, #0x700b
700b013c: 2001         	movs	r0, #0x1
700b013e: 2376         	movs	r3, #0x76
700b0140: f000 fd06    	bl	0x700b0b50 <_DebugP_assert> @ imm = #0xa0c
700b0144: 9805         	ldr	r0, [sp, #0x14]
700b0146: b128         	cbz	r0, 0x700b0154 <SemaphoreP_constructMutex+0x44> @ imm = #0xa
700b0148: e7ff         	b	0x700b014a <SemaphoreP_constructMutex+0x3a> @ imm = #-0x2
700b014a: 9805         	ldr	r0, [sp, #0x14]
700b014c: 9004         	str	r0, [sp, #0x10]
700b014e: 2000         	movs	r0, #0x0
700b0150: 9003         	str	r0, [sp, #0xc]
700b0152: e7ff         	b	0x700b0154 <SemaphoreP_constructMutex+0x44> @ imm = #-0x2
700b0154: 9803         	ldr	r0, [sp, #0xc]
700b0156: b9e8         	cbnz	r0, 0x700b0194 <SemaphoreP_constructMutex+0x84> @ imm = #0x3a
700b0158: e7ff         	b	0x700b015a <SemaphoreP_constructMutex+0x4a> @ imm = #-0x2
700b015a: 9804         	ldr	r0, [sp, #0x10]
700b015c: 2201         	movs	r2, #0x1
700b015e: 6502         	str	r2, [r0, #0x50]
700b0160: 9804         	ldr	r0, [sp, #0x10]
700b0162: 6542         	str	r2, [r0, #0x54]
700b0164: 9904         	ldr	r1, [sp, #0x10]
700b0166: 2000         	movs	r0, #0x0
700b0168: 6588         	str	r0, [r1, #0x58]
700b016a: 9804         	ldr	r0, [sp, #0x10]
700b016c: 301c         	adds	r0, #0x1c
700b016e: f647 21c4    	movw	r1, #0x7ac4
700b0172: f2c7 010b    	movt	r1, #0x700b
700b0176: 2334         	movs	r3, #0x34
700b0178: f7fb f87a    	bl	0x700ab270 <_txe_mutex_create> @ imm = #-0x4f0c
700b017c: 9002         	str	r0, [sp, #0x8]
700b017e: 9802         	ldr	r0, [sp, #0x8]
700b0180: b120         	cbz	r0, 0x700b018c <SemaphoreP_constructMutex+0x7c> @ imm = #0x8
700b0182: e7ff         	b	0x700b0184 <SemaphoreP_constructMutex+0x74> @ imm = #-0x2
700b0184: f04f 30ff    	mov.w	r0, #0xffffffff
700b0188: 9003         	str	r0, [sp, #0xc]
700b018a: e002         	b	0x700b0192 <SemaphoreP_constructMutex+0x82> @ imm = #0x4
700b018c: 2000         	movs	r0, #0x0
700b018e: 9003         	str	r0, [sp, #0xc]
700b0190: e7ff         	b	0x700b0192 <SemaphoreP_constructMutex+0x82> @ imm = #-0x2
700b0192: e7ff         	b	0x700b0194 <SemaphoreP_constructMutex+0x84> @ imm = #-0x2
700b0194: 9803         	ldr	r0, [sp, #0xc]
700b0196: b006         	add	sp, #0x18
700b0198: bd80         	pop	{r7, pc}
700b019a: 0000         	movs	r0, r0
700b019c: 0000         	movs	r0, r0
700b019e: 0000         	movs	r0, r0

700b01a0 <Udma_ringFlushRaw>:
700b01a0: b580         	push	{r7, lr}
700b01a2: b086         	sub	sp, #0x18
700b01a4: 9005         	str	r0, [sp, #0x14]
700b01a6: 9104         	str	r1, [sp, #0x10]
700b01a8: 2000         	movs	r0, #0x0
700b01aa: 9003         	str	r0, [sp, #0xc]
700b01ac: 9805         	ldr	r0, [sp, #0x14]
700b01ae: 9001         	str	r0, [sp, #0x4]
700b01b0: 9801         	ldr	r0, [sp, #0x4]
700b01b2: b180         	cbz	r0, 0x700b01d6 <Udma_ringFlushRaw+0x36> @ imm = #0x20
700b01b4: e7ff         	b	0x700b01b6 <Udma_ringFlushRaw+0x16> @ imm = #-0x2
700b01b6: 9801         	ldr	r0, [sp, #0x4]
700b01b8: 6d80         	ldr	r0, [r0, #0x58]
700b01ba: f64a 31cd    	movw	r1, #0xabcd
700b01be: f6ca 31dc    	movt	r1, #0xabdc
700b01c2: 4288         	cmp	r0, r1
700b01c4: d107         	bne	0x700b01d6 <Udma_ringFlushRaw+0x36> @ imm = #0xe
700b01c6: e7ff         	b	0x700b01c8 <Udma_ringFlushRaw+0x28> @ imm = #-0x2
700b01c8: 9801         	ldr	r0, [sp, #0x4]
700b01ca: 8880         	ldrh	r0, [r0, #0x4]
700b01cc: f64f 71ff    	movw	r1, #0xffff
700b01d0: 4288         	cmp	r0, r1
700b01d2: d104         	bne	0x700b01de <Udma_ringFlushRaw+0x3e> @ imm = #0x8
700b01d4: e7ff         	b	0x700b01d6 <Udma_ringFlushRaw+0x36> @ imm = #-0x2
700b01d6: f06f 0001    	mvn	r0, #0x1
700b01da: 9003         	str	r0, [sp, #0xc]
700b01dc: e7ff         	b	0x700b01de <Udma_ringFlushRaw+0x3e> @ imm = #-0x2
700b01de: 9803         	ldr	r0, [sp, #0xc]
700b01e0: b9a8         	cbnz	r0, 0x700b020e <Udma_ringFlushRaw+0x6e> @ imm = #0x2a
700b01e2: e7ff         	b	0x700b01e4 <Udma_ringFlushRaw+0x44> @ imm = #-0x2
700b01e4: 9801         	ldr	r0, [sp, #0x4]
700b01e6: 6800         	ldr	r0, [r0]
700b01e8: 9002         	str	r0, [sp, #0x8]
700b01ea: 9802         	ldr	r0, [sp, #0x8]
700b01ec: b150         	cbz	r0, 0x700b0204 <Udma_ringFlushRaw+0x64> @ imm = #0x14
700b01ee: e7ff         	b	0x700b01f0 <Udma_ringFlushRaw+0x50> @ imm = #-0x2
700b01f0: 9802         	ldr	r0, [sp, #0x8]
700b01f2: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b01f6: f64a 31cd    	movw	r1, #0xabcd
700b01fa: f6ca 31dc    	movt	r1, #0xabdc
700b01fe: 4288         	cmp	r0, r1
700b0200: d004         	beq	0x700b020c <Udma_ringFlushRaw+0x6c> @ imm = #0x8
700b0202: e7ff         	b	0x700b0204 <Udma_ringFlushRaw+0x64> @ imm = #-0x2
700b0204: f04f 30ff    	mov.w	r0, #0xffffffff
700b0208: 9003         	str	r0, [sp, #0xc]
700b020a: e7ff         	b	0x700b020c <Udma_ringFlushRaw+0x6c> @ imm = #-0x2
700b020c: e7ff         	b	0x700b020e <Udma_ringFlushRaw+0x6e> @ imm = #-0x2
700b020e: 9803         	ldr	r0, [sp, #0xc]
700b0210: b940         	cbnz	r0, 0x700b0224 <Udma_ringFlushRaw+0x84> @ imm = #0x10
700b0212: e7ff         	b	0x700b0214 <Udma_ringFlushRaw+0x74> @ imm = #-0x2
700b0214: 9802         	ldr	r0, [sp, #0x8]
700b0216: f8d0 3598    	ldr.w	r3, [r0, #0x598]
700b021a: 9901         	ldr	r1, [sp, #0x4]
700b021c: 9a04         	ldr	r2, [sp, #0x10]
700b021e: 4798         	blx	r3
700b0220: 9003         	str	r0, [sp, #0xc]
700b0222: e7ff         	b	0x700b0224 <Udma_ringFlushRaw+0x84> @ imm = #-0x2
700b0224: 9803         	ldr	r0, [sp, #0xc]
700b0226: b006         	add	sp, #0x18
700b0228: bd80         	pop	{r7, pc}
700b022a: 0000         	movs	r0, r0
700b022c: 0000         	movs	r0, r0
700b022e: 0000         	movs	r0, r0

700b0230 <CSL_bcdmaGetCfg>:
700b0230: b580         	push	{r7, lr}
700b0232: b082         	sub	sp, #0x8
700b0234: 9001         	str	r0, [sp, #0x4]
700b0236: 9801         	ldr	r0, [sp, #0x4]
700b0238: b3e0         	cbz	r0, 0x700b02b4 <CSL_bcdmaGetCfg+0x84> @ imm = #0x78
700b023a: e7ff         	b	0x700b023c <CSL_bcdmaGetCfg+0xc> @ imm = #-0x2
700b023c: 9801         	ldr	r0, [sp, #0x4]
700b023e: 6800         	ldr	r0, [r0]
700b0240: b3c0         	cbz	r0, 0x700b02b4 <CSL_bcdmaGetCfg+0x84> @ imm = #0x70
700b0242: e7ff         	b	0x700b0244 <CSL_bcdmaGetCfg+0x14> @ imm = #-0x2
700b0244: 9801         	ldr	r0, [sp, #0x4]
700b0246: 6800         	ldr	r0, [r0]
700b0248: 3020         	adds	r0, #0x20
700b024a: f005 f8f9    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x51f2
700b024e: 9901         	ldr	r1, [sp, #0x4]
700b0250: 61c8         	str	r0, [r1, #0x1c]
700b0252: 9801         	ldr	r0, [sp, #0x4]
700b0254: 6800         	ldr	r0, [r0]
700b0256: 3024         	adds	r0, #0x24
700b0258: f005 f8f2    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x51e4
700b025c: 9901         	ldr	r1, [sp, #0x4]
700b025e: 6208         	str	r0, [r1, #0x20]
700b0260: 9801         	ldr	r0, [sp, #0x4]
700b0262: 6800         	ldr	r0, [r0]
700b0264: 3028         	adds	r0, #0x28
700b0266: f005 f8eb    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x51d6
700b026a: 9000         	str	r0, [sp]
700b026c: 9800         	ldr	r0, [sp]
700b026e: f36f 205f    	bfc	r0, #9, #23
700b0272: 9901         	ldr	r1, [sp, #0x4]
700b0274: 6248         	str	r0, [r1, #0x24]
700b0276: 9800         	ldr	r0, [sp]
700b0278: f3c0 2048    	ubfx	r0, r0, #0x9, #0x9
700b027c: 9901         	ldr	r1, [sp, #0x4]
700b027e: 62c8         	str	r0, [r1, #0x2c]
700b0280: 9800         	ldr	r0, [sp]
700b0282: f3c0 4088    	ubfx	r0, r0, #0x12, #0x9
700b0286: 9901         	ldr	r1, [sp, #0x4]
700b0288: 6288         	str	r0, [r1, #0x28]
700b028a: 9901         	ldr	r1, [sp, #0x4]
700b028c: 2000         	movs	r0, #0x0
700b028e: 6308         	str	r0, [r1, #0x30]
700b0290: 9a01         	ldr	r2, [sp, #0x4]
700b0292: 6a51         	ldr	r1, [r2, #0x24]
700b0294: 6ad3         	ldr	r3, [r2, #0x2c]
700b0296: 4419         	add	r1, r3
700b0298: 6351         	str	r1, [r2, #0x34]
700b029a: 9a01         	ldr	r2, [sp, #0x4]
700b029c: 6a91         	ldr	r1, [r2, #0x28]
700b029e: 6391         	str	r1, [r2, #0x38]
700b02a0: 9a01         	ldr	r2, [sp, #0x4]
700b02a2: 6b11         	ldr	r1, [r2, #0x30]
700b02a4: 63d1         	str	r1, [r2, #0x3c]
700b02a6: 9901         	ldr	r1, [sp, #0x4]
700b02a8: 6408         	str	r0, [r1, #0x40]
700b02aa: 9901         	ldr	r1, [sp, #0x4]
700b02ac: 6448         	str	r0, [r1, #0x44]
700b02ae: 9901         	ldr	r1, [sp, #0x4]
700b02b0: 6488         	str	r0, [r1, #0x48]
700b02b2: e7ff         	b	0x700b02b4 <CSL_bcdmaGetCfg+0x84> @ imm = #-0x2
700b02b4: b002         	add	sp, #0x8
700b02b6: bd80         	pop	{r7, pc}
		...

700b02c0 <Udma_rmFreeVintrBit>:
700b02c0: b580         	push	{r7, lr}
700b02c2: b088         	sub	sp, #0x20
700b02c4: 9007         	str	r0, [sp, #0x1c]
700b02c6: 9106         	str	r1, [sp, #0x18]
700b02c8: 9205         	str	r2, [sp, #0x14]
700b02ca: 9805         	ldr	r0, [sp, #0x14]
700b02cc: 9001         	str	r0, [sp, #0x4]
700b02ce: 9805         	ldr	r0, [sp, #0x14]
700b02d0: 3008         	adds	r0, #0x8
700b02d2: 9000         	str	r0, [sp]
700b02d4: 9800         	ldr	r0, [sp]
700b02d6: 6900         	ldr	r0, [r0, #0x10]
700b02d8: b120         	cbz	r0, 0x700b02e4 <Udma_rmFreeVintrBit+0x24> @ imm = #0x8
700b02da: e7ff         	b	0x700b02dc <Udma_rmFreeVintrBit+0x1c> @ imm = #-0x2
700b02dc: 9800         	ldr	r0, [sp]
700b02de: 6900         	ldr	r0, [r0, #0x10]
700b02e0: 9001         	str	r0, [sp, #0x4]
700b02e2: e7ff         	b	0x700b02e4 <Udma_rmFreeVintrBit+0x24> @ imm = #-0x2
700b02e4: 9806         	ldr	r0, [sp, #0x18]
700b02e6: f500 609f    	add.w	r0, r0, #0x4f8
700b02ea: f04f 31ff    	mov.w	r1, #0xffffffff
700b02ee: f002 f917    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x222e
700b02f2: 9b07         	ldr	r3, [sp, #0x1c]
700b02f4: f1a3 0220    	sub.w	r2, r3, #0x20
700b02f8: 2101         	movs	r1, #0x1
700b02fa: fa01 fc02    	lsl.w	r12, r1, r2
700b02fe: f1c3 0020    	rsb.w	r0, r3, #0x20
700b0302: fa21 f000    	lsr.w	r0, r1, r0
700b0306: 2a00         	cmp	r2, #0x0
700b0308: bf58         	it	pl
700b030a: 4660         	movpl	r0, r12
700b030c: fa01 f103    	lsl.w	r1, r1, r3
700b0310: 2a00         	cmp	r2, #0x0
700b0312: bf58         	it	pl
700b0314: 2100         	movpl	r1, #0x0
700b0316: 9102         	str	r1, [sp, #0x8]
700b0318: 9003         	str	r0, [sp, #0xc]
700b031a: f8dd c008    	ldr.w	r12, [sp, #0x8]
700b031e: 9b03         	ldr	r3, [sp, #0xc]
700b0320: 9901         	ldr	r1, [sp, #0x4]
700b0322: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700b0326: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700b032a: ea20 000c    	bic.w	r0, r0, r12
700b032e: ea22 0203    	bic.w	r2, r2, r3
700b0332: f8c1 208c    	str.w	r2, [r1, #0x8c]
700b0336: f8c1 0088    	str.w	r0, [r1, #0x88]
700b033a: 9806         	ldr	r0, [sp, #0x18]
700b033c: f500 609f    	add.w	r0, r0, #0x4f8
700b0340: f003 f97e    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x32fc
700b0344: b008         	add	sp, #0x20
700b0346: bd80         	pop	{r7, pc}
		...

700b0350 <_tx_semaphore_put>:
700b0350: b580         	push	{r7, lr}
700b0352: b086         	sub	sp, #0x18
700b0354: 9005         	str	r0, [sp, #0x14]
700b0356: f7f2 ede6    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xd434
700b035a: 9004         	str	r0, [sp, #0x10]
700b035c: 9805         	ldr	r0, [sp, #0x14]
700b035e: 6900         	ldr	r0, [r0, #0x10]
700b0360: 9002         	str	r0, [sp, #0x8]
700b0362: 9802         	ldr	r0, [sp, #0x8]
700b0364: b940         	cbnz	r0, 0x700b0378 <_tx_semaphore_put+0x28> @ imm = #0x10
700b0366: e7ff         	b	0x700b0368 <_tx_semaphore_put+0x18> @ imm = #-0x2
700b0368: 9905         	ldr	r1, [sp, #0x14]
700b036a: 6888         	ldr	r0, [r1, #0x8]
700b036c: 3001         	adds	r0, #0x1
700b036e: 6088         	str	r0, [r1, #0x8]
700b0370: 9804         	ldr	r0, [sp, #0x10]
700b0372: f7f2 ef58    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xd150
700b0376: e02c         	b	0x700b03d2 <_tx_semaphore_put+0x82> @ imm = #0x58
700b0378: 9805         	ldr	r0, [sp, #0x14]
700b037a: 68c0         	ldr	r0, [r0, #0xc]
700b037c: 9003         	str	r0, [sp, #0xc]
700b037e: 9802         	ldr	r0, [sp, #0x8]
700b0380: 3801         	subs	r0, #0x1
700b0382: 9002         	str	r0, [sp, #0x8]
700b0384: 9802         	ldr	r0, [sp, #0x8]
700b0386: b920         	cbnz	r0, 0x700b0392 <_tx_semaphore_put+0x42> @ imm = #0x8
700b0388: e7ff         	b	0x700b038a <_tx_semaphore_put+0x3a> @ imm = #-0x2
700b038a: 9905         	ldr	r1, [sp, #0x14]
700b038c: 2000         	movs	r0, #0x0
700b038e: 60c8         	str	r0, [r1, #0xc]
700b0390: e00f         	b	0x700b03b2 <_tx_semaphore_put+0x62> @ imm = #0x1e
700b0392: 9803         	ldr	r0, [sp, #0xc]
700b0394: 6f40         	ldr	r0, [r0, #0x74]
700b0396: 9001         	str	r0, [sp, #0x4]
700b0398: 9801         	ldr	r0, [sp, #0x4]
700b039a: 9905         	ldr	r1, [sp, #0x14]
700b039c: 60c8         	str	r0, [r1, #0xc]
700b039e: 9803         	ldr	r0, [sp, #0xc]
700b03a0: 6f80         	ldr	r0, [r0, #0x78]
700b03a2: 9000         	str	r0, [sp]
700b03a4: 9800         	ldr	r0, [sp]
700b03a6: 9901         	ldr	r1, [sp, #0x4]
700b03a8: 6788         	str	r0, [r1, #0x78]
700b03aa: 9801         	ldr	r0, [sp, #0x4]
700b03ac: 9900         	ldr	r1, [sp]
700b03ae: 6748         	str	r0, [r1, #0x74]
700b03b0: e7ff         	b	0x700b03b2 <_tx_semaphore_put+0x62> @ imm = #-0x2
700b03b2: 9802         	ldr	r0, [sp, #0x8]
700b03b4: 9905         	ldr	r1, [sp, #0x14]
700b03b6: 6108         	str	r0, [r1, #0x10]
700b03b8: 9903         	ldr	r1, [sp, #0xc]
700b03ba: 2000         	movs	r0, #0x0
700b03bc: 66c8         	str	r0, [r1, #0x6c]
700b03be: 9903         	ldr	r1, [sp, #0xc]
700b03c0: f8c1 0088    	str.w	r0, [r1, #0x88]
700b03c4: 9803         	ldr	r0, [sp, #0xc]
700b03c6: f7f7 fa63    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #-0x8b3a
700b03ca: 9804         	ldr	r0, [sp, #0x10]
700b03cc: f7f2 ef2a    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xd1ac
700b03d0: e7ff         	b	0x700b03d2 <_tx_semaphore_put+0x82> @ imm = #-0x2
700b03d2: 2000         	movs	r0, #0x0
700b03d4: b006         	add	sp, #0x18
700b03d6: bd80         	pop	{r7, pc}
		...

700b03e0 <SOC_controlModuleLockMMR>:
700b03e0: b580         	push	{r7, lr}
700b03e2: b086         	sub	sp, #0x18
700b03e4: 9005         	str	r0, [sp, #0x14]
700b03e6: 9104         	str	r1, [sp, #0x10]
700b03e8: 9805         	ldr	r0, [sp, #0x14]
700b03ea: b9d8         	cbnz	r0, 0x700b0424 <SOC_controlModuleLockMMR+0x44> @ imm = #0x36
700b03ec: e7ff         	b	0x700b03ee <SOC_controlModuleLockMMR+0xe> @ imm = #-0x2
700b03ee: f04f 4086    	mov.w	r0, #0x43000000
700b03f2: 2100         	movs	r1, #0x0
700b03f4: 9101         	str	r1, [sp, #0x4]
700b03f6: f7fb ff9b    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x40ca
700b03fa: 9901         	ldr	r1, [sp, #0x4]
700b03fc: 9003         	str	r0, [sp, #0xc]
700b03fe: 9803         	ldr	r0, [sp, #0xc]
700b0400: 9a04         	ldr	r2, [sp, #0x10]
700b0402: eb00 3082    	add.w	r0, r0, r2, lsl #14
700b0406: f241 0208    	movw	r2, #0x1008
700b040a: 4410         	add	r0, r2
700b040c: 9002         	str	r0, [sp, #0x8]
700b040e: 9802         	ldr	r0, [sp, #0x8]
700b0410: f004 ffb6    	bl	0x700b5380 <CSL_REG32_WR_RAW> @ imm = #0x4f6c
700b0414: 9901         	ldr	r1, [sp, #0x4]
700b0416: 9802         	ldr	r0, [sp, #0x8]
700b0418: 3004         	adds	r0, #0x4
700b041a: 9002         	str	r0, [sp, #0x8]
700b041c: 9802         	ldr	r0, [sp, #0x8]
700b041e: f004 ffaf    	bl	0x700b5380 <CSL_REG32_WR_RAW> @ imm = #0x4f5e
700b0422: e7ff         	b	0x700b0424 <SOC_controlModuleLockMMR+0x44> @ imm = #-0x2
700b0424: 9805         	ldr	r0, [sp, #0x14]
700b0426: 2801         	cmp	r0, #0x1
700b0428: d11b         	bne	0x700b0462 <SOC_controlModuleLockMMR+0x82> @ imm = #0x36
700b042a: e7ff         	b	0x700b042c <SOC_controlModuleLockMMR+0x4c> @ imm = #-0x2
700b042c: f04f 608a    	mov.w	r0, #0x4500000
700b0430: 2100         	movs	r1, #0x0
700b0432: 9100         	str	r1, [sp]
700b0434: f7fb ff7c    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x4108
700b0438: 9900         	ldr	r1, [sp]
700b043a: 9003         	str	r0, [sp, #0xc]
700b043c: 9803         	ldr	r0, [sp, #0xc]
700b043e: 9a04         	ldr	r2, [sp, #0x10]
700b0440: eb00 3082    	add.w	r0, r0, r2, lsl #14
700b0444: f241 0208    	movw	r2, #0x1008
700b0448: 4410         	add	r0, r2
700b044a: 9002         	str	r0, [sp, #0x8]
700b044c: 9802         	ldr	r0, [sp, #0x8]
700b044e: f004 ff97    	bl	0x700b5380 <CSL_REG32_WR_RAW> @ imm = #0x4f2e
700b0452: 9900         	ldr	r1, [sp]
700b0454: 9802         	ldr	r0, [sp, #0x8]
700b0456: 3004         	adds	r0, #0x4
700b0458: 9002         	str	r0, [sp, #0x8]
700b045a: 9802         	ldr	r0, [sp, #0x8]
700b045c: f004 ff90    	bl	0x700b5380 <CSL_REG32_WR_RAW> @ imm = #0x4f20
700b0460: e7ff         	b	0x700b0462 <SOC_controlModuleLockMMR+0x82> @ imm = #-0x2
700b0462: b006         	add	sp, #0x18
700b0464: bd80         	pop	{r7, pc}
		...
700b046e: 0000         	movs	r0, r0

700b0470 <UART_lld_flushTxFifo>:
700b0470: b580         	push	{r7, lr}
700b0472: b088         	sub	sp, #0x20
700b0474: 9007         	str	r0, [sp, #0x1c]
700b0476: 2000         	movs	r0, #0x0
700b0478: 9006         	str	r0, [sp, #0x18]
700b047a: f640 31b8    	movw	r1, #0xbb8
700b047e: 9102         	str	r1, [sp, #0x8]
700b0480: 9001         	str	r0, [sp, #0x4]
700b0482: 9807         	ldr	r0, [sp, #0x1c]
700b0484: b380         	cbz	r0, 0x700b04e8 <UART_lld_flushTxFifo+0x78> @ imm = #0x60
700b0486: e7ff         	b	0x700b0488 <UART_lld_flushTxFifo+0x18> @ imm = #-0x2
700b0488: 9807         	ldr	r0, [sp, #0x1c]
700b048a: 6840         	ldr	r0, [r0, #0x4]
700b048c: 9000         	str	r0, [sp]
700b048e: 9800         	ldr	r0, [sp]
700b0490: 6d40         	ldr	r0, [r0, #0x54]
700b0492: 4780         	blx	r0
700b0494: 9004         	str	r0, [sp, #0x10]
700b0496: e7ff         	b	0x700b0498 <UART_lld_flushTxFifo+0x28> @ imm = #-0x2
700b0498: 9801         	ldr	r0, [sp, #0x4]
700b049a: b9e0         	cbnz	r0, 0x700b04d6 <UART_lld_flushTxFifo+0x66> @ imm = #0x38
700b049c: e7ff         	b	0x700b049e <UART_lld_flushTxFifo+0x2e> @ imm = #-0x2
700b049e: 9807         	ldr	r0, [sp, #0x1c]
700b04a0: 6800         	ldr	r0, [r0]
700b04a2: f003 fb4d    	bl	0x700b3b40 <UART_spaceAvail> @ imm = #0x369a
700b04a6: 9005         	str	r0, [sp, #0x14]
700b04a8: 9805         	ldr	r0, [sp, #0x14]
700b04aa: 2801         	cmp	r0, #0x1
700b04ac: d101         	bne	0x700b04b2 <UART_lld_flushTxFifo+0x42> @ imm = #0x2
700b04ae: e7ff         	b	0x700b04b0 <UART_lld_flushTxFifo+0x40> @ imm = #-0x2
700b04b0: e011         	b	0x700b04d6 <UART_lld_flushTxFifo+0x66> @ imm = #0x22
700b04b2: 9800         	ldr	r0, [sp]
700b04b4: 6d40         	ldr	r0, [r0, #0x54]
700b04b6: 4780         	blx	r0
700b04b8: 9904         	ldr	r1, [sp, #0x10]
700b04ba: 1a40         	subs	r0, r0, r1
700b04bc: 9003         	str	r0, [sp, #0xc]
700b04be: 9803         	ldr	r0, [sp, #0xc]
700b04c0: 9902         	ldr	r1, [sp, #0x8]
700b04c2: 4288         	cmp	r0, r1
700b04c4: d303         	blo	0x700b04ce <UART_lld_flushTxFifo+0x5e> @ imm = #0x6
700b04c6: e7ff         	b	0x700b04c8 <UART_lld_flushTxFifo+0x58> @ imm = #-0x2
700b04c8: 2001         	movs	r0, #0x1
700b04ca: 9001         	str	r0, [sp, #0x4]
700b04cc: e002         	b	0x700b04d4 <UART_lld_flushTxFifo+0x64> @ imm = #0x4
700b04ce: f005 f827    	bl	0x700b5520 <TaskP_yield> @ imm = #0x504e
700b04d2: e7ff         	b	0x700b04d4 <UART_lld_flushTxFifo+0x64> @ imm = #-0x2
700b04d4: e7e0         	b	0x700b0498 <UART_lld_flushTxFifo+0x28> @ imm = #-0x40
700b04d6: 9801         	ldr	r0, [sp, #0x4]
700b04d8: 2801         	cmp	r0, #0x1
700b04da: d104         	bne	0x700b04e6 <UART_lld_flushTxFifo+0x76> @ imm = #0x8
700b04dc: e7ff         	b	0x700b04de <UART_lld_flushTxFifo+0x6e> @ imm = #-0x2
700b04de: f06f 0001    	mvn	r0, #0x1
700b04e2: 9006         	str	r0, [sp, #0x18]
700b04e4: e7ff         	b	0x700b04e6 <UART_lld_flushTxFifo+0x76> @ imm = #-0x2
700b04e6: e003         	b	0x700b04f0 <UART_lld_flushTxFifo+0x80> @ imm = #0x6
700b04e8: f06f 0002    	mvn	r0, #0x2
700b04ec: 9006         	str	r0, [sp, #0x18]
700b04ee: e7ff         	b	0x700b04f0 <UART_lld_flushTxFifo+0x80> @ imm = #-0x2
700b04f0: 9806         	ldr	r0, [sp, #0x18]
700b04f2: b008         	add	sp, #0x20
700b04f4: bd80         	pop	{r7, pc}
		...
700b04fe: 0000         	movs	r0, r0

700b0500 <UART_tcrTlrBitValRestore>:
700b0500: b580         	push	{r7, lr}
700b0502: b088         	sub	sp, #0x20
700b0504: 9007         	str	r0, [sp, #0x1c]
700b0506: 9106         	str	r1, [sp, #0x18]
700b0508: 9807         	ldr	r0, [sp, #0x1c]
700b050a: 21bf         	movs	r1, #0xbf
700b050c: 9101         	str	r1, [sp, #0x4]
700b050e: f002 f8f7    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x21ee
700b0512: 9004         	str	r0, [sp, #0x10]
700b0514: 9807         	ldr	r0, [sp, #0x1c]
700b0516: 3008         	adds	r0, #0x8
700b0518: 2110         	movs	r1, #0x10
700b051a: 9102         	str	r1, [sp, #0x8]
700b051c: 2204         	movs	r2, #0x4
700b051e: 9203         	str	r2, [sp, #0xc]
700b0520: f004 fb86    	bl	0x700b4c30 <HW_RD_FIELD32_RAW> @ imm = #0x470c
700b0524: 9902         	ldr	r1, [sp, #0x8]
700b0526: 9a03         	ldr	r2, [sp, #0xc]
700b0528: 9005         	str	r0, [sp, #0x14]
700b052a: 9807         	ldr	r0, [sp, #0x1c]
700b052c: 3008         	adds	r0, #0x8
700b052e: 2301         	movs	r3, #0x1
700b0530: f003 fe66    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x3ccc
700b0534: 9807         	ldr	r0, [sp, #0x1c]
700b0536: 300c         	adds	r0, #0xc
700b0538: 9904         	ldr	r1, [sp, #0x10]
700b053a: f004 ff61    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x4ec2
700b053e: 9807         	ldr	r0, [sp, #0x1c]
700b0540: 2180         	movs	r1, #0x80
700b0542: f002 f8dd    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x21ba
700b0546: 9004         	str	r0, [sp, #0x10]
700b0548: 9807         	ldr	r0, [sp, #0x1c]
700b054a: 3010         	adds	r0, #0x10
700b054c: 9b06         	ldr	r3, [sp, #0x18]
700b054e: 2140         	movs	r1, #0x40
700b0550: 2206         	movs	r2, #0x6
700b0552: f003 fe55    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x3caa
700b0556: 9807         	ldr	r0, [sp, #0x1c]
700b0558: 300c         	adds	r0, #0xc
700b055a: 9904         	ldr	r1, [sp, #0x10]
700b055c: f004 ff50    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x4ea0
700b0560: 9901         	ldr	r1, [sp, #0x4]
700b0562: 9807         	ldr	r0, [sp, #0x1c]
700b0564: f002 f8cc    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0x2198
700b0568: 9902         	ldr	r1, [sp, #0x8]
700b056a: 9a03         	ldr	r2, [sp, #0xc]
700b056c: 9004         	str	r0, [sp, #0x10]
700b056e: 9807         	ldr	r0, [sp, #0x1c]
700b0570: 3008         	adds	r0, #0x8
700b0572: 9b05         	ldr	r3, [sp, #0x14]
700b0574: f003 fe44    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x3c88
700b0578: 9807         	ldr	r0, [sp, #0x1c]
700b057a: 300c         	adds	r0, #0xc
700b057c: 9904         	ldr	r1, [sp, #0x10]
700b057e: f004 ff3f    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x4e7e
700b0582: b008         	add	sp, #0x20
700b0584: bd80         	pop	{r7, pc}
		...
700b058e: 0000         	movs	r0, r0

700b0590 <PowerClock_init>:
; {
700b0590: b570         	push	{r4, r5, r6, lr}
700b0592: b082         	sub	sp, #0x8
;     while(gSocModules[i]!=SOC_MODULES_END)
700b0594: f248 3124    	movw	r1, #0x8324
700b0598: f2c7 010b    	movt	r1, #0x700b
700b059c: 6808         	ldr	r0, [r1]
700b059e: 1c42         	adds	r2, r0, #0x1
700b05a0: d013         	beq	0x700b05ca <PowerClock_init+0x3a> @ imm = #0x26
700b05a2: 1d0c         	adds	r4, r1, #0x4
700b05a4: bf00         	nop
700b05a6: bf00         	nop
700b05a8: bf00         	nop
700b05aa: bf00         	nop
700b05ac: bf00         	nop
700b05ae: bf00         	nop
;         status = SOC_moduleClockEnable(gSocModules[i], 1);
700b05b0: f04f 0101    	mov.w	r1, #0x1
700b05b4: f7ff fa74    	bl	0x700afaa0 <SOC_moduleClockEnable> @ imm = #-0xb18
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700b05b8: fab0 f080    	clz	r0, r0
700b05bc: 0940         	lsrs	r0, r0, #0x5
700b05be: f006 fb7f    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x66fe
;     while(gSocModules[i]!=SOC_MODULES_END)
700b05c2: f854 0b04    	ldr	r0, [r4], #4
700b05c6: 1c41         	adds	r1, r0, #0x1
700b05c8: d1f2         	bne	0x700b05b0 <PowerClock_init+0x20> @ imm = #-0x1c
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700b05ca: f248 2170    	movw	r1, #0x8270
700b05ce: f2c7 010b    	movt	r1, #0x700b
700b05d2: 6808         	ldr	r0, [r1]
700b05d4: 1c42         	adds	r2, r0, #0x1
700b05d6: d01b         	beq	0x700b0610 <PowerClock_init+0x80> @ imm = #0x36
700b05d8: f101 0408    	add.w	r4, r1, #0x8
700b05dc: 2600         	movs	r6, #0x0
700b05de: e00c         	b	0x700b05fa <PowerClock_init+0x6a> @ imm = #0x18
;             status = SOC_moduleSetClockFrequency(
700b05e0: 461a         	mov	r2, r3
700b05e2: 2300         	movs	r3, #0x0
700b05e4: f7f6 f91c    	bl	0x700a6820 <SOC_moduleSetClockFrequency> @ imm = #-0x9dc8
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700b05e8: fab0 f080    	clz	r0, r0
700b05ec: 0940         	lsrs	r0, r0, #0x5
700b05ee: f006 fb67    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x66ce
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700b05f2: 68a0         	ldr	r0, [r4, #0x8]
700b05f4: 3410         	adds	r4, #0x10
700b05f6: 1c41         	adds	r1, r0, #0x1
700b05f8: d00a         	beq	0x700b0610 <PowerClock_init+0x80> @ imm = #0x14
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700b05fa: 6862         	ldr	r2, [r4, #0x4]
700b05fc: f854 1c04    	ldr	r1, [r4, #-4]
700b0600: 6823         	ldr	r3, [r4]
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700b0602: 1c55         	adds	r5, r2, #0x1
700b0604: d0ec         	beq	0x700b05e0 <PowerClock_init+0x50> @ imm = #-0x28
;             status = SOC_moduleSetClockFrequencyWithParent(
700b0606: e9cd 3600    	strd	r3, r6, [sp]
700b060a: f7f6 f9e9    	bl	0x700a69e0 <SOC_moduleSetClockFrequencyWithParent> @ imm = #-0x9c2e
700b060e: e7eb         	b	0x700b05e8 <PowerClock_init+0x58> @ imm = #-0x2a
; }
700b0610: b002         	add	sp, #0x8
700b0612: bd70         	pop	{r4, r5, r6, pc}

700b0614 <_tx_thread_schedule>:
700b0614: f1080080     	cpsie	i
700b0618: e59f106c     	ldr	r1, [pc, #0x6c]         @ 0x700b068c <_tx_solicited_return+0x1c>

700b061c <__tx_thread_schedule_loop>:
700b061c: e5910000     	ldr	r0, [r1]
700b0620: e3500000     	cmp	r0, #0
700b0624: 0afffffc     	beq	0x700b061c <__tx_thread_schedule_loop> @ imm = #-0x10
700b0628: f10c0080     	cpsid	i
700b062c: e59f105c     	ldr	r1, [pc, #0x5c]         @ 0x700b0690 <_tx_solicited_return+0x20>
700b0630: e5810000     	str	r0, [r1]
700b0634: e5902004     	ldr	r2, [r0, #0x4]
700b0638: e5903018     	ldr	r3, [r0, #0x18]
700b063c: e2822001     	add	r2, r2, #1
700b0640: e5802004     	str	r2, [r0, #0x4]
700b0644: e59f2048     	ldr	r2, [pc, #0x48]         @ 0x700b0694 <_tx_solicited_return+0x24>
700b0648: e590d008     	ldr	sp, [r0, #0x8]
700b064c: e5823000     	str	r3, [r2]
700b0650: e8bd0010     	ldm	sp!, {r4}
700b0654: e3540000     	cmp	r4, #0
700b0658: 0a000004     	beq	0x700b0670 <_tx_solicited_return> @ imm = #0x10
700b065c: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b0660: e49d4004     	ldr	r4, [sp], #4
700b0664: eee14a10     	vmsr	fpscr, r4
700b0668: e8bd5fff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700b066c: f8bd0a00     	rfeia	sp!

700b0670 <_tx_solicited_return>:
700b0670: e8bd0001     	ldm	sp!, {r0}
700b0674: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b0678: e49d4004     	ldr	r4, [sp], #4
700b067c: eee14a10     	vmsr	fpscr, r4
700b0680: e8bd4ff0     	pop	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700b0684: e12ff000     	msr	CPSR_fsxc, r0
700b0688: e12fff1e     	bx	lr
700b068c: 38 aa 08 70  	.word	0x7008aa38
700b0690: 34 aa 08 70  	.word	0x7008aa34
700b0694: 6c aa 08 70  	.word	0x7008aa6c
700b0698: 00 00 00 00  	.word	0x00000000
700b069c: 00 00 00 00  	.word	0x00000000

700b06a0 <CSL_udmapCppi5SetReturnPolicy>:
700b06a0: b085         	sub	sp, #0x14
700b06a2: f8dd c018    	ldr.w	r12, [sp, #0x18]
700b06a6: f8dd c014    	ldr.w	r12, [sp, #0x14]
700b06aa: 9004         	str	r0, [sp, #0x10]
700b06ac: 9103         	str	r1, [sp, #0xc]
700b06ae: 9202         	str	r2, [sp, #0x8]
700b06b0: 9301         	str	r3, [sp, #0x4]
700b06b2: 9803         	ldr	r0, [sp, #0xc]
700b06b4: 2803         	cmp	r0, #0x3
700b06b6: d108         	bne	0x700b06ca <CSL_udmapCppi5SetReturnPolicy+0x2a> @ imm = #0x10
700b06b8: e7ff         	b	0x700b06ba <CSL_udmapCppi5SetReturnPolicy+0x1a> @ imm = #-0x2
700b06ba: 9905         	ldr	r1, [sp, #0x14]
700b06bc: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700b06c0: f361 4010    	bfi	r0, r1, #16, #1
700b06c4: 9904         	ldr	r1, [sp, #0x10]
700b06c6: 6088         	str	r0, [r1, #0x8]
700b06c8: e029         	b	0x700b071e <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #0x52
700b06ca: 9804         	ldr	r0, [sp, #0x10]
700b06cc: 6880         	ldr	r0, [r0, #0x8]
700b06ce: 9000         	str	r0, [sp]
700b06d0: 9803         	ldr	r0, [sp, #0xc]
700b06d2: 2802         	cmp	r0, #0x2
700b06d4: d105         	bne	0x700b06e2 <CSL_udmapCppi5SetReturnPolicy+0x42> @ imm = #0xa
700b06d6: e7ff         	b	0x700b06d8 <CSL_udmapCppi5SetReturnPolicy+0x38> @ imm = #-0x2
700b06d8: 9800         	ldr	r0, [sp]
700b06da: f36f 0011    	bfc	r0, #0, #18
700b06de: 9000         	str	r0, [sp]
700b06e0: e00b         	b	0x700b06fa <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #0x16
700b06e2: 9800         	ldr	r0, [sp]
700b06e4: f000 4078    	and	r0, r0, #0xf8000000
700b06e8: 9000         	str	r0, [sp]
700b06ea: 9802         	ldr	r0, [sp, #0x8]
700b06ec: f000 0101    	and	r1, r0, #0x1
700b06f0: 9800         	ldr	r0, [sp]
700b06f2: ea40 4081    	orr.w	r0, r0, r1, lsl #18
700b06f6: 9000         	str	r0, [sp]
700b06f8: e7ff         	b	0x700b06fa <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #-0x2
700b06fa: 9901         	ldr	r1, [sp, #0x4]
700b06fc: 9a05         	ldr	r2, [sp, #0x14]
700b06fe: f44f 3080    	mov.w	r0, #0x10000
700b0702: ea00 4002    	and.w	r0, r0, r2, lsl #16
700b0706: f361 4051    	bfi	r0, r1, #17, #1
700b070a: f8bd 1018    	ldrh.w	r1, [sp, #0x18]
700b070e: 4401         	add	r1, r0
700b0710: 9800         	ldr	r0, [sp]
700b0712: 4308         	orrs	r0, r1
700b0714: 9000         	str	r0, [sp]
700b0716: 9800         	ldr	r0, [sp]
700b0718: 9904         	ldr	r1, [sp, #0x10]
700b071a: 6088         	str	r0, [r1, #0x8]
700b071c: e7ff         	b	0x700b071e <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #-0x2
700b071e: b005         	add	sp, #0x14
700b0720: 4770         	bx	lr
		...
700b072e: 0000         	movs	r0, r0

700b0730 <Udma_chPair>:
700b0730: b580         	push	{r7, lr}
700b0732: b088         	sub	sp, #0x20
700b0734: 9007         	str	r0, [sp, #0x1c]
700b0736: 2000         	movs	r0, #0x0
700b0738: 9006         	str	r0, [sp, #0x18]
700b073a: 9807         	ldr	r0, [sp, #0x1c]
700b073c: 6e80         	ldr	r0, [r0, #0x68]
700b073e: 9005         	str	r0, [sp, #0x14]
700b0740: 9805         	ldr	r0, [sp, #0x14]
700b0742: 6800         	ldr	r0, [r0]
700b0744: 2801         	cmp	r0, #0x1
700b0746: d107         	bne	0x700b0758 <Udma_chPair+0x28> @ imm = #0xe
700b0748: e7ff         	b	0x700b074a <Udma_chPair+0x1a> @ imm = #-0x2
700b074a: 9807         	ldr	r0, [sp, #0x1c]
700b074c: 7800         	ldrb	r0, [r0]
700b074e: 0740         	lsls	r0, r0, #0x1d
700b0750: 2800         	cmp	r0, #0x0
700b0752: d501         	bpl	0x700b0758 <Udma_chPair+0x28> @ imm = #0x2
700b0754: e7ff         	b	0x700b0756 <Udma_chPair+0x26> @ imm = #-0x2
700b0756: e029         	b	0x700b07ac <Udma_chPair+0x7c> @ imm = #0x52
700b0758: 9805         	ldr	r0, [sp, #0x14]
700b075a: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700b075e: 9002         	str	r0, [sp, #0x8]
700b0760: 9807         	ldr	r0, [sp, #0x1c]
700b0762: 7800         	ldrb	r0, [r0]
700b0764: 07c0         	lsls	r0, r0, #0x1f
700b0766: b158         	cbz	r0, 0x700b0780 <Udma_chPair+0x50> @ imm = #0x16
700b0768: e7ff         	b	0x700b076a <Udma_chPair+0x3a> @ imm = #-0x2
700b076a: 9807         	ldr	r0, [sp, #0x1c]
700b076c: 6ec0         	ldr	r0, [r0, #0x6c]
700b076e: 9905         	ldr	r1, [sp, #0x14]
700b0770: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700b0774: 4408         	add	r0, r1
700b0776: 9003         	str	r0, [sp, #0xc]
700b0778: 9807         	ldr	r0, [sp, #0x1c]
700b077a: 6fc0         	ldr	r0, [r0, #0x7c]
700b077c: 9004         	str	r0, [sp, #0x10]
700b077e: e00a         	b	0x700b0796 <Udma_chPair+0x66> @ imm = #0x14
700b0780: 9807         	ldr	r0, [sp, #0x1c]
700b0782: 6fc0         	ldr	r0, [r0, #0x7c]
700b0784: 9003         	str	r0, [sp, #0xc]
700b0786: 9807         	ldr	r0, [sp, #0x1c]
700b0788: 6f00         	ldr	r0, [r0, #0x70]
700b078a: 9905         	ldr	r1, [sp, #0x14]
700b078c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b0790: 4408         	add	r0, r1
700b0792: 9004         	str	r0, [sp, #0x10]
700b0794: e7ff         	b	0x700b0796 <Udma_chPair+0x66> @ imm = #-0x2
700b0796: 4668         	mov	r0, sp
700b0798: f04f 31ff    	mov.w	r1, #0xffffffff
700b079c: f002 f9e8    	bl	0x700b2b70 <Sciclient_rmPsilPair> @ imm = #0x23d0
700b07a0: 9006         	str	r0, [sp, #0x18]
700b07a2: 9806         	ldr	r0, [sp, #0x18]
700b07a4: b108         	cbz	r0, 0x700b07aa <Udma_chPair+0x7a> @ imm = #0x2
700b07a6: e7ff         	b	0x700b07a8 <Udma_chPair+0x78> @ imm = #-0x2
700b07a8: e7ff         	b	0x700b07aa <Udma_chPair+0x7a> @ imm = #-0x2
700b07aa: e7ff         	b	0x700b07ac <Udma_chPair+0x7c> @ imm = #-0x2
700b07ac: 9806         	ldr	r0, [sp, #0x18]
700b07ae: b008         	add	sp, #0x20
700b07b0: bd80         	pop	{r7, pc}
		...
700b07be: 0000         	movs	r0, r0

700b07c0 <Udma_chUnpair>:
700b07c0: b580         	push	{r7, lr}
700b07c2: b088         	sub	sp, #0x20
700b07c4: 9007         	str	r0, [sp, #0x1c]
700b07c6: 2000         	movs	r0, #0x0
700b07c8: 9006         	str	r0, [sp, #0x18]
700b07ca: 9807         	ldr	r0, [sp, #0x1c]
700b07cc: 6e80         	ldr	r0, [r0, #0x68]
700b07ce: 9005         	str	r0, [sp, #0x14]
700b07d0: 9805         	ldr	r0, [sp, #0x14]
700b07d2: 6800         	ldr	r0, [r0]
700b07d4: 2801         	cmp	r0, #0x1
700b07d6: d107         	bne	0x700b07e8 <Udma_chUnpair+0x28> @ imm = #0xe
700b07d8: e7ff         	b	0x700b07da <Udma_chUnpair+0x1a> @ imm = #-0x2
700b07da: 9807         	ldr	r0, [sp, #0x1c]
700b07dc: 7800         	ldrb	r0, [r0]
700b07de: 0740         	lsls	r0, r0, #0x1d
700b07e0: 2800         	cmp	r0, #0x0
700b07e2: d501         	bpl	0x700b07e8 <Udma_chUnpair+0x28> @ imm = #0x2
700b07e4: e7ff         	b	0x700b07e6 <Udma_chUnpair+0x26> @ imm = #-0x2
700b07e6: e029         	b	0x700b083c <Udma_chUnpair+0x7c> @ imm = #0x52
700b07e8: 9805         	ldr	r0, [sp, #0x14]
700b07ea: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700b07ee: 9002         	str	r0, [sp, #0x8]
700b07f0: 9807         	ldr	r0, [sp, #0x1c]
700b07f2: 7800         	ldrb	r0, [r0]
700b07f4: 07c0         	lsls	r0, r0, #0x1f
700b07f6: b158         	cbz	r0, 0x700b0810 <Udma_chUnpair+0x50> @ imm = #0x16
700b07f8: e7ff         	b	0x700b07fa <Udma_chUnpair+0x3a> @ imm = #-0x2
700b07fa: 9807         	ldr	r0, [sp, #0x1c]
700b07fc: 6ec0         	ldr	r0, [r0, #0x6c]
700b07fe: 9905         	ldr	r1, [sp, #0x14]
700b0800: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700b0804: 4408         	add	r0, r1
700b0806: 9003         	str	r0, [sp, #0xc]
700b0808: 9807         	ldr	r0, [sp, #0x1c]
700b080a: 6fc0         	ldr	r0, [r0, #0x7c]
700b080c: 9004         	str	r0, [sp, #0x10]
700b080e: e00a         	b	0x700b0826 <Udma_chUnpair+0x66> @ imm = #0x14
700b0810: 9807         	ldr	r0, [sp, #0x1c]
700b0812: 6fc0         	ldr	r0, [r0, #0x7c]
700b0814: 9003         	str	r0, [sp, #0xc]
700b0816: 9807         	ldr	r0, [sp, #0x1c]
700b0818: 6f00         	ldr	r0, [r0, #0x70]
700b081a: 9905         	ldr	r1, [sp, #0x14]
700b081c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b0820: 4408         	add	r0, r1
700b0822: 9004         	str	r0, [sp, #0x10]
700b0824: e7ff         	b	0x700b0826 <Udma_chUnpair+0x66> @ imm = #-0x2
700b0826: 4668         	mov	r0, sp
700b0828: f04f 31ff    	mov.w	r1, #0xffffffff
700b082c: f002 f9d0    	bl	0x700b2bd0 <Sciclient_rmPsilUnpair> @ imm = #0x23a0
700b0830: 9006         	str	r0, [sp, #0x18]
700b0832: 9806         	ldr	r0, [sp, #0x18]
700b0834: b108         	cbz	r0, 0x700b083a <Udma_chUnpair+0x7a> @ imm = #0x2
700b0836: e7ff         	b	0x700b0838 <Udma_chUnpair+0x78> @ imm = #-0x2
700b0838: e7ff         	b	0x700b083a <Udma_chUnpair+0x7a> @ imm = #-0x2
700b083a: e7ff         	b	0x700b083c <Udma_chUnpair+0x7c> @ imm = #-0x2
700b083c: 9806         	ldr	r0, [sp, #0x18]
700b083e: b008         	add	sp, #0x20
700b0840: bd80         	pop	{r7, pc}
		...
700b084e: 0000         	movs	r0, r0

700b0850 <UART_moduleReset>:
700b0850: b580         	push	{r7, lr}
700b0852: b088         	sub	sp, #0x20
700b0854: 9007         	str	r0, [sp, #0x1c]
700b0856: 2000         	movs	r0, #0x0
700b0858: 9005         	str	r0, [sp, #0x14]
700b085a: 9807         	ldr	r0, [sp, #0x1c]
700b085c: 6840         	ldr	r0, [r0, #0x4]
700b085e: 9004         	str	r0, [sp, #0x10]
700b0860: 9807         	ldr	r0, [sp, #0x1c]
700b0862: 6800         	ldr	r0, [r0]
700b0864: 3054         	adds	r0, #0x54
700b0866: 2102         	movs	r1, #0x2
700b0868: 2301         	movs	r3, #0x1
700b086a: 461a         	mov	r2, r3
700b086c: f003 fcc8    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x3990
700b0870: 9804         	ldr	r0, [sp, #0x10]
700b0872: 6d40         	ldr	r0, [r0, #0x54]
700b0874: 4780         	blx	r0
700b0876: 9006         	str	r0, [sp, #0x18]
700b0878: e7ff         	b	0x700b087a <UART_moduleReset+0x2a> @ imm = #-0x2
700b087a: 9807         	ldr	r0, [sp, #0x1c]
700b087c: 6800         	ldr	r0, [r0]
700b087e: 3058         	adds	r0, #0x58
700b0880: 2101         	movs	r1, #0x1
700b0882: 2200         	movs	r2, #0x0
700b0884: 9202         	str	r2, [sp, #0x8]
700b0886: f004 f9d3    	bl	0x700b4c30 <HW_RD_FIELD32_RAW> @ imm = #0x43a6
700b088a: 4601         	mov	r1, r0
700b088c: 9802         	ldr	r0, [sp, #0x8]
700b088e: 9003         	str	r0, [sp, #0xc]
700b0890: b989         	cbnz	r1, 0x700b08b6 <UART_moduleReset+0x66> @ imm = #0x22
700b0892: e7ff         	b	0x700b0894 <UART_moduleReset+0x44> @ imm = #-0x2
700b0894: 9805         	ldr	r0, [sp, #0x14]
700b0896: 9000         	str	r0, [sp]
700b0898: 9804         	ldr	r0, [sp, #0x10]
700b089a: 6d82         	ldr	r2, [r0, #0x58]
700b089c: f44f 70fa    	mov.w	r0, #0x1f4
700b08a0: 2100         	movs	r1, #0x0
700b08a2: 9101         	str	r1, [sp, #0x4]
700b08a4: 4790         	blx	r2
700b08a6: 9900         	ldr	r1, [sp]
700b08a8: 4602         	mov	r2, r0
700b08aa: 9801         	ldr	r0, [sp, #0x4]
700b08ac: 4291         	cmp	r1, r2
700b08ae: bf38         	it	lo
700b08b0: 2001         	movlo	r0, #0x1
700b08b2: 9003         	str	r0, [sp, #0xc]
700b08b4: e7ff         	b	0x700b08b6 <UART_moduleReset+0x66> @ imm = #-0x2
700b08b6: 9803         	ldr	r0, [sp, #0xc]
700b08b8: 07c0         	lsls	r0, r0, #0x1f
700b08ba: b138         	cbz	r0, 0x700b08cc <UART_moduleReset+0x7c> @ imm = #0xe
700b08bc: e7ff         	b	0x700b08be <UART_moduleReset+0x6e> @ imm = #-0x2
700b08be: 9804         	ldr	r0, [sp, #0x10]
700b08c0: 6d40         	ldr	r0, [r0, #0x54]
700b08c2: 4780         	blx	r0
700b08c4: 9906         	ldr	r1, [sp, #0x18]
700b08c6: 1a40         	subs	r0, r0, r1
700b08c8: 9005         	str	r0, [sp, #0x14]
700b08ca: e7d6         	b	0x700b087a <UART_moduleReset+0x2a> @ imm = #-0x54
700b08cc: b008         	add	sp, #0x20
700b08ce: bd80         	pop	{r7, pc}

700b08d0 <CSL_bcdmaChanOpIsChanEnabled>:
700b08d0: b580         	push	{r7, lr}
700b08d2: b086         	sub	sp, #0x18
700b08d4: 9005         	str	r0, [sp, #0x14]
700b08d6: 9104         	str	r1, [sp, #0x10]
700b08d8: 9203         	str	r2, [sp, #0xc]
700b08da: 9804         	ldr	r0, [sp, #0x10]
700b08dc: 9001         	str	r0, [sp, #0x4]
700b08de: b140         	cbz	r0, 0x700b08f2 <CSL_bcdmaChanOpIsChanEnabled+0x22> @ imm = #0x10
700b08e0: e7ff         	b	0x700b08e2 <CSL_bcdmaChanOpIsChanEnabled+0x12> @ imm = #-0x2
700b08e2: 9801         	ldr	r0, [sp, #0x4]
700b08e4: 2801         	cmp	r0, #0x1
700b08e6: d010         	beq	0x700b090a <CSL_bcdmaChanOpIsChanEnabled+0x3a> @ imm = #0x20
700b08e8: e7ff         	b	0x700b08ea <CSL_bcdmaChanOpIsChanEnabled+0x1a> @ imm = #-0x2
700b08ea: 9801         	ldr	r0, [sp, #0x4]
700b08ec: 2802         	cmp	r0, #0x2
700b08ee: d018         	beq	0x700b0922 <CSL_bcdmaChanOpIsChanEnabled+0x52> @ imm = #0x30
700b08f0: e023         	b	0x700b093a <CSL_bcdmaChanOpIsChanEnabled+0x6a> @ imm = #0x46
700b08f2: 9805         	ldr	r0, [sp, #0x14]
700b08f4: 6880         	ldr	r0, [r0, #0x8]
700b08f6: 9903         	ldr	r1, [sp, #0xc]
700b08f8: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b08fc: f04f 4100    	mov.w	r1, #0x80000000
700b0900: 221f         	movs	r2, #0x1f
700b0902: f004 f80d    	bl	0x700b4920 <CSL_REG32_FEXT_RAW> @ imm = #0x401a
700b0906: 9002         	str	r0, [sp, #0x8]
700b0908: e01a         	b	0x700b0940 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x34
700b090a: 9805         	ldr	r0, [sp, #0x14]
700b090c: 6900         	ldr	r0, [r0, #0x10]
700b090e: 9903         	ldr	r1, [sp, #0xc]
700b0910: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0914: f04f 4100    	mov.w	r1, #0x80000000
700b0918: 221f         	movs	r2, #0x1f
700b091a: f004 f801    	bl	0x700b4920 <CSL_REG32_FEXT_RAW> @ imm = #0x4002
700b091e: 9002         	str	r0, [sp, #0x8]
700b0920: e00e         	b	0x700b0940 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x1c
700b0922: 9805         	ldr	r0, [sp, #0x14]
700b0924: 6980         	ldr	r0, [r0, #0x18]
700b0926: 9903         	ldr	r1, [sp, #0xc]
700b0928: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b092c: f04f 4100    	mov.w	r1, #0x80000000
700b0930: 221f         	movs	r2, #0x1f
700b0932: f003 fff5    	bl	0x700b4920 <CSL_REG32_FEXT_RAW> @ imm = #0x3fea
700b0936: 9002         	str	r0, [sp, #0x8]
700b0938: e002         	b	0x700b0940 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x4
700b093a: 2000         	movs	r0, #0x0
700b093c: 9002         	str	r0, [sp, #0x8]
700b093e: e7ff         	b	0x700b0940 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #-0x2
700b0940: 9802         	ldr	r0, [sp, #0x8]
700b0942: 3801         	subs	r0, #0x1
700b0944: fab0 f080    	clz	r0, r0
700b0948: 0940         	lsrs	r0, r0, #0x5
700b094a: b006         	add	sp, #0x18
700b094c: bd80         	pop	{r7, pc}
700b094e: 0000         	movs	r0, r0

700b0950 <CSL_bcdmaChanOpIsValidChanIdx>:
700b0950: b084         	sub	sp, #0x10
700b0952: 9003         	str	r0, [sp, #0xc]
700b0954: 9102         	str	r1, [sp, #0x8]
700b0956: 9201         	str	r2, [sp, #0x4]
700b0958: 2001         	movs	r0, #0x1
700b095a: f88d 0003    	strb.w	r0, [sp, #0x3]
700b095e: 9802         	ldr	r0, [sp, #0x8]
700b0960: b958         	cbnz	r0, 0x700b097a <CSL_bcdmaChanOpIsValidChanIdx+0x2a> @ imm = #0x16
700b0962: e7ff         	b	0x700b0964 <CSL_bcdmaChanOpIsValidChanIdx+0x14> @ imm = #-0x2
700b0964: 9801         	ldr	r0, [sp, #0x4]
700b0966: 9903         	ldr	r1, [sp, #0xc]
700b0968: 6a49         	ldr	r1, [r1, #0x24]
700b096a: 4288         	cmp	r0, r1
700b096c: d904         	bls	0x700b0978 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #0x8
700b096e: e7ff         	b	0x700b0970 <CSL_bcdmaChanOpIsValidChanIdx+0x20> @ imm = #-0x2
700b0970: 2000         	movs	r0, #0x0
700b0972: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0976: e7ff         	b	0x700b0978 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #-0x2
700b0978: e023         	b	0x700b09c2 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #0x46
700b097a: 9802         	ldr	r0, [sp, #0x8]
700b097c: 2802         	cmp	r0, #0x2
700b097e: d10b         	bne	0x700b0998 <CSL_bcdmaChanOpIsValidChanIdx+0x48> @ imm = #0x16
700b0980: e7ff         	b	0x700b0982 <CSL_bcdmaChanOpIsValidChanIdx+0x32> @ imm = #-0x2
700b0982: 9801         	ldr	r0, [sp, #0x4]
700b0984: 9903         	ldr	r1, [sp, #0xc]
700b0986: 6a89         	ldr	r1, [r1, #0x28]
700b0988: 4288         	cmp	r0, r1
700b098a: d904         	bls	0x700b0996 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #0x8
700b098c: e7ff         	b	0x700b098e <CSL_bcdmaChanOpIsValidChanIdx+0x3e> @ imm = #-0x2
700b098e: 2000         	movs	r0, #0x0
700b0990: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0994: e7ff         	b	0x700b0996 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #-0x2
700b0996: e013         	b	0x700b09c0 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #0x26
700b0998: 9802         	ldr	r0, [sp, #0x8]
700b099a: 2801         	cmp	r0, #0x1
700b099c: d10b         	bne	0x700b09b6 <CSL_bcdmaChanOpIsValidChanIdx+0x66> @ imm = #0x16
700b099e: e7ff         	b	0x700b09a0 <CSL_bcdmaChanOpIsValidChanIdx+0x50> @ imm = #-0x2
700b09a0: 9801         	ldr	r0, [sp, #0x4]
700b09a2: 9903         	ldr	r1, [sp, #0xc]
700b09a4: 6ac9         	ldr	r1, [r1, #0x2c]
700b09a6: 4288         	cmp	r0, r1
700b09a8: d904         	bls	0x700b09b4 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #0x8
700b09aa: e7ff         	b	0x700b09ac <CSL_bcdmaChanOpIsValidChanIdx+0x5c> @ imm = #-0x2
700b09ac: 2000         	movs	r0, #0x0
700b09ae: f88d 0003    	strb.w	r0, [sp, #0x3]
700b09b2: e7ff         	b	0x700b09b4 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #-0x2
700b09b4: e003         	b	0x700b09be <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #0x6
700b09b6: 2000         	movs	r0, #0x0
700b09b8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b09bc: e7ff         	b	0x700b09be <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #-0x2
700b09be: e7ff         	b	0x700b09c0 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #-0x2
700b09c0: e7ff         	b	0x700b09c2 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #-0x2
700b09c2: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b09c6: f000 0001    	and	r0, r0, #0x1
700b09ca: b004         	add	sp, #0x10
700b09cc: 4770         	bx	lr
700b09ce: 0000         	movs	r0, r0

700b09d0 <CSL_bcdmaMapChanIdx>:
700b09d0: b084         	sub	sp, #0x10
700b09d2: 9003         	str	r0, [sp, #0xc]
700b09d4: 9102         	str	r1, [sp, #0x8]
700b09d6: 9201         	str	r2, [sp, #0x4]
700b09d8: 9802         	ldr	r0, [sp, #0x8]
700b09da: 9903         	ldr	r1, [sp, #0xc]
700b09dc: 6a49         	ldr	r1, [r1, #0x24]
700b09de: 4288         	cmp	r0, r1
700b09e0: d206         	bhs	0x700b09f0 <CSL_bcdmaMapChanIdx+0x20> @ imm = #0xc
700b09e2: e7ff         	b	0x700b09e4 <CSL_bcdmaMapChanIdx+0x14> @ imm = #-0x2
700b09e4: 9901         	ldr	r1, [sp, #0x4]
700b09e6: 2000         	movs	r0, #0x0
700b09e8: 6008         	str	r0, [r1]
700b09ea: 9802         	ldr	r0, [sp, #0x8]
700b09ec: 9000         	str	r0, [sp]
700b09ee: e02b         	b	0x700b0a48 <CSL_bcdmaMapChanIdx+0x78> @ imm = #0x56
700b09f0: 9802         	ldr	r0, [sp, #0x8]
700b09f2: 9a03         	ldr	r2, [sp, #0xc]
700b09f4: 6a51         	ldr	r1, [r2, #0x24]
700b09f6: 6ad2         	ldr	r2, [r2, #0x2c]
700b09f8: 4411         	add	r1, r2
700b09fa: 4288         	cmp	r0, r1
700b09fc: d209         	bhs	0x700b0a12 <CSL_bcdmaMapChanIdx+0x42> @ imm = #0x12
700b09fe: e7ff         	b	0x700b0a00 <CSL_bcdmaMapChanIdx+0x30> @ imm = #-0x2
700b0a00: 9901         	ldr	r1, [sp, #0x4]
700b0a02: 2001         	movs	r0, #0x1
700b0a04: 6008         	str	r0, [r1]
700b0a06: 9802         	ldr	r0, [sp, #0x8]
700b0a08: 9903         	ldr	r1, [sp, #0xc]
700b0a0a: 6a49         	ldr	r1, [r1, #0x24]
700b0a0c: 1a40         	subs	r0, r0, r1
700b0a0e: 9000         	str	r0, [sp]
700b0a10: e019         	b	0x700b0a46 <CSL_bcdmaMapChanIdx+0x76> @ imm = #0x32
700b0a12: 9802         	ldr	r0, [sp, #0x8]
700b0a14: 9b03         	ldr	r3, [sp, #0xc]
700b0a16: 6a59         	ldr	r1, [r3, #0x24]
700b0a18: 6a9a         	ldr	r2, [r3, #0x28]
700b0a1a: 6adb         	ldr	r3, [r3, #0x2c]
700b0a1c: 4419         	add	r1, r3
700b0a1e: 4411         	add	r1, r2
700b0a20: 4288         	cmp	r0, r1
700b0a22: d20b         	bhs	0x700b0a3c <CSL_bcdmaMapChanIdx+0x6c> @ imm = #0x16
700b0a24: e7ff         	b	0x700b0a26 <CSL_bcdmaMapChanIdx+0x56> @ imm = #-0x2
700b0a26: 9901         	ldr	r1, [sp, #0x4]
700b0a28: 2002         	movs	r0, #0x2
700b0a2a: 6008         	str	r0, [r1]
700b0a2c: 9802         	ldr	r0, [sp, #0x8]
700b0a2e: 9903         	ldr	r1, [sp, #0xc]
700b0a30: 6a4a         	ldr	r2, [r1, #0x24]
700b0a32: 6ac9         	ldr	r1, [r1, #0x2c]
700b0a34: 1a80         	subs	r0, r0, r2
700b0a36: 1a40         	subs	r0, r0, r1
700b0a38: 9000         	str	r0, [sp]
700b0a3a: e003         	b	0x700b0a44 <CSL_bcdmaMapChanIdx+0x74> @ imm = #0x6
700b0a3c: f04f 30ff    	mov.w	r0, #0xffffffff
700b0a40: 9000         	str	r0, [sp]
700b0a42: e7ff         	b	0x700b0a44 <CSL_bcdmaMapChanIdx+0x74> @ imm = #-0x2
700b0a44: e7ff         	b	0x700b0a46 <CSL_bcdmaMapChanIdx+0x76> @ imm = #-0x2
700b0a46: e7ff         	b	0x700b0a48 <CSL_bcdmaMapChanIdx+0x78> @ imm = #-0x2
700b0a48: 9800         	ldr	r0, [sp]
700b0a4a: b004         	add	sp, #0x10
700b0a4c: 4770         	bx	lr
700b0a4e: 0000         	movs	r0, r0

700b0a50 <ClockP_getTimeUsec>:
700b0a50: b580         	push	{r7, lr}
700b0a52: b08a         	sub	sp, #0x28
700b0a54: 2000         	movs	r0, #0x0
700b0a56: 9009         	str	r0, [sp, #0x24]
700b0a58: 9008         	str	r0, [sp, #0x20]
700b0a5a: e7ff         	b	0x700b0a5c <ClockP_getTimeUsec+0xc> @ imm = #-0x2
700b0a5c: f64a 1080    	movw	r0, #0xa980
700b0a60: f2c7 0008    	movt	r0, #0x7008
700b0a64: 9001         	str	r0, [sp, #0x4]
700b0a66: 6801         	ldr	r1, [r0]
700b0a68: 6842         	ldr	r2, [r0, #0x4]
700b0a6a: 9205         	str	r2, [sp, #0x14]
700b0a6c: 9104         	str	r1, [sp, #0x10]
700b0a6e: 6ac0         	ldr	r0, [r0, #0x2c]
700b0a70: f004 fca6    	bl	0x700b53c0 <ClockP_getTimerCount> @ imm = #0x494c
700b0a74: 9901         	ldr	r1, [sp, #0x4]
700b0a76: 9007         	str	r0, [sp, #0x1c]
700b0a78: 6808         	ldr	r0, [r1]
700b0a7a: 6849         	ldr	r1, [r1, #0x4]
700b0a7c: 9103         	str	r1, [sp, #0xc]
700b0a7e: 9002         	str	r0, [sp, #0x8]
700b0a80: e7ff         	b	0x700b0a82 <ClockP_getTimeUsec+0x32> @ imm = #-0x2
700b0a82: 9804         	ldr	r0, [sp, #0x10]
700b0a84: 9905         	ldr	r1, [sp, #0x14]
700b0a86: 9a02         	ldr	r2, [sp, #0x8]
700b0a88: 9b03         	ldr	r3, [sp, #0xc]
700b0a8a: 4059         	eors	r1, r3
700b0a8c: ea80 0002    	eor.w	r0, r0, r2
700b0a90: 4308         	orrs	r0, r1
700b0a92: 2800         	cmp	r0, #0x0
700b0a94: d1e2         	bne	0x700b0a5c <ClockP_getTimeUsec+0xc> @ imm = #-0x3c
700b0a96: e7ff         	b	0x700b0a98 <ClockP_getTimeUsec+0x48> @ imm = #-0x2
700b0a98: 9a02         	ldr	r2, [sp, #0x8]
700b0a9a: 9803         	ldr	r0, [sp, #0xc]
700b0a9c: f64a 1180    	movw	r1, #0xa980
700b0aa0: f2c7 0108    	movt	r1, #0x7008
700b0aa4: 688b         	ldr	r3, [r1, #0x8]
700b0aa6: f8d1 c030    	ldr.w	r12, [r1, #0x30]
700b0aaa: fb00 f103    	mul	r1, r0, r3
700b0aae: 9807         	ldr	r0, [sp, #0x1c]
700b0ab0: eba0 000c    	sub.w	r0, r0, r12
700b0ab4: 4358         	muls	r0, r3, r0
700b0ab6: ea6f 0c0c    	mvn.w	r12, r12
700b0aba: fbb0 f0fc    	udiv	r0, r0, r12
700b0abe: fbe2 0103    	umlal	r0, r1, r2, r3
700b0ac2: 9109         	str	r1, [sp, #0x24]
700b0ac4: 9008         	str	r0, [sp, #0x20]
700b0ac6: 9808         	ldr	r0, [sp, #0x20]
700b0ac8: 9909         	ldr	r1, [sp, #0x24]
700b0aca: b00a         	add	sp, #0x28
700b0acc: bd80         	pop	{r7, pc}
700b0ace: 0000         	movs	r0, r0

700b0ad0 <UART_readData>:
700b0ad0: b580         	push	{r7, lr}
700b0ad2: b086         	sub	sp, #0x18
700b0ad4: 9005         	str	r0, [sp, #0x14]
700b0ad6: 9104         	str	r1, [sp, #0x10]
700b0ad8: 2000         	movs	r0, #0x0
700b0ada: f88d 000f    	strb.w	r0, [sp, #0xf]
700b0ade: 9804         	ldr	r0, [sp, #0x10]
700b0ae0: 9001         	str	r0, [sp, #0x4]
700b0ae2: 9805         	ldr	r0, [sp, #0x14]
700b0ae4: 6800         	ldr	r0, [r0]
700b0ae6: f10d 010f    	add.w	r1, sp, #0xf
700b0aea: f001 fbf9    	bl	0x700b22e0 <UART_getChar> @ imm = #0x17f2
700b0aee: 9002         	str	r0, [sp, #0x8]
700b0af0: e7ff         	b	0x700b0af2 <UART_readData+0x22> @ imm = #-0x2
700b0af2: 9901         	ldr	r1, [sp, #0x4]
700b0af4: 2000         	movs	r0, #0x0
700b0af6: 9000         	str	r0, [sp]
700b0af8: b131         	cbz	r1, 0x700b0b08 <UART_readData+0x38> @ imm = #0xc
700b0afa: e7ff         	b	0x700b0afc <UART_readData+0x2c> @ imm = #-0x2
700b0afc: 9802         	ldr	r0, [sp, #0x8]
700b0afe: 2800         	cmp	r0, #0x0
700b0b00: bf18         	it	ne
700b0b02: 2001         	movne	r0, #0x1
700b0b04: 9000         	str	r0, [sp]
700b0b06: e7ff         	b	0x700b0b08 <UART_readData+0x38> @ imm = #-0x2
700b0b08: 9800         	ldr	r0, [sp]
700b0b0a: 07c0         	lsls	r0, r0, #0x1f
700b0b0c: b1e0         	cbz	r0, 0x700b0b48 <UART_readData+0x78> @ imm = #0x38
700b0b0e: e7ff         	b	0x700b0b10 <UART_readData+0x40> @ imm = #-0x2
700b0b10: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b0b14: 9905         	ldr	r1, [sp, #0x14]
700b0b16: 6949         	ldr	r1, [r1, #0x14]
700b0b18: 7008         	strb	r0, [r1]
700b0b1a: 9905         	ldr	r1, [sp, #0x14]
700b0b1c: 6948         	ldr	r0, [r1, #0x14]
700b0b1e: 3001         	adds	r0, #0x1
700b0b20: 6148         	str	r0, [r1, #0x14]
700b0b22: 9905         	ldr	r1, [sp, #0x14]
700b0b24: 6988         	ldr	r0, [r1, #0x18]
700b0b26: 3001         	adds	r0, #0x1
700b0b28: 6188         	str	r0, [r1, #0x18]
700b0b2a: 9801         	ldr	r0, [sp, #0x4]
700b0b2c: 3801         	subs	r0, #0x1
700b0b2e: 9001         	str	r0, [sp, #0x4]
700b0b30: 9801         	ldr	r0, [sp, #0x4]
700b0b32: b140         	cbz	r0, 0x700b0b46 <UART_readData+0x76> @ imm = #0x10
700b0b34: e7ff         	b	0x700b0b36 <UART_readData+0x66> @ imm = #-0x2
700b0b36: 9805         	ldr	r0, [sp, #0x14]
700b0b38: 6800         	ldr	r0, [r0]
700b0b3a: f10d 010f    	add.w	r1, sp, #0xf
700b0b3e: f001 fbcf    	bl	0x700b22e0 <UART_getChar> @ imm = #0x179e
700b0b42: 9002         	str	r0, [sp, #0x8]
700b0b44: e7ff         	b	0x700b0b46 <UART_readData+0x76> @ imm = #-0x2
700b0b46: e7d4         	b	0x700b0af2 <UART_readData+0x22> @ imm = #-0x58
700b0b48: 9801         	ldr	r0, [sp, #0x4]
700b0b4a: b006         	add	sp, #0x18
700b0b4c: bd80         	pop	{r7, pc}
700b0b4e: 0000         	movs	r0, r0

700b0b50 <_DebugP_assert>:
700b0b50: b5b0         	push	{r4, r5, r7, lr}
700b0b52: b08e         	sub	sp, #0x38
700b0b54: f8dd c048    	ldr.w	r12, [sp, #0x48]
700b0b58: 900d         	str	r0, [sp, #0x34]
700b0b5a: 910c         	str	r1, [sp, #0x30]
700b0b5c: 920b         	str	r2, [sp, #0x2c]
700b0b5e: 930a         	str	r3, [sp, #0x28]
700b0b60: 980d         	ldr	r0, [sp, #0x34]
700b0b62: bb88         	cbnz	r0, 0x700b0bc8 <_DebugP_assert+0x78> @ imm = #0x62
700b0b64: e7ff         	b	0x700b0b66 <_DebugP_assert+0x16> @ imm = #-0x2
700b0b66: 2001         	movs	r0, #0x1
700b0b68: 9004         	str	r0, [sp, #0x10]
700b0b6a: 9009         	str	r0, [sp, #0x24]
700b0b6c: f7ff ff70    	bl	0x700b0a50 <ClockP_getTimeUsec> @ imm = #-0x120
700b0b70: 9107         	str	r1, [sp, #0x1c]
700b0b72: 9006         	str	r0, [sp, #0x18]
700b0b74: 9806         	ldr	r0, [sp, #0x18]
700b0b76: 9907         	ldr	r1, [sp, #0x1c]
700b0b78: f244 2240    	movw	r2, #0x4240
700b0b7c: f2c0 020f    	movt	r2, #0xf
700b0b80: 2300         	movs	r3, #0x0
700b0b82: f003 ef70    	blx	0x700b4a64 <__aeabi_uldivmod> @ imm = #0x3ee0
700b0b86: 4603         	mov	r3, r0
700b0b88: 9804         	ldr	r0, [sp, #0x10]
700b0b8a: 9305         	str	r3, [sp, #0x14]
700b0b8c: 4613         	mov	r3, r2
700b0b8e: 9a05         	ldr	r2, [sp, #0x14]
700b0b90: 990c         	ldr	r1, [sp, #0x30]
700b0b92: f8dd e02c    	ldr.w	lr, [sp, #0x2c]
700b0b96: 9c0a         	ldr	r4, [sp, #0x28]
700b0b98: 9d12         	ldr	r5, [sp, #0x48]
700b0b9a: 46ec         	mov	r12, sp
700b0b9c: f8cc 500c    	str.w	r5, [r12, #0xc]
700b0ba0: f8cc 4008    	str.w	r4, [r12, #0x8]
700b0ba4: f8cc e004    	str.w	lr, [r12, #0x4]
700b0ba8: f8cc 1000    	str.w	r1, [r12]
700b0bac: f247 5188    	movw	r1, #0x7588
700b0bb0: f2c7 010b    	movt	r1, #0x700b
700b0bb4: f7ff f864    	bl	0x700afc80 <_DebugP_logZone> @ imm = #-0xf38
700b0bb8: f005 e9dc    	blx	0x700b5f74 <HwiP_disable> @ imm = #0x53b8
700b0bbc: e7ff         	b	0x700b0bbe <_DebugP_assert+0x6e> @ imm = #-0x2
700b0bbe: 9809         	ldr	r0, [sp, #0x24]
700b0bc0: b108         	cbz	r0, 0x700b0bc6 <_DebugP_assert+0x76> @ imm = #0x2
700b0bc2: e7ff         	b	0x700b0bc4 <_DebugP_assert+0x74> @ imm = #-0x2
700b0bc4: e7fb         	b	0x700b0bbe <_DebugP_assert+0x6e> @ imm = #-0xa
700b0bc6: e7ff         	b	0x700b0bc8 <_DebugP_assert+0x78> @ imm = #-0x2
700b0bc8: b00e         	add	sp, #0x38
700b0bca: bdb0         	pop	{r4, r5, r7, pc}
700b0bcc: 0000         	movs	r0, r0
700b0bce: 0000         	movs	r0, r0

700b0bd0 <_tx_mutex_cleanup>:
700b0bd0: b580         	push	{r7, lr}
700b0bd2: b086         	sub	sp, #0x18
700b0bd4: 9005         	str	r0, [sp, #0x14]
700b0bd6: 9104         	str	r1, [sp, #0x10]
700b0bd8: 9805         	ldr	r0, [sp, #0x14]
700b0bda: 6f00         	ldr	r0, [r0, #0x70]
700b0bdc: 9003         	str	r0, [sp, #0xc]
700b0bde: 9905         	ldr	r1, [sp, #0x14]
700b0be0: 2000         	movs	r0, #0x0
700b0be2: 66c8         	str	r0, [r1, #0x6c]
700b0be4: 9903         	ldr	r1, [sp, #0xc]
700b0be6: 69c8         	ldr	r0, [r1, #0x1c]
700b0be8: 3801         	subs	r0, #0x1
700b0bea: 61c8         	str	r0, [r1, #0x1c]
700b0bec: 9803         	ldr	r0, [sp, #0xc]
700b0bee: 69c0         	ldr	r0, [r0, #0x1c]
700b0bf0: 9002         	str	r0, [sp, #0x8]
700b0bf2: 9802         	ldr	r0, [sp, #0x8]
700b0bf4: b920         	cbnz	r0, 0x700b0c00 <_tx_mutex_cleanup+0x30> @ imm = #0x8
700b0bf6: e7ff         	b	0x700b0bf8 <_tx_mutex_cleanup+0x28> @ imm = #-0x2
700b0bf8: 9903         	ldr	r1, [sp, #0xc]
700b0bfa: 2000         	movs	r0, #0x0
700b0bfc: 6188         	str	r0, [r1, #0x18]
700b0bfe: e016         	b	0x700b0c2e <_tx_mutex_cleanup+0x5e> @ imm = #0x2c
700b0c00: 9805         	ldr	r0, [sp, #0x14]
700b0c02: 6f40         	ldr	r0, [r0, #0x74]
700b0c04: 9001         	str	r0, [sp, #0x4]
700b0c06: 9805         	ldr	r0, [sp, #0x14]
700b0c08: 6f80         	ldr	r0, [r0, #0x78]
700b0c0a: 9000         	str	r0, [sp]
700b0c0c: 9800         	ldr	r0, [sp]
700b0c0e: 9901         	ldr	r1, [sp, #0x4]
700b0c10: 6788         	str	r0, [r1, #0x78]
700b0c12: 9801         	ldr	r0, [sp, #0x4]
700b0c14: 9900         	ldr	r1, [sp]
700b0c16: 6748         	str	r0, [r1, #0x74]
700b0c18: 9803         	ldr	r0, [sp, #0xc]
700b0c1a: 6980         	ldr	r0, [r0, #0x18]
700b0c1c: 9905         	ldr	r1, [sp, #0x14]
700b0c1e: 4288         	cmp	r0, r1
700b0c20: d104         	bne	0x700b0c2c <_tx_mutex_cleanup+0x5c> @ imm = #0x8
700b0c22: e7ff         	b	0x700b0c24 <_tx_mutex_cleanup+0x54> @ imm = #-0x2
700b0c24: 9801         	ldr	r0, [sp, #0x4]
700b0c26: 9903         	ldr	r1, [sp, #0xc]
700b0c28: 6188         	str	r0, [r1, #0x18]
700b0c2a: e7ff         	b	0x700b0c2c <_tx_mutex_cleanup+0x5c> @ imm = #-0x2
700b0c2c: e7ff         	b	0x700b0c2e <_tx_mutex_cleanup+0x5e> @ imm = #-0x2
700b0c2e: 9805         	ldr	r0, [sp, #0x14]
700b0c30: 6b40         	ldr	r0, [r0, #0x34]
700b0c32: 280d         	cmp	r0, #0xd
700b0c34: d108         	bne	0x700b0c48 <_tx_mutex_cleanup+0x78> @ imm = #0x10
700b0c36: e7ff         	b	0x700b0c38 <_tx_mutex_cleanup+0x68> @ imm = #-0x2
700b0c38: 9905         	ldr	r1, [sp, #0x14]
700b0c3a: 201d         	movs	r0, #0x1d
700b0c3c: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0c40: 9805         	ldr	r0, [sp, #0x14]
700b0c42: f7f6 fe25    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #-0x93b6
700b0c46: e7ff         	b	0x700b0c48 <_tx_mutex_cleanup+0x78> @ imm = #-0x2
700b0c48: b006         	add	sp, #0x18
700b0c4a: bd80         	pop	{r7, pc}
700b0c4c: 0000         	movs	r0, r0
700b0c4e: 0000         	movs	r0, r0

700b0c50 <_tx_semaphore_cleanup>:
700b0c50: b580         	push	{r7, lr}
700b0c52: b086         	sub	sp, #0x18
700b0c54: 9005         	str	r0, [sp, #0x14]
700b0c56: 9104         	str	r1, [sp, #0x10]
700b0c58: 9805         	ldr	r0, [sp, #0x14]
700b0c5a: 6f00         	ldr	r0, [r0, #0x70]
700b0c5c: 9003         	str	r0, [sp, #0xc]
700b0c5e: 9905         	ldr	r1, [sp, #0x14]
700b0c60: 2000         	movs	r0, #0x0
700b0c62: 66c8         	str	r0, [r1, #0x6c]
700b0c64: 9903         	ldr	r1, [sp, #0xc]
700b0c66: 6908         	ldr	r0, [r1, #0x10]
700b0c68: 3801         	subs	r0, #0x1
700b0c6a: 6108         	str	r0, [r1, #0x10]
700b0c6c: 9803         	ldr	r0, [sp, #0xc]
700b0c6e: 6900         	ldr	r0, [r0, #0x10]
700b0c70: 9002         	str	r0, [sp, #0x8]
700b0c72: 9802         	ldr	r0, [sp, #0x8]
700b0c74: b920         	cbnz	r0, 0x700b0c80 <_tx_semaphore_cleanup+0x30> @ imm = #0x8
700b0c76: e7ff         	b	0x700b0c78 <_tx_semaphore_cleanup+0x28> @ imm = #-0x2
700b0c78: 9903         	ldr	r1, [sp, #0xc]
700b0c7a: 2000         	movs	r0, #0x0
700b0c7c: 60c8         	str	r0, [r1, #0xc]
700b0c7e: e016         	b	0x700b0cae <_tx_semaphore_cleanup+0x5e> @ imm = #0x2c
700b0c80: 9805         	ldr	r0, [sp, #0x14]
700b0c82: 6f40         	ldr	r0, [r0, #0x74]
700b0c84: 9001         	str	r0, [sp, #0x4]
700b0c86: 9805         	ldr	r0, [sp, #0x14]
700b0c88: 6f80         	ldr	r0, [r0, #0x78]
700b0c8a: 9000         	str	r0, [sp]
700b0c8c: 9800         	ldr	r0, [sp]
700b0c8e: 9901         	ldr	r1, [sp, #0x4]
700b0c90: 6788         	str	r0, [r1, #0x78]
700b0c92: 9801         	ldr	r0, [sp, #0x4]
700b0c94: 9900         	ldr	r1, [sp]
700b0c96: 6748         	str	r0, [r1, #0x74]
700b0c98: 9803         	ldr	r0, [sp, #0xc]
700b0c9a: 68c0         	ldr	r0, [r0, #0xc]
700b0c9c: 9905         	ldr	r1, [sp, #0x14]
700b0c9e: 4288         	cmp	r0, r1
700b0ca0: d104         	bne	0x700b0cac <_tx_semaphore_cleanup+0x5c> @ imm = #0x8
700b0ca2: e7ff         	b	0x700b0ca4 <_tx_semaphore_cleanup+0x54> @ imm = #-0x2
700b0ca4: 9801         	ldr	r0, [sp, #0x4]
700b0ca6: 9903         	ldr	r1, [sp, #0xc]
700b0ca8: 60c8         	str	r0, [r1, #0xc]
700b0caa: e7ff         	b	0x700b0cac <_tx_semaphore_cleanup+0x5c> @ imm = #-0x2
700b0cac: e7ff         	b	0x700b0cae <_tx_semaphore_cleanup+0x5e> @ imm = #-0x2
700b0cae: 9805         	ldr	r0, [sp, #0x14]
700b0cb0: 6b40         	ldr	r0, [r0, #0x34]
700b0cb2: 2806         	cmp	r0, #0x6
700b0cb4: d108         	bne	0x700b0cc8 <_tx_semaphore_cleanup+0x78> @ imm = #0x10
700b0cb6: e7ff         	b	0x700b0cb8 <_tx_semaphore_cleanup+0x68> @ imm = #-0x2
700b0cb8: 9905         	ldr	r1, [sp, #0x14]
700b0cba: 200d         	movs	r0, #0xd
700b0cbc: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0cc0: 9805         	ldr	r0, [sp, #0x14]
700b0cc2: f7f6 fde5    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #-0x9436
700b0cc6: e7ff         	b	0x700b0cc8 <_tx_semaphore_cleanup+0x78> @ imm = #-0x2
700b0cc8: b006         	add	sp, #0x18
700b0cca: bd80         	pop	{r7, pc}
700b0ccc: 0000         	movs	r0, r0
700b0cce: 0000         	movs	r0, r0

700b0cd0 <UART_Params_init>:
700b0cd0: b082         	sub	sp, #0x8
700b0cd2: 9001         	str	r0, [sp, #0x4]
700b0cd4: 9801         	ldr	r0, [sp, #0x4]
700b0cd6: b3b0         	cbz	r0, 0x700b0d46 <UART_Params_init+0x76> @ imm = #0x6c
700b0cd8: e7ff         	b	0x700b0cda <UART_Params_init+0xa> @ imm = #-0x2
700b0cda: 9901         	ldr	r1, [sp, #0x4]
700b0cdc: f44f 30e1    	mov.w	r0, #0x1c200
700b0ce0: 6008         	str	r0, [r1]
700b0ce2: 9901         	ldr	r1, [sp, #0x4]
700b0ce4: 2003         	movs	r0, #0x3
700b0ce6: 6048         	str	r0, [r1, #0x4]
700b0ce8: 9901         	ldr	r1, [sp, #0x4]
700b0cea: 2000         	movs	r0, #0x0
700b0cec: 9000         	str	r0, [sp]
700b0cee: 6088         	str	r0, [r1, #0x8]
700b0cf0: 9901         	ldr	r1, [sp, #0x4]
700b0cf2: 60c8         	str	r0, [r1, #0xc]
700b0cf4: 9901         	ldr	r1, [sp, #0x4]
700b0cf6: 6108         	str	r0, [r1, #0x10]
700b0cf8: 9901         	ldr	r1, [sp, #0x4]
700b0cfa: 6148         	str	r0, [r1, #0x14]
700b0cfc: 9901         	ldr	r1, [sp, #0x4]
700b0cfe: 6188         	str	r0, [r1, #0x18]
700b0d00: 9901         	ldr	r1, [sp, #0x4]
700b0d02: 61c8         	str	r0, [r1, #0x1c]
700b0d04: 9901         	ldr	r1, [sp, #0x4]
700b0d06: 6208         	str	r0, [r1, #0x20]
700b0d08: 9901         	ldr	r1, [sp, #0x4]
700b0d0a: 6248         	str	r0, [r1, #0x24]
700b0d0c: 9a01         	ldr	r2, [sp, #0x4]
700b0d0e: 2110         	movs	r1, #0x10
700b0d10: 6291         	str	r1, [r2, #0x28]
700b0d12: 9a01         	ldr	r2, [sp, #0x4]
700b0d14: f64f 71ff    	movw	r1, #0xffff
700b0d18: 6311         	str	r1, [r2, #0x30]
700b0d1a: 9a01         	ldr	r2, [sp, #0x4]
700b0d1c: 2101         	movs	r1, #0x1
700b0d1e: 62d1         	str	r1, [r2, #0x2c]
700b0d20: 9a01         	ldr	r2, [sp, #0x4]
700b0d22: 2104         	movs	r1, #0x4
700b0d24: f882 1034    	strb.w	r1, [r2, #0x34]
700b0d28: 9901         	ldr	r1, [sp, #0x4]
700b0d2a: 6388         	str	r0, [r1, #0x38]
700b0d2c: 9a01         	ldr	r2, [sp, #0x4]
700b0d2e: f04f 31ff    	mov.w	r1, #0xffffffff
700b0d32: 63d1         	str	r1, [r2, #0x3c]
700b0d34: 9901         	ldr	r1, [sp, #0x4]
700b0d36: 6408         	str	r0, [r1, #0x40]
700b0d38: 9901         	ldr	r1, [sp, #0x4]
700b0d3a: 2008         	movs	r0, #0x8
700b0d3c: 6448         	str	r0, [r1, #0x44]
700b0d3e: 9901         	ldr	r1, [sp, #0x4]
700b0d40: 2020         	movs	r0, #0x20
700b0d42: 6488         	str	r0, [r1, #0x48]
700b0d44: e7ff         	b	0x700b0d46 <UART_Params_init+0x76> @ imm = #-0x2
700b0d46: b002         	add	sp, #0x8
700b0d48: 4770         	bx	lr
700b0d4a: 0000         	movs	r0, r0

700b0d4c <snprintf>:
700b0d4c: e24dd004     	sub	sp, sp, #4
700b0d50: e92d4070     	push	{r4, r5, r6, lr}
700b0d54: e24dd01c     	sub	sp, sp, #28
700b0d58: e3a06000     	mov	r6, #0
700b0d5c: e1a04001     	mov	r4, r1
700b0d60: e2511001     	subs	r1, r1, #1
700b0d64: e58d302c     	str	r3, [sp, #0x2c]
700b0d68: e59f3050     	ldr	r3, [pc, #0x50]         @ 0x700b0dc0 <snprintf+0x74>
700b0d6c: 31a01006     	movlo	r1, r6
700b0d70: e59f5044     	ldr	r5, [pc, #0x44]         @ 0x700b0dbc <snprintf+0x70>
700b0d74: e58d2014     	str	r2, [sp, #0x14]
700b0d78: e28d2008     	add	r2, sp, #8
700b0d7c: e58d0008     	str	r0, [sp, #0x8]
700b0d80: e28d0014     	add	r0, sp, #20
700b0d84: e58d100c     	str	r1, [sp, #0xc]
700b0d88: e28d102c     	add	r1, sp, #44
700b0d8c: e58d6010     	str	r6, [sp, #0x10]
700b0d90: e58d5000     	str	r5, [sp]
700b0d94: e58d1018     	str	r1, [sp, #0x18]
700b0d98: ebffb738     	bl	0x7009ea80 <__TI_printfi_nofloat> @ imm = #-0x12320
700b0d9c: e3540000     	cmp	r4, #0
700b0da0: 0a000001     	beq	0x700b0dac <snprintf+0x60> @ imm = #0x4
700b0da4: e59d1008     	ldr	r1, [sp, #0x8]
700b0da8: e5c16000     	strb	r6, [r1]
700b0dac: e28dd01c     	add	sp, sp, #28
700b0db0: e8bd4070     	pop	{r4, r5, r6, lr}
700b0db4: e28dd004     	add	sp, sp, #4
700b0db8: e12fff1e     	bx	lr
700b0dbc: 58 2a 0b 70  	.word	0x700b2a58
700b0dc0: ec 45 0b 70  	.word	0x700b45ec
700b0dc4: 00 00 00 00  	.word	0x00000000
700b0dc8: 00 00 00 00  	.word	0x00000000
700b0dcc: 00 00 00 00  	.word	0x00000000

700b0dd0 <CSL_bcdmaChanOpClearError>:
700b0dd0: b580         	push	{r7, lr}
700b0dd2: b086         	sub	sp, #0x18
700b0dd4: 9005         	str	r0, [sp, #0x14]
700b0dd6: 9104         	str	r1, [sp, #0x10]
700b0dd8: 9203         	str	r2, [sp, #0xc]
700b0dda: 2000         	movs	r0, #0x0
700b0ddc: 9002         	str	r0, [sp, #0x8]
700b0dde: 9804         	ldr	r0, [sp, #0x10]
700b0de0: 9001         	str	r0, [sp, #0x4]
700b0de2: b140         	cbz	r0, 0x700b0df6 <CSL_bcdmaChanOpClearError+0x26> @ imm = #0x10
700b0de4: e7ff         	b	0x700b0de6 <CSL_bcdmaChanOpClearError+0x16> @ imm = #-0x2
700b0de6: 9801         	ldr	r0, [sp, #0x4]
700b0de8: 2801         	cmp	r0, #0x1
700b0dea: d00f         	beq	0x700b0e0c <CSL_bcdmaChanOpClearError+0x3c> @ imm = #0x1e
700b0dec: e7ff         	b	0x700b0dee <CSL_bcdmaChanOpClearError+0x1e> @ imm = #-0x2
700b0dee: 9801         	ldr	r0, [sp, #0x4]
700b0df0: 2802         	cmp	r0, #0x2
700b0df2: d016         	beq	0x700b0e22 <CSL_bcdmaChanOpClearError+0x52> @ imm = #0x2c
700b0df4: e020         	b	0x700b0e38 <CSL_bcdmaChanOpClearError+0x68> @ imm = #0x40
700b0df6: 9805         	ldr	r0, [sp, #0x14]
700b0df8: 6880         	ldr	r0, [r0, #0x8]
700b0dfa: 9903         	ldr	r1, [sp, #0xc]
700b0dfc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0e00: 2101         	movs	r1, #0x1
700b0e02: 2300         	movs	r3, #0x0
700b0e04: 461a         	mov	r2, r3
700b0e06: f003 f89b    	bl	0x700b3f40 <CSL_REG32_FINS_RAW> @ imm = #0x3136
700b0e0a: e019         	b	0x700b0e40 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x32
700b0e0c: 9805         	ldr	r0, [sp, #0x14]
700b0e0e: 6900         	ldr	r0, [r0, #0x10]
700b0e10: 9903         	ldr	r1, [sp, #0xc]
700b0e12: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0e16: 2101         	movs	r1, #0x1
700b0e18: 2300         	movs	r3, #0x0
700b0e1a: 461a         	mov	r2, r3
700b0e1c: f003 f890    	bl	0x700b3f40 <CSL_REG32_FINS_RAW> @ imm = #0x3120
700b0e20: e00e         	b	0x700b0e40 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x1c
700b0e22: 9805         	ldr	r0, [sp, #0x14]
700b0e24: 6980         	ldr	r0, [r0, #0x18]
700b0e26: 9903         	ldr	r1, [sp, #0xc]
700b0e28: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0e2c: 2101         	movs	r1, #0x1
700b0e2e: 2300         	movs	r3, #0x0
700b0e30: 461a         	mov	r2, r3
700b0e32: f003 f885    	bl	0x700b3f40 <CSL_REG32_FINS_RAW> @ imm = #0x310a
700b0e36: e003         	b	0x700b0e40 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x6
700b0e38: f06f 0001    	mvn	r0, #0x1
700b0e3c: 9002         	str	r0, [sp, #0x8]
700b0e3e: e7ff         	b	0x700b0e40 <CSL_bcdmaChanOpClearError+0x70> @ imm = #-0x2
700b0e40: 9802         	ldr	r0, [sp, #0x8]
700b0e42: b006         	add	sp, #0x18
700b0e44: bd80         	pop	{r7, pc}
		...
700b0e4e: 0000         	movs	r0, r0

700b0e50 <CSL_bcdmaDoChanOp>:
700b0e50: b580         	push	{r7, lr}
700b0e52: b088         	sub	sp, #0x20
700b0e54: 9007         	str	r0, [sp, #0x1c]
700b0e56: 9106         	str	r1, [sp, #0x18]
700b0e58: 9205         	str	r2, [sp, #0x14]
700b0e5a: 9304         	str	r3, [sp, #0x10]
700b0e5c: f04f 30ff    	mov.w	r0, #0xffffffff
700b0e60: 9003         	str	r0, [sp, #0xc]
700b0e62: 9807         	ldr	r0, [sp, #0x1c]
700b0e64: b920         	cbnz	r0, 0x700b0e70 <CSL_bcdmaDoChanOp+0x20> @ imm = #0x8
700b0e66: e7ff         	b	0x700b0e68 <CSL_bcdmaDoChanOp+0x18> @ imm = #-0x2
700b0e68: f06f 0001    	mvn	r0, #0x1
700b0e6c: 9003         	str	r0, [sp, #0xc]
700b0e6e: e027         	b	0x700b0ec0 <CSL_bcdmaDoChanOp+0x70> @ imm = #0x4e
700b0e70: 9807         	ldr	r0, [sp, #0x1c]
700b0e72: 6a40         	ldr	r0, [r0, #0x24]
700b0e74: b140         	cbz	r0, 0x700b0e88 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x10
700b0e76: e7ff         	b	0x700b0e78 <CSL_bcdmaDoChanOp+0x28> @ imm = #-0x2
700b0e78: 9807         	ldr	r0, [sp, #0x1c]
700b0e7a: 6ac0         	ldr	r0, [r0, #0x2c]
700b0e7c: b120         	cbz	r0, 0x700b0e88 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x8
700b0e7e: e7ff         	b	0x700b0e80 <CSL_bcdmaDoChanOp+0x30> @ imm = #-0x2
700b0e80: 9807         	ldr	r0, [sp, #0x1c]
700b0e82: 6a80         	ldr	r0, [r0, #0x28]
700b0e84: b920         	cbnz	r0, 0x700b0e90 <CSL_bcdmaDoChanOp+0x40> @ imm = #0x8
700b0e86: e7ff         	b	0x700b0e88 <CSL_bcdmaDoChanOp+0x38> @ imm = #-0x2
700b0e88: 9807         	ldr	r0, [sp, #0x1c]
700b0e8a: f7ff f9d1    	bl	0x700b0230 <CSL_bcdmaGetCfg> @ imm = #-0xc5e
700b0e8e: e7ff         	b	0x700b0e90 <CSL_bcdmaDoChanOp+0x40> @ imm = #-0x2
700b0e90: 9807         	ldr	r0, [sp, #0x1c]
700b0e92: 9905         	ldr	r1, [sp, #0x14]
700b0e94: aa01         	add	r2, sp, #0x4
700b0e96: f7ff fd9b    	bl	0x700b09d0 <CSL_bcdmaMapChanIdx> @ imm = #-0x4ca
700b0e9a: 9002         	str	r0, [sp, #0x8]
700b0e9c: 9802         	ldr	r0, [sp, #0x8]
700b0e9e: 3001         	adds	r0, #0x1
700b0ea0: b168         	cbz	r0, 0x700b0ebe <CSL_bcdmaDoChanOp+0x6e> @ imm = #0x1a
700b0ea2: e7ff         	b	0x700b0ea4 <CSL_bcdmaDoChanOp+0x54> @ imm = #-0x2
700b0ea4: 9807         	ldr	r0, [sp, #0x1c]
700b0ea6: 9906         	ldr	r1, [sp, #0x18]
700b0ea8: 9a01         	ldr	r2, [sp, #0x4]
700b0eaa: 9b02         	ldr	r3, [sp, #0x8]
700b0eac: f8dd c010    	ldr.w	r12, [sp, #0x10]
700b0eb0: 46ee         	mov	lr, sp
700b0eb2: f8ce c000    	str.w	r12, [lr]
700b0eb6: f7f7 f8b3    	bl	0x700a8020 <CSL_bcdmaChanOp> @ imm = #-0x8e9a
700b0eba: 9003         	str	r0, [sp, #0xc]
700b0ebc: e7ff         	b	0x700b0ebe <CSL_bcdmaDoChanOp+0x6e> @ imm = #-0x2
700b0ebe: e7ff         	b	0x700b0ec0 <CSL_bcdmaDoChanOp+0x70> @ imm = #-0x2
700b0ec0: 9803         	ldr	r0, [sp, #0xc]
700b0ec2: b008         	add	sp, #0x20
700b0ec4: bd80         	pop	{r7, pc}
		...
700b0ece: 0000         	movs	r0, r0

700b0ed0 <Udma_chGetCqRingHandle>:
700b0ed0: b085         	sub	sp, #0x14
700b0ed2: 9004         	str	r0, [sp, #0x10]
700b0ed4: 2000         	movs	r0, #0x0
700b0ed6: 9003         	str	r0, [sp, #0xc]
700b0ed8: 9002         	str	r0, [sp, #0x8]
700b0eda: 9804         	ldr	r0, [sp, #0x10]
700b0edc: 9000         	str	r0, [sp]
700b0ede: 9800         	ldr	r0, [sp]
700b0ee0: b150         	cbz	r0, 0x700b0ef8 <Udma_chGetCqRingHandle+0x28> @ imm = #0x14
700b0ee2: e7ff         	b	0x700b0ee4 <Udma_chGetCqRingHandle+0x14> @ imm = #-0x2
700b0ee4: 9800         	ldr	r0, [sp]
700b0ee6: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b0eea: f64a 31cd    	movw	r1, #0xabcd
700b0eee: f6ca 31dc    	movt	r1, #0xabdc
700b0ef2: 4288         	cmp	r0, r1
700b0ef4: d004         	beq	0x700b0f00 <Udma_chGetCqRingHandle+0x30> @ imm = #0x8
700b0ef6: e7ff         	b	0x700b0ef8 <Udma_chGetCqRingHandle+0x28> @ imm = #-0x2
700b0ef8: f06f 0001    	mvn	r0, #0x1
700b0efc: 9003         	str	r0, [sp, #0xc]
700b0efe: e7ff         	b	0x700b0f00 <Udma_chGetCqRingHandle+0x30> @ imm = #-0x2
700b0f00: 9803         	ldr	r0, [sp, #0xc]
700b0f02: b9a8         	cbnz	r0, 0x700b0f30 <Udma_chGetCqRingHandle+0x60> @ imm = #0x2a
700b0f04: e7ff         	b	0x700b0f06 <Udma_chGetCqRingHandle+0x36> @ imm = #-0x2
700b0f06: 9800         	ldr	r0, [sp]
700b0f08: 6e80         	ldr	r0, [r0, #0x68]
700b0f0a: 9001         	str	r0, [sp, #0x4]
700b0f0c: 9801         	ldr	r0, [sp, #0x4]
700b0f0e: b150         	cbz	r0, 0x700b0f26 <Udma_chGetCqRingHandle+0x56> @ imm = #0x14
700b0f10: e7ff         	b	0x700b0f12 <Udma_chGetCqRingHandle+0x42> @ imm = #-0x2
700b0f12: 9801         	ldr	r0, [sp, #0x4]
700b0f14: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b0f18: f64a 31cd    	movw	r1, #0xabcd
700b0f1c: f6ca 31dc    	movt	r1, #0xabdc
700b0f20: 4288         	cmp	r0, r1
700b0f22: d004         	beq	0x700b0f2e <Udma_chGetCqRingHandle+0x5e> @ imm = #0x8
700b0f24: e7ff         	b	0x700b0f26 <Udma_chGetCqRingHandle+0x56> @ imm = #-0x2
700b0f26: f04f 30ff    	mov.w	r0, #0xffffffff
700b0f2a: 9003         	str	r0, [sp, #0xc]
700b0f2c: e7ff         	b	0x700b0f2e <Udma_chGetCqRingHandle+0x5e> @ imm = #-0x2
700b0f2e: e7ff         	b	0x700b0f30 <Udma_chGetCqRingHandle+0x60> @ imm = #-0x2
700b0f30: 9803         	ldr	r0, [sp, #0xc]
700b0f32: b928         	cbnz	r0, 0x700b0f40 <Udma_chGetCqRingHandle+0x70> @ imm = #0xa
700b0f34: e7ff         	b	0x700b0f36 <Udma_chGetCqRingHandle+0x66> @ imm = #-0x2
700b0f36: 9800         	ldr	r0, [sp]
700b0f38: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700b0f3c: 9002         	str	r0, [sp, #0x8]
700b0f3e: e7ff         	b	0x700b0f40 <Udma_chGetCqRingHandle+0x70> @ imm = #-0x2
700b0f40: 9802         	ldr	r0, [sp, #0x8]
700b0f42: b005         	add	sp, #0x14
700b0f44: 4770         	bx	lr
		...
700b0f4e: 0000         	movs	r0, r0

700b0f50 <Udma_chGetFqRingHandle>:
700b0f50: b085         	sub	sp, #0x14
700b0f52: 9004         	str	r0, [sp, #0x10]
700b0f54: 2000         	movs	r0, #0x0
700b0f56: 9003         	str	r0, [sp, #0xc]
700b0f58: 9002         	str	r0, [sp, #0x8]
700b0f5a: 9804         	ldr	r0, [sp, #0x10]
700b0f5c: 9000         	str	r0, [sp]
700b0f5e: 9800         	ldr	r0, [sp]
700b0f60: b150         	cbz	r0, 0x700b0f78 <Udma_chGetFqRingHandle+0x28> @ imm = #0x14
700b0f62: e7ff         	b	0x700b0f64 <Udma_chGetFqRingHandle+0x14> @ imm = #-0x2
700b0f64: 9800         	ldr	r0, [sp]
700b0f66: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b0f6a: f64a 31cd    	movw	r1, #0xabcd
700b0f6e: f6ca 31dc    	movt	r1, #0xabdc
700b0f72: 4288         	cmp	r0, r1
700b0f74: d004         	beq	0x700b0f80 <Udma_chGetFqRingHandle+0x30> @ imm = #0x8
700b0f76: e7ff         	b	0x700b0f78 <Udma_chGetFqRingHandle+0x28> @ imm = #-0x2
700b0f78: f06f 0001    	mvn	r0, #0x1
700b0f7c: 9003         	str	r0, [sp, #0xc]
700b0f7e: e7ff         	b	0x700b0f80 <Udma_chGetFqRingHandle+0x30> @ imm = #-0x2
700b0f80: 9803         	ldr	r0, [sp, #0xc]
700b0f82: b9a8         	cbnz	r0, 0x700b0fb0 <Udma_chGetFqRingHandle+0x60> @ imm = #0x2a
700b0f84: e7ff         	b	0x700b0f86 <Udma_chGetFqRingHandle+0x36> @ imm = #-0x2
700b0f86: 9800         	ldr	r0, [sp]
700b0f88: 6e80         	ldr	r0, [r0, #0x68]
700b0f8a: 9001         	str	r0, [sp, #0x4]
700b0f8c: 9801         	ldr	r0, [sp, #0x4]
700b0f8e: b150         	cbz	r0, 0x700b0fa6 <Udma_chGetFqRingHandle+0x56> @ imm = #0x14
700b0f90: e7ff         	b	0x700b0f92 <Udma_chGetFqRingHandle+0x42> @ imm = #-0x2
700b0f92: 9801         	ldr	r0, [sp, #0x4]
700b0f94: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b0f98: f64a 31cd    	movw	r1, #0xabcd
700b0f9c: f6ca 31dc    	movt	r1, #0xabdc
700b0fa0: 4288         	cmp	r0, r1
700b0fa2: d004         	beq	0x700b0fae <Udma_chGetFqRingHandle+0x5e> @ imm = #0x8
700b0fa4: e7ff         	b	0x700b0fa6 <Udma_chGetFqRingHandle+0x56> @ imm = #-0x2
700b0fa6: f04f 30ff    	mov.w	r0, #0xffffffff
700b0faa: 9003         	str	r0, [sp, #0xc]
700b0fac: e7ff         	b	0x700b0fae <Udma_chGetFqRingHandle+0x5e> @ imm = #-0x2
700b0fae: e7ff         	b	0x700b0fb0 <Udma_chGetFqRingHandle+0x60> @ imm = #-0x2
700b0fb0: 9803         	ldr	r0, [sp, #0xc]
700b0fb2: b928         	cbnz	r0, 0x700b0fc0 <Udma_chGetFqRingHandle+0x70> @ imm = #0xa
700b0fb4: e7ff         	b	0x700b0fb6 <Udma_chGetFqRingHandle+0x66> @ imm = #-0x2
700b0fb6: 9800         	ldr	r0, [sp]
700b0fb8: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700b0fbc: 9002         	str	r0, [sp, #0x8]
700b0fbe: e7ff         	b	0x700b0fc0 <Udma_chGetFqRingHandle+0x70> @ imm = #-0x2
700b0fc0: 9802         	ldr	r0, [sp, #0x8]
700b0fc2: b005         	add	sp, #0x14
700b0fc4: 4770         	bx	lr
		...
700b0fce: 0000         	movs	r0, r0

700b0fd0 <rtos_main_threadx>:
; {
700b0fd0: b510         	push	{r4, lr}
700b0fd2: b08e         	sub	sp, #0x38
;    System_init();
700b0fd4: f003 fa4c    	bl	0x700b4470 <System_init> @ imm = #0x3498
;    Board_init();
700b0fd8: f004 fafa    	bl	0x700b55d0 <Board_init> @ imm = #0x45f4
;    Drivers_open();
700b0fdc: f001 ffd0    	bl	0x700b2f80 <Drivers_open> @ imm = #0x1fa0
;    Board_driversOpen();
700b0fe0: f004 fab6    	bl	0x700b5550 <Board_driversOpen> @ imm = #0x456c
;    test_interrupt_handler = tm_isr_message_handler;
700b0fe4: f64b 1011    	movw	r0, #0xb911
700b0fe8: f248 317c    	movw	r1, #0x837c
700b0fec: f2c7 000a    	movt	r0, #0x700a
700b0ff0: ac09         	add	r4, sp, #0x24
700b0ff2: f2c7 010b    	movt	r1, #0x700b
700b0ff6: 6008         	str	r0, [r1]
;    HwiP_Params_init(&hwiParams);
700b0ff8: 4620         	mov	r0, r4
700b0ffa: f004 fba9    	bl	0x700b5750 <HwiP_Params_init> @ imm = #0x4752
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700b0ffe: f245 21c1    	movw	r1, #0x52c1
700b1002: 200a         	movs	r0, #0xa
700b1004: f2c7 010b    	movt	r1, #0x700b
;    hwiParams.intNum = SOFTWARE_INTERRUPT_ID;  /* Chosen interrupt ID */
700b1008: 9009         	str	r0, [sp, #0x24]
700b100a: 2001         	movs	r0, #0x1
;    hwiParams.priority = 1;                    /* Set a valid priority */
700b100c: f8ad 0032    	strh.w	r0, [sp, #0x32]
700b1010: a801         	add	r0, sp, #0x4
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700b1012: 910a         	str	r1, [sp, #0x28]
;    if (HwiP_construct(&hwiObj, &hwiParams) != SystemP_SUCCESS)
700b1014: 4621         	mov	r1, r4
700b1016: f004 fbb3    	bl	0x700b5780 <HwiP_construct> @ imm = #0x4766
700b101a: b150         	cbz	r0, 0x700b1032 <rtos_main_threadx+0x62> @ imm = #0x14
;       printf("Failed to register interrupt\r\n");
700b101c: f247 7152    	movw	r1, #0x7752
700b1020: 2001         	movs	r0, #0x1
700b1022: f2c7 010b    	movt	r1, #0x700b
700b1026: f7fe fe2b    	bl	0x700afc80 <_DebugP_logZone> @ imm = #-0x13aa
700b102a: bf00         	nop
700b102c: bf00         	nop
700b102e: bf00         	nop
;       while (1)
700b1030: e7fe         	b	0x700b1030 <rtos_main_threadx+0x60> @ imm = #-0x4
;    HwiP_enableInt(SOFTWARE_INTERRUPT_ID); /* Enable this interrupt */
700b1032: 200a         	movs	r0, #0xa
700b1034: f004 fae4    	bl	0x700b5600 <HwiP_enableInt> @ imm = #0x45c8
;    HwiP_enable();                         /* Enable global interrupts */
700b1038: f004 efac    	blx	0x700b5f94 <HwiP_enable> @ imm = #0x4f58
;    tx_kernel_enter();
700b103c: f001 fb90    	bl	0x700b2760 <_tx_initialize_kernel_enter> @ imm = #0x1720
;    return 0;
700b1040: 2000         	movs	r0, #0x0
700b1042: b00e         	add	sp, #0x38
700b1044: bd10         	pop	{r4, pc}
		...
700b104e: 0000         	movs	r0, r0

700b1050 <ClockP_usleep>:
700b1050: b580         	push	{r7, lr}
700b1052: b088         	sub	sp, #0x20
700b1054: 9007         	str	r0, [sp, #0x1c]
700b1056: f7ff fcfb    	bl	0x700b0a50 <ClockP_getTimeUsec> @ imm = #-0x60a
700b105a: 9105         	str	r1, [sp, #0x14]
700b105c: 9004         	str	r0, [sp, #0x10]
700b105e: 9904         	ldr	r1, [sp, #0x10]
700b1060: 9805         	ldr	r0, [sp, #0x14]
700b1062: 9a07         	ldr	r2, [sp, #0x1c]
700b1064: 1889         	adds	r1, r1, r2
700b1066: f140 0000    	adc	r0, r0, #0x0
700b106a: 9102         	str	r1, [sp, #0x8]
700b106c: 9003         	str	r0, [sp, #0xc]
700b106e: 9807         	ldr	r0, [sp, #0x1c]
700b1070: f64a 1180    	movw	r1, #0xa980
700b1074: f2c7 0108    	movt	r1, #0x7008
700b1078: 6889         	ldr	r1, [r1, #0x8]
700b107a: 4288         	cmp	r0, r1
700b107c: d30d         	blo	0x700b109a <ClockP_usleep+0x4a> @ imm = #0x1a
700b107e: e7ff         	b	0x700b1080 <ClockP_usleep+0x30> @ imm = #-0x2
700b1080: 9807         	ldr	r0, [sp, #0x1c]
700b1082: f64a 1180    	movw	r1, #0xa980
700b1086: f2c7 0108    	movt	r1, #0x7008
700b108a: 6889         	ldr	r1, [r1, #0x8]
700b108c: fbb0 f0f1    	udiv	r0, r0, r1
700b1090: 9001         	str	r0, [sp, #0x4]
700b1092: 9801         	ldr	r0, [sp, #0x4]
700b1094: f004 f99c    	bl	0x700b53d0 <ClockP_sleepTicks> @ imm = #0x4338
700b1098: e012         	b	0x700b10c0 <ClockP_usleep+0x70> @ imm = #0x24
700b109a: f7ff fcd9    	bl	0x700b0a50 <ClockP_getTimeUsec> @ imm = #-0x64e
700b109e: 9105         	str	r1, [sp, #0x14]
700b10a0: 9004         	str	r0, [sp, #0x10]
700b10a2: e7ff         	b	0x700b10a4 <ClockP_usleep+0x54> @ imm = #-0x2
700b10a4: 9a04         	ldr	r2, [sp, #0x10]
700b10a6: 9805         	ldr	r0, [sp, #0x14]
700b10a8: 9b02         	ldr	r3, [sp, #0x8]
700b10aa: 9903         	ldr	r1, [sp, #0xc]
700b10ac: 1ad2         	subs	r2, r2, r3
700b10ae: 4188         	sbcs	r0, r1
700b10b0: d205         	bhs	0x700b10be <ClockP_usleep+0x6e> @ imm = #0xa
700b10b2: e7ff         	b	0x700b10b4 <ClockP_usleep+0x64> @ imm = #-0x2
700b10b4: f7ff fccc    	bl	0x700b0a50 <ClockP_getTimeUsec> @ imm = #-0x668
700b10b8: 9105         	str	r1, [sp, #0x14]
700b10ba: 9004         	str	r0, [sp, #0x10]
700b10bc: e7f2         	b	0x700b10a4 <ClockP_usleep+0x54> @ imm = #-0x1c
700b10be: e7ff         	b	0x700b10c0 <ClockP_usleep+0x70> @ imm = #-0x2
700b10c0: b008         	add	sp, #0x20
700b10c2: bd80         	pop	{r7, pc}
		...

700b10d0 <Udma_chEnable>:
700b10d0: b580         	push	{r7, lr}
700b10d2: b084         	sub	sp, #0x10
700b10d4: 9003         	str	r0, [sp, #0xc]
700b10d6: 2000         	movs	r0, #0x0
700b10d8: 9002         	str	r0, [sp, #0x8]
700b10da: 9803         	ldr	r0, [sp, #0xc]
700b10dc: 9000         	str	r0, [sp]
700b10de: 9800         	ldr	r0, [sp]
700b10e0: b150         	cbz	r0, 0x700b10f8 <Udma_chEnable+0x28> @ imm = #0x14
700b10e2: e7ff         	b	0x700b10e4 <Udma_chEnable+0x14> @ imm = #-0x2
700b10e4: 9800         	ldr	r0, [sp]
700b10e6: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b10ea: f64a 31cd    	movw	r1, #0xabcd
700b10ee: f6ca 31dc    	movt	r1, #0xabdc
700b10f2: 4288         	cmp	r0, r1
700b10f4: d004         	beq	0x700b1100 <Udma_chEnable+0x30> @ imm = #0x8
700b10f6: e7ff         	b	0x700b10f8 <Udma_chEnable+0x28> @ imm = #-0x2
700b10f8: f06f 0001    	mvn	r0, #0x1
700b10fc: 9002         	str	r0, [sp, #0x8]
700b10fe: e7ff         	b	0x700b1100 <Udma_chEnable+0x30> @ imm = #-0x2
700b1100: 9802         	ldr	r0, [sp, #0x8]
700b1102: b9a8         	cbnz	r0, 0x700b1130 <Udma_chEnable+0x60> @ imm = #0x2a
700b1104: e7ff         	b	0x700b1106 <Udma_chEnable+0x36> @ imm = #-0x2
700b1106: 9800         	ldr	r0, [sp]
700b1108: 6e80         	ldr	r0, [r0, #0x68]
700b110a: 9001         	str	r0, [sp, #0x4]
700b110c: 9801         	ldr	r0, [sp, #0x4]
700b110e: b150         	cbz	r0, 0x700b1126 <Udma_chEnable+0x56> @ imm = #0x14
700b1110: e7ff         	b	0x700b1112 <Udma_chEnable+0x42> @ imm = #-0x2
700b1112: 9801         	ldr	r0, [sp, #0x4]
700b1114: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b1118: f64a 31cd    	movw	r1, #0xabcd
700b111c: f6ca 31dc    	movt	r1, #0xabdc
700b1120: 4288         	cmp	r0, r1
700b1122: d004         	beq	0x700b112e <Udma_chEnable+0x5e> @ imm = #0x8
700b1124: e7ff         	b	0x700b1126 <Udma_chEnable+0x56> @ imm = #-0x2
700b1126: f04f 30ff    	mov.w	r0, #0xffffffff
700b112a: 9002         	str	r0, [sp, #0x8]
700b112c: e7ff         	b	0x700b112e <Udma_chEnable+0x5e> @ imm = #-0x2
700b112e: e7ff         	b	0x700b1130 <Udma_chEnable+0x60> @ imm = #-0x2
700b1130: 9802         	ldr	r0, [sp, #0x8]
700b1132: b920         	cbnz	r0, 0x700b113e <Udma_chEnable+0x6e> @ imm = #0x8
700b1134: e7ff         	b	0x700b1136 <Udma_chEnable+0x66> @ imm = #-0x2
700b1136: 9800         	ldr	r0, [sp]
700b1138: f7f6 fc72    	bl	0x700a7a20 <Udma_chEnableLocal> @ imm = #-0x971c
700b113c: e7ff         	b	0x700b113e <Udma_chEnable+0x6e> @ imm = #-0x2
700b113e: 9802         	ldr	r0, [sp, #0x8]
700b1140: b004         	add	sp, #0x10
700b1142: bd80         	pop	{r7, pc}
		...

700b1150 <CSL_bcdmaChanOpTriggerChan>:
700b1150: b580         	push	{r7, lr}
700b1152: b084         	sub	sp, #0x10
700b1154: 9003         	str	r0, [sp, #0xc]
700b1156: 9102         	str	r1, [sp, #0x8]
700b1158: 9201         	str	r2, [sp, #0x4]
700b115a: 2000         	movs	r0, #0x0
700b115c: 9000         	str	r0, [sp]
700b115e: 9802         	ldr	r0, [sp, #0x8]
700b1160: b950         	cbnz	r0, 0x700b1178 <CSL_bcdmaChanOpTriggerChan+0x28> @ imm = #0x14
700b1162: e7ff         	b	0x700b1164 <CSL_bcdmaChanOpTriggerChan+0x14> @ imm = #-0x2
700b1164: 9803         	ldr	r0, [sp, #0xc]
700b1166: 6880         	ldr	r0, [r0, #0x8]
700b1168: 9901         	ldr	r1, [sp, #0x4]
700b116a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b116e: 3008         	adds	r0, #0x8
700b1170: 2101         	movs	r1, #0x1
700b1172: f004 f8e5    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x41ca
700b1176: e021         	b	0x700b11bc <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #0x42
700b1178: 9802         	ldr	r0, [sp, #0x8]
700b117a: 2801         	cmp	r0, #0x1
700b117c: d10a         	bne	0x700b1194 <CSL_bcdmaChanOpTriggerChan+0x44> @ imm = #0x14
700b117e: e7ff         	b	0x700b1180 <CSL_bcdmaChanOpTriggerChan+0x30> @ imm = #-0x2
700b1180: 9803         	ldr	r0, [sp, #0xc]
700b1182: 6900         	ldr	r0, [r0, #0x10]
700b1184: 9901         	ldr	r1, [sp, #0x4]
700b1186: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b118a: 3008         	adds	r0, #0x8
700b118c: 2101         	movs	r1, #0x1
700b118e: f004 f8d7    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x41ae
700b1192: e012         	b	0x700b11ba <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #0x24
700b1194: 9802         	ldr	r0, [sp, #0x8]
700b1196: 2802         	cmp	r0, #0x2
700b1198: d10a         	bne	0x700b11b0 <CSL_bcdmaChanOpTriggerChan+0x60> @ imm = #0x14
700b119a: e7ff         	b	0x700b119c <CSL_bcdmaChanOpTriggerChan+0x4c> @ imm = #-0x2
700b119c: 9803         	ldr	r0, [sp, #0xc]
700b119e: 6980         	ldr	r0, [r0, #0x18]
700b11a0: 9901         	ldr	r1, [sp, #0x4]
700b11a2: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b11a6: 3008         	adds	r0, #0x8
700b11a8: 2101         	movs	r1, #0x1
700b11aa: f004 f8c9    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x4192
700b11ae: e003         	b	0x700b11b8 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #0x6
700b11b0: f04f 30ff    	mov.w	r0, #0xffffffff
700b11b4: 9000         	str	r0, [sp]
700b11b6: e7ff         	b	0x700b11b8 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #-0x2
700b11b8: e7ff         	b	0x700b11ba <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #-0x2
700b11ba: e7ff         	b	0x700b11bc <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #-0x2
700b11bc: 9800         	ldr	r0, [sp]
700b11be: b004         	add	sp, #0x10
700b11c0: bd80         	pop	{r7, pc}
		...
700b11ce: 0000         	movs	r0, r0

700b11d0 <_txe_mutex_put>:
700b11d0: b580         	push	{r7, lr}
700b11d2: b082         	sub	sp, #0x8
700b11d4: 9001         	str	r0, [sp, #0x4]
700b11d6: 2000         	movs	r0, #0x0
700b11d8: 9000         	str	r0, [sp]
700b11da: 9801         	ldr	r0, [sp, #0x4]
700b11dc: b918         	cbnz	r0, 0x700b11e6 <_txe_mutex_put+0x16> @ imm = #0x6
700b11de: e7ff         	b	0x700b11e0 <_txe_mutex_put+0x10> @ imm = #-0x2
700b11e0: 201c         	movs	r0, #0x1c
700b11e2: 9000         	str	r0, [sp]
700b11e4: e022         	b	0x700b122c <_txe_mutex_put+0x5c> @ imm = #0x44
700b11e6: 9801         	ldr	r0, [sp, #0x4]
700b11e8: 6800         	ldr	r0, [r0]
700b11ea: f245 4145    	movw	r1, #0x5445
700b11ee: f6c4 5155    	movt	r1, #0x4d55
700b11f2: 4288         	cmp	r0, r1
700b11f4: d003         	beq	0x700b11fe <_txe_mutex_put+0x2e> @ imm = #0x6
700b11f6: e7ff         	b	0x700b11f8 <_txe_mutex_put+0x28> @ imm = #-0x2
700b11f8: 201c         	movs	r0, #0x1c
700b11fa: 9000         	str	r0, [sp]
700b11fc: e015         	b	0x700b122a <_txe_mutex_put+0x5a> @ imm = #0x2a
700b11fe: f248 3048    	movw	r0, #0x8348
700b1202: f2c7 000b    	movt	r0, #0x700b
700b1206: 6800         	ldr	r0, [r0]
700b1208: b170         	cbz	r0, 0x700b1228 <_txe_mutex_put+0x58> @ imm = #0x1c
700b120a: e7ff         	b	0x700b120c <_txe_mutex_put+0x3c> @ imm = #-0x2
700b120c: f248 3048    	movw	r0, #0x8348
700b1210: f2c7 000b    	movt	r0, #0x700b
700b1214: 6800         	ldr	r0, [r0]
700b1216: 0900         	lsrs	r0, r0, #0x4
700b1218: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700b121c: d203         	bhs	0x700b1226 <_txe_mutex_put+0x56> @ imm = #0x6
700b121e: e7ff         	b	0x700b1220 <_txe_mutex_put+0x50> @ imm = #-0x2
700b1220: 2013         	movs	r0, #0x13
700b1222: 9000         	str	r0, [sp]
700b1224: e7ff         	b	0x700b1226 <_txe_mutex_put+0x56> @ imm = #-0x2
700b1226: e7ff         	b	0x700b1228 <_txe_mutex_put+0x58> @ imm = #-0x2
700b1228: e7ff         	b	0x700b122a <_txe_mutex_put+0x5a> @ imm = #-0x2
700b122a: e7ff         	b	0x700b122c <_txe_mutex_put+0x5c> @ imm = #-0x2
700b122c: 9800         	ldr	r0, [sp]
700b122e: b928         	cbnz	r0, 0x700b123c <_txe_mutex_put+0x6c> @ imm = #0xa
700b1230: e7ff         	b	0x700b1232 <_txe_mutex_put+0x62> @ imm = #-0x2
700b1232: 9801         	ldr	r0, [sp, #0x4]
700b1234: f7f1 fb54    	bl	0x700a28e0 <_tx_mutex_put> @ imm = #-0xe958
700b1238: 9000         	str	r0, [sp]
700b123a: e7ff         	b	0x700b123c <_txe_mutex_put+0x6c> @ imm = #-0x2
700b123c: 9800         	ldr	r0, [sp]
700b123e: b002         	add	sp, #0x8
700b1240: bd80         	pop	{r7, pc}
		...
700b124e: 0000         	movs	r0, r0

700b1250 <CSL_intaggrClrIntr>:
700b1250: b580         	push	{r7, lr}
700b1252: b088         	sub	sp, #0x20
700b1254: 9007         	str	r0, [sp, #0x1c]
700b1256: 9106         	str	r1, [sp, #0x18]
700b1258: f04f 30ff    	mov.w	r0, #0xffffffff
700b125c: 9005         	str	r0, [sp, #0x14]
700b125e: 9807         	ldr	r0, [sp, #0x1c]
700b1260: 9906         	ldr	r1, [sp, #0x18]
700b1262: f002 fcad    	bl	0x700b3bc0 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x295a
700b1266: b340         	cbz	r0, 0x700b12ba <CSL_intaggrClrIntr+0x6a> @ imm = #0x50
700b1268: e7ff         	b	0x700b126a <CSL_intaggrClrIntr+0x1a> @ imm = #-0x2
700b126a: 9806         	ldr	r0, [sp, #0x18]
700b126c: 0980         	lsrs	r0, r0, #0x6
700b126e: 9001         	str	r0, [sp, #0x4]
700b1270: 9806         	ldr	r0, [sp, #0x18]
700b1272: f000 003f    	and	r0, r0, #0x3f
700b1276: 9000         	str	r0, [sp]
700b1278: 9b00         	ldr	r3, [sp]
700b127a: f1a3 0220    	sub.w	r2, r3, #0x20
700b127e: 2101         	movs	r1, #0x1
700b1280: fa01 fc02    	lsl.w	r12, r1, r2
700b1284: f1c3 0020    	rsb.w	r0, r3, #0x20
700b1288: fa21 f000    	lsr.w	r0, r1, r0
700b128c: 2a00         	cmp	r2, #0x0
700b128e: bf58         	it	pl
700b1290: 4660         	movpl	r0, r12
700b1292: fa01 f103    	lsl.w	r1, r1, r3
700b1296: 2a00         	cmp	r2, #0x0
700b1298: bf58         	it	pl
700b129a: 2100         	movpl	r1, #0x0
700b129c: 9102         	str	r1, [sp, #0x8]
700b129e: 9003         	str	r0, [sp, #0xc]
700b12a0: 9807         	ldr	r0, [sp, #0x1c]
700b12a2: 6880         	ldr	r0, [r0, #0x8]
700b12a4: 9901         	ldr	r1, [sp, #0x4]
700b12a6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b12aa: 3018         	adds	r0, #0x18
700b12ac: 9a02         	ldr	r2, [sp, #0x8]
700b12ae: 9b03         	ldr	r3, [sp, #0xc]
700b12b0: f003 fec6    	bl	0x700b5040 <CSL_REG64_WR_RAW> @ imm = #0x3d8c
700b12b4: 2000         	movs	r0, #0x0
700b12b6: 9005         	str	r0, [sp, #0x14]
700b12b8: e7ff         	b	0x700b12ba <CSL_intaggrClrIntr+0x6a> @ imm = #-0x2
700b12ba: 9805         	ldr	r0, [sp, #0x14]
700b12bc: b008         	add	sp, #0x20
700b12be: bd80         	pop	{r7, pc}

700b12c0 <LowPrioTask>:
; {
700b12c0: b5b0         	push	{r4, r5, r7, lr}
700b12c2: f248 3574    	movw	r5, #0x8374
700b12c6: 2400         	movs	r4, #0x0
700b12c8: f2c7 050b    	movt	r5, #0x700b
700b12cc: e00c         	b	0x700b12e8 <LowPrioTask+0x28> @ imm = #0x18
700b12ce: bf00         	nop
;          tm_mutex_put(SHARED_MUTEX_ID);
700b12d0: 2001         	movs	r0, #0x1
700b12d2: f003 fdad    	bl	0x700b4e30 <tm_mutex_put> @ imm = #0x3b5a
;          inversion_count++; /* Completed inversion cycle */
700b12d6: 6828         	ldr	r0, [r5]
700b12d8: 3001         	adds	r0, #0x1
700b12da: 6028         	str	r0, [r5]
;       tm_thread_sleep_ticks(1);
700b12dc: 2001         	movs	r0, #0x1
700b12de: f004 f96f    	bl	0x700b55c0 <tm_thread_sleep_ticks> @ imm = #0x42de
;    for (int i = 0; i < ITERATION_COUNT; i++)
700b12e2: 3401         	adds	r4, #0x1
700b12e4: 2c20         	cmp	r4, #0x20
700b12e6: d01e         	beq	0x700b1326 <LowPrioTask+0x66> @ imm = #0x3c
;       if (tm_mutex_get(SHARED_MUTEX_ID) == TM_SUCCESS)
700b12e8: 2001         	movs	r0, #0x1
700b12ea: f003 fcd1    	bl	0x700b4c90 <tm_mutex_get> @ imm = #0x39a2
700b12ee: 2800         	cmp	r0, #0x0
700b12f0: d1f4         	bne	0x700b12dc <LowPrioTask+0x1c> @ imm = #-0x18
700b12f2: e006         	b	0x700b1302 <LowPrioTask+0x42> @ imm = #0xc
700b12f4: bf00         	nop
700b12f6: bf00         	nop
700b12f8: bf00         	nop
700b12fa: bf00         	nop
700b12fc: bf00         	nop
700b12fe: bf00         	nop
;             __asm__ volatile("nop");
700b1300: bf00         	nop
;          while (tm_task_priority_get(LOW_TASK_ID) == LOW_TASK_PRIO)
700b1302: 2002         	movs	r0, #0x2
700b1304: f003 fffc    	bl	0x700b5300 <tm_task_priority_get> @ imm = #0x3ff8
700b1308: 2814         	cmp	r0, #0x14
700b130a: d1e1         	bne	0x700b12d0 <LowPrioTask+0x10> @ imm = #-0x3e
700b130c: 2002         	movs	r0, #0x2
;             __asm__ volatile("nop");
700b130e: bf00         	nop
;          while (tm_task_priority_get(LOW_TASK_ID) == LOW_TASK_PRIO)
700b1310: f003 fff6    	bl	0x700b5300 <tm_task_priority_get> @ imm = #0x3fec
700b1314: 2814         	cmp	r0, #0x14
700b1316: d1db         	bne	0x700b12d0 <LowPrioTask+0x10> @ imm = #-0x4a
700b1318: 2002         	movs	r0, #0x2
;             __asm__ volatile("nop");
700b131a: bf00         	nop
;          while (tm_task_priority_get(LOW_TASK_ID) == LOW_TASK_PRIO)
700b131c: f003 fff0    	bl	0x700b5300 <tm_task_priority_get> @ imm = #0x3fe0
700b1320: 2814         	cmp	r0, #0x14
700b1322: d0ed         	beq	0x700b1300 <LowPrioTask+0x40> @ imm = #-0x26
700b1324: e7d4         	b	0x700b12d0 <LowPrioTask+0x10> @ imm = #-0x58
;    tm_thread_suspend(LOW_TASK_ID);
700b1326: 2002         	movs	r0, #0x2
700b1328: e8bd 40b0    	pop.w	{r4, r5, r7, lr}
700b132c: f003 bda0    	b.w	0x700b4e70 <tm_thread_suspend> @ imm = #0x3b40

700b1330 <Sciclient_rmGetResourceRange>:
700b1330: b580         	push	{r7, lr}
700b1332: b090         	sub	sp, #0x40
700b1334: 900f         	str	r0, [sp, #0x3c]
700b1336: 910e         	str	r1, [sp, #0x38]
700b1338: 920d         	str	r2, [sp, #0x34]
700b133a: 2000         	movs	r0, #0x0
700b133c: 900c         	str	r0, [sp, #0x30]
700b133e: f44f 51a8    	mov.w	r1, #0x1500
700b1342: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700b1346: 2102         	movs	r1, #0x2
700b1348: 9108         	str	r1, [sp, #0x20]
700b134a: a904         	add	r1, sp, #0x10
700b134c: 9109         	str	r1, [sp, #0x24]
700b134e: 210c         	movs	r1, #0xc
700b1350: 910a         	str	r1, [sp, #0x28]
700b1352: 990d         	ldr	r1, [sp, #0x34]
700b1354: 910b         	str	r1, [sp, #0x2c]
700b1356: 9001         	str	r0, [sp, #0x4]
700b1358: 980e         	ldr	r0, [sp, #0x38]
700b135a: 9002         	str	r0, [sp, #0x8]
700b135c: 2010         	movs	r0, #0x10
700b135e: 9003         	str	r0, [sp, #0xc]
700b1360: 9a0f         	ldr	r2, [sp, #0x3c]
700b1362: 6810         	ldr	r0, [r2]
700b1364: 6851         	ldr	r1, [r2, #0x4]
700b1366: 6892         	ldr	r2, [r2, #0x8]
700b1368: 9206         	str	r2, [sp, #0x18]
700b136a: 9105         	str	r1, [sp, #0x14]
700b136c: 9004         	str	r0, [sp, #0x10]
700b136e: 980c         	ldr	r0, [sp, #0x30]
700b1370: b930         	cbnz	r0, 0x700b1380 <Sciclient_rmGetResourceRange+0x50> @ imm = #0xc
700b1372: e7ff         	b	0x700b1374 <Sciclient_rmGetResourceRange+0x44> @ imm = #-0x2
700b1374: a807         	add	r0, sp, #0x1c
700b1376: a901         	add	r1, sp, #0x4
700b1378: f7f2 f8d2    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xde5c
700b137c: 900c         	str	r0, [sp, #0x30]
700b137e: e7ff         	b	0x700b1380 <Sciclient_rmGetResourceRange+0x50> @ imm = #-0x2
700b1380: 980c         	ldr	r0, [sp, #0x30]
700b1382: b930         	cbnz	r0, 0x700b1392 <Sciclient_rmGetResourceRange+0x62> @ imm = #0xc
700b1384: e7ff         	b	0x700b1386 <Sciclient_rmGetResourceRange+0x56> @ imm = #-0x2
700b1386: 9801         	ldr	r0, [sp, #0x4]
700b1388: f000 0002    	and	r0, r0, #0x2
700b138c: 2802         	cmp	r0, #0x2
700b138e: d004         	beq	0x700b139a <Sciclient_rmGetResourceRange+0x6a> @ imm = #0x8
700b1390: e7ff         	b	0x700b1392 <Sciclient_rmGetResourceRange+0x62> @ imm = #-0x2
700b1392: f04f 30ff    	mov.w	r0, #0xffffffff
700b1396: 900c         	str	r0, [sp, #0x30]
700b1398: e7ff         	b	0x700b139a <Sciclient_rmGetResourceRange+0x6a> @ imm = #-0x2
700b139a: 980c         	ldr	r0, [sp, #0x30]
700b139c: b010         	add	sp, #0x40
700b139e: bd80         	pop	{r7, pc}

700b13a0 <Udma_rmFreeMappedRxCh>:
700b13a0: b580         	push	{r7, lr}
700b13a2: b088         	sub	sp, #0x20
700b13a4: 9007         	str	r0, [sp, #0x1c]
700b13a6: 9106         	str	r1, [sp, #0x18]
700b13a8: 9205         	str	r2, [sp, #0x14]
700b13aa: 9806         	ldr	r0, [sp, #0x18]
700b13ac: f500 70ea    	add.w	r0, r0, #0x1d4
700b13b0: 9000         	str	r0, [sp]
700b13b2: 9806         	ldr	r0, [sp, #0x18]
700b13b4: f500 609f    	add.w	r0, r0, #0x4f8
700b13b8: f04f 31ff    	mov.w	r1, #0xffffffff
700b13bc: f001 f8b0    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x1160
700b13c0: 9807         	ldr	r0, [sp, #0x1c]
700b13c2: 9900         	ldr	r1, [sp]
700b13c4: 9a05         	ldr	r2, [sp, #0x14]
700b13c6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b13ca: 6e89         	ldr	r1, [r1, #0x68]
700b13cc: 1a40         	subs	r0, r0, r1
700b13ce: 9004         	str	r0, [sp, #0x10]
700b13d0: 9804         	ldr	r0, [sp, #0x10]
700b13d2: 0940         	lsrs	r0, r0, #0x5
700b13d4: 9003         	str	r0, [sp, #0xc]
700b13d6: 9804         	ldr	r0, [sp, #0x10]
700b13d8: 9903         	ldr	r1, [sp, #0xc]
700b13da: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b13de: 9002         	str	r0, [sp, #0x8]
700b13e0: 9902         	ldr	r1, [sp, #0x8]
700b13e2: 2001         	movs	r0, #0x1
700b13e4: 4088         	lsls	r0, r1
700b13e6: 9001         	str	r0, [sp, #0x4]
700b13e8: 9a01         	ldr	r2, [sp, #0x4]
700b13ea: 9806         	ldr	r0, [sp, #0x18]
700b13ec: 9905         	ldr	r1, [sp, #0x14]
700b13ee: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b13f2: 9903         	ldr	r1, [sp, #0xc]
700b13f4: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b13f8: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700b13fc: 4310         	orrs	r0, r2
700b13fe: f8c1 0334    	str.w	r0, [r1, #0x334]
700b1402: 9806         	ldr	r0, [sp, #0x18]
700b1404: f500 609f    	add.w	r0, r0, #0x4f8
700b1408: f002 f91a    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x2234
700b140c: b008         	add	sp, #0x20
700b140e: bd80         	pop	{r7, pc}

700b1410 <Udma_rmFreeMappedTxCh>:
700b1410: b580         	push	{r7, lr}
700b1412: b088         	sub	sp, #0x20
700b1414: 9007         	str	r0, [sp, #0x1c]
700b1416: 9106         	str	r1, [sp, #0x18]
700b1418: 9205         	str	r2, [sp, #0x14]
700b141a: 9806         	ldr	r0, [sp, #0x18]
700b141c: f500 70ea    	add.w	r0, r0, #0x1d4
700b1420: 9000         	str	r0, [sp]
700b1422: 9806         	ldr	r0, [sp, #0x18]
700b1424: f500 609f    	add.w	r0, r0, #0x4f8
700b1428: f04f 31ff    	mov.w	r1, #0xffffffff
700b142c: f001 f878    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x10f0
700b1430: 9807         	ldr	r0, [sp, #0x1c]
700b1432: 9900         	ldr	r1, [sp]
700b1434: 9a05         	ldr	r2, [sp, #0x14]
700b1436: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b143a: 6c89         	ldr	r1, [r1, #0x48]
700b143c: 1a40         	subs	r0, r0, r1
700b143e: 9004         	str	r0, [sp, #0x10]
700b1440: 9804         	ldr	r0, [sp, #0x10]
700b1442: 0940         	lsrs	r0, r0, #0x5
700b1444: 9003         	str	r0, [sp, #0xc]
700b1446: 9804         	ldr	r0, [sp, #0x10]
700b1448: 9903         	ldr	r1, [sp, #0xc]
700b144a: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b144e: 9002         	str	r0, [sp, #0x8]
700b1450: 9902         	ldr	r1, [sp, #0x8]
700b1452: 2001         	movs	r0, #0x1
700b1454: 4088         	lsls	r0, r1
700b1456: 9001         	str	r0, [sp, #0x4]
700b1458: 9a01         	ldr	r2, [sp, #0x4]
700b145a: 9806         	ldr	r0, [sp, #0x18]
700b145c: 9905         	ldr	r1, [sp, #0x14]
700b145e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b1462: 9903         	ldr	r1, [sp, #0xc]
700b1464: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1468: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700b146c: 4310         	orrs	r0, r2
700b146e: f8c1 0324    	str.w	r0, [r1, #0x324]
700b1472: 9806         	ldr	r0, [sp, #0x18]
700b1474: f500 609f    	add.w	r0, r0, #0x4f8
700b1478: f002 f8e2    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x21c4
700b147c: b008         	add	sp, #0x20
700b147e: bd80         	pop	{r7, pc}

700b1480 <_tx_timer_system_deactivate>:
700b1480: b084         	sub	sp, #0x10
700b1482: 9003         	str	r0, [sp, #0xc]
700b1484: 9803         	ldr	r0, [sp, #0xc]
700b1486: 6980         	ldr	r0, [r0, #0x18]
700b1488: 9002         	str	r0, [sp, #0x8]
700b148a: 9802         	ldr	r0, [sp, #0x8]
700b148c: b370         	cbz	r0, 0x700b14ec <_tx_timer_system_deactivate+0x6c> @ imm = #0x5c
700b148e: e7ff         	b	0x700b1490 <_tx_timer_system_deactivate+0x10> @ imm = #-0x2
700b1490: 9803         	ldr	r0, [sp, #0xc]
700b1492: 6900         	ldr	r0, [r0, #0x10]
700b1494: 9001         	str	r0, [sp, #0x4]
700b1496: 9803         	ldr	r0, [sp, #0xc]
700b1498: 9901         	ldr	r1, [sp, #0x4]
700b149a: 4288         	cmp	r0, r1
700b149c: d10b         	bne	0x700b14b6 <_tx_timer_system_deactivate+0x36> @ imm = #0x16
700b149e: e7ff         	b	0x700b14a0 <_tx_timer_system_deactivate+0x20> @ imm = #-0x2
700b14a0: 9802         	ldr	r0, [sp, #0x8]
700b14a2: 6800         	ldr	r0, [r0]
700b14a4: 9903         	ldr	r1, [sp, #0xc]
700b14a6: 4288         	cmp	r0, r1
700b14a8: d104         	bne	0x700b14b4 <_tx_timer_system_deactivate+0x34> @ imm = #0x8
700b14aa: e7ff         	b	0x700b14ac <_tx_timer_system_deactivate+0x2c> @ imm = #-0x2
700b14ac: 9902         	ldr	r1, [sp, #0x8]
700b14ae: 2000         	movs	r0, #0x0
700b14b0: 6008         	str	r0, [r1]
700b14b2: e7ff         	b	0x700b14b4 <_tx_timer_system_deactivate+0x34> @ imm = #-0x2
700b14b4: e016         	b	0x700b14e4 <_tx_timer_system_deactivate+0x64> @ imm = #0x2c
700b14b6: 9803         	ldr	r0, [sp, #0xc]
700b14b8: 6940         	ldr	r0, [r0, #0x14]
700b14ba: 9000         	str	r0, [sp]
700b14bc: 9800         	ldr	r0, [sp]
700b14be: 9901         	ldr	r1, [sp, #0x4]
700b14c0: 6148         	str	r0, [r1, #0x14]
700b14c2: 9801         	ldr	r0, [sp, #0x4]
700b14c4: 9900         	ldr	r1, [sp]
700b14c6: 6108         	str	r0, [r1, #0x10]
700b14c8: 9802         	ldr	r0, [sp, #0x8]
700b14ca: 6800         	ldr	r0, [r0]
700b14cc: 9903         	ldr	r1, [sp, #0xc]
700b14ce: 4288         	cmp	r0, r1
700b14d0: d107         	bne	0x700b14e2 <_tx_timer_system_deactivate+0x62> @ imm = #0xe
700b14d2: e7ff         	b	0x700b14d4 <_tx_timer_system_deactivate+0x54> @ imm = #-0x2
700b14d4: 9802         	ldr	r0, [sp, #0x8]
700b14d6: 9901         	ldr	r1, [sp, #0x4]
700b14d8: 6188         	str	r0, [r1, #0x18]
700b14da: 9801         	ldr	r0, [sp, #0x4]
700b14dc: 9902         	ldr	r1, [sp, #0x8]
700b14de: 6008         	str	r0, [r1]
700b14e0: e7ff         	b	0x700b14e2 <_tx_timer_system_deactivate+0x62> @ imm = #-0x2
700b14e2: e7ff         	b	0x700b14e4 <_tx_timer_system_deactivate+0x64> @ imm = #-0x2
700b14e4: 9903         	ldr	r1, [sp, #0xc]
700b14e6: 2000         	movs	r0, #0x0
700b14e8: 6188         	str	r0, [r1, #0x18]
700b14ea: e7ff         	b	0x700b14ec <_tx_timer_system_deactivate+0x6c> @ imm = #-0x2
700b14ec: b004         	add	sp, #0x10
700b14ee: 4770         	bx	lr

700b14f0 <_tx_thread_context_save>:
700b14f0: e92d000f     	push	{r0, r1, r2, r3}
700b14f4: e59f305c     	ldr	r3, [pc, #0x5c]         @ 0x700b1558 <__tx_thread_idle_system_save+0xc>
700b14f8: e5932000     	ldr	r2, [r3]
700b14fc: e3520000     	cmp	r2, #0
700b1500: 0a000006     	beq	0x700b1520 <__tx_thread_not_nested_save> @ imm = #0x18
700b1504: e2822001     	add	r2, r2, #1
700b1508: e5832000     	str	r2, [r3]
700b150c: e14f0000     	mrs	r0, spsr
700b1510: e24ee004     	sub	lr, lr, #4
700b1514: e92d5401     	push	{r0, r10, r12, lr}
700b1518: e3a0a000     	mov	r10, #0
700b151c: ea0012f8     	b	0x700b6104 <__tx_irq_processing_return> @ imm = #0x4be0

700b1520 <__tx_thread_not_nested_save>:
700b1520: e2822001     	add	r2, r2, #1
700b1524: e5832000     	str	r2, [r3]
700b1528: e59f102c     	ldr	r1, [pc, #0x2c]         @ 0x700b155c <__tx_thread_idle_system_save+0x10>
700b152c: e5910000     	ldr	r0, [r1]
700b1530: e3500000     	cmp	r0, #0
700b1534: 0a000004     	beq	0x700b154c <__tx_thread_idle_system_save> @ imm = #0x10
700b1538: e14f2000     	mrs	r2, spsr
700b153c: e24ee004     	sub	lr, lr, #4
700b1540: e92d5404     	push	{r2, r10, r12, lr}
700b1544: e3a0a000     	mov	r10, #0
700b1548: ea0012ed     	b	0x700b6104 <__tx_irq_processing_return> @ imm = #0x4bb4

700b154c <__tx_thread_idle_system_save>:
700b154c: e3a0a000     	mov	r10, #0
700b1550: e28dd010     	add	sp, sp, #16
700b1554: ea0012ea     	b	0x700b6104 <__tx_irq_processing_return> @ imm = #0x4ba8
700b1558: 48 83 0b 70  	.word	0x700b8348
700b155c: 34 aa 08 70  	.word	0x7008aa34

700b1560 <Sciclient_rmIaVintGetInfo>:
700b1560: b580         	push	{r7, lr}
700b1562: b084         	sub	sp, #0x10
700b1564: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b1568: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b156c: 9202         	str	r2, [sp, #0x8]
700b156e: 2000         	movs	r0, #0x0
700b1570: 9001         	str	r0, [sp, #0x4]
700b1572: 9802         	ldr	r0, [sp, #0x8]
700b1574: b920         	cbnz	r0, 0x700b1580 <Sciclient_rmIaVintGetInfo+0x20> @ imm = #0x8
700b1576: e7ff         	b	0x700b1578 <Sciclient_rmIaVintGetInfo+0x18> @ imm = #-0x2
700b1578: f06f 0001    	mvn	r0, #0x1
700b157c: 9001         	str	r0, [sp, #0x4]
700b157e: e018         	b	0x700b15b2 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #0x30
700b1580: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700b1584: f000 ff6c    	bl	0x700b2460 <Sciclient_rmIaGetInst> @ imm = #0xed8
700b1588: 9000         	str	r0, [sp]
700b158a: 9800         	ldr	r0, [sp]
700b158c: b920         	cbnz	r0, 0x700b1598 <Sciclient_rmIaVintGetInfo+0x38> @ imm = #0x8
700b158e: e7ff         	b	0x700b1590 <Sciclient_rmIaVintGetInfo+0x30> @ imm = #-0x2
700b1590: f06f 0001    	mvn	r0, #0x1
700b1594: 9001         	str	r0, [sp, #0x4]
700b1596: e00b         	b	0x700b15b0 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #0x16
700b1598: f8bd 000c    	ldrh.w	r0, [sp, #0xc]
700b159c: 9900         	ldr	r1, [sp]
700b159e: 8989         	ldrh	r1, [r1, #0xc]
700b15a0: 4288         	cmp	r0, r1
700b15a2: db04         	blt	0x700b15ae <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #0x8
700b15a4: e7ff         	b	0x700b15a6 <Sciclient_rmIaVintGetInfo+0x46> @ imm = #-0x2
700b15a6: f06f 0001    	mvn	r0, #0x1
700b15aa: 9001         	str	r0, [sp, #0x4]
700b15ac: e7ff         	b	0x700b15ae <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #-0x2
700b15ae: e7ff         	b	0x700b15b0 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #-0x2
700b15b0: e7ff         	b	0x700b15b2 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #-0x2
700b15b2: 9801         	ldr	r0, [sp, #0x4]
700b15b4: b940         	cbnz	r0, 0x700b15c8 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #0x10
700b15b6: e7ff         	b	0x700b15b8 <Sciclient_rmIaVintGetInfo+0x58> @ imm = #-0x2
700b15b8: 9800         	ldr	r0, [sp]
700b15ba: 6900         	ldr	r0, [r0, #0x10]
700b15bc: f8bd 100c    	ldrh.w	r1, [sp, #0xc]
700b15c0: 5c40         	ldrb	r0, [r0, r1]
700b15c2: 9902         	ldr	r1, [sp, #0x8]
700b15c4: 7008         	strb	r0, [r1]
700b15c6: e7ff         	b	0x700b15c8 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #-0x2
700b15c8: 9801         	ldr	r0, [sp, #0x4]
700b15ca: b004         	add	sp, #0x10
700b15cc: bd80         	pop	{r7, pc}
700b15ce: 0000         	movs	r0, r0

700b15d0 <_tx_mutex_thread_release>:
700b15d0: b580         	push	{r7, lr}
700b15d2: b084         	sub	sp, #0x10
700b15d4: 9003         	str	r0, [sp, #0xc]
700b15d6: f7f1 eca6    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xe6b4
700b15da: 9002         	str	r0, [sp, #0x8]
700b15dc: f64a 2144    	movw	r1, #0xaa44
700b15e0: f2c7 0108    	movt	r1, #0x7008
700b15e4: 6808         	ldr	r0, [r1]
700b15e6: 3001         	adds	r0, #0x1
700b15e8: 6008         	str	r0, [r1]
700b15ea: e7ff         	b	0x700b15ec <_tx_mutex_thread_release+0x1c> @ imm = #-0x2
700b15ec: 9803         	ldr	r0, [sp, #0xc]
700b15ee: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700b15f2: 9001         	str	r0, [sp, #0x4]
700b15f4: 9801         	ldr	r0, [sp, #0x4]
700b15f6: b188         	cbz	r0, 0x700b161c <_tx_mutex_thread_release+0x4c> @ imm = #0x22
700b15f8: e7ff         	b	0x700b15fa <_tx_mutex_thread_release+0x2a> @ imm = #-0x2
700b15fa: 9901         	ldr	r1, [sp, #0x4]
700b15fc: 2001         	movs	r0, #0x1
700b15fe: 6088         	str	r0, [r1, #0x8]
700b1600: 9802         	ldr	r0, [sp, #0x8]
700b1602: f7f1 ee10    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xe3e0
700b1606: 9801         	ldr	r0, [sp, #0x4]
700b1608: f7f1 f96a    	bl	0x700a28e0 <_tx_mutex_put> @ imm = #-0xed2c
700b160c: f7f1 ec8a    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xe6ec
700b1610: 9002         	str	r0, [sp, #0x8]
700b1612: 9803         	ldr	r0, [sp, #0xc]
700b1614: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700b1618: 9001         	str	r0, [sp, #0x4]
700b161a: e7ff         	b	0x700b161c <_tx_mutex_thread_release+0x4c> @ imm = #-0x2
700b161c: e7ff         	b	0x700b161e <_tx_mutex_thread_release+0x4e> @ imm = #-0x2
700b161e: 9801         	ldr	r0, [sp, #0x4]
700b1620: 2800         	cmp	r0, #0x0
700b1622: d1e3         	bne	0x700b15ec <_tx_mutex_thread_release+0x1c> @ imm = #-0x3a
700b1624: e7ff         	b	0x700b1626 <_tx_mutex_thread_release+0x56> @ imm = #-0x2
700b1626: f64a 2144    	movw	r1, #0xaa44
700b162a: f2c7 0108    	movt	r1, #0x7008
700b162e: 6808         	ldr	r0, [r1]
700b1630: 3801         	subs	r0, #0x1
700b1632: 6008         	str	r0, [r1]
700b1634: 9802         	ldr	r0, [sp, #0x8]
700b1636: f7f1 edf6    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xe414
700b163a: b004         	add	sp, #0x10
700b163c: bd80         	pop	{r7, pc}
700b163e: 0000         	movs	r0, r0

700b1640 <tx_application_define>:
; {
700b1640: b510         	push	{r4, lr}
700b1642: b088         	sub	sp, #0x20
;    printf("Initializing ThreadX system...\r\n");
700b1644: f247 61b2    	movw	r1, #0x76b2
700b1648: 2001         	movs	r0, #0x1
700b164a: f2c7 010b    	movt	r1, #0x700b
700b164e: 2401         	movs	r4, #0x1
700b1650: f7fe fb16    	bl	0x700afc80 <_DebugP_logZone> @ imm = #-0x19d4
;    printf("Starting Main Thread...\r\n");
700b1654: f647 0136    	movw	r1, #0x7836
700b1658: 2001         	movs	r0, #0x1
700b165a: f2c7 010b    	movt	r1, #0x700b
700b165e: f7fe fb0f    	bl	0x700afc80 <_DebugP_logZone> @ imm = #-0x19e2
;    status = tx_thread_create(&main_thread,         /* Pointer to the main thread object. */
700b1662: f245 10e0    	movw	r0, #0x51e0
700b1666: f44f 5100    	mov.w	r1, #0x2000
700b166a: f2c7 0008    	movt	r0, #0x7008
700b166e: f245 5281    	movw	r2, #0x5581
700b1672: e9cd 1401    	strd	r1, r4, [sp, #4]
700b1676: f647 21dc    	movw	r1, #0x7adc
700b167a: f2c7 010b    	movt	r1, #0x700b
700b167e: f2c7 020b    	movt	r2, #0x700b
700b1682: 2300         	movs	r3, #0x0
700b1684: f04f 0cb4    	mov.w	r12, #0xb4
700b1688: 9000         	str	r0, [sp]
700b168a: f24a 6038    	movw	r0, #0xa638
700b168e: f2c7 0008    	movt	r0, #0x7008
700b1692: e9cd 4303    	strd	r4, r3, [sp, #12]
700b1696: e9cd 4c05    	strd	r4, r12, [sp, #20]
700b169a: f7f4 f901    	bl	0x700a58a0 <_txe_thread_create> @ imm = #-0xbdfe
;    DebugP_assertNoLog(status == TX_SUCCESS);
700b169e: fab0 f080    	clz	r0, r0
700b16a2: 0940         	lsrs	r0, r0, #0x5
700b16a4: b008         	add	sp, #0x20
700b16a6: e8bd 4010    	pop.w	{r4, lr}
700b16aa: f005 bb09    	b.w	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x5612
700b16ae: 0000         	movs	r0, r0

700b16b0 <UdmaChPrms_init>:
700b16b0: b580         	push	{r7, lr}
700b16b2: b082         	sub	sp, #0x8
700b16b4: 9001         	str	r0, [sp, #0x4]
700b16b6: 9100         	str	r1, [sp]
700b16b8: 9801         	ldr	r0, [sp, #0x4]
700b16ba: b368         	cbz	r0, 0x700b1718 <UdmaChPrms_init+0x68> @ imm = #0x5a
700b16bc: e7ff         	b	0x700b16be <UdmaChPrms_init+0xe> @ imm = #-0x2
700b16be: 9901         	ldr	r1, [sp, #0x4]
700b16c0: 2001         	movs	r0, #0x1
700b16c2: f6cf 70ff    	movt	r0, #0xffff
700b16c6: 6008         	str	r0, [r1]
700b16c8: 9901         	ldr	r1, [sp, #0x4]
700b16ca: 2000         	movs	r0, #0x0
700b16cc: f6cf 70ff    	movt	r0, #0xffff
700b16d0: 6048         	str	r0, [r1, #0x4]
700b16d2: 9800         	ldr	r0, [sp]
700b16d4: 2807         	cmp	r0, #0x7
700b16d6: d106         	bne	0x700b16e6 <UdmaChPrms_init+0x36> @ imm = #0xc
700b16d8: e7ff         	b	0x700b16da <UdmaChPrms_init+0x2a> @ imm = #-0x2
700b16da: 9901         	ldr	r1, [sp, #0x4]
700b16dc: 2002         	movs	r0, #0x2
700b16de: f6cf 70ff    	movt	r0, #0xffff
700b16e2: 6048         	str	r0, [r1, #0x4]
700b16e4: e7ff         	b	0x700b16e6 <UdmaChPrms_init+0x36> @ imm = #-0x2
700b16e6: 9901         	ldr	r1, [sp, #0x4]
700b16e8: 2004         	movs	r0, #0x4
700b16ea: f6cf 70ff    	movt	r0, #0xffff
700b16ee: 6088         	str	r0, [r1, #0x8]
700b16f0: 9901         	ldr	r1, [sp, #0x4]
700b16f2: 2000         	movs	r0, #0x0
700b16f4: 60c8         	str	r0, [r1, #0xc]
700b16f6: 9801         	ldr	r0, [sp, #0x4]
700b16f8: 3010         	adds	r0, #0x10
700b16fa: f001 fb89    	bl	0x700b2e10 <UdmaRingPrms_init> @ imm = #0x1712
700b16fe: 9801         	ldr	r0, [sp, #0x4]
700b1700: 302c         	adds	r0, #0x2c
700b1702: f001 fb85    	bl	0x700b2e10 <UdmaRingPrms_init> @ imm = #0x170a
700b1706: 9801         	ldr	r0, [sp, #0x4]
700b1708: 3048         	adds	r0, #0x48
700b170a: f001 fb81    	bl	0x700b2e10 <UdmaRingPrms_init> @ imm = #0x1702
700b170e: 9901         	ldr	r1, [sp, #0x4]
700b1710: 2001         	movs	r0, #0x1
700b1712: f881 0058    	strb.w	r0, [r1, #0x58]
700b1716: e7ff         	b	0x700b1718 <UdmaChPrms_init+0x68> @ imm = #-0x2
700b1718: b002         	add	sp, #0x8
700b171a: bd80         	pop	{r7, pc}
700b171c: 0000         	movs	r0, r0
700b171e: 0000         	movs	r0, r0

700b1720 <Pinmux_lockMMR>:
700b1720: b580         	push	{r7, lr}
700b1722: b084         	sub	sp, #0x10
700b1724: 9003         	str	r0, [sp, #0xc]
700b1726: 9803         	ldr	r0, [sp, #0xc]
700b1728: b908         	cbnz	r0, 0x700b172e <Pinmux_lockMMR+0xe> @ imm = #0x2
700b172a: e7ff         	b	0x700b172c <Pinmux_lockMMR+0xc> @ imm = #-0x2
700b172c: e7ff         	b	0x700b172e <Pinmux_lockMMR+0xe> @ imm = #-0x2
700b172e: 9803         	ldr	r0, [sp, #0xc]
700b1730: 2801         	cmp	r0, #0x1
700b1732: d128         	bne	0x700b1786 <Pinmux_lockMMR+0x66> @ imm = #0x50
700b1734: e7ff         	b	0x700b1736 <Pinmux_lockMMR+0x16> @ imm = #-0x2
700b1736: f04f 6081    	mov.w	r0, #0x4080000
700b173a: 2100         	movs	r1, #0x0
700b173c: 9100         	str	r1, [sp]
700b173e: f7fa fdf7    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x5412
700b1742: 9900         	ldr	r1, [sp]
700b1744: 9002         	str	r0, [sp, #0x8]
700b1746: 9802         	ldr	r0, [sp, #0x8]
700b1748: f241 0208    	movw	r2, #0x1008
700b174c: 4410         	add	r0, r2
700b174e: 9001         	str	r0, [sp, #0x4]
700b1750: 9801         	ldr	r0, [sp, #0x4]
700b1752: f003 fe05    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x3c0a
700b1756: 9900         	ldr	r1, [sp]
700b1758: 9801         	ldr	r0, [sp, #0x4]
700b175a: 3004         	adds	r0, #0x4
700b175c: 9001         	str	r0, [sp, #0x4]
700b175e: 9801         	ldr	r0, [sp, #0x4]
700b1760: f003 fdfe    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x3bfc
700b1764: 9900         	ldr	r1, [sp]
700b1766: 9802         	ldr	r0, [sp, #0x8]
700b1768: f245 0208    	movw	r2, #0x5008
700b176c: 4410         	add	r0, r2
700b176e: 9001         	str	r0, [sp, #0x4]
700b1770: 9801         	ldr	r0, [sp, #0x4]
700b1772: f003 fdf5    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x3bea
700b1776: 9900         	ldr	r1, [sp]
700b1778: 9801         	ldr	r0, [sp, #0x4]
700b177a: 3004         	adds	r0, #0x4
700b177c: 9001         	str	r0, [sp, #0x4]
700b177e: 9801         	ldr	r0, [sp, #0x4]
700b1780: f003 fdee    	bl	0x700b5360 <CSL_REG32_WR_RAW> @ imm = #0x3bdc
700b1784: e7ff         	b	0x700b1786 <Pinmux_lockMMR+0x66> @ imm = #-0x2
700b1786: b004         	add	sp, #0x10
700b1788: bd80         	pop	{r7, pc}
700b178a: 0000         	movs	r0, r0
700b178c: 0000         	movs	r0, r0
700b178e: 0000         	movs	r0, r0

700b1790 <Sciclient_rmIrqCfgIsDirectEvent>:
700b1790: b580         	push	{r7, lr}
700b1792: b082         	sub	sp, #0x8
700b1794: 9001         	str	r0, [sp, #0x4]
700b1796: 2000         	movs	r0, #0x0
700b1798: f88d 0003    	strb.w	r0, [sp, #0x3]
700b179c: 9801         	ldr	r0, [sp, #0x4]
700b179e: 2101         	movs	r1, #0x1
700b17a0: f002 ff3e    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2e7c
700b17a4: b310         	cbz	r0, 0x700b17ec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x44
700b17a6: e7ff         	b	0x700b17a8 <Sciclient_rmIrqCfgIsDirectEvent+0x18> @ imm = #-0x2
700b17a8: 9801         	ldr	r0, [sp, #0x4]
700b17aa: 2102         	movs	r1, #0x2
700b17ac: f002 ff38    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2e70
700b17b0: b1e0         	cbz	r0, 0x700b17ec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x38
700b17b2: e7ff         	b	0x700b17b4 <Sciclient_rmIrqCfgIsDirectEvent+0x24> @ imm = #-0x2
700b17b4: 9801         	ldr	r0, [sp, #0x4]
700b17b6: 2104         	movs	r1, #0x4
700b17b8: f002 ff32    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2e64
700b17bc: b1b0         	cbz	r0, 0x700b17ec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x2c
700b17be: e7ff         	b	0x700b17c0 <Sciclient_rmIrqCfgIsDirectEvent+0x30> @ imm = #-0x2
700b17c0: 9801         	ldr	r0, [sp, #0x4]
700b17c2: 2108         	movs	r1, #0x8
700b17c4: f002 ff2c    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2e58
700b17c8: b180         	cbz	r0, 0x700b17ec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x20
700b17ca: e7ff         	b	0x700b17cc <Sciclient_rmIrqCfgIsDirectEvent+0x3c> @ imm = #-0x2
700b17cc: 9801         	ldr	r0, [sp, #0x4]
700b17ce: 2110         	movs	r1, #0x10
700b17d0: f002 ff26    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2e4c
700b17d4: b150         	cbz	r0, 0x700b17ec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x14
700b17d6: e7ff         	b	0x700b17d8 <Sciclient_rmIrqCfgIsDirectEvent+0x48> @ imm = #-0x2
700b17d8: 9801         	ldr	r0, [sp, #0x4]
700b17da: 2120         	movs	r1, #0x20
700b17dc: f002 ff20    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2e40
700b17e0: b120         	cbz	r0, 0x700b17ec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x8
700b17e2: e7ff         	b	0x700b17e4 <Sciclient_rmIrqCfgIsDirectEvent+0x54> @ imm = #-0x2
700b17e4: 2001         	movs	r0, #0x1
700b17e6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b17ea: e7ff         	b	0x700b17ec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #-0x2
700b17ec: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b17f0: f000 0001    	and	r0, r0, #0x1
700b17f4: b002         	add	sp, #0x8
700b17f6: bd80         	pop	{r7, pc}
		...

700b1800 <Sciclient_rmIrqCfgIsDirectNonEvent>:
700b1800: b580         	push	{r7, lr}
700b1802: b082         	sub	sp, #0x8
700b1804: 9001         	str	r0, [sp, #0x4]
700b1806: 2000         	movs	r0, #0x0
700b1808: f88d 0003    	strb.w	r0, [sp, #0x3]
700b180c: 9801         	ldr	r0, [sp, #0x4]
700b180e: 2101         	movs	r1, #0x1
700b1810: f002 ff06    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2e0c
700b1814: b310         	cbz	r0, 0x700b185c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x44
700b1816: e7ff         	b	0x700b1818 <Sciclient_rmIrqCfgIsDirectNonEvent+0x18> @ imm = #-0x2
700b1818: 9801         	ldr	r0, [sp, #0x4]
700b181a: 2102         	movs	r1, #0x2
700b181c: f002 ff00    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2e00
700b1820: b1e0         	cbz	r0, 0x700b185c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x38
700b1822: e7ff         	b	0x700b1824 <Sciclient_rmIrqCfgIsDirectNonEvent+0x24> @ imm = #-0x2
700b1824: 9801         	ldr	r0, [sp, #0x4]
700b1826: 2104         	movs	r1, #0x4
700b1828: f002 fefa    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2df4
700b182c: b9b0         	cbnz	r0, 0x700b185c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x2c
700b182e: e7ff         	b	0x700b1830 <Sciclient_rmIrqCfgIsDirectNonEvent+0x30> @ imm = #-0x2
700b1830: 9801         	ldr	r0, [sp, #0x4]
700b1832: 2108         	movs	r1, #0x8
700b1834: f002 fef4    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2de8
700b1838: b980         	cbnz	r0, 0x700b185c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x20
700b183a: e7ff         	b	0x700b183c <Sciclient_rmIrqCfgIsDirectNonEvent+0x3c> @ imm = #-0x2
700b183c: 9801         	ldr	r0, [sp, #0x4]
700b183e: 2110         	movs	r1, #0x10
700b1840: f002 feee    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2ddc
700b1844: b950         	cbnz	r0, 0x700b185c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x14
700b1846: e7ff         	b	0x700b1848 <Sciclient_rmIrqCfgIsDirectNonEvent+0x48> @ imm = #-0x2
700b1848: 9801         	ldr	r0, [sp, #0x4]
700b184a: 2120         	movs	r1, #0x20
700b184c: f002 fee8    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2dd0
700b1850: b920         	cbnz	r0, 0x700b185c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x8
700b1852: e7ff         	b	0x700b1854 <Sciclient_rmIrqCfgIsDirectNonEvent+0x54> @ imm = #-0x2
700b1854: 2001         	movs	r0, #0x1
700b1856: f88d 0003    	strb.w	r0, [sp, #0x3]
700b185a: e7ff         	b	0x700b185c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #-0x2
700b185c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1860: f000 0001    	and	r0, r0, #0x1
700b1864: b002         	add	sp, #0x8
700b1866: bd80         	pop	{r7, pc}
		...

700b1870 <Sciclient_rmIrqCfgIsEventToVintMappingOnly>:
700b1870: b580         	push	{r7, lr}
700b1872: b082         	sub	sp, #0x8
700b1874: 9001         	str	r0, [sp, #0x4]
700b1876: 2000         	movs	r0, #0x0
700b1878: f88d 0003    	strb.w	r0, [sp, #0x3]
700b187c: 9801         	ldr	r0, [sp, #0x4]
700b187e: 2101         	movs	r1, #0x1
700b1880: f002 fece    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d9c
700b1884: bb10         	cbnz	r0, 0x700b18cc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x44
700b1886: e7ff         	b	0x700b1888 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x18> @ imm = #-0x2
700b1888: 9801         	ldr	r0, [sp, #0x4]
700b188a: 2102         	movs	r1, #0x2
700b188c: f002 fec8    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d90
700b1890: b9e0         	cbnz	r0, 0x700b18cc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x38
700b1892: e7ff         	b	0x700b1894 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x24> @ imm = #-0x2
700b1894: 9801         	ldr	r0, [sp, #0x4]
700b1896: 2104         	movs	r1, #0x4
700b1898: f002 fec2    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d84
700b189c: b1b0         	cbz	r0, 0x700b18cc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x2c
700b189e: e7ff         	b	0x700b18a0 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x30> @ imm = #-0x2
700b18a0: 9801         	ldr	r0, [sp, #0x4]
700b18a2: 2108         	movs	r1, #0x8
700b18a4: f002 febc    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d78
700b18a8: b180         	cbz	r0, 0x700b18cc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x20
700b18aa: e7ff         	b	0x700b18ac <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x3c> @ imm = #-0x2
700b18ac: 9801         	ldr	r0, [sp, #0x4]
700b18ae: 2110         	movs	r1, #0x10
700b18b0: f002 feb6    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d6c
700b18b4: b150         	cbz	r0, 0x700b18cc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x14
700b18b6: e7ff         	b	0x700b18b8 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x48> @ imm = #-0x2
700b18b8: 9801         	ldr	r0, [sp, #0x4]
700b18ba: 2120         	movs	r1, #0x20
700b18bc: f002 feb0    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d60
700b18c0: b120         	cbz	r0, 0x700b18cc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x8
700b18c2: e7ff         	b	0x700b18c4 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x54> @ imm = #-0x2
700b18c4: 2001         	movs	r0, #0x1
700b18c6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b18ca: e7ff         	b	0x700b18cc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #-0x2
700b18cc: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b18d0: f000 0001    	and	r0, r0, #0x1
700b18d4: b002         	add	sp, #0x8
700b18d6: bd80         	pop	{r7, pc}
		...

700b18e0 <Sciclient_rmIrqCfgIsOesOnly>:
700b18e0: b580         	push	{r7, lr}
700b18e2: b082         	sub	sp, #0x8
700b18e4: 9001         	str	r0, [sp, #0x4]
700b18e6: 2000         	movs	r0, #0x0
700b18e8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b18ec: 9801         	ldr	r0, [sp, #0x4]
700b18ee: 2101         	movs	r1, #0x1
700b18f0: f002 fe96    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d2c
700b18f4: bb10         	cbnz	r0, 0x700b193c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x44
700b18f6: e7ff         	b	0x700b18f8 <Sciclient_rmIrqCfgIsOesOnly+0x18> @ imm = #-0x2
700b18f8: 9801         	ldr	r0, [sp, #0x4]
700b18fa: 2102         	movs	r1, #0x2
700b18fc: f002 fe90    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d20
700b1900: b9e0         	cbnz	r0, 0x700b193c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x38
700b1902: e7ff         	b	0x700b1904 <Sciclient_rmIrqCfgIsOesOnly+0x24> @ imm = #-0x2
700b1904: 9801         	ldr	r0, [sp, #0x4]
700b1906: 2104         	movs	r1, #0x4
700b1908: f002 fe8a    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d14
700b190c: b9b0         	cbnz	r0, 0x700b193c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x2c
700b190e: e7ff         	b	0x700b1910 <Sciclient_rmIrqCfgIsOesOnly+0x30> @ imm = #-0x2
700b1910: 9801         	ldr	r0, [sp, #0x4]
700b1912: 2108         	movs	r1, #0x8
700b1914: f002 fe84    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2d08
700b1918: b980         	cbnz	r0, 0x700b193c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x20
700b191a: e7ff         	b	0x700b191c <Sciclient_rmIrqCfgIsOesOnly+0x3c> @ imm = #-0x2
700b191c: 9801         	ldr	r0, [sp, #0x4]
700b191e: 2110         	movs	r1, #0x10
700b1920: f002 fe7e    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2cfc
700b1924: b150         	cbz	r0, 0x700b193c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x14
700b1926: e7ff         	b	0x700b1928 <Sciclient_rmIrqCfgIsOesOnly+0x48> @ imm = #-0x2
700b1928: 9801         	ldr	r0, [sp, #0x4]
700b192a: 2120         	movs	r1, #0x20
700b192c: f002 fe78    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2cf0
700b1930: b920         	cbnz	r0, 0x700b193c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x8
700b1932: e7ff         	b	0x700b1934 <Sciclient_rmIrqCfgIsOesOnly+0x54> @ imm = #-0x2
700b1934: 2001         	movs	r0, #0x1
700b1936: f88d 0003    	strb.w	r0, [sp, #0x3]
700b193a: e7ff         	b	0x700b193c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #-0x2
700b193c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1940: f000 0001    	and	r0, r0, #0x1
700b1944: b002         	add	sp, #0x8
700b1946: bd80         	pop	{r7, pc}
		...

700b1950 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent>:
700b1950: b580         	push	{r7, lr}
700b1952: b082         	sub	sp, #0x8
700b1954: 9001         	str	r0, [sp, #0x4]
700b1956: 2000         	movs	r0, #0x0
700b1958: f88d 0003    	strb.w	r0, [sp, #0x3]
700b195c: 9801         	ldr	r0, [sp, #0x4]
700b195e: 2101         	movs	r1, #0x1
700b1960: f002 fe5e    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2cbc
700b1964: b310         	cbz	r0, 0x700b19ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x44
700b1966: e7ff         	b	0x700b1968 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x18> @ imm = #-0x2
700b1968: 9801         	ldr	r0, [sp, #0x4]
700b196a: 2102         	movs	r1, #0x2
700b196c: f002 fe58    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2cb0
700b1970: b1e0         	cbz	r0, 0x700b19ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x38
700b1972: e7ff         	b	0x700b1974 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x24> @ imm = #-0x2
700b1974: 9801         	ldr	r0, [sp, #0x4]
700b1976: 2104         	movs	r1, #0x4
700b1978: f002 fe52    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2ca4
700b197c: b1b0         	cbz	r0, 0x700b19ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x2c
700b197e: e7ff         	b	0x700b1980 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x30> @ imm = #-0x2
700b1980: 9801         	ldr	r0, [sp, #0x4]
700b1982: 2108         	movs	r1, #0x8
700b1984: f002 fe4c    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2c98
700b1988: b180         	cbz	r0, 0x700b19ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x20
700b198a: e7ff         	b	0x700b198c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x3c> @ imm = #-0x2
700b198c: 9801         	ldr	r0, [sp, #0x4]
700b198e: 2110         	movs	r1, #0x10
700b1990: f002 fe46    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2c8c
700b1994: b950         	cbnz	r0, 0x700b19ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x14
700b1996: e7ff         	b	0x700b1998 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x48> @ imm = #-0x2
700b1998: 9801         	ldr	r0, [sp, #0x4]
700b199a: 2120         	movs	r1, #0x20
700b199c: f002 fe40    	bl	0x700b4620 <Sciclient_rmParamIsValid> @ imm = #0x2c80
700b19a0: b920         	cbnz	r0, 0x700b19ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x8
700b19a2: e7ff         	b	0x700b19a4 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x54> @ imm = #-0x2
700b19a4: 2001         	movs	r0, #0x1
700b19a6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b19aa: e7ff         	b	0x700b19ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #-0x2
700b19ac: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b19b0: f000 0001    	and	r0, r0, #0x1
700b19b4: b002         	add	sp, #0x8
700b19b6: bd80         	pop	{r7, pc}
		...

700b19c0 <UART_divisorValCompute>:
700b19c0: b580         	push	{r7, lr}
700b19c2: b088         	sub	sp, #0x20
700b19c4: 9007         	str	r0, [sp, #0x1c]
700b19c6: 9106         	str	r1, [sp, #0x18]
700b19c8: 9205         	str	r2, [sp, #0x14]
700b19ca: 9304         	str	r3, [sp, #0x10]
700b19cc: 2000         	movs	r0, #0x0
700b19ce: 9003         	str	r0, [sp, #0xc]
700b19d0: 9805         	ldr	r0, [sp, #0x14]
700b19d2: f000 0007    	and	r0, r0, #0x7
700b19d6: 9002         	str	r0, [sp, #0x8]
700b19d8: 9802         	ldr	r0, [sp, #0x8]
700b19da: 9001         	str	r0, [sp, #0x4]
700b19dc: 2805         	cmp	r0, #0x5
700b19de: d81f         	bhi	0x700b1a20 <UART_divisorValCompute+0x60> @ imm = #0x3e
700b19e0: 9901         	ldr	r1, [sp, #0x4]
700b19e2: e8df f001    	tbb	[pc, r1]
700b19e6: 03 03 1d 0a  	.word	0x0a1d0303
700b19ea: 12 1a        	.short	0x1a12
700b19ec: 9807         	ldr	r0, [sp, #0x1c]
700b19ee: 9906         	ldr	r1, [sp, #0x18]
700b19f0: 0109         	lsls	r1, r1, #0x4
700b19f2: f003 fba5    	bl	0x700b5140 <UART_divideRoundCloset> @ imm = #0x374a
700b19f6: 9003         	str	r0, [sp, #0xc]
700b19f8: e013         	b	0x700b1a22 <UART_divisorValCompute+0x62> @ imm = #0x26
700b19fa: 9807         	ldr	r0, [sp, #0x1c]
700b19fc: 9906         	ldr	r1, [sp, #0x18]
700b19fe: 220d         	movs	r2, #0xd
700b1a00: 4351         	muls	r1, r2, r1
700b1a02: f003 fb9d    	bl	0x700b5140 <UART_divideRoundCloset> @ imm = #0x373a
700b1a06: 9003         	str	r0, [sp, #0xc]
700b1a08: e00b         	b	0x700b1a22 <UART_divisorValCompute+0x62> @ imm = #0x16
700b1a0a: 9807         	ldr	r0, [sp, #0x1c]
700b1a0c: 9904         	ldr	r1, [sp, #0x10]
700b1a0e: 9a06         	ldr	r2, [sp, #0x18]
700b1a10: 4351         	muls	r1, r2, r1
700b1a12: f003 fb95    	bl	0x700b5140 <UART_divideRoundCloset> @ imm = #0x372a
700b1a16: 9003         	str	r0, [sp, #0xc]
700b1a18: e003         	b	0x700b1a22 <UART_divisorValCompute+0x62> @ imm = #0x6
700b1a1a: 2000         	movs	r0, #0x0
700b1a1c: 9003         	str	r0, [sp, #0xc]
700b1a1e: e000         	b	0x700b1a22 <UART_divisorValCompute+0x62> @ imm = #0x0
700b1a20: e7ff         	b	0x700b1a22 <UART_divisorValCompute+0x62> @ imm = #-0x2
700b1a22: 9803         	ldr	r0, [sp, #0xc]
700b1a24: b008         	add	sp, #0x20
700b1a26: bd80         	pop	{r7, pc}
		...

700b1a30 <_txe_semaphore_get>:
700b1a30: b580         	push	{r7, lr}
700b1a32: b084         	sub	sp, #0x10
700b1a34: 9003         	str	r0, [sp, #0xc]
700b1a36: 9102         	str	r1, [sp, #0x8]
700b1a38: 2000         	movs	r0, #0x0
700b1a3a: 9001         	str	r0, [sp, #0x4]
700b1a3c: 9803         	ldr	r0, [sp, #0xc]
700b1a3e: b918         	cbnz	r0, 0x700b1a48 <_txe_semaphore_get+0x18> @ imm = #0x6
700b1a40: e7ff         	b	0x700b1a42 <_txe_semaphore_get+0x12> @ imm = #-0x2
700b1a42: 200c         	movs	r0, #0xc
700b1a44: 9001         	str	r0, [sp, #0x4]
700b1a46: e01b         	b	0x700b1a80 <_txe_semaphore_get+0x50> @ imm = #0x36
700b1a48: 9803         	ldr	r0, [sp, #0xc]
700b1a4a: 6800         	ldr	r0, [r0]
700b1a4c: f644 5141    	movw	r1, #0x4d41
700b1a50: f2c5 3145    	movt	r1, #0x5345
700b1a54: 4288         	cmp	r0, r1
700b1a56: d003         	beq	0x700b1a60 <_txe_semaphore_get+0x30> @ imm = #0x6
700b1a58: e7ff         	b	0x700b1a5a <_txe_semaphore_get+0x2a> @ imm = #-0x2
700b1a5a: 200c         	movs	r0, #0xc
700b1a5c: 9001         	str	r0, [sp, #0x4]
700b1a5e: e00e         	b	0x700b1a7e <_txe_semaphore_get+0x4e> @ imm = #0x1c
700b1a60: 9802         	ldr	r0, [sp, #0x8]
700b1a62: b158         	cbz	r0, 0x700b1a7c <_txe_semaphore_get+0x4c> @ imm = #0x16
700b1a64: e7ff         	b	0x700b1a66 <_txe_semaphore_get+0x36> @ imm = #-0x2
700b1a66: f248 3048    	movw	r0, #0x8348
700b1a6a: f2c7 000b    	movt	r0, #0x700b
700b1a6e: 6800         	ldr	r0, [r0]
700b1a70: b118         	cbz	r0, 0x700b1a7a <_txe_semaphore_get+0x4a> @ imm = #0x6
700b1a72: e7ff         	b	0x700b1a74 <_txe_semaphore_get+0x44> @ imm = #-0x2
700b1a74: 2004         	movs	r0, #0x4
700b1a76: 9001         	str	r0, [sp, #0x4]
700b1a78: e7ff         	b	0x700b1a7a <_txe_semaphore_get+0x4a> @ imm = #-0x2
700b1a7a: e7ff         	b	0x700b1a7c <_txe_semaphore_get+0x4c> @ imm = #-0x2
700b1a7c: e7ff         	b	0x700b1a7e <_txe_semaphore_get+0x4e> @ imm = #-0x2
700b1a7e: e7ff         	b	0x700b1a80 <_txe_semaphore_get+0x50> @ imm = #-0x2
700b1a80: 9801         	ldr	r0, [sp, #0x4]
700b1a82: b930         	cbnz	r0, 0x700b1a92 <_txe_semaphore_get+0x62> @ imm = #0xc
700b1a84: e7ff         	b	0x700b1a86 <_txe_semaphore_get+0x56> @ imm = #-0x2
700b1a86: 9803         	ldr	r0, [sp, #0xc]
700b1a88: 9902         	ldr	r1, [sp, #0x8]
700b1a8a: f7fa fdb9    	bl	0x700ac600 <_tx_semaphore_get> @ imm = #-0x548e
700b1a8e: 9001         	str	r0, [sp, #0x4]
700b1a90: e7ff         	b	0x700b1a92 <_txe_semaphore_get+0x62> @ imm = #-0x2
700b1a92: 9801         	ldr	r0, [sp, #0x4]
700b1a94: b004         	add	sp, #0x10
700b1a96: bd80         	pop	{r7, pc}

700b1a98 <atoi>:
700b1a98: e59f105c     	ldr	r1, [pc, #0x5c]         @ 0x700b1afc <atoi+0x64>
700b1a9c: e4d02001     	ldrb	r2, [r0], #1
700b1aa0: e0813002     	add	r3, r1, r2
700b1aa4: e5d33001     	ldrb	r3, [r3, #0x1]
700b1aa8: e3130010     	tst	r3, #16
700b1aac: 1afffffa     	bne	0x700b1a9c <atoi+0x4>   @ imm = #-0x18
700b1ab0: e3a01000     	mov	r1, #0
700b1ab4: e352002b     	cmp	r2, #43
700b1ab8: 1352002d     	cmpne	r2, #45
700b1abc: 0a000002     	beq	0x700b1acc <atoi+0x34>  @ imm = #0x8
700b1ac0: e2400001     	sub	r0, r0, #1
700b1ac4: e1a03002     	mov	r3, r2
700b1ac8: ea000000     	b	0x700b1ad0 <atoi+0x38>  @ imm = #0x0
700b1acc: e5d03000     	ldrb	r3, [r0]
700b1ad0: e2433030     	sub	r3, r3, #48
700b1ad4: e3530009     	cmp	r3, #9
700b1ad8: 8a000003     	bhi	0x700b1aec <atoi+0x54>  @ imm = #0xc
700b1adc: e0811101     	add	r1, r1, r1, lsl #2
700b1ae0: e2800001     	add	r0, r0, #1
700b1ae4: e0831081     	add	r1, r3, r1, lsl #1
700b1ae8: eafffff7     	b	0x700b1acc <atoi+0x34>  @ imm = #-0x24
700b1aec: e352002d     	cmp	r2, #45
700b1af0: 02611000     	rsbeq	r1, r1, #0
700b1af4: e1a00001     	mov	r0, r1
700b1af8: e12fff1e     	bx	lr
700b1afc: e0 6f 0b 70  	.word	0x700b6fe0

700b1b00 <CSL_udmapCppi5SetIds>:
700b1b00: b085         	sub	sp, #0x14
700b1b02: 9004         	str	r0, [sp, #0x10]
700b1b04: 9103         	str	r1, [sp, #0xc]
700b1b06: 9202         	str	r2, [sp, #0x8]
700b1b08: 9301         	str	r3, [sp, #0x4]
700b1b0a: 9803         	ldr	r0, [sp, #0xc]
700b1b0c: 2803         	cmp	r0, #0x3
700b1b0e: d114         	bne	0x700b1b3a <CSL_udmapCppi5SetIds+0x3a> @ imm = #0x28
700b1b10: e7ff         	b	0x700b1b12 <CSL_udmapCppi5SetIds+0x12> @ imm = #-0x2
700b1b12: 9804         	ldr	r0, [sp, #0x10]
700b1b14: 6840         	ldr	r0, [r0, #0x4]
700b1b16: 9000         	str	r0, [sp]
700b1b18: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1b1c: 0600         	lsls	r0, r0, #0x18
700b1b1e: 9000         	str	r0, [sp]
700b1b20: 9802         	ldr	r0, [sp, #0x8]
700b1b22: 9901         	ldr	r1, [sp, #0x4]
700b1b24: f36f 319f    	bfc	r1, #14, #18
700b1b28: f360 3197    	bfi	r1, r0, #14, #10
700b1b2c: 9800         	ldr	r0, [sp]
700b1b2e: 4308         	orrs	r0, r1
700b1b30: 9000         	str	r0, [sp]
700b1b32: 9800         	ldr	r0, [sp]
700b1b34: 9904         	ldr	r1, [sp, #0x10]
700b1b36: 6048         	str	r0, [r1, #0x4]
700b1b38: e013         	b	0x700b1b62 <CSL_udmapCppi5SetIds+0x62> @ imm = #0x26
700b1b3a: 9804         	ldr	r0, [sp, #0x10]
700b1b3c: 6840         	ldr	r0, [r0, #0x4]
700b1b3e: 9000         	str	r0, [sp]
700b1b40: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1b44: 0600         	lsls	r0, r0, #0x18
700b1b46: 9000         	str	r0, [sp]
700b1b48: 9802         	ldr	r0, [sp, #0x8]
700b1b4a: 9901         	ldr	r1, [sp, #0x4]
700b1b4c: f36f 319f    	bfc	r1, #14, #18
700b1b50: f360 3197    	bfi	r1, r0, #14, #10
700b1b54: 9800         	ldr	r0, [sp]
700b1b56: 4308         	orrs	r0, r1
700b1b58: 9000         	str	r0, [sp]
700b1b5a: 9800         	ldr	r0, [sp]
700b1b5c: 9904         	ldr	r1, [sp, #0x10]
700b1b5e: 6048         	str	r0, [r1, #0x4]
700b1b60: e7ff         	b	0x700b1b62 <CSL_udmapCppi5SetIds+0x62> @ imm = #-0x2
700b1b62: b005         	add	sp, #0x14
700b1b64: 4770         	bx	lr
		...
700b1b6e: 0000         	movs	r0, r0

700b1b70 <Sciclient_rmIrGetInst>:
700b1b70: b083         	sub	sp, #0xc
700b1b72: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b1b76: 2000         	movs	r0, #0x0
700b1b78: 9001         	str	r0, [sp, #0x4]
700b1b7a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b1b7e: e7ff         	b	0x700b1b80 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x2
700b1b80: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b1b84: 2803         	cmp	r0, #0x3
700b1b86: dc22         	bgt	0x700b1bce <Sciclient_rmIrGetInst+0x5e> @ imm = #0x44
700b1b88: e7ff         	b	0x700b1b8a <Sciclient_rmIrGetInst+0x1a> @ imm = #-0x2
700b1b8a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b1b8e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b1b92: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b1b96: f248 1154    	movw	r1, #0x8154
700b1b9a: f2c7 010b    	movt	r1, #0x700b
700b1b9e: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700b1ba2: 4288         	cmp	r0, r1
700b1ba4: d10c         	bne	0x700b1bc0 <Sciclient_rmIrGetInst+0x50> @ imm = #0x18
700b1ba6: e7ff         	b	0x700b1ba8 <Sciclient_rmIrGetInst+0x38> @ imm = #-0x2
700b1ba8: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b1bac: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b1bb0: f248 1054    	movw	r0, #0x8154
700b1bb4: f2c7 000b    	movt	r0, #0x700b
700b1bb8: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b1bbc: 9001         	str	r0, [sp, #0x4]
700b1bbe: e006         	b	0x700b1bce <Sciclient_rmIrGetInst+0x5e> @ imm = #0xc
700b1bc0: e7ff         	b	0x700b1bc2 <Sciclient_rmIrGetInst+0x52> @ imm = #-0x2
700b1bc2: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b1bc6: 3001         	adds	r0, #0x1
700b1bc8: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b1bcc: e7d8         	b	0x700b1b80 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x50
700b1bce: 9801         	ldr	r0, [sp, #0x4]
700b1bd0: b003         	add	sp, #0xc
700b1bd2: 4770         	bx	lr
		...

700b1be0 <UART_fifoRegisterWrite>:
700b1be0: b580         	push	{r7, lr}
700b1be2: b088         	sub	sp, #0x20
700b1be4: 9007         	str	r0, [sp, #0x1c]
700b1be6: 9106         	str	r1, [sp, #0x18]
700b1be8: 2000         	movs	r0, #0x0
700b1bea: 9001         	str	r0, [sp, #0x4]
700b1bec: 9002         	str	r0, [sp, #0x8]
700b1bee: 9807         	ldr	r0, [sp, #0x1c]
700b1bf0: 2180         	movs	r1, #0x80
700b1bf2: f000 fd85    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #0xb0a
700b1bf6: 9901         	ldr	r1, [sp, #0x4]
700b1bf8: 9003         	str	r0, [sp, #0xc]
700b1bfa: 9807         	ldr	r0, [sp, #0x1c]
700b1bfc: f7f9 fce8    	bl	0x700ab5d0 <UART_divisorLatchWrite> @ imm = #-0x6630
700b1c00: 9005         	str	r0, [sp, #0x14]
700b1c02: 9807         	ldr	r0, [sp, #0x1c]
700b1c04: f002 f89c    	bl	0x700b3d40 <UART_enhanFuncEnable> @ imm = #0x2138
700b1c08: 9004         	str	r0, [sp, #0x10]
700b1c0a: 9807         	ldr	r0, [sp, #0x1c]
700b1c0c: 3008         	adds	r0, #0x8
700b1c0e: 9906         	ldr	r1, [sp, #0x18]
700b1c10: f003 fbf6    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x37ec
700b1c14: e7ff         	b	0x700b1c16 <UART_fifoRegisterWrite+0x36> @ imm = #-0x2
700b1c16: 9802         	ldr	r0, [sp, #0x8]
700b1c18: b928         	cbnz	r0, 0x700b1c26 <UART_fifoRegisterWrite+0x46> @ imm = #0xa
700b1c1a: e7ff         	b	0x700b1c1c <UART_fifoRegisterWrite+0x3c> @ imm = #-0x2
700b1c1c: 9807         	ldr	r0, [sp, #0x1c]
700b1c1e: f002 f86f    	bl	0x700b3d00 <UART_IsTxRxFifoEmpty> @ imm = #0x20de
700b1c22: 9002         	str	r0, [sp, #0x8]
700b1c24: e7f7         	b	0x700b1c16 <UART_fifoRegisterWrite+0x36> @ imm = #-0x12
700b1c26: 9807         	ldr	r0, [sp, #0x1c]
700b1c28: 9904         	ldr	r1, [sp, #0x10]
700b1c2a: f002 fb09    	bl	0x700b4240 <UART_enhanFuncBitValRestore> @ imm = #0x2612
700b1c2e: 9807         	ldr	r0, [sp, #0x1c]
700b1c30: 9905         	ldr	r1, [sp, #0x14]
700b1c32: f7f9 fccd    	bl	0x700ab5d0 <UART_divisorLatchWrite> @ imm = #-0x6666
700b1c36: 9807         	ldr	r0, [sp, #0x1c]
700b1c38: 300c         	adds	r0, #0xc
700b1c3a: 9903         	ldr	r1, [sp, #0xc]
700b1c3c: f003 fbe0    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x37c0
700b1c40: b008         	add	sp, #0x20
700b1c42: bd80         	pop	{r7, pc}
		...

700b1c50 <UART_lld_deInitDma>:
700b1c50: b580         	push	{r7, lr}
700b1c52: b084         	sub	sp, #0x10
700b1c54: 9003         	str	r0, [sp, #0xc]
700b1c56: 2000         	movs	r0, #0x0
700b1c58: 9002         	str	r0, [sp, #0x8]
700b1c5a: 9803         	ldr	r0, [sp, #0xc]
700b1c5c: b318         	cbz	r0, 0x700b1ca6 <UART_lld_deInitDma+0x56> @ imm = #0x46
700b1c5e: e7ff         	b	0x700b1c60 <UART_lld_deInitDma+0x10> @ imm = #-0x2
700b1c60: 9903         	ldr	r1, [sp, #0xc]
700b1c62: 2002         	movs	r0, #0x2
700b1c64: 6548         	str	r0, [r1, #0x54]
700b1c66: 9803         	ldr	r0, [sp, #0xc]
700b1c68: f7fe fc02    	bl	0x700b0470 <UART_lld_flushTxFifo> @ imm = #-0x17fc
700b1c6c: 9002         	str	r0, [sp, #0x8]
700b1c6e: 9802         	ldr	r0, [sp, #0x8]
700b1c70: b9a0         	cbnz	r0, 0x700b1c9c <UART_lld_deInitDma+0x4c> @ imm = #0x28
700b1c72: e7ff         	b	0x700b1c74 <UART_lld_deInitDma+0x24> @ imm = #-0x2
700b1c74: 9803         	ldr	r0, [sp, #0xc]
700b1c76: 6800         	ldr	r0, [r0]
700b1c78: 2107         	movs	r1, #0x7
700b1c7a: 9101         	str	r1, [sp, #0x4]
700b1c7c: f7fa ff70    	bl	0x700acb60 <UART_intrDisable> @ imm = #-0x5120
700b1c80: 9803         	ldr	r0, [sp, #0xc]
700b1c82: 6800         	ldr	r0, [r0]
700b1c84: 2102         	movs	r1, #0x2
700b1c86: f002 fd13    	bl	0x700b46b0 <UART_intr2Disable> @ imm = #0x2a26
700b1c8a: 9901         	ldr	r1, [sp, #0x4]
700b1c8c: 9803         	ldr	r0, [sp, #0xc]
700b1c8e: 6800         	ldr	r0, [r0]
700b1c90: f002 fd56    	bl	0x700b4740 <UART_operatingModeSelect> @ imm = #0x2aac
700b1c94: 9903         	ldr	r1, [sp, #0xc]
700b1c96: 2000         	movs	r0, #0x0
700b1c98: 6548         	str	r0, [r1, #0x54]
700b1c9a: e7ff         	b	0x700b1c9c <UART_lld_deInitDma+0x4c> @ imm = #-0x2
700b1c9c: 9803         	ldr	r0, [sp, #0xc]
700b1c9e: f002 f86f    	bl	0x700b3d80 <UART_lld_dmaDeInit> @ imm = #0x20de
700b1ca2: 9002         	str	r0, [sp, #0x8]
700b1ca4: e003         	b	0x700b1cae <UART_lld_deInitDma+0x5e> @ imm = #0x6
700b1ca6: f06f 0002    	mvn	r0, #0x2
700b1caa: 9002         	str	r0, [sp, #0x8]
700b1cac: e7ff         	b	0x700b1cae <UART_lld_deInitDma+0x5e> @ imm = #-0x2
700b1cae: 9802         	ldr	r0, [sp, #0x8]
700b1cb0: b004         	add	sp, #0x10
700b1cb2: bd80         	pop	{r7, pc}
		...

700b1cc0 <Udma_rmFreeEvent>:
700b1cc0: b580         	push	{r7, lr}
700b1cc2: b088         	sub	sp, #0x20
700b1cc4: 9007         	str	r0, [sp, #0x1c]
700b1cc6: 9106         	str	r1, [sp, #0x18]
700b1cc8: 9806         	ldr	r0, [sp, #0x18]
700b1cca: f500 70ea    	add.w	r0, r0, #0x1d4
700b1cce: 9001         	str	r0, [sp, #0x4]
700b1cd0: 9806         	ldr	r0, [sp, #0x18]
700b1cd2: f500 609f    	add.w	r0, r0, #0x4f8
700b1cd6: f04f 31ff    	mov.w	r1, #0xffffffff
700b1cda: f000 fc21    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x842
700b1cde: 9807         	ldr	r0, [sp, #0x1c]
700b1ce0: 9901         	ldr	r1, [sp, #0x4]
700b1ce2: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b1ce6: 1a40         	subs	r0, r0, r1
700b1ce8: 9005         	str	r0, [sp, #0x14]
700b1cea: 9805         	ldr	r0, [sp, #0x14]
700b1cec: 0940         	lsrs	r0, r0, #0x5
700b1cee: 9004         	str	r0, [sp, #0x10]
700b1cf0: 9805         	ldr	r0, [sp, #0x14]
700b1cf2: 9904         	ldr	r1, [sp, #0x10]
700b1cf4: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1cf8: 9003         	str	r0, [sp, #0xc]
700b1cfa: 9903         	ldr	r1, [sp, #0xc]
700b1cfc: 2001         	movs	r0, #0x1
700b1cfe: 4088         	lsls	r0, r1
700b1d00: 9002         	str	r0, [sp, #0x8]
700b1d02: 9a02         	ldr	r2, [sp, #0x8]
700b1d04: 9806         	ldr	r0, [sp, #0x18]
700b1d06: 9904         	ldr	r1, [sp, #0x10]
700b1d08: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1d0c: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700b1d10: 4310         	orrs	r0, r2
700b1d12: f8c1 0424    	str.w	r0, [r1, #0x424]
700b1d16: 9806         	ldr	r0, [sp, #0x18]
700b1d18: f500 609f    	add.w	r0, r0, #0x4f8
700b1d1c: f001 fc90    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x1920
700b1d20: b008         	add	sp, #0x20
700b1d22: bd80         	pop	{r7, pc}
		...

700b1d30 <Udma_rmFreeIrIntr>:
700b1d30: b580         	push	{r7, lr}
700b1d32: b088         	sub	sp, #0x20
700b1d34: 9007         	str	r0, [sp, #0x1c]
700b1d36: 9106         	str	r1, [sp, #0x18]
700b1d38: 9806         	ldr	r0, [sp, #0x18]
700b1d3a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1d3e: 9001         	str	r0, [sp, #0x4]
700b1d40: 9806         	ldr	r0, [sp, #0x18]
700b1d42: f500 609f    	add.w	r0, r0, #0x4f8
700b1d46: f04f 31ff    	mov.w	r1, #0xffffffff
700b1d4a: f000 fbe9    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x7d2
700b1d4e: 9807         	ldr	r0, [sp, #0x1c]
700b1d50: 9901         	ldr	r1, [sp, #0x4]
700b1d52: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700b1d56: 1a40         	subs	r0, r0, r1
700b1d58: 9005         	str	r0, [sp, #0x14]
700b1d5a: 9805         	ldr	r0, [sp, #0x14]
700b1d5c: 0940         	lsrs	r0, r0, #0x5
700b1d5e: 9004         	str	r0, [sp, #0x10]
700b1d60: 9805         	ldr	r0, [sp, #0x14]
700b1d62: 9904         	ldr	r1, [sp, #0x10]
700b1d64: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1d68: 9003         	str	r0, [sp, #0xc]
700b1d6a: 9903         	ldr	r1, [sp, #0xc]
700b1d6c: 2001         	movs	r0, #0x1
700b1d6e: 4088         	lsls	r0, r1
700b1d70: 9002         	str	r0, [sp, #0x8]
700b1d72: 9a02         	ldr	r2, [sp, #0x8]
700b1d74: 9806         	ldr	r0, [sp, #0x18]
700b1d76: 9904         	ldr	r1, [sp, #0x10]
700b1d78: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1d7c: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700b1d80: 4310         	orrs	r0, r2
700b1d82: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700b1d86: 9806         	ldr	r0, [sp, #0x18]
700b1d88: f500 609f    	add.w	r0, r0, #0x4f8
700b1d8c: f001 fc58    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x18b0
700b1d90: b008         	add	sp, #0x20
700b1d92: bd80         	pop	{r7, pc}
		...

700b1da0 <Udma_rmFreeVintr>:
700b1da0: b580         	push	{r7, lr}
700b1da2: b088         	sub	sp, #0x20
700b1da4: 9007         	str	r0, [sp, #0x1c]
700b1da6: 9106         	str	r1, [sp, #0x18]
700b1da8: 9806         	ldr	r0, [sp, #0x18]
700b1daa: f500 70ea    	add.w	r0, r0, #0x1d4
700b1dae: 9001         	str	r0, [sp, #0x4]
700b1db0: 9806         	ldr	r0, [sp, #0x18]
700b1db2: f500 609f    	add.w	r0, r0, #0x4f8
700b1db6: f04f 31ff    	mov.w	r1, #0xffffffff
700b1dba: f000 fbb1    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x762
700b1dbe: 9807         	ldr	r0, [sp, #0x1c]
700b1dc0: 9901         	ldr	r1, [sp, #0x4]
700b1dc2: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700b1dc6: 1a40         	subs	r0, r0, r1
700b1dc8: 9005         	str	r0, [sp, #0x14]
700b1dca: 9805         	ldr	r0, [sp, #0x14]
700b1dcc: 0940         	lsrs	r0, r0, #0x5
700b1dce: 9004         	str	r0, [sp, #0x10]
700b1dd0: 9805         	ldr	r0, [sp, #0x14]
700b1dd2: 9904         	ldr	r1, [sp, #0x10]
700b1dd4: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1dd8: 9003         	str	r0, [sp, #0xc]
700b1dda: 9903         	ldr	r1, [sp, #0xc]
700b1ddc: 2001         	movs	r0, #0x1
700b1dde: 4088         	lsls	r0, r1
700b1de0: 9002         	str	r0, [sp, #0x8]
700b1de2: 9a02         	ldr	r2, [sp, #0x8]
700b1de4: 9806         	ldr	r0, [sp, #0x18]
700b1de6: 9904         	ldr	r1, [sp, #0x10]
700b1de8: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1dec: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700b1df0: 4310         	orrs	r0, r2
700b1df2: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700b1df6: 9806         	ldr	r0, [sp, #0x18]
700b1df8: f500 609f    	add.w	r0, r0, #0x4f8
700b1dfc: f001 fc20    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x1840
700b1e00: b008         	add	sp, #0x20
700b1e02: bd80         	pop	{r7, pc}
		...

700b1e10 <UdmaEventPrms_init>:
700b1e10: b082         	sub	sp, #0x8
700b1e12: 9001         	str	r0, [sp, #0x4]
700b1e14: 9801         	ldr	r0, [sp, #0x4]
700b1e16: b350         	cbz	r0, 0x700b1e6e <UdmaEventPrms_init+0x5e> @ imm = #0x54
700b1e18: e7ff         	b	0x700b1e1a <UdmaEventPrms_init+0xa> @ imm = #-0x2
700b1e1a: 9801         	ldr	r0, [sp, #0x4]
700b1e1c: 2101         	movs	r1, #0x1
700b1e1e: 6001         	str	r1, [r0]
700b1e20: 9a01         	ldr	r2, [sp, #0x4]
700b1e22: 2002         	movs	r0, #0x2
700b1e24: 6050         	str	r0, [r2, #0x4]
700b1e26: 9a01         	ldr	r2, [sp, #0x4]
700b1e28: 2000         	movs	r0, #0x0
700b1e2a: 9000         	str	r0, [sp]
700b1e2c: 6090         	str	r0, [r2, #0x8]
700b1e2e: 9a01         	ldr	r2, [sp, #0x4]
700b1e30: 60d0         	str	r0, [r2, #0xc]
700b1e32: 9a01         	ldr	r2, [sp, #0x4]
700b1e34: 6110         	str	r0, [r2, #0x10]
700b1e36: 9a01         	ldr	r2, [sp, #0x4]
700b1e38: 6150         	str	r0, [r2, #0x14]
700b1e3a: 9a01         	ldr	r2, [sp, #0x4]
700b1e3c: 6191         	str	r1, [r2, #0x18]
700b1e3e: 9901         	ldr	r1, [sp, #0x4]
700b1e40: 61c8         	str	r0, [r1, #0x1c]
700b1e42: 9a01         	ldr	r2, [sp, #0x4]
700b1e44: 2101         	movs	r1, #0x1
700b1e46: f6cf 71ff    	movt	r1, #0xffff
700b1e4a: 6211         	str	r1, [r2, #0x20]
700b1e4c: 9901         	ldr	r1, [sp, #0x4]
700b1e4e: 6248         	str	r0, [r1, #0x24]
700b1e50: 9901         	ldr	r1, [sp, #0x4]
700b1e52: 6288         	str	r0, [r1, #0x28]
700b1e54: 9901         	ldr	r1, [sp, #0x4]
700b1e56: 6348         	str	r0, [r1, #0x34]
700b1e58: 6308         	str	r0, [r1, #0x30]
700b1e5a: 9901         	ldr	r1, [sp, #0x4]
700b1e5c: f64f 70ff    	movw	r0, #0xffff
700b1e60: 6388         	str	r0, [r1, #0x38]
700b1e62: 9901         	ldr	r1, [sp, #0x4]
700b1e64: 2000         	movs	r0, #0x0
700b1e66: f6cf 70ff    	movt	r0, #0xffff
700b1e6a: 63c8         	str	r0, [r1, #0x3c]
700b1e6c: e7ff         	b	0x700b1e6e <UdmaEventPrms_init+0x5e> @ imm = #-0x2
700b1e6e: b002         	add	sp, #0x8
700b1e70: 4770         	bx	lr
		...
700b1e7e: 0000         	movs	r0, r0

700b1e80 <Udma_rmFreeBlkCopyCh>:
700b1e80: b580         	push	{r7, lr}
700b1e82: b088         	sub	sp, #0x20
700b1e84: 9007         	str	r0, [sp, #0x1c]
700b1e86: 9106         	str	r1, [sp, #0x18]
700b1e88: 9806         	ldr	r0, [sp, #0x18]
700b1e8a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1e8e: 9001         	str	r0, [sp, #0x4]
700b1e90: 9806         	ldr	r0, [sp, #0x18]
700b1e92: f500 609f    	add.w	r0, r0, #0x4f8
700b1e96: f04f 31ff    	mov.w	r1, #0xffffffff
700b1e9a: f000 fb41    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x682
700b1e9e: 9807         	ldr	r0, [sp, #0x1c]
700b1ea0: 9901         	ldr	r1, [sp, #0x4]
700b1ea2: 6909         	ldr	r1, [r1, #0x10]
700b1ea4: 1a40         	subs	r0, r0, r1
700b1ea6: 9005         	str	r0, [sp, #0x14]
700b1ea8: 9805         	ldr	r0, [sp, #0x14]
700b1eaa: 0940         	lsrs	r0, r0, #0x5
700b1eac: 9004         	str	r0, [sp, #0x10]
700b1eae: 9805         	ldr	r0, [sp, #0x14]
700b1eb0: 9904         	ldr	r1, [sp, #0x10]
700b1eb2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1eb6: 9003         	str	r0, [sp, #0xc]
700b1eb8: 9903         	ldr	r1, [sp, #0xc]
700b1eba: 2001         	movs	r0, #0x1
700b1ebc: 4088         	lsls	r0, r1
700b1ebe: 9002         	str	r0, [sp, #0x8]
700b1ec0: 9a02         	ldr	r2, [sp, #0x8]
700b1ec2: 9806         	ldr	r0, [sp, #0x18]
700b1ec4: 9904         	ldr	r1, [sp, #0x10]
700b1ec6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1eca: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700b1ece: 4310         	orrs	r0, r2
700b1ed0: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700b1ed4: 9806         	ldr	r0, [sp, #0x18]
700b1ed6: f500 609f    	add.w	r0, r0, #0x4f8
700b1eda: f001 fbb1    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x1762
700b1ede: b008         	add	sp, #0x20
700b1ee0: bd80         	pop	{r7, pc}
		...
700b1eee: 0000         	movs	r0, r0

700b1ef0 <Udma_rmFreeBlkCopyHcCh>:
700b1ef0: b580         	push	{r7, lr}
700b1ef2: b088         	sub	sp, #0x20
700b1ef4: 9007         	str	r0, [sp, #0x1c]
700b1ef6: 9106         	str	r1, [sp, #0x18]
700b1ef8: 9806         	ldr	r0, [sp, #0x18]
700b1efa: f500 70ea    	add.w	r0, r0, #0x1d4
700b1efe: 9001         	str	r0, [sp, #0x4]
700b1f00: 9806         	ldr	r0, [sp, #0x18]
700b1f02: f500 609f    	add.w	r0, r0, #0x4f8
700b1f06: f04f 31ff    	mov.w	r1, #0xffffffff
700b1f0a: f000 fb09    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x612
700b1f0e: 9807         	ldr	r0, [sp, #0x1c]
700b1f10: 9901         	ldr	r1, [sp, #0x4]
700b1f12: 6889         	ldr	r1, [r1, #0x8]
700b1f14: 1a40         	subs	r0, r0, r1
700b1f16: 9005         	str	r0, [sp, #0x14]
700b1f18: 9805         	ldr	r0, [sp, #0x14]
700b1f1a: 0940         	lsrs	r0, r0, #0x5
700b1f1c: 9004         	str	r0, [sp, #0x10]
700b1f1e: 9805         	ldr	r0, [sp, #0x14]
700b1f20: 9904         	ldr	r1, [sp, #0x10]
700b1f22: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1f26: 9003         	str	r0, [sp, #0xc]
700b1f28: 9903         	ldr	r1, [sp, #0xc]
700b1f2a: 2001         	movs	r0, #0x1
700b1f2c: 4088         	lsls	r0, r1
700b1f2e: 9002         	str	r0, [sp, #0x8]
700b1f30: 9a02         	ldr	r2, [sp, #0x8]
700b1f32: 9806         	ldr	r0, [sp, #0x18]
700b1f34: 9904         	ldr	r1, [sp, #0x10]
700b1f36: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1f3a: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700b1f3e: 4310         	orrs	r0, r2
700b1f40: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700b1f44: 9806         	ldr	r0, [sp, #0x18]
700b1f46: f500 609f    	add.w	r0, r0, #0x4f8
700b1f4a: f001 fb79    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x16f2
700b1f4e: b008         	add	sp, #0x20
700b1f50: bd80         	pop	{r7, pc}
		...
700b1f5e: 0000         	movs	r0, r0

700b1f60 <Udma_rmFreeBlkCopyUhcCh>:
700b1f60: b580         	push	{r7, lr}
700b1f62: b088         	sub	sp, #0x20
700b1f64: 9007         	str	r0, [sp, #0x1c]
700b1f66: 9106         	str	r1, [sp, #0x18]
700b1f68: 9806         	ldr	r0, [sp, #0x18]
700b1f6a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1f6e: 9001         	str	r0, [sp, #0x4]
700b1f70: 9806         	ldr	r0, [sp, #0x18]
700b1f72: f500 609f    	add.w	r0, r0, #0x4f8
700b1f76: f04f 31ff    	mov.w	r1, #0xffffffff
700b1f7a: f000 fad1    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x5a2
700b1f7e: 9807         	ldr	r0, [sp, #0x1c]
700b1f80: 9901         	ldr	r1, [sp, #0x4]
700b1f82: 6809         	ldr	r1, [r1]
700b1f84: 1a40         	subs	r0, r0, r1
700b1f86: 9005         	str	r0, [sp, #0x14]
700b1f88: 9805         	ldr	r0, [sp, #0x14]
700b1f8a: 0940         	lsrs	r0, r0, #0x5
700b1f8c: 9004         	str	r0, [sp, #0x10]
700b1f8e: 9805         	ldr	r0, [sp, #0x14]
700b1f90: 9904         	ldr	r1, [sp, #0x10]
700b1f92: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1f96: 9003         	str	r0, [sp, #0xc]
700b1f98: 9903         	ldr	r1, [sp, #0xc]
700b1f9a: 2001         	movs	r0, #0x1
700b1f9c: 4088         	lsls	r0, r1
700b1f9e: 9002         	str	r0, [sp, #0x8]
700b1fa0: 9a02         	ldr	r2, [sp, #0x8]
700b1fa2: 9806         	ldr	r0, [sp, #0x18]
700b1fa4: 9904         	ldr	r1, [sp, #0x10]
700b1fa6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1faa: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700b1fae: 4310         	orrs	r0, r2
700b1fb0: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700b1fb4: 9806         	ldr	r0, [sp, #0x18]
700b1fb6: f500 609f    	add.w	r0, r0, #0x4f8
700b1fba: f001 fb41    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x1682
700b1fbe: b008         	add	sp, #0x20
700b1fc0: bd80         	pop	{r7, pc}
		...
700b1fce: 0000         	movs	r0, r0

700b1fd0 <Udma_rmFreeRxCh>:
700b1fd0: b580         	push	{r7, lr}
700b1fd2: b088         	sub	sp, #0x20
700b1fd4: 9007         	str	r0, [sp, #0x1c]
700b1fd6: 9106         	str	r1, [sp, #0x18]
700b1fd8: 9806         	ldr	r0, [sp, #0x18]
700b1fda: f500 70ea    	add.w	r0, r0, #0x1d4
700b1fde: 9001         	str	r0, [sp, #0x4]
700b1fe0: 9806         	ldr	r0, [sp, #0x18]
700b1fe2: f500 609f    	add.w	r0, r0, #0x4f8
700b1fe6: f04f 31ff    	mov.w	r1, #0xffffffff
700b1fea: f000 fa99    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x532
700b1fee: 9807         	ldr	r0, [sp, #0x1c]
700b1ff0: 9901         	ldr	r1, [sp, #0x4]
700b1ff2: 6c09         	ldr	r1, [r1, #0x40]
700b1ff4: 1a40         	subs	r0, r0, r1
700b1ff6: 9005         	str	r0, [sp, #0x14]
700b1ff8: 9805         	ldr	r0, [sp, #0x14]
700b1ffa: 0940         	lsrs	r0, r0, #0x5
700b1ffc: 9004         	str	r0, [sp, #0x10]
700b1ffe: 9805         	ldr	r0, [sp, #0x14]
700b2000: 9904         	ldr	r1, [sp, #0x10]
700b2002: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2006: 9003         	str	r0, [sp, #0xc]
700b2008: 9903         	ldr	r1, [sp, #0xc]
700b200a: 2001         	movs	r0, #0x1
700b200c: 4088         	lsls	r0, r1
700b200e: 9002         	str	r0, [sp, #0x8]
700b2010: 9a02         	ldr	r2, [sp, #0x8]
700b2012: 9806         	ldr	r0, [sp, #0x18]
700b2014: 9904         	ldr	r1, [sp, #0x10]
700b2016: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b201a: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700b201e: 4310         	orrs	r0, r2
700b2020: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700b2024: 9806         	ldr	r0, [sp, #0x18]
700b2026: f500 609f    	add.w	r0, r0, #0x4f8
700b202a: f001 fb09    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x1612
700b202e: b008         	add	sp, #0x20
700b2030: bd80         	pop	{r7, pc}
		...
700b203e: 0000         	movs	r0, r0

700b2040 <Udma_rmFreeRxHcCh>:
700b2040: b580         	push	{r7, lr}
700b2042: b088         	sub	sp, #0x20
700b2044: 9007         	str	r0, [sp, #0x1c]
700b2046: 9106         	str	r1, [sp, #0x18]
700b2048: 9806         	ldr	r0, [sp, #0x18]
700b204a: f500 70ea    	add.w	r0, r0, #0x1d4
700b204e: 9001         	str	r0, [sp, #0x4]
700b2050: 9806         	ldr	r0, [sp, #0x18]
700b2052: f500 609f    	add.w	r0, r0, #0x4f8
700b2056: f04f 31ff    	mov.w	r1, #0xffffffff
700b205a: f000 fa61    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x4c2
700b205e: 9807         	ldr	r0, [sp, #0x1c]
700b2060: 9901         	ldr	r1, [sp, #0x4]
700b2062: 6b89         	ldr	r1, [r1, #0x38]
700b2064: 1a40         	subs	r0, r0, r1
700b2066: 9005         	str	r0, [sp, #0x14]
700b2068: 9805         	ldr	r0, [sp, #0x14]
700b206a: 0940         	lsrs	r0, r0, #0x5
700b206c: 9004         	str	r0, [sp, #0x10]
700b206e: 9805         	ldr	r0, [sp, #0x14]
700b2070: 9904         	ldr	r1, [sp, #0x10]
700b2072: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2076: 9003         	str	r0, [sp, #0xc]
700b2078: 9903         	ldr	r1, [sp, #0xc]
700b207a: 2001         	movs	r0, #0x1
700b207c: 4088         	lsls	r0, r1
700b207e: 9002         	str	r0, [sp, #0x8]
700b2080: 9a02         	ldr	r2, [sp, #0x8]
700b2082: 9806         	ldr	r0, [sp, #0x18]
700b2084: 9904         	ldr	r1, [sp, #0x10]
700b2086: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b208a: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700b208e: 4310         	orrs	r0, r2
700b2090: f8c1 031c    	str.w	r0, [r1, #0x31c]
700b2094: 9806         	ldr	r0, [sp, #0x18]
700b2096: f500 609f    	add.w	r0, r0, #0x4f8
700b209a: f001 fad1    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x15a2
700b209e: b008         	add	sp, #0x20
700b20a0: bd80         	pop	{r7, pc}
		...
700b20ae: 0000         	movs	r0, r0

700b20b0 <Udma_rmFreeRxUhcCh>:
700b20b0: b580         	push	{r7, lr}
700b20b2: b088         	sub	sp, #0x20
700b20b4: 9007         	str	r0, [sp, #0x1c]
700b20b6: 9106         	str	r1, [sp, #0x18]
700b20b8: 9806         	ldr	r0, [sp, #0x18]
700b20ba: f500 70ea    	add.w	r0, r0, #0x1d4
700b20be: 9001         	str	r0, [sp, #0x4]
700b20c0: 9806         	ldr	r0, [sp, #0x18]
700b20c2: f500 609f    	add.w	r0, r0, #0x4f8
700b20c6: f04f 31ff    	mov.w	r1, #0xffffffff
700b20ca: f000 fa29    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x452
700b20ce: 9807         	ldr	r0, [sp, #0x1c]
700b20d0: 9901         	ldr	r1, [sp, #0x4]
700b20d2: 6b09         	ldr	r1, [r1, #0x30]
700b20d4: 1a40         	subs	r0, r0, r1
700b20d6: 9005         	str	r0, [sp, #0x14]
700b20d8: 9805         	ldr	r0, [sp, #0x14]
700b20da: 0940         	lsrs	r0, r0, #0x5
700b20dc: 9004         	str	r0, [sp, #0x10]
700b20de: 9805         	ldr	r0, [sp, #0x14]
700b20e0: 9904         	ldr	r1, [sp, #0x10]
700b20e2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b20e6: 9003         	str	r0, [sp, #0xc]
700b20e8: 9903         	ldr	r1, [sp, #0xc]
700b20ea: 2001         	movs	r0, #0x1
700b20ec: 4088         	lsls	r0, r1
700b20ee: 9002         	str	r0, [sp, #0x8]
700b20f0: 9a02         	ldr	r2, [sp, #0x8]
700b20f2: 9806         	ldr	r0, [sp, #0x18]
700b20f4: 9904         	ldr	r1, [sp, #0x10]
700b20f6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b20fa: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700b20fe: 4310         	orrs	r0, r2
700b2100: f8c1 0320    	str.w	r0, [r1, #0x320]
700b2104: 9806         	ldr	r0, [sp, #0x18]
700b2106: f500 609f    	add.w	r0, r0, #0x4f8
700b210a: f001 fa99    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x1532
700b210e: b008         	add	sp, #0x20
700b2110: bd80         	pop	{r7, pc}
		...
700b211e: 0000         	movs	r0, r0

700b2120 <Udma_rmFreeTxCh>:
700b2120: b580         	push	{r7, lr}
700b2122: b088         	sub	sp, #0x20
700b2124: 9007         	str	r0, [sp, #0x1c]
700b2126: 9106         	str	r1, [sp, #0x18]
700b2128: 9806         	ldr	r0, [sp, #0x18]
700b212a: f500 70ea    	add.w	r0, r0, #0x1d4
700b212e: 9001         	str	r0, [sp, #0x4]
700b2130: 9806         	ldr	r0, [sp, #0x18]
700b2132: f500 609f    	add.w	r0, r0, #0x4f8
700b2136: f04f 31ff    	mov.w	r1, #0xffffffff
700b213a: f000 f9f1    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x3e2
700b213e: 9807         	ldr	r0, [sp, #0x1c]
700b2140: 9901         	ldr	r1, [sp, #0x4]
700b2142: 6a89         	ldr	r1, [r1, #0x28]
700b2144: 1a40         	subs	r0, r0, r1
700b2146: 9005         	str	r0, [sp, #0x14]
700b2148: 9805         	ldr	r0, [sp, #0x14]
700b214a: 0940         	lsrs	r0, r0, #0x5
700b214c: 9004         	str	r0, [sp, #0x10]
700b214e: 9805         	ldr	r0, [sp, #0x14]
700b2150: 9904         	ldr	r1, [sp, #0x10]
700b2152: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2156: 9003         	str	r0, [sp, #0xc]
700b2158: 9903         	ldr	r1, [sp, #0xc]
700b215a: 2001         	movs	r0, #0x1
700b215c: 4088         	lsls	r0, r1
700b215e: 9002         	str	r0, [sp, #0x8]
700b2160: 9a02         	ldr	r2, [sp, #0x8]
700b2162: 9806         	ldr	r0, [sp, #0x18]
700b2164: 9904         	ldr	r1, [sp, #0x10]
700b2166: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b216a: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700b216e: 4310         	orrs	r0, r2
700b2170: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700b2174: 9806         	ldr	r0, [sp, #0x18]
700b2176: f500 609f    	add.w	r0, r0, #0x4f8
700b217a: f001 fa61    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x14c2
700b217e: b008         	add	sp, #0x20
700b2180: bd80         	pop	{r7, pc}
		...
700b218e: 0000         	movs	r0, r0

700b2190 <Udma_rmFreeTxHcCh>:
700b2190: b580         	push	{r7, lr}
700b2192: b088         	sub	sp, #0x20
700b2194: 9007         	str	r0, [sp, #0x1c]
700b2196: 9106         	str	r1, [sp, #0x18]
700b2198: 9806         	ldr	r0, [sp, #0x18]
700b219a: f500 70ea    	add.w	r0, r0, #0x1d4
700b219e: 9001         	str	r0, [sp, #0x4]
700b21a0: 9806         	ldr	r0, [sp, #0x18]
700b21a2: f500 609f    	add.w	r0, r0, #0x4f8
700b21a6: f04f 31ff    	mov.w	r1, #0xffffffff
700b21aa: f000 f9b9    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x372
700b21ae: 9807         	ldr	r0, [sp, #0x1c]
700b21b0: 9901         	ldr	r1, [sp, #0x4]
700b21b2: 6a09         	ldr	r1, [r1, #0x20]
700b21b4: 1a40         	subs	r0, r0, r1
700b21b6: 9005         	str	r0, [sp, #0x14]
700b21b8: 9805         	ldr	r0, [sp, #0x14]
700b21ba: 0940         	lsrs	r0, r0, #0x5
700b21bc: 9004         	str	r0, [sp, #0x10]
700b21be: 9805         	ldr	r0, [sp, #0x14]
700b21c0: 9904         	ldr	r1, [sp, #0x10]
700b21c2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b21c6: 9003         	str	r0, [sp, #0xc]
700b21c8: 9903         	ldr	r1, [sp, #0xc]
700b21ca: 2001         	movs	r0, #0x1
700b21cc: 4088         	lsls	r0, r1
700b21ce: 9002         	str	r0, [sp, #0x8]
700b21d0: 9a02         	ldr	r2, [sp, #0x8]
700b21d2: 9806         	ldr	r0, [sp, #0x18]
700b21d4: 9904         	ldr	r1, [sp, #0x10]
700b21d6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b21da: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700b21de: 4310         	orrs	r0, r2
700b21e0: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700b21e4: 9806         	ldr	r0, [sp, #0x18]
700b21e6: f500 609f    	add.w	r0, r0, #0x4f8
700b21ea: f001 fa29    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x1452
700b21ee: b008         	add	sp, #0x20
700b21f0: bd80         	pop	{r7, pc}
		...
700b21fe: 0000         	movs	r0, r0

700b2200 <Udma_rmFreeTxUhcCh>:
700b2200: b580         	push	{r7, lr}
700b2202: b088         	sub	sp, #0x20
700b2204: 9007         	str	r0, [sp, #0x1c]
700b2206: 9106         	str	r1, [sp, #0x18]
700b2208: 9806         	ldr	r0, [sp, #0x18]
700b220a: f500 70ea    	add.w	r0, r0, #0x1d4
700b220e: 9001         	str	r0, [sp, #0x4]
700b2210: 9806         	ldr	r0, [sp, #0x18]
700b2212: f500 609f    	add.w	r0, r0, #0x4f8
700b2216: f04f 31ff    	mov.w	r1, #0xffffffff
700b221a: f000 f981    	bl	0x700b2520 <SemaphoreP_pend> @ imm = #0x302
700b221e: 9807         	ldr	r0, [sp, #0x1c]
700b2220: 9901         	ldr	r1, [sp, #0x4]
700b2222: 6989         	ldr	r1, [r1, #0x18]
700b2224: 1a40         	subs	r0, r0, r1
700b2226: 9005         	str	r0, [sp, #0x14]
700b2228: 9805         	ldr	r0, [sp, #0x14]
700b222a: 0940         	lsrs	r0, r0, #0x5
700b222c: 9004         	str	r0, [sp, #0x10]
700b222e: 9805         	ldr	r0, [sp, #0x14]
700b2230: 9904         	ldr	r1, [sp, #0x10]
700b2232: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2236: 9003         	str	r0, [sp, #0xc]
700b2238: 9903         	ldr	r1, [sp, #0xc]
700b223a: 2001         	movs	r0, #0x1
700b223c: 4088         	lsls	r0, r1
700b223e: 9002         	str	r0, [sp, #0x8]
700b2240: 9a02         	ldr	r2, [sp, #0x8]
700b2242: 9806         	ldr	r0, [sp, #0x18]
700b2244: 9904         	ldr	r1, [sp, #0x10]
700b2246: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b224a: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700b224e: 4310         	orrs	r0, r2
700b2250: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700b2254: 9806         	ldr	r0, [sp, #0x18]
700b2256: f500 609f    	add.w	r0, r0, #0x4f8
700b225a: f001 f9f1    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x13e2
700b225e: b008         	add	sp, #0x20
700b2260: bd80         	pop	{r7, pc}
		...
700b226e: 0000         	movs	r0, r0

700b2270 <tm_thread_create>:
; {
700b2270: b5b0         	push	{r4, r5, r7, lr}
700b2272: b086         	sub	sp, #0x18
700b2274: 4604         	mov	r4, r0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b2276: f249 7c14    	movw	r12, #0x9714
700b227a: f2c7 0c08    	movt	r12, #0x7008
700b227e: 20b4         	movs	r0, #0xb4
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b2280: f240 0300    	movw	r3, #0x0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b2284: fb04 c000    	mla	r0, r4, r0, r12
700b2288: f44f 6e03    	mov.w	lr, #0x830
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b228c: f2c7 0308    	movt	r3, #0x7008
700b2290: 468c         	mov	r12, r1
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b2292: f64a 11e0    	movw	r1, #0xa9e0
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b2296: fb04 330e    	mla	r3, r4, lr, r3
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b229a: f2c7 0108    	movt	r1, #0x7008
700b229e: 2500         	movs	r5, #0x0
700b22a0: f841 2024    	str.w	r2, [r1, r4, lsl #2]
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b22a4: f647 1140    	movw	r1, #0x7940
700b22a8: f644 42b1    	movw	r2, #0x4cb1
700b22ac: f2c7 010b    	movt	r1, #0x700b
700b22b0: f2c7 020b    	movt	r2, #0x700b
700b22b4: e9cd 3e00    	strd	r3, lr, [sp]
700b22b8: 4623         	mov	r3, r4
700b22ba: f8cd c008    	str.w	r12, [sp, #0x8]
700b22be: e9cd c503    	strd	r12, r5, [sp, #12]
700b22c2: 9505         	str	r5, [sp, #0x14]
700b22c4: f7f4 f9cc    	bl	0x700a6660 <_tx_thread_create> @ imm = #-0xbc68
;    if (status == TX_SUCCESS)
700b22c8: 2800         	cmp	r0, #0x0
700b22ca: bf18         	it	ne
700b22cc: 2001         	movne	r0, #0x1
; }
700b22ce: b006         	add	sp, #0x18
700b22d0: bdb0         	pop	{r4, r5, r7, pc}
		...
700b22de: 0000         	movs	r0, r0

700b22e0 <UART_getChar>:
700b22e0: b580         	push	{r7, lr}
700b22e2: b086         	sub	sp, #0x18
700b22e4: 9005         	str	r0, [sp, #0x14]
700b22e6: 9104         	str	r1, [sp, #0x10]
700b22e8: 2000         	movs	r0, #0x0
700b22ea: 9003         	str	r0, [sp, #0xc]
700b22ec: 9002         	str	r0, [sp, #0x8]
700b22ee: 9805         	ldr	r0, [sp, #0x14]
700b22f0: 300c         	adds	r0, #0xc
700b22f2: f003 f87d    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x30fa
700b22f6: 9003         	str	r0, [sp, #0xc]
700b22f8: 9805         	ldr	r0, [sp, #0x14]
700b22fa: 300c         	adds	r0, #0xc
700b22fc: 9000         	str	r0, [sp]
700b22fe: f003 f877    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x30ee
700b2302: 4601         	mov	r1, r0
700b2304: 9800         	ldr	r0, [sp]
700b2306: f001 017f    	and	r1, r1, #0x7f
700b230a: f003 f879    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x30f2
700b230e: 9805         	ldr	r0, [sp, #0x14]
700b2310: 3014         	adds	r0, #0x14
700b2312: f003 f86d    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x30da
700b2316: 07c0         	lsls	r0, r0, #0x1f
700b2318: b150         	cbz	r0, 0x700b2330 <UART_getChar+0x50> @ imm = #0x14
700b231a: e7ff         	b	0x700b231c <UART_getChar+0x3c> @ imm = #-0x2
700b231c: 9805         	ldr	r0, [sp, #0x14]
700b231e: f003 f867    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x30ce
700b2322: 9001         	str	r0, [sp, #0x4]
700b2324: 9801         	ldr	r0, [sp, #0x4]
700b2326: 9904         	ldr	r1, [sp, #0x10]
700b2328: 7008         	strb	r0, [r1]
700b232a: 2001         	movs	r0, #0x1
700b232c: 9002         	str	r0, [sp, #0x8]
700b232e: e7ff         	b	0x700b2330 <UART_getChar+0x50> @ imm = #-0x2
700b2330: 9805         	ldr	r0, [sp, #0x14]
700b2332: 300c         	adds	r0, #0xc
700b2334: 9903         	ldr	r1, [sp, #0xc]
700b2336: f003 f863    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x30c6
700b233a: 9802         	ldr	r0, [sp, #0x8]
700b233c: b006         	add	sp, #0x18
700b233e: bd80         	pop	{r7, pc}

700b2340 <UART_writeData>:
700b2340: b580         	push	{r7, lr}
700b2342: b086         	sub	sp, #0x18
700b2344: 9005         	str	r0, [sp, #0x14]
700b2346: 9104         	str	r1, [sp, #0x10]
700b2348: 9805         	ldr	r0, [sp, #0x14]
700b234a: 6840         	ldr	r0, [r0, #0x4]
700b234c: 9001         	str	r0, [sp, #0x4]
700b234e: 9804         	ldr	r0, [sp, #0x10]
700b2350: 9003         	str	r0, [sp, #0xc]
700b2352: 9803         	ldr	r0, [sp, #0xc]
700b2354: 9901         	ldr	r1, [sp, #0x4]
700b2356: 6bc9         	ldr	r1, [r1, #0x3c]
700b2358: 4288         	cmp	r0, r1
700b235a: d304         	blo	0x700b2366 <UART_writeData+0x26> @ imm = #0x8
700b235c: e7ff         	b	0x700b235e <UART_writeData+0x1e> @ imm = #-0x2
700b235e: 9801         	ldr	r0, [sp, #0x4]
700b2360: 6bc0         	ldr	r0, [r0, #0x3c]
700b2362: 9003         	str	r0, [sp, #0xc]
700b2364: e7ff         	b	0x700b2366 <UART_writeData+0x26> @ imm = #-0x2
700b2366: 9803         	ldr	r0, [sp, #0xc]
700b2368: 9002         	str	r0, [sp, #0x8]
700b236a: e7ff         	b	0x700b236c <UART_writeData+0x2c> @ imm = #-0x2
700b236c: 9803         	ldr	r0, [sp, #0xc]
700b236e: b190         	cbz	r0, 0x700b2396 <UART_writeData+0x56> @ imm = #0x24
700b2370: e7ff         	b	0x700b2372 <UART_writeData+0x32> @ imm = #-0x2
700b2372: 9905         	ldr	r1, [sp, #0x14]
700b2374: 6808         	ldr	r0, [r1]
700b2376: 6889         	ldr	r1, [r1, #0x8]
700b2378: 7809         	ldrb	r1, [r1]
700b237a: f002 fe49    	bl	0x700b5010 <UART_putChar> @ imm = #0x2c92
700b237e: 9905         	ldr	r1, [sp, #0x14]
700b2380: 6888         	ldr	r0, [r1, #0x8]
700b2382: 3001         	adds	r0, #0x1
700b2384: 6088         	str	r0, [r1, #0x8]
700b2386: 9803         	ldr	r0, [sp, #0xc]
700b2388: 3801         	subs	r0, #0x1
700b238a: 9003         	str	r0, [sp, #0xc]
700b238c: 9905         	ldr	r1, [sp, #0x14]
700b238e: 68c8         	ldr	r0, [r1, #0xc]
700b2390: 3001         	adds	r0, #0x1
700b2392: 60c8         	str	r0, [r1, #0xc]
700b2394: e7ea         	b	0x700b236c <UART_writeData+0x2c> @ imm = #-0x2c
700b2396: 9804         	ldr	r0, [sp, #0x10]
700b2398: 9902         	ldr	r1, [sp, #0x8]
700b239a: 1a40         	subs	r0, r0, r1
700b239c: b006         	add	sp, #0x18
700b239e: bd80         	pop	{r7, pc}

700b23a0 <Udma_virtToPhyFxn>:
700b23a0: b580         	push	{r7, lr}
700b23a2: b088         	sub	sp, #0x20
700b23a4: 9007         	str	r0, [sp, #0x1c]
700b23a6: 9106         	str	r1, [sp, #0x18]
700b23a8: 9205         	str	r2, [sp, #0x14]
700b23aa: 2000         	movs	r0, #0x0
700b23ac: f6cf 70ff    	movt	r0, #0xffff
700b23b0: 9004         	str	r0, [sp, #0x10]
700b23b2: 2000         	movs	r0, #0x0
700b23b4: 9003         	str	r0, [sp, #0xc]
700b23b6: 9805         	ldr	r0, [sp, #0x14]
700b23b8: b138         	cbz	r0, 0x700b23ca <Udma_virtToPhyFxn+0x2a> @ imm = #0xe
700b23ba: e7ff         	b	0x700b23bc <Udma_virtToPhyFxn+0x1c> @ imm = #-0x2
700b23bc: 9805         	ldr	r0, [sp, #0x14]
700b23be: 6840         	ldr	r0, [r0, #0x4]
700b23c0: 9004         	str	r0, [sp, #0x10]
700b23c2: 9805         	ldr	r0, [sp, #0x14]
700b23c4: 6900         	ldr	r0, [r0, #0x10]
700b23c6: 9003         	str	r0, [sp, #0xc]
700b23c8: e7ff         	b	0x700b23ca <Udma_virtToPhyFxn+0x2a> @ imm = #-0x2
700b23ca: 9806         	ldr	r0, [sp, #0x18]
700b23cc: f8d0 01cc    	ldr.w	r0, [r0, #0x1cc]
700b23d0: b150         	cbz	r0, 0x700b23e8 <Udma_virtToPhyFxn+0x48> @ imm = #0x14
700b23d2: e7ff         	b	0x700b23d4 <Udma_virtToPhyFxn+0x34> @ imm = #-0x2
700b23d4: 9806         	ldr	r0, [sp, #0x18]
700b23d6: f8d0 31cc    	ldr.w	r3, [r0, #0x1cc]
700b23da: 9807         	ldr	r0, [sp, #0x1c]
700b23dc: 9904         	ldr	r1, [sp, #0x10]
700b23de: 9a03         	ldr	r2, [sp, #0xc]
700b23e0: 4798         	blx	r3
700b23e2: 9101         	str	r1, [sp, #0x4]
700b23e4: 9000         	str	r0, [sp]
700b23e6: e007         	b	0x700b23f8 <Udma_virtToPhyFxn+0x58> @ imm = #0xe
700b23e8: 9807         	ldr	r0, [sp, #0x1c]
700b23ea: 9904         	ldr	r1, [sp, #0x10]
700b23ec: 9a03         	ldr	r2, [sp, #0xc]
700b23ee: f002 fef7    	bl	0x700b51e0 <Udma_defaultVirtToPhyFxn> @ imm = #0x2dee
700b23f2: 9101         	str	r1, [sp, #0x4]
700b23f4: 9000         	str	r0, [sp]
700b23f6: e7ff         	b	0x700b23f8 <Udma_virtToPhyFxn+0x58> @ imm = #-0x2
700b23f8: 9800         	ldr	r0, [sp]
700b23fa: 9901         	ldr	r1, [sp, #0x4]
700b23fc: b008         	add	sp, #0x20
700b23fe: bd80         	pop	{r7, pc}

700b2400 <Sciclient_pmSetModuleRst>:
700b2400: b580         	push	{r7, lr}
700b2402: b090         	sub	sp, #0x40
700b2404: 900f         	str	r0, [sp, #0x3c]
700b2406: 910e         	str	r1, [sp, #0x38]
700b2408: 920d         	str	r2, [sp, #0x34]
700b240a: 2000         	movs	r0, #0x0
700b240c: 900c         	str	r0, [sp, #0x30]
700b240e: 990f         	ldr	r1, [sp, #0x3c]
700b2410: 910a         	str	r1, [sp, #0x28]
700b2412: 990e         	ldr	r1, [sp, #0x38]
700b2414: 910b         	str	r1, [sp, #0x2c]
700b2416: f240 2102    	movw	r1, #0x202
700b241a: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b241e: 2102         	movs	r1, #0x2
700b2420: 9104         	str	r1, [sp, #0x10]
700b2422: a908         	add	r1, sp, #0x20
700b2424: 9105         	str	r1, [sp, #0x14]
700b2426: 2110         	movs	r1, #0x10
700b2428: 9106         	str	r1, [sp, #0x18]
700b242a: 990d         	ldr	r1, [sp, #0x34]
700b242c: 9107         	str	r1, [sp, #0x1c]
700b242e: 9000         	str	r0, [sp]
700b2430: 9001         	str	r0, [sp, #0x4]
700b2432: 9002         	str	r0, [sp, #0x8]
700b2434: a803         	add	r0, sp, #0xc
700b2436: 4669         	mov	r1, sp
700b2438: f7f1 f872    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xef1c
700b243c: 900c         	str	r0, [sp, #0x30]
700b243e: 980c         	ldr	r0, [sp, #0x30]
700b2440: b930         	cbnz	r0, 0x700b2450 <Sciclient_pmSetModuleRst+0x50> @ imm = #0xc
700b2442: e7ff         	b	0x700b2444 <Sciclient_pmSetModuleRst+0x44> @ imm = #-0x2
700b2444: 9800         	ldr	r0, [sp]
700b2446: f000 0002    	and	r0, r0, #0x2
700b244a: 2802         	cmp	r0, #0x2
700b244c: d004         	beq	0x700b2458 <Sciclient_pmSetModuleRst+0x58> @ imm = #0x8
700b244e: e7ff         	b	0x700b2450 <Sciclient_pmSetModuleRst+0x50> @ imm = #-0x2
700b2450: f04f 30ff    	mov.w	r0, #0xffffffff
700b2454: 900c         	str	r0, [sp, #0x30]
700b2456: e7ff         	b	0x700b2458 <Sciclient_pmSetModuleRst+0x58> @ imm = #-0x2
700b2458: 980c         	ldr	r0, [sp, #0x30]
700b245a: b010         	add	sp, #0x40
700b245c: bd80         	pop	{r7, pc}
700b245e: 0000         	movs	r0, r0

700b2460 <Sciclient_rmIaGetInst>:
700b2460: b083         	sub	sp, #0xc
700b2462: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b2466: 2000         	movs	r0, #0x0
700b2468: 9001         	str	r0, [sp, #0x4]
700b246a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b246e: e7ff         	b	0x700b2470 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x2
700b2470: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b2474: 2800         	cmp	r0, #0x0
700b2476: dc1e         	bgt	0x700b24b6 <Sciclient_rmIaGetInst+0x56> @ imm = #0x3c
700b2478: e7ff         	b	0x700b247a <Sciclient_rmIaGetInst+0x1a> @ imm = #-0x2
700b247a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b247e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b2482: 014a         	lsls	r2, r1, #0x5
700b2484: f248 212c    	movw	r1, #0x822c
700b2488: f2c7 010b    	movt	r1, #0x700b
700b248c: 5a89         	ldrh	r1, [r1, r2]
700b248e: 4288         	cmp	r0, r1
700b2490: d10a         	bne	0x700b24a8 <Sciclient_rmIaGetInst+0x48> @ imm = #0x14
700b2492: e7ff         	b	0x700b2494 <Sciclient_rmIaGetInst+0x34> @ imm = #-0x2
700b2494: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b2498: f248 202c    	movw	r0, #0x822c
700b249c: f2c7 000b    	movt	r0, #0x700b
700b24a0: eb00 1041    	add.w	r0, r0, r1, lsl #5
700b24a4: 9001         	str	r0, [sp, #0x4]
700b24a6: e006         	b	0x700b24b6 <Sciclient_rmIaGetInst+0x56> @ imm = #0xc
700b24a8: e7ff         	b	0x700b24aa <Sciclient_rmIaGetInst+0x4a> @ imm = #-0x2
700b24aa: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b24ae: 3001         	adds	r0, #0x1
700b24b0: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b24b4: e7dc         	b	0x700b2470 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x48
700b24b6: 9801         	ldr	r0, [sp, #0x4]
700b24b8: b003         	add	sp, #0xc
700b24ba: 4770         	bx	lr
700b24bc: 0000         	movs	r0, r0
700b24be: 0000         	movs	r0, r0

700b24c0 <Sciclient_rmPsPush>:
700b24c0: b083         	sub	sp, #0xc
700b24c2: 9002         	str	r0, [sp, #0x8]
700b24c4: f8ad 1006    	strh.w	r1, [sp, #0x6]
700b24c8: 2000         	movs	r0, #0x0
700b24ca: 9000         	str	r0, [sp]
700b24cc: f64a 10b8    	movw	r0, #0xa9b8
700b24d0: f2c7 0008    	movt	r0, #0x7008
700b24d4: 8c80         	ldrh	r0, [r0, #0x24]
700b24d6: 2802         	cmp	r0, #0x2
700b24d8: dc19         	bgt	0x700b250e <Sciclient_rmPsPush+0x4e> @ imm = #0x32
700b24da: e7ff         	b	0x700b24dc <Sciclient_rmPsPush+0x1c> @ imm = #-0x2
700b24dc: 9802         	ldr	r0, [sp, #0x8]
700b24de: b1b0         	cbz	r0, 0x700b250e <Sciclient_rmPsPush+0x4e> @ imm = #0x2c
700b24e0: e7ff         	b	0x700b24e2 <Sciclient_rmPsPush+0x22> @ imm = #-0x2
700b24e2: 9802         	ldr	r0, [sp, #0x8]
700b24e4: f64a 11b8    	movw	r1, #0xa9b8
700b24e8: f2c7 0108    	movt	r1, #0x7008
700b24ec: 8c8a         	ldrh	r2, [r1, #0x24]
700b24ee: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b24f2: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b24f6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b24fa: 8c8a         	ldrh	r2, [r1, #0x24]
700b24fc: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b2500: eb01 0282    	add.w	r2, r1, r2, lsl #2
700b2504: 8090         	strh	r0, [r2, #0x4]
700b2506: 8c88         	ldrh	r0, [r1, #0x24]
700b2508: 3001         	adds	r0, #0x1
700b250a: 8488         	strh	r0, [r1, #0x24]
700b250c: e003         	b	0x700b2516 <Sciclient_rmPsPush+0x56> @ imm = #0x6
700b250e: f04f 30ff    	mov.w	r0, #0xffffffff
700b2512: 9000         	str	r0, [sp]
700b2514: e7ff         	b	0x700b2516 <Sciclient_rmPsPush+0x56> @ imm = #-0x2
700b2516: 9800         	ldr	r0, [sp]
700b2518: b003         	add	sp, #0xc
700b251a: 4770         	bx	lr
700b251c: 0000         	movs	r0, r0
700b251e: 0000         	movs	r0, r0

700b2520 <SemaphoreP_pend>:
700b2520: b580         	push	{r7, lr}
700b2522: b086         	sub	sp, #0x18
700b2524: 9005         	str	r0, [sp, #0x14]
700b2526: 9104         	str	r1, [sp, #0x10]
700b2528: 9805         	ldr	r0, [sp, #0x14]
700b252a: 9003         	str	r0, [sp, #0xc]
700b252c: 9803         	ldr	r0, [sp, #0xc]
700b252e: 6d40         	ldr	r0, [r0, #0x54]
700b2530: 2801         	cmp	r0, #0x1
700b2532: d107         	bne	0x700b2544 <SemaphoreP_pend+0x24> @ imm = #0xe
700b2534: e7ff         	b	0x700b2536 <SemaphoreP_pend+0x16> @ imm = #-0x2
700b2536: 9803         	ldr	r0, [sp, #0xc]
700b2538: 301c         	adds	r0, #0x1c
700b253a: 9904         	ldr	r1, [sp, #0x10]
700b253c: f7fc ff90    	bl	0x700af460 <_txe_mutex_get> @ imm = #-0x30e0
700b2540: 9001         	str	r0, [sp, #0x4]
700b2542: e005         	b	0x700b2550 <SemaphoreP_pend+0x30> @ imm = #0xa
700b2544: 9803         	ldr	r0, [sp, #0xc]
700b2546: 9904         	ldr	r1, [sp, #0x10]
700b2548: f7ff fa72    	bl	0x700b1a30 <_txe_semaphore_get> @ imm = #-0xb1c
700b254c: 9001         	str	r0, [sp, #0x4]
700b254e: e7ff         	b	0x700b2550 <SemaphoreP_pend+0x30> @ imm = #-0x2
700b2550: 9801         	ldr	r0, [sp, #0x4]
700b2552: b168         	cbz	r0, 0x700b2570 <SemaphoreP_pend+0x50> @ imm = #0x1a
700b2554: e7ff         	b	0x700b2556 <SemaphoreP_pend+0x36> @ imm = #-0x2
700b2556: 9801         	ldr	r0, [sp, #0x4]
700b2558: 280d         	cmp	r0, #0xd
700b255a: d104         	bne	0x700b2566 <SemaphoreP_pend+0x46> @ imm = #0x8
700b255c: e7ff         	b	0x700b255e <SemaphoreP_pend+0x3e> @ imm = #-0x2
700b255e: f06f 0001    	mvn	r0, #0x1
700b2562: 9002         	str	r0, [sp, #0x8]
700b2564: e003         	b	0x700b256e <SemaphoreP_pend+0x4e> @ imm = #0x6
700b2566: f04f 30ff    	mov.w	r0, #0xffffffff
700b256a: 9002         	str	r0, [sp, #0x8]
700b256c: e7ff         	b	0x700b256e <SemaphoreP_pend+0x4e> @ imm = #-0x2
700b256e: e002         	b	0x700b2576 <SemaphoreP_pend+0x56> @ imm = #0x4
700b2570: 2000         	movs	r0, #0x0
700b2572: 9002         	str	r0, [sp, #0x8]
700b2574: e7ff         	b	0x700b2576 <SemaphoreP_pend+0x56> @ imm = #-0x2
700b2576: 9802         	ldr	r0, [sp, #0x8]
700b2578: b006         	add	sp, #0x18
700b257a: bd80         	pop	{r7, pc}
700b257c: 0000         	movs	r0, r0
700b257e: 0000         	movs	r0, r0

700b2580 <UART_lld_deInit>:
700b2580: b580         	push	{r7, lr}
700b2582: b084         	sub	sp, #0x10
700b2584: 9003         	str	r0, [sp, #0xc]
700b2586: 2000         	movs	r0, #0x0
700b2588: 9002         	str	r0, [sp, #0x8]
700b258a: 9803         	ldr	r0, [sp, #0xc]
700b258c: b1f8         	cbz	r0, 0x700b25ce <UART_lld_deInit+0x4e> @ imm = #0x3e
700b258e: e7ff         	b	0x700b2590 <UART_lld_deInit+0x10> @ imm = #-0x2
700b2590: 9903         	ldr	r1, [sp, #0xc]
700b2592: 2002         	movs	r0, #0x2
700b2594: 6548         	str	r0, [r1, #0x54]
700b2596: 9803         	ldr	r0, [sp, #0xc]
700b2598: f7fd ff6a    	bl	0x700b0470 <UART_lld_flushTxFifo> @ imm = #-0x212c
700b259c: 9002         	str	r0, [sp, #0x8]
700b259e: 9802         	ldr	r0, [sp, #0x8]
700b25a0: b988         	cbnz	r0, 0x700b25c6 <UART_lld_deInit+0x46> @ imm = #0x22
700b25a2: e7ff         	b	0x700b25a4 <UART_lld_deInit+0x24> @ imm = #-0x2
700b25a4: 9803         	ldr	r0, [sp, #0xc]
700b25a6: 6800         	ldr	r0, [r0]
700b25a8: 2107         	movs	r1, #0x7
700b25aa: 9101         	str	r1, [sp, #0x4]
700b25ac: f7fa fad8    	bl	0x700acb60 <UART_intrDisable> @ imm = #-0x5a50
700b25b0: 9803         	ldr	r0, [sp, #0xc]
700b25b2: 6800         	ldr	r0, [r0]
700b25b4: 2102         	movs	r1, #0x2
700b25b6: f002 f87b    	bl	0x700b46b0 <UART_intr2Disable> @ imm = #0x20f6
700b25ba: 9901         	ldr	r1, [sp, #0x4]
700b25bc: 9803         	ldr	r0, [sp, #0xc]
700b25be: 6800         	ldr	r0, [r0]
700b25c0: f002 f8be    	bl	0x700b4740 <UART_operatingModeSelect> @ imm = #0x217c
700b25c4: e7ff         	b	0x700b25c6 <UART_lld_deInit+0x46> @ imm = #-0x2
700b25c6: 9903         	ldr	r1, [sp, #0xc]
700b25c8: 2000         	movs	r0, #0x0
700b25ca: 6548         	str	r0, [r1, #0x54]
700b25cc: e003         	b	0x700b25d6 <UART_lld_deInit+0x56> @ imm = #0x6
700b25ce: f06f 0002    	mvn	r0, #0x2
700b25d2: 9002         	str	r0, [sp, #0x8]
700b25d4: e7ff         	b	0x700b25d6 <UART_lld_deInit+0x56> @ imm = #-0x2
700b25d6: 9802         	ldr	r0, [sp, #0x8]
700b25d8: b004         	add	sp, #0x10
700b25da: bd80         	pop	{r7, pc}
700b25dc: 0000         	movs	r0, r0
700b25de: 0000         	movs	r0, r0

700b25e0 <UART_lld_writeCompleteCallback>:
700b25e0: b580         	push	{r7, lr}
700b25e2: b086         	sub	sp, #0x18
700b25e4: 9005         	str	r0, [sp, #0x14]
700b25e6: 9805         	ldr	r0, [sp, #0x14]
700b25e8: 9002         	str	r0, [sp, #0x8]
700b25ea: 9802         	ldr	r0, [sp, #0x8]
700b25ec: b320         	cbz	r0, 0x700b2638 <UART_lld_writeCompleteCallback+0x58> @ imm = #0x48
700b25ee: e7ff         	b	0x700b25f0 <UART_lld_writeCompleteCallback+0x10> @ imm = #-0x2
700b25f0: 9802         	ldr	r0, [sp, #0x8]
700b25f2: 6e00         	ldr	r0, [r0, #0x60]
700b25f4: 9001         	str	r0, [sp, #0x4]
700b25f6: 9801         	ldr	r0, [sp, #0x4]
700b25f8: b1e8         	cbz	r0, 0x700b2636 <UART_lld_writeCompleteCallback+0x56> @ imm = #0x3a
700b25fa: e7ff         	b	0x700b25fc <UART_lld_writeCompleteCallback+0x1c> @ imm = #-0x2
700b25fc: 9801         	ldr	r0, [sp, #0x4]
700b25fe: 9004         	str	r0, [sp, #0x10]
700b2600: 9804         	ldr	r0, [sp, #0x10]
700b2602: 6840         	ldr	r0, [r0, #0x4]
700b2604: 9003         	str	r0, [sp, #0xc]
700b2606: 9802         	ldr	r0, [sp, #0x8]
700b2608: 6c00         	ldr	r0, [r0, #0x40]
700b260a: 9903         	ldr	r1, [sp, #0xc]
700b260c: f8d1 1080    	ldr.w	r1, [r1, #0x80]
700b2610: 6048         	str	r0, [r1, #0x4]
700b2612: 9803         	ldr	r0, [sp, #0xc]
700b2614: 69c0         	ldr	r0, [r0, #0x1c]
700b2616: 2801         	cmp	r0, #0x1
700b2618: d107         	bne	0x700b262a <UART_lld_writeCompleteCallback+0x4a> @ imm = #0xe
700b261a: e7ff         	b	0x700b261c <UART_lld_writeCompleteCallback+0x3c> @ imm = #-0x2
700b261c: 9803         	ldr	r0, [sp, #0xc]
700b261e: 6a42         	ldr	r2, [r0, #0x24]
700b2620: 9802         	ldr	r0, [sp, #0x8]
700b2622: f100 013c    	add.w	r1, r0, #0x3c
700b2626: 4790         	blx	r2
700b2628: e004         	b	0x700b2634 <UART_lld_writeCompleteCallback+0x54> @ imm = #0x8
700b262a: 9802         	ldr	r0, [sp, #0x8]
700b262c: 6dc0         	ldr	r0, [r0, #0x5c]
700b262e: f001 f807    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0x100e
700b2632: e7ff         	b	0x700b2634 <UART_lld_writeCompleteCallback+0x54> @ imm = #-0x2
700b2634: e7ff         	b	0x700b2636 <UART_lld_writeCompleteCallback+0x56> @ imm = #-0x2
700b2636: e7ff         	b	0x700b2638 <UART_lld_writeCompleteCallback+0x58> @ imm = #-0x2
700b2638: b006         	add	sp, #0x18
700b263a: bd80         	pop	{r7, pc}
700b263c: 0000         	movs	r0, r0
700b263e: 0000         	movs	r0, r0

700b2640 <Sciclient_rmIaValidateGlobalEvt>:
700b2640: b580         	push	{r7, lr}
700b2642: b086         	sub	sp, #0x18
700b2644: f8ad 0016    	strh.w	r0, [sp, #0x16]
700b2648: f8ad 1014    	strh.w	r1, [sp, #0x14]
700b264c: 2000         	movs	r0, #0x0
700b264e: 9004         	str	r0, [sp, #0x10]
700b2650: 9003         	str	r0, [sp, #0xc]
700b2652: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700b2656: f7ff ff03    	bl	0x700b2460 <Sciclient_rmIaGetInst> @ imm = #-0x1fa
700b265a: 9003         	str	r0, [sp, #0xc]
700b265c: 9803         	ldr	r0, [sp, #0xc]
700b265e: b920         	cbnz	r0, 0x700b266a <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #0x8
700b2660: e7ff         	b	0x700b2662 <Sciclient_rmIaValidateGlobalEvt+0x22> @ imm = #-0x2
700b2662: f06f 0001    	mvn	r0, #0x1
700b2666: 9004         	str	r0, [sp, #0x10]
700b2668: e7ff         	b	0x700b266a <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #-0x2
700b266a: 9804         	ldr	r0, [sp, #0x10]
700b266c: b990         	cbnz	r0, 0x700b2694 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #0x24
700b266e: e7ff         	b	0x700b2670 <Sciclient_rmIaValidateGlobalEvt+0x30> @ imm = #-0x2
700b2670: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700b2674: 9903         	ldr	r1, [sp, #0xc]
700b2676: 8909         	ldrh	r1, [r1, #0x8]
700b2678: 1a40         	subs	r0, r0, r1
700b267a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b267e: 9803         	ldr	r0, [sp, #0xc]
700b2680: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b2684: 466a         	mov	r2, sp
700b2686: 2300         	movs	r3, #0x0
700b2688: 6013         	str	r3, [r2]
700b268a: 461a         	mov	r2, r3
700b268c: f7f8 fbb0    	bl	0x700aadf0 <Sciclient_rmIaValidateEvt> @ imm = #-0x78a0
700b2690: 9004         	str	r0, [sp, #0x10]
700b2692: e7ff         	b	0x700b2694 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #-0x2
700b2694: 9804         	ldr	r0, [sp, #0x10]
700b2696: b006         	add	sp, #0x18
700b2698: bd80         	pop	{r7, pc}
700b269a: 0000         	movs	r0, r0
700b269c: 0000         	movs	r0, r0
700b269e: 0000         	movs	r0, r0

700b26a0 <UART_lld_readCompleteCallback>:
700b26a0: b580         	push	{r7, lr}
700b26a2: b086         	sub	sp, #0x18
700b26a4: 9005         	str	r0, [sp, #0x14]
700b26a6: 9805         	ldr	r0, [sp, #0x14]
700b26a8: 9002         	str	r0, [sp, #0x8]
700b26aa: 9802         	ldr	r0, [sp, #0x8]
700b26ac: b318         	cbz	r0, 0x700b26f6 <UART_lld_readCompleteCallback+0x56> @ imm = #0x46
700b26ae: e7ff         	b	0x700b26b0 <UART_lld_readCompleteCallback+0x10> @ imm = #-0x2
700b26b0: 9802         	ldr	r0, [sp, #0x8]
700b26b2: 6e00         	ldr	r0, [r0, #0x60]
700b26b4: 9001         	str	r0, [sp, #0x4]
700b26b6: 9801         	ldr	r0, [sp, #0x4]
700b26b8: b1e0         	cbz	r0, 0x700b26f4 <UART_lld_readCompleteCallback+0x54> @ imm = #0x38
700b26ba: e7ff         	b	0x700b26bc <UART_lld_readCompleteCallback+0x1c> @ imm = #-0x2
700b26bc: 9801         	ldr	r0, [sp, #0x4]
700b26be: 9004         	str	r0, [sp, #0x10]
700b26c0: 9804         	ldr	r0, [sp, #0x10]
700b26c2: 6840         	ldr	r0, [r0, #0x4]
700b26c4: 9003         	str	r0, [sp, #0xc]
700b26c6: 9802         	ldr	r0, [sp, #0x8]
700b26c8: 6ac0         	ldr	r0, [r0, #0x2c]
700b26ca: 9903         	ldr	r1, [sp, #0xc]
700b26cc: 6fc9         	ldr	r1, [r1, #0x7c]
700b26ce: 6048         	str	r0, [r1, #0x4]
700b26d0: 9803         	ldr	r0, [sp, #0xc]
700b26d2: 6940         	ldr	r0, [r0, #0x14]
700b26d4: 2801         	cmp	r0, #0x1
700b26d6: d107         	bne	0x700b26e8 <UART_lld_readCompleteCallback+0x48> @ imm = #0xe
700b26d8: e7ff         	b	0x700b26da <UART_lld_readCompleteCallback+0x3a> @ imm = #-0x2
700b26da: 9803         	ldr	r0, [sp, #0xc]
700b26dc: 6a02         	ldr	r2, [r0, #0x20]
700b26de: 9802         	ldr	r0, [sp, #0x8]
700b26e0: f100 0128    	add.w	r1, r0, #0x28
700b26e4: 4790         	blx	r2
700b26e6: e004         	b	0x700b26f2 <UART_lld_readCompleteCallback+0x52> @ imm = #0x8
700b26e8: 9802         	ldr	r0, [sp, #0x8]
700b26ea: 6d80         	ldr	r0, [r0, #0x58]
700b26ec: f000 ffa8    	bl	0x700b3640 <SemaphoreP_post> @ imm = #0xf50
700b26f0: e7ff         	b	0x700b26f2 <UART_lld_readCompleteCallback+0x52> @ imm = #-0x2
700b26f2: e7ff         	b	0x700b26f4 <UART_lld_readCompleteCallback+0x54> @ imm = #-0x2
700b26f4: e7ff         	b	0x700b26f6 <UART_lld_readCompleteCallback+0x56> @ imm = #-0x2
700b26f6: b006         	add	sp, #0x18
700b26f8: bd80         	pop	{r7, pc}
700b26fa: 0000         	movs	r0, r0
700b26fc: 0000         	movs	r0, r0
700b26fe: 0000         	movs	r0, r0

700b2700 <UART_regConfigModeEnable>:
700b2700: b580         	push	{r7, lr}
700b2702: b086         	sub	sp, #0x18
700b2704: 9005         	str	r0, [sp, #0x14]
700b2706: 9104         	str	r1, [sp, #0x10]
700b2708: 9805         	ldr	r0, [sp, #0x14]
700b270a: 300c         	adds	r0, #0xc
700b270c: f002 fe70    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x2ce0
700b2710: 9003         	str	r0, [sp, #0xc]
700b2712: 9804         	ldr	r0, [sp, #0x10]
700b2714: 9002         	str	r0, [sp, #0x8]
700b2716: 287f         	cmp	r0, #0x7f
700b2718: d00f         	beq	0x700b273a <UART_regConfigModeEnable+0x3a> @ imm = #0x1e
700b271a: e7ff         	b	0x700b271c <UART_regConfigModeEnable+0x1c> @ imm = #-0x2
700b271c: 9802         	ldr	r0, [sp, #0x8]
700b271e: 2880         	cmp	r0, #0x80
700b2720: d004         	beq	0x700b272c <UART_regConfigModeEnable+0x2c> @ imm = #0x8
700b2722: e7ff         	b	0x700b2724 <UART_regConfigModeEnable+0x24> @ imm = #-0x2
700b2724: 9802         	ldr	r0, [sp, #0x8]
700b2726: 28bf         	cmp	r0, #0xbf
700b2728: d113         	bne	0x700b2752 <UART_regConfigModeEnable+0x52> @ imm = #0x26
700b272a: e7ff         	b	0x700b272c <UART_regConfigModeEnable+0x2c> @ imm = #-0x2
700b272c: 9805         	ldr	r0, [sp, #0x14]
700b272e: 300c         	adds	r0, #0xc
700b2730: f89d 1010    	ldrb.w	r1, [sp, #0x10]
700b2734: f002 fe64    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x2cc8
700b2738: e00c         	b	0x700b2754 <UART_regConfigModeEnable+0x54> @ imm = #0x18
700b273a: 9805         	ldr	r0, [sp, #0x14]
700b273c: 300c         	adds	r0, #0xc
700b273e: 9001         	str	r0, [sp, #0x4]
700b2740: f002 fe56    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x2cac
700b2744: 4601         	mov	r1, r0
700b2746: 9801         	ldr	r0, [sp, #0x4]
700b2748: f001 017f    	and	r1, r1, #0x7f
700b274c: f002 fe58    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x2cb0
700b2750: e000         	b	0x700b2754 <UART_regConfigModeEnable+0x54> @ imm = #0x0
700b2752: e7ff         	b	0x700b2754 <UART_regConfigModeEnable+0x54> @ imm = #-0x2
700b2754: 9803         	ldr	r0, [sp, #0xc]
700b2756: b006         	add	sp, #0x18
700b2758: bd80         	pop	{r7, pc}
700b275a: 0000         	movs	r0, r0
700b275c: 0000         	movs	r0, r0
700b275e: 0000         	movs	r0, r0

700b2760 <_tx_initialize_kernel_enter>:
700b2760: b580         	push	{r7, lr}
700b2762: b082         	sub	sp, #0x8
700b2764: f248 3048    	movw	r0, #0x8348
700b2768: f2c7 000b    	movt	r0, #0x700b
700b276c: 6800         	ldr	r0, [r0]
700b276e: f110 3f0f    	cmn.w	r0, #0xf0f0f0f
700b2772: d00c         	beq	0x700b278e <_tx_initialize_kernel_enter+0x2e> @ imm = #0x18
700b2774: e7ff         	b	0x700b2776 <_tx_initialize_kernel_enter+0x16> @ imm = #-0x2
700b2776: f248 3148    	movw	r1, #0x8348
700b277a: f2c7 010b    	movt	r1, #0x700b
700b277e: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b2782: 6008         	str	r0, [r1]
700b2784: f003 edbc    	blx	0x700b6300 <_tx_initialize_low_level> @ imm = #0x3b78
700b2788: f002 feaa    	bl	0x700b54e0 <_tx_initialize_high_level> @ imm = #0x2d54
700b278c: e7ff         	b	0x700b278e <_tx_initialize_kernel_enter+0x2e> @ imm = #-0x2
700b278e: f248 3148    	movw	r1, #0x8348
700b2792: f2c7 010b    	movt	r1, #0x700b
700b2796: 9101         	str	r1, [sp, #0x4]
700b2798: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b279c: 6008         	str	r0, [r1]
700b279e: f247 10ec    	movw	r0, #0x71ec
700b27a2: f2c7 0008    	movt	r0, #0x7008
700b27a6: 6800         	ldr	r0, [r0]
700b27a8: f7fe ff4a    	bl	0x700b1640 <tx_application_define> @ imm = #-0x116c
700b27ac: 9901         	ldr	r1, [sp, #0x4]
700b27ae: 2000         	movs	r0, #0x0
700b27b0: 6008         	str	r0, [r1]
700b27b2: f7fd ef30    	blx	0x700b0614 <_tx_thread_schedule> @ imm = #-0x21a0
700b27b6: b002         	add	sp, #0x8
700b27b8: bd80         	pop	{r7, pc}
700b27ba: 0000         	movs	r0, r0
700b27bc: 0000         	movs	r0, r0
700b27be: 0000         	movs	r0, r0

700b27c0 <Sciclient_rmIrqSetRaw>:
700b27c0: b580         	push	{r7, lr}
700b27c2: b08c         	sub	sp, #0x30
700b27c4: 900b         	str	r0, [sp, #0x2c]
700b27c6: 910a         	str	r1, [sp, #0x28]
700b27c8: 9209         	str	r2, [sp, #0x24]
700b27ca: f44f 5080    	mov.w	r0, #0x1000
700b27ce: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b27d2: 2002         	movs	r0, #0x2
700b27d4: 9004         	str	r0, [sp, #0x10]
700b27d6: 980b         	ldr	r0, [sp, #0x2c]
700b27d8: 9005         	str	r0, [sp, #0x14]
700b27da: 201c         	movs	r0, #0x1c
700b27dc: 9006         	str	r0, [sp, #0x18]
700b27de: 9809         	ldr	r0, [sp, #0x24]
700b27e0: 9007         	str	r0, [sp, #0x1c]
700b27e2: 2000         	movs	r0, #0x0
700b27e4: 9000         	str	r0, [sp]
700b27e6: 980a         	ldr	r0, [sp, #0x28]
700b27e8: 9001         	str	r0, [sp, #0x4]
700b27ea: 2008         	movs	r0, #0x8
700b27ec: 9002         	str	r0, [sp, #0x8]
700b27ee: a803         	add	r0, sp, #0xc
700b27f0: 4669         	mov	r1, sp
700b27f2: f7f0 fe95    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xf2d6
700b27f6: 9008         	str	r0, [sp, #0x20]
700b27f8: 9808         	ldr	r0, [sp, #0x20]
700b27fa: b930         	cbnz	r0, 0x700b280a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #0xc
700b27fc: e7ff         	b	0x700b27fe <Sciclient_rmIrqSetRaw+0x3e> @ imm = #-0x2
700b27fe: 9800         	ldr	r0, [sp]
700b2800: f000 0002    	and	r0, r0, #0x2
700b2804: 2802         	cmp	r0, #0x2
700b2806: d004         	beq	0x700b2812 <Sciclient_rmIrqSetRaw+0x52> @ imm = #0x8
700b2808: e7ff         	b	0x700b280a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #-0x2
700b280a: f04f 30ff    	mov.w	r0, #0xffffffff
700b280e: 9008         	str	r0, [sp, #0x20]
700b2810: e7ff         	b	0x700b2812 <Sciclient_rmIrqSetRaw+0x52> @ imm = #-0x2
700b2812: 9808         	ldr	r0, [sp, #0x20]
700b2814: b00c         	add	sp, #0x30
700b2816: bd80         	pop	{r7, pc}
		...

700b2820 <Sciclient_rmIrqUnmappedVintRouteDelete>:
700b2820: b580         	push	{r7, lr}
700b2822: b084         	sub	sp, #0x10
700b2824: 9003         	str	r0, [sp, #0xc]
700b2826: 2000         	movs	r0, #0x0
700b2828: 9002         	str	r0, [sp, #0x8]
700b282a: 9903         	ldr	r1, [sp, #0xc]
700b282c: 8a08         	ldrh	r0, [r1, #0x10]
700b282e: 8a49         	ldrh	r1, [r1, #0x12]
700b2830: f10d 0207    	add.w	r2, sp, #0x7
700b2834: f7fe fe94    	bl	0x700b1560 <Sciclient_rmIaVintGetInfo> @ imm = #-0x12d8
700b2838: 9002         	str	r0, [sp, #0x8]
700b283a: 9802         	ldr	r0, [sp, #0x8]
700b283c: b940         	cbnz	r0, 0x700b2850 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x10
700b283e: e7ff         	b	0x700b2840 <Sciclient_rmIrqUnmappedVintRouteDelete+0x20> @ imm = #-0x2
700b2840: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b2844: b120         	cbz	r0, 0x700b2850 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x8
700b2846: e7ff         	b	0x700b2848 <Sciclient_rmIrqUnmappedVintRouteDelete+0x28> @ imm = #-0x2
700b2848: f06f 0001    	mvn	r0, #0x1
700b284c: 9002         	str	r0, [sp, #0x8]
700b284e: e7ff         	b	0x700b2850 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #-0x2
700b2850: 9802         	ldr	r0, [sp, #0x8]
700b2852: b970         	cbnz	r0, 0x700b2872 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #0x1c
700b2854: e7ff         	b	0x700b2856 <Sciclient_rmIrqUnmappedVintRouteDelete+0x36> @ imm = #-0x2
700b2856: 9803         	ldr	r0, [sp, #0xc]
700b2858: f7f0 f9e2    	bl	0x700a2c20 <Sciclient_rmIrqGetRoute> @ imm = #-0xfc3c
700b285c: 9002         	str	r0, [sp, #0x8]
700b285e: 9802         	ldr	r0, [sp, #0x8]
700b2860: b930         	cbnz	r0, 0x700b2870 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #0xc
700b2862: e7ff         	b	0x700b2864 <Sciclient_rmIrqUnmappedVintRouteDelete+0x44> @ imm = #-0x2
700b2864: 9803         	ldr	r0, [sp, #0xc]
700b2866: 2100         	movs	r1, #0x0
700b2868: f7f4 fcf2    	bl	0x700a7250 <Sciclient_rmIrqDeleteRoute> @ imm = #-0xb61c
700b286c: 9002         	str	r0, [sp, #0x8]
700b286e: e7ff         	b	0x700b2870 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #-0x2
700b2870: e7ff         	b	0x700b2872 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #-0x2
700b2872: 9802         	ldr	r0, [sp, #0x8]
700b2874: b004         	add	sp, #0x10
700b2876: bd80         	pop	{r7, pc}
		...

700b2880 <Sciclient_rmRingCfg>:
700b2880: b580         	push	{r7, lr}
700b2882: b08c         	sub	sp, #0x30
700b2884: 900b         	str	r0, [sp, #0x2c]
700b2886: 910a         	str	r1, [sp, #0x28]
700b2888: 9209         	str	r2, [sp, #0x24]
700b288a: f241 1010    	movw	r0, #0x1110
700b288e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2892: 2002         	movs	r0, #0x2
700b2894: 9004         	str	r0, [sp, #0x10]
700b2896: 980b         	ldr	r0, [sp, #0x2c]
700b2898: 9005         	str	r0, [sp, #0x14]
700b289a: 2022         	movs	r0, #0x22
700b289c: 9006         	str	r0, [sp, #0x18]
700b289e: 9809         	ldr	r0, [sp, #0x24]
700b28a0: 9007         	str	r0, [sp, #0x1c]
700b28a2: 2000         	movs	r0, #0x0
700b28a4: 9000         	str	r0, [sp]
700b28a6: 980a         	ldr	r0, [sp, #0x28]
700b28a8: 9001         	str	r0, [sp, #0x4]
700b28aa: 2008         	movs	r0, #0x8
700b28ac: 9002         	str	r0, [sp, #0x8]
700b28ae: a803         	add	r0, sp, #0xc
700b28b0: 4669         	mov	r1, sp
700b28b2: f7f0 fe35    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xf396
700b28b6: 9008         	str	r0, [sp, #0x20]
700b28b8: 9808         	ldr	r0, [sp, #0x20]
700b28ba: b930         	cbnz	r0, 0x700b28ca <Sciclient_rmRingCfg+0x4a> @ imm = #0xc
700b28bc: e7ff         	b	0x700b28be <Sciclient_rmRingCfg+0x3e> @ imm = #-0x2
700b28be: 9800         	ldr	r0, [sp]
700b28c0: f000 0002    	and	r0, r0, #0x2
700b28c4: 2802         	cmp	r0, #0x2
700b28c6: d004         	beq	0x700b28d2 <Sciclient_rmRingCfg+0x52> @ imm = #0x8
700b28c8: e7ff         	b	0x700b28ca <Sciclient_rmRingCfg+0x4a> @ imm = #-0x2
700b28ca: f04f 30ff    	mov.w	r0, #0xffffffff
700b28ce: 9008         	str	r0, [sp, #0x20]
700b28d0: e7ff         	b	0x700b28d2 <Sciclient_rmRingCfg+0x52> @ imm = #-0x2
700b28d2: 9808         	ldr	r0, [sp, #0x20]
700b28d4: b00c         	add	sp, #0x30
700b28d6: bd80         	pop	{r7, pc}
		...

700b28e0 <Sciclient_rmUdmapFlowCfg>:
700b28e0: b580         	push	{r7, lr}
700b28e2: b08c         	sub	sp, #0x30
700b28e4: 900b         	str	r0, [sp, #0x2c]
700b28e6: 910a         	str	r1, [sp, #0x28]
700b28e8: 9209         	str	r2, [sp, #0x24]
700b28ea: f241 2030    	movw	r0, #0x1230
700b28ee: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b28f2: 2002         	movs	r0, #0x2
700b28f4: 9004         	str	r0, [sp, #0x10]
700b28f6: 980b         	ldr	r0, [sp, #0x2c]
700b28f8: 9005         	str	r0, [sp, #0x14]
700b28fa: 2029         	movs	r0, #0x29
700b28fc: 9006         	str	r0, [sp, #0x18]
700b28fe: 9809         	ldr	r0, [sp, #0x24]
700b2900: 9007         	str	r0, [sp, #0x1c]
700b2902: 2000         	movs	r0, #0x0
700b2904: 9000         	str	r0, [sp]
700b2906: 980a         	ldr	r0, [sp, #0x28]
700b2908: 9001         	str	r0, [sp, #0x4]
700b290a: 2008         	movs	r0, #0x8
700b290c: 9002         	str	r0, [sp, #0x8]
700b290e: a803         	add	r0, sp, #0xc
700b2910: 4669         	mov	r1, sp
700b2912: f7f0 fe05    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xf3f6
700b2916: 9008         	str	r0, [sp, #0x20]
700b2918: 9808         	ldr	r0, [sp, #0x20]
700b291a: b930         	cbnz	r0, 0x700b292a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #0xc
700b291c: e7ff         	b	0x700b291e <Sciclient_rmUdmapFlowCfg+0x3e> @ imm = #-0x2
700b291e: 9800         	ldr	r0, [sp]
700b2920: f000 0002    	and	r0, r0, #0x2
700b2924: 2802         	cmp	r0, #0x2
700b2926: d004         	beq	0x700b2932 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #0x8
700b2928: e7ff         	b	0x700b292a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #-0x2
700b292a: f04f 30ff    	mov.w	r0, #0xffffffff
700b292e: 9008         	str	r0, [sp, #0x20]
700b2930: e7ff         	b	0x700b2932 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #-0x2
700b2932: 9808         	ldr	r0, [sp, #0x20]
700b2934: b00c         	add	sp, #0x30
700b2936: bd80         	pop	{r7, pc}
		...

700b2940 <Sciclient_rmUdmapFlowSizeThreshCfg>:
700b2940: b580         	push	{r7, lr}
700b2942: b08c         	sub	sp, #0x30
700b2944: 900b         	str	r0, [sp, #0x2c]
700b2946: 910a         	str	r1, [sp, #0x28]
700b2948: 9209         	str	r2, [sp, #0x24]
700b294a: f241 2031    	movw	r0, #0x1231
700b294e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2952: 2002         	movs	r0, #0x2
700b2954: 9004         	str	r0, [sp, #0x10]
700b2956: 980b         	ldr	r0, [sp, #0x2c]
700b2958: 9005         	str	r0, [sp, #0x14]
700b295a: 201d         	movs	r0, #0x1d
700b295c: 9006         	str	r0, [sp, #0x18]
700b295e: 9809         	ldr	r0, [sp, #0x24]
700b2960: 9007         	str	r0, [sp, #0x1c]
700b2962: 2000         	movs	r0, #0x0
700b2964: 9000         	str	r0, [sp]
700b2966: 980a         	ldr	r0, [sp, #0x28]
700b2968: 9001         	str	r0, [sp, #0x4]
700b296a: 2008         	movs	r0, #0x8
700b296c: 9002         	str	r0, [sp, #0x8]
700b296e: a803         	add	r0, sp, #0xc
700b2970: 4669         	mov	r1, sp
700b2972: f7f0 fdd5    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xf456
700b2976: 9008         	str	r0, [sp, #0x20]
700b2978: 9808         	ldr	r0, [sp, #0x20]
700b297a: b930         	cbnz	r0, 0x700b298a <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #0xc
700b297c: e7ff         	b	0x700b297e <Sciclient_rmUdmapFlowSizeThreshCfg+0x3e> @ imm = #-0x2
700b297e: 9800         	ldr	r0, [sp]
700b2980: f000 0002    	and	r0, r0, #0x2
700b2984: 2802         	cmp	r0, #0x2
700b2986: d004         	beq	0x700b2992 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #0x8
700b2988: e7ff         	b	0x700b298a <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #-0x2
700b298a: f04f 30ff    	mov.w	r0, #0xffffffff
700b298e: 9008         	str	r0, [sp, #0x20]
700b2990: e7ff         	b	0x700b2992 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #-0x2
700b2992: 9808         	ldr	r0, [sp, #0x20]
700b2994: b00c         	add	sp, #0x30
700b2996: bd80         	pop	{r7, pc}
		...

700b29a0 <Sciclient_rmUdmapRxChCfg>:
700b29a0: b580         	push	{r7, lr}
700b29a2: b08c         	sub	sp, #0x30
700b29a4: 900b         	str	r0, [sp, #0x2c]
700b29a6: 910a         	str	r1, [sp, #0x28]
700b29a8: 9209         	str	r2, [sp, #0x24]
700b29aa: f241 2015    	movw	r0, #0x1215
700b29ae: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b29b2: 2002         	movs	r0, #0x2
700b29b4: 9004         	str	r0, [sp, #0x10]
700b29b6: 980b         	ldr	r0, [sp, #0x2c]
700b29b8: 9005         	str	r0, [sp, #0x14]
700b29ba: 2022         	movs	r0, #0x22
700b29bc: 9006         	str	r0, [sp, #0x18]
700b29be: 9809         	ldr	r0, [sp, #0x24]
700b29c0: 9007         	str	r0, [sp, #0x1c]
700b29c2: 2000         	movs	r0, #0x0
700b29c4: 9000         	str	r0, [sp]
700b29c6: 980a         	ldr	r0, [sp, #0x28]
700b29c8: 9001         	str	r0, [sp, #0x4]
700b29ca: 2008         	movs	r0, #0x8
700b29cc: 9002         	str	r0, [sp, #0x8]
700b29ce: a803         	add	r0, sp, #0xc
700b29d0: 4669         	mov	r1, sp
700b29d2: f7f0 fda5    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xf4b6
700b29d6: 9008         	str	r0, [sp, #0x20]
700b29d8: 9808         	ldr	r0, [sp, #0x20]
700b29da: b930         	cbnz	r0, 0x700b29ea <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #0xc
700b29dc: e7ff         	b	0x700b29de <Sciclient_rmUdmapRxChCfg+0x3e> @ imm = #-0x2
700b29de: 9800         	ldr	r0, [sp]
700b29e0: f000 0002    	and	r0, r0, #0x2
700b29e4: 2802         	cmp	r0, #0x2
700b29e6: d004         	beq	0x700b29f2 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #0x8
700b29e8: e7ff         	b	0x700b29ea <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #-0x2
700b29ea: f04f 30ff    	mov.w	r0, #0xffffffff
700b29ee: 9008         	str	r0, [sp, #0x20]
700b29f0: e7ff         	b	0x700b29f2 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #-0x2
700b29f2: 9808         	ldr	r0, [sp, #0x20]
700b29f4: b00c         	add	sp, #0x30
700b29f6: bd80         	pop	{r7, pc}
		...

700b2a00 <Sciclient_rmUdmapTxChCfg>:
700b2a00: b580         	push	{r7, lr}
700b2a02: b08c         	sub	sp, #0x30
700b2a04: 900b         	str	r0, [sp, #0x2c]
700b2a06: 910a         	str	r1, [sp, #0x28]
700b2a08: 9209         	str	r2, [sp, #0x24]
700b2a0a: f241 2005    	movw	r0, #0x1205
700b2a0e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2a12: 2002         	movs	r0, #0x2
700b2a14: 9004         	str	r0, [sp, #0x10]
700b2a16: 980b         	ldr	r0, [sp, #0x2c]
700b2a18: 9005         	str	r0, [sp, #0x14]
700b2a1a: 2024         	movs	r0, #0x24
700b2a1c: 9006         	str	r0, [sp, #0x18]
700b2a1e: 9809         	ldr	r0, [sp, #0x24]
700b2a20: 9007         	str	r0, [sp, #0x1c]
700b2a22: 2000         	movs	r0, #0x0
700b2a24: 9000         	str	r0, [sp]
700b2a26: 980a         	ldr	r0, [sp, #0x28]
700b2a28: 9001         	str	r0, [sp, #0x4]
700b2a2a: 2008         	movs	r0, #0x8
700b2a2c: 9002         	str	r0, [sp, #0x8]
700b2a2e: a803         	add	r0, sp, #0xc
700b2a30: 4669         	mov	r1, sp
700b2a32: f7f0 fd75    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xf516
700b2a36: 9008         	str	r0, [sp, #0x20]
700b2a38: 9808         	ldr	r0, [sp, #0x20]
700b2a3a: b930         	cbnz	r0, 0x700b2a4a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #0xc
700b2a3c: e7ff         	b	0x700b2a3e <Sciclient_rmUdmapTxChCfg+0x3e> @ imm = #-0x2
700b2a3e: 9800         	ldr	r0, [sp]
700b2a40: f000 0002    	and	r0, r0, #0x2
700b2a44: 2802         	cmp	r0, #0x2
700b2a46: d004         	beq	0x700b2a52 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #0x8
700b2a48: e7ff         	b	0x700b2a4a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #-0x2
700b2a4a: f04f 30ff    	mov.w	r0, #0xffffffff
700b2a4e: 9008         	str	r0, [sp, #0x20]
700b2a50: e7ff         	b	0x700b2a52 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #-0x2
700b2a52: 9808         	ldr	r0, [sp, #0x20]
700b2a54: b00c         	add	sp, #0x30
700b2a56: bd80         	pop	{r7, pc}

700b2a58 <_outs>:
700b2a58: e92d4070     	push	{r4, r5, r6, lr}
700b2a5c: e5916004     	ldr	r6, [r1, #0x4]
700b2a60: e1a04001     	mov	r4, r1
700b2a64: e5913008     	ldr	r3, [r1, #0x8]
700b2a68: e1a05002     	mov	r5, r2
700b2a6c: e1560003     	cmp	r6, r3
700b2a70: 9a00000a     	bls	0x700b2aa0 <_outs+0x48> @ imm = #0x28
700b2a74: e0466003     	sub	r6, r6, r3
700b2a78: e1a01000     	mov	r1, r0
700b2a7c: e5940000     	ldr	r0, [r4]
700b2a80: e1560005     	cmp	r6, r5
700b2a84: 21a06005     	movhs	r6, r5
700b2a88: e1a02006     	mov	r2, r6
700b2a8c: ebffbc1a     	bl	0x700a1afc <__aeabi_memcpy8> @ imm = #-0x10f98
700b2a90: e5940000     	ldr	r0, [r4]
700b2a94: e5943008     	ldr	r3, [r4, #0x8]
700b2a98: e0800006     	add	r0, r0, r6
700b2a9c: e5840000     	str	r0, [r4]
700b2aa0: e0831005     	add	r1, r3, r5
700b2aa4: e1a00005     	mov	r0, r5
700b2aa8: e5841008     	str	r1, [r4, #0x8]
700b2aac: e8bd8070     	pop	{r4, r5, r6, pc}

700b2ab0 <_tx_thread_system_return>:
700b2ab0: e10f1000     	mrs	r1, apsr
700b2ab4: f10c0080     	cpsid	i
700b2ab8: e92d4ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700b2abc: e59f503c     	ldr	r5, [pc, #0x3c]         @ 0x700b2b00 <__tx_thread_dont_save_ts+0x8>
700b2ac0: e5956000     	ldr	r6, [r5]
700b2ac4: eef14a10     	vmrs	r4, fpscr
700b2ac8: e52d4004     	str	r4, [sp, #-0x4]!
700b2acc: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b2ad0: e3a00000     	mov	r0, #0
700b2ad4: e92d0003     	push	{r0, r1}
700b2ad8: e59f2024     	ldr	r2, [pc, #0x24]         @ 0x700b2b04 <__tx_thread_dont_save_ts+0xc>
700b2adc: e5921000     	ldr	r1, [r2]
700b2ae0: e586d008     	str	sp, [r6, #0x8]
700b2ae4: e3a04000     	mov	r4, #0
700b2ae8: e3510000     	cmp	r1, #0
700b2aec: 0a000001     	beq	0x700b2af8 <__tx_thread_dont_save_ts> @ imm = #0x4
700b2af0: e5824000     	str	r4, [r2]
700b2af4: e5861018     	str	r1, [r6, #0x18]

700b2af8 <__tx_thread_dont_save_ts>:
700b2af8: e5854000     	str	r4, [r5]
700b2afc: eafff6c4     	b	0x700b0614 <_tx_thread_schedule> @ imm = #-0x24f0
700b2b00: 34 aa 08 70  	.word	0x7008aa34
700b2b04: 6c aa 08 70  	.word	0x7008aa6c
700b2b08: 00 00 00 00  	.word	0x00000000
700b2b0c: 00 00 00 00  	.word	0x00000000

700b2b10 <Sciclient_rmIrqReleaseRaw>:
700b2b10: b580         	push	{r7, lr}
700b2b12: b08e         	sub	sp, #0x38
700b2b14: 900d         	str	r0, [sp, #0x34]
700b2b16: 910c         	str	r1, [sp, #0x30]
700b2b18: f241 0001    	movw	r0, #0x1001
700b2b1c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b2b20: 2002         	movs	r0, #0x2
700b2b22: 9007         	str	r0, [sp, #0x1c]
700b2b24: 980d         	ldr	r0, [sp, #0x34]
700b2b26: 9008         	str	r0, [sp, #0x20]
700b2b28: 201c         	movs	r0, #0x1c
700b2b2a: 9009         	str	r0, [sp, #0x24]
700b2b2c: 980c         	ldr	r0, [sp, #0x30]
700b2b2e: 900a         	str	r0, [sp, #0x28]
700b2b30: 2000         	movs	r0, #0x0
700b2b32: 9003         	str	r0, [sp, #0xc]
700b2b34: a801         	add	r0, sp, #0x4
700b2b36: 9004         	str	r0, [sp, #0x10]
700b2b38: 2008         	movs	r0, #0x8
700b2b3a: 9005         	str	r0, [sp, #0x14]
700b2b3c: a806         	add	r0, sp, #0x18
700b2b3e: a903         	add	r1, sp, #0xc
700b2b40: f7f0 fcee    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xf624
700b2b44: 900b         	str	r0, [sp, #0x2c]
700b2b46: 980b         	ldr	r0, [sp, #0x2c]
700b2b48: b930         	cbnz	r0, 0x700b2b58 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #0xc
700b2b4a: e7ff         	b	0x700b2b4c <Sciclient_rmIrqReleaseRaw+0x3c> @ imm = #-0x2
700b2b4c: 9803         	ldr	r0, [sp, #0xc]
700b2b4e: f000 0002    	and	r0, r0, #0x2
700b2b52: 2802         	cmp	r0, #0x2
700b2b54: d004         	beq	0x700b2b60 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #0x8
700b2b56: e7ff         	b	0x700b2b58 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #-0x2
700b2b58: f04f 30ff    	mov.w	r0, #0xffffffff
700b2b5c: 900b         	str	r0, [sp, #0x2c]
700b2b5e: e7ff         	b	0x700b2b60 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #-0x2
700b2b60: 980b         	ldr	r0, [sp, #0x2c]
700b2b62: b00e         	add	sp, #0x38
700b2b64: bd80         	pop	{r7, pc}
		...
700b2b6e: 0000         	movs	r0, r0

700b2b70 <Sciclient_rmPsilPair>:
700b2b70: b580         	push	{r7, lr}
700b2b72: b08e         	sub	sp, #0x38
700b2b74: 900d         	str	r0, [sp, #0x34]
700b2b76: 910c         	str	r1, [sp, #0x30]
700b2b78: f44f 5094    	mov.w	r0, #0x1280
700b2b7c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b2b80: 2002         	movs	r0, #0x2
700b2b82: 9007         	str	r0, [sp, #0x1c]
700b2b84: 980d         	ldr	r0, [sp, #0x34]
700b2b86: 9008         	str	r0, [sp, #0x20]
700b2b88: 2014         	movs	r0, #0x14
700b2b8a: 9009         	str	r0, [sp, #0x24]
700b2b8c: 980c         	ldr	r0, [sp, #0x30]
700b2b8e: 900a         	str	r0, [sp, #0x28]
700b2b90: 2000         	movs	r0, #0x0
700b2b92: 9003         	str	r0, [sp, #0xc]
700b2b94: a801         	add	r0, sp, #0x4
700b2b96: 9004         	str	r0, [sp, #0x10]
700b2b98: 2008         	movs	r0, #0x8
700b2b9a: 9005         	str	r0, [sp, #0x14]
700b2b9c: a806         	add	r0, sp, #0x18
700b2b9e: a903         	add	r1, sp, #0xc
700b2ba0: f7f0 fcbe    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xf684
700b2ba4: 900b         	str	r0, [sp, #0x2c]
700b2ba6: 980b         	ldr	r0, [sp, #0x2c]
700b2ba8: b930         	cbnz	r0, 0x700b2bb8 <Sciclient_rmPsilPair+0x48> @ imm = #0xc
700b2baa: e7ff         	b	0x700b2bac <Sciclient_rmPsilPair+0x3c> @ imm = #-0x2
700b2bac: 9803         	ldr	r0, [sp, #0xc]
700b2bae: f000 0002    	and	r0, r0, #0x2
700b2bb2: 2802         	cmp	r0, #0x2
700b2bb4: d004         	beq	0x700b2bc0 <Sciclient_rmPsilPair+0x50> @ imm = #0x8
700b2bb6: e7ff         	b	0x700b2bb8 <Sciclient_rmPsilPair+0x48> @ imm = #-0x2
700b2bb8: f04f 30ff    	mov.w	r0, #0xffffffff
700b2bbc: 900b         	str	r0, [sp, #0x2c]
700b2bbe: e7ff         	b	0x700b2bc0 <Sciclient_rmPsilPair+0x50> @ imm = #-0x2
700b2bc0: 980b         	ldr	r0, [sp, #0x2c]
700b2bc2: b00e         	add	sp, #0x38
700b2bc4: bd80         	pop	{r7, pc}
		...
700b2bce: 0000         	movs	r0, r0

700b2bd0 <Sciclient_rmPsilUnpair>:
700b2bd0: b580         	push	{r7, lr}
700b2bd2: b08e         	sub	sp, #0x38
700b2bd4: 900d         	str	r0, [sp, #0x34]
700b2bd6: 910c         	str	r1, [sp, #0x30]
700b2bd8: f241 2081    	movw	r0, #0x1281
700b2bdc: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b2be0: 2002         	movs	r0, #0x2
700b2be2: 9007         	str	r0, [sp, #0x1c]
700b2be4: 980d         	ldr	r0, [sp, #0x34]
700b2be6: 9008         	str	r0, [sp, #0x20]
700b2be8: 2014         	movs	r0, #0x14
700b2bea: 9009         	str	r0, [sp, #0x24]
700b2bec: 980c         	ldr	r0, [sp, #0x30]
700b2bee: 900a         	str	r0, [sp, #0x28]
700b2bf0: 2000         	movs	r0, #0x0
700b2bf2: 9003         	str	r0, [sp, #0xc]
700b2bf4: a801         	add	r0, sp, #0x4
700b2bf6: 9004         	str	r0, [sp, #0x10]
700b2bf8: 2008         	movs	r0, #0x8
700b2bfa: 9005         	str	r0, [sp, #0x14]
700b2bfc: a806         	add	r0, sp, #0x18
700b2bfe: a903         	add	r1, sp, #0xc
700b2c00: f7f0 fc8e    	bl	0x700a3520 <Sciclient_service> @ imm = #-0xf6e4
700b2c04: 900b         	str	r0, [sp, #0x2c]
700b2c06: 980b         	ldr	r0, [sp, #0x2c]
700b2c08: b930         	cbnz	r0, 0x700b2c18 <Sciclient_rmPsilUnpair+0x48> @ imm = #0xc
700b2c0a: e7ff         	b	0x700b2c0c <Sciclient_rmPsilUnpair+0x3c> @ imm = #-0x2
700b2c0c: 9803         	ldr	r0, [sp, #0xc]
700b2c0e: f000 0002    	and	r0, r0, #0x2
700b2c12: 2802         	cmp	r0, #0x2
700b2c14: d004         	beq	0x700b2c20 <Sciclient_rmPsilUnpair+0x50> @ imm = #0x8
700b2c16: e7ff         	b	0x700b2c18 <Sciclient_rmPsilUnpair+0x48> @ imm = #-0x2
700b2c18: f04f 30ff    	mov.w	r0, #0xffffffff
700b2c1c: 900b         	str	r0, [sp, #0x2c]
700b2c1e: e7ff         	b	0x700b2c20 <Sciclient_rmPsilUnpair+0x50> @ imm = #-0x2
700b2c20: 980b         	ldr	r0, [sp, #0x2c]
700b2c22: b00e         	add	sp, #0x38
700b2c24: bd80         	pop	{r7, pc}
		...
700b2c2e: 0000         	movs	r0, r0

700b2c30 <Udma_chSetPeerReg>:
700b2c30: b580         	push	{r7, lr}
700b2c32: b086         	sub	sp, #0x18
700b2c34: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b2c38: 9005         	str	r0, [sp, #0x14]
700b2c3a: 9104         	str	r1, [sp, #0x10]
700b2c3c: 9203         	str	r2, [sp, #0xc]
700b2c3e: 9302         	str	r3, [sp, #0x8]
700b2c40: 9803         	ldr	r0, [sp, #0xc]
700b2c42: f002 fc25    	bl	0x700b5490 <CSL_REG32_RD_RAW> @ imm = #0x284a
700b2c46: 9001         	str	r0, [sp, #0x4]
700b2c48: 9801         	ldr	r0, [sp, #0x4]
700b2c4a: f020 4000    	bic	r0, r0, #0x80000000
700b2c4e: 9001         	str	r0, [sp, #0x4]
700b2c50: 9803         	ldr	r0, [sp, #0xc]
700b2c52: 9901         	ldr	r1, [sp, #0x4]
700b2c54: f002 fb9c    	bl	0x700b5390 <CSL_REG32_WR_RAW> @ imm = #0x2738
700b2c58: 9804         	ldr	r0, [sp, #0x10]
700b2c5a: 6801         	ldr	r1, [r0]
700b2c5c: 6840         	ldr	r0, [r0, #0x4]
700b2c5e: f36f 301f    	bfc	r0, #12, #20
700b2c62: f361 601a    	bfi	r0, r1, #24, #3
700b2c66: 9001         	str	r0, [sp, #0x4]
700b2c68: 9808         	ldr	r0, [sp, #0x20]
700b2c6a: 9901         	ldr	r1, [sp, #0x4]
700b2c6c: f002 fb90    	bl	0x700b5390 <CSL_REG32_WR_RAW> @ imm = #0x2720
700b2c70: 9804         	ldr	r0, [sp, #0x10]
700b2c72: 6880         	ldr	r0, [r0, #0x8]
700b2c74: f36f 301f    	bfc	r0, #12, #20
700b2c78: 9001         	str	r0, [sp, #0x4]
700b2c7a: 9802         	ldr	r0, [sp, #0x8]
700b2c7c: 9901         	ldr	r1, [sp, #0x4]
700b2c7e: f002 fb87    	bl	0x700b5390 <CSL_REG32_WR_RAW> @ imm = #0x270e
700b2c82: b006         	add	sp, #0x18
700b2c84: bd80         	pop	{r7, pc}
		...
700b2c8e: 0000         	movs	r0, r0

700b2c90 <Udma_eventGetGlobalHandle>:
700b2c90: b084         	sub	sp, #0x10
700b2c92: 9003         	str	r0, [sp, #0xc]
700b2c94: 2000         	movs	r0, #0x0
700b2c96: 9002         	str	r0, [sp, #0x8]
700b2c98: 9000         	str	r0, [sp]
700b2c9a: 9803         	ldr	r0, [sp, #0xc]
700b2c9c: b920         	cbnz	r0, 0x700b2ca8 <Udma_eventGetGlobalHandle+0x18> @ imm = #0x8
700b2c9e: e7ff         	b	0x700b2ca0 <Udma_eventGetGlobalHandle+0x10> @ imm = #-0x2
700b2ca0: f06f 0001    	mvn	r0, #0x1
700b2ca4: 9002         	str	r0, [sp, #0x8]
700b2ca6: e7ff         	b	0x700b2ca8 <Udma_eventGetGlobalHandle+0x18> @ imm = #-0x2
700b2ca8: 9802         	ldr	r0, [sp, #0x8]
700b2caa: b988         	cbnz	r0, 0x700b2cd0 <Udma_eventGetGlobalHandle+0x40> @ imm = #0x22
700b2cac: e7ff         	b	0x700b2cae <Udma_eventGetGlobalHandle+0x1e> @ imm = #-0x2
700b2cae: 9803         	ldr	r0, [sp, #0xc]
700b2cb0: 9001         	str	r0, [sp, #0x4]
700b2cb2: 9801         	ldr	r0, [sp, #0x4]
700b2cb4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b2cb8: f64a 31cd    	movw	r1, #0xabcd
700b2cbc: f6ca 31dc    	movt	r1, #0xabdc
700b2cc0: 4288         	cmp	r0, r1
700b2cc2: d004         	beq	0x700b2cce <Udma_eventGetGlobalHandle+0x3e> @ imm = #0x8
700b2cc4: e7ff         	b	0x700b2cc6 <Udma_eventGetGlobalHandle+0x36> @ imm = #-0x2
700b2cc6: f04f 30ff    	mov.w	r0, #0xffffffff
700b2cca: 9002         	str	r0, [sp, #0x8]
700b2ccc: e7ff         	b	0x700b2cce <Udma_eventGetGlobalHandle+0x3e> @ imm = #-0x2
700b2cce: e7ff         	b	0x700b2cd0 <Udma_eventGetGlobalHandle+0x40> @ imm = #-0x2
700b2cd0: 9802         	ldr	r0, [sp, #0x8]
700b2cd2: b928         	cbnz	r0, 0x700b2ce0 <Udma_eventGetGlobalHandle+0x50> @ imm = #0xa
700b2cd4: e7ff         	b	0x700b2cd6 <Udma_eventGetGlobalHandle+0x46> @ imm = #-0x2
700b2cd6: 9801         	ldr	r0, [sp, #0x4]
700b2cd8: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700b2cdc: 9000         	str	r0, [sp]
700b2cde: e7ff         	b	0x700b2ce0 <Udma_eventGetGlobalHandle+0x50> @ imm = #-0x2
700b2ce0: 9800         	ldr	r0, [sp]
700b2ce2: b004         	add	sp, #0x10
700b2ce4: 4770         	bx	lr
		...
700b2cee: 0000         	movs	r0, r0

700b2cf0 <CSL_pktdmaIsValidChanIdx>:
700b2cf0: b084         	sub	sp, #0x10
700b2cf2: 9003         	str	r0, [sp, #0xc]
700b2cf4: 9102         	str	r1, [sp, #0x8]
700b2cf6: 9201         	str	r2, [sp, #0x4]
700b2cf8: 9801         	ldr	r0, [sp, #0x4]
700b2cfa: b950         	cbnz	r0, 0x700b2d12 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x14
700b2cfc: e7ff         	b	0x700b2cfe <CSL_pktdmaIsValidChanIdx+0xe> @ imm = #-0x2
700b2cfe: 9802         	ldr	r0, [sp, #0x8]
700b2d00: 9903         	ldr	r1, [sp, #0xc]
700b2d02: 6a09         	ldr	r1, [r1, #0x20]
700b2d04: 4288         	cmp	r0, r1
700b2d06: d204         	bhs	0x700b2d12 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x8
700b2d08: e7ff         	b	0x700b2d0a <CSL_pktdmaIsValidChanIdx+0x1a> @ imm = #-0x2
700b2d0a: 2001         	movs	r0, #0x1
700b2d0c: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2d10: e012         	b	0x700b2d38 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #0x24
700b2d12: 9801         	ldr	r0, [sp, #0x4]
700b2d14: 2801         	cmp	r0, #0x1
700b2d16: d10a         	bne	0x700b2d2e <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x14
700b2d18: e7ff         	b	0x700b2d1a <CSL_pktdmaIsValidChanIdx+0x2a> @ imm = #-0x2
700b2d1a: 9802         	ldr	r0, [sp, #0x8]
700b2d1c: 9903         	ldr	r1, [sp, #0xc]
700b2d1e: 6a49         	ldr	r1, [r1, #0x24]
700b2d20: 4288         	cmp	r0, r1
700b2d22: d204         	bhs	0x700b2d2e <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x8
700b2d24: e7ff         	b	0x700b2d26 <CSL_pktdmaIsValidChanIdx+0x36> @ imm = #-0x2
700b2d26: 2001         	movs	r0, #0x1
700b2d28: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2d2c: e003         	b	0x700b2d36 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #0x6
700b2d2e: 2000         	movs	r0, #0x0
700b2d30: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2d34: e7ff         	b	0x700b2d36 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #-0x2
700b2d36: e7ff         	b	0x700b2d38 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #-0x2
700b2d38: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b2d3c: f000 0001    	and	r0, r0, #0x1
700b2d40: b004         	add	sp, #0x10
700b2d42: 4770         	bx	lr
		...

700b2d50 <Sciclient_rmUnmappedVintRouteCreate>:
700b2d50: b580         	push	{r7, lr}
700b2d52: b084         	sub	sp, #0x10
700b2d54: 9003         	str	r0, [sp, #0xc]
700b2d56: 9903         	ldr	r1, [sp, #0xc]
700b2d58: 8a08         	ldrh	r0, [r1, #0x10]
700b2d5a: 8a49         	ldrh	r1, [r1, #0x12]
700b2d5c: f10d 0207    	add.w	r2, sp, #0x7
700b2d60: f7fe fbfe    	bl	0x700b1560 <Sciclient_rmIaVintGetInfo> @ imm = #-0x1804
700b2d64: 9002         	str	r0, [sp, #0x8]
700b2d66: 9802         	ldr	r0, [sp, #0x8]
700b2d68: b940         	cbnz	r0, 0x700b2d7c <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x10
700b2d6a: e7ff         	b	0x700b2d6c <Sciclient_rmUnmappedVintRouteCreate+0x1c> @ imm = #-0x2
700b2d6c: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b2d70: b120         	cbz	r0, 0x700b2d7c <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x8
700b2d72: e7ff         	b	0x700b2d74 <Sciclient_rmUnmappedVintRouteCreate+0x24> @ imm = #-0x2
700b2d74: f06f 0001    	mvn	r0, #0x1
700b2d78: 9002         	str	r0, [sp, #0x8]
700b2d7a: e7ff         	b	0x700b2d7c <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #-0x2
700b2d7c: 9802         	ldr	r0, [sp, #0x8]
700b2d7e: b970         	cbnz	r0, 0x700b2d9e <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #0x1c
700b2d80: e7ff         	b	0x700b2d82 <Sciclient_rmUnmappedVintRouteCreate+0x32> @ imm = #-0x2
700b2d82: 9803         	ldr	r0, [sp, #0xc]
700b2d84: f7f1 fb9c    	bl	0x700a44c0 <Sciclient_rmIrqFindRoute> @ imm = #-0xe8c8
700b2d88: 9002         	str	r0, [sp, #0x8]
700b2d8a: 9802         	ldr	r0, [sp, #0x8]
700b2d8c: b930         	cbnz	r0, 0x700b2d9c <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #0xc
700b2d8e: e7ff         	b	0x700b2d90 <Sciclient_rmUnmappedVintRouteCreate+0x40> @ imm = #-0x2
700b2d90: 9803         	ldr	r0, [sp, #0xc]
700b2d92: 2100         	movs	r1, #0x0
700b2d94: f7f4 fcb4    	bl	0x700a7700 <Sciclient_rmIrqProgramRoute> @ imm = #-0xb698
700b2d98: 9002         	str	r0, [sp, #0x8]
700b2d9a: e7ff         	b	0x700b2d9c <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #-0x2
700b2d9c: e7ff         	b	0x700b2d9e <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #-0x2
700b2d9e: 9802         	ldr	r0, [sp, #0x8]
700b2da0: b004         	add	sp, #0x10
700b2da2: bd80         	pop	{r7, pc}
		...

700b2db0 <UART_OperModeValid>:
700b2db0: b082         	sub	sp, #0x8
700b2db2: 9001         	str	r0, [sp, #0x4]
700b2db4: f06f 0002    	mvn	r0, #0x2
700b2db8: 9000         	str	r0, [sp]
700b2dba: 9801         	ldr	r0, [sp, #0x4]
700b2dbc: b1e0         	cbz	r0, 0x700b2df8 <UART_OperModeValid+0x48> @ imm = #0x38
700b2dbe: e7ff         	b	0x700b2dc0 <UART_OperModeValid+0x10> @ imm = #-0x2
700b2dc0: 9801         	ldr	r0, [sp, #0x4]
700b2dc2: 2801         	cmp	r0, #0x1
700b2dc4: d018         	beq	0x700b2df8 <UART_OperModeValid+0x48> @ imm = #0x30
700b2dc6: e7ff         	b	0x700b2dc8 <UART_OperModeValid+0x18> @ imm = #-0x2
700b2dc8: 9801         	ldr	r0, [sp, #0x4]
700b2dca: 2802         	cmp	r0, #0x2
700b2dcc: d014         	beq	0x700b2df8 <UART_OperModeValid+0x48> @ imm = #0x28
700b2dce: e7ff         	b	0x700b2dd0 <UART_OperModeValid+0x20> @ imm = #-0x2
700b2dd0: 9801         	ldr	r0, [sp, #0x4]
700b2dd2: 2803         	cmp	r0, #0x3
700b2dd4: d010         	beq	0x700b2df8 <UART_OperModeValid+0x48> @ imm = #0x20
700b2dd6: e7ff         	b	0x700b2dd8 <UART_OperModeValid+0x28> @ imm = #-0x2
700b2dd8: 9801         	ldr	r0, [sp, #0x4]
700b2dda: 2804         	cmp	r0, #0x4
700b2ddc: d00c         	beq	0x700b2df8 <UART_OperModeValid+0x48> @ imm = #0x18
700b2dde: e7ff         	b	0x700b2de0 <UART_OperModeValid+0x30> @ imm = #-0x2
700b2de0: 9801         	ldr	r0, [sp, #0x4]
700b2de2: 2805         	cmp	r0, #0x5
700b2de4: d008         	beq	0x700b2df8 <UART_OperModeValid+0x48> @ imm = #0x10
700b2de6: e7ff         	b	0x700b2de8 <UART_OperModeValid+0x38> @ imm = #-0x2
700b2de8: 9801         	ldr	r0, [sp, #0x4]
700b2dea: 2806         	cmp	r0, #0x6
700b2dec: d004         	beq	0x700b2df8 <UART_OperModeValid+0x48> @ imm = #0x8
700b2dee: e7ff         	b	0x700b2df0 <UART_OperModeValid+0x40> @ imm = #-0x2
700b2df0: 9801         	ldr	r0, [sp, #0x4]
700b2df2: 2807         	cmp	r0, #0x7
700b2df4: d103         	bne	0x700b2dfe <UART_OperModeValid+0x4e> @ imm = #0x6
700b2df6: e7ff         	b	0x700b2df8 <UART_OperModeValid+0x48> @ imm = #-0x2
700b2df8: 2000         	movs	r0, #0x0
700b2dfa: 9000         	str	r0, [sp]
700b2dfc: e7ff         	b	0x700b2dfe <UART_OperModeValid+0x4e> @ imm = #-0x2
700b2dfe: 9800         	ldr	r0, [sp]
700b2e00: b002         	add	sp, #0x8
700b2e02: 4770         	bx	lr
		...

700b2e10 <UdmaRingPrms_init>:
700b2e10: b081         	sub	sp, #0x4
700b2e12: 9000         	str	r0, [sp]
700b2e14: 9800         	ldr	r0, [sp]
700b2e16: b318         	cbz	r0, 0x700b2e60 <UdmaRingPrms_init+0x50> @ imm = #0x46
700b2e18: e7ff         	b	0x700b2e1a <UdmaRingPrms_init+0xa> @ imm = #-0x2
700b2e1a: 9900         	ldr	r1, [sp]
700b2e1c: 2000         	movs	r0, #0x0
700b2e1e: 6008         	str	r0, [r1]
700b2e20: 9a00         	ldr	r2, [sp]
700b2e22: f64a 31cd    	movw	r1, #0xabcd
700b2e26: f6ca 31dc    	movt	r1, #0xabdc
700b2e2a: 6051         	str	r1, [r2, #0x4]
700b2e2c: 9900         	ldr	r1, [sp]
700b2e2e: 7208         	strb	r0, [r1, #0x8]
700b2e30: 9a00         	ldr	r2, [sp]
700b2e32: f64f 71ff    	movw	r1, #0xffff
700b2e36: 8151         	strh	r1, [r2, #0xa]
700b2e38: 9900         	ldr	r1, [sp]
700b2e3a: 60c8         	str	r0, [r1, #0xc]
700b2e3c: 9a00         	ldr	r2, [sp]
700b2e3e: 2101         	movs	r1, #0x1
700b2e40: 7411         	strb	r1, [r2, #0x10]
700b2e42: 9900         	ldr	r1, [sp]
700b2e44: 7448         	strb	r0, [r1, #0x11]
700b2e46: 9900         	ldr	r1, [sp]
700b2e48: 7488         	strb	r0, [r1, #0x12]
700b2e4a: 9900         	ldr	r1, [sp]
700b2e4c: 2004         	movs	r0, #0x4
700b2e4e: f6cf 70ff    	movt	r0, #0xffff
700b2e52: 6148         	str	r0, [r1, #0x14]
700b2e54: 9900         	ldr	r1, [sp]
700b2e56: 2000         	movs	r0, #0x0
700b2e58: f6cf 70ff    	movt	r0, #0xffff
700b2e5c: 6188         	str	r0, [r1, #0x18]
700b2e5e: e7ff         	b	0x700b2e60 <UdmaRingPrms_init+0x50> @ imm = #-0x2
700b2e60: b001         	add	sp, #0x4
700b2e62: 4770         	bx	lr
		...

700b2e70 <_tx_thread_shell_entry>:
700b2e70: b580         	push	{r7, lr}
700b2e72: b082         	sub	sp, #0x8
700b2e74: f64a 2034    	movw	r0, #0xaa34
700b2e78: f2c7 0008    	movt	r0, #0x7008
700b2e7c: 6800         	ldr	r0, [r0]
700b2e7e: 9000         	str	r0, [sp]
700b2e80: 9800         	ldr	r0, [sp]
700b2e82: 6c81         	ldr	r1, [r0, #0x48]
700b2e84: 6cc0         	ldr	r0, [r0, #0x4c]
700b2e86: 4788         	blx	r1
700b2e88: f64a 2040    	movw	r0, #0xaa40
700b2e8c: f2c7 0008    	movt	r0, #0x7008
700b2e90: 6800         	ldr	r0, [r0]
700b2e92: b140         	cbz	r0, 0x700b2ea6 <_tx_thread_shell_entry+0x36> @ imm = #0x10
700b2e94: e7ff         	b	0x700b2e96 <_tx_thread_shell_entry+0x26> @ imm = #-0x2
700b2e96: f64a 2040    	movw	r0, #0xaa40
700b2e9a: f2c7 0008    	movt	r0, #0x7008
700b2e9e: 6801         	ldr	r1, [r0]
700b2ea0: 9800         	ldr	r0, [sp]
700b2ea2: 4788         	blx	r1
700b2ea4: e7ff         	b	0x700b2ea6 <_tx_thread_shell_entry+0x36> @ imm = #-0x2
700b2ea6: f7f0 e83e    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0xff84
700b2eaa: 9001         	str	r0, [sp, #0x4]
700b2eac: 9900         	ldr	r1, [sp]
700b2eae: 2001         	movs	r0, #0x1
700b2eb0: 6348         	str	r0, [r1, #0x34]
700b2eb2: 9800         	ldr	r0, [sp]
700b2eb4: 2100         	movs	r1, #0x0
700b2eb6: f7f0 f9bb    	bl	0x700a3230 <_tx_thread_system_ni_suspend> @ imm = #-0xfc8a
700b2eba: 9801         	ldr	r0, [sp, #0x4]
700b2ebc: f7f0 e9b2    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xfc9c
700b2ec0: b002         	add	sp, #0x8
700b2ec2: bd80         	pop	{r7, pc}
		...

700b2ed0 <_tx_thread_system_preempt_check>:
700b2ed0: b580         	push	{r7, lr}
700b2ed2: b084         	sub	sp, #0x10
700b2ed4: f64a 2044    	movw	r0, #0xaa44
700b2ed8: f2c7 0008    	movt	r0, #0x7008
700b2edc: 6800         	ldr	r0, [r0]
700b2ede: 9003         	str	r0, [sp, #0xc]
700b2ee0: 9803         	ldr	r0, [sp, #0xc]
700b2ee2: f248 3148    	movw	r1, #0x8348
700b2ee6: f2c7 010b    	movt	r1, #0x700b
700b2eea: 6809         	ldr	r1, [r1]
700b2eec: 4308         	orrs	r0, r1
700b2eee: 9003         	str	r0, [sp, #0xc]
700b2ef0: 9803         	ldr	r0, [sp, #0xc]
700b2ef2: b9a8         	cbnz	r0, 0x700b2f20 <_tx_thread_system_preempt_check+0x50> @ imm = #0x2a
700b2ef4: e7ff         	b	0x700b2ef6 <_tx_thread_system_preempt_check+0x26> @ imm = #-0x2
700b2ef6: f64a 2034    	movw	r0, #0xaa34
700b2efa: f2c7 0008    	movt	r0, #0x7008
700b2efe: 6800         	ldr	r0, [r0]
700b2f00: 9002         	str	r0, [sp, #0x8]
700b2f02: f64a 2038    	movw	r0, #0xaa38
700b2f06: f2c7 0008    	movt	r0, #0x7008
700b2f0a: 6800         	ldr	r0, [r0]
700b2f0c: 9001         	str	r0, [sp, #0x4]
700b2f0e: 9802         	ldr	r0, [sp, #0x8]
700b2f10: 9901         	ldr	r1, [sp, #0x4]
700b2f12: 4288         	cmp	r0, r1
700b2f14: d003         	beq	0x700b2f1e <_tx_thread_system_preempt_check+0x4e> @ imm = #0x6
700b2f16: e7ff         	b	0x700b2f18 <_tx_thread_system_preempt_check+0x48> @ imm = #-0x2
700b2f18: f7ff edca    	blx	0x700b2ab0 <_tx_thread_system_return> @ imm = #-0x46c
700b2f1c: e7ff         	b	0x700b2f1e <_tx_thread_system_preempt_check+0x4e> @ imm = #-0x2
700b2f1e: e7ff         	b	0x700b2f20 <_tx_thread_system_preempt_check+0x50> @ imm = #-0x2
700b2f20: b004         	add	sp, #0x10
700b2f22: bd80         	pop	{r7, pc}

700b2f24 <__TI_auto_init_nobinit_nopinit>:
700b2f24: e92d4070     	push	{r4, r5, r6, lr}
700b2f28: e59f403c     	ldr	r4, [pc, #0x3c]         @ 0x700b2f6c <__TI_auto_init_nobinit_nopinit+0x48>
700b2f2c: e59f0034     	ldr	r0, [pc, #0x34]         @ 0x700b2f68 <__TI_auto_init_nobinit_nopinit+0x44>
700b2f30: e1540000     	cmp	r4, r0
700b2f34: 0a000009     	beq	0x700b2f60 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x24
700b2f38: e59f5030     	ldr	r5, [pc, #0x30]         @ 0x700b2f70 <__TI_auto_init_nobinit_nopinit+0x4c>
700b2f3c: e59f6030     	ldr	r6, [pc, #0x30]         @ 0x700b2f74 <__TI_auto_init_nobinit_nopinit+0x50>
700b2f40: e1550006     	cmp	r5, r6
700b2f44: 0a000005     	beq	0x700b2f60 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x14
700b2f48: e1c500d0     	ldrd	r0, r1, [r5]
700b2f4c: e4d02001     	ldrb	r2, [r0], #1
700b2f50: e7942102     	ldr	r2, [r4, r2, lsl #2]
700b2f54: e12fff32     	blx	r2
700b2f58: e2855008     	add	r5, r5, #8
700b2f5c: eafffff7     	b	0x700b2f40 <__TI_auto_init_nobinit_nopinit+0x1c> @ imm = #-0x24
700b2f60: e1a00000     	mov	r0, r0
700b2f64: e8bd8070     	pop	{r4, r5, r6, pc}
700b2f68: 00 00 00 00  	.word	0x00000000
700b2f6c: 00 00 00 00  	.word	0x00000000
700b2f70: 00 00 00 00  	.word	0x00000000
700b2f74: 00 00 00 00  	.word	0x00000000
700b2f78: 00 00 00 00  	.word	0x00000000
700b2f7c: 00 00 00 00  	.word	0x00000000

700b2f80 <Drivers_open>:
; {
700b2f80: b5b0         	push	{r4, r5, r7, lr}
700b2f82: b082         	sub	sp, #0x8
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b2f84: f248 11b4    	movw	r1, #0x81b4
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b2f88: f64a 2470    	movw	r4, #0xaa70
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b2f8c: f2c7 010b    	movt	r1, #0x700b
700b2f90: 2500         	movs	r5, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b2f92: f2c7 0408    	movt	r4, #0x7008
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b2f96: 2000         	movs	r0, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b2f98: 6025         	str	r5, [r4]
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b2f9a: f7ee f9c9    	bl	0x700a1330 <UART_open>  @ imm = #-0x11c6e
700b2f9e: 6020         	str	r0, [r4]
;         if(NULL == gUartHandle[instCnt])
700b2fa0: b108         	cbz	r0, 0x700b2fa6 <Drivers_open+0x26> @ imm = #0x2
; }
700b2fa2: b002         	add	sp, #0x8
700b2fa4: bdb0         	pop	{r4, r5, r7, pc}
;             DebugP_logError("UART open failed for instance %d !!!\r\n", instCnt);
700b2fa6: f247 41b9    	movw	r1, #0x74b9
700b2faa: f647 223f    	movw	r2, #0x7a3f
700b2fae: f2c7 010b    	movt	r1, #0x700b
700b2fb2: f2c7 020b    	movt	r2, #0x700b
700b2fb6: 2002         	movs	r0, #0x2
700b2fb8: 236e         	movs	r3, #0x6e
700b2fba: 9500         	str	r5, [sp]
700b2fbc: f7fc fe60    	bl	0x700afc80 <_DebugP_logZone> @ imm = #-0x3340
;         if(gUartHandle[instCnt] != NULL)
700b2fc0: 6820         	ldr	r0, [r4]
700b2fc2: 2800         	cmp	r0, #0x0
700b2fc4: d0ed         	beq	0x700b2fa2 <Drivers_open+0x22> @ imm = #-0x26
;             UART_close(gUartHandle[instCnt]);
700b2fc6: f7f3 fdeb    	bl	0x700a6ba0 <UART_close> @ imm = #-0xc42a
700b2fca: 2000         	movs	r0, #0x0
;             gUartHandle[instCnt] = NULL;
700b2fcc: 6020         	str	r0, [r4]
; }
700b2fce: b002         	add	sp, #0x8
700b2fd0: bdb0         	pop	{r4, r5, r7, pc}
		...
700b2fde: 0000         	movs	r0, r0

700b2fe0 <Sciclient_getDevId>:
700b2fe0: b083         	sub	sp, #0xc
700b2fe2: 9002         	str	r0, [sp, #0x8]
700b2fe4: f04f 30ff    	mov.w	r0, #0xffffffff
700b2fe8: 9001         	str	r0, [sp, #0x4]
700b2fea: 9802         	ldr	r0, [sp, #0x8]
700b2fec: 9000         	str	r0, [sp]
700b2fee: 2806         	cmp	r0, #0x6
700b2ff0: d81b         	bhi	0x700b302a <Sciclient_getDevId+0x4a> @ imm = #0x36
700b2ff2: 9900         	ldr	r1, [sp]
700b2ff4: e8df f001    	tbb	[pc, r1]
700b2ff8: 04 07 0a 0d  	.word	0x0d0a0704
700b2ffc: 10 13 16 00  	.word	0x00161310
700b3000: 2009         	movs	r0, #0x9
700b3002: 9001         	str	r0, [sp, #0x4]
700b3004: e012         	b	0x700b302c <Sciclient_getDevId+0x4c> @ imm = #0x24
700b3006: 2079         	movs	r0, #0x79
700b3008: 9001         	str	r0, [sp, #0x4]
700b300a: e00f         	b	0x700b302c <Sciclient_getDevId+0x4c> @ imm = #0x1e
700b300c: 207a         	movs	r0, #0x7a
700b300e: 9001         	str	r0, [sp, #0x4]
700b3010: e00c         	b	0x700b302c <Sciclient_getDevId+0x4c> @ imm = #0x18
700b3012: 207b         	movs	r0, #0x7b
700b3014: 9001         	str	r0, [sp, #0x4]
700b3016: e009         	b	0x700b302c <Sciclient_getDevId+0x4c> @ imm = #0x12
700b3018: 207c         	movs	r0, #0x7c
700b301a: 9001         	str	r0, [sp, #0x4]
700b301c: e006         	b	0x700b302c <Sciclient_getDevId+0x4c> @ imm = #0xc
700b301e: 2087         	movs	r0, #0x87
700b3020: 9001         	str	r0, [sp, #0x4]
700b3022: e003         	b	0x700b302c <Sciclient_getDevId+0x4c> @ imm = #0x6
700b3024: 2088         	movs	r0, #0x88
700b3026: 9001         	str	r0, [sp, #0x4]
700b3028: e000         	b	0x700b302c <Sciclient_getDevId+0x4c> @ imm = #0x0
700b302a: e7ff         	b	0x700b302c <Sciclient_getDevId+0x4c> @ imm = #-0x2
700b302c: 9801         	ldr	r0, [sp, #0x4]
700b302e: b003         	add	sp, #0xc
700b3030: 4770         	bx	lr
		...
700b303e: 0000         	movs	r0, r0

700b3040 <Udma_chInitRegs>:
700b3040: b081         	sub	sp, #0x4
700b3042: 9000         	str	r0, [sp]
700b3044: 9900         	ldr	r1, [sp]
700b3046: 2000         	movs	r0, #0x0
700b3048: f8c1 0214    	str.w	r0, [r1, #0x214]
700b304c: 9900         	ldr	r1, [sp]
700b304e: f8c1 0218    	str.w	r0, [r1, #0x218]
700b3052: 9900         	ldr	r1, [sp]
700b3054: f8c1 021c    	str.w	r0, [r1, #0x21c]
700b3058: 9900         	ldr	r1, [sp]
700b305a: f8c1 0220    	str.w	r0, [r1, #0x220]
700b305e: 9900         	ldr	r1, [sp]
700b3060: f8c1 0224    	str.w	r0, [r1, #0x224]
700b3064: 9900         	ldr	r1, [sp]
700b3066: f8c1 0228    	str.w	r0, [r1, #0x228]
700b306a: 9900         	ldr	r1, [sp]
700b306c: f8c1 022c    	str.w	r0, [r1, #0x22c]
700b3070: 9900         	ldr	r1, [sp]
700b3072: f8c1 0230    	str.w	r0, [r1, #0x230]
700b3076: 9900         	ldr	r1, [sp]
700b3078: f8c1 0234    	str.w	r0, [r1, #0x234]
700b307c: 9900         	ldr	r1, [sp]
700b307e: f8c1 0238    	str.w	r0, [r1, #0x238]
700b3082: 9900         	ldr	r1, [sp]
700b3084: f8c1 023c    	str.w	r0, [r1, #0x23c]
700b3088: 9900         	ldr	r1, [sp]
700b308a: f8c1 0240    	str.w	r0, [r1, #0x240]
700b308e: b001         	add	sp, #0x4
700b3090: 4770         	bx	lr
		...
700b309e: 0000         	movs	r0, r0

700b30a0 <UART_checkCharsAvailInFifo>:
700b30a0: b580         	push	{r7, lr}
700b30a2: b084         	sub	sp, #0x10
700b30a4: 9003         	str	r0, [sp, #0xc]
700b30a6: 2000         	movs	r0, #0x0
700b30a8: 9002         	str	r0, [sp, #0x8]
700b30aa: 9001         	str	r0, [sp, #0x4]
700b30ac: 9803         	ldr	r0, [sp, #0xc]
700b30ae: 300c         	adds	r0, #0xc
700b30b0: f002 f99e    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x233c
700b30b4: 9002         	str	r0, [sp, #0x8]
700b30b6: 9803         	ldr	r0, [sp, #0xc]
700b30b8: 300c         	adds	r0, #0xc
700b30ba: 9000         	str	r0, [sp]
700b30bc: f002 f998    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x2330
700b30c0: 4601         	mov	r1, r0
700b30c2: 9800         	ldr	r0, [sp]
700b30c4: f001 017f    	and	r1, r1, #0x7f
700b30c8: f002 f99a    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x2334
700b30cc: 9803         	ldr	r0, [sp, #0xc]
700b30ce: 3014         	adds	r0, #0x14
700b30d0: f002 f98e    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x231c
700b30d4: 07c0         	lsls	r0, r0, #0x1f
700b30d6: b118         	cbz	r0, 0x700b30e0 <UART_checkCharsAvailInFifo+0x40> @ imm = #0x6
700b30d8: e7ff         	b	0x700b30da <UART_checkCharsAvailInFifo+0x3a> @ imm = #-0x2
700b30da: 2001         	movs	r0, #0x1
700b30dc: 9001         	str	r0, [sp, #0x4]
700b30de: e7ff         	b	0x700b30e0 <UART_checkCharsAvailInFifo+0x40> @ imm = #-0x2
700b30e0: 9803         	ldr	r0, [sp, #0xc]
700b30e2: 300c         	adds	r0, #0xc
700b30e4: 9902         	ldr	r1, [sp, #0x8]
700b30e6: f002 f98b    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x2316
700b30ea: 9801         	ldr	r0, [sp, #0x4]
700b30ec: b004         	add	sp, #0x10
700b30ee: bd80         	pop	{r7, pc}

700b30f0 <CSL_pktdmaIsChanEnabled>:
700b30f0: b580         	push	{r7, lr}
700b30f2: b084         	sub	sp, #0x10
700b30f4: 9003         	str	r0, [sp, #0xc]
700b30f6: 9102         	str	r1, [sp, #0x8]
700b30f8: 9201         	str	r2, [sp, #0x4]
700b30fa: 9801         	ldr	r0, [sp, #0x4]
700b30fc: b960         	cbnz	r0, 0x700b3118 <CSL_pktdmaIsChanEnabled+0x28> @ imm = #0x18
700b30fe: e7ff         	b	0x700b3100 <CSL_pktdmaIsChanEnabled+0x10> @ imm = #-0x2
700b3100: 9803         	ldr	r0, [sp, #0xc]
700b3102: 6900         	ldr	r0, [r0, #0x10]
700b3104: 9902         	ldr	r1, [sp, #0x8]
700b3106: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b310a: f04f 4100    	mov.w	r1, #0x80000000
700b310e: 221f         	movs	r2, #0x1f
700b3110: f001 fc36    	bl	0x700b4980 <CSL_REG32_FEXT_RAW> @ imm = #0x186c
700b3114: 9000         	str	r0, [sp]
700b3116: e00b         	b	0x700b3130 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #0x16
700b3118: 9803         	ldr	r0, [sp, #0xc]
700b311a: 6940         	ldr	r0, [r0, #0x14]
700b311c: 9902         	ldr	r1, [sp, #0x8]
700b311e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3122: f04f 4100    	mov.w	r1, #0x80000000
700b3126: 221f         	movs	r2, #0x1f
700b3128: f001 fc2a    	bl	0x700b4980 <CSL_REG32_FEXT_RAW> @ imm = #0x1854
700b312c: 9000         	str	r0, [sp]
700b312e: e7ff         	b	0x700b3130 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #-0x2
700b3130: 9800         	ldr	r0, [sp]
700b3132: 3801         	subs	r0, #0x1
700b3134: fab0 f080    	clz	r0, r0
700b3138: 0940         	lsrs	r0, r0, #0x5
700b313a: b004         	add	sp, #0x10
700b313c: bd80         	pop	{r7, pc}
700b313e: 0000         	movs	r0, r0

700b3140 <UART_getHandle>:
700b3140: b083         	sub	sp, #0xc
700b3142: 9002         	str	r0, [sp, #0x8]
700b3144: 2000         	movs	r0, #0x0
700b3146: 9001         	str	r0, [sp, #0x4]
700b3148: 9802         	ldr	r0, [sp, #0x8]
700b314a: f248 316c    	movw	r1, #0x836c
700b314e: f2c7 010b    	movt	r1, #0x700b
700b3152: 6809         	ldr	r1, [r1]
700b3154: 4288         	cmp	r0, r1
700b3156: d217         	bhs	0x700b3188 <UART_getHandle+0x48> @ imm = #0x2e
700b3158: e7ff         	b	0x700b315a <UART_getHandle+0x1a> @ imm = #-0x2
700b315a: 9902         	ldr	r1, [sp, #0x8]
700b315c: f248 3034    	movw	r0, #0x8334
700b3160: f2c7 000b    	movt	r0, #0x700b
700b3164: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b3168: 6840         	ldr	r0, [r0, #0x4]
700b316a: 9000         	str	r0, [sp]
700b316c: 9800         	ldr	r0, [sp]
700b316e: b150         	cbz	r0, 0x700b3186 <UART_getHandle+0x46> @ imm = #0x14
700b3170: e7ff         	b	0x700b3172 <UART_getHandle+0x32> @ imm = #-0x2
700b3172: 9800         	ldr	r0, [sp]
700b3174: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700b3178: 2801         	cmp	r0, #0x1
700b317a: d104         	bne	0x700b3186 <UART_getHandle+0x46> @ imm = #0x8
700b317c: e7ff         	b	0x700b317e <UART_getHandle+0x3e> @ imm = #-0x2
700b317e: 9800         	ldr	r0, [sp]
700b3180: 6800         	ldr	r0, [r0]
700b3182: 9001         	str	r0, [sp, #0x4]
700b3184: e7ff         	b	0x700b3186 <UART_getHandle+0x46> @ imm = #-0x2
700b3186: e7ff         	b	0x700b3188 <UART_getHandle+0x48> @ imm = #-0x2
700b3188: 9801         	ldr	r0, [sp, #0x4]
700b318a: b003         	add	sp, #0xc
700b318c: 4770         	bx	lr
700b318e: 0000         	movs	r0, r0

700b3190 <_tx_thread_timeout>:
700b3190: b580         	push	{r7, lr}
700b3192: b086         	sub	sp, #0x18
700b3194: 9005         	str	r0, [sp, #0x14]
700b3196: 9805         	ldr	r0, [sp, #0x14]
700b3198: 9003         	str	r0, [sp, #0xc]
700b319a: f7ef eec4    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x10278
700b319e: 9004         	str	r0, [sp, #0x10]
700b31a0: 9803         	ldr	r0, [sp, #0xc]
700b31a2: 6b40         	ldr	r0, [r0, #0x34]
700b31a4: 2804         	cmp	r0, #0x4
700b31a6: d107         	bne	0x700b31b8 <_tx_thread_timeout+0x28> @ imm = #0xe
700b31a8: e7ff         	b	0x700b31aa <_tx_thread_timeout+0x1a> @ imm = #-0x2
700b31aa: 9803         	ldr	r0, [sp, #0xc]
700b31ac: f7f4 fb70    	bl	0x700a7890 <_tx_thread_system_ni_resume> @ imm = #-0xb920
700b31b0: 9804         	ldr	r0, [sp, #0x10]
700b31b2: f7f0 e838    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xff90
700b31b6: e010         	b	0x700b31da <_tx_thread_timeout+0x4a> @ imm = #0x20
700b31b8: 9803         	ldr	r0, [sp, #0xc]
700b31ba: 6ec0         	ldr	r0, [r0, #0x6c]
700b31bc: 9002         	str	r0, [sp, #0x8]
700b31be: 2000         	movs	r0, #0x0
700b31c0: 9001         	str	r0, [sp, #0x4]
700b31c2: 9802         	ldr	r0, [sp, #0x8]
700b31c4: b128         	cbz	r0, 0x700b31d2 <_tx_thread_timeout+0x42> @ imm = #0xa
700b31c6: e7ff         	b	0x700b31c8 <_tx_thread_timeout+0x38> @ imm = #-0x2
700b31c8: 9a02         	ldr	r2, [sp, #0x8]
700b31ca: 9803         	ldr	r0, [sp, #0xc]
700b31cc: 9901         	ldr	r1, [sp, #0x4]
700b31ce: 4790         	blx	r2
700b31d0: e7ff         	b	0x700b31d2 <_tx_thread_timeout+0x42> @ imm = #-0x2
700b31d2: 9804         	ldr	r0, [sp, #0x10]
700b31d4: f7f0 e826    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0xffb4
700b31d8: e7ff         	b	0x700b31da <_tx_thread_timeout+0x4a> @ imm = #-0x2
700b31da: b006         	add	sp, #0x18
700b31dc: bd80         	pop	{r7, pc}
700b31de: 0000         	movs	r0, r0

700b31e0 <_txe_semaphore_ceiling_put>:
700b31e0: b580         	push	{r7, lr}
700b31e2: b084         	sub	sp, #0x10
700b31e4: 9003         	str	r0, [sp, #0xc]
700b31e6: 9102         	str	r1, [sp, #0x8]
700b31e8: 9803         	ldr	r0, [sp, #0xc]
700b31ea: b918         	cbnz	r0, 0x700b31f4 <_txe_semaphore_ceiling_put+0x14> @ imm = #0x6
700b31ec: e7ff         	b	0x700b31ee <_txe_semaphore_ceiling_put+0xe> @ imm = #-0x2
700b31ee: 200c         	movs	r0, #0xc
700b31f0: 9001         	str	r0, [sp, #0x4]
700b31f2: e019         	b	0x700b3228 <_txe_semaphore_ceiling_put+0x48> @ imm = #0x32
700b31f4: 9803         	ldr	r0, [sp, #0xc]
700b31f6: 6800         	ldr	r0, [r0]
700b31f8: f644 5141    	movw	r1, #0x4d41
700b31fc: f2c5 3145    	movt	r1, #0x5345
700b3200: 4288         	cmp	r0, r1
700b3202: d003         	beq	0x700b320c <_txe_semaphore_ceiling_put+0x2c> @ imm = #0x6
700b3204: e7ff         	b	0x700b3206 <_txe_semaphore_ceiling_put+0x26> @ imm = #-0x2
700b3206: 200c         	movs	r0, #0xc
700b3208: 9001         	str	r0, [sp, #0x4]
700b320a: e00c         	b	0x700b3226 <_txe_semaphore_ceiling_put+0x46> @ imm = #0x18
700b320c: 9802         	ldr	r0, [sp, #0x8]
700b320e: b918         	cbnz	r0, 0x700b3218 <_txe_semaphore_ceiling_put+0x38> @ imm = #0x6
700b3210: e7ff         	b	0x700b3212 <_txe_semaphore_ceiling_put+0x32> @ imm = #-0x2
700b3212: 2022         	movs	r0, #0x22
700b3214: 9001         	str	r0, [sp, #0x4]
700b3216: e005         	b	0x700b3224 <_txe_semaphore_ceiling_put+0x44> @ imm = #0xa
700b3218: 9803         	ldr	r0, [sp, #0xc]
700b321a: 9902         	ldr	r1, [sp, #0x8]
700b321c: f7fb f940    	bl	0x700ae4a0 <_tx_semaphore_ceiling_put> @ imm = #-0x4d80
700b3220: 9001         	str	r0, [sp, #0x4]
700b3222: e7ff         	b	0x700b3224 <_txe_semaphore_ceiling_put+0x44> @ imm = #-0x2
700b3224: e7ff         	b	0x700b3226 <_txe_semaphore_ceiling_put+0x46> @ imm = #-0x2
700b3226: e7ff         	b	0x700b3228 <_txe_semaphore_ceiling_put+0x48> @ imm = #-0x2
700b3228: 9801         	ldr	r0, [sp, #0x4]
700b322a: b004         	add	sp, #0x10
700b322c: bd80         	pop	{r7, pc}
700b322e: 0000         	movs	r0, r0

700b3230 <Sciclient_rmPsSetInp>:
700b3230: b082         	sub	sp, #0x8
700b3232: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3236: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b323a: 2000         	movs	r0, #0x0
700b323c: 9000         	str	r0, [sp]
700b323e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3242: f64a 11b8    	movw	r1, #0xa9b8
700b3246: f2c7 0108    	movt	r1, #0x7008
700b324a: 8c89         	ldrh	r1, [r1, #0x24]
700b324c: 4288         	cmp	r0, r1
700b324e: da0e         	bge	0x700b326e <Sciclient_rmPsSetInp+0x3e> @ imm = #0x1c
700b3250: e7ff         	b	0x700b3252 <Sciclient_rmPsSetInp+0x22> @ imm = #-0x2
700b3252: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b3256: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b325a: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b325e: f64a 11b8    	movw	r1, #0xa9b8
700b3262: f2c7 0108    	movt	r1, #0x7008
700b3266: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b326a: 80c8         	strh	r0, [r1, #0x6]
700b326c: e003         	b	0x700b3276 <Sciclient_rmPsSetInp+0x46> @ imm = #0x6
700b326e: f06f 0001    	mvn	r0, #0x1
700b3272: 9000         	str	r0, [sp]
700b3274: e7ff         	b	0x700b3276 <Sciclient_rmPsSetInp+0x46> @ imm = #-0x2
700b3276: 9800         	ldr	r0, [sp]
700b3278: b002         	add	sp, #0x8
700b327a: 4770         	bx	lr
700b327c: 0000         	movs	r0, r0
700b327e: 0000         	movs	r0, r0

700b3280 <Sciclient_rmPsSetOutp>:
700b3280: b082         	sub	sp, #0x8
700b3282: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3286: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b328a: 2000         	movs	r0, #0x0
700b328c: 9000         	str	r0, [sp]
700b328e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3292: f64a 11b8    	movw	r1, #0xa9b8
700b3296: f2c7 0108    	movt	r1, #0x7008
700b329a: 8c89         	ldrh	r1, [r1, #0x24]
700b329c: 4288         	cmp	r0, r1
700b329e: da0e         	bge	0x700b32be <Sciclient_rmPsSetOutp+0x3e> @ imm = #0x1c
700b32a0: e7ff         	b	0x700b32a2 <Sciclient_rmPsSetOutp+0x22> @ imm = #-0x2
700b32a2: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b32a6: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b32aa: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b32ae: f64a 11b8    	movw	r1, #0xa9b8
700b32b2: f2c7 0108    	movt	r1, #0x7008
700b32b6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b32ba: 8108         	strh	r0, [r1, #0x8]
700b32bc: e003         	b	0x700b32c6 <Sciclient_rmPsSetOutp+0x46> @ imm = #0x6
700b32be: f06f 0001    	mvn	r0, #0x1
700b32c2: 9000         	str	r0, [sp]
700b32c4: e7ff         	b	0x700b32c6 <Sciclient_rmPsSetOutp+0x46> @ imm = #-0x2
700b32c6: 9800         	ldr	r0, [sp]
700b32c8: b002         	add	sp, #0x8
700b32ca: 4770         	bx	lr
700b32cc: 0000         	movs	r0, r0
700b32ce: 0000         	movs	r0, r0

700b32d0 <Udma_eventGetId>:
700b32d0: b084         	sub	sp, #0x10
700b32d2: 9003         	str	r0, [sp, #0xc]
700b32d4: f64f 70ff    	movw	r0, #0xffff
700b32d8: 9002         	str	r0, [sp, #0x8]
700b32da: 9803         	ldr	r0, [sp, #0xc]
700b32dc: 9000         	str	r0, [sp]
700b32de: 9800         	ldr	r0, [sp]
700b32e0: b1c8         	cbz	r0, 0x700b3316 <Udma_eventGetId+0x46> @ imm = #0x32
700b32e2: e7ff         	b	0x700b32e4 <Udma_eventGetId+0x14> @ imm = #-0x2
700b32e4: 9800         	ldr	r0, [sp]
700b32e6: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700b32ea: f64a 31cd    	movw	r1, #0xabcd
700b32ee: f6ca 31dc    	movt	r1, #0xabdc
700b32f2: 4288         	cmp	r0, r1
700b32f4: d10f         	bne	0x700b3316 <Udma_eventGetId+0x46> @ imm = #0x1e
700b32f6: e7ff         	b	0x700b32f8 <Udma_eventGetId+0x28> @ imm = #-0x2
700b32f8: 9800         	ldr	r0, [sp]
700b32fa: 6800         	ldr	r0, [r0]
700b32fc: 9001         	str	r0, [sp, #0x4]
700b32fe: 9801         	ldr	r0, [sp, #0x4]
700b3300: b140         	cbz	r0, 0x700b3314 <Udma_eventGetId+0x44> @ imm = #0x10
700b3302: e7ff         	b	0x700b3304 <Udma_eventGetId+0x34> @ imm = #-0x2
700b3304: 9801         	ldr	r0, [sp, #0x4]
700b3306: f8d0 0118    	ldr.w	r0, [r0, #0x118]
700b330a: 9900         	ldr	r1, [sp]
700b330c: 6c89         	ldr	r1, [r1, #0x48]
700b330e: 4408         	add	r0, r1
700b3310: 9002         	str	r0, [sp, #0x8]
700b3312: e7ff         	b	0x700b3314 <Udma_eventGetId+0x44> @ imm = #-0x2
700b3314: e7ff         	b	0x700b3316 <Udma_eventGetId+0x46> @ imm = #-0x2
700b3316: 9802         	ldr	r0, [sp, #0x8]
700b3318: b004         	add	sp, #0x10
700b331a: 4770         	bx	lr

700b331c <memccpy>:
700b331c: e1a0c000     	mov	r12, r0
700b3320: e3a00000     	mov	r0, #0
700b3324: e3530000     	cmp	r3, #0
700b3328: 012fff1e     	bxeq	lr
700b332c: e92d4800     	push	{r11, lr}
700b3330: e6efe072     	uxtb	lr, r2
700b3334: e28c2001     	add	r2, r12, #1
700b3338: e5d1c000     	ldrb	r12, [r1]
700b333c: e15c000e     	cmp	r12, lr
700b3340: e542c001     	strb	r12, [r2, #-0x1]
700b3344: 0a000004     	beq	0x700b335c <memccpy+0x40> @ imm = #0x10
700b3348: e2811001     	add	r1, r1, #1
700b334c: e2533001     	subs	r3, r3, #1
700b3350: e2822001     	add	r2, r2, #1
700b3354: 1afffff7     	bne	0x700b3338 <memccpy+0x1c> @ imm = #-0x24
700b3358: ea000000     	b	0x700b3360 <memccpy+0x44> @ imm = #0x0
700b335c: e1a00002     	mov	r0, r2
700b3360: e8bd4800     	pop	{r11, lr}
700b3364: e12fff1e     	bx	lr
		...

700b3370 <CSL_pktdmaGetRxRT>:
700b3370: b580         	push	{r7, lr}
700b3372: b084         	sub	sp, #0x10
700b3374: 9003         	str	r0, [sp, #0xc]
700b3376: 9102         	str	r1, [sp, #0x8]
700b3378: 9201         	str	r2, [sp, #0x4]
700b337a: 9803         	ldr	r0, [sp, #0xc]
700b337c: 6940         	ldr	r0, [r0, #0x14]
700b337e: 9902         	ldr	r1, [sp, #0x8]
700b3380: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3384: f002 f86c    	bl	0x700b5460 <CSL_REG32_RD_RAW> @ imm = #0x20d8
700b3388: 9000         	str	r0, [sp]
700b338a: 9800         	ldr	r0, [sp]
700b338c: 0fc0         	lsrs	r0, r0, #0x1f
700b338e: 9901         	ldr	r1, [sp, #0x4]
700b3390: 6008         	str	r0, [r1]
700b3392: 9800         	ldr	r0, [sp]
700b3394: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b3398: 9901         	ldr	r1, [sp, #0x4]
700b339a: 6048         	str	r0, [r1, #0x4]
700b339c: 9901         	ldr	r1, [sp, #0x4]
700b339e: 2000         	movs	r0, #0x0
700b33a0: 6108         	str	r0, [r1, #0x10]
700b33a2: 9900         	ldr	r1, [sp]
700b33a4: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b33a8: 9a01         	ldr	r2, [sp, #0x4]
700b33aa: 6091         	str	r1, [r2, #0x8]
700b33ac: 9900         	ldr	r1, [sp]
700b33ae: f001 0101    	and	r1, r1, #0x1
700b33b2: 9a01         	ldr	r2, [sp, #0x4]
700b33b4: 60d1         	str	r1, [r2, #0xc]
700b33b6: b004         	add	sp, #0x10
700b33b8: bd80         	pop	{r7, pc}
700b33ba: 0000         	movs	r0, r0
700b33bc: 0000         	movs	r0, r0
700b33be: 0000         	movs	r0, r0

700b33c0 <CSL_pktdmaGetTxRT>:
700b33c0: b580         	push	{r7, lr}
700b33c2: b084         	sub	sp, #0x10
700b33c4: 9003         	str	r0, [sp, #0xc]
700b33c6: 9102         	str	r1, [sp, #0x8]
700b33c8: 9201         	str	r2, [sp, #0x4]
700b33ca: 9803         	ldr	r0, [sp, #0xc]
700b33cc: 6900         	ldr	r0, [r0, #0x10]
700b33ce: 9902         	ldr	r1, [sp, #0x8]
700b33d0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b33d4: f002 f844    	bl	0x700b5460 <CSL_REG32_RD_RAW> @ imm = #0x2088
700b33d8: 9000         	str	r0, [sp]
700b33da: 9800         	ldr	r0, [sp]
700b33dc: 0fc0         	lsrs	r0, r0, #0x1f
700b33de: 9901         	ldr	r1, [sp, #0x4]
700b33e0: 6008         	str	r0, [r1]
700b33e2: 9800         	ldr	r0, [sp]
700b33e4: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b33e8: 9901         	ldr	r1, [sp, #0x4]
700b33ea: 6048         	str	r0, [r1, #0x4]
700b33ec: 9901         	ldr	r1, [sp, #0x4]
700b33ee: 2000         	movs	r0, #0x0
700b33f0: 6108         	str	r0, [r1, #0x10]
700b33f2: 9900         	ldr	r1, [sp]
700b33f4: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b33f8: 9a01         	ldr	r2, [sp, #0x4]
700b33fa: 6091         	str	r1, [r2, #0x8]
700b33fc: 9900         	ldr	r1, [sp]
700b33fe: f001 0101    	and	r1, r1, #0x1
700b3402: 9a01         	ldr	r2, [sp, #0x4]
700b3404: 60d1         	str	r1, [r2, #0xc]
700b3406: b004         	add	sp, #0x10
700b3408: bd80         	pop	{r7, pc}
700b340a: 0000         	movs	r0, r0
700b340c: 0000         	movs	r0, r0
700b340e: 0000         	movs	r0, r0

700b3410 <UART_getIntrIdentityStatus>:
700b3410: b580         	push	{r7, lr}
700b3412: b084         	sub	sp, #0x10
700b3414: 9003         	str	r0, [sp, #0xc]
700b3416: 2000         	movs	r0, #0x0
700b3418: 9002         	str	r0, [sp, #0x8]
700b341a: 9001         	str	r0, [sp, #0x4]
700b341c: 9803         	ldr	r0, [sp, #0xc]
700b341e: 300c         	adds	r0, #0xc
700b3420: f001 ffe6    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x1fcc
700b3424: 9002         	str	r0, [sp, #0x8]
700b3426: 9803         	ldr	r0, [sp, #0xc]
700b3428: 300c         	adds	r0, #0xc
700b342a: 9000         	str	r0, [sp]
700b342c: f001 ffe0    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x1fc0
700b3430: 4601         	mov	r1, r0
700b3432: 9800         	ldr	r0, [sp]
700b3434: f001 017f    	and	r1, r1, #0x7f
700b3438: f001 ffe2    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x1fc4
700b343c: 9803         	ldr	r0, [sp, #0xc]
700b343e: 3008         	adds	r0, #0x8
700b3440: f001 ffd6    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x1fac
700b3444: f000 003e    	and	r0, r0, #0x3e
700b3448: 9001         	str	r0, [sp, #0x4]
700b344a: 9803         	ldr	r0, [sp, #0xc]
700b344c: 300c         	adds	r0, #0xc
700b344e: 9902         	ldr	r1, [sp, #0x8]
700b3450: f001 ffd6    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x1fac
700b3454: 9801         	ldr	r0, [sp, #0x4]
700b3456: b004         	add	sp, #0x10
700b3458: bd80         	pop	{r7, pc}
700b345a: 0000         	movs	r0, r0
700b345c: 0000         	movs	r0, r0
700b345e: 0000         	movs	r0, r0

700b3460 <UART_lineCharConfig>:
700b3460: b580         	push	{r7, lr}
700b3462: b084         	sub	sp, #0x10
700b3464: 9003         	str	r0, [sp, #0xc]
700b3466: 9102         	str	r1, [sp, #0x8]
700b3468: 9201         	str	r2, [sp, #0x4]
700b346a: 9803         	ldr	r0, [sp, #0xc]
700b346c: 300c         	adds	r0, #0xc
700b346e: f001 ffbf    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x1f7e
700b3472: 9000         	str	r0, [sp]
700b3474: 9800         	ldr	r0, [sp]
700b3476: f020 0007    	bic	r0, r0, #0x7
700b347a: 9000         	str	r0, [sp]
700b347c: 9802         	ldr	r0, [sp, #0x8]
700b347e: f000 0107    	and	r1, r0, #0x7
700b3482: 9800         	ldr	r0, [sp]
700b3484: 4308         	orrs	r0, r1
700b3486: 9000         	str	r0, [sp]
700b3488: 9800         	ldr	r0, [sp]
700b348a: f020 0038    	bic	r0, r0, #0x38
700b348e: 9000         	str	r0, [sp]
700b3490: 9801         	ldr	r0, [sp, #0x4]
700b3492: f000 0138    	and	r1, r0, #0x38
700b3496: 9800         	ldr	r0, [sp]
700b3498: 4308         	orrs	r0, r1
700b349a: 9000         	str	r0, [sp]
700b349c: 9803         	ldr	r0, [sp, #0xc]
700b349e: 300c         	adds	r0, #0xc
700b34a0: 9900         	ldr	r1, [sp]
700b34a2: f001 ffad    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x1f5a
700b34a6: b004         	add	sp, #0x10
700b34a8: bd80         	pop	{r7, pc}
700b34aa: 0000         	movs	r0, r0
700b34ac: 0000         	movs	r0, r0
700b34ae: 0000         	movs	r0, r0

700b34b0 <UART_lld_dmaInit>:
700b34b0: b580         	push	{r7, lr}
700b34b2: b084         	sub	sp, #0x10
700b34b4: 9003         	str	r0, [sp, #0xc]
700b34b6: 9102         	str	r1, [sp, #0x8]
700b34b8: 2000         	movs	r0, #0x0
700b34ba: 9001         	str	r0, [sp, #0x4]
700b34bc: 9802         	ldr	r0, [sp, #0x8]
700b34be: 9000         	str	r0, [sp]
700b34c0: 9803         	ldr	r0, [sp, #0xc]
700b34c2: 9900         	ldr	r1, [sp]
700b34c4: f7f7 fc04    	bl	0x700aacd0 <UART_udmaInitRxCh> @ imm = #-0x87f8
700b34c8: 9001         	str	r0, [sp, #0x4]
700b34ca: 9803         	ldr	r0, [sp, #0xc]
700b34cc: 9900         	ldr	r1, [sp]
700b34ce: f7f6 fe0f    	bl	0x700aa0f0 <UART_udmaInitTxCh> @ imm = #-0x93e2
700b34d2: 4601         	mov	r1, r0
700b34d4: 9801         	ldr	r0, [sp, #0x4]
700b34d6: 4408         	add	r0, r1
700b34d8: 9001         	str	r0, [sp, #0x4]
700b34da: 9801         	ldr	r0, [sp, #0x4]
700b34dc: b930         	cbnz	r0, 0x700b34ec <UART_lld_dmaInit+0x3c> @ imm = #0xc
700b34de: e7ff         	b	0x700b34e0 <UART_lld_dmaInit+0x30> @ imm = #-0x2
700b34e0: 9900         	ldr	r1, [sp]
700b34e2: 2001         	movs	r0, #0x1
700b34e4: 6388         	str	r0, [r1, #0x38]
700b34e6: 2000         	movs	r0, #0x0
700b34e8: 9001         	str	r0, [sp, #0x4]
700b34ea: e003         	b	0x700b34f4 <UART_lld_dmaInit+0x44> @ imm = #0x6
700b34ec: f04f 30ff    	mov.w	r0, #0xffffffff
700b34f0: 9001         	str	r0, [sp, #0x4]
700b34f2: e7ff         	b	0x700b34f4 <UART_lld_dmaInit+0x44> @ imm = #-0x2
700b34f4: 9801         	ldr	r0, [sp, #0x4]
700b34f6: b004         	add	sp, #0x10
700b34f8: bd80         	pop	{r7, pc}
700b34fa: 0000         	movs	r0, r0
700b34fc: 0000         	movs	r0, r0
700b34fe: 0000         	movs	r0, r0

700b3500 <UART_resetModule>:
700b3500: b580         	push	{r7, lr}
700b3502: b082         	sub	sp, #0x8
700b3504: 9001         	str	r0, [sp, #0x4]
700b3506: 9801         	ldr	r0, [sp, #0x4]
700b3508: 6800         	ldr	r0, [r0]
700b350a: f000 fc19    	bl	0x700b3d40 <UART_enhanFuncEnable> @ imm = #0x832
700b350e: 9801         	ldr	r0, [sp, #0x4]
700b3510: 6800         	ldr	r0, [r0]
700b3512: 2100         	movs	r1, #0x0
700b3514: f001 fe24    	bl	0x700b5160 <UART_regConfModeRestore> @ imm = #0x1c48
700b3518: 9801         	ldr	r0, [sp, #0x4]
700b351a: 6800         	ldr	r0, [r0]
700b351c: f001 fd68    	bl	0x700b4ff0 <UART_modemControlReset> @ imm = #0x1ad0
700b3520: 9801         	ldr	r0, [sp, #0x4]
700b3522: 6800         	ldr	r0, [r0]
700b3524: 21ff         	movs	r1, #0xff
700b3526: f7f9 fb1b    	bl	0x700acb60 <UART_intrDisable> @ imm = #-0x69ca
700b352a: 9801         	ldr	r0, [sp, #0x4]
700b352c: 6800         	ldr	r0, [r0]
700b352e: 2102         	movs	r1, #0x2
700b3530: f001 f8be    	bl	0x700b46b0 <UART_intr2Disable> @ imm = #0x117c
700b3534: 9801         	ldr	r0, [sp, #0x4]
700b3536: 6800         	ldr	r0, [r0]
700b3538: 2107         	movs	r1, #0x7
700b353a: f001 f901    	bl	0x700b4740 <UART_operatingModeSelect> @ imm = #0x1202
700b353e: 9801         	ldr	r0, [sp, #0x4]
700b3540: f7fd f986    	bl	0x700b0850 <UART_moduleReset> @ imm = #-0x2cf4
700b3544: b002         	add	sp, #0x8
700b3546: bd80         	pop	{r7, pc}
		...

700b3550 <CSL_bcdmaTeardownRxChan>:
700b3550: b580         	push	{r7, lr}
700b3552: b086         	sub	sp, #0x18
700b3554: 9005         	str	r0, [sp, #0x14]
700b3556: 9104         	str	r1, [sp, #0x10]
700b3558: f88d 200f    	strb.w	r2, [sp, #0xf]
700b355c: f88d 300e    	strb.w	r3, [sp, #0xe]
700b3560: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3564: f000 0001    	and	r0, r0, #0x1
700b3568: 9000         	str	r0, [sp]
700b356a: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b356e: f000 0001    	and	r0, r0, #0x1
700b3572: 9001         	str	r0, [sp, #0x4]
700b3574: 9805         	ldr	r0, [sp, #0x14]
700b3576: 9a04         	ldr	r2, [sp, #0x10]
700b3578: 2105         	movs	r1, #0x5
700b357a: 466b         	mov	r3, sp
700b357c: f7fd fc68    	bl	0x700b0e50 <CSL_bcdmaDoChanOp> @ imm = #-0x2730
700b3580: 9002         	str	r0, [sp, #0x8]
700b3582: 9802         	ldr	r0, [sp, #0x8]
700b3584: b120         	cbz	r0, 0x700b3590 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #0x8
700b3586: e7ff         	b	0x700b3588 <CSL_bcdmaTeardownRxChan+0x38> @ imm = #-0x2
700b3588: f04f 30ff    	mov.w	r0, #0xffffffff
700b358c: 9002         	str	r0, [sp, #0x8]
700b358e: e7ff         	b	0x700b3590 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #-0x2
700b3590: 9802         	ldr	r0, [sp, #0x8]
700b3592: b006         	add	sp, #0x18
700b3594: bd80         	pop	{r7, pc}
		...
700b359e: 0000         	movs	r0, r0

700b35a0 <CSL_bcdmaTeardownTxChan>:
700b35a0: b580         	push	{r7, lr}
700b35a2: b086         	sub	sp, #0x18
700b35a4: 9005         	str	r0, [sp, #0x14]
700b35a6: 9104         	str	r1, [sp, #0x10]
700b35a8: f88d 200f    	strb.w	r2, [sp, #0xf]
700b35ac: f88d 300e    	strb.w	r3, [sp, #0xe]
700b35b0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b35b4: f000 0001    	and	r0, r0, #0x1
700b35b8: 9000         	str	r0, [sp]
700b35ba: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b35be: f000 0001    	and	r0, r0, #0x1
700b35c2: 9001         	str	r0, [sp, #0x4]
700b35c4: 9805         	ldr	r0, [sp, #0x14]
700b35c6: 9a04         	ldr	r2, [sp, #0x10]
700b35c8: 2105         	movs	r1, #0x5
700b35ca: 466b         	mov	r3, sp
700b35cc: f7fd fc40    	bl	0x700b0e50 <CSL_bcdmaDoChanOp> @ imm = #-0x2780
700b35d0: 9002         	str	r0, [sp, #0x8]
700b35d2: 9802         	ldr	r0, [sp, #0x8]
700b35d4: b120         	cbz	r0, 0x700b35e0 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #0x8
700b35d6: e7ff         	b	0x700b35d8 <CSL_bcdmaTeardownTxChan+0x38> @ imm = #-0x2
700b35d8: f04f 30ff    	mov.w	r0, #0xffffffff
700b35dc: 9002         	str	r0, [sp, #0x8]
700b35de: e7ff         	b	0x700b35e0 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #-0x2
700b35e0: 9802         	ldr	r0, [sp, #0x8]
700b35e2: b006         	add	sp, #0x18
700b35e4: bd80         	pop	{r7, pc}
		...
700b35ee: 0000         	movs	r0, r0

700b35f0 <DebugP_uartLogWriterPutChar>:
700b35f0: b580         	push	{r7, lr}
700b35f2: b088         	sub	sp, #0x20
700b35f4: f88d 001f    	strb.w	r0, [sp, #0x1f]
700b35f8: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700b35fc: f88d 001e    	strb.w	r0, [sp, #0x1e]
700b3600: f248 3064    	movw	r0, #0x8364
700b3604: f2c7 000b    	movt	r0, #0x700b
700b3608: 6800         	ldr	r0, [r0]
700b360a: f7ff fd99    	bl	0x700b3140 <UART_getHandle> @ imm = #-0x4ce
700b360e: 9006         	str	r0, [sp, #0x18]
700b3610: 9806         	ldr	r0, [sp, #0x18]
700b3612: b170         	cbz	r0, 0x700b3632 <DebugP_uartLogWriterPutChar+0x42> @ imm = #0x1c
700b3614: e7ff         	b	0x700b3616 <DebugP_uartLogWriterPutChar+0x26> @ imm = #-0x2
700b3616: a801         	add	r0, sp, #0x4
700b3618: 9000         	str	r0, [sp]
700b361a: f001 f831    	bl	0x700b4680 <UART_Transaction_init> @ imm = #0x1062
700b361e: 9900         	ldr	r1, [sp]
700b3620: f10d 001e    	add.w	r0, sp, #0x1e
700b3624: 9001         	str	r0, [sp, #0x4]
700b3626: 2001         	movs	r0, #0x1
700b3628: 9002         	str	r0, [sp, #0x8]
700b362a: 9806         	ldr	r0, [sp, #0x18]
700b362c: f7f3 fb98    	bl	0x700a6d60 <UART_write> @ imm = #-0xc8d0
700b3630: e7ff         	b	0x700b3632 <DebugP_uartLogWriterPutChar+0x42> @ imm = #-0x2
700b3632: b008         	add	sp, #0x20
700b3634: bd80         	pop	{r7, pc}
		...
700b363e: 0000         	movs	r0, r0

700b3640 <SemaphoreP_post>:
700b3640: b580         	push	{r7, lr}
700b3642: b084         	sub	sp, #0x10
700b3644: 9003         	str	r0, [sp, #0xc]
700b3646: 9803         	ldr	r0, [sp, #0xc]
700b3648: 9002         	str	r0, [sp, #0x8]
700b364a: 9802         	ldr	r0, [sp, #0x8]
700b364c: 6d40         	ldr	r0, [r0, #0x54]
700b364e: 2801         	cmp	r0, #0x1
700b3650: d106         	bne	0x700b3660 <SemaphoreP_post+0x20> @ imm = #0xc
700b3652: e7ff         	b	0x700b3654 <SemaphoreP_post+0x14> @ imm = #-0x2
700b3654: 9802         	ldr	r0, [sp, #0x8]
700b3656: 301c         	adds	r0, #0x1c
700b3658: f7fd fdba    	bl	0x700b11d0 <_txe_mutex_put> @ imm = #-0x248c
700b365c: 9001         	str	r0, [sp, #0x4]
700b365e: e010         	b	0x700b3682 <SemaphoreP_post+0x42> @ imm = #0x20
700b3660: 9802         	ldr	r0, [sp, #0x8]
700b3662: 6d80         	ldr	r0, [r0, #0x58]
700b3664: 2801         	cmp	r0, #0x1
700b3666: d106         	bne	0x700b3676 <SemaphoreP_post+0x36> @ imm = #0xc
700b3668: e7ff         	b	0x700b366a <SemaphoreP_post+0x2a> @ imm = #-0x2
700b366a: 9802         	ldr	r0, [sp, #0x8]
700b366c: 2101         	movs	r1, #0x1
700b366e: f7ff fdb7    	bl	0x700b31e0 <_txe_semaphore_ceiling_put> @ imm = #-0x492
700b3672: 9001         	str	r0, [sp, #0x4]
700b3674: e004         	b	0x700b3680 <SemaphoreP_post+0x40> @ imm = #0x8
700b3676: 9802         	ldr	r0, [sp, #0x8]
700b3678: f000 fbc2    	bl	0x700b3e00 <_txe_semaphore_put> @ imm = #0x784
700b367c: 9001         	str	r0, [sp, #0x4]
700b367e: e7ff         	b	0x700b3680 <SemaphoreP_post+0x40> @ imm = #-0x2
700b3680: e7ff         	b	0x700b3682 <SemaphoreP_post+0x42> @ imm = #-0x2
700b3682: b004         	add	sp, #0x10
700b3684: bd80         	pop	{r7, pc}
		...
700b368e: 0000         	movs	r0, r0

700b3690 <UART_readLineStatus>:
700b3690: b580         	push	{r7, lr}
700b3692: b084         	sub	sp, #0x10
700b3694: 9003         	str	r0, [sp, #0xc]
700b3696: 2000         	movs	r0, #0x0
700b3698: 9002         	str	r0, [sp, #0x8]
700b369a: 9001         	str	r0, [sp, #0x4]
700b369c: 9803         	ldr	r0, [sp, #0xc]
700b369e: 300c         	adds	r0, #0xc
700b36a0: f001 fea6    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x1d4c
700b36a4: 9002         	str	r0, [sp, #0x8]
700b36a6: 9803         	ldr	r0, [sp, #0xc]
700b36a8: 300c         	adds	r0, #0xc
700b36aa: 9000         	str	r0, [sp]
700b36ac: f001 fea0    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x1d40
700b36b0: 4601         	mov	r1, r0
700b36b2: 9800         	ldr	r0, [sp]
700b36b4: f001 017f    	and	r1, r1, #0x7f
700b36b8: f001 fea2    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x1d44
700b36bc: 9803         	ldr	r0, [sp, #0xc]
700b36be: 3014         	adds	r0, #0x14
700b36c0: f001 fe96    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x1d2c
700b36c4: 9001         	str	r0, [sp, #0x4]
700b36c6: 9803         	ldr	r0, [sp, #0xc]
700b36c8: 300c         	adds	r0, #0xc
700b36ca: 9902         	ldr	r1, [sp, #0x8]
700b36cc: f001 fe98    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x1d30
700b36d0: 9801         	ldr	r0, [sp, #0x4]
700b36d2: b004         	add	sp, #0x10
700b36d4: bd80         	pop	{r7, pc}
		...
700b36de: 0000         	movs	r0, r0

700b36e0 <CSL_bcdmaGetChanPeerReg>:
700b36e0: b580         	push	{r7, lr}
700b36e2: b088         	sub	sp, #0x20
700b36e4: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b36e8: 9007         	str	r0, [sp, #0x1c]
700b36ea: 9106         	str	r1, [sp, #0x18]
700b36ec: 9205         	str	r2, [sp, #0x14]
700b36ee: 9304         	str	r3, [sp, #0x10]
700b36f0: 9804         	ldr	r0, [sp, #0x10]
700b36f2: 9001         	str	r0, [sp, #0x4]
700b36f4: 9807         	ldr	r0, [sp, #0x1c]
700b36f6: 9a06         	ldr	r2, [sp, #0x18]
700b36f8: 210b         	movs	r1, #0xb
700b36fa: ab01         	add	r3, sp, #0x4
700b36fc: f7fd fba8    	bl	0x700b0e50 <CSL_bcdmaDoChanOp> @ imm = #-0x28b0
700b3700: 9003         	str	r0, [sp, #0xc]
700b3702: 9803         	ldr	r0, [sp, #0xc]
700b3704: b920         	cbnz	r0, 0x700b3710 <CSL_bcdmaGetChanPeerReg+0x30> @ imm = #0x8
700b3706: e7ff         	b	0x700b3708 <CSL_bcdmaGetChanPeerReg+0x28> @ imm = #-0x2
700b3708: 9802         	ldr	r0, [sp, #0x8]
700b370a: 990a         	ldr	r1, [sp, #0x28]
700b370c: 6008         	str	r0, [r1]
700b370e: e006         	b	0x700b371e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #0xc
700b3710: 990a         	ldr	r1, [sp, #0x28]
700b3712: 2000         	movs	r0, #0x0
700b3714: 6008         	str	r0, [r1]
700b3716: f04f 30ff    	mov.w	r0, #0xffffffff
700b371a: 9003         	str	r0, [sp, #0xc]
700b371c: e7ff         	b	0x700b371e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #-0x2
700b371e: 9803         	ldr	r0, [sp, #0xc]
700b3720: b008         	add	sp, #0x20
700b3722: bd80         	pop	{r7, pc}
		...

700b3730 <_strnlen_s>:
700b3730: b084         	sub	sp, #0x10
700b3732: 9003         	str	r0, [sp, #0xc]
700b3734: 9102         	str	r1, [sp, #0x8]
700b3736: 9803         	ldr	r0, [sp, #0xc]
700b3738: 9001         	str	r0, [sp, #0x4]
700b373a: e7ff         	b	0x700b373c <_strnlen_s+0xc> @ imm = #-0x2
700b373c: 9801         	ldr	r0, [sp, #0x4]
700b373e: 7801         	ldrb	r1, [r0]
700b3740: 2000         	movs	r0, #0x0
700b3742: 9000         	str	r0, [sp]
700b3744: b141         	cbz	r1, 0x700b3758 <_strnlen_s+0x28> @ imm = #0x10
700b3746: e7ff         	b	0x700b3748 <_strnlen_s+0x18> @ imm = #-0x2
700b3748: 9802         	ldr	r0, [sp, #0x8]
700b374a: 1e41         	subs	r1, r0, #0x1
700b374c: 9102         	str	r1, [sp, #0x8]
700b374e: 2800         	cmp	r0, #0x0
700b3750: bf18         	it	ne
700b3752: 2001         	movne	r0, #0x1
700b3754: 9000         	str	r0, [sp]
700b3756: e7ff         	b	0x700b3758 <_strnlen_s+0x28> @ imm = #-0x2
700b3758: 9800         	ldr	r0, [sp]
700b375a: 07c0         	lsls	r0, r0, #0x1f
700b375c: b128         	cbz	r0, 0x700b376a <_strnlen_s+0x3a> @ imm = #0xa
700b375e: e7ff         	b	0x700b3760 <_strnlen_s+0x30> @ imm = #-0x2
700b3760: e7ff         	b	0x700b3762 <_strnlen_s+0x32> @ imm = #-0x2
700b3762: 9801         	ldr	r0, [sp, #0x4]
700b3764: 3001         	adds	r0, #0x1
700b3766: 9001         	str	r0, [sp, #0x4]
700b3768: e7e8         	b	0x700b373c <_strnlen_s+0xc> @ imm = #-0x30
700b376a: 9801         	ldr	r0, [sp, #0x4]
700b376c: 9903         	ldr	r1, [sp, #0xc]
700b376e: 1a40         	subs	r0, r0, r1
700b3770: b004         	add	sp, #0x10
700b3772: 4770         	bx	lr
		...

700b3780 <CSL_udmapCppi5SetPktLen>:
700b3780: b083         	sub	sp, #0xc
700b3782: 9002         	str	r0, [sp, #0x8]
700b3784: 9101         	str	r1, [sp, #0x4]
700b3786: 9200         	str	r2, [sp]
700b3788: 9801         	ldr	r0, [sp, #0x4]
700b378a: 2801         	cmp	r0, #0x1
700b378c: d004         	beq	0x700b3798 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #0x8
700b378e: e7ff         	b	0x700b3790 <CSL_udmapCppi5SetPktLen+0x10> @ imm = #-0x2
700b3790: 9801         	ldr	r0, [sp, #0x4]
700b3792: 2802         	cmp	r0, #0x2
700b3794: d107         	bne	0x700b37a6 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #0xe
700b3796: e7ff         	b	0x700b3798 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #-0x2
700b3798: 9902         	ldr	r1, [sp, #0x8]
700b379a: 6808         	ldr	r0, [r1]
700b379c: 9a00         	ldr	r2, [sp]
700b379e: f362 0015    	bfi	r0, r2, #0, #22
700b37a2: 6008         	str	r0, [r1]
700b37a4: e7ff         	b	0x700b37a6 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #-0x2
700b37a6: 9801         	ldr	r0, [sp, #0x4]
700b37a8: 2803         	cmp	r0, #0x3
700b37aa: d108         	bne	0x700b37be <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #0x10
700b37ac: e7ff         	b	0x700b37ae <CSL_udmapCppi5SetPktLen+0x2e> @ imm = #-0x2
700b37ae: 9902         	ldr	r1, [sp, #0x8]
700b37b0: 6808         	ldr	r0, [r1]
700b37b2: 9a00         	ldr	r2, [sp]
700b37b4: 3a01         	subs	r2, #0x1
700b37b6: f362 000d    	bfi	r0, r2, #0, #14
700b37ba: 6008         	str	r0, [r1]
700b37bc: e7ff         	b	0x700b37be <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #-0x2
700b37be: b003         	add	sp, #0xc
700b37c0: 4770         	bx	lr
		...
700b37ce: 0000         	movs	r0, r0

700b37d0 <Sciclient_rmIrqGetNodeItf>:
700b37d0: b084         	sub	sp, #0x10
700b37d2: 9003         	str	r0, [sp, #0xc]
700b37d4: f8ad 100a    	strh.w	r1, [sp, #0xa]
700b37d8: 9201         	str	r2, [sp, #0x4]
700b37da: 2000         	movs	r0, #0x0
700b37dc: 9000         	str	r0, [sp]
700b37de: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b37e2: 9903         	ldr	r1, [sp, #0xc]
700b37e4: 8849         	ldrh	r1, [r1, #0x2]
700b37e6: 4288         	cmp	r0, r1
700b37e8: da09         	bge	0x700b37fe <Sciclient_rmIrqGetNodeItf+0x2e> @ imm = #0x12
700b37ea: e7ff         	b	0x700b37ec <Sciclient_rmIrqGetNodeItf+0x1c> @ imm = #-0x2
700b37ec: 9803         	ldr	r0, [sp, #0xc]
700b37ee: 6840         	ldr	r0, [r0, #0x4]
700b37f0: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b37f4: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b37f8: 9901         	ldr	r1, [sp, #0x4]
700b37fa: 6008         	str	r0, [r1]
700b37fc: e006         	b	0x700b380c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #0xc
700b37fe: 9901         	ldr	r1, [sp, #0x4]
700b3800: 2000         	movs	r0, #0x0
700b3802: 6008         	str	r0, [r1]
700b3804: f06f 0001    	mvn	r0, #0x1
700b3808: 9000         	str	r0, [sp]
700b380a: e7ff         	b	0x700b380c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #-0x2
700b380c: 9800         	ldr	r0, [sp]
700b380e: b004         	add	sp, #0x10
700b3810: 4770         	bx	lr
		...
700b381e: 0000         	movs	r0, r0

700b3820 <UART_checkOpenParams>:
700b3820: b082         	sub	sp, #0x8
700b3822: 9001         	str	r0, [sp, #0x4]
700b3824: 2000         	movs	r0, #0x0
700b3826: 9000         	str	r0, [sp]
700b3828: 9801         	ldr	r0, [sp, #0x4]
700b382a: 6900         	ldr	r0, [r0, #0x10]
700b382c: 2801         	cmp	r0, #0x1
700b382e: d108         	bne	0x700b3842 <UART_checkOpenParams+0x22> @ imm = #0x10
700b3830: e7ff         	b	0x700b3832 <UART_checkOpenParams+0x12> @ imm = #-0x2
700b3832: 9801         	ldr	r0, [sp, #0x4]
700b3834: 69c0         	ldr	r0, [r0, #0x1c]
700b3836: b920         	cbnz	r0, 0x700b3842 <UART_checkOpenParams+0x22> @ imm = #0x8
700b3838: e7ff         	b	0x700b383a <UART_checkOpenParams+0x1a> @ imm = #-0x2
700b383a: f04f 30ff    	mov.w	r0, #0xffffffff
700b383e: 9000         	str	r0, [sp]
700b3840: e7ff         	b	0x700b3842 <UART_checkOpenParams+0x22> @ imm = #-0x2
700b3842: 9801         	ldr	r0, [sp, #0x4]
700b3844: 6980         	ldr	r0, [r0, #0x18]
700b3846: 2801         	cmp	r0, #0x1
700b3848: d108         	bne	0x700b385c <UART_checkOpenParams+0x3c> @ imm = #0x10
700b384a: e7ff         	b	0x700b384c <UART_checkOpenParams+0x2c> @ imm = #-0x2
700b384c: 9801         	ldr	r0, [sp, #0x4]
700b384e: 6a00         	ldr	r0, [r0, #0x20]
700b3850: b920         	cbnz	r0, 0x700b385c <UART_checkOpenParams+0x3c> @ imm = #0x8
700b3852: e7ff         	b	0x700b3854 <UART_checkOpenParams+0x34> @ imm = #-0x2
700b3854: f04f 30ff    	mov.w	r0, #0xffffffff
700b3858: 9000         	str	r0, [sp]
700b385a: e7ff         	b	0x700b385c <UART_checkOpenParams+0x3c> @ imm = #-0x2
700b385c: 9800         	ldr	r0, [sp]
700b385e: b002         	add	sp, #0x8
700b3860: 4770         	bx	lr
		...
700b386e: 0000         	movs	r0, r0

700b3870 <UdmaUtils_getRingMemSize>:
700b3870: b084         	sub	sp, #0x10
700b3872: f88d 000f    	strb.w	r0, [sp, #0xf]
700b3876: 9102         	str	r1, [sp, #0x8]
700b3878: f88d 2007    	strb.w	r2, [sp, #0x7]
700b387c: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b3880: 1c81         	adds	r1, r0, #0x2
700b3882: 2001         	movs	r0, #0x1
700b3884: 4088         	lsls	r0, r1
700b3886: 9000         	str	r0, [sp]
700b3888: 9902         	ldr	r1, [sp, #0x8]
700b388a: 9800         	ldr	r0, [sp]
700b388c: 4348         	muls	r0, r1, r0
700b388e: 9000         	str	r0, [sp]
700b3890: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3894: 2802         	cmp	r0, #0x2
700b3896: d005         	beq	0x700b38a4 <UdmaUtils_getRingMemSize+0x34> @ imm = #0xa
700b3898: e7ff         	b	0x700b389a <UdmaUtils_getRingMemSize+0x2a> @ imm = #-0x2
700b389a: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b389e: 2803         	cmp	r0, #0x3
700b38a0: d104         	bne	0x700b38ac <UdmaUtils_getRingMemSize+0x3c> @ imm = #0x8
700b38a2: e7ff         	b	0x700b38a4 <UdmaUtils_getRingMemSize+0x34> @ imm = #-0x2
700b38a4: 9800         	ldr	r0, [sp]
700b38a6: 0040         	lsls	r0, r0, #0x1
700b38a8: 9000         	str	r0, [sp]
700b38aa: e7ff         	b	0x700b38ac <UdmaUtils_getRingMemSize+0x3c> @ imm = #-0x2
700b38ac: 9800         	ldr	r0, [sp]
700b38ae: b004         	add	sp, #0x10
700b38b0: 4770         	bx	lr
		...
700b38be: 0000         	movs	r0, r0

700b38c0 <CSL_lcdma_ringaccIsTeardownComplete>:
700b38c0: b580         	push	{r7, lr}
700b38c2: b084         	sub	sp, #0x10
700b38c4: 9003         	str	r0, [sp, #0xc]
700b38c6: 9102         	str	r1, [sp, #0x8]
700b38c8: 2000         	movs	r0, #0x0
700b38ca: f88d 0007    	strb.w	r0, [sp, #0x7]
700b38ce: 9803         	ldr	r0, [sp, #0xc]
700b38d0: 6840         	ldr	r0, [r0, #0x4]
700b38d2: 9902         	ldr	r1, [sp, #0x8]
700b38d4: eb00 3041    	add.w	r0, r0, r1, lsl #13
700b38d8: f241 0118    	movw	r1, #0x1018
700b38dc: 4408         	add	r0, r1
700b38de: f04f 4100    	mov.w	r1, #0x80000000
700b38e2: 221f         	movs	r2, #0x1f
700b38e4: f001 f834    	bl	0x700b4950 <CSL_REG32_FEXT_RAW> @ imm = #0x1068
700b38e8: b120         	cbz	r0, 0x700b38f4 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #0x8
700b38ea: e7ff         	b	0x700b38ec <CSL_lcdma_ringaccIsTeardownComplete+0x2c> @ imm = #-0x2
700b38ec: 2001         	movs	r0, #0x1
700b38ee: f88d 0007    	strb.w	r0, [sp, #0x7]
700b38f2: e7ff         	b	0x700b38f4 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #-0x2
700b38f4: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b38f8: f000 0001    	and	r0, r0, #0x1
700b38fc: b004         	add	sp, #0x10
700b38fe: bd80         	pop	{r7, pc}

700b3900 <Sciclient_rmIrqProgramOesRegister>:
700b3900: b580         	push	{r7, lr}
700b3902: b088         	sub	sp, #0x20
700b3904: 9007         	str	r0, [sp, #0x1c]
700b3906: 2010         	movs	r0, #0x10
700b3908: f2c8 0000    	movt	r0, #0x8000
700b390c: 9002         	str	r0, [sp, #0x8]
700b390e: 9807         	ldr	r0, [sp, #0x1c]
700b3910: 7900         	ldrb	r0, [r0, #0x4]
700b3912: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b3916: 9807         	ldr	r0, [sp, #0x1c]
700b3918: 88c0         	ldrh	r0, [r0, #0x6]
700b391a: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b391e: 9807         	ldr	r0, [sp, #0x1c]
700b3920: 8900         	ldrh	r0, [r0, #0x8]
700b3922: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b3926: 9807         	ldr	r0, [sp, #0x1c]
700b3928: 89c0         	ldrh	r0, [r0, #0xe]
700b392a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b392e: 9807         	ldr	r0, [sp, #0x1c]
700b3930: 6981         	ldr	r1, [r0, #0x18]
700b3932: 4668         	mov	r0, sp
700b3934: f04f 32ff    	mov.w	r2, #0xffffffff
700b3938: f7fe ff42    	bl	0x700b27c0 <Sciclient_rmIrqSetRaw> @ imm = #-0x117c
700b393c: b008         	add	sp, #0x20
700b393e: bd80         	pop	{r7, pc}

700b3940 <Sciclient_rmPsGetIfIdx>:
700b3940: b082         	sub	sp, #0x8
700b3942: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3946: f06f 0001    	mvn	r0, #0x1
700b394a: 9000         	str	r0, [sp]
700b394c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3950: f64a 11b8    	movw	r1, #0xa9b8
700b3954: f2c7 0108    	movt	r1, #0x7008
700b3958: 8c89         	ldrh	r1, [r1, #0x24]
700b395a: 4288         	cmp	r0, r1
700b395c: da0d         	bge	0x700b397a <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #0x1a
700b395e: e7ff         	b	0x700b3960 <Sciclient_rmPsGetIfIdx+0x20> @ imm = #-0x2
700b3960: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3964: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b3968: f64a 10b8    	movw	r0, #0xa9b8
700b396c: f2c7 0008    	movt	r0, #0x7008
700b3970: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b3974: 8880         	ldrh	r0, [r0, #0x4]
700b3976: 9000         	str	r0, [sp]
700b3978: e7ff         	b	0x700b397a <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #-0x2
700b397a: 9800         	ldr	r0, [sp]
700b397c: b002         	add	sp, #0x8
700b397e: 4770         	bx	lr

700b3980 <Sciclient_rmPsGetInp>:
700b3980: b082         	sub	sp, #0x8
700b3982: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3986: f06f 0001    	mvn	r0, #0x1
700b398a: 9000         	str	r0, [sp]
700b398c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3990: f64a 11b8    	movw	r1, #0xa9b8
700b3994: f2c7 0108    	movt	r1, #0x7008
700b3998: 8c89         	ldrh	r1, [r1, #0x24]
700b399a: 4288         	cmp	r0, r1
700b399c: da0d         	bge	0x700b39ba <Sciclient_rmPsGetInp+0x3a> @ imm = #0x1a
700b399e: e7ff         	b	0x700b39a0 <Sciclient_rmPsGetInp+0x20> @ imm = #-0x2
700b39a0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b39a4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b39a8: f64a 10b8    	movw	r0, #0xa9b8
700b39ac: f2c7 0008    	movt	r0, #0x7008
700b39b0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b39b4: 88c0         	ldrh	r0, [r0, #0x6]
700b39b6: 9000         	str	r0, [sp]
700b39b8: e7ff         	b	0x700b39ba <Sciclient_rmPsGetInp+0x3a> @ imm = #-0x2
700b39ba: 9800         	ldr	r0, [sp]
700b39bc: b002         	add	sp, #0x8
700b39be: 4770         	bx	lr

700b39c0 <Sciclient_rmPsGetOutp>:
700b39c0: b082         	sub	sp, #0x8
700b39c2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b39c6: f06f 0001    	mvn	r0, #0x1
700b39ca: 9000         	str	r0, [sp]
700b39cc: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b39d0: f64a 11b8    	movw	r1, #0xa9b8
700b39d4: f2c7 0108    	movt	r1, #0x7008
700b39d8: 8c89         	ldrh	r1, [r1, #0x24]
700b39da: 4288         	cmp	r0, r1
700b39dc: da0d         	bge	0x700b39fa <Sciclient_rmPsGetOutp+0x3a> @ imm = #0x1a
700b39de: e7ff         	b	0x700b39e0 <Sciclient_rmPsGetOutp+0x20> @ imm = #-0x2
700b39e0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b39e4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b39e8: f64a 10b8    	movw	r0, #0xa9b8
700b39ec: f2c7 0008    	movt	r0, #0x7008
700b39f0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b39f4: 8900         	ldrh	r0, [r0, #0x8]
700b39f6: 9000         	str	r0, [sp]
700b39f8: e7ff         	b	0x700b39fa <Sciclient_rmPsGetOutp+0x3a> @ imm = #-0x2
700b39fa: 9800         	ldr	r0, [sp]
700b39fc: b002         	add	sp, #0x8
700b39fe: 4770         	bx	lr

700b3a00 <Sciclient_secProxyWaitThread>:
700b3a00: b580         	push	{r7, lr}
700b3a02: b084         	sub	sp, #0x10
700b3a04: 9003         	str	r0, [sp, #0xc]
700b3a06: 9102         	str	r1, [sp, #0x8]
700b3a08: f06f 0003    	mvn	r0, #0x3
700b3a0c: 9001         	str	r0, [sp, #0x4]
700b3a0e: 9802         	ldr	r0, [sp, #0x8]
700b3a10: 9000         	str	r0, [sp]
700b3a12: e7ff         	b	0x700b3a14 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x2
700b3a14: 9800         	ldr	r0, [sp]
700b3a16: b178         	cbz	r0, 0x700b3a38 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x1e
700b3a18: e7ff         	b	0x700b3a1a <Sciclient_secProxyWaitThread+0x1a> @ imm = #-0x2
700b3a1a: 9803         	ldr	r0, [sp, #0xc]
700b3a1c: f001 faa8    	bl	0x700b4f70 <Sciclient_secProxyThreadStatusReg> @ imm = #0x1550
700b3a20: f001 fd26    	bl	0x700b5470 <CSL_REG32_RD_RAW> @ imm = #0x1a4c
700b3a24: 0600         	lsls	r0, r0, #0x18
700b3a26: b118         	cbz	r0, 0x700b3a30 <Sciclient_secProxyWaitThread+0x30> @ imm = #0x6
700b3a28: e7ff         	b	0x700b3a2a <Sciclient_secProxyWaitThread+0x2a> @ imm = #-0x2
700b3a2a: 2000         	movs	r0, #0x0
700b3a2c: 9001         	str	r0, [sp, #0x4]
700b3a2e: e003         	b	0x700b3a38 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x6
700b3a30: 9800         	ldr	r0, [sp]
700b3a32: 3801         	subs	r0, #0x1
700b3a34: 9000         	str	r0, [sp]
700b3a36: e7ed         	b	0x700b3a14 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x26
700b3a38: 9801         	ldr	r0, [sp, #0x4]
700b3a3a: b004         	add	sp, #0x10
700b3a3c: bd80         	pop	{r7, pc}
700b3a3e: 0000         	movs	r0, r0

700b3a40 <UART_IsHWFlowCtrlValid>:
700b3a40: b082         	sub	sp, #0x8
700b3a42: 9001         	str	r0, [sp, #0x4]
700b3a44: f06f 0002    	mvn	r0, #0x2
700b3a48: 9000         	str	r0, [sp]
700b3a4a: 9801         	ldr	r0, [sp, #0x4]
700b3a4c: 2801         	cmp	r0, #0x1
700b3a4e: d010         	beq	0x700b3a72 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x20
700b3a50: e7ff         	b	0x700b3a52 <UART_IsHWFlowCtrlValid+0x12> @ imm = #-0x2
700b3a52: 9801         	ldr	r0, [sp, #0x4]
700b3a54: 2808         	cmp	r0, #0x8
700b3a56: d00c         	beq	0x700b3a72 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x18
700b3a58: e7ff         	b	0x700b3a5a <UART_IsHWFlowCtrlValid+0x1a> @ imm = #-0x2
700b3a5a: 9801         	ldr	r0, [sp, #0x4]
700b3a5c: 2810         	cmp	r0, #0x10
700b3a5e: d008         	beq	0x700b3a72 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x10
700b3a60: e7ff         	b	0x700b3a62 <UART_IsHWFlowCtrlValid+0x22> @ imm = #-0x2
700b3a62: 9801         	ldr	r0, [sp, #0x4]
700b3a64: 2838         	cmp	r0, #0x38
700b3a66: d004         	beq	0x700b3a72 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x8
700b3a68: e7ff         	b	0x700b3a6a <UART_IsHWFlowCtrlValid+0x2a> @ imm = #-0x2
700b3a6a: 9801         	ldr	r0, [sp, #0x4]
700b3a6c: 283c         	cmp	r0, #0x3c
700b3a6e: d103         	bne	0x700b3a78 <UART_IsHWFlowCtrlValid+0x38> @ imm = #0x6
700b3a70: e7ff         	b	0x700b3a72 <UART_IsHWFlowCtrlValid+0x32> @ imm = #-0x2
700b3a72: 2000         	movs	r0, #0x0
700b3a74: 9000         	str	r0, [sp]
700b3a76: e7ff         	b	0x700b3a78 <UART_IsHWFlowCtrlValid+0x38> @ imm = #-0x2
700b3a78: 9800         	ldr	r0, [sp]
700b3a7a: b002         	add	sp, #0x8
700b3a7c: 4770         	bx	lr
700b3a7e: 0000         	movs	r0, r0

700b3a80 <UART_IsRxTrigLvlValid>:
700b3a80: b082         	sub	sp, #0x8
700b3a82: 9001         	str	r0, [sp, #0x4]
700b3a84: f06f 0002    	mvn	r0, #0x2
700b3a88: 9000         	str	r0, [sp]
700b3a8a: 9801         	ldr	r0, [sp, #0x4]
700b3a8c: 2801         	cmp	r0, #0x1
700b3a8e: d010         	beq	0x700b3ab2 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x20
700b3a90: e7ff         	b	0x700b3a92 <UART_IsRxTrigLvlValid+0x12> @ imm = #-0x2
700b3a92: 9801         	ldr	r0, [sp, #0x4]
700b3a94: 2808         	cmp	r0, #0x8
700b3a96: d00c         	beq	0x700b3ab2 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x18
700b3a98: e7ff         	b	0x700b3a9a <UART_IsRxTrigLvlValid+0x1a> @ imm = #-0x2
700b3a9a: 9801         	ldr	r0, [sp, #0x4]
700b3a9c: 2810         	cmp	r0, #0x10
700b3a9e: d008         	beq	0x700b3ab2 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x10
700b3aa0: e7ff         	b	0x700b3aa2 <UART_IsRxTrigLvlValid+0x22> @ imm = #-0x2
700b3aa2: 9801         	ldr	r0, [sp, #0x4]
700b3aa4: 2838         	cmp	r0, #0x38
700b3aa6: d004         	beq	0x700b3ab2 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x8
700b3aa8: e7ff         	b	0x700b3aaa <UART_IsRxTrigLvlValid+0x2a> @ imm = #-0x2
700b3aaa: 9801         	ldr	r0, [sp, #0x4]
700b3aac: 283c         	cmp	r0, #0x3c
700b3aae: d103         	bne	0x700b3ab8 <UART_IsRxTrigLvlValid+0x38> @ imm = #0x6
700b3ab0: e7ff         	b	0x700b3ab2 <UART_IsRxTrigLvlValid+0x32> @ imm = #-0x2
700b3ab2: 2000         	movs	r0, #0x0
700b3ab4: 9000         	str	r0, [sp]
700b3ab6: e7ff         	b	0x700b3ab8 <UART_IsRxTrigLvlValid+0x38> @ imm = #-0x2
700b3ab8: 9800         	ldr	r0, [sp]
700b3aba: b002         	add	sp, #0x8
700b3abc: 4770         	bx	lr
700b3abe: 0000         	movs	r0, r0

700b3ac0 <UART_IsTxTrigLvlValid>:
700b3ac0: b082         	sub	sp, #0x8
700b3ac2: 9001         	str	r0, [sp, #0x4]
700b3ac4: f06f 0002    	mvn	r0, #0x2
700b3ac8: 9000         	str	r0, [sp]
700b3aca: 9801         	ldr	r0, [sp, #0x4]
700b3acc: 2801         	cmp	r0, #0x1
700b3ace: d010         	beq	0x700b3af2 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x20
700b3ad0: e7ff         	b	0x700b3ad2 <UART_IsTxTrigLvlValid+0x12> @ imm = #-0x2
700b3ad2: 9801         	ldr	r0, [sp, #0x4]
700b3ad4: 2808         	cmp	r0, #0x8
700b3ad6: d00c         	beq	0x700b3af2 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x18
700b3ad8: e7ff         	b	0x700b3ada <UART_IsTxTrigLvlValid+0x1a> @ imm = #-0x2
700b3ada: 9801         	ldr	r0, [sp, #0x4]
700b3adc: 2810         	cmp	r0, #0x10
700b3ade: d008         	beq	0x700b3af2 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x10
700b3ae0: e7ff         	b	0x700b3ae2 <UART_IsTxTrigLvlValid+0x22> @ imm = #-0x2
700b3ae2: 9801         	ldr	r0, [sp, #0x4]
700b3ae4: 2820         	cmp	r0, #0x20
700b3ae6: d004         	beq	0x700b3af2 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x8
700b3ae8: e7ff         	b	0x700b3aea <UART_IsTxTrigLvlValid+0x2a> @ imm = #-0x2
700b3aea: 9801         	ldr	r0, [sp, #0x4]
700b3aec: 2838         	cmp	r0, #0x38
700b3aee: d103         	bne	0x700b3af8 <UART_IsTxTrigLvlValid+0x38> @ imm = #0x6
700b3af0: e7ff         	b	0x700b3af2 <UART_IsTxTrigLvlValid+0x32> @ imm = #-0x2
700b3af2: 2000         	movs	r0, #0x0
700b3af4: 9000         	str	r0, [sp]
700b3af6: e7ff         	b	0x700b3af8 <UART_IsTxTrigLvlValid+0x38> @ imm = #-0x2
700b3af8: 9800         	ldr	r0, [sp]
700b3afa: b002         	add	sp, #0x8
700b3afc: 4770         	bx	lr
700b3afe: 0000         	movs	r0, r0

700b3b00 <UART_i2310WA>:
700b3b00: b580         	push	{r7, lr}
700b3b02: b084         	sub	sp, #0x10
700b3b04: 9003         	str	r0, [sp, #0xc]
700b3b06: 9803         	ldr	r0, [sp, #0xc]
700b3b08: 3098         	adds	r0, #0x98
700b3b0a: 21ff         	movs	r1, #0xff
700b3b0c: 9101         	str	r1, [sp, #0x4]
700b3b0e: f001 fc77    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x18ee
700b3b12: 9901         	ldr	r1, [sp, #0x4]
700b3b14: 9803         	ldr	r0, [sp, #0xc]
700b3b16: 309c         	adds	r0, #0x9c
700b3b18: f001 fc72    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x18e4
700b3b1c: 9803         	ldr	r0, [sp, #0xc]
700b3b1e: 308c         	adds	r0, #0x8c
700b3b20: 2206         	movs	r2, #0x6
700b3b22: 9202         	str	r2, [sp, #0x8]
700b3b24: 2301         	movs	r3, #0x1
700b3b26: 4611         	mov	r1, r2
700b3b28: f000 fb6a    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x6d4
700b3b2c: 9a02         	ldr	r2, [sp, #0x8]
700b3b2e: 9803         	ldr	r0, [sp, #0xc]
700b3b30: 308c         	adds	r0, #0x8c
700b3b32: 2300         	movs	r3, #0x0
700b3b34: 4611         	mov	r1, r2
700b3b36: f000 fb63    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x6c6
700b3b3a: b004         	add	sp, #0x10
700b3b3c: bd80         	pop	{r7, pc}
700b3b3e: 0000         	movs	r0, r0

700b3b40 <UART_spaceAvail>:
700b3b40: b580         	push	{r7, lr}
700b3b42: b084         	sub	sp, #0x10
700b3b44: 9003         	str	r0, [sp, #0xc]
700b3b46: 2000         	movs	r0, #0x0
700b3b48: 9002         	str	r0, [sp, #0x8]
700b3b4a: 9001         	str	r0, [sp, #0x4]
700b3b4c: 9803         	ldr	r0, [sp, #0xc]
700b3b4e: 217f         	movs	r1, #0x7f
700b3b50: f7fe fdd6    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #-0x1454
700b3b54: 9002         	str	r0, [sp, #0x8]
700b3b56: 9803         	ldr	r0, [sp, #0xc]
700b3b58: 3014         	adds	r0, #0x14
700b3b5a: f001 fc49    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x1892
700b3b5e: f000 0060    	and	r0, r0, #0x60
700b3b62: 2860         	cmp	r0, #0x60
700b3b64: d103         	bne	0x700b3b6e <UART_spaceAvail+0x2e> @ imm = #0x6
700b3b66: e7ff         	b	0x700b3b68 <UART_spaceAvail+0x28> @ imm = #-0x2
700b3b68: 2001         	movs	r0, #0x1
700b3b6a: 9001         	str	r0, [sp, #0x4]
700b3b6c: e7ff         	b	0x700b3b6e <UART_spaceAvail+0x2e> @ imm = #-0x2
700b3b6e: 9803         	ldr	r0, [sp, #0xc]
700b3b70: 300c         	adds	r0, #0xc
700b3b72: 9902         	ldr	r1, [sp, #0x8]
700b3b74: f001 fc44    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x1888
700b3b78: 9801         	ldr	r0, [sp, #0x4]
700b3b7a: b004         	add	sp, #0x10
700b3b7c: bd80         	pop	{r7, pc}
700b3b7e: 0000         	movs	r0, r0

700b3b80 <CSL_bcdmaSetChanPeerReg>:
700b3b80: b580         	push	{r7, lr}
700b3b82: b088         	sub	sp, #0x20
700b3b84: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b3b88: 9007         	str	r0, [sp, #0x1c]
700b3b8a: 9106         	str	r1, [sp, #0x18]
700b3b8c: 9205         	str	r2, [sp, #0x14]
700b3b8e: 9304         	str	r3, [sp, #0x10]
700b3b90: 9804         	ldr	r0, [sp, #0x10]
700b3b92: 9001         	str	r0, [sp, #0x4]
700b3b94: 980a         	ldr	r0, [sp, #0x28]
700b3b96: 6800         	ldr	r0, [r0]
700b3b98: 9002         	str	r0, [sp, #0x8]
700b3b9a: 9807         	ldr	r0, [sp, #0x1c]
700b3b9c: 9a06         	ldr	r2, [sp, #0x18]
700b3b9e: 210c         	movs	r1, #0xc
700b3ba0: ab01         	add	r3, sp, #0x4
700b3ba2: f7fd f955    	bl	0x700b0e50 <CSL_bcdmaDoChanOp> @ imm = #-0x2d56
700b3ba6: 9003         	str	r0, [sp, #0xc]
700b3ba8: 9803         	ldr	r0, [sp, #0xc]
700b3baa: b120         	cbz	r0, 0x700b3bb6 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #0x8
700b3bac: e7ff         	b	0x700b3bae <CSL_bcdmaSetChanPeerReg+0x2e> @ imm = #-0x2
700b3bae: f04f 30ff    	mov.w	r0, #0xffffffff
700b3bb2: 9003         	str	r0, [sp, #0xc]
700b3bb4: e7ff         	b	0x700b3bb6 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #-0x2
700b3bb6: 9803         	ldr	r0, [sp, #0xc]
700b3bb8: b008         	add	sp, #0x20
700b3bba: bd80         	pop	{r7, pc}
700b3bbc: 0000         	movs	r0, r0
700b3bbe: 0000         	movs	r0, r0

700b3bc0 <CSL_intaggrIsValidStatusBitNum>:
700b3bc0: b084         	sub	sp, #0x10
700b3bc2: 9003         	str	r0, [sp, #0xc]
700b3bc4: 9102         	str	r1, [sp, #0x8]
700b3bc6: 9802         	ldr	r0, [sp, #0x8]
700b3bc8: 9000         	str	r0, [sp]
700b3bca: 9800         	ldr	r0, [sp]
700b3bcc: f020 4000    	bic	r0, r0, #0x80000000
700b3bd0: 9000         	str	r0, [sp]
700b3bd2: 9800         	ldr	r0, [sp]
700b3bd4: 9903         	ldr	r1, [sp, #0xc]
700b3bd6: 6a49         	ldr	r1, [r1, #0x24]
700b3bd8: ebb0 1f81    	cmp.w	r0, r1, lsl #6
700b3bdc: d204         	bhs	0x700b3be8 <CSL_intaggrIsValidStatusBitNum+0x28> @ imm = #0x8
700b3bde: e7ff         	b	0x700b3be0 <CSL_intaggrIsValidStatusBitNum+0x20> @ imm = #-0x2
700b3be0: 2001         	movs	r0, #0x1
700b3be2: f88d 0007    	strb.w	r0, [sp, #0x7]
700b3be6: e003         	b	0x700b3bf0 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #0x6
700b3be8: 2000         	movs	r0, #0x0
700b3bea: f88d 0007    	strb.w	r0, [sp, #0x7]
700b3bee: e7ff         	b	0x700b3bf0 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #-0x2
700b3bf0: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b3bf4: f000 0001    	and	r0, r0, #0x1
700b3bf8: b004         	add	sp, #0x10
700b3bfa: 4770         	bx	lr
700b3bfc: 0000         	movs	r0, r0
700b3bfe: 0000         	movs	r0, r0

700b3c00 <CSL_pktdmaSetRxRT>:
700b3c00: b580         	push	{r7, lr}
700b3c02: b084         	sub	sp, #0x10
700b3c04: 9003         	str	r0, [sp, #0xc]
700b3c06: 9102         	str	r1, [sp, #0x8]
700b3c08: 9201         	str	r2, [sp, #0x4]
700b3c0a: 9803         	ldr	r0, [sp, #0xc]
700b3c0c: 6940         	ldr	r0, [r0, #0x14]
700b3c0e: 9902         	ldr	r1, [sp, #0x8]
700b3c10: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3c14: 9901         	ldr	r1, [sp, #0x4]
700b3c16: 680b         	ldr	r3, [r1]
700b3c18: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b3c1c: 688a         	ldr	r2, [r1, #0x8]
700b3c1e: f04f 4180    	mov.w	r1, #0x40000000
700b3c22: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b3c26: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b3c2a: f002 0201    	and	r2, r2, #0x1
700b3c2e: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b3c32: f001 fb8d    	bl	0x700b5350 <CSL_REG32_WR_RAW> @ imm = #0x171a
700b3c36: 2000         	movs	r0, #0x0
700b3c38: b004         	add	sp, #0x10
700b3c3a: bd80         	pop	{r7, pc}
700b3c3c: 0000         	movs	r0, r0
700b3c3e: 0000         	movs	r0, r0

700b3c40 <CSL_pktdmaSetTxRT>:
700b3c40: b580         	push	{r7, lr}
700b3c42: b084         	sub	sp, #0x10
700b3c44: 9003         	str	r0, [sp, #0xc]
700b3c46: 9102         	str	r1, [sp, #0x8]
700b3c48: 9201         	str	r2, [sp, #0x4]
700b3c4a: 9803         	ldr	r0, [sp, #0xc]
700b3c4c: 6900         	ldr	r0, [r0, #0x10]
700b3c4e: 9902         	ldr	r1, [sp, #0x8]
700b3c50: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3c54: 9901         	ldr	r1, [sp, #0x4]
700b3c56: 680b         	ldr	r3, [r1]
700b3c58: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b3c5c: 688a         	ldr	r2, [r1, #0x8]
700b3c5e: f04f 4180    	mov.w	r1, #0x40000000
700b3c62: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b3c66: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b3c6a: f002 0201    	and	r2, r2, #0x1
700b3c6e: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b3c72: f001 fb6d    	bl	0x700b5350 <CSL_REG32_WR_RAW> @ imm = #0x16da
700b3c76: 2000         	movs	r0, #0x0
700b3c78: b004         	add	sp, #0x10
700b3c7a: bd80         	pop	{r7, pc}
700b3c7c: 0000         	movs	r0, r0
700b3c7e: 0000         	movs	r0, r0

700b3c80 <Sciclient_rmIrqClearOesRegister>:
700b3c80: b580         	push	{r7, lr}
700b3c82: b088         	sub	sp, #0x20
700b3c84: 9007         	str	r0, [sp, #0x1c]
700b3c86: 2010         	movs	r0, #0x10
700b3c88: f2c8 0000    	movt	r0, #0x8000
700b3c8c: 9002         	str	r0, [sp, #0x8]
700b3c8e: 9807         	ldr	r0, [sp, #0x1c]
700b3c90: 7900         	ldrb	r0, [r0, #0x4]
700b3c92: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b3c96: 9807         	ldr	r0, [sp, #0x1c]
700b3c98: 88c0         	ldrh	r0, [r0, #0x6]
700b3c9a: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b3c9e: 9807         	ldr	r0, [sp, #0x1c]
700b3ca0: 8900         	ldrh	r0, [r0, #0x8]
700b3ca2: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b3ca6: 9807         	ldr	r0, [sp, #0x1c]
700b3ca8: 89c0         	ldrh	r0, [r0, #0xe]
700b3caa: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b3cae: 4668         	mov	r0, sp
700b3cb0: f04f 31ff    	mov.w	r1, #0xffffffff
700b3cb4: f7fe ff2c    	bl	0x700b2b10 <Sciclient_rmIrqReleaseRaw> @ imm = #-0x11a8
700b3cb8: b008         	add	sp, #0x20
700b3cba: bd80         	pop	{r7, pc}
700b3cbc: 0000         	movs	r0, r0
700b3cbe: 0000         	movs	r0, r0

700b3cc0 <UART_IsParityTypeValid>:
700b3cc0: b082         	sub	sp, #0x8
700b3cc2: 9001         	str	r0, [sp, #0x4]
700b3cc4: f06f 0002    	mvn	r0, #0x2
700b3cc8: 9000         	str	r0, [sp]
700b3cca: 9801         	ldr	r0, [sp, #0x4]
700b3ccc: b180         	cbz	r0, 0x700b3cf0 <UART_IsParityTypeValid+0x30> @ imm = #0x20
700b3cce: e7ff         	b	0x700b3cd0 <UART_IsParityTypeValid+0x10> @ imm = #-0x2
700b3cd0: 9801         	ldr	r0, [sp, #0x4]
700b3cd2: 2801         	cmp	r0, #0x1
700b3cd4: d00c         	beq	0x700b3cf0 <UART_IsParityTypeValid+0x30> @ imm = #0x18
700b3cd6: e7ff         	b	0x700b3cd8 <UART_IsParityTypeValid+0x18> @ imm = #-0x2
700b3cd8: 9801         	ldr	r0, [sp, #0x4]
700b3cda: 2803         	cmp	r0, #0x3
700b3cdc: d008         	beq	0x700b3cf0 <UART_IsParityTypeValid+0x30> @ imm = #0x10
700b3cde: e7ff         	b	0x700b3ce0 <UART_IsParityTypeValid+0x20> @ imm = #-0x2
700b3ce0: 9801         	ldr	r0, [sp, #0x4]
700b3ce2: 2807         	cmp	r0, #0x7
700b3ce4: d004         	beq	0x700b3cf0 <UART_IsParityTypeValid+0x30> @ imm = #0x8
700b3ce6: e7ff         	b	0x700b3ce8 <UART_IsParityTypeValid+0x28> @ imm = #-0x2
700b3ce8: 9801         	ldr	r0, [sp, #0x4]
700b3cea: 2805         	cmp	r0, #0x5
700b3cec: d103         	bne	0x700b3cf6 <UART_IsParityTypeValid+0x36> @ imm = #0x6
700b3cee: e7ff         	b	0x700b3cf0 <UART_IsParityTypeValid+0x30> @ imm = #-0x2
700b3cf0: 2000         	movs	r0, #0x0
700b3cf2: 9000         	str	r0, [sp]
700b3cf4: e7ff         	b	0x700b3cf6 <UART_IsParityTypeValid+0x36> @ imm = #-0x2
700b3cf6: 9800         	ldr	r0, [sp]
700b3cf8: b002         	add	sp, #0x8
700b3cfa: 4770         	bx	lr
700b3cfc: 0000         	movs	r0, r0
700b3cfe: 0000         	movs	r0, r0

700b3d00 <UART_IsTxRxFifoEmpty>:
700b3d00: b580         	push	{r7, lr}
700b3d02: b084         	sub	sp, #0x10
700b3d04: 9003         	str	r0, [sp, #0xc]
700b3d06: 2000         	movs	r0, #0x0
700b3d08: 9002         	str	r0, [sp, #0x8]
700b3d0a: 9001         	str	r0, [sp, #0x4]
700b3d0c: 9803         	ldr	r0, [sp, #0xc]
700b3d0e: 217f         	movs	r1, #0x7f
700b3d10: f7fe fcf6    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #-0x1614
700b3d14: 9002         	str	r0, [sp, #0x8]
700b3d16: 9803         	ldr	r0, [sp, #0xc]
700b3d18: 3014         	adds	r0, #0x14
700b3d1a: f001 fb69    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x16d2
700b3d1e: 0680         	lsls	r0, r0, #0x1a
700b3d20: 2800         	cmp	r0, #0x0
700b3d22: d503         	bpl	0x700b3d2c <UART_IsTxRxFifoEmpty+0x2c> @ imm = #0x6
700b3d24: e7ff         	b	0x700b3d26 <UART_IsTxRxFifoEmpty+0x26> @ imm = #-0x2
700b3d26: 2001         	movs	r0, #0x1
700b3d28: 9001         	str	r0, [sp, #0x4]
700b3d2a: e7ff         	b	0x700b3d2c <UART_IsTxRxFifoEmpty+0x2c> @ imm = #-0x2
700b3d2c: 9803         	ldr	r0, [sp, #0xc]
700b3d2e: 300c         	adds	r0, #0xc
700b3d30: 9902         	ldr	r1, [sp, #0x8]
700b3d32: f001 fb65    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x16ca
700b3d36: 9801         	ldr	r0, [sp, #0x4]
700b3d38: b004         	add	sp, #0x10
700b3d3a: bd80         	pop	{r7, pc}
700b3d3c: 0000         	movs	r0, r0
700b3d3e: 0000         	movs	r0, r0

700b3d40 <UART_enhanFuncEnable>:
700b3d40: b580         	push	{r7, lr}
700b3d42: b084         	sub	sp, #0x10
700b3d44: 9003         	str	r0, [sp, #0xc]
700b3d46: 9803         	ldr	r0, [sp, #0xc]
700b3d48: 21bf         	movs	r1, #0xbf
700b3d4a: f7fe fcd9    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #-0x164e
700b3d4e: 9001         	str	r0, [sp, #0x4]
700b3d50: 9803         	ldr	r0, [sp, #0xc]
700b3d52: 3008         	adds	r0, #0x8
700b3d54: f001 fb4c    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x1698
700b3d58: f000 0010    	and	r0, r0, #0x10
700b3d5c: 9002         	str	r0, [sp, #0x8]
700b3d5e: 9803         	ldr	r0, [sp, #0xc]
700b3d60: 3008         	adds	r0, #0x8
700b3d62: 2110         	movs	r1, #0x10
700b3d64: 2204         	movs	r2, #0x4
700b3d66: 2301         	movs	r3, #0x1
700b3d68: f000 fa4a    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #0x494
700b3d6c: 9803         	ldr	r0, [sp, #0xc]
700b3d6e: 300c         	adds	r0, #0xc
700b3d70: 9901         	ldr	r1, [sp, #0x4]
700b3d72: f001 fb45    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x168a
700b3d76: 9802         	ldr	r0, [sp, #0x8]
700b3d78: b004         	add	sp, #0x10
700b3d7a: bd80         	pop	{r7, pc}
700b3d7c: 0000         	movs	r0, r0
700b3d7e: 0000         	movs	r0, r0

700b3d80 <UART_lld_dmaDeInit>:
700b3d80: b580         	push	{r7, lr}
700b3d82: b084         	sub	sp, #0x10
700b3d84: 9003         	str	r0, [sp, #0xc]
700b3d86: 2000         	movs	r0, #0x0
700b3d88: 9002         	str	r0, [sp, #0x8]
700b3d8a: 9803         	ldr	r0, [sp, #0xc]
700b3d8c: 6840         	ldr	r0, [r0, #0x4]
700b3d8e: 6cc0         	ldr	r0, [r0, #0x4c]
700b3d90: 9001         	str	r0, [sp, #0x4]
700b3d92: 9801         	ldr	r0, [sp, #0x4]
700b3d94: 6b80         	ldr	r0, [r0, #0x38]
700b3d96: b170         	cbz	r0, 0x700b3db6 <UART_lld_dmaDeInit+0x36> @ imm = #0x1c
700b3d98: e7ff         	b	0x700b3d9a <UART_lld_dmaDeInit+0x1a> @ imm = #-0x2
700b3d9a: 9901         	ldr	r1, [sp, #0x4]
700b3d9c: 6888         	ldr	r0, [r1, #0x8]
700b3d9e: 6909         	ldr	r1, [r1, #0x10]
700b3da0: f7f9 f97e    	bl	0x700ad0a0 <UART_udmaDeInitCh> @ imm = #-0x6d04
700b3da4: 9901         	ldr	r1, [sp, #0x4]
700b3da6: 6848         	ldr	r0, [r1, #0x4]
700b3da8: 68c9         	ldr	r1, [r1, #0xc]
700b3daa: f7f9 f979    	bl	0x700ad0a0 <UART_udmaDeInitCh> @ imm = #-0x6d0e
700b3dae: 9901         	ldr	r1, [sp, #0x4]
700b3db0: 2000         	movs	r0, #0x0
700b3db2: 6388         	str	r0, [r1, #0x38]
700b3db4: e7ff         	b	0x700b3db6 <UART_lld_dmaDeInit+0x36> @ imm = #-0x2
700b3db6: 9802         	ldr	r0, [sp, #0x8]
700b3db8: b004         	add	sp, #0x10
700b3dba: bd80         	pop	{r7, pc}
700b3dbc: 0000         	movs	r0, r0
700b3dbe: 0000         	movs	r0, r0

700b3dc0 <_tx_timer_initialize>:
700b3dc0: f64a 2160    	movw	r1, #0xaa60
700b3dc4: f2c7 0108    	movt	r1, #0x7008
700b3dc8: f64a 0084    	movw	r0, #0xa884
700b3dcc: f2c7 0008    	movt	r0, #0x7008
700b3dd0: 6008         	str	r0, [r1]
700b3dd2: f64a 214c    	movw	r1, #0xaa4c
700b3dd6: f2c7 0108    	movt	r1, #0x7008
700b3dda: 6008         	str	r0, [r1]
700b3ddc: 307c         	adds	r0, #0x7c
700b3dde: f64a 215c    	movw	r1, #0xaa5c
700b3de2: f2c7 0108    	movt	r1, #0x7008
700b3de6: 6008         	str	r0, [r1]
700b3de8: 6808         	ldr	r0, [r1]
700b3dea: 3004         	adds	r0, #0x4
700b3dec: 6008         	str	r0, [r1]
700b3dee: f64a 2164    	movw	r1, #0xaa64
700b3df2: f2c7 0108    	movt	r1, #0x7008
700b3df6: 2000         	movs	r0, #0x0
700b3df8: 6008         	str	r0, [r1]
700b3dfa: 4770         	bx	lr
700b3dfc: 0000         	movs	r0, r0
700b3dfe: 0000         	movs	r0, r0

700b3e00 <_txe_semaphore_put>:
700b3e00: b580         	push	{r7, lr}
700b3e02: b082         	sub	sp, #0x8
700b3e04: 9001         	str	r0, [sp, #0x4]
700b3e06: 9801         	ldr	r0, [sp, #0x4]
700b3e08: b918         	cbnz	r0, 0x700b3e12 <_txe_semaphore_put+0x12> @ imm = #0x6
700b3e0a: e7ff         	b	0x700b3e0c <_txe_semaphore_put+0xc> @ imm = #-0x2
700b3e0c: 200c         	movs	r0, #0xc
700b3e0e: 9000         	str	r0, [sp]
700b3e10: e011         	b	0x700b3e36 <_txe_semaphore_put+0x36> @ imm = #0x22
700b3e12: 9801         	ldr	r0, [sp, #0x4]
700b3e14: 6800         	ldr	r0, [r0]
700b3e16: f644 5141    	movw	r1, #0x4d41
700b3e1a: f2c5 3145    	movt	r1, #0x5345
700b3e1e: 4288         	cmp	r0, r1
700b3e20: d003         	beq	0x700b3e2a <_txe_semaphore_put+0x2a> @ imm = #0x6
700b3e22: e7ff         	b	0x700b3e24 <_txe_semaphore_put+0x24> @ imm = #-0x2
700b3e24: 200c         	movs	r0, #0xc
700b3e26: 9000         	str	r0, [sp]
700b3e28: e004         	b	0x700b3e34 <_txe_semaphore_put+0x34> @ imm = #0x8
700b3e2a: 9801         	ldr	r0, [sp, #0x4]
700b3e2c: f7fc fa90    	bl	0x700b0350 <_tx_semaphore_put> @ imm = #-0x3ae0
700b3e30: 9000         	str	r0, [sp]
700b3e32: e7ff         	b	0x700b3e34 <_txe_semaphore_put+0x34> @ imm = #-0x2
700b3e34: e7ff         	b	0x700b3e36 <_txe_semaphore_put+0x36> @ imm = #-0x2
700b3e36: 9800         	ldr	r0, [sp]
700b3e38: b002         	add	sp, #0x8
700b3e3a: bd80         	pop	{r7, pc}
700b3e3c: 0000         	movs	r0, r0
700b3e3e: 0000         	movs	r0, r0

700b3e40 <Dpl_init>:
; {
700b3e40: b510         	push	{r4, lr}
;     HwiP_init();
700b3e42: f001 fdd5    	bl	0x700b59f0 <HwiP_init>  @ imm = #0x1baa
;     DebugP_memLogWriterInit(CSL_CORE_ID_R5FSS0_0);
700b3e46: 2001         	movs	r0, #0x1
700b3e48: f000 ff52    	bl	0x700b4cf0 <DebugP_memLogWriterInit> @ imm = #0xea4
;     DebugP_uartSetDrvIndex(CONFIG_UART_CONSOLE);
700b3e4c: 2000         	movs	r0, #0x0
700b3e4e: 2400         	movs	r4, #0x0
700b3e50: f001 f9a6    	bl	0x700b51a0 <DebugP_uartSetDrvIndex> @ imm = #0x134c
;     SOC_controlModuleUnlockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b3e54: 2000         	movs	r0, #0x0
700b3e56: 2102         	movs	r1, #0x2
700b3e58: f7fb f922    	bl	0x700af0a0 <SOC_controlModuleUnlockMMR> @ imm = #-0x4dbc
700b3e5c: f248 10d0    	movw	r0, #0x81d0
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b3e60: 2102         	movs	r1, #0x2
700b3e62: f2c4 3000    	movt	r0, #0x4300
;     *(volatile uint32_t*)(TIMER8_CLOCK_SRC_MUX_ADDR) = TIMER8_CLOCK_SRC_MCU_HFOSC0;
700b3e66: 6004         	str	r4, [r0]
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b3e68: 2000         	movs	r0, #0x0
700b3e6a: f7fc fab9    	bl	0x700b03e0 <SOC_controlModuleLockMMR> @ imm = #-0x3a8e
;     ClockP_init();
700b3e6e: f7f5 fcf7    	bl	0x700a9860 <ClockP_init> @ imm = #-0xa612
;     HwiP_enable();
700b3e72: e8bd 4010    	pop.w	{r4, lr}
700b3e76: f7ef bb4d    	b.w	0x700a3514 <$Ven$TA$L$PI$$HwiP_enable> @ imm = #-0x10966
700b3e7a: 0000         	movs	r0, r0
700b3e7c: 0000         	movs	r0, r0
700b3e7e: 0000         	movs	r0, r0

700b3e80 <PMU_enableAllCounters>:
700b3e80: b580         	push	{r7, lr}
700b3e82: b082         	sub	sp, #0x8
700b3e84: 9001         	str	r0, [sp, #0x4]
700b3e86: 2001         	movs	r0, #0x1
700b3e88: f7f4 efe0    	blx	0x700a8e4c <CSL_armR5PmuEnableAllCntrs> @ imm = #-0xb040
700b3e8c: 2000         	movs	r0, #0x0
700b3e8e: 9000         	str	r0, [sp]
700b3e90: e7ff         	b	0x700b3e92 <PMU_enableAllCounters+0x12> @ imm = #-0x2
700b3e92: 9800         	ldr	r0, [sp]
700b3e94: 9901         	ldr	r1, [sp, #0x4]
700b3e96: 4288         	cmp	r0, r1
700b3e98: d209         	bhs	0x700b3eae <PMU_enableAllCounters+0x2e> @ imm = #0x12
700b3e9a: e7ff         	b	0x700b3e9c <PMU_enableAllCounters+0x1c> @ imm = #-0x2
700b3e9c: 9800         	ldr	r0, [sp]
700b3e9e: 2101         	movs	r1, #0x1
700b3ea0: f7f5 e80a    	blx	0x700a8eb8 <CSL_armR5PmuEnableCntr> @ imm = #-0xafec
700b3ea4: e7ff         	b	0x700b3ea6 <PMU_enableAllCounters+0x26> @ imm = #-0x2
700b3ea6: 9800         	ldr	r0, [sp]
700b3ea8: 3001         	adds	r0, #0x1
700b3eaa: 9000         	str	r0, [sp]
700b3eac: e7f1         	b	0x700b3e92 <PMU_enableAllCounters+0x12> @ imm = #-0x1e
700b3eae: 201f         	movs	r0, #0x1f
700b3eb0: 2101         	movs	r1, #0x1
700b3eb2: f7f5 e802    	blx	0x700a8eb8 <CSL_armR5PmuEnableCntr> @ imm = #-0xaffc
700b3eb6: b002         	add	sp, #0x8
700b3eb8: bd80         	pop	{r7, pc}
700b3eba: 0000         	movs	r0, r0
700b3ebc: 0000         	movs	r0, r0
700b3ebe: 0000         	movs	r0, r0

700b3ec0 <_atoi>:
700b3ec0: b580         	push	{r7, lr}
700b3ec2: b082         	sub	sp, #0x8
700b3ec4: 9001         	str	r0, [sp, #0x4]
700b3ec6: 2000         	movs	r0, #0x0
700b3ec8: 9000         	str	r0, [sp]
700b3eca: e7ff         	b	0x700b3ecc <_atoi+0xc>  @ imm = #-0x2
700b3ecc: 9801         	ldr	r0, [sp, #0x4]
700b3ece: 6800         	ldr	r0, [r0]
700b3ed0: 7800         	ldrb	r0, [r0]
700b3ed2: f000 fae5    	bl	0x700b44a0 <_is_digit>  @ imm = #0x5ca
700b3ed6: b168         	cbz	r0, 0x700b3ef4 <_atoi+0x34> @ imm = #0x1a
700b3ed8: e7ff         	b	0x700b3eda <_atoi+0x1a> @ imm = #-0x2
700b3eda: 9800         	ldr	r0, [sp]
700b3edc: eb00 0180    	add.w	r1, r0, r0, lsl #2
700b3ee0: 9b01         	ldr	r3, [sp, #0x4]
700b3ee2: 6818         	ldr	r0, [r3]
700b3ee4: 1c42         	adds	r2, r0, #0x1
700b3ee6: 601a         	str	r2, [r3]
700b3ee8: 7800         	ldrb	r0, [r0]
700b3eea: eb00 0041    	add.w	r0, r0, r1, lsl #1
700b3eee: 3830         	subs	r0, #0x30
700b3ef0: 9000         	str	r0, [sp]
700b3ef2: e7eb         	b	0x700b3ecc <_atoi+0xc>  @ imm = #-0x2a
700b3ef4: 9800         	ldr	r0, [sp]
700b3ef6: b002         	add	sp, #0x8
700b3ef8: bd80         	pop	{r7, pc}
700b3efa: 0000         	movs	r0, r0
700b3efc: 0000         	movs	r0, r0
700b3efe: 0000         	movs	r0, r0

700b3f00 <snprintf_>:
700b3f00: b081         	sub	sp, #0x4
700b3f02: b580         	push	{r7, lr}
700b3f04: b087         	sub	sp, #0x1c
700b3f06: 9309         	str	r3, [sp, #0x24]
700b3f08: 9006         	str	r0, [sp, #0x18]
700b3f0a: 9105         	str	r1, [sp, #0x14]
700b3f0c: 9204         	str	r2, [sp, #0x10]
700b3f0e: a809         	add	r0, sp, #0x24
700b3f10: 9003         	str	r0, [sp, #0xc]
700b3f12: 9906         	ldr	r1, [sp, #0x18]
700b3f14: 9a05         	ldr	r2, [sp, #0x14]
700b3f16: 9b04         	ldr	r3, [sp, #0x10]
700b3f18: 9803         	ldr	r0, [sp, #0xc]
700b3f1a: 46ec         	mov	r12, sp
700b3f1c: f8cc 0000    	str.w	r0, [r12]
700b3f20: f644 00c1    	movw	r0, #0x48c1
700b3f24: f2c7 000b    	movt	r0, #0x700b
700b3f28: f7eb fc9a    	bl	0x7009f860 <_vsnprintf> @ imm = #-0x146cc
700b3f2c: 9002         	str	r0, [sp, #0x8]
700b3f2e: 9802         	ldr	r0, [sp, #0x8]
700b3f30: b007         	add	sp, #0x1c
700b3f32: e8bd 4080    	pop.w	{r7, lr}
700b3f36: b001         	add	sp, #0x4
700b3f38: 4770         	bx	lr
700b3f3a: 0000         	movs	r0, r0
700b3f3c: 0000         	movs	r0, r0
700b3f3e: 0000         	movs	r0, r0

700b3f40 <CSL_REG32_FINS_RAW>:
700b3f40: b580         	push	{r7, lr}
700b3f42: b086         	sub	sp, #0x18
700b3f44: 9005         	str	r0, [sp, #0x14]
700b3f46: 9104         	str	r1, [sp, #0x10]
700b3f48: 9203         	str	r2, [sp, #0xc]
700b3f4a: 9302         	str	r3, [sp, #0x8]
700b3f4c: 9805         	ldr	r0, [sp, #0x14]
700b3f4e: f001 fa77    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0x14ee
700b3f52: 9001         	str	r0, [sp, #0x4]
700b3f54: 9801         	ldr	r0, [sp, #0x4]
700b3f56: 9904         	ldr	r1, [sp, #0x10]
700b3f58: 4388         	bics	r0, r1
700b3f5a: 9001         	str	r0, [sp, #0x4]
700b3f5c: 9802         	ldr	r0, [sp, #0x8]
700b3f5e: 9903         	ldr	r1, [sp, #0xc]
700b3f60: 4088         	lsls	r0, r1
700b3f62: 9904         	ldr	r1, [sp, #0x10]
700b3f64: 4001         	ands	r1, r0
700b3f66: 9801         	ldr	r0, [sp, #0x4]
700b3f68: 4308         	orrs	r0, r1
700b3f6a: 9001         	str	r0, [sp, #0x4]
700b3f6c: 9805         	ldr	r0, [sp, #0x14]
700b3f6e: 9901         	ldr	r1, [sp, #0x4]
700b3f70: f001 f9e6    	bl	0x700b5340 <CSL_REG32_WR_RAW> @ imm = #0x13cc
700b3f74: b006         	add	sp, #0x18
700b3f76: bd80         	pop	{r7, pc}
		...

700b3f80 <SOC_getCoreName>:
700b3f80: b082         	sub	sp, #0x8
700b3f82: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3f86: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3f8a: 2806         	cmp	r0, #0x6
700b3f8c: d80a         	bhi	0x700b3fa4 <SOC_getCoreName+0x24> @ imm = #0x14
700b3f8e: e7ff         	b	0x700b3f90 <SOC_getCoreName+0x10> @ imm = #-0x2
700b3f90: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b3f94: f248 200c    	movw	r0, #0x820c
700b3f98: f2c7 000b    	movt	r0, #0x700b
700b3f9c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b3fa0: 9000         	str	r0, [sp]
700b3fa2: e006         	b	0x700b3fb2 <SOC_getCoreName+0x32> @ imm = #0xc
700b3fa4: f248 200c    	movw	r0, #0x820c
700b3fa8: f2c7 000b    	movt	r0, #0x700b
700b3fac: 69c0         	ldr	r0, [r0, #0x1c]
700b3fae: 9000         	str	r0, [sp]
700b3fb0: e7ff         	b	0x700b3fb2 <SOC_getCoreName+0x32> @ imm = #-0x2
700b3fb2: 9800         	ldr	r0, [sp]
700b3fb4: b002         	add	sp, #0x8
700b3fb6: 4770         	bx	lr
		...

700b3fc0 <Sciclient_secProxyFlush>:
700b3fc0: b580         	push	{r7, lr}
700b3fc2: b082         	sub	sp, #0x8
700b3fc4: 9001         	str	r0, [sp, #0x4]
700b3fc6: e7ff         	b	0x700b3fc8 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2
700b3fc8: 9801         	ldr	r0, [sp, #0x4]
700b3fca: f000 ffd1    	bl	0x700b4f70 <Sciclient_secProxyThreadStatusReg> @ imm = #0xfa2
700b3fce: f001 fa4f    	bl	0x700b5470 <CSL_REG32_RD_RAW> @ imm = #0x149e
700b3fd2: 0600         	lsls	r0, r0, #0x18
700b3fd4: b170         	cbz	r0, 0x700b3ff4 <Sciclient_secProxyFlush+0x34> @ imm = #0x1c
700b3fd6: e7ff         	b	0x700b3fd8 <Sciclient_secProxyFlush+0x18> @ imm = #-0x2
700b3fd8: 9801         	ldr	r0, [sp, #0x4]
700b3fda: f248 21d8    	movw	r1, #0x82d8
700b3fde: f2c7 010b    	movt	r1, #0x700b
700b3fe2: 694a         	ldr	r2, [r1, #0x14]
700b3fe4: f04f 31ff    	mov.w	r1, #0xffffffff
700b3fe8: eb01 0192    	add.w	r1, r1, r2, lsr #2
700b3fec: b2c9         	uxtb	r1, r1
700b3fee: f000 fa27    	bl	0x700b4440 <Sciclient_secProxyReadThread32> @ imm = #0x44e
700b3ff2: e7e9         	b	0x700b3fc8 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2e
700b3ff4: b002         	add	sp, #0x8
700b3ff6: bd80         	pop	{r7, pc}
		...

700b4000 <UART_writeDataPolling>:
700b4000: b580         	push	{r7, lr}
700b4002: b082         	sub	sp, #0x8
700b4004: 9001         	str	r0, [sp, #0x4]
700b4006: 2000         	movs	r0, #0x0
700b4008: 9000         	str	r0, [sp]
700b400a: 9801         	ldr	r0, [sp, #0x4]
700b400c: 6881         	ldr	r1, [r0, #0x8]
700b400e: 6902         	ldr	r2, [r0, #0x10]
700b4010: f7f9 ff7e    	bl	0x700adf10 <UART_fifoWrite> @ imm = #-0x6104
700b4014: 9000         	str	r0, [sp]
700b4016: 9a00         	ldr	r2, [sp]
700b4018: 9901         	ldr	r1, [sp, #0x4]
700b401a: 6908         	ldr	r0, [r1, #0x10]
700b401c: 1a80         	subs	r0, r0, r2
700b401e: 6108         	str	r0, [r1, #0x10]
700b4020: 9901         	ldr	r1, [sp, #0x4]
700b4022: 6888         	ldr	r0, [r1, #0x8]
700b4024: 9a00         	ldr	r2, [sp]
700b4026: 4410         	add	r0, r2
700b4028: 6088         	str	r0, [r1, #0x8]
700b402a: 9a00         	ldr	r2, [sp]
700b402c: 9901         	ldr	r1, [sp, #0x4]
700b402e: 68c8         	ldr	r0, [r1, #0xc]
700b4030: 4410         	add	r0, r2
700b4032: 60c8         	str	r0, [r1, #0xc]
700b4034: b002         	add	sp, #0x8
700b4036: bd80         	pop	{r7, pc}
		...

700b4040 <SemaphoreP_destruct>:
700b4040: b580         	push	{r7, lr}
700b4042: b082         	sub	sp, #0x8
700b4044: 9001         	str	r0, [sp, #0x4]
700b4046: 2000         	movs	r0, #0x0
700b4048: 9000         	str	r0, [sp]
700b404a: 9801         	ldr	r0, [sp, #0x4]
700b404c: b188         	cbz	r0, 0x700b4072 <SemaphoreP_destruct+0x32> @ imm = #0x22
700b404e: e7ff         	b	0x700b4050 <SemaphoreP_destruct+0x10> @ imm = #-0x2
700b4050: 9801         	ldr	r0, [sp, #0x4]
700b4052: 9000         	str	r0, [sp]
700b4054: 9800         	ldr	r0, [sp]
700b4056: 6d40         	ldr	r0, [r0, #0x54]
700b4058: 2801         	cmp	r0, #0x1
700b405a: d105         	bne	0x700b4068 <SemaphoreP_destruct+0x28> @ imm = #0xa
700b405c: e7ff         	b	0x700b405e <SemaphoreP_destruct+0x1e> @ imm = #-0x2
700b405e: 9800         	ldr	r0, [sp]
700b4060: 301c         	adds	r0, #0x1c
700b4062: f7f7 f875    	bl	0x700ab150 <_tx_mutex_delete> @ imm = #-0x8f16
700b4066: e003         	b	0x700b4070 <SemaphoreP_destruct+0x30> @ imm = #0x6
700b4068: 9800         	ldr	r0, [sp]
700b406a: f7f7 ff79    	bl	0x700abf60 <_tx_semaphore_delete> @ imm = #-0x810e
700b406e: e7ff         	b	0x700b4070 <SemaphoreP_destruct+0x30> @ imm = #-0x2
700b4070: e7ff         	b	0x700b4072 <SemaphoreP_destruct+0x32> @ imm = #-0x2
700b4072: b002         	add	sp, #0x8
700b4074: bd80         	pop	{r7, pc}
		...
700b407e: 0000         	movs	r0, r0

700b4080 <CSL_pktdmaTeardownRxChan>:
700b4080: b580         	push	{r7, lr}
700b4082: b084         	sub	sp, #0x10
700b4084: 9003         	str	r0, [sp, #0xc]
700b4086: 9102         	str	r1, [sp, #0x8]
700b4088: f88d 2007    	strb.w	r2, [sp, #0x7]
700b408c: f88d 3006    	strb.w	r3, [sp, #0x6]
700b4090: 9803         	ldr	r0, [sp, #0xc]
700b4092: 9902         	ldr	r1, [sp, #0x8]
700b4094: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b4098: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b409c: f003 0301    	and	r3, r3, #0x1
700b40a0: 46ec         	mov	r12, sp
700b40a2: f8cc 3000    	str.w	r3, [r12]
700b40a6: f002 0301    	and	r3, r2, #0x1
700b40aa: 2201         	movs	r2, #0x1
700b40ac: f7f7 fd40    	bl	0x700abb30 <CSL_pktdmaTeardownChan> @ imm = #-0x8580
700b40b0: b004         	add	sp, #0x10
700b40b2: bd80         	pop	{r7, pc}
		...

700b40c0 <CSL_pktdmaTeardownTxChan>:
700b40c0: b580         	push	{r7, lr}
700b40c2: b084         	sub	sp, #0x10
700b40c4: 9003         	str	r0, [sp, #0xc]
700b40c6: 9102         	str	r1, [sp, #0x8]
700b40c8: f88d 2007    	strb.w	r2, [sp, #0x7]
700b40cc: f88d 3006    	strb.w	r3, [sp, #0x6]
700b40d0: 9803         	ldr	r0, [sp, #0xc]
700b40d2: 9902         	ldr	r1, [sp, #0x8]
700b40d4: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b40d8: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b40dc: f003 0301    	and	r3, r3, #0x1
700b40e0: 46ec         	mov	r12, sp
700b40e2: f8cc 3000    	str.w	r3, [r12]
700b40e6: f002 0301    	and	r3, r2, #0x1
700b40ea: 2200         	movs	r2, #0x0
700b40ec: f7f7 fd20    	bl	0x700abb30 <CSL_pktdmaTeardownChan> @ imm = #-0x85c0
700b40f0: b004         	add	sp, #0x10
700b40f2: bd80         	pop	{r7, pc}
		...

700b4100 <TimerP_Params_init>:
700b4100: b081         	sub	sp, #0x4
700b4102: 9000         	str	r0, [sp]
700b4104: 9800         	ldr	r0, [sp]
700b4106: 2101         	movs	r1, #0x1
700b4108: 6001         	str	r1, [r0]
700b410a: 9a00         	ldr	r2, [sp]
700b410c: f647 0040    	movw	r0, #0x7840
700b4110: f2c0 107d    	movt	r0, #0x17d
700b4114: 6050         	str	r0, [r2, #0x4]
700b4116: 9a00         	ldr	r2, [sp]
700b4118: f44f 707a    	mov.w	r0, #0x3e8
700b411c: 6090         	str	r0, [r2, #0x8]
700b411e: 9a00         	ldr	r2, [sp]
700b4120: 2000         	movs	r0, #0x0
700b4122: 60d0         	str	r0, [r2, #0xc]
700b4124: 9a00         	ldr	r2, [sp]
700b4126: 6110         	str	r0, [r2, #0x10]
700b4128: 9a00         	ldr	r2, [sp]
700b412a: 6151         	str	r1, [r2, #0x14]
700b412c: 9900         	ldr	r1, [sp]
700b412e: 6188         	str	r0, [r1, #0x18]
700b4130: b001         	add	sp, #0x4
700b4132: 4770         	bx	lr
		...

700b4140 <UART_IsDataLengthValid>:
700b4140: b082         	sub	sp, #0x8
700b4142: 9001         	str	r0, [sp, #0x4]
700b4144: f06f 0002    	mvn	r0, #0x2
700b4148: 9000         	str	r0, [sp]
700b414a: 9801         	ldr	r0, [sp, #0x4]
700b414c: b160         	cbz	r0, 0x700b4168 <UART_IsDataLengthValid+0x28> @ imm = #0x18
700b414e: e7ff         	b	0x700b4150 <UART_IsDataLengthValid+0x10> @ imm = #-0x2
700b4150: 9801         	ldr	r0, [sp, #0x4]
700b4152: 2801         	cmp	r0, #0x1
700b4154: d008         	beq	0x700b4168 <UART_IsDataLengthValid+0x28> @ imm = #0x10
700b4156: e7ff         	b	0x700b4158 <UART_IsDataLengthValid+0x18> @ imm = #-0x2
700b4158: 9801         	ldr	r0, [sp, #0x4]
700b415a: 2802         	cmp	r0, #0x2
700b415c: d004         	beq	0x700b4168 <UART_IsDataLengthValid+0x28> @ imm = #0x8
700b415e: e7ff         	b	0x700b4160 <UART_IsDataLengthValid+0x20> @ imm = #-0x2
700b4160: 9801         	ldr	r0, [sp, #0x4]
700b4162: 2803         	cmp	r0, #0x3
700b4164: d103         	bne	0x700b416e <UART_IsDataLengthValid+0x2e> @ imm = #0x6
700b4166: e7ff         	b	0x700b4168 <UART_IsDataLengthValid+0x28> @ imm = #-0x2
700b4168: 2000         	movs	r0, #0x0
700b416a: 9000         	str	r0, [sp]
700b416c: e7ff         	b	0x700b416e <UART_IsDataLengthValid+0x2e> @ imm = #-0x2
700b416e: 9800         	ldr	r0, [sp]
700b4170: b002         	add	sp, #0x8
700b4172: 4770         	bx	lr
		...

700b4180 <UART_checkTransaction>:
700b4180: b082         	sub	sp, #0x8
700b4182: 9001         	str	r0, [sp, #0x4]
700b4184: 2000         	movs	r0, #0x0
700b4186: 9000         	str	r0, [sp]
700b4188: 9801         	ldr	r0, [sp, #0x4]
700b418a: 6840         	ldr	r0, [r0, #0x4]
700b418c: b938         	cbnz	r0, 0x700b419e <UART_checkTransaction+0x1e> @ imm = #0xe
700b418e: e7ff         	b	0x700b4190 <UART_checkTransaction+0x10> @ imm = #-0x2
700b4190: 9901         	ldr	r1, [sp, #0x4]
700b4192: 200a         	movs	r0, #0xa
700b4194: 60c8         	str	r0, [r1, #0xc]
700b4196: f04f 30ff    	mov.w	r0, #0xffffffff
700b419a: 9000         	str	r0, [sp]
700b419c: e7ff         	b	0x700b419e <UART_checkTransaction+0x1e> @ imm = #-0x2
700b419e: 9801         	ldr	r0, [sp, #0x4]
700b41a0: 6800         	ldr	r0, [r0]
700b41a2: b920         	cbnz	r0, 0x700b41ae <UART_checkTransaction+0x2e> @ imm = #0x8
700b41a4: e7ff         	b	0x700b41a6 <UART_checkTransaction+0x26> @ imm = #-0x2
700b41a6: f04f 30ff    	mov.w	r0, #0xffffffff
700b41aa: 9000         	str	r0, [sp]
700b41ac: e7ff         	b	0x700b41ae <UART_checkTransaction+0x2e> @ imm = #-0x2
700b41ae: 9800         	ldr	r0, [sp]
700b41b0: b002         	add	sp, #0x8
700b41b2: 4770         	bx	lr
		...

700b41c0 <ClockP_timerTickIsr>:
700b41c0: b580         	push	{r7, lr}
700b41c2: b082         	sub	sp, #0x8
700b41c4: 9001         	str	r0, [sp, #0x4]
700b41c6: f64a 1180    	movw	r1, #0xa980
700b41ca: f2c7 0108    	movt	r1, #0x7008
700b41ce: 680a         	ldr	r2, [r1]
700b41d0: 6848         	ldr	r0, [r1, #0x4]
700b41d2: 3201         	adds	r2, #0x1
700b41d4: f140 0000    	adc	r0, r0, #0x0
700b41d8: 600a         	str	r2, [r1]
700b41da: 6048         	str	r0, [r1, #0x4]
700b41dc: f7f7 ef3c    	blx	0x700ac058 <_tx_timer_interrupt> @ imm = #-0x8188
700b41e0: f248 2090    	movw	r0, #0x8290
700b41e4: f2c7 000b    	movt	r0, #0x700b
700b41e8: 6800         	ldr	r0, [r0]
700b41ea: f001 f8f9    	bl	0x700b53e0 <ClockP_timerClearOverflowInt> @ imm = #0x11f2
700b41ee: b002         	add	sp, #0x8
700b41f0: bd80         	pop	{r7, pc}
		...
700b41fe: 0000         	movs	r0, r0

700b4200 <HW_WR_FIELD32_RAW>:
700b4200: b085         	sub	sp, #0x14
700b4202: 9004         	str	r0, [sp, #0x10]
700b4204: 9103         	str	r1, [sp, #0xc]
700b4206: 9202         	str	r2, [sp, #0x8]
700b4208: 9301         	str	r3, [sp, #0x4]
700b420a: 9804         	ldr	r0, [sp, #0x10]
700b420c: 6800         	ldr	r0, [r0]
700b420e: 9000         	str	r0, [sp]
700b4210: 9903         	ldr	r1, [sp, #0xc]
700b4212: 9800         	ldr	r0, [sp]
700b4214: 4388         	bics	r0, r1
700b4216: 9000         	str	r0, [sp]
700b4218: 9801         	ldr	r0, [sp, #0x4]
700b421a: 9902         	ldr	r1, [sp, #0x8]
700b421c: 4088         	lsls	r0, r1
700b421e: 9903         	ldr	r1, [sp, #0xc]
700b4220: 4001         	ands	r1, r0
700b4222: 9800         	ldr	r0, [sp]
700b4224: 4308         	orrs	r0, r1
700b4226: 9000         	str	r0, [sp]
700b4228: 9800         	ldr	r0, [sp]
700b422a: 9904         	ldr	r1, [sp, #0x10]
700b422c: 6008         	str	r0, [r1]
700b422e: b005         	add	sp, #0x14
700b4230: 4770         	bx	lr
		...
700b423e: 0000         	movs	r0, r0

700b4240 <UART_enhanFuncBitValRestore>:
700b4240: b580         	push	{r7, lr}
700b4242: b084         	sub	sp, #0x10
700b4244: 9003         	str	r0, [sp, #0xc]
700b4246: 9102         	str	r1, [sp, #0x8]
700b4248: 9803         	ldr	r0, [sp, #0xc]
700b424a: 21bf         	movs	r1, #0xbf
700b424c: f7fe fa58    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #-0x1b50
700b4250: 9001         	str	r0, [sp, #0x4]
700b4252: 9803         	ldr	r0, [sp, #0xc]
700b4254: 3008         	adds	r0, #0x8
700b4256: 9902         	ldr	r1, [sp, #0x8]
700b4258: ea4f 1311    	lsr.w	r3, r1, #0x4
700b425c: 2110         	movs	r1, #0x10
700b425e: 2204         	movs	r2, #0x4
700b4260: f7ff ffce    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #-0x64
700b4264: 9803         	ldr	r0, [sp, #0xc]
700b4266: 300c         	adds	r0, #0xc
700b4268: 9901         	ldr	r1, [sp, #0x4]
700b426a: f001 f8c9    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x1192
700b426e: b004         	add	sp, #0x10
700b4270: bd80         	pop	{r7, pc}
		...
700b427e: 0000         	movs	r0, r0

700b4280 <UART_hardwareFlowCtrlOptSet>:
700b4280: b580         	push	{r7, lr}
700b4282: b084         	sub	sp, #0x10
700b4284: 9003         	str	r0, [sp, #0xc]
700b4286: 9102         	str	r1, [sp, #0x8]
700b4288: 2000         	movs	r0, #0x0
700b428a: 9001         	str	r0, [sp, #0x4]
700b428c: 9803         	ldr	r0, [sp, #0xc]
700b428e: 21bf         	movs	r1, #0xbf
700b4290: f7fe fa36    	bl	0x700b2700 <UART_regConfigModeEnable> @ imm = #-0x1b94
700b4294: 9001         	str	r0, [sp, #0x4]
700b4296: 9803         	ldr	r0, [sp, #0xc]
700b4298: 3008         	adds	r0, #0x8
700b429a: 9b02         	ldr	r3, [sp, #0x8]
700b429c: 21c0         	movs	r1, #0xc0
700b429e: 2206         	movs	r2, #0x6
700b42a0: f7ff ffae    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #-0xa4
700b42a4: 9803         	ldr	r0, [sp, #0xc]
700b42a6: 300c         	adds	r0, #0xc
700b42a8: 9901         	ldr	r1, [sp, #0x4]
700b42aa: f001 f8a9    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x1152
700b42ae: b004         	add	sp, #0x10
700b42b0: bd80         	pop	{r7, pc}
		...
700b42be: 0000         	movs	r0, r0

700b42c0 <CSL_pktdmaGetChanPeerReg>:
700b42c0: b510         	push	{r4, lr}
700b42c2: b086         	sub	sp, #0x18
700b42c4: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b42c8: 9005         	str	r0, [sp, #0x14]
700b42ca: 9104         	str	r1, [sp, #0x10]
700b42cc: 9203         	str	r2, [sp, #0xc]
700b42ce: 9302         	str	r3, [sp, #0x8]
700b42d0: 9805         	ldr	r0, [sp, #0x14]
700b42d2: 9904         	ldr	r1, [sp, #0x10]
700b42d4: 9a02         	ldr	r2, [sp, #0x8]
700b42d6: 9b08         	ldr	r3, [sp, #0x20]
700b42d8: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b42dc: 46ee         	mov	lr, sp
700b42de: 2401         	movs	r4, #0x1
700b42e0: f8ce 4004    	str.w	r4, [lr, #0x4]
700b42e4: f8ce c000    	str.w	r12, [lr]
700b42e8: f7f9 fdb2    	bl	0x700ade50 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x649c
700b42ec: b006         	add	sp, #0x18
700b42ee: bd10         	pop	{r4, pc}

700b42f0 <CSL_pktdmaSetChanPeerReg>:
700b42f0: b510         	push	{r4, lr}
700b42f2: b086         	sub	sp, #0x18
700b42f4: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b42f8: 9005         	str	r0, [sp, #0x14]
700b42fa: 9104         	str	r1, [sp, #0x10]
700b42fc: 9203         	str	r2, [sp, #0xc]
700b42fe: 9302         	str	r3, [sp, #0x8]
700b4300: 9805         	ldr	r0, [sp, #0x14]
700b4302: 9904         	ldr	r1, [sp, #0x10]
700b4304: 9a02         	ldr	r2, [sp, #0x8]
700b4306: 9b08         	ldr	r3, [sp, #0x20]
700b4308: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b430c: 46ee         	mov	lr, sp
700b430e: 2400         	movs	r4, #0x0
700b4310: f8ce 4004    	str.w	r4, [lr, #0x4]
700b4314: f8ce c000    	str.w	r12, [lr]
700b4318: f7f9 fd9a    	bl	0x700ade50 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x64cc
700b431c: b006         	add	sp, #0x18
700b431e: bd10         	pop	{r4, pc}

700b4320 <UART_flowCtrlTrigLvlConfig>:
700b4320: b580         	push	{r7, lr}
700b4322: b084         	sub	sp, #0x10
700b4324: 9003         	str	r0, [sp, #0xc]
700b4326: 9102         	str	r1, [sp, #0x8]
700b4328: 9201         	str	r2, [sp, #0x4]
700b432a: 2000         	movs	r0, #0x0
700b432c: 9000         	str	r0, [sp]
700b432e: 9802         	ldr	r0, [sp, #0x8]
700b4330: f000 000f    	and	r0, r0, #0xf
700b4334: 9000         	str	r0, [sp]
700b4336: 9801         	ldr	r0, [sp, #0x4]
700b4338: 0100         	lsls	r0, r0, #0x4
700b433a: b2c1         	uxtb	r1, r0
700b433c: 9800         	ldr	r0, [sp]
700b433e: 4308         	orrs	r0, r1
700b4340: 9000         	str	r0, [sp]
700b4342: 9803         	ldr	r0, [sp, #0xc]
700b4344: 3018         	adds	r0, #0x18
700b4346: 9900         	ldr	r1, [sp]
700b4348: f001 f85a    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x10b4
700b434c: b004         	add	sp, #0x10
700b434e: bd80         	pop	{r7, pc}

700b4350 <_txe_thread_relinquish>:
700b4350: b580         	push	{r7, lr}
700b4352: b082         	sub	sp, #0x8
700b4354: f64a 2034    	movw	r0, #0xaa34
700b4358: f2c7 0008    	movt	r0, #0x7008
700b435c: 6800         	ldr	r0, [r0]
700b435e: 9001         	str	r0, [sp, #0x4]
700b4360: 9801         	ldr	r0, [sp, #0x4]
700b4362: b158         	cbz	r0, 0x700b437c <_txe_thread_relinquish+0x2c> @ imm = #0x16
700b4364: e7ff         	b	0x700b4366 <_txe_thread_relinquish+0x16> @ imm = #-0x2
700b4366: f248 3048    	movw	r0, #0x8348
700b436a: f2c7 000b    	movt	r0, #0x700b
700b436e: 6800         	ldr	r0, [r0]
700b4370: b918         	cbnz	r0, 0x700b437a <_txe_thread_relinquish+0x2a> @ imm = #0x6
700b4372: e7ff         	b	0x700b4374 <_txe_thread_relinquish+0x24> @ imm = #-0x2
700b4374: f7fa f8ec    	bl	0x700ae550 <_tx_thread_relinquish> @ imm = #-0x5e28
700b4378: e7ff         	b	0x700b437a <_txe_thread_relinquish+0x2a> @ imm = #-0x2
700b437a: e7ff         	b	0x700b437c <_txe_thread_relinquish+0x2c> @ imm = #-0x2
700b437c: b002         	add	sp, #0x8
700b437e: bd80         	pop	{r7, pc}

700b4380 <CycleCounterP_getCount32>:
700b4380: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0
700b4384: e12fff1e     	bx	lr

700b4388 <PmuP_setup>:
700b4388: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700b438c: e12fff1e     	bx	lr

700b4390 <PmuP_enableCounters>:
700b4390: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700b4394: e12fff1e     	bx	lr

700b4398 <PmuP_disableCounters>:
700b4398: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2
700b439c: e12fff1e     	bx	lr

700b43a0 <PmuP_getOverflowStatus>:
700b43a0: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700b43a4: e12fff1e     	bx	lr

700b43a8 <PmuP_clearOverflowStatus>:
700b43a8: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700b43ac: e12fff1e     	bx	lr

700b43b0 <CSL_secProxyGetMaxMsgSize>:
700b43b0: b580         	push	{r7, lr}
700b43b2: b082         	sub	sp, #0x8
700b43b4: 9001         	str	r0, [sp, #0x4]
700b43b6: 9801         	ldr	r0, [sp, #0x4]
700b43b8: 6980         	ldr	r0, [r0, #0x18]
700b43ba: b960         	cbnz	r0, 0x700b43d6 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #0x18
700b43bc: e7ff         	b	0x700b43be <CSL_secProxyGetMaxMsgSize+0xe> @ imm = #-0x2
700b43be: 9801         	ldr	r0, [sp, #0x4]
700b43c0: 6800         	ldr	r0, [r0]
700b43c2: 3004         	adds	r0, #0x4
700b43c4: 2100         	movs	r1, #0x0
700b43c6: f6cf 71ff    	movt	r1, #0xffff
700b43ca: 2210         	movs	r2, #0x10
700b43cc: f000 faf0    	bl	0x700b49b0 <CSL_REG32_FEXT_RAW> @ imm = #0x5e0
700b43d0: 9901         	ldr	r1, [sp, #0x4]
700b43d2: 6188         	str	r0, [r1, #0x18]
700b43d4: e7ff         	b	0x700b43d6 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #-0x2
700b43d6: 9801         	ldr	r0, [sp, #0x4]
700b43d8: 6980         	ldr	r0, [r0, #0x18]
700b43da: b002         	add	sp, #0x8
700b43dc: bd80         	pop	{r7, pc}
700b43de: 0000         	movs	r0, r0

700b43e0 <Sciclient_rmIaIsIa>:
700b43e0: b580         	push	{r7, lr}
700b43e2: b082         	sub	sp, #0x8
700b43e4: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b43e8: 2000         	movs	r0, #0x0
700b43ea: f88d 0005    	strb.w	r0, [sp, #0x5]
700b43ee: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b43f2: f7fe f835    	bl	0x700b2460 <Sciclient_rmIaGetInst> @ imm = #-0x1f96
700b43f6: b120         	cbz	r0, 0x700b4402 <Sciclient_rmIaIsIa+0x22> @ imm = #0x8
700b43f8: e7ff         	b	0x700b43fa <Sciclient_rmIaIsIa+0x1a> @ imm = #-0x2
700b43fa: 2001         	movs	r0, #0x1
700b43fc: f88d 0005    	strb.w	r0, [sp, #0x5]
700b4400: e7ff         	b	0x700b4402 <Sciclient_rmIaIsIa+0x22> @ imm = #-0x2
700b4402: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b4406: f000 0001    	and	r0, r0, #0x1
700b440a: b002         	add	sp, #0x8
700b440c: bd80         	pop	{r7, pc}
700b440e: 0000         	movs	r0, r0

700b4410 <Sciclient_rmIrIsIr>:
700b4410: b580         	push	{r7, lr}
700b4412: b082         	sub	sp, #0x8
700b4414: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b4418: 2000         	movs	r0, #0x0
700b441a: f88d 0005    	strb.w	r0, [sp, #0x5]
700b441e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b4422: f7fd fba5    	bl	0x700b1b70 <Sciclient_rmIrGetInst> @ imm = #-0x28b6
700b4426: b120         	cbz	r0, 0x700b4432 <Sciclient_rmIrIsIr+0x22> @ imm = #0x8
700b4428: e7ff         	b	0x700b442a <Sciclient_rmIrIsIr+0x1a> @ imm = #-0x2
700b442a: 2001         	movs	r0, #0x1
700b442c: f88d 0005    	strb.w	r0, [sp, #0x5]
700b4430: e7ff         	b	0x700b4432 <Sciclient_rmIrIsIr+0x22> @ imm = #-0x2
700b4432: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b4436: f000 0001    	and	r0, r0, #0x1
700b443a: b002         	add	sp, #0x8
700b443c: bd80         	pop	{r7, pc}
700b443e: 0000         	movs	r0, r0

700b4440 <Sciclient_secProxyReadThread32>:
700b4440: b580         	push	{r7, lr}
700b4442: b084         	sub	sp, #0x10
700b4444: 9003         	str	r0, [sp, #0xc]
700b4446: f88d 100b    	strb.w	r1, [sp, #0xb]
700b444a: 9903         	ldr	r1, [sp, #0xc]
700b444c: f248 2050    	movw	r0, #0x8250
700b4450: f2c7 000b    	movt	r0, #0x700b
700b4454: 2200         	movs	r2, #0x0
700b4456: f000 fcbb    	bl	0x700b4dd0 <CSL_secProxyGetDataAddr> @ imm = #0x976
700b445a: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700b445e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b4462: f001 f805    	bl	0x700b5470 <CSL_REG32_RD_RAW> @ imm = #0x100a
700b4466: 9001         	str	r0, [sp, #0x4]
700b4468: 9801         	ldr	r0, [sp, #0x4]
700b446a: b004         	add	sp, #0x10
700b446c: bd80         	pop	{r7, pc}
700b446e: 0000         	movs	r0, r0

700b4470 <System_init>:
; {
700b4470: b580         	push	{r7, lr}
;     Dpl_init();
700b4472: f7ff fce5    	bl	0x700b3e40 <Dpl_init>   @ imm = #-0x636
;         retVal = Sciclient_init(CSL_CORE_ID_R5FSS0_0);
700b4476: 2001         	movs	r0, #0x1
700b4478: f7fb f8e2    	bl	0x700af640 <Sciclient_init> @ imm = #-0x4e3c
;         DebugP_assertNoLog(SystemP_SUCCESS == retVal);
700b447c: fab0 f080    	clz	r0, r0
700b4480: 0940         	lsrs	r0, r0, #0x5
700b4482: f002 fc1d    	bl	0x700b6cc0 <_DebugP_assertNoLog> @ imm = #0x283a
;     CycleCounterP_init(SOC_getSelfCpuClk());
700b4486: f000 fac3    	bl	0x700b4a10 <SOC_getSelfCpuClk> @ imm = #0x586
700b448a: f7fa fa19    	bl	0x700ae8c0 <CycleCounterP_init> @ imm = #-0x5bce
;         PowerClock_init();
700b448e: f7fc f87f    	bl	0x700b0590 <PowerClock_init> @ imm = #-0x3f02
;         Pinmux_init();
700b4492: f000 fb2d    	bl	0x700b4af0 <Pinmux_init> @ imm = #0x65a
;     UART_init();
700b4496: e8bd 4080    	pop.w	{r7, lr}
700b449a: f7f9 bd99    	b.w	0x700adfd0 <UART_init>  @ imm = #-0x64ce
700b449e: 0000         	movs	r0, r0

700b44a0 <_is_digit>:
700b44a0: b082         	sub	sp, #0x8
700b44a2: f88d 0007    	strb.w	r0, [sp, #0x7]
700b44a6: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b44aa: 2000         	movs	r0, #0x0
700b44ac: 2930         	cmp	r1, #0x30
700b44ae: 9000         	str	r0, [sp]
700b44b0: db08         	blt	0x700b44c4 <_is_digit+0x24> @ imm = #0x10
700b44b2: e7ff         	b	0x700b44b4 <_is_digit+0x14> @ imm = #-0x2
700b44b4: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b44b8: 2000         	movs	r0, #0x0
700b44ba: 293a         	cmp	r1, #0x3a
700b44bc: bfb8         	it	lt
700b44be: 2001         	movlt	r0, #0x1
700b44c0: 9000         	str	r0, [sp]
700b44c2: e7ff         	b	0x700b44c4 <_is_digit+0x24> @ imm = #-0x2
700b44c4: 9800         	ldr	r0, [sp]
700b44c6: f000 0001    	and	r0, r0, #0x1
700b44ca: b002         	add	sp, #0x8
700b44cc: 4770         	bx	lr
700b44ce: 0000         	movs	r0, r0

700b44d0 <CSL_bcdmaGetRxRT>:
700b44d0: b580         	push	{r7, lr}
700b44d2: b084         	sub	sp, #0x10
700b44d4: 9003         	str	r0, [sp, #0xc]
700b44d6: 9102         	str	r1, [sp, #0x8]
700b44d8: 9201         	str	r2, [sp, #0x4]
700b44da: 9803         	ldr	r0, [sp, #0xc]
700b44dc: 9a02         	ldr	r2, [sp, #0x8]
700b44de: 9b01         	ldr	r3, [sp, #0x4]
700b44e0: 2107         	movs	r1, #0x7
700b44e2: f7fc fcb5    	bl	0x700b0e50 <CSL_bcdmaDoChanOp> @ imm = #-0x3696
700b44e6: 9000         	str	r0, [sp]
700b44e8: 9800         	ldr	r0, [sp]
700b44ea: b120         	cbz	r0, 0x700b44f6 <CSL_bcdmaGetRxRT+0x26> @ imm = #0x8
700b44ec: e7ff         	b	0x700b44ee <CSL_bcdmaGetRxRT+0x1e> @ imm = #-0x2
700b44ee: f04f 30ff    	mov.w	r0, #0xffffffff
700b44f2: 9000         	str	r0, [sp]
700b44f4: e7ff         	b	0x700b44f6 <CSL_bcdmaGetRxRT+0x26> @ imm = #-0x2
700b44f6: 9800         	ldr	r0, [sp]
700b44f8: b004         	add	sp, #0x10
700b44fa: bd80         	pop	{r7, pc}
700b44fc: 0000         	movs	r0, r0
700b44fe: 0000         	movs	r0, r0

700b4500 <CSL_bcdmaGetTxRT>:
700b4500: b580         	push	{r7, lr}
700b4502: b084         	sub	sp, #0x10
700b4504: 9003         	str	r0, [sp, #0xc]
700b4506: 9102         	str	r1, [sp, #0x8]
700b4508: 9201         	str	r2, [sp, #0x4]
700b450a: 9803         	ldr	r0, [sp, #0xc]
700b450c: 9a02         	ldr	r2, [sp, #0x8]
700b450e: 9b01         	ldr	r3, [sp, #0x4]
700b4510: 2107         	movs	r1, #0x7
700b4512: f7fc fc9d    	bl	0x700b0e50 <CSL_bcdmaDoChanOp> @ imm = #-0x36c6
700b4516: 9000         	str	r0, [sp]
700b4518: 9800         	ldr	r0, [sp]
700b451a: b120         	cbz	r0, 0x700b4526 <CSL_bcdmaGetTxRT+0x26> @ imm = #0x8
700b451c: e7ff         	b	0x700b451e <CSL_bcdmaGetTxRT+0x1e> @ imm = #-0x2
700b451e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4522: 9000         	str	r0, [sp]
700b4524: e7ff         	b	0x700b4526 <CSL_bcdmaGetTxRT+0x26> @ imm = #-0x2
700b4526: 9800         	ldr	r0, [sp]
700b4528: b004         	add	sp, #0x10
700b452a: bd80         	pop	{r7, pc}
700b452c: 0000         	movs	r0, r0
700b452e: 0000         	movs	r0, r0

700b4530 <CSL_bcdmaSetRxRT>:
700b4530: b580         	push	{r7, lr}
700b4532: b084         	sub	sp, #0x10
700b4534: 9003         	str	r0, [sp, #0xc]
700b4536: 9102         	str	r1, [sp, #0x8]
700b4538: 9201         	str	r2, [sp, #0x4]
700b453a: 9803         	ldr	r0, [sp, #0xc]
700b453c: 9a02         	ldr	r2, [sp, #0x8]
700b453e: 9b01         	ldr	r3, [sp, #0x4]
700b4540: 2108         	movs	r1, #0x8
700b4542: f7fc fc85    	bl	0x700b0e50 <CSL_bcdmaDoChanOp> @ imm = #-0x36f6
700b4546: 9000         	str	r0, [sp]
700b4548: 9800         	ldr	r0, [sp]
700b454a: b120         	cbz	r0, 0x700b4556 <CSL_bcdmaSetRxRT+0x26> @ imm = #0x8
700b454c: e7ff         	b	0x700b454e <CSL_bcdmaSetRxRT+0x1e> @ imm = #-0x2
700b454e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4552: 9000         	str	r0, [sp]
700b4554: e7ff         	b	0x700b4556 <CSL_bcdmaSetRxRT+0x26> @ imm = #-0x2
700b4556: 9800         	ldr	r0, [sp]
700b4558: b004         	add	sp, #0x10
700b455a: bd80         	pop	{r7, pc}
700b455c: 0000         	movs	r0, r0
700b455e: 0000         	movs	r0, r0

700b4560 <CSL_bcdmaSetTxRT>:
700b4560: b580         	push	{r7, lr}
700b4562: b084         	sub	sp, #0x10
700b4564: 9003         	str	r0, [sp, #0xc]
700b4566: 9102         	str	r1, [sp, #0x8]
700b4568: 9201         	str	r2, [sp, #0x4]
700b456a: 9803         	ldr	r0, [sp, #0xc]
700b456c: 9a02         	ldr	r2, [sp, #0x8]
700b456e: 9b01         	ldr	r3, [sp, #0x4]
700b4570: 2108         	movs	r1, #0x8
700b4572: f7fc fc6d    	bl	0x700b0e50 <CSL_bcdmaDoChanOp> @ imm = #-0x3726
700b4576: 9000         	str	r0, [sp]
700b4578: 9800         	ldr	r0, [sp]
700b457a: b120         	cbz	r0, 0x700b4586 <CSL_bcdmaSetTxRT+0x26> @ imm = #0x8
700b457c: e7ff         	b	0x700b457e <CSL_bcdmaSetTxRT+0x1e> @ imm = #-0x2
700b457e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4582: 9000         	str	r0, [sp]
700b4584: e7ff         	b	0x700b4586 <CSL_bcdmaSetTxRT+0x26> @ imm = #-0x2
700b4586: 9800         	ldr	r0, [sp]
700b4588: b004         	add	sp, #0x10
700b458a: bd80         	pop	{r7, pc}
700b458c: 0000         	movs	r0, r0
700b458e: 0000         	movs	r0, r0

700b4590 <Sciclient_getIrAddr>:
700b4590: b580         	push	{r7, lr}
700b4592: b084         	sub	sp, #0x10
700b4594: 9003         	str	r0, [sp, #0xc]
700b4596: 9102         	str	r1, [sp, #0x8]
700b4598: 9803         	ldr	r0, [sp, #0xc]
700b459a: 9000         	str	r0, [sp]
700b459c: f8bd 0008    	ldrh.w	r0, [sp, #0x8]
700b45a0: f000 fe0e    	bl	0x700b51c0 <Sciclient_rmIrIntControlReg> @ imm = #0xc1c
700b45a4: 4601         	mov	r1, r0
700b45a6: 9800         	ldr	r0, [sp]
700b45a8: 4408         	add	r0, r1
700b45aa: 9001         	str	r0, [sp, #0x4]
700b45ac: 9801         	ldr	r0, [sp, #0x4]
700b45ae: 2100         	movs	r1, #0x0
700b45b0: f7f7 febe    	bl	0x700ac330 <AddrTranslateP_getLocalAddr> @ imm = #-0x8284
700b45b4: 9001         	str	r0, [sp, #0x4]
700b45b6: 9801         	ldr	r0, [sp, #0x4]
700b45b8: b004         	add	sp, #0x10
700b45ba: bd80         	pop	{r7, pc}
700b45bc: 0000         	movs	r0, r0
700b45be: 0000         	movs	r0, r0

700b45c0 <TimerP_clearOverflowInt>:
700b45c0: b083         	sub	sp, #0xc
700b45c2: 9002         	str	r0, [sp, #0x8]
700b45c4: 2002         	movs	r0, #0x2
700b45c6: 9000         	str	r0, [sp]
700b45c8: 9802         	ldr	r0, [sp, #0x8]
700b45ca: 3028         	adds	r0, #0x28
700b45cc: 9001         	str	r0, [sp, #0x4]
700b45ce: 9800         	ldr	r0, [sp]
700b45d0: 9901         	ldr	r1, [sp, #0x4]
700b45d2: 6008         	str	r0, [r1]
700b45d4: 9801         	ldr	r0, [sp, #0x4]
700b45d6: 6800         	ldr	r0, [r0]
700b45d8: 9900         	ldr	r1, [sp]
700b45da: 4208         	tst	r0, r1
700b45dc: d004         	beq	0x700b45e8 <TimerP_clearOverflowInt+0x28> @ imm = #0x8
700b45de: e7ff         	b	0x700b45e0 <TimerP_clearOverflowInt+0x20> @ imm = #-0x2
700b45e0: 9800         	ldr	r0, [sp]
700b45e2: 9901         	ldr	r1, [sp, #0x4]
700b45e4: 6008         	str	r0, [r1]
700b45e6: e7ff         	b	0x700b45e8 <TimerP_clearOverflowInt+0x28> @ imm = #-0x2
700b45e8: b003         	add	sp, #0xc
700b45ea: 4770         	bx	lr

700b45ec <_outc>:
700b45ec: e1c120d4     	ldrd	r2, r3, [r1, #4]
700b45f0: e1530002     	cmp	r3, r2
700b45f4: 2a000004     	bhs	0x700b460c <_outc+0x20> @ imm = #0x10
700b45f8: e5912000     	ldr	r2, [r1]
700b45fc: e2823001     	add	r3, r2, #1
700b4600: e5813000     	str	r3, [r1]
700b4604: e5c20000     	strb	r0, [r2]
700b4608: e5913008     	ldr	r3, [r1, #0x8]
700b460c: e2832001     	add	r2, r3, #1
700b4610: e5812008     	str	r2, [r1, #0x8]
700b4614: e12fff1e     	bx	lr
		...

700b4620 <Sciclient_rmParamIsValid>:
700b4620: b083         	sub	sp, #0xc
700b4622: 9002         	str	r0, [sp, #0x8]
700b4624: 9101         	str	r1, [sp, #0x4]
700b4626: 2000         	movs	r0, #0x0
700b4628: f88d 0003    	strb.w	r0, [sp, #0x3]
700b462c: 9802         	ldr	r0, [sp, #0x8]
700b462e: 9901         	ldr	r1, [sp, #0x4]
700b4630: 4208         	tst	r0, r1
700b4632: d004         	beq	0x700b463e <Sciclient_rmParamIsValid+0x1e> @ imm = #0x8
700b4634: e7ff         	b	0x700b4636 <Sciclient_rmParamIsValid+0x16> @ imm = #-0x2
700b4636: 2001         	movs	r0, #0x1
700b4638: f88d 0003    	strb.w	r0, [sp, #0x3]
700b463c: e7ff         	b	0x700b463e <Sciclient_rmParamIsValid+0x1e> @ imm = #-0x2
700b463e: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4642: f000 0001    	and	r0, r0, #0x1
700b4646: b003         	add	sp, #0xc
700b4648: 4770         	bx	lr
700b464a: 0000         	movs	r0, r0
700b464c: 0000         	movs	r0, r0
700b464e: 0000         	movs	r0, r0

700b4650 <Sciclient_rmPsIsEmpty>:
700b4650: b081         	sub	sp, #0x4
700b4652: 2001         	movs	r0, #0x1
700b4654: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4658: f64a 10b8    	movw	r0, #0xa9b8
700b465c: f2c7 0008    	movt	r0, #0x7008
700b4660: 8c80         	ldrh	r0, [r0, #0x24]
700b4662: b120         	cbz	r0, 0x700b466e <Sciclient_rmPsIsEmpty+0x1e> @ imm = #0x8
700b4664: e7ff         	b	0x700b4666 <Sciclient_rmPsIsEmpty+0x16> @ imm = #-0x2
700b4666: 2000         	movs	r0, #0x0
700b4668: f88d 0003    	strb.w	r0, [sp, #0x3]
700b466c: e7ff         	b	0x700b466e <Sciclient_rmPsIsEmpty+0x1e> @ imm = #-0x2
700b466e: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4672: f000 0001    	and	r0, r0, #0x1
700b4676: b001         	add	sp, #0x4
700b4678: 4770         	bx	lr
700b467a: 0000         	movs	r0, r0
700b467c: 0000         	movs	r0, r0
700b467e: 0000         	movs	r0, r0

700b4680 <UART_Transaction_init>:
700b4680: b081         	sub	sp, #0x4
700b4682: 9000         	str	r0, [sp]
700b4684: 9800         	ldr	r0, [sp]
700b4686: b170         	cbz	r0, 0x700b46a6 <UART_Transaction_init+0x26> @ imm = #0x1c
700b4688: e7ff         	b	0x700b468a <UART_Transaction_init+0xa> @ imm = #-0x2
700b468a: 9900         	ldr	r1, [sp]
700b468c: 2000         	movs	r0, #0x0
700b468e: 6008         	str	r0, [r1]
700b4690: 9900         	ldr	r1, [sp]
700b4692: 6048         	str	r0, [r1, #0x4]
700b4694: 9a00         	ldr	r2, [sp]
700b4696: f04f 31ff    	mov.w	r1, #0xffffffff
700b469a: 6091         	str	r1, [r2, #0x8]
700b469c: 9900         	ldr	r1, [sp]
700b469e: 60c8         	str	r0, [r1, #0xc]
700b46a0: 9900         	ldr	r1, [sp]
700b46a2: 6108         	str	r0, [r1, #0x10]
700b46a4: e7ff         	b	0x700b46a6 <UART_Transaction_init+0x26> @ imm = #-0x2
700b46a6: b001         	add	sp, #0x4
700b46a8: 4770         	bx	lr
700b46aa: 0000         	movs	r0, r0
700b46ac: 0000         	movs	r0, r0
700b46ae: 0000         	movs	r0, r0

700b46b0 <UART_intr2Disable>:
700b46b0: b580         	push	{r7, lr}
700b46b2: b084         	sub	sp, #0x10
700b46b4: 9003         	str	r0, [sp, #0xc]
700b46b6: 9102         	str	r1, [sp, #0x8]
700b46b8: 9803         	ldr	r0, [sp, #0xc]
700b46ba: 306c         	adds	r0, #0x6c
700b46bc: 9001         	str	r0, [sp, #0x4]
700b46be: f000 fe97    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0xd2e
700b46c2: 4601         	mov	r1, r0
700b46c4: 9801         	ldr	r0, [sp, #0x4]
700b46c6: 9b02         	ldr	r3, [sp, #0x8]
700b46c8: f06f 0203    	mvn	r2, #0x3
700b46cc: ea62 0203    	orn	r2, r2, r3
700b46d0: 4011         	ands	r1, r2
700b46d2: f000 fe95    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0xd2a
700b46d6: b004         	add	sp, #0x10
700b46d8: bd80         	pop	{r7, pc}
700b46da: 0000         	movs	r0, r0
700b46dc: 0000         	movs	r0, r0
700b46de: 0000         	movs	r0, r0

700b46e0 <UART_lld_Transaction_init>:
700b46e0: b081         	sub	sp, #0x4
700b46e2: 9000         	str	r0, [sp]
700b46e4: 9800         	ldr	r0, [sp]
700b46e6: b170         	cbz	r0, 0x700b4706 <UART_lld_Transaction_init+0x26> @ imm = #0x1c
700b46e8: e7ff         	b	0x700b46ea <UART_lld_Transaction_init+0xa> @ imm = #-0x2
700b46ea: 9900         	ldr	r1, [sp]
700b46ec: 2000         	movs	r0, #0x0
700b46ee: 6008         	str	r0, [r1]
700b46f0: 9900         	ldr	r1, [sp]
700b46f2: 6048         	str	r0, [r1, #0x4]
700b46f4: 9a00         	ldr	r2, [sp]
700b46f6: f04f 31ff    	mov.w	r1, #0xffffffff
700b46fa: 6091         	str	r1, [r2, #0x8]
700b46fc: 9900         	ldr	r1, [sp]
700b46fe: 60c8         	str	r0, [r1, #0xc]
700b4700: 9900         	ldr	r1, [sp]
700b4702: 6108         	str	r0, [r1, #0x10]
700b4704: e7ff         	b	0x700b4706 <UART_lld_Transaction_init+0x26> @ imm = #-0x2
700b4706: b001         	add	sp, #0x4
700b4708: 4770         	bx	lr
700b470a: 0000         	movs	r0, r0
700b470c: 0000         	movs	r0, r0
700b470e: 0000         	movs	r0, r0

700b4710 <UART_lld_dmaWrite>:
700b4710: b580         	push	{r7, lr}
700b4712: b084         	sub	sp, #0x10
700b4714: 9003         	str	r0, [sp, #0xc]
700b4716: 9102         	str	r1, [sp, #0x8]
700b4718: 2000         	movs	r0, #0x0
700b471a: 9001         	str	r0, [sp, #0x4]
700b471c: 9803         	ldr	r0, [sp, #0xc]
700b471e: 9902         	ldr	r1, [sp, #0x8]
700b4720: f7f8 fa8e    	bl	0x700acc40 <UART_udmaConfigPdmaTx> @ imm = #-0x7ae4
700b4724: 9001         	str	r0, [sp, #0x4]
700b4726: 9801         	ldr	r0, [sp, #0x4]
700b4728: b120         	cbz	r0, 0x700b4734 <UART_lld_dmaWrite+0x24> @ imm = #0x8
700b472a: e7ff         	b	0x700b472c <UART_lld_dmaWrite+0x1c> @ imm = #-0x2
700b472c: f04f 30ff    	mov.w	r0, #0xffffffff
700b4730: 9001         	str	r0, [sp, #0x4]
700b4732: e7ff         	b	0x700b4734 <UART_lld_dmaWrite+0x24> @ imm = #-0x2
700b4734: 9801         	ldr	r0, [sp, #0x4]
700b4736: b004         	add	sp, #0x10
700b4738: bd80         	pop	{r7, pc}
700b473a: 0000         	movs	r0, r0
700b473c: 0000         	movs	r0, r0
700b473e: 0000         	movs	r0, r0

700b4740 <UART_operatingModeSelect>:
700b4740: b580         	push	{r7, lr}
700b4742: b084         	sub	sp, #0x10
700b4744: 9003         	str	r0, [sp, #0xc]
700b4746: 9102         	str	r1, [sp, #0x8]
700b4748: 9803         	ldr	r0, [sp, #0xc]
700b474a: 3020         	adds	r0, #0x20
700b474c: f000 fe50    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0xca0
700b4750: f000 0007    	and	r0, r0, #0x7
700b4754: 9001         	str	r0, [sp, #0x4]
700b4756: 9803         	ldr	r0, [sp, #0xc]
700b4758: 3020         	adds	r0, #0x20
700b475a: 9b02         	ldr	r3, [sp, #0x8]
700b475c: 2107         	movs	r1, #0x7
700b475e: 2200         	movs	r2, #0x0
700b4760: f7ff fd4e    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #-0x564
700b4764: 9801         	ldr	r0, [sp, #0x4]
700b4766: b004         	add	sp, #0x10
700b4768: bd80         	pop	{r7, pc}
700b476a: 0000         	movs	r0, r0
700b476c: 0000         	movs	r0, r0
700b476e: 0000         	movs	r0, r0

700b4770 <Udma_eventProgramSteering>:
700b4770: b084         	sub	sp, #0x10
700b4772: 9003         	str	r0, [sp, #0xc]
700b4774: 9102         	str	r1, [sp, #0x8]
700b4776: 9802         	ldr	r0, [sp, #0x8]
700b4778: 3008         	adds	r0, #0x8
700b477a: 9000         	str	r0, [sp]
700b477c: 9800         	ldr	r0, [sp]
700b477e: 6800         	ldr	r0, [r0]
700b4780: 2803         	cmp	r0, #0x3
700b4782: d108         	bne	0x700b4796 <Udma_eventProgramSteering+0x26> @ imm = #0x10
700b4784: e7ff         	b	0x700b4786 <Udma_eventProgramSteering+0x16> @ imm = #-0x2
700b4786: 9800         	ldr	r0, [sp]
700b4788: 6880         	ldr	r0, [r0, #0x8]
700b478a: 9001         	str	r0, [sp, #0x4]
700b478c: 9901         	ldr	r1, [sp, #0x4]
700b478e: 2001         	movs	r0, #0x1
700b4790: f8c1 0248    	str.w	r0, [r1, #0x248]
700b4794: e7ff         	b	0x700b4796 <Udma_eventProgramSteering+0x26> @ imm = #-0x2
700b4796: b004         	add	sp, #0x10
700b4798: 4770         	bx	lr
700b479a: 0000         	movs	r0, r0
700b479c: 0000         	movs	r0, r0
700b479e: 0000         	movs	r0, r0

700b47a0 <Udma_eventResetSteering>:
700b47a0: b084         	sub	sp, #0x10
700b47a2: 9003         	str	r0, [sp, #0xc]
700b47a4: 9102         	str	r1, [sp, #0x8]
700b47a6: 9802         	ldr	r0, [sp, #0x8]
700b47a8: 3008         	adds	r0, #0x8
700b47aa: 9000         	str	r0, [sp]
700b47ac: 9800         	ldr	r0, [sp]
700b47ae: 6800         	ldr	r0, [r0]
700b47b0: 2803         	cmp	r0, #0x3
700b47b2: d108         	bne	0x700b47c6 <Udma_eventResetSteering+0x26> @ imm = #0x10
700b47b4: e7ff         	b	0x700b47b6 <Udma_eventResetSteering+0x16> @ imm = #-0x2
700b47b6: 9800         	ldr	r0, [sp]
700b47b8: 6880         	ldr	r0, [r0, #0x8]
700b47ba: 9001         	str	r0, [sp, #0x4]
700b47bc: 9901         	ldr	r1, [sp, #0x4]
700b47be: 2000         	movs	r0, #0x0
700b47c0: f8c1 0248    	str.w	r0, [r1, #0x248]
700b47c4: e7ff         	b	0x700b47c6 <Udma_eventResetSteering+0x26> @ imm = #-0x2
700b47c6: b004         	add	sp, #0x10
700b47c8: 4770         	bx	lr
700b47ca: 0000         	movs	r0, r0
700b47cc: 0000         	movs	r0, r0
700b47ce: 0000         	movs	r0, r0

700b47d0 <Sciclient_secProxyVerifyThread>:
700b47d0: b580         	push	{r7, lr}
700b47d2: b082         	sub	sp, #0x8
700b47d4: 9001         	str	r0, [sp, #0x4]
700b47d6: 2000         	movs	r0, #0x0
700b47d8: 9000         	str	r0, [sp]
700b47da: 9801         	ldr	r0, [sp, #0x4]
700b47dc: f000 fbc8    	bl	0x700b4f70 <Sciclient_secProxyThreadStatusReg> @ imm = #0x790
700b47e0: f000 fe46    	bl	0x700b5470 <CSL_REG32_RD_RAW> @ imm = #0xc8c
700b47e4: 0fc0         	lsrs	r0, r0, #0x1f
700b47e6: b120         	cbz	r0, 0x700b47f2 <Sciclient_secProxyVerifyThread+0x22> @ imm = #0x8
700b47e8: e7ff         	b	0x700b47ea <Sciclient_secProxyVerifyThread+0x1a> @ imm = #-0x2
700b47ea: f04f 30ff    	mov.w	r0, #0xffffffff
700b47ee: 9000         	str	r0, [sp]
700b47f0: e7ff         	b	0x700b47f2 <Sciclient_secProxyVerifyThread+0x22> @ imm = #-0x2
700b47f2: 9800         	ldr	r0, [sp]
700b47f4: b002         	add	sp, #0x8
700b47f6: bd80         	pop	{r7, pc}
		...

700b4800 <vprintf_>:
700b4800: b580         	push	{r7, lr}
700b4802: b084         	sub	sp, #0x10
700b4804: 9103         	str	r1, [sp, #0xc]
700b4806: 9002         	str	r0, [sp, #0x8]
700b4808: 9b02         	ldr	r3, [sp, #0x8]
700b480a: 9803         	ldr	r0, [sp, #0xc]
700b480c: 4669         	mov	r1, sp
700b480e: 6008         	str	r0, [r1]
700b4810: f644 2091    	movw	r0, #0x4a91
700b4814: f2c7 000b    	movt	r0, #0x700b
700b4818: f10d 0107    	add.w	r1, sp, #0x7
700b481c: f04f 32ff    	mov.w	r2, #0xffffffff
700b4820: f7eb f81e    	bl	0x7009f860 <_vsnprintf> @ imm = #-0x14fc4
700b4824: b004         	add	sp, #0x10
700b4826: bd80         	pop	{r7, pc}
		...

700b4830 <UART_udmapSetReturnPolicy>:
700b4830: b580         	push	{r7, lr}
700b4832: b086         	sub	sp, #0x18
700b4834: 9005         	str	r0, [sp, #0x14]
700b4836: 9104         	str	r1, [sp, #0x10]
700b4838: 2001         	movs	r0, #0x1
700b483a: 9003         	str	r0, [sp, #0xc]
700b483c: 9804         	ldr	r0, [sp, #0x10]
700b483e: 9002         	str	r0, [sp, #0x8]
700b4840: 9802         	ldr	r0, [sp, #0x8]
700b4842: 9903         	ldr	r1, [sp, #0xc]
700b4844: 466a         	mov	r2, sp
700b4846: 2300         	movs	r3, #0x0
700b4848: 6053         	str	r3, [r2, #0x4]
700b484a: 6013         	str	r3, [r2]
700b484c: 461a         	mov	r2, r3
700b484e: f7fb ff27    	bl	0x700b06a0 <CSL_udmapCppi5SetReturnPolicy> @ imm = #-0x41b2
700b4852: b006         	add	sp, #0x18
700b4854: bd80         	pop	{r7, pc}
		...
700b485e: 0000         	movs	r0, r0

700b4860 <Udma_ringGetForwardRingOcc>:
700b4860: b580         	push	{r7, lr}
700b4862: b084         	sub	sp, #0x10
700b4864: 9003         	str	r0, [sp, #0xc]
700b4866: 2000         	movs	r0, #0x0
700b4868: 9002         	str	r0, [sp, #0x8]
700b486a: 9803         	ldr	r0, [sp, #0xc]
700b486c: 9001         	str	r0, [sp, #0x4]
700b486e: 9801         	ldr	r0, [sp, #0x4]
700b4870: 6800         	ldr	r0, [r0]
700b4872: 9000         	str	r0, [sp]
700b4874: 9800         	ldr	r0, [sp]
700b4876: f8d0 15a8    	ldr.w	r1, [r0, #0x5a8]
700b487a: 9801         	ldr	r0, [sp, #0x4]
700b487c: 4788         	blx	r1
700b487e: 9002         	str	r0, [sp, #0x8]
700b4880: 9802         	ldr	r0, [sp, #0x8]
700b4882: b004         	add	sp, #0x10
700b4884: bd80         	pop	{r7, pc}
		...
700b488e: 0000         	movs	r0, r0

700b4890 <Udma_ringGetReverseRingOcc>:
700b4890: b580         	push	{r7, lr}
700b4892: b084         	sub	sp, #0x10
700b4894: 9003         	str	r0, [sp, #0xc]
700b4896: 2000         	movs	r0, #0x0
700b4898: 9002         	str	r0, [sp, #0x8]
700b489a: 9803         	ldr	r0, [sp, #0xc]
700b489c: 9001         	str	r0, [sp, #0x4]
700b489e: 9801         	ldr	r0, [sp, #0x4]
700b48a0: 6800         	ldr	r0, [r0]
700b48a2: 9000         	str	r0, [sp]
700b48a4: 9800         	ldr	r0, [sp]
700b48a6: f8d0 15ac    	ldr.w	r1, [r0, #0x5ac]
700b48aa: 9801         	ldr	r0, [sp, #0x4]
700b48ac: 4788         	blx	r1
700b48ae: 9002         	str	r0, [sp, #0x8]
700b48b0: 9802         	ldr	r0, [sp, #0x8]
700b48b2: b004         	add	sp, #0x10
700b48b4: bd80         	pop	{r7, pc}
		...
700b48be: 0000         	movs	r0, r0

700b48c0 <_out_buffer>:
700b48c0: b084         	sub	sp, #0x10
700b48c2: f88d 000f    	strb.w	r0, [sp, #0xf]
700b48c6: 9102         	str	r1, [sp, #0x8]
700b48c8: 9201         	str	r2, [sp, #0x4]
700b48ca: 9300         	str	r3, [sp]
700b48cc: 9801         	ldr	r0, [sp, #0x4]
700b48ce: 9900         	ldr	r1, [sp]
700b48d0: 4288         	cmp	r0, r1
700b48d2: d206         	bhs	0x700b48e2 <_out_buffer+0x22> @ imm = #0xc
700b48d4: e7ff         	b	0x700b48d6 <_out_buffer+0x16> @ imm = #-0x2
700b48d6: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b48da: 9902         	ldr	r1, [sp, #0x8]
700b48dc: 9a01         	ldr	r2, [sp, #0x4]
700b48de: 5488         	strb	r0, [r1, r2]
700b48e0: e7ff         	b	0x700b48e2 <_out_buffer+0x22> @ imm = #-0x2
700b48e2: b004         	add	sp, #0x10
700b48e4: 4770         	bx	lr
		...
700b48ee: 0000         	movs	r0, r0

700b48f0 <tm_mutex_create>:
; {
700b48f0: b580         	push	{r7, lr}
;    status = tx_mutex_create(&tm_mutex_array[mutex_id], "Thread-Metric Mutex", TX_INHERIT);
700b48f2: f24a 5268    	movw	r2, #0xa568
700b48f6: 2134         	movs	r1, #0x34
700b48f8: f2c7 0208    	movt	r2, #0x7008
700b48fc: fb00 2001    	mla	r0, r0, r1, r2
700b4900: f647 1115    	movw	r1, #0x7915
700b4904: f2c7 010b    	movt	r1, #0x700b
700b4908: 2201         	movs	r2, #0x1
700b490a: f7f9 fd71    	bl	0x700ae3f0 <_tx_mutex_create> @ imm = #-0x651e
;    return (status == TX_SUCCESS) ? TM_SUCCESS : TM_ERROR;
700b490e: 2800         	cmp	r0, #0x0
700b4910: bf18         	it	ne
700b4912: 2001         	movne	r0, #0x1
700b4914: bd80         	pop	{r7, pc}
		...
700b491e: 0000         	movs	r0, r0

700b4920 <CSL_REG32_FEXT_RAW>:
700b4920: b580         	push	{r7, lr}
700b4922: b084         	sub	sp, #0x10
700b4924: 9003         	str	r0, [sp, #0xc]
700b4926: 9102         	str	r1, [sp, #0x8]
700b4928: 9201         	str	r2, [sp, #0x4]
700b492a: 9803         	ldr	r0, [sp, #0xc]
700b492c: f000 fd88    	bl	0x700b5440 <CSL_REG32_RD_RAW> @ imm = #0xb10
700b4930: 9000         	str	r0, [sp]
700b4932: 9800         	ldr	r0, [sp]
700b4934: 9902         	ldr	r1, [sp, #0x8]
700b4936: 4008         	ands	r0, r1
700b4938: 9901         	ldr	r1, [sp, #0x4]
700b493a: 40c8         	lsrs	r0, r1
700b493c: 9000         	str	r0, [sp]
700b493e: 9800         	ldr	r0, [sp]
700b4940: b004         	add	sp, #0x10
700b4942: bd80         	pop	{r7, pc}
		...

700b4950 <CSL_REG32_FEXT_RAW>:
700b4950: b580         	push	{r7, lr}
700b4952: b084         	sub	sp, #0x10
700b4954: 9003         	str	r0, [sp, #0xc]
700b4956: 9102         	str	r1, [sp, #0x8]
700b4958: 9201         	str	r2, [sp, #0x4]
700b495a: 9803         	ldr	r0, [sp, #0xc]
700b495c: f000 fd78    	bl	0x700b5450 <CSL_REG32_RD_RAW> @ imm = #0xaf0
700b4960: 9000         	str	r0, [sp]
700b4962: 9800         	ldr	r0, [sp]
700b4964: 9902         	ldr	r1, [sp, #0x8]
700b4966: 4008         	ands	r0, r1
700b4968: 9901         	ldr	r1, [sp, #0x4]
700b496a: 40c8         	lsrs	r0, r1
700b496c: 9000         	str	r0, [sp]
700b496e: 9800         	ldr	r0, [sp]
700b4970: b004         	add	sp, #0x10
700b4972: bd80         	pop	{r7, pc}
		...

700b4980 <CSL_REG32_FEXT_RAW>:
700b4980: b580         	push	{r7, lr}
700b4982: b084         	sub	sp, #0x10
700b4984: 9003         	str	r0, [sp, #0xc]
700b4986: 9102         	str	r1, [sp, #0x8]
700b4988: 9201         	str	r2, [sp, #0x4]
700b498a: 9803         	ldr	r0, [sp, #0xc]
700b498c: f000 fd68    	bl	0x700b5460 <CSL_REG32_RD_RAW> @ imm = #0xad0
700b4990: 9000         	str	r0, [sp]
700b4992: 9800         	ldr	r0, [sp]
700b4994: 9902         	ldr	r1, [sp, #0x8]
700b4996: 4008         	ands	r0, r1
700b4998: 9901         	ldr	r1, [sp, #0x4]
700b499a: 40c8         	lsrs	r0, r1
700b499c: 9000         	str	r0, [sp]
700b499e: 9800         	ldr	r0, [sp]
700b49a0: b004         	add	sp, #0x10
700b49a2: bd80         	pop	{r7, pc}
		...

700b49b0 <CSL_REG32_FEXT_RAW>:
700b49b0: b580         	push	{r7, lr}
700b49b2: b084         	sub	sp, #0x10
700b49b4: 9003         	str	r0, [sp, #0xc]
700b49b6: 9102         	str	r1, [sp, #0x8]
700b49b8: 9201         	str	r2, [sp, #0x4]
700b49ba: 9803         	ldr	r0, [sp, #0xc]
700b49bc: f000 fd58    	bl	0x700b5470 <CSL_REG32_RD_RAW> @ imm = #0xab0
700b49c0: 9000         	str	r0, [sp]
700b49c2: 9800         	ldr	r0, [sp]
700b49c4: 9902         	ldr	r1, [sp, #0x8]
700b49c6: 4008         	ands	r0, r1
700b49c8: 9901         	ldr	r1, [sp, #0x4]
700b49ca: 40c8         	lsrs	r0, r1
700b49cc: 9000         	str	r0, [sp]
700b49ce: 9800         	ldr	r0, [sp]
700b49d0: b004         	add	sp, #0x10
700b49d2: bd80         	pop	{r7, pc}
		...

700b49e0 <CSL_REG32_FEXT_RAW>:
700b49e0: b580         	push	{r7, lr}
700b49e2: b084         	sub	sp, #0x10
700b49e4: 9003         	str	r0, [sp, #0xc]
700b49e6: 9102         	str	r1, [sp, #0x8]
700b49e8: 9201         	str	r2, [sp, #0x4]
700b49ea: 9803         	ldr	r0, [sp, #0xc]
700b49ec: f000 fd48    	bl	0x700b5480 <CSL_REG32_RD_RAW> @ imm = #0xa90
700b49f0: 9000         	str	r0, [sp]
700b49f2: 9800         	ldr	r0, [sp]
700b49f4: 9902         	ldr	r1, [sp, #0x8]
700b49f6: 4008         	ands	r0, r1
700b49f8: 9901         	ldr	r1, [sp, #0x4]
700b49fa: 40c8         	lsrs	r0, r1
700b49fc: 9000         	str	r0, [sp]
700b49fe: 9800         	ldr	r0, [sp]
700b4a00: b004         	add	sp, #0x10
700b4a02: bd80         	pop	{r7, pc}
		...

700b4a10 <SOC_getSelfCpuClk>:
700b4a10: b580         	push	{r7, lr}
700b4a12: b084         	sub	sp, #0x10
700b4a14: 2000         	movs	r0, #0x0
700b4a16: 9001         	str	r0, [sp, #0x4]
700b4a18: 9003         	str	r0, [sp, #0xc]
700b4a1a: 9002         	str	r0, [sp, #0x8]
700b4a1c: f000 fd48    	bl	0x700b54b0 <Sciclient_getSelfDevIdCore> @ imm = #0xa90
700b4a20: 9901         	ldr	r1, [sp, #0x4]
700b4a22: aa02         	add	r2, sp, #0x8
700b4a24: f04f 33ff    	mov.w	r3, #0xffffffff
700b4a28: f7fa fa9a    	bl	0x700aef60 <Sciclient_pmGetModuleClkFreq> @ imm = #-0x5acc
700b4a2c: 9802         	ldr	r0, [sp, #0x8]
700b4a2e: 9903         	ldr	r1, [sp, #0xc]
700b4a30: b004         	add	sp, #0x10
700b4a32: bd80         	pop	{r7, pc}
		...

700b4a40 <UART_IsStopBitsValid>:
700b4a40: b082         	sub	sp, #0x8
700b4a42: 9001         	str	r0, [sp, #0x4]
700b4a44: f06f 0002    	mvn	r0, #0x2
700b4a48: 9000         	str	r0, [sp]
700b4a4a: 9801         	ldr	r0, [sp, #0x4]
700b4a4c: b120         	cbz	r0, 0x700b4a58 <UART_IsStopBitsValid+0x18> @ imm = #0x8
700b4a4e: e7ff         	b	0x700b4a50 <UART_IsStopBitsValid+0x10> @ imm = #-0x2
700b4a50: 9801         	ldr	r0, [sp, #0x4]
700b4a52: 2801         	cmp	r0, #0x1
700b4a54: d103         	bne	0x700b4a5e <UART_IsStopBitsValid+0x1e> @ imm = #0x6
700b4a56: e7ff         	b	0x700b4a58 <UART_IsStopBitsValid+0x18> @ imm = #-0x2
700b4a58: 2000         	movs	r0, #0x0
700b4a5a: 9000         	str	r0, [sp]
700b4a5c: e7ff         	b	0x700b4a5e <UART_IsStopBitsValid+0x1e> @ imm = #-0x2
700b4a5e: 9800         	ldr	r0, [sp]
700b4a60: b002         	add	sp, #0x8
700b4a62: 4770         	bx	lr

700b4a64 <__aeabi_uldivmod>:
700b4a64: e92d4040     	push	{r6, lr}
700b4a68: e24dd010     	sub	sp, sp, #16
700b4a6c: e28d6008     	add	r6, sp, #8
700b4a70: e58d6000     	str	r6, [sp]
700b4a74: ebffda44     	bl	0x700ab38c <__udivmoddi4> @ imm = #-0x96f0
700b4a78: e59d2008     	ldr	r2, [sp, #0x8]
700b4a7c: e59d300c     	ldr	r3, [sp, #0xc]
700b4a80: e28dd010     	add	sp, sp, #16
700b4a84: e8bd8040     	pop	{r6, pc}
		...

700b4a90 <_out_char>:
700b4a90: b580         	push	{r7, lr}
700b4a92: b084         	sub	sp, #0x10
700b4a94: f88d 000f    	strb.w	r0, [sp, #0xf]
700b4a98: 9102         	str	r1, [sp, #0x8]
700b4a9a: 9201         	str	r2, [sp, #0x4]
700b4a9c: 9300         	str	r3, [sp]
700b4a9e: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b4aa2: b128         	cbz	r0, 0x700b4ab0 <_out_char+0x20> @ imm = #0xa
700b4aa4: e7ff         	b	0x700b4aa6 <_out_char+0x16> @ imm = #-0x2
700b4aa6: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b4aaa: f000 fbf9    	bl	0x700b52a0 <putchar_>   @ imm = #0x7f2
700b4aae: e7ff         	b	0x700b4ab0 <_out_char+0x20> @ imm = #-0x2
700b4ab0: b004         	add	sp, #0x10
700b4ab2: bd80         	pop	{r7, pc}
		...

700b4ac0 <CSL_udmapCppi5SetEpiDataPresent>:
700b4ac0: b082         	sub	sp, #0x8
700b4ac2: 9001         	str	r0, [sp, #0x4]
700b4ac4: f88d 1003    	strb.w	r1, [sp, #0x3]
700b4ac8: 9901         	ldr	r1, [sp, #0x4]
700b4aca: 6808         	ldr	r0, [r1]
700b4acc: f020 5000    	bic	r0, r0, #0x20000000
700b4ad0: f89d 2003    	ldrb.w	r2, [sp, #0x3]
700b4ad4: f002 0201    	and	r2, r2, #0x1
700b4ad8: ea40 7042    	orr.w	r0, r0, r2, lsl #29
700b4adc: 6008         	str	r0, [r1]
700b4ade: b002         	add	sp, #0x8
700b4ae0: 4770         	bx	lr
		...
700b4aee: 0000         	movs	r0, r0

700b4af0 <Pinmux_init>:
; {
700b4af0: b580         	push	{r7, lr}
;     Pinmux_config(gPinMuxMainDomainCfg, PINMUX_DOMAIN_ID_MAIN);
700b4af2: f248 20a8    	movw	r0, #0x82a8
700b4af6: 2100         	movs	r1, #0x0
700b4af8: f2c7 000b    	movt	r0, #0x700b
700b4afc: f7fa f9e0    	bl	0x700aeec0 <Pinmux_config> @ imm = #-0x5c40
;     Pinmux_config(gPinMuxMcuDomainCfg, PINMUX_DOMAIN_ID_MCU);
700b4b00: f248 301c    	movw	r0, #0x831c
700b4b04: 2101         	movs	r1, #0x1
700b4b06: f2c7 000b    	movt	r0, #0x700b
700b4b0a: e8bd 4080    	pop.w	{r7, lr}
700b4b0e: f7fa b9d7    	b.w	0x700aeec0 <Pinmux_config> @ imm = #-0x5c52
		...
700b4b1e: 0000         	movs	r0, r0

700b4b20 <Udma_rmTranslateCoreIntrInput>:
700b4b20: b083         	sub	sp, #0xc
700b4b22: 9002         	str	r0, [sp, #0x8]
700b4b24: 9101         	str	r1, [sp, #0x4]
700b4b26: 2000         	movs	r0, #0x0
700b4b28: f6cf 70ff    	movt	r0, #0xffff
700b4b2c: 9000         	str	r0, [sp]
700b4b2e: 9802         	ldr	r0, [sp, #0x8]
700b4b30: 6800         	ldr	r0, [r0]
700b4b32: b118         	cbz	r0, 0x700b4b3c <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #0x6
700b4b34: e7ff         	b	0x700b4b36 <Udma_rmTranslateCoreIntrInput+0x16> @ imm = #-0x2
700b4b36: 9801         	ldr	r0, [sp, #0x4]
700b4b38: 9000         	str	r0, [sp]
700b4b3a: e7ff         	b	0x700b4b3c <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #-0x2
700b4b3c: 9800         	ldr	r0, [sp]
700b4b3e: b003         	add	sp, #0xc
700b4b40: 4770         	bx	lr
		...
700b4b4e: 0000         	movs	r0, r0

700b4b50 <Udma_rmTranslateIrOutput>:
700b4b50: b083         	sub	sp, #0xc
700b4b52: 9002         	str	r0, [sp, #0x8]
700b4b54: 9101         	str	r1, [sp, #0x4]
700b4b56: 2000         	movs	r0, #0x0
700b4b58: f6cf 70ff    	movt	r0, #0xffff
700b4b5c: 9000         	str	r0, [sp]
700b4b5e: 9802         	ldr	r0, [sp, #0x8]
700b4b60: 6800         	ldr	r0, [r0]
700b4b62: b118         	cbz	r0, 0x700b4b6c <Udma_rmTranslateIrOutput+0x1c> @ imm = #0x6
700b4b64: e7ff         	b	0x700b4b66 <Udma_rmTranslateIrOutput+0x16> @ imm = #-0x2
700b4b66: 9801         	ldr	r0, [sp, #0x4]
700b4b68: 9000         	str	r0, [sp]
700b4b6a: e7ff         	b	0x700b4b6c <Udma_rmTranslateIrOutput+0x1c> @ imm = #-0x2
700b4b6c: 9800         	ldr	r0, [sp]
700b4b6e: b003         	add	sp, #0xc
700b4b70: 4770         	bx	lr
		...
700b4b7e: 0000         	movs	r0, r0

700b4b80 <_tx_thread_initialize>:
700b4b80: f64a 213c    	movw	r1, #0xaa3c
700b4b84: f2c7 0108    	movt	r1, #0x7008
700b4b88: 2020         	movs	r0, #0x20
700b4b8a: 6008         	str	r0, [r1]
700b4b8c: f247 11e8    	movw	r1, #0x71e8
700b4b90: f2c7 0108    	movt	r1, #0x7008
700b4b94: 6808         	ldr	r0, [r1]
700b4b96: 2200         	movs	r2, #0x0
700b4b98: f2cc 12ee    	movt	r2, #0xc1ee
700b4b9c: 4310         	orrs	r0, r2
700b4b9e: 6008         	str	r0, [r1]
700b4ba0: 4770         	bx	lr
		...
700b4bae: 0000         	movs	r0, r0

700b4bb0 <_tx_time_get>:
700b4bb0: b580         	push	{r7, lr}
700b4bb2: b082         	sub	sp, #0x8
700b4bb4: f7ee e9b6    	blx	0x700a2f24 <_tx_thread_interrupt_disable> @ imm = #-0x11c94
700b4bb8: 9001         	str	r0, [sp, #0x4]
700b4bba: f64a 2068    	movw	r0, #0xaa68
700b4bbe: f2c7 0008    	movt	r0, #0x7008
700b4bc2: 6800         	ldr	r0, [r0]
700b4bc4: 9000         	str	r0, [sp]
700b4bc6: 9801         	ldr	r0, [sp, #0x4]
700b4bc8: f7ee eb2c    	blx	0x700a3224 <_tx_thread_interrupt_restore> @ imm = #-0x119a8
700b4bcc: 9800         	ldr	r0, [sp]
700b4bce: b002         	add	sp, #0x8
700b4bd0: bd80         	pop	{r7, pc}
		...
700b4bde: 0000         	movs	r0, r0

700b4be0 <tm_queue_send_from_isr>:
; {
700b4be0: b580         	push	{r7, lr}
;    status = tx_queue_send(&tm_queue_array[queue_id], message_ptr, TX_WAIT_FOREVER);
700b4be2: f24a 4288    	movw	r2, #0xa488
700b4be6: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b4bea: f2c7 0208    	movt	r2, #0x7008
700b4bee: eb02 00c0    	add.w	r0, r2, r0, lsl #3
700b4bf2: f04f 32ff    	mov.w	r2, #0xffffffff
700b4bf6: f7f0 fc33    	bl	0x700a5460 <_tx_queue_send> @ imm = #-0xf79a
;    if (status == TX_SUCCESS)
700b4bfa: 2800         	cmp	r0, #0x0
700b4bfc: bf18         	it	ne
700b4bfe: 2001         	movne	r0, #0x1
; }
700b4c00: bd80         	pop	{r7, pc}
		...
700b4c0e: 0000         	movs	r0, r0

700b4c10 <ClockP_usecToTicks>:
700b4c10: b580         	push	{r7, lr}
700b4c12: b082         	sub	sp, #0x8
700b4c14: 9101         	str	r1, [sp, #0x4]
700b4c16: 9000         	str	r0, [sp]
700b4c18: 9800         	ldr	r0, [sp]
700b4c1a: 9901         	ldr	r1, [sp, #0x4]
700b4c1c: f64a 1280    	movw	r2, #0xa980
700b4c20: f2c7 0208    	movt	r2, #0x7008
700b4c24: 6892         	ldr	r2, [r2, #0x8]
700b4c26: 2300         	movs	r3, #0x0
700b4c28: f7ff ef1c    	blx	0x700b4a64 <__aeabi_uldivmod> @ imm = #-0x1c8
700b4c2c: b002         	add	sp, #0x8
700b4c2e: bd80         	pop	{r7, pc}

700b4c30 <HW_RD_FIELD32_RAW>:
700b4c30: b084         	sub	sp, #0x10
700b4c32: 9003         	str	r0, [sp, #0xc]
700b4c34: 9102         	str	r1, [sp, #0x8]
700b4c36: 9201         	str	r2, [sp, #0x4]
700b4c38: 9803         	ldr	r0, [sp, #0xc]
700b4c3a: 6800         	ldr	r0, [r0]
700b4c3c: 9000         	str	r0, [sp]
700b4c3e: 9800         	ldr	r0, [sp]
700b4c40: 9902         	ldr	r1, [sp, #0x8]
700b4c42: 4008         	ands	r0, r1
700b4c44: 9901         	ldr	r1, [sp, #0x4]
700b4c46: 40c8         	lsrs	r0, r1
700b4c48: 9000         	str	r0, [sp]
700b4c4a: 9800         	ldr	r0, [sp]
700b4c4c: b004         	add	sp, #0x10
700b4c4e: 4770         	bx	lr

700b4c50 <Sciclient_getRxThreadId>:
700b4c50: b082         	sub	sp, #0x8
700b4c52: 9001         	str	r0, [sp, #0x4]
700b4c54: 9801         	ldr	r0, [sp, #0x4]
700b4c56: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b4c5a: f646 5040    	movw	r0, #0x6d40
700b4c5e: f2c7 000b    	movt	r0, #0x700b
700b4c62: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b4c66: 68c0         	ldr	r0, [r0, #0xc]
700b4c68: 9000         	str	r0, [sp]
700b4c6a: 9800         	ldr	r0, [sp]
700b4c6c: b002         	add	sp, #0x8
700b4c6e: 4770         	bx	lr

700b4c70 <Sciclient_getTxThreadId>:
700b4c70: b082         	sub	sp, #0x8
700b4c72: 9001         	str	r0, [sp, #0x4]
700b4c74: 9801         	ldr	r0, [sp, #0x4]
700b4c76: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b4c7a: f646 5040    	movw	r0, #0x6d40
700b4c7e: f2c7 000b    	movt	r0, #0x700b
700b4c82: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b4c86: 6880         	ldr	r0, [r0, #0x8]
700b4c88: 9000         	str	r0, [sp]
700b4c8a: 9800         	ldr	r0, [sp]
700b4c8c: b002         	add	sp, #0x8
700b4c8e: 4770         	bx	lr

700b4c90 <tm_mutex_get>:
; {
700b4c90: b580         	push	{r7, lr}
;    status = tx_mutex_get(&tm_mutex_array[mutex_id], TX_WAIT_FOREVER);
700b4c92: f24a 5268    	movw	r2, #0xa568
700b4c96: 2134         	movs	r1, #0x34
700b4c98: f2c7 0208    	movt	r2, #0x7008
700b4c9c: fb00 2001    	mla	r0, r0, r1, r2
700b4ca0: f04f 31ff    	mov.w	r1, #0xffffffff
700b4ca4: f7f1 fb04    	bl	0x700a62b0 <_tx_mutex_get> @ imm = #-0xe9f8
;    return (status == TX_SUCCESS) ? TM_SUCCESS : TM_ERROR;
700b4ca8: 2800         	cmp	r0, #0x0
700b4caa: bf18         	it	ne
700b4cac: 2001         	movne	r0, #0x1
700b4cae: bd80         	pop	{r7, pc}

700b4cb0 <tm_thread_entry>:
;    void* param = tm_thread_entry_params[thread_input];
700b4cb0: f64a 2108    	movw	r1, #0xaa08
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b4cb4: f64a 12e0    	movw	r2, #0xa9e0
;    void* param = tm_thread_entry_params[thread_input];
700b4cb8: f2c7 0108    	movt	r1, #0x7008
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b4cbc: f2c7 0208    	movt	r2, #0x7008
;    void* param = tm_thread_entry_params[thread_input];
700b4cc0: f851 1020    	ldr.w	r1, [r1, r0, lsl #2]
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b4cc4: f852 3020    	ldr.w	r3, [r2, r0, lsl #2]
;    entry_function(param, NULL, NULL);
700b4cc8: 2200         	movs	r2, #0x0
700b4cca: 4608         	mov	r0, r1
700b4ccc: 2100         	movs	r1, #0x0
700b4cce: 4718         	bx	r3

700b4cd0 <wcslen>:
700b4cd0: e3a01000     	mov	r1, #0
700b4cd4: e7902001     	ldr	r2, [r0, r1]
700b4cd8: e2811004     	add	r1, r1, #4
700b4cdc: e3520000     	cmp	r2, #0
700b4ce0: 1afffffb     	bne	0x700b4cd4 <wcslen+0x4> @ imm = #-0x14
700b4ce4: e2410004     	sub	r0, r1, #4
700b4ce8: e1a00140     	asr	r0, r0, #2
700b4cec: e12fff1e     	bx	lr

700b4cf0 <DebugP_memLogWriterInit>:
700b4cf0: b580         	push	{r7, lr}
700b4cf2: b082         	sub	sp, #0x8
700b4cf4: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b4cf8: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b4cfc: f7ff f940    	bl	0x700b3f80 <SOC_getCoreName> @ imm = #-0xd80
700b4d00: f248 3160    	movw	r1, #0x8360
700b4d04: f2c7 010b    	movt	r1, #0x700b
700b4d08: 6008         	str	r0, [r1]
700b4d0a: b002         	add	sp, #0x8
700b4d0c: bd80         	pop	{r7, pc}
700b4d0e: 0000         	movs	r0, r0

700b4d10 <Sciclient_rmPsGetIrqNode>:
700b4d10: b081         	sub	sp, #0x4
700b4d12: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b4d16: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b4d1a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b4d1e: f64a 10b8    	movw	r0, #0xa9b8
700b4d22: f2c7 0008    	movt	r0, #0x7008
700b4d26: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b4d2a: b001         	add	sp, #0x4
700b4d2c: 4770         	bx	lr
700b4d2e: 0000         	movs	r0, r0

700b4d30 <Sciclient_rmPsInit>:
700b4d30: b580         	push	{r7, lr}
700b4d32: b082         	sub	sp, #0x8
700b4d34: f64a 10b8    	movw	r0, #0xa9b8
700b4d38: f2c7 0008    	movt	r0, #0x7008
700b4d3c: 9001         	str	r0, [sp, #0x4]
700b4d3e: 2124         	movs	r1, #0x24
700b4d40: f7ec e898    	blx	0x700a0e74 <__aeabi_memclr8> @ imm = #-0x13ed0
700b4d44: 9901         	ldr	r1, [sp, #0x4]
700b4d46: 2000         	movs	r0, #0x0
700b4d48: 8488         	strh	r0, [r1, #0x24]
700b4d4a: b002         	add	sp, #0x8
700b4d4c: bd80         	pop	{r7, pc}
700b4d4e: 0000         	movs	r0, r0

700b4d50 <UART_breakCtl>:
700b4d50: b580         	push	{r7, lr}
700b4d52: b082         	sub	sp, #0x8
700b4d54: 9001         	str	r0, [sp, #0x4]
700b4d56: 9100         	str	r1, [sp]
700b4d58: 9801         	ldr	r0, [sp, #0x4]
700b4d5a: 300c         	adds	r0, #0xc
700b4d5c: 9900         	ldr	r1, [sp]
700b4d5e: ea4f 1391    	lsr.w	r3, r1, #0x6
700b4d62: 2140         	movs	r1, #0x40
700b4d64: 2206         	movs	r2, #0x6
700b4d66: f7ff fa4b    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #-0xb6a
700b4d6a: b002         	add	sp, #0x8
700b4d6c: bd80         	pop	{r7, pc}
700b4d6e: 0000         	movs	r0, r0

700b4d70 <UART_lld_Transaction_deInit>:
700b4d70: b081         	sub	sp, #0x4
700b4d72: 9000         	str	r0, [sp]
700b4d74: 9900         	ldr	r1, [sp]
700b4d76: 2000         	movs	r0, #0x0
700b4d78: 6008         	str	r0, [r1]
700b4d7a: 9900         	ldr	r1, [sp]
700b4d7c: 6048         	str	r0, [r1, #0x4]
700b4d7e: 9900         	ldr	r1, [sp]
700b4d80: 6088         	str	r0, [r1, #0x8]
700b4d82: 9900         	ldr	r1, [sp]
700b4d84: 60c8         	str	r0, [r1, #0xc]
700b4d86: 9900         	ldr	r1, [sp]
700b4d88: 6108         	str	r0, [r1, #0x10]
700b4d8a: b001         	add	sp, #0x4
700b4d8c: 4770         	bx	lr
700b4d8e: 0000         	movs	r0, r0

700b4d90 <UART_writeInterrupt>:
700b4d90: b580         	push	{r7, lr}
700b4d92: b084         	sub	sp, #0x10
700b4d94: 9003         	str	r0, [sp, #0xc]
700b4d96: 2000         	movs	r0, #0x0
700b4d98: 9002         	str	r0, [sp, #0x8]
700b4d9a: 9803         	ldr	r0, [sp, #0xc]
700b4d9c: 6800         	ldr	r0, [r0]
700b4d9e: 9001         	str	r0, [sp, #0x4]
700b4da0: 9801         	ldr	r0, [sp, #0x4]
700b4da2: 2102         	movs	r1, #0x2
700b4da4: f7f7 fd8c    	bl	0x700ac8c0 <UART_intrEnable> @ imm = #-0x84e8
700b4da8: 9802         	ldr	r0, [sp, #0x8]
700b4daa: b004         	add	sp, #0x10
700b4dac: bd80         	pop	{r7, pc}
700b4dae: 0000         	movs	r0, r0

700b4db0 <UdmaChPdmaPrms_init>:
700b4db0: b081         	sub	sp, #0x4
700b4db2: 9000         	str	r0, [sp]
700b4db4: 9800         	ldr	r0, [sp]
700b4db6: b140         	cbz	r0, 0x700b4dca <UdmaChPdmaPrms_init+0x1a> @ imm = #0x10
700b4db8: e7ff         	b	0x700b4dba <UdmaChPdmaPrms_init+0xa> @ imm = #-0x2
700b4dba: 9900         	ldr	r1, [sp]
700b4dbc: 2000         	movs	r0, #0x0
700b4dbe: 6008         	str	r0, [r1]
700b4dc0: 9900         	ldr	r1, [sp]
700b4dc2: 6048         	str	r0, [r1, #0x4]
700b4dc4: 9900         	ldr	r1, [sp]
700b4dc6: 6088         	str	r0, [r1, #0x8]
700b4dc8: e7ff         	b	0x700b4dca <UdmaChPdmaPrms_init+0x1a> @ imm = #-0x2
700b4dca: b001         	add	sp, #0x4
700b4dcc: 4770         	bx	lr
700b4dce: 0000         	movs	r0, r0

700b4dd0 <CSL_secProxyGetDataAddr>:
700b4dd0: b084         	sub	sp, #0x10
700b4dd2: 9003         	str	r0, [sp, #0xc]
700b4dd4: 9102         	str	r1, [sp, #0x8]
700b4dd6: 9201         	str	r2, [sp, #0x4]
700b4dd8: 9803         	ldr	r0, [sp, #0xc]
700b4dda: 6900         	ldr	r0, [r0, #0x10]
700b4ddc: 9902         	ldr	r1, [sp, #0x8]
700b4dde: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b4de2: 3004         	adds	r0, #0x4
700b4de4: 9000         	str	r0, [sp]
700b4de6: 9800         	ldr	r0, [sp]
700b4de8: b004         	add	sp, #0x10
700b4dea: 4770         	bx	lr
700b4dec: 0000         	movs	r0, r0
700b4dee: 0000         	movs	r0, r0

700b4df0 <UART_IsParameter>:
700b4df0: b082         	sub	sp, #0x8
700b4df2: 9001         	str	r0, [sp, #0x4]
700b4df4: 2000         	movs	r0, #0x0
700b4df6: 9000         	str	r0, [sp]
700b4df8: 9801         	ldr	r0, [sp, #0x4]
700b4dfa: b920         	cbnz	r0, 0x700b4e06 <UART_IsParameter+0x16> @ imm = #0x8
700b4dfc: e7ff         	b	0x700b4dfe <UART_IsParameter+0xe> @ imm = #-0x2
700b4dfe: f06f 0002    	mvn	r0, #0x2
700b4e02: 9000         	str	r0, [sp]
700b4e04: e7ff         	b	0x700b4e06 <UART_IsParameter+0x16> @ imm = #-0x2
700b4e06: 9800         	ldr	r0, [sp]
700b4e08: b002         	add	sp, #0x8
700b4e0a: 4770         	bx	lr

700b4e0c <strlen>:
700b4e0c: e3a01000     	mov	r1, #0
700b4e10: e7d02001     	ldrb	r2, [r0, r1]
700b4e14: e2811001     	add	r1, r1, #1
700b4e18: e3520000     	cmp	r2, #0
700b4e1c: 1afffffb     	bne	0x700b4e10 <strlen+0x4> @ imm = #-0x14
700b4e20: e2410001     	sub	r0, r1, #1
700b4e24: e12fff1e     	bx	lr
		...

700b4e30 <tm_mutex_put>:
; {
700b4e30: b580         	push	{r7, lr}
;    status = tx_mutex_put(&tm_mutex_array[mutex_id]);
700b4e32: f24a 5268    	movw	r2, #0xa568
700b4e36: 2134         	movs	r1, #0x34
700b4e38: f2c7 0208    	movt	r2, #0x7008
700b4e3c: fb00 2001    	mla	r0, r0, r1, r2
700b4e40: f7ed fd4e    	bl	0x700a28e0 <_tx_mutex_put> @ imm = #-0x12564
;    return (status == TX_SUCCESS) ? TM_SUCCESS : TM_ERROR;
700b4e44: 2800         	cmp	r0, #0x0
700b4e46: bf18         	it	ne
700b4e48: 2001         	movne	r0, #0x1
700b4e4a: bd80         	pop	{r7, pc}
700b4e4c: 0000         	movs	r0, r0
700b4e4e: 0000         	movs	r0, r0

700b4e50 <tm_thread_resume>:
; {
700b4e50: b580         	push	{r7, lr}
;    status = tx_thread_resume(&tm_thread_array[thread_id]);
700b4e52: f249 7214    	movw	r2, #0x9714
700b4e56: 21b4         	movs	r1, #0xb4
700b4e58: f2c7 0208    	movt	r2, #0x7008
700b4e5c: fb00 2001    	mla	r0, r0, r1, r2
700b4e60: f7f0 ff36    	bl	0x700a5cd0 <_tx_thread_resume> @ imm = #-0xf194
;    if (status == TX_SUCCESS)
700b4e64: 2800         	cmp	r0, #0x0
700b4e66: bf18         	it	ne
700b4e68: 2001         	movne	r0, #0x1
; }
700b4e6a: bd80         	pop	{r7, pc}
700b4e6c: 0000         	movs	r0, r0
700b4e6e: 0000         	movs	r0, r0

700b4e70 <tm_thread_suspend>:
; {
700b4e70: b580         	push	{r7, lr}
;    status = tx_thread_suspend(&tm_thread_array[thread_id]);
700b4e72: f249 7214    	movw	r2, #0x9714
700b4e76: 21b4         	movs	r1, #0xb4
700b4e78: f2c7 0208    	movt	r2, #0x7008
700b4e7c: fb00 2001    	mla	r0, r0, r1, r2
700b4e80: f7ed f806    	bl	0x700a1e90 <_tx_thread_suspend> @ imm = #-0x12ff4
;    if (status == TX_SUCCESS)
700b4e84: 2800         	cmp	r0, #0x0
700b4e86: bf18         	it	ne
700b4e88: 2001         	movne	r0, #0x1
; }
700b4e8a: bd80         	pop	{r7, pc}

700b4e8c <TI_memcpy_small>:
700b4e8c: e3a0c000     	mov	r12, #0

700b4e90 <_loop>:
700b4e90: e152000c     	cmp	r2, r12
700b4e94: 012fff1e     	bxeq	lr
700b4e98: e7d1300c     	ldrb	r3, [r1, r12]
700b4e9c: e7c0300c     	strb	r3, [r0, r12]
700b4ea0: e28cc001     	add	r12, r12, #1
700b4ea4: eafffff9     	b	0x700b4e90 <_loop>      @ imm = #-0x1c
		...

700b4eb0 <CSL_udmapCppi5SetDescType>:
700b4eb0: b082         	sub	sp, #0x8
700b4eb2: 9001         	str	r0, [sp, #0x4]
700b4eb4: 9100         	str	r1, [sp]
700b4eb6: 9901         	ldr	r1, [sp, #0x4]
700b4eb8: 6808         	ldr	r0, [r1]
700b4eba: f020 4040    	bic	r0, r0, #0xc0000000
700b4ebe: 9a00         	ldr	r2, [sp]
700b4ec0: ea40 7082    	orr.w	r0, r0, r2, lsl #30
700b4ec4: 6008         	str	r0, [r1]
700b4ec6: b002         	add	sp, #0x8
700b4ec8: 4770         	bx	lr
700b4eca: 0000         	movs	r0, r0
700b4ecc: 0000         	movs	r0, r0
700b4ece: 0000         	movs	r0, r0

700b4ed0 <UART_fifoCharGet>:
700b4ed0: b580         	push	{r7, lr}
700b4ed2: b082         	sub	sp, #0x8
700b4ed4: 9001         	str	r0, [sp, #0x4]
700b4ed6: 2000         	movs	r0, #0x0
700b4ed8: 9000         	str	r0, [sp]
700b4eda: 9801         	ldr	r0, [sp, #0x4]
700b4edc: f000 fa88    	bl	0x700b53f0 <HW_RD_REG32_RAW> @ imm = #0x510
700b4ee0: 9000         	str	r0, [sp]
700b4ee2: f89d 0000    	ldrb.w	r0, [sp]
700b4ee6: b002         	add	sp, #0x8
700b4ee8: bd80         	pop	{r7, pc}
700b4eea: 0000         	movs	r0, r0
700b4eec: 0000         	movs	r0, r0
700b4eee: 0000         	movs	r0, r0

700b4ef0 <UART_timeGuardConfig>:
700b4ef0: b580         	push	{r7, lr}
700b4ef2: b082         	sub	sp, #0x8
700b4ef4: 9001         	str	r0, [sp, #0x4]
700b4ef6: 9100         	str	r1, [sp]
700b4ef8: 9801         	ldr	r0, [sp, #0x4]
700b4efa: 3094         	adds	r0, #0x94
700b4efc: 9b00         	ldr	r3, [sp]
700b4efe: 21ff         	movs	r1, #0xff
700b4f00: 2200         	movs	r2, #0x0
700b4f02: f7ff f97d    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #-0xd06
700b4f06: b002         	add	sp, #0x8
700b4f08: bd80         	pop	{r7, pc}
700b4f0a: 0000         	movs	r0, r0
700b4f0c: 0000         	movs	r0, r0
700b4f0e: 0000         	movs	r0, r0

700b4f10 <CSL_udmapCppi5SetPsDataLen>:
700b4f10: b082         	sub	sp, #0x8
700b4f12: 9001         	str	r0, [sp, #0x4]
700b4f14: 9100         	str	r1, [sp]
700b4f16: 9901         	ldr	r1, [sp, #0x4]
700b4f18: 6808         	ldr	r0, [r1]
700b4f1a: 9a00         	ldr	r2, [sp]
700b4f1c: 0892         	lsrs	r2, r2, #0x2
700b4f1e: f362 509b    	bfi	r0, r2, #22, #6
700b4f22: 6008         	str	r0, [r1]
700b4f24: b002         	add	sp, #0x8
700b4f26: 4770         	bx	lr
		...

700b4f30 <CSL_udmapCppi5SetPsFlags>:
700b4f30: b082         	sub	sp, #0x8
700b4f32: 9001         	str	r0, [sp, #0x4]
700b4f34: 9100         	str	r1, [sp]
700b4f36: 9901         	ldr	r1, [sp, #0x4]
700b4f38: 6848         	ldr	r0, [r1, #0x4]
700b4f3a: f89d 2000    	ldrb.w	r2, [sp]
700b4f3e: f362 601b    	bfi	r0, r2, #24, #4
700b4f42: 6048         	str	r0, [r1, #0x4]
700b4f44: b002         	add	sp, #0x8
700b4f46: 4770         	bx	lr
		...

700b4f50 <Sciclient_rmIrqSet>:
700b4f50: b580         	push	{r7, lr}
700b4f52: b084         	sub	sp, #0x10
700b4f54: 9003         	str	r0, [sp, #0xc]
700b4f56: 9102         	str	r1, [sp, #0x8]
700b4f58: 9201         	str	r2, [sp, #0x4]
700b4f5a: 9803         	ldr	r0, [sp, #0xc]
700b4f5c: 9902         	ldr	r1, [sp, #0x8]
700b4f5e: 9a01         	ldr	r2, [sp, #0x4]
700b4f60: f7f2 fa3e    	bl	0x700a73e0 <Sciclient_rmProgramInterruptRoute> @ imm = #-0xdb84
700b4f64: b004         	add	sp, #0x10
700b4f66: bd80         	pop	{r7, pc}
		...

700b4f70 <Sciclient_secProxyThreadStatusReg>:
700b4f70: b081         	sub	sp, #0x4
700b4f72: 9000         	str	r0, [sp]
700b4f74: f248 2050    	movw	r0, #0x8250
700b4f78: f2c7 000b    	movt	r0, #0x700b
700b4f7c: 6880         	ldr	r0, [r0, #0x8]
700b4f7e: 9900         	ldr	r1, [sp]
700b4f80: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b4f84: b001         	add	sp, #0x4
700b4f86: 4770         	bx	lr
		...

700b4f90 <TimerP_start>:
700b4f90: b082         	sub	sp, #0x8
700b4f92: 9001         	str	r0, [sp, #0x4]
700b4f94: 9801         	ldr	r0, [sp, #0x4]
700b4f96: 3038         	adds	r0, #0x38
700b4f98: 9000         	str	r0, [sp]
700b4f9a: 9900         	ldr	r1, [sp]
700b4f9c: 6808         	ldr	r0, [r1]
700b4f9e: f040 0001    	orr	r0, r0, #0x1
700b4fa2: 6008         	str	r0, [r1]
700b4fa4: b002         	add	sp, #0x8
700b4fa6: 4770         	bx	lr
		...

700b4fb0 <TimerP_stop>:
700b4fb0: b082         	sub	sp, #0x8
700b4fb2: 9001         	str	r0, [sp, #0x4]
700b4fb4: 9801         	ldr	r0, [sp, #0x4]
700b4fb6: 3038         	adds	r0, #0x38
700b4fb8: 9000         	str	r0, [sp]
700b4fba: 9900         	ldr	r1, [sp]
700b4fbc: 6808         	ldr	r0, [r1]
700b4fbe: f020 0001    	bic	r0, r0, #0x1
700b4fc2: 6008         	str	r0, [r1]
700b4fc4: b002         	add	sp, #0x8
700b4fc6: 4770         	bx	lr
		...

700b4fd0 <UART_divisorLatchDisable>:
700b4fd0: b580         	push	{r7, lr}
700b4fd2: b082         	sub	sp, #0x8
700b4fd4: 9001         	str	r0, [sp, #0x4]
700b4fd6: 9801         	ldr	r0, [sp, #0x4]
700b4fd8: 300c         	adds	r0, #0xc
700b4fda: 2180         	movs	r1, #0x80
700b4fdc: 2207         	movs	r2, #0x7
700b4fde: 2300         	movs	r3, #0x0
700b4fe0: f7ff f90e    	bl	0x700b4200 <HW_WR_FIELD32_RAW> @ imm = #-0xde4
700b4fe4: b002         	add	sp, #0x8
700b4fe6: bd80         	pop	{r7, pc}
		...

700b4ff0 <UART_modemControlReset>:
700b4ff0: b580         	push	{r7, lr}
700b4ff2: b082         	sub	sp, #0x8
700b4ff4: 9001         	str	r0, [sp, #0x4]
700b4ff6: 2000         	movs	r0, #0x0
700b4ff8: 9000         	str	r0, [sp]
700b4ffa: 9801         	ldr	r0, [sp, #0x4]
700b4ffc: 3010         	adds	r0, #0x10
700b4ffe: 9900         	ldr	r1, [sp]
700b5000: f000 f9fe    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x3fc
700b5004: b002         	add	sp, #0x8
700b5006: bd80         	pop	{r7, pc}
		...

700b5010 <UART_putChar>:
700b5010: b580         	push	{r7, lr}
700b5012: b082         	sub	sp, #0x8
700b5014: 9001         	str	r0, [sp, #0x4]
700b5016: f88d 1003    	strb.w	r1, [sp, #0x3]
700b501a: 9801         	ldr	r0, [sp, #0x4]
700b501c: f89d 1003    	ldrb.w	r1, [sp, #0x3]
700b5020: f000 f9ee    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x3dc
700b5024: b002         	add	sp, #0x8
700b5026: bd80         	pop	{r7, pc}

700b5028 <TI_memset_small>:
700b5028: e3a03000     	mov	r3, #0

700b502c <_loop>:
700b502c: e1520003     	cmp	r2, r3
700b5030: 012fff1e     	bxeq	lr
700b5034: e7c01003     	strb	r1, [r0, r3]
700b5038: e2833001     	add	r3, r3, #1
700b503c: eafffffa     	b	0x700b502c <_loop>      @ imm = #-0x18

700b5040 <CSL_REG64_WR_RAW>:
700b5040: b084         	sub	sp, #0x10
700b5042: 9003         	str	r0, [sp, #0xc]
700b5044: 9301         	str	r3, [sp, #0x4]
700b5046: 9200         	str	r2, [sp]
700b5048: 9800         	ldr	r0, [sp]
700b504a: 9901         	ldr	r1, [sp, #0x4]
700b504c: 9a03         	ldr	r2, [sp, #0xc]
700b504e: e9c2 0100    	strd	r0, r1, [r2]
700b5052: b004         	add	sp, #0x10
700b5054: 4770         	bx	lr
		...
700b505e: 0000         	movs	r0, r0

700b5060 <CSL_udmapCppi5LinkDesc>:
700b5060: b084         	sub	sp, #0x10
700b5062: 9003         	str	r0, [sp, #0xc]
700b5064: 9301         	str	r3, [sp, #0x4]
700b5066: 9200         	str	r2, [sp]
700b5068: 9800         	ldr	r0, [sp]
700b506a: 9a01         	ldr	r2, [sp, #0x4]
700b506c: 9903         	ldr	r1, [sp, #0xc]
700b506e: 614a         	str	r2, [r1, #0x14]
700b5070: 6108         	str	r0, [r1, #0x10]
700b5072: b004         	add	sp, #0x10
700b5074: 4770         	bx	lr
		...
700b507e: 0000         	movs	r0, r0

700b5080 <CSL_udmapCppi5SetBufferAddr>:
700b5080: b084         	sub	sp, #0x10
700b5082: 9003         	str	r0, [sp, #0xc]
700b5084: 9301         	str	r3, [sp, #0x4]
700b5086: 9200         	str	r2, [sp]
700b5088: 9800         	ldr	r0, [sp]
700b508a: 9a01         	ldr	r2, [sp, #0x4]
700b508c: 9903         	ldr	r1, [sp, #0xc]
700b508e: 61ca         	str	r2, [r1, #0x1c]
700b5090: 6188         	str	r0, [r1, #0x18]
700b5092: b004         	add	sp, #0x10
700b5094: 4770         	bx	lr
		...
700b509e: 0000         	movs	r0, r0

700b50a0 <CSL_udmapCppi5SetBufferLen>:
700b50a0: b082         	sub	sp, #0x8
700b50a2: 9001         	str	r0, [sp, #0x4]
700b50a4: 9100         	str	r1, [sp]
700b50a6: 9901         	ldr	r1, [sp, #0x4]
700b50a8: 6a08         	ldr	r0, [r1, #0x20]
700b50aa: 9a00         	ldr	r2, [sp]
700b50ac: f362 0015    	bfi	r0, r2, #0, #22
700b50b0: 6208         	str	r0, [r1, #0x20]
700b50b2: b002         	add	sp, #0x8
700b50b4: 4770         	bx	lr
		...
700b50be: 0000         	movs	r0, r0

700b50c0 <CSL_udmapCppi5SetOrgBufferAddr>:
700b50c0: b084         	sub	sp, #0x10
700b50c2: 9003         	str	r0, [sp, #0xc]
700b50c4: 9301         	str	r3, [sp, #0x4]
700b50c6: 9200         	str	r2, [sp]
700b50c8: 9800         	ldr	r0, [sp]
700b50ca: 9a01         	ldr	r2, [sp, #0x4]
700b50cc: 9903         	ldr	r1, [sp, #0xc]
700b50ce: 62ca         	str	r2, [r1, #0x2c]
700b50d0: 6288         	str	r0, [r1, #0x28]
700b50d2: b004         	add	sp, #0x10
700b50d4: 4770         	bx	lr
		...
700b50de: 0000         	movs	r0, r0

700b50e0 <CSL_udmapCppi5SetPsDataLoc>:
700b50e0: b082         	sub	sp, #0x8
700b50e2: 9001         	str	r0, [sp, #0x4]
700b50e4: 9100         	str	r1, [sp]
700b50e6: 9901         	ldr	r1, [sp, #0x4]
700b50e8: 6808         	ldr	r0, [r1]
700b50ea: 9a00         	ldr	r2, [sp]
700b50ec: f362 701c    	bfi	r0, r2, #28, #1
700b50f0: 6008         	str	r0, [r1]
700b50f2: b002         	add	sp, #0x8
700b50f4: 4770         	bx	lr
		...
700b50fe: 0000         	movs	r0, r0

700b5100 <Sciclient_rmIrqRelease>:
700b5100: b580         	push	{r7, lr}
700b5102: b084         	sub	sp, #0x10
700b5104: 9003         	str	r0, [sp, #0xc]
700b5106: 9102         	str	r1, [sp, #0x8]
700b5108: 9803         	ldr	r0, [sp, #0xc]
700b510a: 9a02         	ldr	r2, [sp, #0x8]
700b510c: 4669         	mov	r1, sp
700b510e: f7f1 feff    	bl	0x700a6f10 <Sciclient_rmClearInterruptRoute> @ imm = #-0xe202
700b5112: b004         	add	sp, #0x10
700b5114: bd80         	pop	{r7, pc}
		...
700b511e: 0000         	movs	r0, r0

700b5120 <Sciclient_secProxyReadThreadCount>:
700b5120: b580         	push	{r7, lr}
700b5122: b082         	sub	sp, #0x8
700b5124: 9001         	str	r0, [sp, #0x4]
700b5126: 9801         	ldr	r0, [sp, #0x4]
700b5128: f7ff ff22    	bl	0x700b4f70 <Sciclient_secProxyThreadStatusReg> @ imm = #-0x1bc
700b512c: f000 f9a0    	bl	0x700b5470 <CSL_REG32_RD_RAW> @ imm = #0x340
700b5130: b2c0         	uxtb	r0, r0
700b5132: b002         	add	sp, #0x8
700b5134: bd80         	pop	{r7, pc}
		...
700b513e: 0000         	movs	r0, r0

700b5140 <UART_divideRoundCloset>:
700b5140: b082         	sub	sp, #0x8
700b5142: 9001         	str	r0, [sp, #0x4]
700b5144: 9100         	str	r1, [sp]
700b5146: 9801         	ldr	r0, [sp, #0x4]
700b5148: 9900         	ldr	r1, [sp]
700b514a: eb00 0051    	add.w	r0, r0, r1, lsr #1
700b514e: fbb0 f0f1    	udiv	r0, r0, r1
700b5152: b002         	add	sp, #0x8
700b5154: 4770         	bx	lr
		...
700b515e: 0000         	movs	r0, r0

700b5160 <UART_regConfModeRestore>:
700b5160: b580         	push	{r7, lr}
700b5162: b082         	sub	sp, #0x8
700b5164: 9001         	str	r0, [sp, #0x4]
700b5166: 9100         	str	r1, [sp]
700b5168: 9801         	ldr	r0, [sp, #0x4]
700b516a: 300c         	adds	r0, #0xc
700b516c: 9900         	ldr	r1, [sp]
700b516e: f000 f947    	bl	0x700b5400 <HW_WR_REG32_RAW> @ imm = #0x28e
700b5172: b002         	add	sp, #0x8
700b5174: bd80         	pop	{r7, pc}
		...
700b517e: 0000         	movs	r0, r0

700b5180 <tx_threadx_stack_build_cpsr_get>:
700b5180: b081         	sub	sp, #0x4
700b5182: f3ef 8000    	mrs	r0, apsr
700b5186: 9000         	str	r0, [sp]
700b5188: 9800         	ldr	r0, [sp]
700b518a: f040 0020    	orr	r0, r0, #0x20
700b518e: 9000         	str	r0, [sp]
700b5190: 9800         	ldr	r0, [sp]
700b5192: b001         	add	sp, #0x4
700b5194: 4770         	bx	lr
		...
700b519e: 0000         	movs	r0, r0

700b51a0 <DebugP_uartSetDrvIndex>:
700b51a0: b081         	sub	sp, #0x4
700b51a2: 9000         	str	r0, [sp]
700b51a4: 9800         	ldr	r0, [sp]
700b51a6: f248 3164    	movw	r1, #0x8364
700b51aa: f2c7 010b    	movt	r1, #0x700b
700b51ae: 6008         	str	r0, [r1]
700b51b0: b001         	add	sp, #0x4
700b51b2: 4770         	bx	lr
		...

700b51c0 <Sciclient_rmIrIntControlReg>:
700b51c0: b081         	sub	sp, #0x4
700b51c2: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b51c6: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b51ca: 2004         	movs	r0, #0x4
700b51cc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b51d0: b001         	add	sp, #0x4
700b51d2: 4770         	bx	lr
		...

700b51e0 <Udma_defaultVirtToPhyFxn>:
700b51e0: b084         	sub	sp, #0x10
700b51e2: 9003         	str	r0, [sp, #0xc]
700b51e4: 9102         	str	r1, [sp, #0x8]
700b51e6: 9201         	str	r2, [sp, #0x4]
700b51e8: 9803         	ldr	r0, [sp, #0xc]
700b51ea: 9000         	str	r0, [sp]
700b51ec: 9800         	ldr	r0, [sp]
700b51ee: 2100         	movs	r1, #0x0
700b51f0: b004         	add	sp, #0x10
700b51f2: 4770         	bx	lr
		...

700b5200 <Udma_rmAllocFreeRing>:
700b5200: b082         	sub	sp, #0x8
700b5202: 9001         	str	r0, [sp, #0x4]
700b5204: f64f 70ff    	movw	r0, #0xffff
700b5208: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b520c: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b5210: b002         	add	sp, #0x8
700b5212: 4770         	bx	lr
		...

700b5220 <CSL_udmapCppi5SetSrcTag>:
700b5220: b082         	sub	sp, #0x8
700b5222: 9001         	str	r0, [sp, #0x4]
700b5224: 9100         	str	r1, [sp]
700b5226: 9901         	ldr	r1, [sp, #0x4]
700b5228: f8bd 0000    	ldrh.w	r0, [sp]
700b522c: 81c8         	strh	r0, [r1, #0xe]
700b522e: b002         	add	sp, #0x8
700b5230: 4770         	bx	lr
		...
700b523e: 0000         	movs	r0, r0

700b5240 <TimerP_getCount>:
700b5240: b082         	sub	sp, #0x8
700b5242: 9001         	str	r0, [sp, #0x4]
700b5244: 9801         	ldr	r0, [sp, #0x4]
700b5246: 303c         	adds	r0, #0x3c
700b5248: 9000         	str	r0, [sp]
700b524a: 9800         	ldr	r0, [sp]
700b524c: 6800         	ldr	r0, [r0]
700b524e: b002         	add	sp, #0x8
700b5250: 4770         	bx	lr
		...
700b525e: 0000         	movs	r0, r0

700b5260 <TimerP_getReloadCount>:
700b5260: b082         	sub	sp, #0x8
700b5262: 9001         	str	r0, [sp, #0x4]
700b5264: 9801         	ldr	r0, [sp, #0x4]
700b5266: 3040         	adds	r0, #0x40
700b5268: 9000         	str	r0, [sp]
700b526a: 9800         	ldr	r0, [sp]
700b526c: 6800         	ldr	r0, [r0]
700b526e: b002         	add	sp, #0x8
700b5270: 4770         	bx	lr
		...
700b527e: 0000         	movs	r0, r0

700b5280 <main_inheritance>:
; {
700b5280: b580         	push	{r7, lr}
;    tm_initialize(tm_priority_inheritance_initialize);
700b5282: f644 50e1    	movw	r0, #0x4de1
700b5286: f2c7 000a    	movt	r0, #0x700a
700b528a: f000 f9a9    	bl	0x700b55e0 <tm_initialize> @ imm = #0x352
;    return 0;
700b528e: 2000         	movs	r0, #0x0
700b5290: bd80         	pop	{r7, pc}
		...
700b529e: 0000         	movs	r0, r0

700b52a0 <putchar_>:
; {
700b52a0: b510         	push	{r4, lr}
700b52a2: 4604         	mov	r4, r0
;     DebugP_memLogWriterPutChar(character);
700b52a4: f7f3 ffac    	bl	0x700a9200 <DebugP_memLogWriterPutChar> @ imm = #-0xc0a8
;     DebugP_uartLogWriterPutChar(character);
700b52a8: 4620         	mov	r0, r4
700b52aa: e8bd 4010    	pop.w	{r4, lr}
700b52ae: f7fe b99f    	b.w	0x700b35f0 <DebugP_uartLogWriterPutChar> @ imm = #-0x1cc2
		...
700b52be: 0000         	movs	r0, r0

700b52c0 <tm_interrupt_handler>:
;    if (test_interrupt_handler != NULL)
700b52c0: f248 307c    	movw	r0, #0x837c
700b52c4: f2c7 000b    	movt	r0, #0x700b
700b52c8: 6800         	ldr	r0, [r0]
700b52ca: 2800         	cmp	r0, #0x0
; }
700b52cc: bf08         	it	eq
700b52ce: 4770         	bxeq	lr
;       ((void (*)(void)) test_interrupt_handler)();
700b52d0: 4700         	bx	r0
		...
700b52de: 0000         	movs	r0, r0

700b52e0 <tm_setup_pmu>:
; {
700b52e0: b580         	push	{r7, lr}
;    PMU_init(&gPmuConfig);
700b52e2: f248 3010    	movw	r0, #0x8310
700b52e6: f2c7 000b    	movt	r0, #0x700b
700b52ea: f7f2 f941    	bl	0x700a7570 <PMU_init>   @ imm = #-0xdd7e
;    return 1;
700b52ee: 2001         	movs	r0, #0x1
700b52f0: bd80         	pop	{r7, pc}
		...
700b52fe: 0000         	movs	r0, r0

700b5300 <tm_task_priority_get>:
;    return (int) tm_thread_array[thread_id].tx_thread_priority;
700b5300: f249 7214    	movw	r2, #0x9714
700b5304: 21b4         	movs	r1, #0xb4
700b5306: f2c7 0208    	movt	r2, #0x7008
700b530a: fb00 2001    	mla	r0, r0, r1, r2
700b530e: 6b00         	ldr	r0, [r0, #0x30]
700b5310: 4770         	bx	lr
		...
700b531e: 0000         	movs	r0, r0

700b5320 <tm_thread_exit>:
;    tx_thread_suspend(&tm_thread_array[thread_id]);
700b5320: f249 7214    	movw	r2, #0x9714
700b5324: 21b4         	movs	r1, #0xb4
700b5326: f2c7 0208    	movt	r2, #0x7008
700b532a: fb00 2001    	mla	r0, r0, r1, r2
700b532e: f7ec bdaf    	b.w	0x700a1e90 <_tx_thread_suspend> @ imm = #-0x134a2
		...
700b533e: 0000         	movs	r0, r0

700b5340 <CSL_REG32_WR_RAW>:
700b5340: b082         	sub	sp, #0x8
700b5342: 9001         	str	r0, [sp, #0x4]
700b5344: 9100         	str	r1, [sp]
700b5346: 9800         	ldr	r0, [sp]
700b5348: 9901         	ldr	r1, [sp, #0x4]
700b534a: 6008         	str	r0, [r1]
700b534c: b002         	add	sp, #0x8
700b534e: 4770         	bx	lr

700b5350 <CSL_REG32_WR_RAW>:
700b5350: b082         	sub	sp, #0x8
700b5352: 9001         	str	r0, [sp, #0x4]
700b5354: 9100         	str	r1, [sp]
700b5356: 9800         	ldr	r0, [sp]
700b5358: 9901         	ldr	r1, [sp, #0x4]
700b535a: 6008         	str	r0, [r1]
700b535c: b002         	add	sp, #0x8
700b535e: 4770         	bx	lr

700b5360 <CSL_REG32_WR_RAW>:
700b5360: b082         	sub	sp, #0x8
700b5362: 9001         	str	r0, [sp, #0x4]
700b5364: 9100         	str	r1, [sp]
700b5366: 9800         	ldr	r0, [sp]
700b5368: 9901         	ldr	r1, [sp, #0x4]
700b536a: 6008         	str	r0, [r1]
700b536c: b002         	add	sp, #0x8
700b536e: 4770         	bx	lr

700b5370 <CSL_REG32_WR_RAW>:
700b5370: b082         	sub	sp, #0x8
700b5372: 9001         	str	r0, [sp, #0x4]
700b5374: 9100         	str	r1, [sp]
700b5376: 9800         	ldr	r0, [sp]
700b5378: 9901         	ldr	r1, [sp, #0x4]
700b537a: 6008         	str	r0, [r1]
700b537c: b002         	add	sp, #0x8
700b537e: 4770         	bx	lr

700b5380 <CSL_REG32_WR_RAW>:
700b5380: b082         	sub	sp, #0x8
700b5382: 9001         	str	r0, [sp, #0x4]
700b5384: 9100         	str	r1, [sp]
700b5386: 9800         	ldr	r0, [sp]
700b5388: 9901         	ldr	r1, [sp, #0x4]
700b538a: 6008         	str	r0, [r1]
700b538c: b002         	add	sp, #0x8
700b538e: 4770         	bx	lr

700b5390 <CSL_REG32_WR_RAW>:
700b5390: b082         	sub	sp, #0x8
700b5392: 9001         	str	r0, [sp, #0x4]
700b5394: 9100         	str	r1, [sp]
700b5396: 9800         	ldr	r0, [sp]
700b5398: 9901         	ldr	r1, [sp, #0x4]
700b539a: 6008         	str	r0, [r1]
700b539c: b002         	add	sp, #0x8
700b539e: 4770         	bx	lr

700b53a0 <CSL_udmapCppi5SetDstTag>:
700b53a0: b082         	sub	sp, #0x8
700b53a2: 9001         	str	r0, [sp, #0x4]
700b53a4: 9100         	str	r1, [sp]
700b53a6: 9901         	ldr	r1, [sp, #0x4]
700b53a8: 9800         	ldr	r0, [sp]
700b53aa: 8188         	strh	r0, [r1, #0xc]
700b53ac: b002         	add	sp, #0x8
700b53ae: 4770         	bx	lr

700b53b0 <CSL_udmapCppi5SetOrgBufferLen>:
700b53b0: b082         	sub	sp, #0x8
700b53b2: 9001         	str	r0, [sp, #0x4]
700b53b4: 9100         	str	r1, [sp]
700b53b6: 9800         	ldr	r0, [sp]
700b53b8: 9901         	ldr	r1, [sp, #0x4]
700b53ba: 6248         	str	r0, [r1, #0x24]
700b53bc: b002         	add	sp, #0x8
700b53be: 4770         	bx	lr

700b53c0 <ClockP_getTimerCount>:
700b53c0: b580         	push	{r7, lr}
700b53c2: b082         	sub	sp, #0x8
700b53c4: 9001         	str	r0, [sp, #0x4]
700b53c6: 9801         	ldr	r0, [sp, #0x4]
700b53c8: f7ff ff3a    	bl	0x700b5240 <TimerP_getCount> @ imm = #-0x18c
700b53cc: b002         	add	sp, #0x8
700b53ce: bd80         	pop	{r7, pc}

700b53d0 <ClockP_sleepTicks>:
700b53d0: b580         	push	{r7, lr}
700b53d2: b082         	sub	sp, #0x8
700b53d4: 9001         	str	r0, [sp, #0x4]
700b53d6: 9801         	ldr	r0, [sp, #0x4]
700b53d8: f7f9 fff2    	bl	0x700af3c0 <_tx_thread_sleep> @ imm = #-0x601c
700b53dc: b002         	add	sp, #0x8
700b53de: bd80         	pop	{r7, pc}

700b53e0 <ClockP_timerClearOverflowInt>:
700b53e0: b580         	push	{r7, lr}
700b53e2: b082         	sub	sp, #0x8
700b53e4: 9001         	str	r0, [sp, #0x4]
700b53e6: 9801         	ldr	r0, [sp, #0x4]
700b53e8: f7ff f8ea    	bl	0x700b45c0 <TimerP_clearOverflowInt> @ imm = #-0xe2c
700b53ec: b002         	add	sp, #0x8
700b53ee: bd80         	pop	{r7, pc}

700b53f0 <HW_RD_REG32_RAW>:
700b53f0: b082         	sub	sp, #0x8
700b53f2: 9001         	str	r0, [sp, #0x4]
700b53f4: 9801         	ldr	r0, [sp, #0x4]
700b53f6: 6800         	ldr	r0, [r0]
700b53f8: 9000         	str	r0, [sp]
700b53fa: 9800         	ldr	r0, [sp]
700b53fc: b002         	add	sp, #0x8
700b53fe: 4770         	bx	lr

700b5400 <HW_WR_REG32_RAW>:
700b5400: b082         	sub	sp, #0x8
700b5402: 9001         	str	r0, [sp, #0x4]
700b5404: 9100         	str	r1, [sp]
700b5406: 9800         	ldr	r0, [sp]
700b5408: 9901         	ldr	r1, [sp, #0x4]
700b540a: 6008         	str	r0, [r1]
700b540c: b002         	add	sp, #0x8
700b540e: 4770         	bx	lr

700b5410 <__aeabi_memset8>:
700b5410: e1a03001     	mov	r3, r1
700b5414: e1a01002     	mov	r1, r2
700b5418: e1a02003     	mov	r2, r3
700b541c: eaffff01     	b	0x700b5028 <TI_memset_small> @ imm = #-0x3fc

700b5420 <_out_null>:
700b5420: b084         	sub	sp, #0x10
700b5422: f88d 000f    	strb.w	r0, [sp, #0xf]
700b5426: 9102         	str	r1, [sp, #0x8]
700b5428: 9201         	str	r2, [sp, #0x4]
700b542a: 9300         	str	r3, [sp]
700b542c: b004         	add	sp, #0x10
700b542e: 4770         	bx	lr

700b5430 <CSL_REG64_RD_RAW>:
700b5430: b081         	sub	sp, #0x4
700b5432: 9000         	str	r0, [sp]
700b5434: 9800         	ldr	r0, [sp]
700b5436: e9d0 0100    	ldrd	r0, r1, [r0]
700b543a: b001         	add	sp, #0x4
700b543c: 4770         	bx	lr
700b543e: 0000         	movs	r0, r0

700b5440 <CSL_REG32_RD_RAW>:
700b5440: b081         	sub	sp, #0x4
700b5442: 9000         	str	r0, [sp]
700b5444: 9800         	ldr	r0, [sp]
700b5446: 6800         	ldr	r0, [r0]
700b5448: b001         	add	sp, #0x4
700b544a: 4770         	bx	lr
700b544c: 0000         	movs	r0, r0
700b544e: 0000         	movs	r0, r0

700b5450 <CSL_REG32_RD_RAW>:
700b5450: b081         	sub	sp, #0x4
700b5452: 9000         	str	r0, [sp]
700b5454: 9800         	ldr	r0, [sp]
700b5456: 6800         	ldr	r0, [r0]
700b5458: b001         	add	sp, #0x4
700b545a: 4770         	bx	lr
700b545c: 0000         	movs	r0, r0
700b545e: 0000         	movs	r0, r0

700b5460 <CSL_REG32_RD_RAW>:
700b5460: b081         	sub	sp, #0x4
700b5462: 9000         	str	r0, [sp]
700b5464: 9800         	ldr	r0, [sp]
700b5466: 6800         	ldr	r0, [r0]
700b5468: b001         	add	sp, #0x4
700b546a: 4770         	bx	lr
700b546c: 0000         	movs	r0, r0
700b546e: 0000         	movs	r0, r0

700b5470 <CSL_REG32_RD_RAW>:
700b5470: b081         	sub	sp, #0x4
700b5472: 9000         	str	r0, [sp]
700b5474: 9800         	ldr	r0, [sp]
700b5476: 6800         	ldr	r0, [r0]
700b5478: b001         	add	sp, #0x4
700b547a: 4770         	bx	lr
700b547c: 0000         	movs	r0, r0
700b547e: 0000         	movs	r0, r0

700b5480 <CSL_REG32_RD_RAW>:
700b5480: b081         	sub	sp, #0x4
700b5482: 9000         	str	r0, [sp]
700b5484: 9800         	ldr	r0, [sp]
700b5486: 6800         	ldr	r0, [r0]
700b5488: b001         	add	sp, #0x4
700b548a: 4770         	bx	lr
700b548c: 0000         	movs	r0, r0
700b548e: 0000         	movs	r0, r0

700b5490 <CSL_REG32_RD_RAW>:
700b5490: b081         	sub	sp, #0x4
700b5492: 9000         	str	r0, [sp]
700b5494: 9800         	ldr	r0, [sp]
700b5496: 6800         	ldr	r0, [r0]
700b5498: b001         	add	sp, #0x4
700b549a: 4770         	bx	lr
700b549c: 0000         	movs	r0, r0
700b549e: 0000         	movs	r0, r0

700b54a0 <PMU_resetCounters>:
700b54a0: b580         	push	{r7, lr}
700b54a2: f7f3 ed48    	blx	0x700a8f34 <CSL_armR5PmuResetCycleCnt> @ imm = #-0xc570
700b54a6: f7f3 ed4e    	blx	0x700a8f44 <CSL_armR5PmuResetCntrs> @ imm = #-0xc564
700b54aa: bd80         	pop	{r7, pc}
700b54ac: 0000         	movs	r0, r0
700b54ae: 0000         	movs	r0, r0

700b54b0 <Sciclient_getSelfDevIdCore>:
700b54b0: f248 20d8    	movw	r0, #0x82d8
700b54b4: f2c7 000b    	movt	r0, #0x700b
700b54b8: 6880         	ldr	r0, [r0, #0x8]
700b54ba: 4770         	bx	lr
700b54bc: 0000         	movs	r0, r0
700b54be: 0000         	movs	r0, r0

700b54c0 <Sciclient_rmPsGetPsp>:
700b54c0: f64a 10b8    	movw	r0, #0xa9b8
700b54c4: f2c7 0008    	movt	r0, #0x7008
700b54c8: 8c80         	ldrh	r0, [r0, #0x24]
700b54ca: 4770         	bx	lr
700b54cc: 0000         	movs	r0, r0
700b54ce: 0000         	movs	r0, r0

700b54d0 <Udma_rmFreeFreeRing>:
700b54d0: b082         	sub	sp, #0x8
700b54d2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b54d6: 9100         	str	r1, [sp]
700b54d8: b002         	add	sp, #0x8
700b54da: 4770         	bx	lr
700b54dc: 0000         	movs	r0, r0
700b54de: 0000         	movs	r0, r0

700b54e0 <_tx_initialize_high_level>:
700b54e0: b580         	push	{r7, lr}
700b54e2: f7ff fb4d    	bl	0x700b4b80 <_tx_thread_initialize> @ imm = #-0x966
700b54e6: f7fe fc6b    	bl	0x700b3dc0 <_tx_timer_initialize> @ imm = #-0x172a
700b54ea: bd80         	pop	{r7, pc}
700b54ec: 0000         	movs	r0, r0
700b54ee: 0000         	movs	r0, r0

700b54f0 <Hwip_dataAndInstructionBarrier>:
700b54f0: f3bf 8f6f    	isb	sy
700b54f4: f3bf 8f4f    	dsb	sy
700b54f8: 4770         	bx	lr
700b54fa: 0000         	movs	r0, r0
700b54fc: 0000         	movs	r0, r0
700b54fe: 0000         	movs	r0, r0

700b5500 <.Lfastpath_exit>:
700b5500: e0420003     	sub	r0, r2, r3
700b5504: e12fff1e     	bx	lr
700b5508: e320f000     	nop
700b550c: 00000000     	andeq	r0, r0, r0

700b5510 <ClockP_getTicks>:
700b5510: b580         	push	{r7, lr}
700b5512: f7ff fb4d    	bl	0x700b4bb0 <_tx_time_get> @ imm = #-0x966
700b5516: bd80         	pop	{r7, pc}
		...

700b5520 <TaskP_yield>:
700b5520: b580         	push	{r7, lr}
700b5522: f7fe ff15    	bl	0x700b4350 <_txe_thread_relinquish> @ imm = #-0x11d6
700b5526: bd80         	pop	{r7, pc}
		...

700b5530 <UART_lld_errorCallback>:
700b5530: b081         	sub	sp, #0x4
700b5532: 9000         	str	r0, [sp]
700b5534: b001         	add	sp, #0x4
700b5536: 4770         	bx	lr
		...

700b5540 <Udma_ringAssertFnPointers>:
700b5540: b081         	sub	sp, #0x4
700b5542: 9000         	str	r0, [sp]
700b5544: b001         	add	sp, #0x4
700b5546: 4770         	bx	lr
		...

700b5550 <Board_driversOpen>:
;     return status;
700b5550: 2000         	movs	r0, #0x0
700b5552: 4770         	bx	lr
		...

700b5560 <Sciclient_rmPsGetMaxPsp>:
700b5560: 2003         	movs	r0, #0x3
700b5562: 4770         	bx	lr
		...

700b5570 <main>:
;    return rtos_main_threadx();
700b5570: f7fb bd2e    	b.w	0x700b0fd0 <rtos_main_threadx> @ imm = #-0x45a4
		...

700b5580 <threadx_main>:
;    main_inheritance(); /* Startet den Benchmark-Test */
700b5580: f7ff be7e    	b.w	0x700b5280 <main_inheritance> @ imm = #-0x304
		...

700b5590 <tm_pmu_profile_end>:
;    PMU_profileEnd(name);
700b5590: f7f6 bdde    	b.w	0x700ac150 <PMU_profileEnd> @ imm = #-0x9444
		...

700b55a0 <tm_pmu_profile_print>:
;    PMU_profilePrintEntry(name);
700b55a0: f7f8 bbf6    	b.w	0x700add90 <PMU_profilePrintEntry> @ imm = #-0x7814
		...

700b55b0 <tm_pmu_profile_start>:
;    PMU_profileStart(name);
700b55b0: f7f9 bff6    	b.w	0x700af5a0 <PMU_profileStart> @ imm = #-0x6014
		...

700b55c0 <tm_thread_sleep_ticks>:
;    tx_thread_sleep(ticks);
700b55c0: f7f9 befe    	b.w	0x700af3c0 <_tx_thread_sleep> @ imm = #-0x6204
		...

700b55d0 <Board_init>:
; }
700b55d0: 4770         	bx	lr
		...
700b55de: 0000         	movs	r0, r0

700b55e0 <tm_initialize>:
;    test_initialization_function();
700b55e0: 4700         	bx	r0
		...
700b55fe: 0000         	movs	r0, r0
