<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2759</identifier><datestamp>2011-12-15T09:12:35Z</datestamp><dc:title>FPGA implementation of median filter</dc:title><dc:creator>MAHESHWARI, R</dc:creator><dc:creator>RAO, SSSP</dc:creator><dc:creator>POONACHA, PG</dc:creator><dc:description>This paper gives the algorithm and implementation details of a sliding real time 3 x 3 median filter. The design is implemented on a Xilinx XC4010 FPGA chip. It is tested and integrated at ER&amp;DC1, Trivandrum. The design is tailored to exploit certain features of sliding windows. The Algorithm used to implement median filter is very efficient and implementation results show the significant improvements in operating frequency and hardware requirements over general purpose techniques.</dc:description><dc:publisher>I E E E, COMPUTER SOC PRESS</dc:publisher><dc:date>2011-10-27T11:20:44Z</dc:date><dc:date>2011-12-15T09:12:35Z</dc:date><dc:date>2011-10-27T11:20:44Z</dc:date><dc:date>2011-12-15T09:12:35Z</dc:date><dc:date>1997</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS,523-524</dc:identifier><dc:identifier>0-8186-7755-4</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/16280</dc:identifier><dc:identifier>http://hdl.handle.net/100/2759</dc:identifier><dc:source>10th International Conference on VLSI Design,HYDERABAD, INDIA,JAN 04-07, 1997</dc:source><dc:language>English</dc:language></oai_dc:dc>