

================================================================
== Vitis HLS Report for 'extendKey'
================================================================
* Date:           Fri Jun 17 13:15:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.825 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      255|      255|  10.200 us|  10.200 us|  255|  255|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_extendKey_Pipeline_extendKey_label5_fu_12  |extendKey_Pipeline_extendKey_label5  |       10|       10|  0.400 us|  0.400 us|   10|   10|       no|
        |grp_extendKey_Pipeline_extendKey_label0_fu_20  |extendKey_Pipeline_extendKey_label0  |      242|      242|  9.680 us|  9.680 us|  242|  242|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     -|     235|     473|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     100|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     241|     573|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_extendKey_Pipeline_extendKey_label0_fu_20  |extendKey_Pipeline_extendKey_label0  |        1|   0|  205|  344|    0|
    |grp_extendKey_Pipeline_extendKey_label5_fu_12  |extendKey_Pipeline_extendKey_label5  |        0|   0|   30|  129|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        1|   0|  235|  473|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  26|          5|    1|          5|
    |w_address0  |  14|          3|    6|         18|
    |w_ce0       |  14|          3|    1|          3|
    |w_ce1       |   9|          2|    1|          2|
    |w_d0        |  14|          3|   32|         96|
    |w_we0       |  14|          3|    1|          3|
    |w_we1       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       | 100|         21|   43|        129|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_extendKey_Pipeline_extendKey_label0_fu_20_ap_start_reg  |  1|   0|    1|          0|
    |grp_extendKey_Pipeline_extendKey_label5_fu_12_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  6|   0|    6|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     extendKey|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     extendKey|  return value|
|key_address0  |  out|    4|   ap_memory|           key|         array|
|key_ce0       |  out|    1|   ap_memory|           key|         array|
|key_q0        |   in|    8|   ap_memory|           key|         array|
|key_address1  |  out|    4|   ap_memory|           key|         array|
|key_ce1       |  out|    1|   ap_memory|           key|         array|
|key_q1        |   in|    8|   ap_memory|           key|         array|
|w_address0    |  out|    6|   ap_memory|             w|         array|
|w_ce0         |  out|    1|   ap_memory|             w|         array|
|w_we0         |  out|    1|   ap_memory|             w|         array|
|w_d0          |  out|   32|   ap_memory|             w|         array|
|w_q0          |   in|   32|   ap_memory|             w|         array|
|w_address1    |  out|    6|   ap_memory|             w|         array|
|w_ce1         |  out|    1|   ap_memory|             w|         array|
|w_we1         |  out|    1|   ap_memory|             w|         array|
|w_d1          |  out|   32|   ap_memory|             w|         array|
|w_q1          |   in|   32|   ap_memory|             w|         array|
+--------------+-----+-----+------------+--------------+--------------+

