--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logibone_camera.twx logibone_camera.ncd -o
logibone_camera.twr logibone_camera.pcf -ucf logibone_camera.ucf

Design file:              logibone_camera.ncd
Physical constraint file: logibone_camera.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK24 = PERIOD TIMEGRP "clkcam_grp" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132 paths analyzed, 100 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.182ns.
--------------------------------------------------------------------------------

Paths for end point camera0/v_latch/Qp_0 (SLICE_X20Y38.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera0/pixel_counter/Qp_1 (FF)
  Destination:          camera0/v_latch/Qp_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.127ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         PMOD1_10_BUFGP rising at 0.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera0/pixel_counter/Qp_1 to camera0/v_latch/Qp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.430   camera0/vsync_old
                                                       camera0/pixel_counter/Qp_1
    SLICE_X21Y34.D2      net (fanout=3)        0.744   camera0/pixel_counter/Qp<1>
    SLICE_X21Y34.DMUX    Tilo                  0.337   camera0/vsync_old
                                                       camera0/Mram__n003011
    SLICE_X20Y38.CE      net (fanout=4)        1.303   camera0/Mram__n0030
    SLICE_X20Y38.CLK     Tceck                 0.313   camera0/v_latch/Qp<3>
                                                       camera0/v_latch/Qp_0
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (1.080ns logic, 2.047ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera0/pixel_counter/Qp_0 (FF)
  Destination:          camera0/v_latch/Qp_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         PMOD1_10_BUFGP rising at 0.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera0/pixel_counter/Qp_0 to camera0/v_latch/Qp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AMUX    Tshcko                0.518   camera0/vsync_old
                                                       camera0/pixel_counter/Qp_0
    SLICE_X21Y34.D5      net (fanout=5)        0.276   camera0/pixel_counter/Qp<0>
    SLICE_X21Y34.DMUX    Tilo                  0.337   camera0/vsync_old
                                                       camera0/Mram__n003011
    SLICE_X20Y38.CE      net (fanout=4)        1.303   camera0/Mram__n0030
    SLICE_X20Y38.CLK     Tceck                 0.313   camera0/v_latch/Qp<3>
                                                       camera0/v_latch/Qp_0
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.168ns logic, 1.579ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point camera0/v_latch/Qp_2 (SLICE_X20Y38.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera0/pixel_counter/Qp_1 (FF)
  Destination:          camera0/v_latch/Qp_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         PMOD1_10_BUFGP rising at 0.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera0/pixel_counter/Qp_1 to camera0/v_latch/Qp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.430   camera0/vsync_old
                                                       camera0/pixel_counter/Qp_1
    SLICE_X21Y34.D2      net (fanout=3)        0.744   camera0/pixel_counter/Qp<1>
    SLICE_X21Y34.DMUX    Tilo                  0.337   camera0/vsync_old
                                                       camera0/Mram__n003011
    SLICE_X20Y38.CE      net (fanout=4)        1.303   camera0/Mram__n0030
    SLICE_X20Y38.CLK     Tceck                 0.269   camera0/v_latch/Qp<3>
                                                       camera0/v_latch/Qp_2
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (1.036ns logic, 2.047ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera0/pixel_counter/Qp_0 (FF)
  Destination:          camera0/v_latch/Qp_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.703ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         PMOD1_10_BUFGP rising at 0.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera0/pixel_counter/Qp_0 to camera0/v_latch/Qp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AMUX    Tshcko                0.518   camera0/vsync_old
                                                       camera0/pixel_counter/Qp_0
    SLICE_X21Y34.D5      net (fanout=5)        0.276   camera0/pixel_counter/Qp<0>
    SLICE_X21Y34.DMUX    Tilo                  0.337   camera0/vsync_old
                                                       camera0/Mram__n003011
    SLICE_X20Y38.CE      net (fanout=4)        1.303   camera0/Mram__n0030
    SLICE_X20Y38.CLK     Tceck                 0.269   camera0/v_latch/Qp<3>
                                                       camera0/v_latch/Qp_2
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.124ns logic, 1.579ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point camera0/v_latch/Qp_3 (SLICE_X20Y38.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera0/pixel_counter/Qp_1 (FF)
  Destination:          camera0/v_latch/Qp_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         PMOD1_10_BUFGP rising at 0.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera0/pixel_counter/Qp_1 to camera0/v_latch/Qp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.430   camera0/vsync_old
                                                       camera0/pixel_counter/Qp_1
    SLICE_X21Y34.D2      net (fanout=3)        0.744   camera0/pixel_counter/Qp<1>
    SLICE_X21Y34.DMUX    Tilo                  0.337   camera0/vsync_old
                                                       camera0/Mram__n003011
    SLICE_X20Y38.CE      net (fanout=4)        1.303   camera0/Mram__n0030
    SLICE_X20Y38.CLK     Tceck                 0.266   camera0/v_latch/Qp<3>
                                                       camera0/v_latch/Qp_3
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.033ns logic, 2.047ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera0/pixel_counter/Qp_0 (FF)
  Destination:          camera0/v_latch/Qp_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.700ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         PMOD1_10_BUFGP rising at 0.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera0/pixel_counter/Qp_0 to camera0/v_latch/Qp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AMUX    Tshcko                0.518   camera0/vsync_old
                                                       camera0/pixel_counter/Qp_0
    SLICE_X21Y34.D5      net (fanout=5)        0.276   camera0/pixel_counter/Qp<0>
    SLICE_X21Y34.DMUX    Tilo                  0.337   camera0/vsync_old
                                                       camera0/Mram__n003011
    SLICE_X20Y38.CE      net (fanout=4)        1.303   camera0/Mram__n0030
    SLICE_X20Y38.CLK     Tceck                 0.266   camera0/v_latch/Qp<3>
                                                       camera0/v_latch/Qp_3
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (1.121ns logic, 1.579ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK24 = PERIOD TIMEGRP "clkcam_grp" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point camera0/y_latch_c/Qp_2 (SLICE_X18Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera0/y_latch_b/Qp_2 (FF)
  Destination:          camera0/y_latch_c/Qp_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_10_BUFGP rising at 40.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera0/y_latch_b/Qp_2 to camera0/y_latch_c/Qp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.CQ      Tcko                  0.200   camera0/y_latch_b/Qp<3>
                                                       camera0/y_latch_b/Qp_2
    SLICE_X18Y33.C5      net (fanout=1)        0.061   camera0/y_latch_b/Qp<2>
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.121   camera0/y_latch_b/Qp<3>
                                                       camera0/y_latch_b/Qp<2>_rt
                                                       camera0/y_latch_c/Qp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point camera0/y_latch_c/Qp_6 (SLICE_X18Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera0/y_latch_b/Qp_6 (FF)
  Destination:          camera0/y_latch_c/Qp_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_10_BUFGP rising at 40.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera0/y_latch_b/Qp_6 to camera0/y_latch_c/Qp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.CQ      Tcko                  0.200   camera0/y_latch_b/Qp<7>
                                                       camera0/y_latch_b/Qp_6
    SLICE_X18Y35.C5      net (fanout=1)        0.061   camera0/y_latch_b/Qp<6>
    SLICE_X18Y35.CLK     Tah         (-Th)    -0.121   camera0/y_latch_b/Qp<7>
                                                       camera0/y_latch_b/Qp<6>_rt
                                                       camera0/y_latch_c/Qp_6
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point camera0/y_latch_c/Qp_1 (SLICE_X18Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera0/y_latch_b/Qp_1 (FF)
  Destination:          camera0/y_latch_c/Qp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_10_BUFGP rising at 40.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera0/y_latch_b/Qp_1 to camera0/y_latch_c/Qp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.200   camera0/y_latch_b/Qp<3>
                                                       camera0/y_latch_b/Qp_1
    SLICE_X18Y33.B5      net (fanout=1)        0.071   camera0/y_latch_b/Qp<1>
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.121   camera0/y_latch_b/Qp<3>
                                                       camera0/y_latch_b/Qp<1>_rt
                                                       camera0/y_latch_c/Qp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK24 = PERIOD TIMEGRP "clkcam_grp" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: PMOD1_10_BUFGP/BUFG/I0
  Logical resource: PMOD1_10_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: PMOD1_10_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: camera0/delay_sync/gen_delay[3].gen_output.latch_delay/Qp_01/CLK
  Logical resource: camera0/delay_sync/gen_delay[3].gen_output.latch_delay/Mshreg_Qp_0/CLK
  Location pin: SLICE_X16Y16.CLK
  Clock network: PMOD1_10_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: camera0/delay_sync/gen_delay[3].gen_output.latch_delay/Qp_01/CLK
  Logical resource: camera0/delay_sync/gen_delay[3].gen_output.latch_delay/Qp_01/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: PMOD1_10_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout1"         TS_PER_CLK50 / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2562 paths analyzed, 434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  39.445ns.
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_2 (SLICE_X1Y20.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_2 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.657ns (1.496 - 2.153)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO6   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X2Y20.C1       net (fanout=2)        1.822   rom_data<6>
    SLICE_X2Y20.C        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X3Y20.A4       net (fanout=1)        0.298   camera_conf_block/n0021<15>1
    SLICE_X3Y20.A        Tilo                  0.259   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/n0021<15>3
    SLICE_X1Y21.B5       net (fanout=3)        0.852   camera_conf_block/n0021
    SLICE_X1Y21.BMUX     Tilo                  0.337   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X1Y21.A3       net (fanout=1)        0.358   N8
    SLICE_X1Y21.A        Tilo                  0.259   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv
    SLICE_X1Y20.CE       net (fanout=2)        0.333   camera_conf_block/_n0110_inv
    SLICE_X1Y20.CLK      Tceck                 0.408   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      6.961ns (3.298ns logic, 3.663ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_2 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.592ns (Levels of Logic = 5)
  Clock Path Skew:      -0.657ns (1.496 - 2.153)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO1   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X2Y20.D4       net (fanout=2)        1.075   rom_data<1>
    SLICE_X2Y20.D        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X2Y20.C6       net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X2Y20.C        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X3Y20.A4       net (fanout=1)        0.298   camera_conf_block/n0021<15>1
    SLICE_X3Y20.A        Tilo                  0.259   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/n0021<15>3
    SLICE_X1Y21.B5       net (fanout=3)        0.852   camera_conf_block/n0021
    SLICE_X1Y21.BMUX     Tilo                  0.337   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X1Y21.A3       net (fanout=1)        0.358   N8
    SLICE_X1Y21.A        Tilo                  0.259   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv
    SLICE_X1Y20.CE       net (fanout=2)        0.333   camera_conf_block/_n0110_inv
    SLICE_X1Y20.CLK      Tceck                 0.408   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (3.533ns logic, 3.059ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_2 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.432ns (Levels of Logic = 5)
  Clock Path Skew:      -0.657ns (1.496 - 2.153)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO4   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X2Y20.D3       net (fanout=2)        0.915   rom_data<4>
    SLICE_X2Y20.D        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X2Y20.C6       net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X2Y20.C        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X3Y20.A4       net (fanout=1)        0.298   camera_conf_block/n0021<15>1
    SLICE_X3Y20.A        Tilo                  0.259   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/n0021<15>3
    SLICE_X1Y21.B5       net (fanout=3)        0.852   camera_conf_block/n0021
    SLICE_X1Y21.BMUX     Tilo                  0.337   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X1Y21.A3       net (fanout=1)        0.358   N8
    SLICE_X1Y21.A        Tilo                  0.259   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv
    SLICE_X1Y20.CE       net (fanout=2)        0.333   camera_conf_block/_n0110_inv
    SLICE_X1Y20.CLK      Tceck                 0.408   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (3.533ns logic, 2.899ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_1 (SLICE_X1Y20.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_1 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.943ns (Levels of Logic = 4)
  Clock Path Skew:      -0.657ns (1.496 - 2.153)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO6   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X2Y20.C1       net (fanout=2)        1.822   rom_data<6>
    SLICE_X2Y20.C        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X3Y20.A4       net (fanout=1)        0.298   camera_conf_block/n0021<15>1
    SLICE_X3Y20.A        Tilo                  0.259   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/n0021<15>3
    SLICE_X1Y21.B5       net (fanout=3)        0.852   camera_conf_block/n0021
    SLICE_X1Y21.BMUX     Tilo                  0.337   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X1Y21.A3       net (fanout=1)        0.358   N8
    SLICE_X1Y21.A        Tilo                  0.259   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv
    SLICE_X1Y20.CE       net (fanout=2)        0.333   camera_conf_block/_n0110_inv
    SLICE_X1Y20.CLK      Tceck                 0.390   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.943ns (3.280ns logic, 3.663ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_1 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.657ns (1.496 - 2.153)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO1   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X2Y20.D4       net (fanout=2)        1.075   rom_data<1>
    SLICE_X2Y20.D        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X2Y20.C6       net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X2Y20.C        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X3Y20.A4       net (fanout=1)        0.298   camera_conf_block/n0021<15>1
    SLICE_X3Y20.A        Tilo                  0.259   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/n0021<15>3
    SLICE_X1Y21.B5       net (fanout=3)        0.852   camera_conf_block/n0021
    SLICE_X1Y21.BMUX     Tilo                  0.337   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X1Y21.A3       net (fanout=1)        0.358   N8
    SLICE_X1Y21.A        Tilo                  0.259   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv
    SLICE_X1Y20.CE       net (fanout=2)        0.333   camera_conf_block/_n0110_inv
    SLICE_X1Y20.CLK      Tceck                 0.390   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.574ns (3.515ns logic, 3.059ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_1 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.414ns (Levels of Logic = 5)
  Clock Path Skew:      -0.657ns (1.496 - 2.153)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO4   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X2Y20.D3       net (fanout=2)        0.915   rom_data<4>
    SLICE_X2Y20.D        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X2Y20.C6       net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X2Y20.C        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X3Y20.A4       net (fanout=1)        0.298   camera_conf_block/n0021<15>1
    SLICE_X3Y20.A        Tilo                  0.259   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/n0021<15>3
    SLICE_X1Y21.B5       net (fanout=3)        0.852   camera_conf_block/n0021
    SLICE_X1Y21.BMUX     Tilo                  0.337   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X1Y21.A3       net (fanout=1)        0.358   N8
    SLICE_X1Y21.A        Tilo                  0.259   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv
    SLICE_X1Y20.CE       net (fanout=2)        0.333   camera_conf_block/_n0110_inv
    SLICE_X1Y20.CLK      Tceck                 0.390   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (3.515ns logic, 2.899ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_3 (SLICE_X1Y20.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.657ns (1.496 - 2.153)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO6   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X2Y20.C1       net (fanout=2)        1.822   rom_data<6>
    SLICE_X2Y20.C        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X3Y20.A4       net (fanout=1)        0.298   camera_conf_block/n0021<15>1
    SLICE_X3Y20.A        Tilo                  0.259   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/n0021<15>3
    SLICE_X1Y21.B5       net (fanout=3)        0.852   camera_conf_block/n0021
    SLICE_X1Y21.BMUX     Tilo                  0.337   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X1Y21.A3       net (fanout=1)        0.358   N8
    SLICE_X1Y21.A        Tilo                  0.259   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv
    SLICE_X1Y20.CE       net (fanout=2)        0.333   camera_conf_block/_n0110_inv
    SLICE_X1Y20.CLK      Tceck                 0.382   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (3.272ns logic, 3.663ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.566ns (Levels of Logic = 5)
  Clock Path Skew:      -0.657ns (1.496 - 2.153)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO1   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X2Y20.D4       net (fanout=2)        1.075   rom_data<1>
    SLICE_X2Y20.D        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X2Y20.C6       net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X2Y20.C        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X3Y20.A4       net (fanout=1)        0.298   camera_conf_block/n0021<15>1
    SLICE_X3Y20.A        Tilo                  0.259   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/n0021<15>3
    SLICE_X1Y21.B5       net (fanout=3)        0.852   camera_conf_block/n0021
    SLICE_X1Y21.BMUX     Tilo                  0.337   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X1Y21.A3       net (fanout=1)        0.358   N8
    SLICE_X1Y21.A        Tilo                  0.259   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv
    SLICE_X1Y20.CE       net (fanout=2)        0.333   camera_conf_block/_n0110_inv
    SLICE_X1Y20.CLK      Tceck                 0.382   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      6.566ns (3.507ns logic, 3.059ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.406ns (Levels of Logic = 5)
  Clock Path Skew:      -0.657ns (1.496 - 2.153)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO4   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X2Y20.D3       net (fanout=2)        0.915   rom_data<4>
    SLICE_X2Y20.D        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X2Y20.C6       net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X2Y20.C        Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X3Y20.A4       net (fanout=1)        0.298   camera_conf_block/n0021<15>1
    SLICE_X3Y20.A        Tilo                  0.259   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/n0021<15>3
    SLICE_X1Y21.B5       net (fanout=3)        0.852   camera_conf_block/n0021
    SLICE_X1Y21.BMUX     Tilo                  0.337   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X1Y21.A3       net (fanout=1)        0.358   N8
    SLICE_X1Y21.A        Tilo                  0.259   camera_conf_block/i2c_master0/dispo
                                                       camera_conf_block/_n0110_inv
    SLICE_X1Y20.CE       net (fanout=2)        0.333   camera_conf_block/_n0110_inv
    SLICE_X1Y20.CLK      Tceck                 0.382   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (3.507ns logic, 2.899ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/state[3]_clock_DFF_149 (SLICE_X14Y7.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/state[3]_clock_DFF_149 (FF)
  Destination:          camera_conf_block/i2c_master0/state[3]_clock_DFF_149 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/state[3]_clock_DFF_149 to camera_conf_block/i2c_master0/state[3]_clock_DFF_149
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y7.AQ       Tcko                  0.200   camera_conf_block/i2c_master0/state[3]_clock_DFF_150
                                                       camera_conf_block/i2c_master0/state[3]_clock_DFF_149
    SLICE_X14Y7.A6       net (fanout=2)        0.026   camera_conf_block/i2c_master0/state[3]_clock_DFF_149
    SLICE_X14Y7.CLK      Tah         (-Th)    -0.190   camera_conf_block/i2c_master0/state[3]_clock_DFF_150
                                                       camera_conf_block/i2c_master0/state[3]_clock_DFF_149_rstpot
                                                       camera_conf_block/i2c_master0/state[3]_clock_DFF_149
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/ack_byte (SLICE_X8Y9.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset0/resetn_0 (FF)
  Destination:          camera_conf_block/i2c_master0/ack_byte (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.418ns (1.083 - 0.665)
  Source Clock:         clk_sys rising at 83.333ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: reset0/resetn_0 to camera_conf_block/i2c_master0/ack_byte
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.198   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X8Y9.CE        net (fanout=10)       1.016   reset0/resetn_0
    SLICE_X8Y9.CLK       Tckce       (-Th)     0.102   camera_conf_block/i2c_master0/ack_byte
                                                       camera_conf_block/i2c_master0/ack_byte
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.096ns logic, 1.016ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/slave_addr_i_3 (SLICE_X12Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/slave_addr_i_2 (FF)
  Destination:          camera_conf_block/i2c_master0/slave_addr_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/slave_addr_i_2 to camera_conf_block/i2c_master0/slave_addr_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.BQ      Tcko                  0.234   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/slave_addr_i_2
    SLICE_X12Y16.B5      net (fanout=1)        0.059   camera_conf_block/i2c_master0/slave_addr_i<2>
    SLICE_X12Y16.CLK     Tah         (-Th)    -0.131   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/Mmux__n037131
                                                       camera_conf_block/i2c_master0/slave_addr_i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.365ns logic, 0.059ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clocks_gen/clkout2_buf/I0
  Logical resource: sys_clocks_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: sys_clocks_gen/clkout1
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: camera_conf_block/i2c_data<7>/CLK
  Logical resource: camera_conf_block/i2c_data_4/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: PMOD1_4_OBUF
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: camera_conf_block/i2c_data<7>/CLK
  Logical resource: camera_conf_block/i2c_data_5/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: PMOD1_4_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout2"         TS_PER_CLK50 / 2.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17837 paths analyzed, 933 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.648ns.
--------------------------------------------------------------------------------

Paths for end point mem_interface0/add_latch0/Qp_6 (ILOGIC_X7Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          mem_interface0/add_latch0/Qp_6 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.544ns (1.249 - 0.705)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 8.333ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to mem_interface0/add_latch0/Qp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X14Y16.D3      net (fanout=10)       1.059   reset0/resetn_0
    SLICE_X14Y16.D       Tilo                  0.235   camera_conf_block/i2c_master0/bit_count<3>
                                                       camera_conf_block/i2c_master0/resetn_inv1_INV_0
    ILOGIC_X7Y63.SR      net (fanout=77)       4.612   bi_fifo0/fifo_A/resetn_inv
    ILOGIC_X7Y63.CLK0    Tirsrck               0.742   mem_interface0/add_latch0/Qp<6>
                                                       mem_interface0/add_latch0/Qp_6
    -------------------------------------------------  ---------------------------
    Total                                      7.078ns (1.407ns logic, 5.671ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/add_latch0/Qp_7 (ILOGIC_X7Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          mem_interface0/add_latch0/Qp_7 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.544ns (1.249 - 0.705)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 8.333ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to mem_interface0/add_latch0/Qp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X14Y16.D3      net (fanout=10)       1.059   reset0/resetn_0
    SLICE_X14Y16.D       Tilo                  0.235   camera_conf_block/i2c_master0/bit_count<3>
                                                       camera_conf_block/i2c_master0/resetn_inv1_INV_0
    ILOGIC_X7Y62.SR      net (fanout=77)       4.612   bi_fifo0/fifo_A/resetn_inv
    ILOGIC_X7Y62.CLK0    Tirsrck               0.742   mem_interface0/add_latch0/Qp<7>
                                                       mem_interface0/add_latch0/Qp_7
    -------------------------------------------------  ---------------------------
    Total                                      7.078ns (1.407ns logic, 5.671ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/add_latch0/Qp_15 (SLICE_X21Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          mem_interface0/add_latch0/Qp_15 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.751 - 0.705)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 8.333ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to mem_interface0/add_latch0/Qp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X14Y16.D3      net (fanout=10)       1.059   reset0/resetn_0
    SLICE_X14Y16.D       Tilo                  0.235   camera_conf_block/i2c_master0/bit_count<3>
                                                       camera_conf_block/i2c_master0/resetn_inv1_INV_0
    SLICE_X21Y59.SR      net (fanout=77)       4.464   bi_fifo0/fifo_A/resetn_inv
    SLICE_X21Y59.CLK     Trck                  0.267   mem_interface0/add_latch0/Qp<15>
                                                       mem_interface0/add_latch0/Qp_15
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (0.932ns logic, 5.523ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP "sys_clocks_gen_clkout2"
        TS_PER_CLK50 / 2.4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point conf_rom/Mram_rom (RAMB8_X0Y10.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/reg_addr_temp_1 (FF)
  Destination:          conf_rom/Mram_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.324ns (1.038 - 0.714)
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    clk_sys rising at 0.000ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/reg_addr_temp_1 to conf_rom/Mram_rom
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y21.BQ           Tcko                  0.200   camera_conf_block/reg_addr_temp<3>
                                                           camera_conf_block/reg_addr_temp_1
    RAMB8_X0Y10.ADDRAWRADDR5 net (fanout=3)        0.611   camera_conf_block/reg_addr_temp<1>
    RAMB8_X0Y10.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   conf_rom/Mram_rom
                                                           conf_rom/Mram_rom
    -----------------------------------------------------  ---------------------------
    Total                                          0.745ns (0.134ns logic, 0.611ns route)
                                                           (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point conf_rom/Mram_rom (RAMB8_X0Y10.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/reg_addr_temp_2 (FF)
  Destination:          conf_rom/Mram_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.324ns (1.038 - 0.714)
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    clk_sys rising at 0.000ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/reg_addr_temp_2 to conf_rom/Mram_rom
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y21.CQ           Tcko                  0.200   camera_conf_block/reg_addr_temp<3>
                                                           camera_conf_block/reg_addr_temp_2
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=3)        0.719   camera_conf_block/reg_addr_temp<2>
    RAMB8_X0Y10.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   conf_rom/Mram_rom
                                                           conf_rom/Mram_rom
    -----------------------------------------------------  ---------------------------
    Total                                          0.853ns (0.134ns logic, 0.719ns route)
                                                           (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point conf_rom/Mram_rom (RAMB8_X0Y10.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/reg_addr_temp_4 (FF)
  Destination:          conf_rom/Mram_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.327ns (1.038 - 0.711)
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    clk_sys rising at 0.000ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/reg_addr_temp_4 to conf_rom/Mram_rom
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y22.AQ           Tcko                  0.200   camera_conf_block/reg_addr_temp<7>
                                                           camera_conf_block/reg_addr_temp_4
    RAMB8_X0Y10.ADDRAWRADDR8 net (fanout=3)        0.766   camera_conf_block/reg_addr_temp<4>
    RAMB8_X0Y10.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   conf_rom/Mram_rom
                                                           conf_rom/Mram_rom
    -----------------------------------------------------  ---------------------------
    Total                                          0.900ns (0.134ns logic, 0.766ns route)
                                                           (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP "sys_clocks_gen_clkout2"
        TS_PER_CLK50 / 2.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.763ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: conf_rom/Mram_rom/CLKAWRCLK
  Logical resource: conf_rom/Mram_rom/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_sys
--------------------------------------------------------------------------------
Slack: 4.763ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKA
  Logical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_sys
--------------------------------------------------------------------------------
Slack: 4.763ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKB
  Logical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk_sys
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|     18.934ns|            0|            0|            0|        20399|
| TS_sys_clocks_gen_clkout1     |     41.667ns|     39.445ns|          N/A|            0|            0|         2562|            0|
| TS_sys_clocks_gen_clkout2     |      8.333ns|      6.648ns|          N/A|            0|            0|        17837|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    7.889|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PMOD1_10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PMOD1_10       |    3.182|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 20531 paths, 0 nets, and 1557 connections

Design statistics:
   Minimum period:  39.445ns{1}   (Maximum frequency:  25.352MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 21 17:55:02 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



