0.7
2020.2
Oct 13 2023
20:21:30
/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX/UART_TX_RX.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX/UART_TX_RX.srcs/sim_1/new/uart_tb.v,1737837694,verilog,,,,uart_tb,,,,,,,,
/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX/UART_TX_RX.srcs/sources_1/new/uart_rx.vhdl,1737844438,vhdl,,,,uart_rx,,,,,,,,
/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX/UART_TX_RX.srcs/sources_1/new/uart_tx.vhdl,1737844196,vhdl,,,,uart_tx,,,,,,,,
