Analysis & Synthesis report for CPU_main
Wed Jun 20 15:28:01 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR|pluse_gen:ONCE_CPU_EN_pulse_gen|state
 11. State Machine - |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display|state
 12. State Machine - |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|pluse_gen_extra_delay:pluse_gen_extra_delay|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated
 17. Source assignments for CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component|altsyncram_3dv1:auto_generated
 18. Parameter Settings for User Entity Instance: LogisimTickGenerator:LogisimTickGenerator_0
 19. Parameter Settings for User Entity Instance: LogisimClockComponent:CLOCKGEN_0
 20. Parameter Settings for User Entity Instance: Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display
 21. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_1
 22. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Adder:ADDER2C_1
 23. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_2
 24. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_3
 25. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|NAND_GATE_4_INPUTS:GATE_1
 26. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Multiplexer_bus_4:MUX_4
 27. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_8:MUX_1
 28. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|Comparator:Comparator_1
 29. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_BUS:GATE_1
 30. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|XOR_GATE_BUS_ONEHOT:GATE_2
 31. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_2:MUX_2
 32. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|OR_GATE_BUS:GATE_3
 33. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|NOT_GATE_BUS:GATE_4
 34. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_5_INPUTS:GATE_5
 35. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1
 36. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2
 37. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Multiplexer_bus_4:MUX_1
 38. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3
 39. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|XOR_GATE_ONEHOT:GATE_1
 40. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|NOT_GATE_BUS:GATE_2
 41. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|NOT_GATE_BUS:GATE_4
 42. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|FullAdder:ADDER2C_1
 43. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_1
 44. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_2
 45. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Adder:ADDER2C_2
 46. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|OR_GATE:GATE_5
 47. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1
 48. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2
 49. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Multiplexer_bus_2:MUX_1
 50. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_3
 51. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_3_INPUTS:GATE_4
 52. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_5_INPUTS:GATE_6
 53. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE:GATE_7
 54. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_14
 55. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_3_INPUTS:GATE_21
 56. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_23
 57. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_9
 58. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_11
 59. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_12
 60. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_15
 61. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_16
 62. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_18
 63. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|OR_GATE_18_INPUTS:GATE_19
 64. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_21
 65. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_28
 66. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_35
 67. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_44
 68. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_4_INPUTS:GATE_47
 69. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_53
 70. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_54
 71. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_58
 72. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_59
 73. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_4_INPUTS:GATE_61
 74. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_63
 75. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_4_INPUTS:GATE_64
 76. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_7_INPUTS:GATE_7
 77. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_8
 78. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_14
 79. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_3_INPUTS:GATE_16
 80. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_6_INPUTS:GATE_17
 81. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_5_INPUTS:GATE_26
 82. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_1
 83. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_31
 84. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_35
 85. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_38
 86. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_39
 87. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_41
 88. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_48
 89. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_49
 90. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_58
 91. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE:GATE_59
 92. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_62
 93. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_64
 94. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_67
 95. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_69
 96. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_72
 97. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_82
 98. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_87
 99. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_96
100. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_3_INPUTS:GATE_100
101. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_108
102. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_109
103. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_111
104. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_3_INPUTS:GATE_114
105. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_119
106. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_122
107. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_125
108. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_126
109. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_10_INPUTS:GATE_131
110. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_3_INPUTS:GATE_133
111. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_137
112. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_6_INPUTS:GATE_142
113. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_145
114. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_3_INPUTS:GATE_146
115. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_10_INPUTS:GATE_148
116. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_3_INPUTS:GATE_150
117. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_155
118. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_157
119. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_158
120. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_161
121. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_162
122. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE:GATE_164
123. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE:GATE_165
124. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_170
125. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_173
126. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_174
127. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_6_INPUTS:GATE_177
128. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_179
129. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_183
130. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_4_INPUTS:GATE_185
131. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_187
132. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_188
133. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_189
134. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_202
135. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_203
136. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_224
137. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_227
138. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_2
139. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_233
140. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_234
141. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_236
142. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_6_INPUTS:GATE_243
143. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_244
144. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_247
145. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
146. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_2
147. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_3
148. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_4
149. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_7_INPUTS:GATE_1
150. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_8
151. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_3_INPUTS:GATE_10
152. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_6_INPUTS:GATE_18
153. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_7_INPUTS:GATE_19
154. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_22
155. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_23
156. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_26
157. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_7_INPUTS:GATE_29
158. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_31
159. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_10_INPUTS:GATE_32
160. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_34
161. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_39
162. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_5_INPUTS:GATE_40
163. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_41
164. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_10_INPUTS:GATE_44
165. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_45
166. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_4_INPUTS:GATE_46
167. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_58
168. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_77
169. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_78
170. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
171. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
172. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_2
173. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_3
174. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_4
175. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_5
176. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_6
177. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_7
178. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_8
179. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_9
180. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_10
181. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_1
182. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_11
183. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_12
184. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_13
185. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_2
186. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_14
187. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_15
188. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_16
189. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component
190. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component
191. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
192. Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|Multiplexer_bus_2:MUX_1
193. altsyncram Parameter Settings by Entity Instance
194. Port Connectivity Checks: "CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1"
195. Port Connectivity Checks: "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_2"
196. Port Connectivity Checks: "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_1"
197. Port Connectivity Checks: "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Decoder_16:DECODER_1"
198. Port Connectivity Checks: "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1"
199. Port Connectivity Checks: "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_2"
200. Port Connectivity Checks: "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_1"
201. Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Multiplexer_bus_2:MUX_1"
202. Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_2:MUX_3"
203. Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_2"
204. Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_1"
205. Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Multiplexer_bus_4:MUX_1"
206. Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_2:MUX_3"
207. Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_2:MUX_2"
208. Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|Comparator:Comparator_1"
209. Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_8:MUX_1"
210. Port Connectivity Checks: "CPU_main:CPU_main_0|Multiplexer_bus_4:MUX_4"
211. Port Connectivity Checks: "CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_3"
212. Port Connectivity Checks: "CPU_main:CPU_main_0|Adder:ADDER2C_1"
213. Port Connectivity Checks: "CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_1"
214. Post-Synthesis Netlist Statistics for Top Partition
215. Elapsed Time Per Partition
216. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 20 15:28:01 2018           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; CPU_main                                        ;
; Top-level Entity Name           ; processor_top_shell                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 587                                             ;
; Total pins                      ; 50                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 65,536                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                          ; Setting             ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6        ;                    ;
; Top-level entity name                                                           ; processor_top_shell ; CPU_main           ;
; Family name                                                                     ; Cyclone V           ; Cyclone V          ;
; Use smart compilation                                                           ; Off                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                  ; On                 ;
; Enable compact report table                                                     ; Off                 ; Off                ;
; Restructure Multiplexers                                                        ; Auto                ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                ;
; Preserve fewer node names                                                       ; On                  ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                 ; Off                ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                ; Auto               ;
; Safe State Machine                                                              ; Off                 ; Off                ;
; Extract Verilog State Machines                                                  ; On                  ; On                 ;
; Extract VHDL State Machines                                                     ; On                  ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                 ;
; Parallel Synthesis                                                              ; On                  ; On                 ;
; DSP Block Balancing                                                             ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                              ; On                  ; On                 ;
; Power-Up Don't Care                                                             ; On                  ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                ;
; Remove Duplicate Registers                                                      ; On                  ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                             ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                ;
; Optimization Technique                                                          ; Balanced            ; Balanced           ;
; Carry Chain Length                                                              ; 70                  ; 70                 ;
; Auto Carry Chains                                                               ; On                  ; On                 ;
; Auto Open-Drain Pins                                                            ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                ;
; Auto ROM Replacement                                                            ; On                  ; On                 ;
; Auto RAM Replacement                                                            ; On                  ; On                 ;
; Auto DSP Block Replacement                                                      ; On                  ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                 ;
; Strict RAM Replacement                                                          ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                               ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                           ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                         ; On                  ; On                 ;
; Report Parameter Settings                                                       ; On                  ; On                 ;
; Report Source Assignments                                                       ; On                  ; On                 ;
; Report Connectivity Checks                                                      ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation  ; Normal compilation ;
; HDL message level                                                               ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                ;
; Clock MUX Protection                                                            ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                ;
; Block Design Naming                                                             ; Auto                ; Auto               ;
; SDC constraint protection                                                       ; Off                 ; Off                ;
; Synthesis Effort                                                                ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                 ;
; Synthesis Seed                                                                  ; 1                   ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                ;
+---------------------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+-------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                  ; Library ;
+-------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; gates/OR_GATE_18_INPUTS.v           ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_18_INPUTS.v           ;         ;
; ROM_QUARTUS_16.v                    ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_QUARTUS_16.v                    ;         ;
; RAM_QUARTUS_16.v                    ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_QUARTUS_16.v                    ;         ;
; circuit/State_machine.v             ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/State_machine.v             ;         ;
; circuit/RIGHT_SHIFT_BLOCK.v         ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RIGHT_SHIFT_BLOCK.v         ;         ;
; circuit/PROCESSOR_CTRL_UNIT.v       ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v       ;         ;
; circuit/PC_RAM_DECODER.v            ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v            ;         ;
; circuit/LEFT_SHIFT_BLOCK.v          ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/LEFT_SHIFT_BLOCK.v          ;         ;
; circuit/FLAG_REGISTER.v             ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/FLAG_REGISTER.v             ;         ;
; circuit/CTRL_DECODER.v              ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v              ;         ;
; circuit/CPU_REGISTERS.v             ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REGISTERS.v             ;         ;
; circuit/COND_FLAG_CHK.v             ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/COND_FLAG_CHK.v             ;         ;
; circuit/ALU.v                       ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v                       ;         ;
; wrapper/Soft_core_CPU_wrapper_top.v ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v ;         ;
; wrapper/pluse_gen_extra_delay.v     ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/pluse_gen_extra_delay.v     ;         ;
; wrapper/pluse_gen.v                 ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/pluse_gen.v                 ;         ;
; wrapper/output_display.v            ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/output_display.v            ;         ;
; wrapper/hex27seg.v                  ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/hex27seg.v                  ;         ;
; wrapper/CPU_EN_CTRL.v               ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/CPU_EN_CTRL.v               ;         ;
; arithmetic/Shifter_32_bit.v         ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v         ;         ;
; arithmetic/FullAdder.v              ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/FullAdder.v              ;         ;
; arithmetic/Comparator.v             ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Comparator.v             ;         ;
; arithmetic/Adder.v                  ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Adder.v                  ;         ;
; base/LogisimTickGenerator.v         ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimTickGenerator.v         ;         ;
; base/LogisimClockComponent.v        ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimClockComponent.v        ;         ;
; circuit/RAM_interface.v             ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RAM_interface.v             ;         ;
; circuit/CPU_main.v                  ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v                  ;         ;
; circuit/ALU_ADDER.v                 ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v                 ;         ;
; gates/XOR_GATE_ONEHOT.v             ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_ONEHOT.v             ;         ;
; gates/XOR_GATE_BUS_ONEHOT.v         ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_BUS_ONEHOT.v         ;         ;
; gates/OR_GATE_BUS.v                 ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_BUS.v                 ;         ;
; gates/OR_GATE_9_INPUTS.v            ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_9_INPUTS.v            ;         ;
; gates/OR_GATE_7_INPUTS.v            ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_7_INPUTS.v            ;         ;
; gates/OR_GATE_6_INPUTS.v            ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_6_INPUTS.v            ;         ;
; gates/OR_GATE_5_INPUTS.v            ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_5_INPUTS.v            ;         ;
; gates/OR_GATE_4_INPUTS.v            ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_4_INPUTS.v            ;         ;
; gates/OR_GATE_3_INPUTS.v            ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_3_INPUTS.v            ;         ;
; gates/OR_GATE.v                     ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE.v                     ;         ;
; gates/NOT_GATE_BUS.v                ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NOT_GATE_BUS.v                ;         ;
; gates/NOT_GATE.v                    ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NOT_GATE.v                    ;         ;
; gates/NAND_GATE_5_INPUTS.v          ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_5_INPUTS.v          ;         ;
; gates/NAND_GATE_4_INPUTS.v          ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_4_INPUTS.v          ;         ;
; gates/NAND_GATE_3_INPUTS.v          ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_3_INPUTS.v          ;         ;
; gates/AND_GATE_BUS.v                ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_BUS.v                ;         ;
; gates/AND_GATE_10_INPUTS.v          ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_10_INPUTS.v          ;         ;
; gates/AND_GATE_9_INPUTS.v           ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_9_INPUTS.v           ;         ;
; gates/AND_GATE_8_INPUTS.v           ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_8_INPUTS.v           ;         ;
; gates/AND_GATE_7_INPUTS.v           ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_7_INPUTS.v           ;         ;
; gates/AND_GATE_6_INPUTS.v           ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_6_INPUTS.v           ;         ;
; gates/AND_GATE_5_INPUTS.v           ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_5_INPUTS.v           ;         ;
; gates/AND_GATE_4_INPUTS.v           ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_4_INPUTS.v           ;         ;
; gates/AND_GATE_3_INPUTS.v           ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_3_INPUTS.v           ;         ;
; gates/AND_GATE.v                    ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE.v                    ;         ;
; memory/REGISTER_FLIP_FLOP.v         ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/memory/REGISTER_FLIP_FLOP.v         ;         ;
; plexers/Multiplexer_bus_16.v        ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_16.v        ;         ;
; plexers/Multiplexer_bus_8.v         ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_8.v         ;         ;
; plexers/Multiplexer_bus_4.v         ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_4.v         ;         ;
; plexers/Multiplexer_bus_2.v         ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_2.v         ;         ;
; plexers/Multiplexer_2.v             ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_2.v             ;         ;
; plexers/Decoder_16.v                ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Decoder_16.v                ;         ;
; toplevel/processor_top_shell.v      ; yes             ; User Verilog HDL File                  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v      ;         ;
; ROM_CPU.v                           ; yes             ; User Wizard-Generated File             ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_CPU.v                           ;         ;
; RAM_CPU.v                           ; yes             ; User Wizard-Generated File             ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_CPU.v                           ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; d:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; d:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; d:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal160.inc                      ; yes             ; Megafunction                           ; d:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                 ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; d:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; d:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; d:/altera/16.0/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; d:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_06h1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/db/altsyncram_06h1.tdf              ;         ;
; rom_cpu.mif                         ; yes             ; Auto-Found Memory Initialization File  ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/rom_cpu.mif                         ;         ;
; db/altsyncram_3dv1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/db/altsyncram_3dv1.tdf              ;         ;
+-------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimate of Logic utilization (ALMs needed) ; 858                    ;
;                                             ;                        ;
; Combinational ALUT usage for logic          ; 1120                   ;
;     -- 7 input functions                    ; 17                     ;
;     -- 6 input functions                    ; 527                    ;
;     -- 5 input functions                    ; 199                    ;
;     -- 4 input functions                    ; 139                    ;
;     -- <=3 input functions                  ; 238                    ;
;                                             ;                        ;
; Dedicated logic registers                   ; 587                    ;
;                                             ;                        ;
; I/O pins                                    ; 50                     ;
; Total MLAB memory bits                      ; 0                      ;
; Total block memory bits                     ; 65536                  ;
;                                             ;                        ;
; Total DSP Blocks                            ; 0                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; FPGA_GlobalClock~input ;
; Maximum fan-out                             ; 584                    ;
; Total fan-out                               ; 9206                   ;
; Average fan-out                             ; 4.92                   ;
+---------------------------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Entity Name                  ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |processor_top_shell                                    ; 1120 (0)          ; 587 (0)      ; 65536             ; 0          ; 50   ; 0            ; |processor_top_shell                                                                                                                                      ; processor_top_shell          ; work         ;
;    |CPU_main:CPU_main_0|                                ; 1025 (0)          ; 530 (0)      ; 65536             ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0                                                                                                                  ; CPU_main                     ; work         ;
;       |ALU:ALU_1|                                       ; 499 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1                                                                                                        ; ALU                          ; work         ;
;          |ALU_ADDER:ALU_ADDER_1|                        ; 37 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1                                                                                  ; ALU_ADDER                    ; work         ;
;             |Adder:ADDER2C_2|                           ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Adder:ADDER2C_2                                                                  ; Adder                        ; work         ;
;             |FullAdder:ADDER2C_1|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|FullAdder:ADDER2C_1                                                              ; FullAdder                    ; work         ;
;             |Multiplexer_2:MUX_3|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_2:MUX_3                                                              ; Multiplexer_2                ; work         ;
;             |Multiplexer_bus_2:MUX_1|                   ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_1                                                          ; Multiplexer_bus_2            ; work         ;
;          |Comparator:Comparator_1|                      ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|Comparator:Comparator_1                                                                                ; Comparator                   ; work         ;
;          |LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|          ; 92 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1                                                                    ; LEFT_SHIFT_BLOCK             ; work         ;
;             |Multiplexer_bus_2:MUX_1|                   ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Multiplexer_bus_2:MUX_1                                            ; Multiplexer_bus_2            ; work         ;
;             |Shifter_32_bit:Shifter_1|                  ; 62 (62)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1                                           ; Shifter_32_bit               ; work         ;
;             |Shifter_32_bit:Shifter_2|                  ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2                                           ; Shifter_32_bit               ; work         ;
;          |Multiplexer_bus_8:MUX_1|                      ; 131 (131)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_8:MUX_1                                                                                ; Multiplexer_bus_8            ; work         ;
;          |RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|        ; 224 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1                                                                  ; RIGHT_SHIFT_BLOCK            ; work         ;
;             |Multiplexer_bus_4:MUX_1|                   ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Multiplexer_bus_4:MUX_1                                          ; Multiplexer_bus_4            ; work         ;
;             |Shifter_32_bit:Shifter_1|                  ; 55 (55)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1                                         ; Shifter_32_bit               ; work         ;
;             |Shifter_32_bit:Shifter_2|                  ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2                                         ; Shifter_32_bit               ; work         ;
;             |Shifter_32_bit:Shifter_3|                  ; 99 (99)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3                                         ; Shifter_32_bit               ; work         ;
;       |Adder:ADDER2C_1|                                 ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|Adder:ADDER2C_1                                                                                                  ; Adder                        ; work         ;
;       |CPU_REGISTERS:CPU_REGISTERS_1|                   ; 180 (0)           ; 512 (0)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1                                                                                    ; CPU_REGISTERS                ; work         ;
;          |Decoder_16:DECODER_1|                         ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Decoder_16:DECODER_1                                                               ; Decoder_16                   ; work         ;
;          |Multiplexer_bus_16:MUX_1|                     ; 160 (160)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_1                                                           ; Multiplexer_bus_16           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_10|          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_10                                                ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_11|          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_11                                                ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_12|          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_12                                                ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_13|          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_13                                                ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_14|          ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_14                                                ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_15|          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_15                                                ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_16|          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_16                                                ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_1|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_2|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_2                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_3|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_3                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_4|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_4                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_5|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_5                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_6|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_6                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_7|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_7                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_8|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_8                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_9|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_9                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;       |Multiplexer_bus_2:MUX_2|                         ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_2                                                                                          ; Multiplexer_bus_2            ; work         ;
;       |Multiplexer_bus_2:MUX_3|                         ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_3                                                                                          ; Multiplexer_bus_2            ; work         ;
;       |Multiplexer_bus_4:MUX_4|                         ; 193 (193)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_4:MUX_4                                                                                          ; Multiplexer_bus_4            ; work         ;
;       |NAND_GATE_4_INPUTS:GATE_1|                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|NAND_GATE_4_INPUTS:GATE_1                                                                                        ; NAND_GATE_4_INPUTS           ; work         ;
;       |PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|       ; 67 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1                                                                        ; PROCESSOR_CTRL_UNIT          ; work         ;
;          |COND_FLAG_CHK:COND_FLAG_CHK_1|                ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1                                          ; COND_FLAG_CHK                ; work         ;
;             |OR_GATE_18_INPUTS:GATE_19|                 ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|OR_GATE_18_INPUTS:GATE_19                ; OR_GATE_18_INPUTS            ; work         ;
;          |CTRL_DECODER:CTRL_DECODER_1|                  ; 43 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1                                            ; CTRL_DECODER                 ; work         ;
;             |AND_GATE_4_INPUTS:GATE_203|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_203                 ; AND_GATE_4_INPUTS            ; work         ;
;             |AND_GATE_4_INPUTS:GATE_58|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_58                  ; AND_GATE_4_INPUTS            ; work         ;
;             |AND_GATE_4_INPUTS:GATE_8|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_8                   ; AND_GATE_4_INPUTS            ; work         ;
;             |AND_GATE_8_INPUTS:GATE_155|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_155                 ; AND_GATE_8_INPUTS            ; work         ;
;             |AND_GATE_8_INPUTS:GATE_62|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_62                  ; AND_GATE_8_INPUTS            ; work         ;
;             |AND_GATE_8_INPUTS:GATE_82|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_82                  ; AND_GATE_8_INPUTS            ; work         ;
;             |AND_GATE_9_INPUTS:GATE_125|                ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_125                 ; AND_GATE_9_INPUTS            ; work         ;
;             |AND_GATE_9_INPUTS:GATE_14|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_14                  ; AND_GATE_9_INPUTS            ; work         ;
;             |AND_GATE_9_INPUTS:GATE_158|                ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_158                 ; AND_GATE_9_INPUTS            ; work         ;
;             |AND_GATE_9_INPUTS:GATE_236|                ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_236                 ; AND_GATE_9_INPUTS            ; work         ;
;             |Multiplexer_bus_4:MUX_1|                   ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_1                    ; Multiplexer_bus_4            ; work         ;
;             |Multiplexer_bus_4:MUX_2|                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_2                    ; Multiplexer_bus_4            ; work         ;
;             |OR_GATE:GATE_109|                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_109                           ; OR_GATE                      ; work         ;
;             |OR_GATE:GATE_126|                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_126                           ; OR_GATE                      ; work         ;
;             |OR_GATE:GATE_157|                          ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_157                           ; OR_GATE                      ; work         ;
;             |OR_GATE:GATE_41|                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_41                            ; OR_GATE                      ; work         ;
;             |OR_GATE:GATE_48|                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_48                            ; OR_GATE                      ; work         ;
;             |OR_GATE_3_INPUTS:GATE_100|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_3_INPUTS:GATE_100                  ; OR_GATE_3_INPUTS             ; work         ;
;             |OR_GATE_6_INPUTS:GATE_243|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_6_INPUTS:GATE_243                  ; OR_GATE_6_INPUTS             ; work         ;
;             |OR_GATE_7_INPUTS:GATE_7|                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_7_INPUTS:GATE_7                    ; OR_GATE_7_INPUTS             ; work         ;
;             |OR_GATE_9_INPUTS:GATE_137|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_137                  ; OR_GATE_9_INPUTS             ; work         ;
;             |OR_GATE_9_INPUTS:GATE_227|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_227                  ; OR_GATE_9_INPUTS             ; work         ;
;          |FLAG_REGISTER:FLAG_REGISTER_1|                ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1                                          ; FLAG_REGISTER                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1|        ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1       ; REGISTER_FLIP_FLOP           ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_2|        ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_2       ; REGISTER_FLIP_FLOP           ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_3|        ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_3       ; REGISTER_FLIP_FLOP           ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_4|        ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_4       ; REGISTER_FLIP_FLOP           ; work         ;
;          |PC_RAM_DECODER:PC_RAM_DECODER_1|              ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1                                        ; PC_RAM_DECODER               ; work         ;
;             |AND_GATE_3_INPUTS:GATE_21|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_3_INPUTS:GATE_21              ; AND_GATE_3_INPUTS            ; work         ;
;             |AND_GATE_4_INPUTS:GATE_14|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_14              ; AND_GATE_4_INPUTS            ; work         ;
;             |AND_GATE_4_INPUTS:GATE_23|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_23              ; AND_GATE_4_INPUTS            ; work         ;
;          |State_machine:State_machine_1|                ; 10 (0)            ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1                                          ; State_machine                ; work         ;
;             |AND_GATE_5_INPUTS:GATE_40|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_5_INPUTS:GATE_40                ; AND_GATE_5_INPUTS            ; work         ;
;             |OR_GATE_3_INPUTS:GATE_10|                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_3_INPUTS:GATE_10                 ; OR_GATE_3_INPUTS             ; work         ;
;             |OR_GATE_4_INPUTS:GATE_46|                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_4_INPUTS:GATE_46                 ; OR_GATE_4_INPUTS             ; work         ;
;             |OR_GATE_5_INPUTS:GATE_34|                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_34                 ; OR_GATE_5_INPUTS             ; work         ;
;             |OR_GATE_5_INPUTS:GATE_58|                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_58                 ; OR_GATE_5_INPUTS             ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1|        ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1       ; REGISTER_FLIP_FLOP           ; work         ;
;       |RAM_INTERFACE:RAM_INTERFACE_1|                   ; 11 (0)            ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1                                                                                    ; RAM_INTERFACE                ; work         ;
;          |Multiplexer_bus_2:MUX_1|                      ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|Multiplexer_bus_2:MUX_1                                                            ; Multiplexer_bus_2            ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_1|           ; 1 (1)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1                                                 ; REGISTER_FLIP_FLOP           ; work         ;
;       |RAM_QUARTUS_16:RAM_QUARTUS_16_1|                 ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1                                                                                  ; RAM_QUARTUS_16               ; work         ;
;          |RAM_CPU:RAM_CPU_1|                            ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1                                                                ; RAM_CPU                      ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;                |altsyncram_3dv1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component|altsyncram_3dv1:auto_generated ; altsyncram_3dv1              ; work         ;
;       |ROM_QUARTUS_16:ROM_QUARTUS_16_1|                 ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1                                                                                  ; ROM_QUARTUS_16               ; work         ;
;          |ROM_CPU:ROM_CPU_1|                            ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1                                                                ; ROM_CPU                      ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;                |altsyncram_06h1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |processor_top_shell|CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated ; altsyncram_06h1              ; work         ;
;    |LogisimClockComponent:CLOCKGEN_0|                   ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|LogisimClockComponent:CLOCKGEN_0                                                                                                     ; LogisimClockComponent        ; work         ;
;    |LogisimTickGenerator:LogisimTickGenerator_0|        ; 33 (33)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|LogisimTickGenerator:LogisimTickGenerator_0                                                                                          ; LogisimTickGenerator         ; work         ;
;    |Soft_core_CPU_wrapper_top:CPU_wrapper|              ; 59 (8)            ; 26 (0)       ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper                                                                                                ; Soft_core_CPU_wrapper_top    ; work         ;
;       |CPU_EN_GEN:CPU_EN_GENERATOR|                     ; 1 (0)             ; 3 (1)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR                                                                    ; CPU_EN_GEN                   ; work         ;
;          |pluse_gen:ONCE_CPU_EN_pulse_gen|              ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR|pluse_gen:ONCE_CPU_EN_pulse_gen                                    ; pluse_gen                    ; work         ;
;       |Soft_core_CPU_output_display:CPU_output_display| ; 6 (6)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display                                                ; Soft_core_CPU_output_display ; work         ;
;       |hex27seg:PC_display0|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:PC_display0                                                                           ; hex27seg                     ; work         ;
;       |hex27seg:PC_display1|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:PC_display1                                                                           ; hex27seg                     ; work         ;
;       |hex27seg:SEG0|                                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:SEG0                                                                                  ; hex27seg                     ; work         ;
;       |hex27seg:SEG1|                                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:SEG1                                                                                  ; hex27seg                     ; work         ;
;       |hex27seg:SEG2|                                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:SEG2                                                                                  ; hex27seg                     ; work         ;
;       |hex27seg:SEG3|                                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:SEG3                                                                                  ; hex27seg                     ; work         ;
;       |pluse_gen_extra_delay:pluse_gen_extra_delay|     ; 2 (2)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|pluse_gen_extra_delay:pluse_gen_extra_delay                                                    ; pluse_gen_extra_delay        ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component|altsyncram_3dv1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None        ;
; CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; ROM_CPU.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |processor_top_shell|CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1 ; RAM_CPU.v       ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |processor_top_shell|CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1 ; ROM_CPU.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR|pluse_gen:ONCE_CPU_EN_pulse_gen|state ;
+----------+----------+----------+-------------------------------------------------------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                                                                    ;
+----------+----------+----------+-------------------------------------------------------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                                                                           ;
; state.01 ; 1        ; 0        ; 1                                                                                                           ;
; state.10 ; 1        ; 1        ; 0                                                                                                           ;
+----------+----------+----------+-------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display|state ;
+-----------+-----------+-----------+-----------+----------------------------------------------------------------------------------+
; Name      ; state.S_D ; state.S_C ; state.S_B ; state.S_A                                                                        ;
+-----------+-----------+-----------+-----------+----------------------------------------------------------------------------------+
; state.S_A ; 0         ; 0         ; 0         ; 0                                                                                ;
; state.S_B ; 0         ; 0         ; 1         ; 1                                                                                ;
; state.S_C ; 0         ; 1         ; 0         ; 1                                                                                ;
; state.S_D ; 1         ; 0         ; 0         ; 1                                                                                ;
+-----------+-----------+-----------+-----------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|pluse_gen_extra_delay:pluse_gen_extra_delay|state ;
+----------+----------+----------+----------+----------------------------------------------------------------------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00                                                                         ;
+----------+----------+----------+----------+----------------------------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                                                                                ;
; state.01 ; 0        ; 0        ; 1        ; 1                                                                                ;
; state.10 ; 0        ; 1        ; 0        ; 1                                                                                ;
; state.11 ; 1        ; 0        ; 0        ; 1                                                                                ;
+----------+----------+----------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                              ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------+----------------------------------------+
; LogisimClockComponent:CLOCKGEN_0|s_counter_reg[0]                                                          ; Stuck at GND due to stuck port data_in ;
; Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR|pluse_gen:ONCE_CPU_EN_pulse_gen|state.01 ; Lost fanout                            ;
; Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR|pluse_gen:ONCE_CPU_EN_pulse_gen|state.10 ; Lost fanout                            ;
; Soft_core_CPU_wrapper_top:CPU_wrapper|pluse_gen_extra_delay:pluse_gen_extra_delay|state.10                 ; Lost fanout                            ;
; Soft_core_CPU_wrapper_top:CPU_wrapper|pluse_gen_extra_delay:pluse_gen_extra_delay|state.11                 ; Lost fanout                            ;
; Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display|state~8              ; Lost fanout                            ;
; Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display|state~9              ; Lost fanout                            ;
; Soft_core_CPU_wrapper_top:CPU_wrapper|pluse_gen_extra_delay:pluse_gen_extra_delay|state~4                  ; Lost fanout                            ;
; Soft_core_CPU_wrapper_top:CPU_wrapper|pluse_gen_extra_delay:pluse_gen_extra_delay|state~5                  ; Lost fanout                            ;
; Total Number of Removed Registers = 9                                                                      ;                                        ;
+------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 587   ;
; Number of registers using Synchronous Clear  ; 492   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 540   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 545   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_2|Mux0 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3|s_stage_3_result[7]       ;
; 4:1                ; 56 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1|s_stage_1_result[14]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1|s_stage_1_result[29]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3|s_stage_1_result[28]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_2|MuxOut[22]                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|Multiplexer_bus_2:MUX_1|MuxOut[3]                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1|s_stage_3_result[18]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1|s_stage_4_shiftin[13]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Multiplexer_bus_2:MUX_1|s_selected_vector            ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_1|Mux14                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display|Selector0                        ;
; 19:1               ; 19 bits   ; 228 LEs       ; 228 LEs              ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_4:MUX_4|Mux17                                                                      ;
; 19:1               ; 13 bits   ; 156 LEs       ; 156 LEs              ; 0 LEs                  ; No         ; |processor_top_shell|CPU_main:CPU_main_0|Multiplexer_bus_4:MUX_4|Mux28                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display|Selector2                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component|altsyncram_3dv1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LogisimTickGenerator:LogisimTickGenerator_0 ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; NrOfBits       ; 26       ; Signed Integer                                               ;
; ReloadValue    ; 10000000 ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LogisimClockComponent:CLOCKGEN_0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; NrOfBits       ; 1     ; Signed Integer                                       ;
; LowTicks       ; 1     ; Signed Integer                                       ;
; HighTicks      ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; S_A            ; 00    ; Unsigned Binary                                                                                           ;
; S_B            ; 01    ; Unsigned Binary                                                                                           ;
; S_C            ; 10    ; Unsigned Binary                                                                                           ;
; S_D            ; 11    ; Unsigned Binary                                                                                           ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Adder:ADDER2C_1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ExtendedBits   ; 33    ; Signed Integer                                          ;
; NrOfBits       ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_3 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NrOfBits       ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|NAND_GATE_4_INPUTS:GATE_1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|Multiplexer_bus_4:MUX_4 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_8:MUX_1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|Comparator:Comparator_1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; TwosComplement ; 1     ; Signed Integer                                                            ;
; NrOfBits       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_BUS:GATE_1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                        ;
; NrOfBits       ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|XOR_GATE_BUS_ONEHOT:GATE_2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                               ;
; NrOfBits       ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_2:MUX_2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|OR_GATE_BUS:GATE_3 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                       ;
; NrOfBits       ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|NOT_GATE_BUS:GATE_4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_5_INPUTS:GATE_5 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; BubblesMask    ; 2     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ShifterMode    ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ShifterMode    ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Multiplexer_bus_4:MUX_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ShifterMode    ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|XOR_GATE_ONEHOT:GATE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|NOT_GATE_BUS:GATE_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|NOT_GATE_BUS:GATE_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|FullAdder:ADDER2C_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; ExtendedBits   ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Adder:ADDER2C_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; ExtendedBits   ; 32    ; Signed Integer                                                                          ;
; NrOfBits       ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|OR_GATE:GATE_5 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ShifterMode    ; 1     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ShifterMode    ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Multiplexer_bus_2:MUX_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_3_INPUTS:GATE_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_5_INPUTS:GATE_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE:GATE_7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_3_INPUTS:GATE_21 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_23 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_9 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_11 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_12 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_15 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_16 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_18 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|OR_GATE_18_INPUTS:GATE_19 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_21 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_28 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_35 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_44 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_4_INPUTS:GATE_47 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_53 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_54 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_58 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_59 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_4_INPUTS:GATE_61 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_5_INPUTS:GATE_63 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_4_INPUTS:GATE_64 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_7_INPUTS:GATE_7 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_3_INPUTS:GATE_16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_6_INPUTS:GATE_17 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_5_INPUTS:GATE_26 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NrOfBits       ; 4     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_31 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_35 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_38 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_39 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_41 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_48 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_49 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_58 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE:GATE_59 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_62 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_64 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_67 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_69 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_72 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_82 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_87 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_96 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_3_INPUTS:GATE_100 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_108 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_109 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_111 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_3_INPUTS:GATE_114 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_119 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_122 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_125 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_126 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_10_INPUTS:GATE_131 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_3_INPUTS:GATE_133 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_137 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_6_INPUTS:GATE_142 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_145 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_3_INPUTS:GATE_146 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_10_INPUTS:GATE_148 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_3_INPUTS:GATE_150 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_155 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_157 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_158 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_161 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_162 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE:GATE_164 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE:GATE_165 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_170 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_173 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_174 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_6_INPUTS:GATE_177 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_179 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_183 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_4_INPUTS:GATE_185 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_187 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_188 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_189 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_202 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_203 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_224 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_227 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NrOfBits       ; 4     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE:GATE_233 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_5_INPUTS:GATE_234 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_236 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_6_INPUTS:GATE_243 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_244 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_4_INPUTS:GATE_247 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                                                                     ;
; NrOfBits       ; 1     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                                                                     ;
; NrOfBits       ; 1     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                                                                     ;
; NrOfBits       ; 1     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                                                                     ;
; NrOfBits       ; 1     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_7_INPUTS:GATE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_8 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_3_INPUTS:GATE_10 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_6_INPUTS:GATE_18 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_7_INPUTS:GATE_19 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_22 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_23 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_26 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_7_INPUTS:GATE_29 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_31 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_10_INPUTS:GATE_32 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_34 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_39 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_5_INPUTS:GATE_40 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_41 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_10_INPUTS:GATE_44 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_45 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_4_INPUTS:GATE_46 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_58 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_9_INPUTS:GATE_77 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|AND_GATE_4_INPUTS:GATE_78 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                                                                     ;
; NrOfBits       ; 4     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_7 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_9 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_10 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                            ;
; NrOfBits       ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                            ;
; NrOfBits       ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                            ;
; NrOfBits       ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                            ;
; NrOfBits       ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; NrOfBits       ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                            ;
; NrOfBits       ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                            ;
; NrOfBits       ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                            ;
; NrOfBits       ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; ROM_CPU.mif          ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_06h1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_3dv1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 10    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|Multiplexer_bus_2:MUX_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; NrOfBits       ; 10    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                     ;
; Entity Instance                           ; CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1" ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                               ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                                                                          ;
+-------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_2" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_1" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Decoder_16:DECODER_1" ;
+---------------+--------+----------+----------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                        ;
+---------------+--------+----------+----------------------------------------------------------------+
; DecoderOut_15 ; Output ; Info     ; Explicitly unconnected                                         ;
; Enable        ; Input  ; Info     ; Stuck at VCC                                                   ;
+---------------+--------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                   ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; ClockEnable ; Input ; Info     ; Stuck at VCC                                                                                                              ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_2" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                    ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Enable        ; Input ; Info     ; Stuck at VCC                                                                                               ;
; MuxIn_2[3..1] ; Input ; Info     ; Stuck at VCC                                                                                               ;
; MuxIn_2[0]    ; Input ; Info     ; Stuck at GND                                                                                               ;
; MuxIn_3       ; Input ; Info     ; Stuck at VCC                                                                                               ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_1" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                    ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Enable        ; Input ; Info     ; Stuck at VCC                                                                                               ;
; MuxIn_3[3..1] ; Input ; Info     ; Stuck at VCC                                                                                               ;
; MuxIn_3[0]    ; Input ; Info     ; Stuck at GND                                                                                               ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Multiplexer_bus_2:MUX_1" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_2:MUX_3" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_2" ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                     ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                                                ;
+--------+-------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Multiplexer_bus_2:MUX_1" ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                     ;
+--------+-------+----------+-----------------------------------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                                                ;
+--------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Multiplexer_bus_4:MUX_1" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_2:MUX_3" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                      ;
+--------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_2:MUX_2" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                          ;
+--------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|Comparator:Comparator_1" ;
+--------+--------+----------+------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                              ;
+--------+--------+----------+------------------------------------------------------+
; A_GT_B ; Output ; Info     ; Explicitly unconnected                               ;
; DataB  ; Input  ; Info     ; Stuck at GND                                         ;
+--------+--------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_8:MUX_1" ;
+---------+-------+----------+------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                              ;
+---------+-------+----------+------------------------------------------------------+
; Enable  ; Input ; Info     ; Stuck at VCC                                         ;
; MuxIn_7 ; Input ; Info     ; Stuck at GND                                         ;
+---------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|Multiplexer_bus_4:MUX_4" ;
+-----------------+-------+----------+------------------------------------+
; Port            ; Type  ; Severity ; Details                            ;
+-----------------+-------+----------+------------------------------------+
; Enable          ; Input ; Info     ; Stuck at VCC                       ;
; MuxIn_1[31..13] ; Input ; Info     ; Stuck at GND                       ;
; MuxIn_2         ; Input ; Info     ; Stuck at VCC                       ;
; MuxIn_3         ; Input ; Info     ; Stuck at GND                       ;
+-----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_3" ;
+---------+-------+----------+--------------------------------------------+
; Port    ; Type  ; Severity ; Details                                    ;
+---------+-------+----------+--------------------------------------------+
; MuxIn_0 ; Input ; Info     ; Stuck at GND                               ;
+---------+-------+----------+--------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|Adder:ADDER2C_1" ;
+--------------+--------+----------+------------------------------+
; Port         ; Type   ; Severity ; Details                      ;
+--------------+--------+----------+------------------------------+
; CarryIn      ; Input  ; Info     ; Stuck at GND                 ;
; CarryOut     ; Output ; Info     ; Explicitly unconnected       ;
; DataB[31..1] ; Input  ; Info     ; Stuck at GND                 ;
; DataB[0]     ; Input  ; Info     ; Stuck at VCC                 ;
+--------------+--------+----------+------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_1" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 587                         ;
;     CLR               ; 5                           ;
;     ENA               ; 10                          ;
;     ENA CLR           ; 23                          ;
;     ENA CLR SCLR      ; 480                         ;
;     ENA CLR SLD       ; 32                          ;
;     SCLR              ; 12                          ;
;     plain             ; 25                          ;
; arriav_lcell_comb     ; 1126                        ;
;     arith             ; 34                          ;
;         1 data inputs ; 34                          ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 1011                        ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 130                         ;
;         4 data inputs ; 109                         ;
;         5 data inputs ; 199                         ;
;         6 data inputs ; 527                         ;
;     shared            ; 64                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 32                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 30                          ;
; boundary_port         ; 50                          ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 9.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Wed Jun 20 15:27:30 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Soft-core_CPU -c CPU_main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate_18_inputs.v
    Info (12023): Found entity 1: OR_GATE_18_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_18_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rom_quartus_16.v
    Info (12023): Found entity 1: ROM_QUARTUS_16 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_QUARTUS_16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ram_quartus_16.v
    Info (12023): Found entity 1: RAM_QUARTUS_16 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_QUARTUS_16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/top_level_processor_with_wrapper.v
    Info (12023): Found entity 1: Top_level_processor_with_wrapper File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/Top_level_processor_with_wrapper.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/state_machine.v
    Info (12023): Found entity 1: State_machine File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/State_machine.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/right_shift_block.v
    Info (12023): Found entity 1: RIGHT_SHIFT_BLOCK File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RIGHT_SHIFT_BLOCK.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/processor_ctrl_unit.v
    Info (12023): Found entity 1: PROCESSOR_CTRL_UNIT File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/pc_ram_decoder.v
    Info (12023): Found entity 1: PC_RAM_DECODER File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/left_shift_block.v
    Info (12023): Found entity 1: LEFT_SHIFT_BLOCK File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/LEFT_SHIFT_BLOCK.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/flag_register.v
    Info (12023): Found entity 1: FLAG_REGISTER File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/FLAG_REGISTER.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/ctrl_decoder.v
    Info (12023): Found entity 1: CTRL_DECODER File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/cpu_registers.v
    Info (12023): Found entity 1: CPU_REGISTERS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REGISTERS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/cond_flag_chk.v
    Info (12023): Found entity 1: COND_FLAG_CHK File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/COND_FLAG_CHK.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/alu.v
    Info (12023): Found entity 1: ALU File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file wrapper/soft_core_cpu_wrapper_top.v
    Info (12023): Found entity 1: Soft_core_CPU_wrapper_top File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wrapper/pluse_gen_extra_delay.v
    Info (12023): Found entity 1: pluse_gen_extra_delay File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/pluse_gen_extra_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wrapper/pluse_gen.v
    Info (12023): Found entity 1: pluse_gen File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/pluse_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wrapper/output_display.v
    Info (12023): Found entity 1: Soft_core_CPU_output_display File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/output_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wrapper/hex27seg.v
    Info (12023): Found entity 1: hex27seg File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/hex27seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wrapper/cpu_en_ctrl.v
    Info (12023): Found entity 1: CPU_EN_GEN File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/CPU_EN_CTRL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arithmetic/shifter_32_bit.v
    Info (12023): Found entity 1: Shifter_32_bit File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file arithmetic/fulladder.v
    Info (12023): Found entity 1: FullAdder File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/FullAdder.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file arithmetic/comparator.v
    Info (12023): Found entity 1: Comparator File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Comparator.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file arithmetic/adder.v
    Info (12023): Found entity 1: Adder File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Adder.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file base/logisimtickgenerator.v
    Info (12023): Found entity 1: LogisimTickGenerator File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimTickGenerator.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file base/logisimclockcomponent.v
    Info (12023): Found entity 1: LogisimClockComponent File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimClockComponent.v Line: 8
Warning (12019): Can't analyze file -- file circuit/ROM_on_Quartus.v is missing
Warning (12019): Can't analyze file -- file circuit/RAM_on_Quartus.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file circuit/ram_interface.v
    Info (12023): Found entity 1: RAM_INTERFACE File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RAM_interface.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/decoder_state_machine_combination_circuit.v
    Info (12023): Found entity 1: Decoder_state_machine_combination_circuit File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/Decoder_state_machine_combination_circuit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/decoder_alu_reg_ctrl.v
    Info (12023): Found entity 1: Decoder_ALU_Reg_Ctrl File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/Decoder_ALU_Reg_Ctrl.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/cpu_reg.v
    Info (12023): Found entity 1: CPU_REG File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REG.v Line: 8
Warning (10229): Verilog HDL Expression warning at CPU_main.v(127): truncated literal to match 32 bits File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file circuit/cpu_main.v
    Info (12023): Found entity 1: CPU_main File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/condition_reg.v
    Info (12023): Found entity 1: Condition_Reg File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/Condition_Reg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/cond_chk.v
    Info (12023): Found entity 1: COND_CHK File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/COND_CHK.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/alu_right_shift.v
    Info (12023): Found entity 1: ALU_RIGHT_SHIFT File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_RIGHT_SHIFT.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/alu_left_shift.v
    Info (12023): Found entity 1: ALU_LEFT_SHIFT File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_LEFT_SHIFT.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/alu_enhanced.v
    Info (12023): Found entity 1: ALU_enhanced File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_enhanced.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file circuit/alu_adder.v
    Info (12023): Found entity 1: ALU_ADDER File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/xor_gate_onehot.v
    Info (12023): Found entity 1: XOR_GATE_ONEHOT File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_ONEHOT.v Line: 8
Warning (10463): Verilog HDL Declaration warning at XOR_GATE_BUS_ONEHOT.v(51): "bit" is SystemVerilog-2005 keyword File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_BUS_ONEHOT.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file gates/xor_gate_bus_onehot.v
    Info (12023): Found entity 1: XOR_GATE_BUS_ONEHOT File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_BUS_ONEHOT.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate_bus.v
    Info (12023): Found entity 1: OR_GATE_BUS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_BUS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate_17_inputs.v
    Info (12023): Found entity 1: OR_GATE_17_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_17_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate_9_inputs.v
    Info (12023): Found entity 1: OR_GATE_9_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_9_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate_7_inputs.v
    Info (12023): Found entity 1: OR_GATE_7_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_7_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate_6_inputs.v
    Info (12023): Found entity 1: OR_GATE_6_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_6_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate_5_inputs.v
    Info (12023): Found entity 1: OR_GATE_5_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_5_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate_4_inputs.v
    Info (12023): Found entity 1: OR_GATE_4_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_4_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate_3_inputs.v
    Info (12023): Found entity 1: OR_GATE_3_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_3_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/or_gate.v
    Info (12023): Found entity 1: OR_GATE File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/not_gate_bus.v
    Info (12023): Found entity 1: NOT_GATE_BUS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NOT_GATE_BUS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/not_gate.v
    Info (12023): Found entity 1: NOT_GATE File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NOT_GATE.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/nand_gate_5_inputs.v
    Info (12023): Found entity 1: NAND_GATE_5_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_5_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/nand_gate_4_inputs.v
    Info (12023): Found entity 1: NAND_GATE_4_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_4_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/nand_gate_3_inputs.v
    Info (12023): Found entity 1: NAND_GATE_3_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_3_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate_bus.v
    Info (12023): Found entity 1: AND_GATE_BUS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_BUS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate_10_inputs.v
    Info (12023): Found entity 1: AND_GATE_10_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_10_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate_9_inputs.v
    Info (12023): Found entity 1: AND_GATE_9_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_9_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate_8_inputs.v
    Info (12023): Found entity 1: AND_GATE_8_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_8_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate_7_inputs.v
    Info (12023): Found entity 1: AND_GATE_7_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_7_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate_6_inputs.v
    Info (12023): Found entity 1: AND_GATE_6_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_6_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate_5_inputs.v
    Info (12023): Found entity 1: AND_GATE_5_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_5_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate_4_inputs.v
    Info (12023): Found entity 1: AND_GATE_4_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_4_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate_3_inputs.v
    Info (12023): Found entity 1: AND_GATE_3_INPUTS File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_3_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gates/and_gate.v
    Info (12023): Found entity 1: AND_GATE File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memory/register_flip_flop.v
    Info (12023): Found entity 1: REGISTER_FLIP_FLOP File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/memory/REGISTER_FLIP_FLOP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file plexers/multiplexer_bus_16.v
    Info (12023): Found entity 1: Multiplexer_bus_16 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file plexers/multiplexer_bus_8.v
    Info (12023): Found entity 1: Multiplexer_bus_8 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_8.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file plexers/multiplexer_bus_4.v
    Info (12023): Found entity 1: Multiplexer_bus_4 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_4.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file plexers/multiplexer_bus_2.v
    Info (12023): Found entity 1: Multiplexer_bus_2 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file plexers/multiplexer_2.v
    Info (12023): Found entity 1: Multiplexer_2 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file plexers/decoder_16.v
    Info (12023): Found entity 1: Decoder_16 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Decoder_16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file toplevel/logisimtoplevelshell.v
    Info (12023): Found entity 1: LogisimToplevelShell File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/LogisimToplevelShell.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file toplevel/processor_top_shell.v
    Info (12023): Found entity 1: processor_top_shell File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wrapper/en_buff.v
    Info (12023): Found entity 1: en_buffer File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/EN_BUFF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_cpu.v
    Info (12023): Found entity 1: ROM_CPU File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_CPU.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_cpu.v
    Info (12023): Found entity 1: RAM_CPU File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_CPU.v Line: 40
Info (12127): Elaborating entity "processor_top_shell" for the top level hierarchy
Info (12128): Elaborating entity "LogisimTickGenerator" for hierarchy "LogisimTickGenerator:LogisimTickGenerator_0" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v Line: 50
Warning (10230): Verilog HDL assignment warning at LogisimTickGenerator.v(46): truncated value with size 32 to match size of target (26) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimTickGenerator.v Line: 46
Info (12128): Elaborating entity "LogisimClockComponent" for hierarchy "LogisimClockComponent:CLOCKGEN_0" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v Line: 57
Warning (10230): Verilog HDL assignment warning at LogisimClockComponent.v(57): truncated value with size 32 to match size of target (1) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimClockComponent.v Line: 57
Info (12128): Elaborating entity "Soft_core_CPU_wrapper_top" for hierarchy "Soft_core_CPU_wrapper_top:CPU_wrapper" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v Line: 76
Info (12128): Elaborating entity "hex27seg" for hierarchy "Soft_core_CPU_wrapper_top:CPU_wrapper|hex27seg:PC_display1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v Line: 31
Info (12128): Elaborating entity "pluse_gen_extra_delay" for hierarchy "Soft_core_CPU_wrapper_top:CPU_wrapper|pluse_gen_extra_delay:pluse_gen_extra_delay" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v Line: 40
Info (12128): Elaborating entity "Soft_core_CPU_output_display" for hierarchy "Soft_core_CPU_wrapper_top:CPU_wrapper|Soft_core_CPU_output_display:CPU_output_display" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v Line: 42
Info (12128): Elaborating entity "CPU_EN_GEN" for hierarchy "Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at CPU_EN_CTRL.v(35): variable "CPU_EN_BUFF" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/CPU_EN_CTRL.v Line: 35
Info (12128): Elaborating entity "pluse_gen" for hierarchy "Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR|pluse_gen:ONCE_CPU_EN_pulse_gen" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/CPU_EN_CTRL.v Line: 23
Info (12128): Elaborating entity "CPU_main" for hierarchy "CPU_main:CPU_main_0" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v Line: 85
Info (12128): Elaborating entity "Multiplexer_bus_2" for hierarchy "CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 140
Info (12128): Elaborating entity "Adder" for hierarchy "CPU_main:CPU_main_0|Adder:ADDER2C_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 148
Info (12128): Elaborating entity "Multiplexer_bus_2" for hierarchy "CPU_main:CPU_main_0|Multiplexer_bus_2:MUX_3" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 162
Info (12128): Elaborating entity "NAND_GATE_4_INPUTS" for hierarchy "CPU_main:CPU_main_0|NAND_GATE_4_INPUTS:GATE_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 169
Warning (10230): Verilog HDL assignment warning at NAND_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_4_INPUTS.v Line: 46
Info (12128): Elaborating entity "Multiplexer_bus_4" for hierarchy "CPU_main:CPU_main_0|Multiplexer_bus_4:MUX_4" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 178
Info (12128): Elaborating entity "ALU" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 189
Info (12128): Elaborating entity "Multiplexer_bus_8" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_bus_8:MUX_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 101
Info (12128): Elaborating entity "Comparator" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|Comparator:Comparator_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 109
Info (12128): Elaborating entity "AND_GATE_BUS" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_BUS:GATE_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 115
Warning (10230): Verilog HDL assignment warning at AND_GATE_BUS.v(41): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_BUS.v Line: 41
Info (12128): Elaborating entity "XOR_GATE_BUS_ONEHOT" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|XOR_GATE_BUS_ONEHOT:GATE_2" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 121
Warning (10230): Verilog HDL assignment warning at XOR_GATE_BUS_ONEHOT.v(41): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_BUS_ONEHOT.v Line: 41
Info (12128): Elaborating entity "OR_GATE_BUS" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|OR_GATE_BUS:GATE_3" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 134
Warning (10230): Verilog HDL assignment warning at OR_GATE_BUS.v(41): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_BUS.v Line: 41
Info (12128): Elaborating entity "Multiplexer_2" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|Multiplexer_2:MUX_3" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 140
Info (12128): Elaborating entity "NOT_GATE_BUS" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|NOT_GATE_BUS:GATE_4" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 144
Info (12128): Elaborating entity "AND_GATE_5_INPUTS" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_5_INPUTS:GATE_5" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 152
Warning (10230): Verilog HDL assignment warning at AND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_5_INPUTS.v Line: 49
Info (12128): Elaborating entity "RIGHT_SHIFT_BLOCK" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 164
Info (12128): Elaborating entity "Shifter_32_bit" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RIGHT_SHIFT_BLOCK.v Line: 131
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 57
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 70
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 87
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 104
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 121
Info (12128): Elaborating entity "Shifter_32_bit" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RIGHT_SHIFT_BLOCK.v Line: 136
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 57
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 70
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 87
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 104
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 121
Info (12128): Elaborating entity "Shifter_32_bit" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RIGHT_SHIFT_BLOCK.v Line: 150
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 57
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 70
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 87
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 104
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 121
Info (12128): Elaborating entity "ALU_ADDER" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 174
Info (12128): Elaborating entity "XOR_GATE_ONEHOT" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|XOR_GATE_ONEHOT:GATE_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v Line: 78
Warning (10230): Verilog HDL assignment warning at XOR_GATE_ONEHOT.v(40): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_ONEHOT.v Line: 40
Info (12128): Elaborating entity "NOT_GATE" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|NOT_GATE:GATE_3" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v Line: 85
Info (12128): Elaborating entity "FullAdder" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|FullAdder:ADDER2C_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v Line: 96
Info (12128): Elaborating entity "Adder" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|Adder:ADDER2C_2" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v Line: 124
Info (12128): Elaborating entity "OR_GATE" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|OR_GATE:GATE_5" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v Line: 129
Warning (10230): Verilog HDL assignment warning at OR_GATE.v(40): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE.v Line: 40
Info (12128): Elaborating entity "LEFT_SHIFT_BLOCK" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v Line: 180
Info (12128): Elaborating entity "Shifter_32_bit" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/LEFT_SHIFT_BLOCK.v Line: 56
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 57
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 70
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 87
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 104
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 121
Info (12128): Elaborating entity "Shifter_32_bit" for hierarchy "CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/LEFT_SHIFT_BLOCK.v Line: 61
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 57
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 70
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 87
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 104
Warning (10230): Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v Line: 121
Info (12128): Elaborating entity "PROCESSOR_CTRL_UNIT" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 208
Info (12128): Elaborating entity "PC_RAM_DECODER" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v Line: 112
Info (12128): Elaborating entity "AND_GATE_4_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_3" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v Line: 86
Warning (10230): Verilog HDL assignment warning at AND_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_4_INPUTS.v Line: 46
Info (12128): Elaborating entity "AND_GATE_3_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_3_INPUTS:GATE_4" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v Line: 92
Warning (10230): Verilog HDL assignment warning at AND_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_3_INPUTS.v Line: 43
Info (12128): Elaborating entity "AND_GATE_5_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_5_INPUTS:GATE_6" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v Line: 103
Warning (10230): Verilog HDL assignment warning at AND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_5_INPUTS.v Line: 49
Info (12128): Elaborating entity "AND_GATE" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE:GATE_7" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v Line: 108
Warning (10230): Verilog HDL assignment warning at AND_GATE.v(40): truncated value with size 32 to match size of target (2) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE.v Line: 40
Info (12128): Elaborating entity "COND_FLAG_CHK" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v Line: 117
Info (12128): Elaborating entity "AND_GATE_6_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_16" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/COND_FLAG_CHK.v Line: 184
Warning (10230): Verilog HDL assignment warning at AND_GATE_6_INPUTS.v(52): truncated value with size 32 to match size of target (6) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_6_INPUTS.v Line: 52
Info (12128): Elaborating entity "OR_GATE_18_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|OR_GATE_18_INPUTS:GATE_19" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/COND_FLAG_CHK.v Line: 216
Warning (10230): Verilog HDL assignment warning at OR_GATE_18_INPUTS.v(88): truncated value with size 32 to match size of target (18) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_18_INPUTS.v Line: 88
Info (12128): Elaborating entity "CTRL_DECODER" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v Line: 130
Info (12128): Elaborating entity "OR_GATE_7_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_7_INPUTS:GATE_7" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 358
Warning (10230): Verilog HDL assignment warning at OR_GATE_7_INPUTS.v(55): truncated value with size 32 to match size of target (7) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_7_INPUTS.v Line: 55
Info (12128): Elaborating entity "AND_GATE_9_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_14" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 392
Warning (10230): Verilog HDL assignment warning at AND_GATE_9_INPUTS.v(61): truncated value with size 32 to match size of target (9) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_9_INPUTS.v Line: 61
Info (12128): Elaborating entity "NAND_GATE_5_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_5_INPUTS:GATE_26" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 442
Warning (10230): Verilog HDL assignment warning at NAND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_5_INPUTS.v Line: 49
Info (12128): Elaborating entity "Multiplexer_bus_4" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|Multiplexer_bus_4:MUX_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 463
Info (12128): Elaborating entity "AND_GATE_8_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_35" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 491
Warning (10230): Verilog HDL assignment warning at AND_GATE_8_INPUTS.v(58): truncated value with size 32 to match size of target (8) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_8_INPUTS.v Line: 58
Info (12128): Elaborating entity "AND_GATE_7_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_49" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 557
Warning (10230): Verilog HDL assignment warning at AND_GATE_7_INPUTS.v(55): truncated value with size 32 to match size of target (7) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_7_INPUTS.v Line: 55
Info (12128): Elaborating entity "OR_GATE_3_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_3_INPUTS:GATE_100" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 769
Warning (10230): Verilog HDL assignment warning at OR_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_3_INPUTS.v Line: 43
Info (12128): Elaborating entity "NAND_GATE_3_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_3_INPUTS:GATE_114" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 833
Warning (10230): Verilog HDL assignment warning at NAND_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_3_INPUTS.v Line: 43
Info (12128): Elaborating entity "AND_GATE_10_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_10_INPUTS:GATE_131" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 920
Warning (10230): Verilog HDL assignment warning at AND_GATE_10_INPUTS.v(64): truncated value with size 32 to match size of target (10) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_10_INPUTS.v Line: 64
Info (12128): Elaborating entity "OR_GATE_9_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_137" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 950
Warning (10230): Verilog HDL assignment warning at OR_GATE_9_INPUTS.v(61): truncated value with size 32 to match size of target (9) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_9_INPUTS.v Line: 61
Info (12128): Elaborating entity "OR_GATE_4_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_4_INPUTS:GATE_185" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 1200
Warning (10230): Verilog HDL assignment warning at OR_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_4_INPUTS.v Line: 46
Info (12128): Elaborating entity "OR_GATE_6_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_6_INPUTS:GATE_243" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v Line: 1449
Warning (10230): Verilog HDL assignment warning at OR_GATE_6_INPUTS.v(52): truncated value with size 32 to match size of target (6) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_6_INPUTS.v Line: 52
Info (12128): Elaborating entity "FLAG_REGISTER" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at FLAG_REGISTER.v(35): object "s_LOGISIM_NET_0" assigned a value but never read File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/FLAG_REGISTER.v Line: 35
Info (12128): Elaborating entity "REGISTER_FLIP_FLOP" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/FLAG_REGISTER.v Line: 62
Info (12128): Elaborating entity "State_machine" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v Line: 145
Warning (10036): Verilog HDL or VHDL warning at State_machine.v(88): object "s_LOGISIM_NET_69" assigned a value but never read File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/State_machine.v Line: 88
Info (12128): Elaborating entity "OR_GATE_5_INPUTS" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_34" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/State_machine.v Line: 320
Warning (10230): Verilog HDL assignment warning at OR_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5) File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_5_INPUTS.v Line: 49
Info (12128): Elaborating entity "REGISTER_FLIP_FLOP" for hierarchy "CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/State_machine.v Line: 515
Info (12128): Elaborating entity "CPU_REGISTERS" for hierarchy "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 222
Info (12128): Elaborating entity "REGISTER_FLIP_FLOP" for hierarchy "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REGISTERS.v Line: 120
Info (12128): Elaborating entity "Decoder_16" for hierarchy "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Decoder_16:DECODER_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REGISTERS.v Line: 220
Info (12128): Elaborating entity "Multiplexer_bus_16" for hierarchy "CPU_main:CPU_main_0|CPU_REGISTERS:CPU_REGISTERS_1|Multiplexer_bus_16:MUX_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REGISTERS.v Line: 241
Info (12128): Elaborating entity "ROM_QUARTUS_16" for hierarchy "CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 228
Info (12128): Elaborating entity "ROM_CPU" for hierarchy "CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_QUARTUS_16.v Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_CPU.v Line: 85
Info (12130): Elaborated megafunction instantiation "CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_CPU.v Line: 85
Info (12133): Instantiated megafunction "CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component" with the following parameter: File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_CPU.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM_CPU.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_06h1.tdf
    Info (12023): Found entity 1: altsyncram_06h1 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/db/altsyncram_06h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_06h1" for hierarchy "CPU_main:CPU_main_0|ROM_QUARTUS_16:ROM_QUARTUS_16_1|ROM_CPU:ROM_CPU_1|altsyncram:altsyncram_component|altsyncram_06h1:auto_generated" File: d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAM_QUARTUS_16" for hierarchy "CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 236
Info (12128): Elaborating entity "RAM_CPU" for hierarchy "CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_QUARTUS_16.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_CPU.v Line: 92
Info (12130): Elaborated megafunction instantiation "CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_CPU.v Line: 92
Info (12133): Instantiated megafunction "CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component" with the following parameter: File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_CPU.v Line: 92
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3dv1.tdf
    Info (12023): Found entity 1: altsyncram_3dv1 File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/db/altsyncram_3dv1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3dv1" for hierarchy "CPU_main:CPU_main_0|RAM_QUARTUS_16:RAM_QUARTUS_16_1|RAM_CPU:RAM_CPU_1|altsyncram:altsyncram_component|altsyncram_3dv1:auto_generated" File: d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAM_INTERFACE" for hierarchy "CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v Line: 243
Warning (10036): Verilog HDL or VHDL warning at RAM_interface.v(37): object "s_LOGISIM_NET_7" assigned a value but never read File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RAM_interface.v Line: 37
Info (12128): Elaborating entity "REGISTER_FLIP_FLOP" for hierarchy "CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RAM_interface.v Line: 69
Info (12128): Elaborating entity "Multiplexer_bus_2" for hierarchy "CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1|Multiplexer_bus_2:MUX_1" File: D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RAM_interface.v Line: 76
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1747 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 1633 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 937 megabytes
    Info: Processing ended: Wed Jun 20 15:28:01 2018
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:57


