// Seed: 3292213530
module module_0 (
    output reg id_0,
    input reg id_1,
    input id_2
);
  reg id_3;
  logic id_4 (
      1,
      1'h0,
      id_1,
      id_3,
      id_0
  );
  always @(negedge id_2) if (1) id_0 <= 1;
endmodule
