DIR 567f7fb6485cef7e5a5269bb2b841d9d
--- pr33855.c.{atmega128}.{3}.{vanilla}.s	2020-08-05 19:00:58.204189320 +0000
+++ pr33855.c.{atmega128}.{3}.{ccmode}.s	2020-08-05 19:00:57.916186466 +0000
@@ -52,55 +52,55 @@
 	push r29
 	in r28,__SP_L__
 	in r29,__SP_H__
-	sbiw r28,19
+	sbiw r28,17
 	in __tmp_reg__,__SREG__
 	cli
 	out __SP_H__,r29
 	out __SREG__,__tmp_reg__
 	out __SP_L__,r28
 /* prologue: function */
-/* frame size = 19 */
-/* stack size = 37 */
-.L__stack_usage = 37
-	movw r8,r24
+/* frame size = 17 */
+/* stack size = 35 */
+.L__stack_usage = 35
 	std Y+5,r22
 	std Y+6,r23
-	std Y+12,r16
-	std Y+13,r17
-	std Y+14,r18
-	std Y+15,r19
-	lds r24,vsorc+2
-	lds r25,vsorc+2+1
-	sbiw r24,1
-	swap r24
-	swap r25
-	andi r25,0xf0
-	eor r25,r24
-	andi r24,0xf0
-	eor r25,r24
-	lds r18,vsorc+4
-	lds r19,vsorc+4+1
-	add r18,r24
-	adc r19,r25
-	std Y+17,r19
-	std Y+16,r18
-.L3:
-	cp r8,__zero_reg__
-	cpc r9,__zero_reg__
-	breq .+2
-	rjmp .L1
-.L10:
-	ldd r24,Y+5
-	ldd r25,Y+6
+	std Y+10,r16
+	std Y+11,r17
+	std Y+12,r18
+	std Y+13,r19
+	lds r18,vsorc+2
+	lds r19,vsorc+2+1
+	subi r18,1
+	sbc r19,__zero_reg__
+	swap r18
+	swap r19
+	andi r19,0xf0
+	eor r19,r18
+	andi r18,0xf0
+	eor r19,r18
+	lds r20,vsorc+4
+	lds r21,vsorc+4+1
+	add r20,r18
+	adc r21,r19
+	std Y+2,r21
+	std Y+1,r20
 	or r24,r25
+	breq .+2
+	rjmp .L12
+	std Y+15,r21
+	std Y+14,r20
+.L9:
+	ldd r30,Y+5
+	ldd r31,Y+6
+	or r30,r31
 	brne .L6
 .L7:
 	rjmp .L7
 .L6:
-	ldd r22,Y+12
-	ldd r23,Y+13
-	ldd r24,Y+14
-	ldd r25,Y+15
+	ldd r22,Y+10
+	ldd r23,Y+11
+	ldd r24,Y+12
+	ldd r25,Y+13
 	call __floatsisf
 	movw r14,r22
 	movw r16,r24
@@ -125,21 +125,20 @@
 	ldd r24,Y+3
 	ldd r25,Y+4
 	call __extendsfdf2
-	std Y+7,r18
-	std Y+8,r19
-	movw r2,r20
-	movw r4,r22
-	movw r6,r24
-	ldd r30,Y+16
-	ldd r31,Y+17
+	movw r2,r18
+	movw r4,r20
+	movw r6,r22
+	movw r8,r24
+	ldd r30,Y+14
+	ldd r31,Y+15
 	st Z,r18
-	std Z+1,r19
+	std Z+1,r3
 	std Z+2,r20
-	std Z+3,r3
+	std Z+3,r5
 	std Z+4,r22
-	std Z+5,r5
+	std Z+5,r7
 	std Z+6,r24
-	std Z+7,r7
+	std Z+7,r9
 	std Y+1,r14
 	std Y+2,r15
 	std Y+3,r16
@@ -149,38 +148,35 @@
 	ldd r24,Y+3
 	ldd r25,Y+4
 	call __extendsfdf2
-	mov r27,r18
-	mov r26,r19
-	std Y+18,r20
-	std Y+19,r21
-	std Y+1,r22
-	std Y+9,r23
-	std Y+10,r24
-	std Y+11,r25
-	ldd r30,Y+16
-	ldd r31,Y+17
+	std Y+1,r18
+	mov r27,r19
+	mov r26,r20
+	std Y+16,r21
+	std Y+17,r22
+	std Y+7,r23
+	std Y+8,r24
+	std Y+9,r25
+	ldd r30,Y+14
+	ldd r31,Y+15
 	std Z+8,r18
 	std Z+9,r19
 	std Z+10,r20
 	std Z+11,r21
-	mov r24,r22
 	std Z+12,r22
-	mov r25,r23
 	std Z+13,r23
-	ldd r18,Y+10
-	std Z+14,r18
-	ldd r19,Y+11
-	std Z+15,r19
-	ldd r10,Y+7
-	ldd r11,Y+8
-	movw r12,r2
-	movw r14,r4
-	movw r16,r6
-	mov r18,r27
-	mov r19,r26
-	movw r22,r24
-	ldd r24,Y+10
-	ldd r25,Y+11
+	ldd r25,Y+8
+	std Z+14,r25
+	ldd r20,Y+9
+	std Z+15,r20
+	movw r10,r2
+	movw r12,r4
+	movw r14,r6
+	movw r16,r8
+	mov r19,r27
+	mov r20,r26
+	ldd r21,Y+16
+	mov r24,r25
+	ldd r25,Y+9
 	call cabsl
 	mov r10,__zero_reg__
 	mov r11,__zero_reg__
@@ -195,24 +191,21 @@
 	call __ltdf2
 	tst r24
 	brne .+2
-	rjmp .L3
+	rjmp .L9
 	ldi r24,lo8(16)
 	ldi r30,lo8(.LC0)
 	ldi r31,hi8(.LC0)
-	ldd r26,Y+16
-	ldd r27,Y+17
+	ldd r26,Y+14
+	ldd r27,Y+15
 	0:
 	ld r0,Z+
 	st X+,r0
 	dec r24
 	brne 0b
-	cp r8,__zero_reg__
-	cpc r9,__zero_reg__
-	brne .+2
-	rjmp .L10
-.L1:
+	rjmp .L9
+.L12:
 /* epilogue start */
-	adiw r28,19
+	adiw r28,17
 	in __tmp_reg__,__SREG__
 	cli
 	out __SP_H__,r29
