Running: D:\SoftWare\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/SoftWare/FPGA-Lab/adder_4bit/adder_4bit_isim_beh.exe -prj D:/SoftWare/FPGA-Lab/adder_4bit/adder_4bit_beh.prj work.adder_4bit work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/SoftWare/FPGA-Lab/adder_4bit/adder_1bit.v" into library work
Analyzing Verilog file "D:/SoftWare/FPGA-Lab/adder_4bit/adder_4bit.v" into library work
Analyzing Verilog file "D:/SoftWare/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 179960 KB
Fuse CPU Usage: 655 ms
Compiling module adder_1bit
Compiling module adder_4bit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/SoftWare/FPGA-Lab/adder_4bit/adder_4bit_isim_beh.exe
Fuse Memory Usage: 184412 KB
Fuse CPU Usage: 687 ms
