---
layout: default
permalink: publications_design_flow.html
---

<h1>Publications on Design Flow and Methodology</h1>


<table class="bibtextable">

<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="UngSun2019b">1</a>]
</td>
<td class="bibtexitem">
G.&nbsp;Ungureanu, T.&nbsp;Sundstr&ouml;m, A.&nbsp;Ahlander, I.&nbsp;Sander, and
I.&nbsp;S&ouml;derquist.
Formal design, co-simulation and validation of a radar signal
processing system.
In <em>2019 Forum for Specification and Design Languages (FDL)</em>,
pages 1--8, Sep. 2019.
[&nbsp;<a href="publications_bib.html#UngSun2019b">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/FDL.2019.8876905">DOI</a>&nbsp;|
<a href="https://doi.org/10.1109/FDL.2019.8876905">http</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_modeling.html">modeling</a>, <a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="UngSun2019a">2</a>]
</td>
<td class="bibtexitem">
G.&nbsp;Ungureanu, T.&nbsp;Sundstr&ouml;m, A.&nbsp;Ahlander, I.&nbsp;Sander, and
I.&nbsp;S&ouml;derquist.
Design of sensor signal processing with ForSyDe: Modeling,
validation and synthesis.
Technical report, KTH Royal Institute of Tehnology, 2019.
[&nbsp;<a href="publications_bib.html#UngSun2019a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.13140/RG.2.2.21573.81126">DOI</a>&nbsp;|
<a href="https://forsyde.github.io/docs/aesa-radar/">http</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_modeling.html">modeling</a>, <a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="SanJan2017a">3</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander, A.&nbsp;Jantsch, and S.-H. Attarzadeh-Niaki.
ForSyDe: System design using a functional language and models of
computation.
In S.&nbsp;Ha and J.&nbsp;Teich, editors, <em>Handbook of Hardware/Software
Codesign</em>, pages 99--140. Springer Netherlands, 2017.
[&nbsp;<a href="publications_bib.html#SanJan2017a">bib</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_modeling.html">modeling</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="AttAlt2017a">4</a>]
</td>
<td class="bibtexitem">
S.-H. Attarzadeh-Niaki, E.&nbsp;Altinel, M.&nbsp;Koedam, A.&nbsp;Molnos, I.&nbsp;Sander, and
K.&nbsp;Goossens.
<em>A Composable and Predictable MPSoC Design Flow for Multiple
Real-Time Applications</em>, pages 157--174.
Springer International Publishing, Cham, 2017.
[&nbsp;<a href="publications_bib.html#AttAlt2017a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1007/978-3-319-47307-9_6">DOI</a>&nbsp;|
<a href="http://dx.doi.org/10.1007/978-3-319-47307-9_6">http</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="DiaAtt2015a">5</a>]
</td>
<td class="bibtexitem">
P.&nbsp;Diallo, S.-H. Attarzadeh-Niaki, F.&nbsp;Robino, I.&nbsp;Sander, J.&nbsp;Champeau, and
J.&nbsp;Ã–berg.
A formal, model-driven design flow for system simulation and
multi-core implementation.
In <em>Symposium on Industrial Embedded Systems (SIES)</em>, Siegen,
Germany, June 2015.
[&nbsp;<a href="publications_bib.html#DiaAtt2015a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/SIES.2015.7185067">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="AttMik2013a">6</a>]
</td>
<td class="bibtexitem">
S.&nbsp;H. Attarzadeh&nbsp;Niaki, M.&nbsp;Mikulcak, and I.&nbsp;Sander.
Rapid virtual prototyping of real-time systems using predictable
platform characterizations.
In <em>Forum on Specification and Design Languages (FDL 2013)</em>,
Paris, France, Sept. 2013.
[&nbsp;<a href="publications_bib.html#AttMik2013a">bib</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_simulation.html">simulation</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="AttSan2013a">7</a>]
</td>
<td class="bibtexitem">
S.&nbsp;H. Attarzadeh&nbsp;Niaki and I.&nbsp;Sander.
An automated parallel simulation flow for heterogeneous embedded
systems.
In <em>Proceedings of Design Automation and Test in Europe
(DATE '13)</em>, pages 27--30, Grenoble, France, March 2013.
[&nbsp;<a href="publications_bib.html#AttSan2013a">bib</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_simulation.html">simulation</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="Ung2013a">8</a>]
</td>
<td class="bibtexitem">
G.&nbsp;Ungureanu.
Automatic software synthesis from high-level forsyde models targeting
massively parallel processors.
Master's thesis, KTH, School of Information and Communication
Technology (ICT), 2013.
[&nbsp;<a href="publications_bib.html#Ung2013a">bib</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="Mik2013a">9</a>]
</td>
<td class="bibtexitem">
M.&nbsp;Mikulcak.
Development of a predictable hardware architecture template and
integration into an automated system design flow.
Master's thesis, KTH, School of Information and Communication
Technology (ICT), 2013.
[&nbsp;<a href="publications_bib.html#Mik2013a">bib</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="Alt2013a">10</a>]
</td>
<td class="bibtexitem">
E.&nbsp;Altinel.
A design flow for predictable composable systems.
Master's thesis, KTH, School of Information and Communication
Technology (ICT), 2013.
[&nbsp;<a href="publications_bib.html#Alt2013a">bib</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ZhuSan2012a">11</a>]
</td>
<td class="bibtexitem">
J.&nbsp;Zhu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Performance analysis of reconfigurations in adaptive real-time
streaming applications.
<em>ACM Transactions on Embedded Computing Systems</em>,
11S(1):12:1--12:20, June 2012.
[&nbsp;<a href="publications_bib.html#ZhuSan2012a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1145/2180887.2180888">DOI</a>&nbsp;|
<a href="http://doi.acm.org/10.1145/2180887.2180888">http</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_analysis_and_dse.html">analysis and dse</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="HjortBlindell504941">12</a>]
</td>
<td class="bibtexitem">
G.&nbsp;Hjort&nbsp;Blindell.
Synthesizing software from a forsyde model targeting GPGPUs, 2012.
[&nbsp;<a href="publications_bib.html#HjortBlindell504941">bib</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="BesAtt2012a">13</a>]
</td>
<td class="bibtexitem">
G.&nbsp;S. Beserra, S.&nbsp;H. Attarzadeh&nbsp;Niaki, and I.&nbsp;Sander.
Integrating virtual platforms into a heterogeneous MoC-based
modeling framework.
In <em>Forum on Specification and Design Languages (FDL 2012)</em>,
pages 143--150, Vienna, Austria, 2012.
[&nbsp;<a href="publications_bib.html#BesAtt2012a">bib</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_simulation.html">simulation</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="AttSan2011b">14</a>]
</td>
<td class="bibtexitem">
S.&nbsp;H. Attarzadeh&nbsp;Niaki and I.&nbsp;Sander.
Semi-formal refinement of heterogeneous embedded systems by foreign
model integration.
In <em>Proceedings of Forum for Design Languages (FDL '11)</em>,
Oldenburg, Germany, September 2011.
[&nbsp;<a href="publications_bib.html#AttSan2011b">bib</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="AttSan2011a">15</a>]
</td>
<td class="bibtexitem">
S.&nbsp;H. Attarzadeh&nbsp;Niaki and I.&nbsp;Sander.
Co-simulation of embedded systems in a heterogeneous MoC-based
modeling framework.
In <em>6th IEEE International Symposium on Industrial Embedded
Systems (SIES 2011)</em>, pages 238--247. IEEE, June 2011.
[&nbsp;<a href="publications_bib.html#AttSan2011a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/SIES.2011.5953667">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_simulation.html">simulation</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ZhuDATE10">16</a>]
</td>
<td class="bibtexitem">
J.&nbsp;Zhu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Pareto efficient design for reconfigurable streaming applications
on CPU/FPGAs.
In <em>Design Automation and Test in Europe (DATE '10)</em>,
Dresden, Germany, March 2010.
[&nbsp;<a href="publications_bib.html#ZhuDATE10">bib</a>&nbsp;|
<a href="http://web.it.kth.se/~ingo/Papers/date10_zhu.pdf">.pdf</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_analysis_and_dse.html">analysis and dse</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ZhuASPDAC10">17</a>]
</td>
<td class="bibtexitem">
J.&nbsp;Zhu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Constrained global scheduling of streaming applications on MPSoCs.
In <em>Asia South Pacific Design Automation Conference
(ASP-DAC '10)</em>, 2010.
[&nbsp;<a href="publications_bib.html#ZhuASPDAC10">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/ASPDAC.2010.5419892">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_analysis_and_dse.html">analysis and dse</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="SanZhu2009a">18</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander, J.&nbsp;Zhu, A.&nbsp;Jantsch, A.&nbsp;Herrholz, P.&nbsp;A. Hartmann, and W.&nbsp;Nebel.
High-level estimation and trade-off analysis for adaptive real-time
systems.
In <em>Proceedings of the 16th Reconfigurable Architectures Workshop
(RAW 2009)</em>, pages 1--4, Rome, Italy, May 2009.
[&nbsp;<a href="publications_bib.html#SanZhu2009a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/IPDPS.2009.5161208">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_adaptivity.html">adaptivity</a>, <a href="publications_analysis_and_dse.html">analysis and dse</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ZhuSan2009a">19</a>]
</td>
<td class="bibtexitem">
J.&nbsp;Zhu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Buffer minimization of real-time streaming applications on hybrid
CPU/FPGA.
In <em>Design Automation and Test in Europe (DATE'09)</em>, pages
1506--1511, Nice, France, 2009.
[&nbsp;<a href="publications_bib.html#ZhuSan2009a">bib</a>&nbsp;|
<a href="http://web.it.kth.se/~ingo/Papers/DATE2009-BufferMinimization.pdf">.pdf</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_analysis_and_dse.html">analysis and dse</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ZhuSan2008a">20</a>]
</td>
<td class="bibtexitem">
J.&nbsp;Zhu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Energy efficient streaming applications with guaranteed throughput on
MPSoCs.
In <em>Proceedings of the International Conference on Embedded
Software (EMSOFT'08)</em>, Atlanta, USA, October 2008.
[&nbsp;<a href="publications_bib.html#ZhuSan2008a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/ESTMED.2008.4696995">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_analysis_and_dse.html">analysis and dse</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ZhuSan2008b">21</a>]
</td>
<td class="bibtexitem">
J.&nbsp;Zhu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Performance analysis of reconfiguration in adaptive real-time
streaming applications.
In <em>Proceedings of the 6th Workshop on Embedded Systems for
Real-Time Multimedia (ESTIMedia'08)</em>, Atlanta, USA, October 2008.
[&nbsp;<a href="publications_bib.html#ZhuSan2008b">bib</a>&nbsp;|
<a href="http://web.it.kth.se/~ingo/Papers/estimedia08_zhu.pdf">.pdf</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_analysis_and_dse.html">analysis and dse</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSan2008a">22</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Application and verification of local non-semantic-preserving
transformations in system design.
<em>IEEE Transactions on Computer-Aided Design of Integrated
Circuits and Systems</em>, 27(6):1091--1103, June 2008.
[&nbsp;<a href="publications_bib.html#RauSan2008a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/TCAD.2008.923249">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_verification.html">verification</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSan2007b">23</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Synchronization after design refinements with sensitive delay
elements.
In <em>International Conference on Hardware-Software Codesign and
System Synthesis (CODES+ISSS)</em>, Salzburg, Austria, October 2007.
[&nbsp;<a href="publications_bib.html#RauSan2007b">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1145/513918.513992">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="LuSic2007a">24</a>]
</td>
<td class="bibtexitem">
Z.&nbsp;Lu, J.&nbsp;Sicking, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Using synchronizers for refining synchronous communication onto
hardware/software architectures.
In <em>Proceedings of the 18th IEEE/IFIP International Workshop on
Rapid System Prototyping (RSP'07)</em>, Porto Alegre, Brazil, May 2007.
[&nbsp;<a href="publications_bib.html#LuSic2007a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/RSP.2007.38">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSan2007a">25</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, I.&nbsp;Sander, and A.&nbsp;Jantsch.
A synchronization algorithm for local temporal refinements in
perfectly synchronous models with nested feedback loops.
In <em>Proceedings of the 17th Great Lakes Symposium on VLSI
(GLSVLSI '07)</em>, pages 353--358, 2007.
[&nbsp;<a href="publications_bib.html#RauSan2007a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1145/1228784.1228869">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="Aco2007a">26</a>]
</td>
<td class="bibtexitem">
A.&nbsp;Acosta.
Hardware synthesis in ForSyDe.
Master's thesis, School for Information and Communication Technology,
Royal Institute of Technology (KTH), Stockholm, Sweden, 2007.
KTH/ICT/ECS-2007-81.
[&nbsp;<a href="publications_bib.html#Aco2007a">bib</a>&nbsp;|
<a href="http://web.it.kth.se/~ingo/Papers/ThesisAlfonsoAcosta2007.pdf">.pdf</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="LuSan2006b">27</a>]
</td>
<td class="bibtexitem">
Z.&nbsp;Lu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Towards performance-oriented pattern-based refinement of synchronous
models onto NoC communication.
In <em>Proceedings of the 9th Euromicro Conference on Digital System
Design (DSD'06)</em>, Dubrovnik, Croatia, August 2006.
[&nbsp;<a href="publications_bib.html#LuSan2006b">bib</a>&nbsp;|
<a href="http://web.it.kth.se/~ingo/Papers/DSD2006-Refinement.pdf">.pdf</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="LuSan2006a">28</a>]
</td>
<td class="bibtexitem">
Z.&nbsp;Lu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Refining synchronous communication onto network-on-chip best-effort
services.
In <em>Advances in Design and Specification Languages for SoCs -
Selected Contributions from FDL 2005</em>. Springer Verlag, April 2006.
[&nbsp;<a href="publications_bib.html#LuSan2006a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/DSD.2006.89">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSin2005a">29</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, A.&nbsp;K. Singh, I.&nbsp;Sander, and A.&nbsp;Jantsch.
System level verification of digital signal processing applications
based on the polynomial abstraction technique.
In <em>International Conference on Computer Aided Design (ICCAD
2005)</em>, November 2005.
[&nbsp;<a href="publications_bib.html#RauSin2005a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/ICCAD.2005.1560080">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_verification.html">verification</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="LuSan2005a">30</a>]
</td>
<td class="bibtexitem">
Z.&nbsp;Lu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Refinement of a perfectly synchronous communication model onto
Nostrum NoC best-effort communication.
In <em>Proceedings of the Forum on Specification and Design
Languages (FDL'05)</em>, September 2005.
[&nbsp;<a href="publications_bib.html#LuSan2005a">bib</a>&nbsp;|
<a href="http://web.it.kth.se/~ingo/Papers/FDL2005-Refinement.pdf">.pdf</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSin2004a">31</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, A.&nbsp;K. Singh, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Polynomial abstraction for verification of sequentially implemented
combinational circuits.
In <em>Design, Automation and Test in Europe Conference (DATE
2004)</em>, Paris, France, February 2004.
[&nbsp;<a href="publications_bib.html#RauSin2004a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/DATE.2004.1268933">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_verification.html">verification</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="SanJan2004a">32</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander and A.&nbsp;Jantsch.
System modeling and transformational design refinement in ForSyDe.
<em>IEEE Transactions on Computer-Aided Design of Integrated
Circuits and Systems</em>, 23(1):17--32, January 2004.
[&nbsp;<a href="publications_bib.html#SanJan2004a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/TCAD.2003.819898">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_modeling.html">modeling</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="RauSan2003a">33</a>]
</td>
<td class="bibtexitem">
T.&nbsp;Raudvere, I.&nbsp;Sander, A.&nbsp;K. Singh, and A.&nbsp;Jantsch.
Verification of design decisions in ForSyDe.
In <em>Proceedings of the 1st International Conference on Hardware -
Software Codesign and System Synthesis (CODES+ISSS)</em>, Newport Beach,
California, USA, October 2003.
[&nbsp;<a href="publications_bib.html#RauSan2003a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1145/944645.944692">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_verification.html">verification</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="SanJan2003b">34</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander, A.&nbsp;Jantsch, and Z.&nbsp;Lu.
Development and application of design transformations in ForSyDe.
<em>IEE Proceedings - Computers &amp; Digital Techniques</em>,
5:313--320, September 2003.
Special Issue - Best of DATE '03.
[&nbsp;<a href="publications_bib.html#SanJan2003b">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1049/ip-cdt:20030836">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="San2003a">35</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander.
<em>System Modeling and Design Refinement in ForSyDe</em>.
PhD thesis, Royal Institute of Technology, Stockholm, Sweden, April
2003.
[&nbsp;<a href="publications_bib.html#San2003a">bib</a>&nbsp;|
<a href="http://web.it.kth.se/~ingo/Papers/Thesis_Sander_2003.pdf">.pdf</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_modeling.html">modeling</a>, <a href="publications_refinement.html">refinement</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="SanJan2003a">36</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander, A.&nbsp;Jantsch, and Z.&nbsp;Lu.
Development and application of design transformations in ForSyDe.
In <em>Design, Automation and Test in Europe Conference (DATE
2003)</em>, pages 364--369, Munich, Germany, March 2003.
[&nbsp;<a href="publications_bib.html#SanJan2003a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/DATE.2003.1253635">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="LuSan2002a">37</a>]
</td>
<td class="bibtexitem">
Z.&nbsp;Lu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
A case study of hardware and software synthesis in ForSyDe.
In <em>Proceedings of the 15th International Symposium on System
Synthesis</em>, pages 86--91, Kyoto, Japan, October 2002.
[&nbsp;<a href="publications_bib.html#LuSan2002a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1145/581199.581219">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="SanJan2002b">38</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander and A.&nbsp;Jantsch.
Transformation based communication and clock domain refinement for
system design.
In <em>39th Design Automation Conference (DAC 2002)</em>, pages
281--286, New Orleans, USA, June 2002.
[&nbsp;<a href="publications_bib.html#SanJan2002b">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1145/513918.513992">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="WuSan2000">39</a>]
</td>
<td class="bibtexitem">
W.&nbsp;Wu, I.&nbsp;Sander, and A.&nbsp;Jantsch.
Transformational system design based on a formal computational model
and skeletons.
In <em>Forum on Design Languages 2000</em>, pages 321--328,
T&uuml;bingen, Germany, September 2000.
[&nbsp;<a href="publications_bib.html#WuSan2000">bib</a>&nbsp;|
<a href="http://web.it.kth.se/~ingo/Papers/FDL2000_TransformationalDesign.pdf">.pdf</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_refinement.html">refinement</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="SanJan1999c">40</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander and A.&nbsp;Jantsch.
System synthesis utilizing a layered functional model.
In <em>Proceedings Seventh International Workshop on
Hardware/Software Codesign</em>, pages 136--140, Rome, Italy, May 1999. ACM
Press.
[&nbsp;<a href="publications_bib.html#SanJan1999c">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1145/301177.301510">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="SanJan1999b">41</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander and A.&nbsp;Jantsch.
System synthesis based on a formal computational model and skeletons.
In <em>Proceedings IEEE Workshop on VLSI'99</em>, pages 32--39,
Orlando, Florida, USA, April 1999. IEEE Computer Society.
[&nbsp;<a href="publications_bib.html#SanJan1999b">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/TCAD.2003.819898">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_synthesis.html">synthesis</a>
</font></blockquote>

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="SanJan1999a">42</a>]
</td>
<td class="bibtexitem">
I.&nbsp;Sander and A.&nbsp;Jantsch.
Formal system design based on the synchrony hypothesis, functional
models, and skeletons.
In <em>Proceedings of the 12th international conference on VLSI
Design</em>, pages 318--323, Goa, India, January 1999. IEEE Computer Society.
[&nbsp;<a href="publications_bib.html#SanJan1999a">bib</a>&nbsp;|
<a href="http://dx.doi.org/10.1109/ICVD.1999.745170">DOI</a>&nbsp;]
<blockquote><font size="-1">
<a href="publications_design_flow.html">design flow</a>, <a href="publications_modeling.html">modeling</a>
</font></blockquote>

</td>
</tr>
</table>
