
../repos/coreutils/src/sha384sum:     file format elf32-littlearm


Disassembly of section .init:

00010d30 <.init>:
   10d30:	push	{r3, lr}
   10d34:	bl	120dc <dcngettext@plt+0x10ec>
   10d38:	pop	{r3, pc}

Disassembly of section .plt:

00010d3c <fdopen@plt-0x14>:
   10d3c:	push	{lr}		; (str lr, [sp, #-4]!)
   10d40:	ldr	lr, [pc, #4]	; 10d4c <fdopen@plt-0x4>
   10d44:	add	lr, pc, lr
   10d48:	ldr	pc, [lr, #8]!
   10d4c:			; <UNDEFINED> instruction: 0x0002a2b4

00010d50 <fdopen@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #172032	; 0x2a000
   10d58:	ldr	pc, [ip, #692]!	; 0x2b4

00010d5c <calloc@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #172032	; 0x2a000
   10d64:	ldr	pc, [ip, #684]!	; 0x2ac

00010d68 <fputs_unlocked@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #172032	; 0x2a000
   10d70:	ldr	pc, [ip, #676]!	; 0x2a4

00010d74 <raise@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #172032	; 0x2a000
   10d7c:	ldr	pc, [ip, #668]!	; 0x29c

00010d80 <__getdelim@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #172032	; 0x2a000
   10d88:	ldr	pc, [ip, #660]!	; 0x294

00010d8c <strcmp@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #172032	; 0x2a000
   10d94:	ldr	pc, [ip, #652]!	; 0x28c

00010d98 <posix_fadvise64@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #172032	; 0x2a000
   10da0:	ldr	pc, [ip, #644]!	; 0x284

00010da4 <fflush@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #172032	; 0x2a000
   10dac:	ldr	pc, [ip, #636]!	; 0x27c

00010db0 <free@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #172032	; 0x2a000
   10db8:	ldr	pc, [ip, #628]!	; 0x274

00010dbc <_exit@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #172032	; 0x2a000
   10dc4:	ldr	pc, [ip, #620]!	; 0x26c

00010dc8 <memcpy@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #172032	; 0x2a000
   10dd0:	ldr	pc, [ip, #612]!	; 0x264

00010dd4 <mbsinit@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #172032	; 0x2a000
   10ddc:	ldr	pc, [ip, #604]!	; 0x25c

00010de0 <fwrite_unlocked@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #172032	; 0x2a000
   10de8:	ldr	pc, [ip, #596]!	; 0x254

00010dec <memcmp@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #172032	; 0x2a000
   10df4:	ldr	pc, [ip, #588]!	; 0x24c

00010df8 <fputc_unlocked@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #172032	; 0x2a000
   10e00:	ldr	pc, [ip, #580]!	; 0x244

00010e04 <dcgettext@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #172032	; 0x2a000
   10e0c:	ldr	pc, [ip, #572]!	; 0x23c

00010e10 <realloc@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #172032	; 0x2a000
   10e18:	ldr	pc, [ip, #564]!	; 0x234

00010e1c <textdomain@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #172032	; 0x2a000
   10e24:	ldr	pc, [ip, #556]!	; 0x22c

00010e28 <iswprint@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #172032	; 0x2a000
   10e30:	ldr	pc, [ip, #548]!	; 0x224

00010e34 <fwrite@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #172032	; 0x2a000
   10e3c:	ldr	pc, [ip, #540]!	; 0x21c

00010e40 <lseek64@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #172032	; 0x2a000
   10e48:	ldr	pc, [ip, #532]!	; 0x214

00010e4c <__ctype_get_mb_cur_max@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #172032	; 0x2a000
   10e54:	ldr	pc, [ip, #524]!	; 0x20c

00010e58 <__fpending@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #172032	; 0x2a000
   10e60:	ldr	pc, [ip, #516]!	; 0x204

00010e64 <mbrtowc@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #172032	; 0x2a000
   10e6c:	ldr	pc, [ip, #508]!	; 0x1fc

00010e70 <error@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #172032	; 0x2a000
   10e78:	ldr	pc, [ip, #500]!	; 0x1f4

00010e7c <malloc@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #172032	; 0x2a000
   10e84:	ldr	pc, [ip, #492]!	; 0x1ec

00010e88 <__libc_start_main@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #172032	; 0x2a000
   10e90:	ldr	pc, [ip, #484]!	; 0x1e4

00010e94 <__freading@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #172032	; 0x2a000
   10e9c:	ldr	pc, [ip, #476]!	; 0x1dc

00010ea0 <__ctype_tolower_loc@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #172032	; 0x2a000
   10ea8:	ldr	pc, [ip, #468]!	; 0x1d4

00010eac <__gmon_start__@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #172032	; 0x2a000
   10eb4:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb8 <getopt_long@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #172032	; 0x2a000
   10ec0:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec4 <__ctype_b_loc@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #172032	; 0x2a000
   10ecc:	ldr	pc, [ip, #444]!	; 0x1bc

00010ed0 <exit@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #172032	; 0x2a000
   10ed8:	ldr	pc, [ip, #436]!	; 0x1b4

00010edc <strlen@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #172032	; 0x2a000
   10ee4:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee8 <strchr@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #172032	; 0x2a000
   10ef0:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef4 <__errno_location@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #172032	; 0x2a000
   10efc:	ldr	pc, [ip, #412]!	; 0x19c

00010f00 <__cxa_atexit@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #172032	; 0x2a000
   10f08:	ldr	pc, [ip, #404]!	; 0x194

00010f0c <setvbuf@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #172032	; 0x2a000
   10f14:	ldr	pc, [ip, #396]!	; 0x18c

00010f18 <memset@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #172032	; 0x2a000
   10f20:	ldr	pc, [ip, #388]!	; 0x184

00010f24 <__printf_chk@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #172032	; 0x2a000
   10f2c:	ldr	pc, [ip, #380]!	; 0x17c

00010f30 <fileno@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #172032	; 0x2a000
   10f38:	ldr	pc, [ip, #372]!	; 0x174

00010f3c <__fprintf_chk@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #172032	; 0x2a000
   10f44:	ldr	pc, [ip, #364]!	; 0x16c

00010f48 <fclose@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #172032	; 0x2a000
   10f50:	ldr	pc, [ip, #356]!	; 0x164

00010f54 <fseeko64@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #172032	; 0x2a000
   10f5c:	ldr	pc, [ip, #348]!	; 0x15c

00010f60 <fcntl64@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #172032	; 0x2a000
   10f68:	ldr	pc, [ip, #340]!	; 0x154

00010f6c <__overflow@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #172032	; 0x2a000
   10f74:	ldr	pc, [ip, #332]!	; 0x14c

00010f78 <setlocale@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #172032	; 0x2a000
   10f80:	ldr	pc, [ip, #324]!	; 0x144

00010f84 <strrchr@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #172032	; 0x2a000
   10f8c:	ldr	pc, [ip, #316]!	; 0x13c

00010f90 <nl_langinfo@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #172032	; 0x2a000
   10f98:	ldr	pc, [ip, #308]!	; 0x134

00010f9c <clearerr_unlocked@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #172032	; 0x2a000
   10fa4:	ldr	pc, [ip, #300]!	; 0x12c

00010fa8 <fopen64@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #172032	; 0x2a000
   10fb0:	ldr	pc, [ip, #292]!	; 0x124

00010fb4 <bindtextdomain@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #172032	; 0x2a000
   10fbc:	ldr	pc, [ip, #284]!	; 0x11c

00010fc0 <fread_unlocked@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #172032	; 0x2a000
   10fc8:	ldr	pc, [ip, #276]!	; 0x114

00010fcc <strncmp@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #172032	; 0x2a000
   10fd4:	ldr	pc, [ip, #268]!	; 0x10c

00010fd8 <abort@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #172032	; 0x2a000
   10fe0:	ldr	pc, [ip, #260]!	; 0x104

00010fe4 <close@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #172032	; 0x2a000
   10fec:	ldr	pc, [ip, #252]!	; 0xfc

00010ff0 <dcngettext@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #172032	; 0x2a000
   10ff8:	ldr	pc, [ip, #244]!	; 0xf4

Disassembly of section .text:

00011000 <.text>:
   11000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11004:	mov	r6, r0
   11008:	sub	sp, sp, #244	; 0xf4
   1100c:	ldr	r0, [r1]
   11010:	mov	r5, r1
   11014:	bl	259c0 <dcngettext@plt+0x149d0>
   11018:	ldr	r1, [pc, #3972]	; 11fa4 <dcngettext@plt+0xfb4>
   1101c:	mov	r0, #6
   11020:	bl	10f78 <setlocale@plt>
   11024:	ldr	r1, [pc, #3964]	; 11fa8 <dcngettext@plt+0xfb8>
   11028:	ldr	r0, [pc, #3964]	; 11fac <dcngettext@plt+0xfbc>
   1102c:	bl	10fb4 <bindtextdomain@plt>
   11030:	ldr	r0, [pc, #3956]	; 11fac <dcngettext@plt+0xfbc>
   11034:	bl	10e1c <textdomain@plt>
   11038:	ldr	r0, [pc, #3952]	; 11fb0 <dcngettext@plt+0xfc0>
   1103c:	bl	28e58 <dcngettext@plt+0x17e68>
   11040:	ldr	r2, [pc, #3948]	; 11fb4 <dcngettext@plt+0xfc4>
   11044:	mov	r3, #0
   11048:	ldr	r8, [pc, #3944]	; 11fb8 <dcngettext@plt+0xfc8>
   1104c:	ldr	r7, [pc, #3944]	; 11fbc <dcngettext@plt+0xfcc>
   11050:	ldr	r9, [pc, #3944]	; 11fc0 <dcngettext@plt+0xfd0>
   11054:	ldr	fp, [pc, #3944]	; 11fc4 <dcngettext@plt+0xfd4>
   11058:	ldr	r0, [r2]
   1105c:	mov	r1, r3
   11060:	mov	r2, #1
   11064:	mov	sl, #1
   11068:	mov	r4, r3
   1106c:	str	r3, [sp, #36]	; 0x24
   11070:	bl	10f0c <setvbuf@plt>
   11074:	mvn	r3, #0
   11078:	str	r4, [sp, #28]
   1107c:	str	r3, [sp, #16]
   11080:	mov	r4, #0
   11084:	str	r4, [sp]
   11088:	mov	r3, r8
   1108c:	mov	r2, r7
   11090:	mov	r1, r5
   11094:	mov	r0, r6
   11098:	bl	10eb8 <getopt_long@plt>
   1109c:	cmn	r0, #1
   110a0:	beq	111f4 <dcngettext@plt+0x204>
   110a4:	cmp	r0, #119	; 0x77
   110a8:	beq	111e4 <dcngettext@plt+0x1f4>
   110ac:	ble	110e4 <dcngettext@plt+0xf4>
   110b0:	cmp	r0, fp
   110b4:	beq	111d4 <dcngettext@plt+0x1e4>
   110b8:	ble	11120 <dcngettext@plt+0x130>
   110bc:	ldr	r3, [pc, #3844]	; 11fc8 <dcngettext@plt+0xfd8>
   110c0:	cmp	r0, r3
   110c4:	beq	111cc <dcngettext@plt+0x1dc>
   110c8:	blt	1117c <dcngettext@plt+0x18c>
   110cc:	cmp	r0, #260	; 0x104
   110d0:	bne	111c4 <dcngettext@plt+0x1d4>
   110d4:	mov	r3, #1
   110d8:	str	sl, [sp, #36]	; 0x24
   110dc:	str	r3, [sp, #16]
   110e0:	b	11080 <dcngettext@plt+0x90>
   110e4:	cmp	r0, #98	; 0x62
   110e8:	beq	11198 <dcngettext@plt+0x1a8>
   110ec:	bgt	11108 <dcngettext@plt+0x118>
   110f0:	cmn	r0, #3
   110f4:	beq	11140 <dcngettext@plt+0x150>
   110f8:	cmn	r0, #2
   110fc:	bne	111c4 <dcngettext@plt+0x1d4>
   11100:	mov	r0, r4
   11104:	bl	12568 <dcngettext@plt+0x1578>
   11108:	cmp	r0, #99	; 0x63
   1110c:	beq	11138 <dcngettext@plt+0x148>
   11110:	cmp	r0, #116	; 0x74
   11114:	bne	111c4 <dcngettext@plt+0x1d4>
   11118:	str	r4, [sp, #16]
   1111c:	b	11080 <dcngettext@plt+0x90>
   11120:	cmp	r0, #122	; 0x7a
   11124:	beq	1118c <dcngettext@plt+0x19c>
   11128:	cmp	r0, #256	; 0x100
   1112c:	bne	111c4 <dcngettext@plt+0x1d4>
   11130:	strb	sl, [r9, #5]
   11134:	b	11080 <dcngettext@plt+0x90>
   11138:	str	sl, [sp, #28]
   1113c:	b	11080 <dcngettext@plt+0x90>
   11140:	ldr	ip, [pc, #3716]	; 11fcc <dcngettext@plt+0xfdc>
   11144:	ldr	r1, [pc, #3716]	; 11fd0 <dcngettext@plt+0xfe0>
   11148:	ldr	r3, [pc, #3716]	; 11fd4 <dcngettext@plt+0xfe4>
   1114c:	ldr	r0, [pc, #3680]	; 11fb4 <dcngettext@plt+0xfc4>
   11150:	ldr	r2, [pc, #3712]	; 11fd8 <dcngettext@plt+0xfe8>
   11154:	str	r4, [sp, #12]
   11158:	ldr	r0, [r0]
   1115c:	ldr	r3, [r3]
   11160:	stmib	sp, {r1, ip}
   11164:	str	r2, [sp]
   11168:	ldr	r1, [pc, #3692]	; 11fdc <dcngettext@plt+0xfec>
   1116c:	ldr	r2, [pc, #3692]	; 11fe0 <dcngettext@plt+0xff0>
   11170:	bl	27cc8 <dcngettext@plt+0x16cd8>
   11174:	mov	r0, r4
   11178:	bl	10ed0 <exit@plt>
   1117c:	strb	r4, [r9, #6]
   11180:	strb	r4, [r9, #7]
   11184:	strb	sl, [r9, #8]
   11188:	b	11080 <dcngettext@plt+0x90>
   1118c:	ldr	r3, [pc, #3664]	; 11fe4 <dcngettext@plt+0xff4>
   11190:	strb	r4, [r3]
   11194:	b	11080 <dcngettext@plt+0x90>
   11198:	mov	r3, #1
   1119c:	str	r3, [sp, #16]
   111a0:	b	11080 <dcngettext@plt+0x90>
   111a4:	ldr	r1, [pc, #3644]	; 11fe8 <dcngettext@plt+0xff8>
   111a8:	mov	r2, #5
   111ac:	mov	r0, r4
   111b0:	bl	10e04 <dcgettext@plt>
   111b4:	mov	r1, r4
   111b8:	mov	r2, r0
   111bc:	mov	r0, r4
   111c0:	bl	10e70 <error@plt>
   111c4:	mov	r0, #1
   111c8:	bl	12568 <dcngettext@plt+0x1578>
   111cc:	strb	sl, [r9, #9]
   111d0:	b	11080 <dcngettext@plt+0x90>
   111d4:	strb	sl, [r9, #6]
   111d8:	strb	r4, [r9, #7]
   111dc:	strb	r4, [r9, #8]
   111e0:	b	11080 <dcngettext@plt+0x90>
   111e4:	strb	r4, [r9, #6]
   111e8:	strb	sl, [r9, #7]
   111ec:	strb	r4, [r9, #8]
   111f0:	b	11080 <dcngettext@plt+0x90>
   111f4:	ldr	sl, [pc, #3524]	; 11fc0 <dcngettext@plt+0xfd0>
   111f8:	ldr	r3, [sp, #16]
   111fc:	ldr	r7, [sp, #36]	; 0x24
   11200:	cmp	r3, r4
   11204:	movne	r7, #0
   11208:	andeq	r7, r7, #1
   1120c:	mov	r3, #98	; 0x62
   11210:	str	r3, [sl, #12]
   11214:	cmp	r7, r4
   11218:	mov	r3, #96	; 0x60
   1121c:	str	r3, [sl]
   11220:	bne	111a4 <dcngettext@plt+0x1b4>
   11224:	ldr	r3, [pc, #3512]	; 11fe4 <dcngettext@plt+0xff4>
   11228:	ldrb	r4, [r3]
   1122c:	ldr	r3, [sp, #28]
   11230:	cmp	r4, #10
   11234:	moveq	r3, #0
   11238:	andne	r3, r3, #1
   1123c:	cmp	r3, #0
   11240:	mov	r4, r3
   11244:	movne	r2, #5
   11248:	ldrne	r1, [pc, #3484]	; 11fec <dcngettext@plt+0xffc>
   1124c:	bne	12080 <dcngettext@plt+0x1090>
   11250:	ldr	r2, [sp, #36]	; 0x24
   11254:	ldr	r3, [sp, #28]
   11258:	ands	r7, r3, r2
   1125c:	movne	r2, #5
   11260:	ldrne	r1, [pc, #3464]	; 11ff0 <dcngettext@plt+0x1000>
   11264:	bne	111ac <dcngettext@plt+0x1bc>
   11268:	ldr	r2, [sp, #16]
   1126c:	ldr	r3, [sp, #28]
   11270:	cmp	r2, #0
   11274:	movlt	r3, #0
   11278:	andge	r3, r3, #1
   1127c:	cmp	r3, #0
   11280:	movne	r2, #5
   11284:	ldrne	r1, [pc, #3432]	; 11ff4 <dcngettext@plt+0x1004>
   11288:	bne	12080 <dcngettext@plt+0x1090>
   1128c:	ldrb	r3, [sl, #5]
   11290:	ldr	r2, [sp, #28]
   11294:	eor	r3, r3, #1
   11298:	orrs	r4, r2, r3
   1129c:	moveq	r2, #5
   112a0:	ldreq	r1, [pc, #3408]	; 11ff8 <dcngettext@plt+0x1008>
   112a4:	beq	111ac <dcngettext@plt+0x1bc>
   112a8:	ldrb	r3, [sl, #6]
   112ac:	ldr	r2, [sp, #28]
   112b0:	eor	r3, r3, #1
   112b4:	orrs	r4, r2, r3
   112b8:	moveq	r2, #5
   112bc:	ldreq	r1, [pc, #3384]	; 11ffc <dcngettext@plt+0x100c>
   112c0:	beq	111ac <dcngettext@plt+0x1bc>
   112c4:	ldrb	r3, [sl, #7]
   112c8:	ldr	r2, [sp, #28]
   112cc:	eor	r3, r3, #1
   112d0:	orrs	r4, r2, r3
   112d4:	moveq	r2, #5
   112d8:	ldreq	r1, [pc, #3360]	; 12000 <dcngettext@plt+0x1010>
   112dc:	beq	111ac <dcngettext@plt+0x1bc>
   112e0:	ldrb	r3, [sl, #8]
   112e4:	ldr	r2, [sp, #28]
   112e8:	eor	r3, r3, #1
   112ec:	orrs	r3, r2, r3
   112f0:	str	r3, [sp, #52]	; 0x34
   112f4:	moveq	r2, #5
   112f8:	ldreq	r1, [pc, #3332]	; 12004 <dcngettext@plt+0x1014>
   112fc:	moveq	r4, r3
   11300:	beq	111ac <dcngettext@plt+0x1bc>
   11304:	ldrb	r2, [sl, #9]
   11308:	ldr	r3, [sp, #28]
   1130c:	eor	r3, r3, #1
   11310:	ands	r3, r2, r3
   11314:	str	r3, [sp, #48]	; 0x30
   11318:	bne	12078 <dcngettext@plt+0x1088>
   1131c:	ldr	r3, [pc, #3300]	; 12008 <dcngettext@plt+0x1018>
   11320:	ldr	r1, [sp, #16]
   11324:	ldr	r3, [r3]
   11328:	cmn	r1, #1
   1132c:	mov	r2, r1
   11330:	moveq	r2, #0
   11334:	str	r2, [sp, #16]
   11338:	cmp	r6, r3
   1133c:	add	r2, r5, r6, lsl #2
   11340:	str	r2, [sp, #64]	; 0x40
   11344:	addeq	r2, r2, #4
   11348:	streq	r2, [sp, #64]	; 0x40
   1134c:	ldreq	r2, [pc, #3256]	; 1200c <dcngettext@plt+0x101c>
   11350:	streq	r2, [r5, r3, lsl #2]
   11354:	ldr	r2, [sp, #16]
   11358:	add	r3, r5, r3, lsl #2
   1135c:	cmp	r2, #0
   11360:	movne	r2, #42	; 0x2a
   11364:	moveq	r2, #32
   11368:	str	r3, [sp, #32]
   1136c:	uxtb	r3, r2
   11370:	str	r3, [sp, #104]	; 0x68
   11374:	add	r3, sp, #184	; 0xb8
   11378:	str	r2, [sp, #108]	; 0x6c
   1137c:	str	r3, [sp, #92]	; 0x5c
   11380:	ldr	r3, [sp, #64]	; 0x40
   11384:	ldr	r2, [sp, #32]
   11388:	cmp	r3, r2
   1138c:	bls	11cd0 <dcngettext@plt+0xce0>
   11390:	ldr	r3, [sp, #28]
   11394:	cmp	r3, #0
   11398:	ldr	r3, [sp, #32]
   1139c:	ldr	r5, [r3], #4
   113a0:	str	r3, [sp, #32]
   113a4:	beq	117e8 <dcngettext@plt+0x7f8>
   113a8:	ldr	r1, [pc, #3164]	; 1200c <dcngettext@plt+0x101c>
   113ac:	mov	r0, r5
   113b0:	bl	10d8c <strcmp@plt>
   113b4:	subs	r3, r0, #0
   113b8:	str	r3, [sp, #56]	; 0x38
   113bc:	bne	11a1c <dcngettext@plt+0xa2c>
   113c0:	mov	r3, #1
   113c4:	mov	r2, #5
   113c8:	ldr	r1, [pc, #3136]	; 12010 <dcngettext@plt+0x1020>
   113cc:	strb	r3, [sl, #4]
   113d0:	bl	10e04 <dcgettext@plt>
   113d4:	ldr	r3, [pc, #3128]	; 12014 <dcngettext@plt+0x1024>
   113d8:	ldr	r9, [r3]
   113dc:	str	r0, [sp, #68]	; 0x44
   113e0:	add	r7, sp, #240	; 0xf0
   113e4:	mov	r3, #0
   113e8:	str	r3, [r7, #-116]!	; 0xffffff8c
   113ec:	str	r3, [sp, #120]	; 0x78
   113f0:	ldr	r3, [sp, #48]	; 0x30
   113f4:	mov	r0, #0
   113f8:	mov	r1, #0
   113fc:	str	r3, [sp, #96]	; 0x60
   11400:	str	r3, [sp, #88]	; 0x58
   11404:	mov	r2, #1
   11408:	mov	r3, #0
   1140c:	strd	r0, [sp, #80]	; 0x50
   11410:	strd	r0, [sp, #72]	; 0x48
   11414:	strd	r0, [sp, #40]	; 0x28
   11418:	strd	r2, [sp, #16]
   1141c:	ldr	fp, [pc, #3060]	; 12018 <dcngettext@plt+0x1028>
   11420:	b	11448 <dcngettext@plt+0x458>
   11424:	ldr	r3, [r9]
   11428:	ands	r3, r3, #48	; 0x30
   1142c:	bne	11808 <dcngettext@plt+0x818>
   11430:	ldrd	r0, [sp, #16]
   11434:	adds	r0, r0, #1
   11438:	adc	r1, r1, #0
   1143c:	orrs	r2, r0, r1
   11440:	strd	r0, [sp, #16]
   11444:	beq	11db8 <dcngettext@plt+0xdc8>
   11448:	mov	r3, r9
   1144c:	mov	r2, #10
   11450:	mov	r1, r7
   11454:	add	r0, sp, #120	; 0x78
   11458:	bl	10d80 <__getdelim@plt>
   1145c:	subs	r4, r0, #0
   11460:	ble	11808 <dcngettext@plt+0x818>
   11464:	ldr	r3, [sp, #120]	; 0x78
   11468:	ldrb	r2, [r3]
   1146c:	cmp	r2, #35	; 0x23
   11470:	beq	11424 <dcngettext@plt+0x434>
   11474:	add	r2, r3, r4
   11478:	ldrb	r0, [r2, #-1]
   1147c:	cmp	r0, #10
   11480:	subeq	r4, r4, #1
   11484:	cmp	r4, #0
   11488:	movle	r2, r4
   1148c:	subgt	r2, r4, #1
   11490:	ldrb	r0, [r3, r2]
   11494:	cmp	r0, #13
   11498:	subeq	r4, r4, #1
   1149c:	cmp	r4, #0
   114a0:	beq	11424 <dcngettext@plt+0x434>
   114a4:	mov	r6, #0
   114a8:	strb	r6, [r3, r4]
   114ac:	ldr	r8, [sp, #120]	; 0x78
   114b0:	ldrb	r2, [r8]
   114b4:	cmp	r2, #32
   114b8:	cmpne	r2, #9
   114bc:	moveq	r1, #1
   114c0:	movne	r1, #0
   114c4:	bne	11cc8 <dcngettext@plt+0xcd8>
   114c8:	mov	r1, r8
   114cc:	ldrb	r2, [r1, #1]!
   114d0:	add	r6, r6, #1
   114d4:	cmp	r2, #9
   114d8:	cmpne	r2, #32
   114dc:	beq	114cc <dcngettext@plt+0x4dc>
   114e0:	cmp	r2, #92	; 0x5c
   114e4:	addeq	r6, r6, #1
   114e8:	ldreq	r3, [sp, #28]
   114ec:	ldrne	r3, [sp, #48]	; 0x30
   114f0:	add	r5, r8, r6
   114f4:	mov	r0, r5
   114f8:	mov	r2, #6
   114fc:	ldr	r1, [pc, #2840]	; 1201c <dcngettext@plt+0x102c>
   11500:	str	r3, [sp, #60]	; 0x3c
   11504:	bl	10fcc <strncmp@plt>
   11508:	cmp	r0, #0
   1150c:	bne	11658 <dcngettext@plt+0x668>
   11510:	add	r2, r6, #6
   11514:	ldrb	r1, [r8, r2]
   11518:	cmp	r1, #32
   1151c:	addeq	r2, r6, #7
   11520:	ldrb	r1, [r8, r2]
   11524:	cmp	r1, #40	; 0x28
   11528:	bne	115f0 <dcngettext@plt+0x600>
   1152c:	add	r1, r2, #1
   11530:	subs	r4, r4, r1
   11534:	beq	115f0 <dcngettext@plt+0x600>
   11538:	sub	r4, r4, #1
   1153c:	add	r6, r8, r1
   11540:	add	r2, r6, r4
   11544:	b	1155c <dcngettext@plt+0x56c>
   11548:	mov	r5, r2
   1154c:	sub	r2, r2, #1
   11550:	ldrb	r3, [r5]
   11554:	cmp	r3, #41	; 0x29
   11558:	beq	1157c <dcngettext@plt+0x58c>
   1155c:	cmp	r6, r2
   11560:	sub	r4, r2, r6
   11564:	bne	11548 <dcngettext@plt+0x558>
   11568:	ldrb	r3, [r8, r1]
   1156c:	cmp	r3, #41	; 0x29
   11570:	bne	115f0 <dcngettext@plt+0x600>
   11574:	mov	r5, r6
   11578:	mov	r4, #0
   1157c:	ldr	r3, [sp, #60]	; 0x3c
   11580:	cmp	r3, #0
   11584:	bne	115dc <dcngettext@plt+0x5ec>
   11588:	mov	r3, #0
   1158c:	add	r4, r4, #1
   11590:	strb	r3, [r5]
   11594:	b	1159c <dcngettext@plt+0x5ac>
   11598:	add	r4, r4, #1
   1159c:	ldrb	r3, [r6, r4]
   115a0:	cmp	r3, #9
   115a4:	cmpne	r3, #32
   115a8:	beq	11598 <dcngettext@plt+0x5a8>
   115ac:	cmp	r3, #61	; 0x3d
   115b0:	bne	115f0 <dcngettext@plt+0x600>
   115b4:	add	r4, r4, #1
   115b8:	add	r3, r6, r4
   115bc:	mov	r5, r3
   115c0:	ldrb	r2, [r3], #1
   115c4:	cmp	r2, #9
   115c8:	cmpne	r2, #32
   115cc:	beq	115bc <dcngettext@plt+0x5cc>
   115d0:	mov	r0, r5
   115d4:	bl	12284 <dcngettext@plt+0x1294>
   115d8:	b	11710 <dcngettext@plt+0x720>
   115dc:	mov	r1, r4
   115e0:	mov	r0, r6
   115e4:	bl	121c8 <dcngettext@plt+0x11d8>
   115e8:	cmp	r0, #0
   115ec:	bne	11588 <dcngettext@plt+0x598>
   115f0:	ldrd	r0, [sp, #40]	; 0x28
   115f4:	ldrb	r3, [sl, #7]
   115f8:	adds	r0, r0, #1
   115fc:	adc	r1, r1, #0
   11600:	cmp	r3, #0
   11604:	strd	r0, [sp, #40]	; 0x28
   11608:	beq	11424 <dcngettext@plt+0x434>
   1160c:	mov	r2, #5
   11610:	ldr	r1, [pc, #2568]	; 12020 <dcngettext@plt+0x1030>
   11614:	mov	r0, #0
   11618:	bl	10e04 <dcgettext@plt>
   1161c:	ldr	r2, [sp, #68]	; 0x44
   11620:	mov	r1, #3
   11624:	mov	r4, r0
   11628:	mov	r0, #0
   1162c:	bl	276fc <dcngettext@plt+0x1670c>
   11630:	mov	r2, r4
   11634:	ldrd	r4, [sp, #16]
   11638:	ldr	r3, [pc, #2524]	; 1201c <dcngettext@plt+0x102c>
   1163c:	mov	r1, #0
   11640:	str	r3, [sp, #8]
   11644:	strd	r4, [sp]
   11648:	mov	r3, r0
   1164c:	mov	r0, r1
   11650:	bl	10e70 <error@plt>
   11654:	b	11424 <dcngettext@plt+0x434>
   11658:	ldrb	r0, [r8, r6]
   1165c:	ldr	r2, [sl, #12]
   11660:	sub	r1, r4, r6
   11664:	cmp	r0, #92	; 0x5c
   11668:	addeq	r2, r2, #1
   1166c:	cmp	r1, r2
   11670:	bcc	115f0 <dcngettext@plt+0x600>
   11674:	ldr	r2, [sl]
   11678:	add	r6, r6, r2
   1167c:	ldrb	r2, [r8, r6]
   11680:	cmp	r2, #32
   11684:	cmpne	r2, #9
   11688:	movne	r2, #1
   1168c:	moveq	r2, #0
   11690:	bne	115f0 <dcngettext@plt+0x600>
   11694:	strb	r2, [r8, r6]
   11698:	mov	r0, r5
   1169c:	bl	12284 <dcngettext@plt+0x1294>
   116a0:	cmp	r0, #0
   116a4:	beq	115f0 <dcngettext@plt+0x600>
   116a8:	add	r1, r6, #1
   116ac:	sub	r2, r4, r1
   116b0:	cmp	r2, #1
   116b4:	beq	116d0 <dcngettext@plt+0x6e0>
   116b8:	ldrb	r2, [r8, r1]
   116bc:	cmp	r2, #32
   116c0:	cmpne	r2, #42	; 0x2a
   116c4:	movne	r2, #1
   116c8:	moveq	r2, #0
   116cc:	beq	11d24 <dcngettext@plt+0xd34>
   116d0:	ldr	r3, [pc, #2316]	; 11fe4 <dcngettext@plt+0xff4>
   116d4:	ldr	r2, [r3, #4]
   116d8:	cmp	r2, #0
   116dc:	movne	r2, #1
   116e0:	ldrne	r3, [pc, #2300]	; 11fe4 <dcngettext@plt+0xff4>
   116e4:	strne	r2, [r3, #4]
   116e8:	beq	115f0 <dcngettext@plt+0x600>
   116ec:	ldr	r3, [sp, #60]	; 0x3c
   116f0:	add	r6, r8, r1
   116f4:	cmp	r3, #0
   116f8:	beq	11718 <dcngettext@plt+0x728>
   116fc:	sub	r1, r4, r1
   11700:	mov	r0, r6
   11704:	bl	121c8 <dcngettext@plt+0x11d8>
   11708:	adds	r0, r0, #0
   1170c:	movne	r0, #1
   11710:	cmp	r0, #0
   11714:	beq	115f0 <dcngettext@plt+0x600>
   11718:	ldr	r3, [sp, #56]	; 0x38
   1171c:	cmp	r3, #0
   11720:	bne	11738 <dcngettext@plt+0x748>
   11724:	ldr	r1, [pc, #2272]	; 1200c <dcngettext@plt+0x101c>
   11728:	mov	r0, r6
   1172c:	bl	10d8c <strcmp@plt>
   11730:	cmp	r0, #0
   11734:	beq	115f0 <dcngettext@plt+0x600>
   11738:	ldrb	r3, [sl, #6]
   1173c:	cmp	r3, #0
   11740:	ldrne	r3, [sp, #48]	; 0x30
   11744:	strne	r3, [sp, #60]	; 0x3c
   11748:	bne	11764 <dcngettext@plt+0x774>
   1174c:	mov	r1, #10
   11750:	mov	r0, r6
   11754:	bl	10ee8 <strchr@plt>
   11758:	adds	r3, r0, #0
   1175c:	movne	r3, #1
   11760:	str	r3, [sp, #60]	; 0x3c
   11764:	add	r2, sp, #119	; 0x77
   11768:	ldr	r1, [sp, #92]	; 0x5c
   1176c:	mov	r0, r6
   11770:	bl	123d8 <dcngettext@plt+0x13e8>
   11774:	ldr	r2, [sp, #60]	; 0x3c
   11778:	and	r3, r2, #1
   1177c:	str	r3, [sp, #88]	; 0x58
   11780:	subs	r3, r0, #0
   11784:	str	r3, [sp, #100]	; 0x64
   11788:	bne	11a68 <dcngettext@plt+0xa78>
   1178c:	ldrd	r0, [sp, #72]	; 0x48
   11790:	ldrb	r3, [sl, #6]
   11794:	adds	r0, r0, #1
   11798:	adc	r1, r1, #0
   1179c:	cmp	r3, #0
   117a0:	strd	r0, [sp, #72]	; 0x48
   117a4:	bne	117dc <dcngettext@plt+0x7ec>
   117a8:	cmp	r2, #0
   117ac:	bne	11cf0 <dcngettext@plt+0xd00>
   117b0:	ldr	r1, [sp, #88]	; 0x58
   117b4:	mov	r0, r6
   117b8:	bl	122e0 <dcngettext@plt+0x12f0>
   117bc:	ldr	r1, [pc, #2144]	; 12024 <dcngettext@plt+0x1034>
   117c0:	mov	r2, #5
   117c4:	mov	r0, #0
   117c8:	bl	10e04 <dcgettext@plt>
   117cc:	ldr	r1, [pc, #2132]	; 12028 <dcngettext@plt+0x1038>
   117d0:	mov	r2, r0
   117d4:	mov	r0, #1
   117d8:	bl	10f24 <__printf_chk@plt>
   117dc:	ldr	r3, [sp, #28]
   117e0:	str	r3, [sp, #88]	; 0x58
   117e4:	b	11424 <dcngettext@plt+0x434>
   117e8:	add	r2, sp, #184	; 0xb8
   117ec:	add	r1, sp, #128	; 0x80
   117f0:	mov	r0, r5
   117f4:	bl	123d8 <dcngettext@plt+0x13e8>
   117f8:	subs	r7, r0, #0
   117fc:	bne	11bd0 <dcngettext@plt+0xbe0>
   11800:	str	r7, [sp, #52]	; 0x34
   11804:	b	11380 <dcngettext@plt+0x390>
   11808:	ldr	r0, [sp, #120]	; 0x78
   1180c:	bl	258c8 <dcngettext@plt+0x148d8>
   11810:	ldr	r4, [r9]
   11814:	ldr	r3, [sp, #56]	; 0x38
   11818:	ands	r4, r4, #32
   1181c:	mov	r0, r9
   11820:	bne	11b6c <dcngettext@plt+0xb7c>
   11824:	cmp	r3, #0
   11828:	beq	11854 <dcngettext@plt+0x864>
   1182c:	bl	25730 <dcngettext@plt+0x14740>
   11830:	cmp	r0, #0
   11834:	beq	11858 <dcngettext@plt+0x868>
   11838:	bl	10ef4 <__errno_location@plt>
   1183c:	ldr	r5, [r0]
   11840:	cmp	r5, #0
   11844:	blt	11858 <dcngettext@plt+0x868>
   11848:	ldrne	r4, [pc, #2012]	; 1202c <dcngettext@plt+0x103c>
   1184c:	bne	11b90 <dcngettext@plt+0xba0>
   11850:	b	11b78 <dcngettext@plt+0xb88>
   11854:	bl	10f9c <clearerr_unlocked@plt>
   11858:	ldr	r3, [sp, #88]	; 0x58
   1185c:	cmp	r3, #0
   11860:	beq	11d78 <dcngettext@plt+0xd88>
   11864:	ldrb	r3, [sl, #6]
   11868:	cmp	r3, #0
   1186c:	bne	119d8 <dcngettext@plt+0x9e8>
   11870:	ldrd	r0, [sp, #40]	; 0x28
   11874:	mov	r2, r0
   11878:	mov	r3, r1
   1187c:	orrs	r3, r2, r3
   11880:	beq	118e0 <dcngettext@plt+0x8f0>
   11884:	mov	r3, #0
   11888:	cmp	r1, r3
   1188c:	mvn	r2, #0
   11890:	cmpeq	r0, r2
   11894:	ldrls	r3, [sp, #40]	; 0x28
   11898:	bls	118b0 <dcngettext@plt+0x8c0>
   1189c:	ldr	r2, [pc, #1932]	; 12030 <dcngettext@plt+0x1040>
   118a0:	mov	r3, #0
   118a4:	bl	28c80 <dcngettext@plt+0x17c90>
   118a8:	add	r3, r2, #999424	; 0xf4000
   118ac:	add	r3, r3, #576	; 0x240
   118b0:	mov	r2, #5
   118b4:	str	r2, [sp]
   118b8:	ldr	r1, [pc, #1908]	; 12034 <dcngettext@plt+0x1044>
   118bc:	ldr	r2, [pc, #1908]	; 12038 <dcngettext@plt+0x1048>
   118c0:	mov	r0, #0
   118c4:	bl	10ff0 <dcngettext@plt>
   118c8:	ldrd	r2, [sp, #40]	; 0x28
   118cc:	mov	r1, #0
   118d0:	strd	r2, [sp]
   118d4:	mov	r2, r0
   118d8:	mov	r0, r1
   118dc:	bl	10e70 <error@plt>
   118e0:	ldrd	r0, [sp, #72]	; 0x48
   118e4:	mov	r2, r0
   118e8:	mov	r3, r1
   118ec:	orrs	r3, r2, r3
   118f0:	beq	11950 <dcngettext@plt+0x960>
   118f4:	mov	r3, #0
   118f8:	cmp	r1, r3
   118fc:	mvn	r2, #0
   11900:	cmpeq	r0, r2
   11904:	ldrls	r3, [sp, #72]	; 0x48
   11908:	bls	11920 <dcngettext@plt+0x930>
   1190c:	ldr	r2, [pc, #1820]	; 12030 <dcngettext@plt+0x1040>
   11910:	mov	r3, #0
   11914:	bl	28c80 <dcngettext@plt+0x17c90>
   11918:	add	r3, r2, #999424	; 0xf4000
   1191c:	add	r3, r3, #576	; 0x240
   11920:	mov	r2, #5
   11924:	str	r2, [sp]
   11928:	ldr	r1, [pc, #1804]	; 1203c <dcngettext@plt+0x104c>
   1192c:	ldr	r2, [pc, #1804]	; 12040 <dcngettext@plt+0x1050>
   11930:	mov	r0, #0
   11934:	bl	10ff0 <dcngettext@plt>
   11938:	ldrd	r2, [sp, #72]	; 0x48
   1193c:	mov	r1, #0
   11940:	strd	r2, [sp]
   11944:	mov	r2, r0
   11948:	mov	r0, r1
   1194c:	bl	10e70 <error@plt>
   11950:	ldrd	r0, [sp, #80]	; 0x50
   11954:	mov	r2, r0
   11958:	mov	r3, r1
   1195c:	orrs	r3, r2, r3
   11960:	beq	119c0 <dcngettext@plt+0x9d0>
   11964:	mov	r3, #0
   11968:	cmp	r1, r3
   1196c:	mvn	r2, #0
   11970:	cmpeq	r0, r2
   11974:	ldrls	r3, [sp, #80]	; 0x50
   11978:	bls	11990 <dcngettext@plt+0x9a0>
   1197c:	ldr	r2, [pc, #1708]	; 12030 <dcngettext@plt+0x1040>
   11980:	mov	r3, #0
   11984:	bl	28c80 <dcngettext@plt+0x17c90>
   11988:	add	r3, r2, #999424	; 0xf4000
   1198c:	add	r3, r3, #576	; 0x240
   11990:	mov	r2, #5
   11994:	str	r2, [sp]
   11998:	ldr	r1, [pc, #1700]	; 12044 <dcngettext@plt+0x1054>
   1199c:	ldr	r2, [pc, #1700]	; 12048 <dcngettext@plt+0x1058>
   119a0:	mov	r0, #0
   119a4:	bl	10ff0 <dcngettext@plt>
   119a8:	ldrd	r2, [sp, #80]	; 0x50
   119ac:	mov	r1, #0
   119b0:	strd	r2, [sp]
   119b4:	mov	r2, r0
   119b8:	mov	r0, r1
   119bc:	bl	10e70 <error@plt>
   119c0:	ldrb	r5, [sl, #5]
   119c4:	ldr	r3, [sp, #96]	; 0x60
   119c8:	eor	r5, r5, #1
   119cc:	orr	r5, r3, r5
   119d0:	ands	r5, r5, #255	; 0xff
   119d4:	beq	11f24 <dcngettext@plt+0xf34>
   119d8:	ldr	r3, [sp, #96]	; 0x60
   119dc:	cmp	r3, #0
   119e0:	beq	11a14 <dcngettext@plt+0xa24>
   119e4:	ldrd	r2, [sp, #72]	; 0x48
   119e8:	ldrd	r0, [sp, #80]	; 0x50
   119ec:	orr	r2, r2, r0
   119f0:	orr	r3, r3, r1
   119f4:	orrs	r3, r2, r3
   119f8:	bne	11a14 <dcngettext@plt+0xa24>
   119fc:	ldrd	r2, [sp, #40]	; 0x28
   11a00:	ldrb	r4, [sl, #9]
   11a04:	mov	r1, r2
   11a08:	orrs	r3, r1, r3
   11a0c:	eor	r4, r4, #1
   11a10:	orreq	r4, r4, #1
   11a14:	and	r4, r4, #1
   11a18:	b	11bb8 <dcngettext@plt+0xbc8>
   11a1c:	ldr	r1, [pc, #1576]	; 1204c <dcngettext@plt+0x105c>
   11a20:	mov	r0, r5
   11a24:	bl	25830 <dcngettext@plt+0x14840>
   11a28:	subs	r9, r0, #0
   11a2c:	strne	r5, [sp, #68]	; 0x44
   11a30:	bne	113e0 <dcngettext@plt+0x3f0>
   11a34:	bl	10ef4 <__errno_location@plt>
   11a38:	mov	r2, r5
   11a3c:	mov	r1, #3
   11a40:	ldr	r4, [r0]
   11a44:	mov	r0, r9
   11a48:	bl	276fc <dcngettext@plt+0x1670c>
   11a4c:	mov	r1, r4
   11a50:	ldr	r2, [pc, #1492]	; 1202c <dcngettext@plt+0x103c>
   11a54:	mov	r3, r0
   11a58:	mov	r0, r9
   11a5c:	bl	10e70 <error@plt>
   11a60:	ldr	r4, [sp, #48]	; 0x30
   11a64:	b	11bb8 <dcngettext@plt+0xbc8>
   11a68:	ldrb	r3, [sl, #5]
   11a6c:	cmp	r3, #0
   11a70:	beq	11a80 <dcngettext@plt+0xa90>
   11a74:	ldrb	r3, [sp, #119]	; 0x77
   11a78:	cmp	r3, #0
   11a7c:	bne	117dc <dcngettext@plt+0x7ec>
   11a80:	ldr	r8, [sl]
   11a84:	lsrs	r8, r8, #1
   11a88:	beq	11df4 <dcngettext@plt+0xe04>
   11a8c:	bl	10ea0 <__ctype_tolower_loc@plt>
   11a90:	ldr	r3, [sp, #92]	; 0x5c
   11a94:	mov	r4, #0
   11a98:	mov	r2, r5
   11a9c:	sub	r1, r3, #1
   11aa0:	ldr	r0, [r0]
   11aa4:	b	11ad4 <dcngettext@plt+0xae4>
   11aa8:	and	r3, r3, #15
   11aac:	ldrb	ip, [r2, #1]
   11ab0:	add	r3, fp, r3
   11ab4:	ldrb	r3, [r3, #264]	; 0x108
   11ab8:	ldr	ip, [r0, ip, lsl #2]
   11abc:	cmp	ip, r3
   11ac0:	bne	11af0 <dcngettext@plt+0xb00>
   11ac4:	add	r4, r4, #1
   11ac8:	cmp	r8, r4
   11acc:	add	r2, r2, #2
   11ad0:	beq	11df4 <dcngettext@plt+0xe04>
   11ad4:	ldrb	r3, [r1, #1]!
   11ad8:	ldrb	lr, [r5, r4, lsl #1]
   11adc:	add	ip, fp, r3, lsr #4
   11ae0:	ldr	lr, [r0, lr, lsl #2]
   11ae4:	ldrb	ip, [ip, #264]	; 0x108
   11ae8:	cmp	lr, ip
   11aec:	beq	11aa8 <dcngettext@plt+0xab8>
   11af0:	cmp	r8, r4
   11af4:	beq	11df4 <dcngettext@plt+0xe04>
   11af8:	ldrd	r0, [sp, #80]	; 0x50
   11afc:	ldrb	r3, [sl, #6]
   11b00:	adds	r0, r0, #1
   11b04:	adc	r1, r1, #0
   11b08:	cmp	r3, #0
   11b0c:	strd	r0, [sp, #80]	; 0x50
   11b10:	bne	117dc <dcngettext@plt+0x7ec>
   11b14:	ldr	r3, [sp, #60]	; 0x3c
   11b18:	cmp	r3, #0
   11b1c:	beq	11efc <dcngettext@plt+0xf0c>
   11b20:	ldr	r3, [pc, #1164]	; 11fb4 <dcngettext@plt+0xfc4>
   11b24:	ldr	r0, [r3]
   11b28:	ldr	r3, [r0, #20]
   11b2c:	ldr	r2, [r0, #24]
   11b30:	cmp	r3, r2
   11b34:	addcc	r1, r3, #1
   11b38:	movcc	r2, #92	; 0x5c
   11b3c:	strcc	r1, [r0, #20]
   11b40:	strbcc	r2, [r3]
   11b44:	bcs	11f8c <dcngettext@plt+0xf9c>
   11b48:	ldr	r1, [sp, #88]	; 0x58
   11b4c:	mov	r0, r6
   11b50:	bl	122e0 <dcngettext@plt+0x12f0>
   11b54:	cmp	r8, r4
   11b58:	beq	11e38 <dcngettext@plt+0xe48>
   11b5c:	mov	r2, #5
   11b60:	ldr	r1, [pc, #1256]	; 12050 <dcngettext@plt+0x1060>
   11b64:	mov	r0, #0
   11b68:	b	117c8 <dcngettext@plt+0x7d8>
   11b6c:	cmp	r3, #0
   11b70:	beq	11bc8 <dcngettext@plt+0xbd8>
   11b74:	bl	25730 <dcngettext@plt+0x14740>
   11b78:	mov	r2, #5
   11b7c:	ldr	r1, [pc, #1232]	; 12054 <dcngettext@plt+0x1064>
   11b80:	mov	r0, #0
   11b84:	bl	10e04 <dcgettext@plt>
   11b88:	mov	r5, #0
   11b8c:	mov	r4, r0
   11b90:	ldr	r2, [sp, #68]	; 0x44
   11b94:	mov	r1, #3
   11b98:	mov	r0, #0
   11b9c:	bl	276fc <dcngettext@plt+0x1670c>
   11ba0:	mov	r2, r4
   11ba4:	mov	r1, r5
   11ba8:	mov	r3, r0
   11bac:	mov	r0, #0
   11bb0:	bl	10e70 <error@plt>
   11bb4:	ldr	r4, [sp, #48]	; 0x30
   11bb8:	ldr	r3, [sp, #52]	; 0x34
   11bbc:	and	r3, r3, r4
   11bc0:	str	r3, [sp, #52]	; 0x34
   11bc4:	b	11380 <dcngettext@plt+0x390>
   11bc8:	bl	10f9c <clearerr_unlocked@plt>
   11bcc:	b	11b78 <dcngettext@plt+0xb88>
   11bd0:	ldr	r3, [pc, #1036]	; 11fe4 <dcngettext@plt+0xff4>
   11bd4:	ldrb	r8, [r3]
   11bd8:	cmp	r8, #10
   11bdc:	beq	11eb4 <dcngettext@plt+0xec4>
   11be0:	ldr	r7, [sp, #28]
   11be4:	ldr	r3, [sp, #36]	; 0x24
   11be8:	cmp	r3, #0
   11bec:	bne	11e50 <dcngettext@plt+0xe60>
   11bf0:	ldr	r3, [sl]
   11bf4:	lsrs	r3, r3, #1
   11bf8:	beq	11c34 <dcngettext@plt+0xc44>
   11bfc:	add	r9, sp, #127	; 0x7f
   11c00:	mov	r4, #0
   11c04:	mov	r6, #1
   11c08:	ldrb	r2, [r9, #1]!
   11c0c:	ldr	r1, [pc, #1092]	; 12058 <dcngettext@plt+0x1068>
   11c10:	mov	r0, r6
   11c14:	bl	10f24 <__printf_chk@plt>
   11c18:	ldr	r3, [sl]
   11c1c:	add	r4, r4, #1
   11c20:	cmp	r4, r3, lsr #1
   11c24:	bcc	11c08 <dcngettext@plt+0xc18>
   11c28:	ldr	r3, [sp, #36]	; 0x24
   11c2c:	cmp	r3, #0
   11c30:	bne	11c90 <dcngettext@plt+0xca0>
   11c34:	ldr	r3, [pc, #888]	; 11fb4 <dcngettext@plt+0xfc4>
   11c38:	ldr	r0, [r3]
   11c3c:	ldr	r3, [r0, #20]
   11c40:	ldr	r2, [r0, #24]
   11c44:	cmp	r3, r2
   11c48:	addcc	r1, r3, #1
   11c4c:	movcc	r2, #32
   11c50:	strcc	r1, [r0, #20]
   11c54:	strbcc	r2, [r3]
   11c58:	bcs	11f18 <dcngettext@plt+0xf28>
   11c5c:	ldr	r3, [pc, #848]	; 11fb4 <dcngettext@plt+0xfc4>
   11c60:	ldr	r0, [r3]
   11c64:	ldr	r2, [r0, #24]
   11c68:	ldr	r3, [r0, #20]
   11c6c:	cmp	r3, r2
   11c70:	addcc	r2, r3, #1
   11c74:	strcc	r2, [r0, #20]
   11c78:	ldrbcc	r2, [sp, #104]	; 0x68
   11c7c:	strbcc	r2, [r3]
   11c80:	bcs	11f0c <dcngettext@plt+0xf1c>
   11c84:	mov	r1, r7
   11c88:	mov	r0, r5
   11c8c:	bl	122e0 <dcngettext@plt+0x12f0>
   11c90:	ldr	r3, [pc, #796]	; 11fb4 <dcngettext@plt+0xfc4>
   11c94:	ldr	r0, [r3]
   11c98:	ldr	r3, [r0, #20]
   11c9c:	ldr	r2, [r0, #24]
   11ca0:	cmp	r3, r2
   11ca4:	addcc	r2, r3, #1
   11ca8:	strcc	r2, [r0, #20]
   11cac:	ldrcc	r7, [sp, #52]	; 0x34
   11cb0:	strbcc	r8, [r3]
   11cb4:	bcc	11800 <dcngettext@plt+0x810>
   11cb8:	mov	r1, r8
   11cbc:	bl	10f6c <__overflow@plt>
   11cc0:	ldr	r7, [sp, #52]	; 0x34
   11cc4:	b	11800 <dcngettext@plt+0x810>
   11cc8:	mov	r6, r1
   11ccc:	b	114e0 <dcngettext@plt+0x4f0>
   11cd0:	ldrb	r3, [sl, #4]
   11cd4:	cmp	r3, #0
   11cd8:	bne	11d3c <dcngettext@plt+0xd4c>
   11cdc:	ldr	r3, [sp, #52]	; 0x34
   11ce0:	eor	r0, r3, #1
   11ce4:	uxtb	r0, r0
   11ce8:	add	sp, sp, #244	; 0xf4
   11cec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11cf0:	ldr	r3, [pc, #700]	; 11fb4 <dcngettext@plt+0xfc4>
   11cf4:	ldr	r0, [r3]
   11cf8:	ldr	r3, [r0, #20]
   11cfc:	ldr	r2, [r0, #24]
   11d00:	cmp	r3, r2
   11d04:	addcc	r1, r3, #1
   11d08:	movcc	r2, #92	; 0x5c
   11d0c:	strcc	r1, [r0, #20]
   11d10:	strbcc	r2, [r3]
   11d14:	bcc	117b0 <dcngettext@plt+0x7c0>
   11d18:	mov	r1, #92	; 0x5c
   11d1c:	bl	10f6c <__overflow@plt>
   11d20:	b	117b0 <dcngettext@plt+0x7c0>
   11d24:	ldr	r3, [pc, #696]	; 11fe4 <dcngettext@plt+0xff4>
   11d28:	ldr	r0, [r3, #4]
   11d2c:	cmp	r0, #1
   11d30:	strne	r2, [r3, #4]
   11d34:	addne	r1, r6, #2
   11d38:	b	116ec <dcngettext@plt+0x6fc>
   11d3c:	ldr	r3, [pc, #720]	; 12014 <dcngettext@plt+0x1024>
   11d40:	ldr	r0, [r3]
   11d44:	bl	25730 <dcngettext@plt+0x14740>
   11d48:	cmn	r0, #1
   11d4c:	bne	11cdc <dcngettext@plt+0xcec>
   11d50:	bl	10ef4 <__errno_location@plt>
   11d54:	mov	r2, #5
   11d58:	ldr	r1, [pc, #688]	; 12010 <dcngettext@plt+0x1020>
   11d5c:	ldr	r4, [r0]
   11d60:	mov	r0, #0
   11d64:	bl	10e04 <dcgettext@plt>
   11d68:	mov	r1, r4
   11d6c:	mov	r2, r0
   11d70:	mov	r0, #1
   11d74:	bl	10e70 <error@plt>
   11d78:	mov	r0, r3
   11d7c:	mov	r2, #5
   11d80:	ldr	r1, [pc, #724]	; 1205c <dcngettext@plt+0x106c>
   11d84:	mov	r6, r3
   11d88:	bl	10e04 <dcgettext@plt>
   11d8c:	ldr	r2, [sp, #68]	; 0x44
   11d90:	mov	r1, #3
   11d94:	mov	r5, r0
   11d98:	mov	r0, r6
   11d9c:	bl	276fc <dcngettext@plt+0x1670c>
   11da0:	mov	r2, r5
   11da4:	mov	r1, r6
   11da8:	mov	r3, r0
   11dac:	mov	r0, r6
   11db0:	bl	10e70 <error@plt>
   11db4:	b	11a14 <dcngettext@plt+0xa24>
   11db8:	mov	r0, r3
   11dbc:	mov	r2, #5
   11dc0:	ldr	r1, [pc, #664]	; 12060 <dcngettext@plt+0x1070>
   11dc4:	mov	r7, r3
   11dc8:	bl	10e04 <dcgettext@plt>
   11dcc:	ldr	r2, [sp, #68]	; 0x44
   11dd0:	mov	r1, #3
   11dd4:	mov	r4, r0
   11dd8:	mov	r0, r7
   11ddc:	bl	276fc <dcngettext@plt+0x1670c>
   11de0:	mov	r2, r4
   11de4:	mov	r1, r7
   11de8:	mov	r3, r0
   11dec:	mov	r0, #1
   11df0:	bl	10e70 <error@plt>
   11df4:	ldrb	r3, [sl, #6]
   11df8:	cmp	r3, #0
   11dfc:	str	r3, [sp, #96]	; 0x60
   11e00:	bne	117dc <dcngettext@plt+0x7ec>
   11e04:	ldrb	r3, [sl, #8]
   11e08:	mov	r4, r8
   11e0c:	cmp	r3, #0
   11e10:	str	r3, [sp, #96]	; 0x60
   11e14:	bne	117dc <dcngettext@plt+0x7ec>
   11e18:	ldr	r3, [sp, #60]	; 0x3c
   11e1c:	cmp	r3, #0
   11e20:	bne	11f98 <dcngettext@plt+0xfa8>
   11e24:	ldr	r1, [sp, #96]	; 0x60
   11e28:	mov	r0, r6
   11e2c:	bl	122e0 <dcngettext@plt+0x12f0>
   11e30:	ldr	r3, [sp, #100]	; 0x64
   11e34:	str	r3, [sp, #96]	; 0x60
   11e38:	ldrb	r0, [sl, #8]
   11e3c:	cmp	r0, #0
   11e40:	bne	117dc <dcngettext@plt+0x7ec>
   11e44:	mov	r2, #5
   11e48:	ldr	r1, [pc, #532]	; 12064 <dcngettext@plt+0x1074>
   11e4c:	b	117c8 <dcngettext@plt+0x7d8>
   11e50:	ldr	r3, [pc, #348]	; 11fb4 <dcngettext@plt+0xfc4>
   11e54:	mov	r2, #6
   11e58:	mov	r1, #1
   11e5c:	ldr	r3, [r3]
   11e60:	ldr	r0, [pc, #436]	; 1201c <dcngettext@plt+0x102c>
   11e64:	bl	10de0 <fwrite_unlocked@plt>
   11e68:	ldr	r3, [pc, #324]	; 11fb4 <dcngettext@plt+0xfc4>
   11e6c:	mov	r2, #2
   11e70:	mov	r1, #1
   11e74:	ldr	r3, [r3]
   11e78:	ldr	r0, [pc, #488]	; 12068 <dcngettext@plt+0x1078>
   11e7c:	bl	10de0 <fwrite_unlocked@plt>
   11e80:	mov	r1, r7
   11e84:	mov	r0, r5
   11e88:	bl	122e0 <dcngettext@plt+0x12f0>
   11e8c:	ldr	r3, [pc, #288]	; 11fb4 <dcngettext@plt+0xfc4>
   11e90:	mov	r2, #4
   11e94:	mov	r1, #1
   11e98:	ldr	r3, [r3]
   11e9c:	ldr	r0, [pc, #456]	; 1206c <dcngettext@plt+0x107c>
   11ea0:	bl	10de0 <fwrite_unlocked@plt>
   11ea4:	ldr	r3, [sl]
   11ea8:	lsrs	r3, r3, #1
   11eac:	bne	11bfc <dcngettext@plt+0xc0c>
   11eb0:	b	11c90 <dcngettext@plt+0xca0>
   11eb4:	mov	r1, #92	; 0x5c
   11eb8:	mov	r0, r5
   11ebc:	bl	10ee8 <strchr@plt>
   11ec0:	cmp	r0, #0
   11ec4:	beq	11f60 <dcngettext@plt+0xf70>
   11ec8:	ldr	r3, [pc, #228]	; 11fb4 <dcngettext@plt+0xfc4>
   11ecc:	ldr	r0, [r3]
   11ed0:	ldr	r3, [r0, #20]
   11ed4:	ldr	r2, [r0, #24]
   11ed8:	cmp	r3, r2
   11edc:	addcc	r1, r3, #1
   11ee0:	movcc	r2, #92	; 0x5c
   11ee4:	strcc	r1, [r0, #20]
   11ee8:	strbcc	r2, [r3]
   11eec:	bcc	11be4 <dcngettext@plt+0xbf4>
   11ef0:	mov	r1, #92	; 0x5c
   11ef4:	bl	10f6c <__overflow@plt>
   11ef8:	b	11be4 <dcngettext@plt+0xbf4>
   11efc:	ldr	r1, [sp, #60]	; 0x3c
   11f00:	mov	r0, r6
   11f04:	bl	122e0 <dcngettext@plt+0x12f0>
   11f08:	b	11b5c <dcngettext@plt+0xb6c>
   11f0c:	ldr	r1, [sp, #108]	; 0x6c
   11f10:	bl	10f6c <__overflow@plt>
   11f14:	b	11c84 <dcngettext@plt+0xc94>
   11f18:	mov	r1, #32
   11f1c:	bl	10f6c <__overflow@plt>
   11f20:	b	11c5c <dcngettext@plt+0xc6c>
   11f24:	mov	r2, #5
   11f28:	ldr	r1, [pc, #320]	; 12070 <dcngettext@plt+0x1080>
   11f2c:	mov	r0, r5
   11f30:	bl	10e04 <dcgettext@plt>
   11f34:	ldr	r2, [sp, #68]	; 0x44
   11f38:	mov	r1, #3
   11f3c:	mov	r6, r0
   11f40:	mov	r0, r5
   11f44:	bl	276fc <dcngettext@plt+0x1670c>
   11f48:	mov	r2, r6
   11f4c:	mov	r1, r5
   11f50:	mov	r3, r0
   11f54:	mov	r0, r5
   11f58:	bl	10e70 <error@plt>
   11f5c:	b	11a14 <dcngettext@plt+0xa24>
   11f60:	mov	r1, r8
   11f64:	mov	r0, r5
   11f68:	bl	10ee8 <strchr@plt>
   11f6c:	cmp	r0, #0
   11f70:	bne	11ec8 <dcngettext@plt+0xed8>
   11f74:	mov	r1, #13
   11f78:	mov	r0, r5
   11f7c:	bl	10ee8 <strchr@plt>
   11f80:	cmp	r0, #0
   11f84:	bne	11ec8 <dcngettext@plt+0xed8>
   11f88:	b	11be0 <dcngettext@plt+0xbf0>
   11f8c:	mov	r1, #92	; 0x5c
   11f90:	bl	10f6c <__overflow@plt>
   11f94:	b	11b48 <dcngettext@plt+0xb58>
   11f98:	ldr	r3, [sp, #100]	; 0x64
   11f9c:	str	r3, [sp, #96]	; 0x60
   11fa0:	b	11b20 <dcngettext@plt+0xb30>
   11fa4:	andeq	r9, r2, ip, asr #2
   11fa8:	andeq	r9, r2, r4, ror #12
   11fac:			; <UNDEFINED> instruction: 0x000295bc
   11fb0:	andeq	r2, r1, r8, ror #18
   11fb4:	andeq	fp, r3, ip, ror #2
   11fb8:			; <UNDEFINED> instruction: 0x00028eb4
   11fbc:	andeq	r9, r2, ip, lsr #13
   11fc0:	andeq	fp, r3, r4, ror r1
   11fc4:	andeq	r0, r0, r1, lsl #2
   11fc8:	andeq	r0, r0, r3, lsl #2
   11fcc:	andeq	r9, r2, ip, ror r6
   11fd0:	andeq	r9, r2, ip, lsl #13
   11fd4:	andeq	fp, r3, r4, lsl #2
   11fd8:	muleq	r2, ip, r6
   11fdc:	andeq	r8, r2, r8, lsr #31
   11fe0:			; <UNDEFINED> instruction: 0x000295b8
   11fe4:	strdeq	fp, [r3], -ip
   11fe8:			; <UNDEFINED> instruction: 0x000296b4
   11fec:	ldrdeq	r9, [r2], -r8
   11ff0:	andeq	r9, r2, r4, lsl r7
   11ff4:	andeq	r9, r2, r0, asr r7
   11ff8:	muleq	r2, ip, r7
   11ffc:	andeq	r9, r2, r4, ror #15
   12000:	andeq	r9, r2, r4, lsr #16
   12004:	andeq	r9, r2, r4, ror #16
   12008:	andeq	fp, r3, r8, asr r1
   1200c:	andeq	r8, r2, r0, lsr #31
   12010:	andeq	r9, r2, r4, ror #17
   12014:	andeq	fp, r3, r8, ror #2
   12018:	andeq	r8, r2, ip, ror lr
   1201c:	andeq	r9, r2, r8, lsr #32
   12020:	andeq	r9, r2, r0, lsl r9
   12024:	andeq	r9, r2, r0, asr #18
   12028:	andeq	r9, r2, r4, asr r9
   1202c:	ldrdeq	r9, [r2], -r4
   12030:	andeq	r4, pc, r0, asr #4
   12034:	ldrdeq	r9, [r2], -r8
   12038:	andeq	r9, r2, r8, lsr #19
   1203c:	andeq	r9, r2, r4, lsr sl
   12040:	andeq	r9, r2, r4, lsl #20
   12044:	muleq	r2, r0, sl
   12048:	andeq	r9, r2, r0, ror #20
   1204c:	andeq	r8, r2, r4, lsr #31
   12050:	andeq	r9, r2, ip, asr r9
   12054:	andeq	r9, r2, r8, ror #18
   12058:	andeq	r9, r2, r8, ror #21
   1205c:	andeq	r9, r2, r8, ror r9
   12060:	strdeq	r9, [r2], -r4
   12064:	andeq	r9, r2, r4, ror #18
   12068:	ldrdeq	r9, [r2], -ip
   1206c:	andeq	r9, r2, r0, ror #21
   12070:	andeq	r9, r2, r0, asr #21
   12074:	andeq	r9, r2, r4, lsr #17
   12078:	ldr	r1, [pc, #-12]	; 12074 <dcngettext@plt+0x1084>
   1207c:	mov	r2, #5
   12080:	mov	r0, #0
   12084:	bl	10e04 <dcgettext@plt>
   12088:	mov	r1, #0
   1208c:	mov	r2, r0
   12090:	mov	r0, r1
   12094:	bl	10e70 <error@plt>
   12098:	mov	r0, #1
   1209c:	bl	12568 <dcngettext@plt+0x1578>
   120a0:	mov	fp, #0
   120a4:	mov	lr, #0
   120a8:	pop	{r1}		; (ldr r1, [sp], #4)
   120ac:	mov	r2, sp
   120b0:	push	{r2}		; (str r2, [sp, #-4]!)
   120b4:	push	{r0}		; (str r0, [sp, #-4]!)
   120b8:	ldr	ip, [pc, #16]	; 120d0 <dcngettext@plt+0x10e0>
   120bc:	push	{ip}		; (str ip, [sp, #-4]!)
   120c0:	ldr	r0, [pc, #12]	; 120d4 <dcngettext@plt+0x10e4>
   120c4:	ldr	r3, [pc, #12]	; 120d8 <dcngettext@plt+0x10e8>
   120c8:	bl	10e88 <__libc_start_main@plt>
   120cc:	bl	10fd8 <abort@plt>
   120d0:	andeq	r8, r2, r4, asr lr
   120d4:	andeq	r1, r1, r0
   120d8:	strdeq	r8, [r2], -r4
   120dc:	ldr	r3, [pc, #20]	; 120f8 <dcngettext@plt+0x1108>
   120e0:	ldr	r2, [pc, #20]	; 120fc <dcngettext@plt+0x110c>
   120e4:	add	r3, pc, r3
   120e8:	ldr	r2, [r3, r2]
   120ec:	cmp	r2, #0
   120f0:	bxeq	lr
   120f4:	b	10eac <__gmon_start__@plt>
   120f8:	andeq	r8, r2, r4, lsl pc
   120fc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12100:	ldr	r3, [pc, #28]	; 12124 <dcngettext@plt+0x1134>
   12104:	ldr	r0, [pc, #28]	; 12128 <dcngettext@plt+0x1138>
   12108:	sub	r3, r3, r0
   1210c:	cmp	r3, #6
   12110:	bxls	lr
   12114:	ldr	r3, [pc, #16]	; 1212c <dcngettext@plt+0x113c>
   12118:	cmp	r3, #0
   1211c:	bxeq	lr
   12120:	bx	r3
   12124:	andeq	fp, r3, pc, asr #2
   12128:	andeq	fp, r3, ip, asr #2
   1212c:	andeq	r0, r0, r0
   12130:	ldr	r1, [pc, #36]	; 1215c <dcngettext@plt+0x116c>
   12134:	ldr	r0, [pc, #36]	; 12160 <dcngettext@plt+0x1170>
   12138:	sub	r1, r1, r0
   1213c:	asr	r1, r1, #2
   12140:	add	r1, r1, r1, lsr #31
   12144:	asrs	r1, r1, #1
   12148:	bxeq	lr
   1214c:	ldr	r3, [pc, #16]	; 12164 <dcngettext@plt+0x1174>
   12150:	cmp	r3, #0
   12154:	bxeq	lr
   12158:	bx	r3
   1215c:	andeq	fp, r3, ip, asr #2
   12160:	andeq	fp, r3, ip, asr #2
   12164:	andeq	r0, r0, r0
   12168:	push	{r4, lr}
   1216c:	ldr	r4, [pc, #24]	; 1218c <dcngettext@plt+0x119c>
   12170:	ldrb	r3, [r4]
   12174:	cmp	r3, #0
   12178:	popne	{r4, pc}
   1217c:	bl	12100 <dcngettext@plt+0x1110>
   12180:	mov	r3, #1
   12184:	strb	r3, [r4]
   12188:	pop	{r4, pc}
   1218c:	andeq	fp, r3, r0, ror r1
   12190:	ldr	r0, [pc, #40]	; 121c0 <dcngettext@plt+0x11d0>
   12194:	ldr	r3, [r0]
   12198:	cmp	r3, #0
   1219c:	bne	121a4 <dcngettext@plt+0x11b4>
   121a0:	b	12130 <dcngettext@plt+0x1140>
   121a4:	ldr	r3, [pc, #24]	; 121c4 <dcngettext@plt+0x11d4>
   121a8:	cmp	r3, #0
   121ac:	beq	121a0 <dcngettext@plt+0x11b0>
   121b0:	push	{r4, lr}
   121b4:	blx	r3
   121b8:	pop	{r4, lr}
   121bc:	b	12130 <dcngettext@plt+0x1140>
   121c0:	andeq	sl, r3, r4, lsl pc
   121c4:	andeq	r0, r0, r0
   121c8:	cmp	r1, #0
   121cc:	bxeq	lr
   121d0:	push	{r4, r5, r6, r7, lr}
   121d4:	mov	ip, r0
   121d8:	add	lr, r0, #1
   121dc:	mov	r3, #0
   121e0:	sub	r4, r1, #1
   121e4:	mov	r7, #10
   121e8:	mov	r6, #13
   121ec:	ldrb	r2, [r0, r3]
   121f0:	cmp	r2, #0
   121f4:	beq	12228 <dcngettext@plt+0x1238>
   121f8:	cmp	r2, #92	; 0x5c
   121fc:	bne	12230 <dcngettext@plt+0x1240>
   12200:	cmp	r4, r3
   12204:	beq	12228 <dcngettext@plt+0x1238>
   12208:	add	r3, r3, #1
   1220c:	ldrb	r2, [r0, r3]
   12210:	cmp	r2, #110	; 0x6e
   12214:	beq	12278 <dcngettext@plt+0x1288>
   12218:	cmp	r2, #114	; 0x72
   1221c:	beq	12260 <dcngettext@plt+0x1270>
   12220:	cmp	r2, #92	; 0x5c
   12224:	beq	1226c <dcngettext@plt+0x127c>
   12228:	mov	r0, #0
   1222c:	pop	{r4, r5, r6, r7, pc}
   12230:	mov	r5, lr
   12234:	strb	r2, [ip]
   12238:	add	r3, r3, #1
   1223c:	cmp	r1, r3
   12240:	add	lr, lr, #1
   12244:	add	ip, ip, #1
   12248:	bhi	121ec <dcngettext@plt+0x11fc>
   1224c:	add	r1, r0, r1
   12250:	cmp	r5, r1
   12254:	movcc	r3, #0
   12258:	strbcc	r3, [r5]
   1225c:	pop	{r4, r5, r6, r7, pc}
   12260:	strb	r6, [ip]
   12264:	mov	r5, lr
   12268:	b	12238 <dcngettext@plt+0x1248>
   1226c:	strb	r2, [ip]
   12270:	mov	r5, lr
   12274:	b	12238 <dcngettext@plt+0x1248>
   12278:	strb	r7, [ip]
   1227c:	mov	r5, lr
   12280:	b	12238 <dcngettext@plt+0x1248>
   12284:	ldr	r3, [pc, #80]	; 122dc <dcngettext@plt+0x12ec>
   12288:	push	{r4, r5, r6, lr}
   1228c:	mov	r5, r0
   12290:	ldr	r4, [r3]
   12294:	cmp	r4, #0
   12298:	beq	122cc <dcngettext@plt+0x12dc>
   1229c:	bl	10ec4 <__ctype_b_loc@plt>
   122a0:	mov	r3, r5
   122a4:	add	r1, r5, r4
   122a8:	ldr	ip, [r0]
   122ac:	ldrb	r2, [r3], #1
   122b0:	mov	r5, r3
   122b4:	lsl	r2, r2, #1
   122b8:	ldrh	r0, [ip, r2]
   122bc:	ands	r0, r0, #4096	; 0x1000
   122c0:	popeq	{r4, r5, r6, pc}
   122c4:	cmp	r1, r3
   122c8:	bne	122ac <dcngettext@plt+0x12bc>
   122cc:	ldrb	r0, [r5]
   122d0:	clz	r0, r0
   122d4:	lsr	r0, r0, #5
   122d8:	pop	{r4, r5, r6, pc}
   122dc:	andeq	fp, r3, r4, ror r1
   122e0:	cmp	r1, #0
   122e4:	beq	123b0 <dcngettext@plt+0x13c0>
   122e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   122ec:	mov	r4, r0
   122f0:	ldrb	r1, [r0]
   122f4:	cmp	r1, #0
   122f8:	beq	123c4 <dcngettext@plt+0x13d4>
   122fc:	ldr	r5, [pc, #196]	; 123c8 <dcngettext@plt+0x13d8>
   12300:	ldr	sl, [pc, #196]	; 123cc <dcngettext@plt+0x13dc>
   12304:	ldr	r9, [pc, #196]	; 123d0 <dcngettext@plt+0x13e0>
   12308:	ldr	r8, [pc, #196]	; 123d4 <dcngettext@plt+0x13e4>
   1230c:	mov	r7, #2
   12310:	mov	r6, #1
   12314:	b	12354 <dcngettext@plt+0x1364>
   12318:	cmp	r1, #92	; 0x5c
   1231c:	beq	12398 <dcngettext@plt+0x13a8>
   12320:	cmp	r1, #10
   12324:	beq	12380 <dcngettext@plt+0x1390>
   12328:	ldr	r0, [r5]
   1232c:	ldr	r3, [r0, #20]
   12330:	ldr	r2, [r0, #24]
   12334:	add	ip, r3, #1
   12338:	cmp	r3, r2
   1233c:	strcc	ip, [r0, #20]
   12340:	strbcc	r1, [r3]
   12344:	bcs	123bc <dcngettext@plt+0x13cc>
   12348:	ldrb	r1, [r4, #1]!
   1234c:	cmp	r1, #0
   12350:	beq	1237c <dcngettext@plt+0x138c>
   12354:	cmp	r1, #13
   12358:	bne	12318 <dcngettext@plt+0x1328>
   1235c:	mov	r1, r6
   12360:	ldr	r3, [r5]
   12364:	mov	r2, r7
   12368:	mov	r0, sl
   1236c:	bl	10de0 <fwrite_unlocked@plt>
   12370:	ldrb	r1, [r4, #1]!
   12374:	cmp	r1, #0
   12378:	bne	12354 <dcngettext@plt+0x1364>
   1237c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12380:	ldr	r3, [r5]
   12384:	mov	r2, r7
   12388:	mov	r1, r6
   1238c:	mov	r0, r8
   12390:	bl	10de0 <fwrite_unlocked@plt>
   12394:	b	12348 <dcngettext@plt+0x1358>
   12398:	ldr	r3, [r5]
   1239c:	mov	r2, r7
   123a0:	mov	r1, r6
   123a4:	mov	r0, r9
   123a8:	bl	10de0 <fwrite_unlocked@plt>
   123ac:	b	12348 <dcngettext@plt+0x1358>
   123b0:	ldr	r3, [pc, #16]	; 123c8 <dcngettext@plt+0x13d8>
   123b4:	ldr	r1, [r3]
   123b8:	b	10d68 <fputs_unlocked@plt>
   123bc:	bl	10f6c <__overflow@plt>
   123c0:	b	12348 <dcngettext@plt+0x1358>
   123c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   123c8:	andeq	fp, r3, ip, ror #2
   123cc:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   123d0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   123d4:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   123d8:	push	{r4, r5, r6, r7, r8, lr}
   123dc:	mov	r4, r1
   123e0:	ldr	r1, [pc, #364]	; 12554 <dcngettext@plt+0x1564>
   123e4:	mov	r5, r2
   123e8:	mov	r6, r0
   123ec:	bl	10d8c <strcmp@plt>
   123f0:	mov	r3, #0
   123f4:	strb	r3, [r5]
   123f8:	cmp	r0, r3
   123fc:	bne	124a8 <dcngettext@plt+0x14b8>
   12400:	ldr	r1, [pc, #336]	; 12558 <dcngettext@plt+0x1568>
   12404:	ldr	r3, [pc, #336]	; 1255c <dcngettext@plt+0x156c>
   12408:	mov	r2, #1
   1240c:	ldr	r5, [r1]
   12410:	mov	r1, #2
   12414:	mov	r0, r5
   12418:	strb	r2, [r3, #4]
   1241c:	bl	256fc <dcngettext@plt+0x1470c>
   12420:	mov	r1, r4
   12424:	mov	r0, r5
   12428:	bl	12b48 <dcngettext@plt+0x1b58>
   1242c:	subs	r4, r0, #0
   12430:	beq	1243c <dcngettext@plt+0x144c>
   12434:	bl	10ef4 <__errno_location@plt>
   12438:	ldr	r4, [r0]
   1243c:	mov	r0, r5
   12440:	bl	10f9c <clearerr_unlocked@plt>
   12444:	cmp	r4, #0
   12448:	bne	12478 <dcngettext@plt+0x1488>
   1244c:	mov	r4, #1
   12450:	mov	r0, r4
   12454:	pop	{r4, r5, r6, r7, r8, pc}
   12458:	bl	10ef4 <__errno_location@plt>
   1245c:	ldr	r4, [r0]
   12460:	mov	r0, r7
   12464:	bl	25730 <dcngettext@plt+0x14740>
   12468:	cmp	r0, #0
   1246c:	beq	12444 <dcngettext@plt+0x1454>
   12470:	cmp	r4, #0
   12474:	beq	124e8 <dcngettext@plt+0x14f8>
   12478:	mov	r2, r6
   1247c:	mov	r1, #3
   12480:	mov	r0, #0
   12484:	bl	276fc <dcngettext@plt+0x1670c>
   12488:	mov	r1, r4
   1248c:	ldr	r2, [pc, #204]	; 12560 <dcngettext@plt+0x1570>
   12490:	mov	r4, #0
   12494:	mov	r3, r0
   12498:	mov	r0, #0
   1249c:	bl	10e70 <error@plt>
   124a0:	mov	r0, r4
   124a4:	pop	{r4, r5, r6, r7, r8, pc}
   124a8:	ldr	r1, [pc, #180]	; 12564 <dcngettext@plt+0x1574>
   124ac:	mov	r0, r6
   124b0:	bl	25830 <dcngettext@plt+0x14840>
   124b4:	subs	r7, r0, #0
   124b8:	beq	124f4 <dcngettext@plt+0x1504>
   124bc:	mov	r1, #2
   124c0:	bl	256fc <dcngettext@plt+0x1470c>
   124c4:	mov	r1, r4
   124c8:	mov	r0, r7
   124cc:	bl	12b48 <dcngettext@plt+0x1b58>
   124d0:	cmp	r0, #0
   124d4:	bne	12458 <dcngettext@plt+0x1468>
   124d8:	mov	r0, r7
   124dc:	bl	25730 <dcngettext@plt+0x14740>
   124e0:	cmp	r0, #0
   124e4:	beq	1244c <dcngettext@plt+0x145c>
   124e8:	bl	10ef4 <__errno_location@plt>
   124ec:	ldr	r4, [r0]
   124f0:	b	12444 <dcngettext@plt+0x1454>
   124f4:	ldr	r3, [pc, #96]	; 1255c <dcngettext@plt+0x156c>
   124f8:	ldrb	r4, [r3, #5]
   124fc:	cmp	r4, #0
   12500:	beq	12548 <dcngettext@plt+0x1558>
   12504:	bl	10ef4 <__errno_location@plt>
   12508:	ldr	r7, [r0]
   1250c:	cmp	r7, #2
   12510:	moveq	r3, #1
   12514:	strbeq	r3, [r5]
   12518:	beq	12450 <dcngettext@plt+0x1460>
   1251c:	mov	r2, r6
   12520:	mov	r1, #3
   12524:	mov	r0, #0
   12528:	bl	276fc <dcngettext@plt+0x1670c>
   1252c:	mov	r1, r7
   12530:	ldr	r2, [pc, #40]	; 12560 <dcngettext@plt+0x1570>
   12534:	mov	r4, #0
   12538:	mov	r3, r0
   1253c:	mov	r0, #0
   12540:	bl	10e70 <error@plt>
   12544:	b	12450 <dcngettext@plt+0x1460>
   12548:	bl	10ef4 <__errno_location@plt>
   1254c:	ldr	r7, [r0]
   12550:	b	1251c <dcngettext@plt+0x152c>
   12554:	andeq	r8, r2, r0, lsr #31
   12558:	andeq	fp, r3, r8, ror #2
   1255c:	andeq	fp, r3, r4, ror r1
   12560:	ldrdeq	r9, [r2], -r4
   12564:	andeq	r8, r2, r4, lsr #31
   12568:	subs	r5, r0, #0
   1256c:	push	{r7, lr}
   12570:	sub	sp, sp, #56	; 0x38
   12574:	beq	125b0 <dcngettext@plt+0x15c0>
   12578:	ldr	r3, [pc, #848]	; 128d0 <dcngettext@plt+0x18e0>
   1257c:	mov	r2, #5
   12580:	ldr	r1, [pc, #844]	; 128d4 <dcngettext@plt+0x18e4>
   12584:	mov	r0, #0
   12588:	ldr	r4, [r3]
   1258c:	bl	10e04 <dcgettext@plt>
   12590:	ldr	r3, [pc, #832]	; 128d8 <dcngettext@plt+0x18e8>
   12594:	mov	r1, #1
   12598:	ldr	r3, [r3]
   1259c:	mov	r2, r0
   125a0:	mov	r0, r4
   125a4:	bl	10f3c <__fprintf_chk@plt>
   125a8:	mov	r0, r5
   125ac:	bl	10ed0 <exit@plt>
   125b0:	mov	r2, #5
   125b4:	ldr	r1, [pc, #800]	; 128dc <dcngettext@plt+0x18ec>
   125b8:	bl	10e04 <dcgettext@plt>
   125bc:	ldr	r3, [pc, #788]	; 128d8 <dcngettext@plt+0x18e8>
   125c0:	ldr	r7, [pc, #792]	; 128e0 <dcngettext@plt+0x18f0>
   125c4:	ldr	r4, [pc, #792]	; 128e4 <dcngettext@plt+0x18f4>
   125c8:	ldr	r2, [r3]
   125cc:	mov	r1, r0
   125d0:	mov	r0, #1
   125d4:	bl	10f24 <__printf_chk@plt>
   125d8:	mov	r2, #5
   125dc:	ldr	r1, [pc, #772]	; 128e8 <dcngettext@plt+0x18f8>
   125e0:	mov	r0, r5
   125e4:	bl	10e04 <dcgettext@plt>
   125e8:	mov	r3, #384	; 0x180
   125ec:	ldr	r2, [pc, #760]	; 128ec <dcngettext@plt+0x18fc>
   125f0:	mov	r1, r0
   125f4:	mov	r0, #1
   125f8:	bl	10f24 <__printf_chk@plt>
   125fc:	mov	r2, #5
   12600:	ldr	r1, [pc, #744]	; 128f0 <dcngettext@plt+0x1900>
   12604:	mov	r0, r5
   12608:	bl	10e04 <dcgettext@plt>
   1260c:	ldr	r1, [r7]
   12610:	bl	10d68 <fputs_unlocked@plt>
   12614:	mov	r2, #5
   12618:	ldr	r1, [pc, #724]	; 128f4 <dcngettext@plt+0x1904>
   1261c:	mov	r0, r5
   12620:	bl	10e04 <dcgettext@plt>
   12624:	ldr	r1, [r7]
   12628:	bl	10d68 <fputs_unlocked@plt>
   1262c:	mov	r2, #5
   12630:	ldr	r1, [pc, #704]	; 128f8 <dcngettext@plt+0x1908>
   12634:	mov	r0, r5
   12638:	bl	10e04 <dcgettext@plt>
   1263c:	ldr	r1, [r7]
   12640:	bl	10d68 <fputs_unlocked@plt>
   12644:	mov	r2, #5
   12648:	ldr	r1, [pc, #684]	; 128fc <dcngettext@plt+0x190c>
   1264c:	mov	r0, r5
   12650:	bl	10e04 <dcgettext@plt>
   12654:	ldr	r1, [r7]
   12658:	bl	10d68 <fputs_unlocked@plt>
   1265c:	mov	r2, #5
   12660:	ldr	r1, [pc, #664]	; 12900 <dcngettext@plt+0x1910>
   12664:	mov	r0, r5
   12668:	bl	10e04 <dcgettext@plt>
   1266c:	ldr	r1, [r7]
   12670:	bl	10d68 <fputs_unlocked@plt>
   12674:	mov	r2, #5
   12678:	ldr	r1, [pc, #644]	; 12904 <dcngettext@plt+0x1914>
   1267c:	mov	r0, r5
   12680:	bl	10e04 <dcgettext@plt>
   12684:	ldr	r1, [r7]
   12688:	bl	10d68 <fputs_unlocked@plt>
   1268c:	mov	r2, #5
   12690:	ldr	r1, [pc, #624]	; 12908 <dcngettext@plt+0x1918>
   12694:	mov	r0, r5
   12698:	bl	10e04 <dcgettext@plt>
   1269c:	ldr	r1, [r7]
   126a0:	bl	10d68 <fputs_unlocked@plt>
   126a4:	mov	r2, #5
   126a8:	ldr	r1, [pc, #604]	; 1290c <dcngettext@plt+0x191c>
   126ac:	mov	r0, r5
   126b0:	bl	10e04 <dcgettext@plt>
   126b4:	ldr	r1, [r7]
   126b8:	bl	10d68 <fputs_unlocked@plt>
   126bc:	mov	r2, #5
   126c0:	ldr	r1, [pc, #584]	; 12910 <dcngettext@plt+0x1920>
   126c4:	mov	r0, r5
   126c8:	bl	10e04 <dcgettext@plt>
   126cc:	ldr	r1, [r7]
   126d0:	bl	10d68 <fputs_unlocked@plt>
   126d4:	mov	r2, #5
   126d8:	ldr	r1, [pc, #564]	; 12914 <dcngettext@plt+0x1924>
   126dc:	mov	r0, r5
   126e0:	bl	10e04 <dcgettext@plt>
   126e4:	ldr	r2, [pc, #556]	; 12918 <dcngettext@plt+0x1928>
   126e8:	mov	r1, r0
   126ec:	mov	r0, #1
   126f0:	bl	10f24 <__printf_chk@plt>
   126f4:	mov	r2, #5
   126f8:	ldr	r1, [pc, #540]	; 1291c <dcngettext@plt+0x192c>
   126fc:	mov	r0, r5
   12700:	bl	10e04 <dcgettext@plt>
   12704:	ldr	r1, [r7]
   12708:	bl	10d68 <fputs_unlocked@plt>
   1270c:	ldm	r4!, {r0, r1, r2, r3}
   12710:	mov	lr, sp
   12714:	stmia	lr!, {r0, r1, r2, r3}
   12718:	ldm	r4!, {r0, r1, r2, r3}
   1271c:	ldr	ip, [sp]
   12720:	stmia	lr!, {r0, r1, r2, r3}
   12724:	cmp	ip, #0
   12728:	ldm	r4!, {r0, r1, r2, r3}
   1272c:	stmia	lr!, {r0, r1, r2, r3}
   12730:	ldm	r4, {r0, r1}
   12734:	moveq	r4, sp
   12738:	stm	lr, {r0, r1}
   1273c:	beq	1276c <dcngettext@plt+0x177c>
   12740:	ldr	r6, [pc, #472]	; 12920 <dcngettext@plt+0x1930>
   12744:	mov	r4, sp
   12748:	b	12758 <dcngettext@plt+0x1768>
   1274c:	ldr	ip, [r4, #8]!
   12750:	cmp	ip, #0
   12754:	beq	1276c <dcngettext@plt+0x177c>
   12758:	mov	r1, ip
   1275c:	mov	r0, r6
   12760:	bl	10d8c <strcmp@plt>
   12764:	cmp	r0, #0
   12768:	bne	1274c <dcngettext@plt+0x175c>
   1276c:	ldr	r4, [r4, #4]
   12770:	mov	r2, #5
   12774:	cmp	r4, #0
   12778:	ldr	r1, [pc, #420]	; 12924 <dcngettext@plt+0x1934>
   1277c:	beq	12824 <dcngettext@plt+0x1834>
   12780:	mov	r0, #0
   12784:	bl	10e04 <dcgettext@plt>
   12788:	ldr	r3, [pc, #408]	; 12928 <dcngettext@plt+0x1938>
   1278c:	ldr	r2, [pc, #408]	; 1292c <dcngettext@plt+0x193c>
   12790:	mov	r1, r0
   12794:	mov	r0, #1
   12798:	bl	10f24 <__printf_chk@plt>
   1279c:	mov	r1, #0
   127a0:	mov	r0, #5
   127a4:	bl	10f78 <setlocale@plt>
   127a8:	cmp	r0, #0
   127ac:	ldreq	r6, [pc, #364]	; 12920 <dcngettext@plt+0x1930>
   127b0:	beq	127cc <dcngettext@plt+0x17dc>
   127b4:	mov	r2, #3
   127b8:	ldr	r1, [pc, #368]	; 12930 <dcngettext@plt+0x1940>
   127bc:	bl	10fcc <strncmp@plt>
   127c0:	ldr	r6, [pc, #344]	; 12920 <dcngettext@plt+0x1930>
   127c4:	cmp	r0, #0
   127c8:	bne	128b4 <dcngettext@plt+0x18c4>
   127cc:	mov	r2, #5
   127d0:	ldr	r1, [pc, #348]	; 12934 <dcngettext@plt+0x1944>
   127d4:	mov	r0, #0
   127d8:	bl	10e04 <dcgettext@plt>
   127dc:	ldr	r3, [pc, #316]	; 12920 <dcngettext@plt+0x1930>
   127e0:	ldr	r2, [pc, #320]	; 12928 <dcngettext@plt+0x1938>
   127e4:	mov	r1, r0
   127e8:	mov	r0, #1
   127ec:	bl	10f24 <__printf_chk@plt>
   127f0:	mov	r2, #5
   127f4:	ldr	r1, [pc, #316]	; 12938 <dcngettext@plt+0x1948>
   127f8:	mov	r0, #0
   127fc:	bl	10e04 <dcgettext@plt>
   12800:	ldr	r2, [pc, #308]	; 1293c <dcngettext@plt+0x194c>
   12804:	cmp	r4, r6
   12808:	ldr	r3, [pc, #304]	; 12940 <dcngettext@plt+0x1950>
   1280c:	movne	r3, r2
   12810:	mov	r1, r0
   12814:	mov	r2, r4
   12818:	mov	r0, #1
   1281c:	bl	10f24 <__printf_chk@plt>
   12820:	b	125a8 <dcngettext@plt+0x15b8>
   12824:	mov	r0, r4
   12828:	bl	10e04 <dcgettext@plt>
   1282c:	ldr	r3, [pc, #244]	; 12928 <dcngettext@plt+0x1938>
   12830:	ldr	r2, [pc, #244]	; 1292c <dcngettext@plt+0x193c>
   12834:	mov	r1, r0
   12838:	mov	r0, #1
   1283c:	bl	10f24 <__printf_chk@plt>
   12840:	mov	r1, r4
   12844:	mov	r0, #5
   12848:	bl	10f78 <setlocale@plt>
   1284c:	cmp	r0, #0
   12850:	beq	12868 <dcngettext@plt+0x1878>
   12854:	mov	r2, #3
   12858:	ldr	r1, [pc, #208]	; 12930 <dcngettext@plt+0x1940>
   1285c:	bl	10fcc <strncmp@plt>
   12860:	cmp	r0, #0
   12864:	bne	128ac <dcngettext@plt+0x18bc>
   12868:	mov	r2, #5
   1286c:	ldr	r1, [pc, #192]	; 12934 <dcngettext@plt+0x1944>
   12870:	mov	r0, #0
   12874:	bl	10e04 <dcgettext@plt>
   12878:	ldr	r3, [pc, #160]	; 12920 <dcngettext@plt+0x1930>
   1287c:	ldr	r2, [pc, #164]	; 12928 <dcngettext@plt+0x1938>
   12880:	mov	r4, r3
   12884:	mov	r1, r0
   12888:	mov	r0, #1
   1288c:	bl	10f24 <__printf_chk@plt>
   12890:	ldr	r1, [pc, #160]	; 12938 <dcngettext@plt+0x1948>
   12894:	mov	r2, #5
   12898:	mov	r0, #0
   1289c:	bl	10e04 <dcgettext@plt>
   128a0:	ldr	r3, [pc, #152]	; 12940 <dcngettext@plt+0x1950>
   128a4:	mov	r1, r0
   128a8:	b	12814 <dcngettext@plt+0x1824>
   128ac:	ldr	r6, [pc, #108]	; 12920 <dcngettext@plt+0x1930>
   128b0:	mov	r4, r6
   128b4:	mov	r2, #5
   128b8:	ldr	r1, [pc, #132]	; 12944 <dcngettext@plt+0x1954>
   128bc:	mov	r0, #0
   128c0:	bl	10e04 <dcgettext@plt>
   128c4:	ldr	r1, [r7]
   128c8:	bl	10d68 <fputs_unlocked@plt>
   128cc:	b	127cc <dcngettext@plt+0x17dc>
   128d0:	andeq	fp, r3, r0, ror #2
   128d4:			; <UNDEFINED> instruction: 0x00028fb4
   128d8:	andeq	fp, r3, ip, lsl #3
   128dc:	ldrdeq	r8, [r2], -ip
   128e0:	andeq	fp, r3, ip, ror #2
   128e4:	andeq	r8, r2, ip, ror lr
   128e8:	andeq	r9, r2, r0
   128ec:	andeq	r9, r2, r8, lsr #32
   128f0:	andeq	r9, r2, r0, lsr r0
   128f4:	andeq	r9, r2, r8, rrx
   128f8:	muleq	r2, r8, r0
   128fc:	andeq	r9, r2, r0, ror #1
   12900:	andeq	r9, r2, r8, lsl r1
   12904:	andeq	r9, r2, r0, asr r1
   12908:	ldrdeq	r9, [r2], -r0
   1290c:	andeq	r9, r2, r8, lsl #7
   12910:			; <UNDEFINED> instruction: 0x000293b8
   12914:	strdeq	r9, [r2], -r0
   12918:	andeq	r9, r2, ip, lsl r4
   1291c:	andeq	r9, r2, r8, lsr #8
   12920:	andeq	r8, r2, r8, lsr #31
   12924:	andeq	r9, r2, r8, ror r5
   12928:	muleq	r2, r0, r5
   1292c:			; <UNDEFINED> instruction: 0x000295b8
   12930:	andeq	r9, r2, r8, asr #11
   12934:	andeq	r9, r2, r4, lsl r6
   12938:	andeq	r9, r2, r0, lsr r6
   1293c:	andeq	r9, r2, ip, asr #2
   12940:	strdeq	r9, [r2], -r8
   12944:	andeq	r9, r2, ip, asr #11
   12948:	ldr	r3, [pc, #4]	; 12954 <dcngettext@plt+0x1964>
   1294c:	str	r0, [r3]
   12950:	bx	lr
   12954:	andeq	fp, r3, r4, lsl #3
   12958:	ldr	r3, [pc, #4]	; 12964 <dcngettext@plt+0x1974>
   1295c:	strb	r0, [r3, #4]
   12960:	bx	lr
   12964:	andeq	fp, r3, r4, lsl #3
   12968:	ldr	r3, [pc, #192]	; 12a30 <dcngettext@plt+0x1a40>
   1296c:	push	{r4, r5, r6, lr}
   12970:	sub	sp, sp, #8
   12974:	ldr	r0, [r3]
   12978:	bl	2841c <dcngettext@plt+0x1742c>
   1297c:	cmp	r0, #0
   12980:	beq	129a4 <dcngettext@plt+0x19b4>
   12984:	ldr	r4, [pc, #168]	; 12a34 <dcngettext@plt+0x1a44>
   12988:	ldrb	r3, [r4, #4]
   1298c:	cmp	r3, #0
   12990:	beq	129c0 <dcngettext@plt+0x19d0>
   12994:	bl	10ef4 <__errno_location@plt>
   12998:	ldr	r3, [r0]
   1299c:	cmp	r3, #32
   129a0:	bne	129c0 <dcngettext@plt+0x19d0>
   129a4:	ldr	r3, [pc, #140]	; 12a38 <dcngettext@plt+0x1a48>
   129a8:	ldr	r0, [r3]
   129ac:	bl	2841c <dcngettext@plt+0x1742c>
   129b0:	cmp	r0, #0
   129b4:	bne	12a08 <dcngettext@plt+0x1a18>
   129b8:	add	sp, sp, #8
   129bc:	pop	{r4, r5, r6, pc}
   129c0:	mov	r2, #5
   129c4:	ldr	r1, [pc, #112]	; 12a3c <dcngettext@plt+0x1a4c>
   129c8:	mov	r0, #0
   129cc:	bl	10e04 <dcgettext@plt>
   129d0:	ldr	r4, [r4]
   129d4:	cmp	r4, #0
   129d8:	mov	r5, r0
   129dc:	beq	12a14 <dcngettext@plt+0x1a24>
   129e0:	bl	10ef4 <__errno_location@plt>
   129e4:	ldr	r6, [r0]
   129e8:	mov	r0, r4
   129ec:	bl	276e8 <dcngettext@plt+0x166f8>
   129f0:	mov	r1, r6
   129f4:	str	r5, [sp]
   129f8:	ldr	r2, [pc, #64]	; 12a40 <dcngettext@plt+0x1a50>
   129fc:	mov	r3, r0
   12a00:	mov	r0, #0
   12a04:	bl	10e70 <error@plt>
   12a08:	ldr	r3, [pc, #52]	; 12a44 <dcngettext@plt+0x1a54>
   12a0c:	ldr	r0, [r3]
   12a10:	bl	10dbc <_exit@plt>
   12a14:	bl	10ef4 <__errno_location@plt>
   12a18:	mov	r3, r5
   12a1c:	ldr	r2, [pc, #36]	; 12a48 <dcngettext@plt+0x1a58>
   12a20:	ldr	r1, [r0]
   12a24:	mov	r0, r4
   12a28:	bl	10e70 <error@plt>
   12a2c:	b	12a08 <dcngettext@plt+0x1a18>
   12a30:	andeq	fp, r3, ip, ror #2
   12a34:	andeq	fp, r3, r4, lsl #3
   12a38:	andeq	fp, r3, r0, ror #2
   12a3c:	andeq	r9, r2, r4, asr #23
   12a40:	ldrdeq	r9, [r2], -r0
   12a44:	andeq	fp, r3, r8, lsl #2
   12a48:	ldrdeq	r9, [r2], -r4
   12a4c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12a50:	mov	r5, r0
   12a54:	sub	sp, sp, #344	; 0x158
   12a58:	ldr	r0, [pc, #208]	; 12b30 <dcngettext@plt+0x1b40>
   12a5c:	mov	r9, r1
   12a60:	mov	r4, r2
   12a64:	mov	r8, r3
   12a68:	bl	28394 <dcngettext@plt+0x173a4>
   12a6c:	subs	r6, r0, #0
   12a70:	moveq	r0, #1
   12a74:	beq	12ae4 <dcngettext@plt+0x1af4>
   12a78:	mov	r0, sp
   12a7c:	blx	r4
   12a80:	mov	r7, #1
   12a84:	mov	sl, #32768	; 0x8000
   12a88:	mov	r4, #0
   12a8c:	b	12aa8 <dcngettext@plt+0x1ab8>
   12a90:	bl	10fc0 <fread_unlocked@plt>
   12a94:	add	r4, r4, r0
   12a98:	cmp	r4, #32768	; 0x8000
   12a9c:	beq	12aec <dcngettext@plt+0x1afc>
   12aa0:	cmp	r0, #0
   12aa4:	beq	12b00 <dcngettext@plt+0x1b10>
   12aa8:	ldr	ip, [r5]
   12aac:	rsb	r2, r4, #32768	; 0x8000
   12ab0:	tst	ip, #16
   12ab4:	add	r0, r6, r4
   12ab8:	mov	r3, r5
   12abc:	mov	r1, r7
   12ac0:	beq	12a90 <dcngettext@plt+0x1aa0>
   12ac4:	cmp	r4, #0
   12ac8:	bne	12b1c <dcngettext@plt+0x1b2c>
   12acc:	mov	r1, r9
   12ad0:	mov	r0, sp
   12ad4:	blx	r8
   12ad8:	mov	r0, r6
   12adc:	bl	258c8 <dcngettext@plt+0x148d8>
   12ae0:	mov	r0, #0
   12ae4:	add	sp, sp, #344	; 0x158
   12ae8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12aec:	mov	r2, sp
   12af0:	mov	r1, sl
   12af4:	mov	r0, r6
   12af8:	bl	12da0 <dcngettext@plt+0x1db0>
   12afc:	b	12a88 <dcngettext@plt+0x1a98>
   12b00:	ldr	r3, [r5]
   12b04:	tst	r3, #32
   12b08:	beq	12ac4 <dcngettext@plt+0x1ad4>
   12b0c:	mov	r0, r6
   12b10:	bl	258c8 <dcngettext@plt+0x148d8>
   12b14:	mov	r0, #1
   12b18:	b	12ae4 <dcngettext@plt+0x1af4>
   12b1c:	mov	r1, r4
   12b20:	mov	r2, sp
   12b24:	mov	r0, r6
   12b28:	bl	2539c <dcngettext@plt+0x143ac>
   12b2c:	b	12acc <dcngettext@plt+0x1adc>
   12b30:	andeq	r8, r0, r8, asr #32
   12b34:	ldr	r3, [pc, #4]	; 12b40 <dcngettext@plt+0x1b50>
   12b38:	ldr	r2, [pc, #4]	; 12b44 <dcngettext@plt+0x1b54>
   12b3c:	b	12a4c <dcngettext@plt+0x1a5c>
   12b40:	andeq	r5, r2, ip, asr r3
   12b44:	andeq	r2, r1, r0, ror #22
   12b48:	ldr	r3, [pc, #4]	; 12b54 <dcngettext@plt+0x1b64>
   12b4c:	ldr	r2, [pc, #4]	; 12b58 <dcngettext@plt+0x1b68>
   12b50:	b	12a4c <dcngettext@plt+0x1a5c>
   12b54:	andeq	r5, r2, ip, ror r3
   12b58:	andeq	r2, r1, r8, lsr #24
   12b5c:	andeq	r0, r0, r0
   12b60:	push	{r4, r5, r6, r7, r8, r9}
   12b64:	mov	r1, #0
   12b68:	add	r7, pc, #120	; 0x78
   12b6c:	ldrd	r6, [r7]
   12b70:	add	r5, pc, #120	; 0x78
   12b74:	ldrd	r4, [r5]
   12b78:	add	r3, pc, #120	; 0x78
   12b7c:	ldrd	r2, [r3]
   12b80:	add	r9, pc, #120	; 0x78
   12b84:	ldrd	r8, [r9]
   12b88:	strd	r6, [r0]
   12b8c:	add	r7, pc, #116	; 0x74
   12b90:	ldrd	r6, [r7]
   12b94:	strd	r4, [r0, #8]
   12b98:	strd	r2, [r0, #16]
   12b9c:	add	r5, pc, #108	; 0x6c
   12ba0:	ldrd	r4, [r5]
   12ba4:	add	r3, pc, #108	; 0x6c
   12ba8:	ldrd	r2, [r3]
   12bac:	strd	r8, [r0, #24]
   12bb0:	add	r9, pc, #104	; 0x68
   12bb4:	ldrd	r8, [r9]
   12bb8:	strd	r6, [r0, #32]
   12bbc:	mov	r6, #0
   12bc0:	mov	r7, #0
   12bc4:	strd	r4, [r0, #40]	; 0x28
   12bc8:	strd	r8, [r0, #56]	; 0x38
   12bcc:	strd	r6, [r0, #72]	; 0x48
   12bd0:	strd	r6, [r0, #64]	; 0x40
   12bd4:	strd	r2, [r0, #48]	; 0x30
   12bd8:	str	r1, [r0, #80]	; 0x50
   12bdc:	pop	{r4, r5, r6, r7, r8, r9}
   12be0:	bx	lr
   12be4:	nop			; (mov r0, r0)
   12be8:	vtbl.8	d12, {d12-d13}, d8
   12bec:	bvs	28c590 <stdout@@GLIBC_2.4+0x251424>
   12bf0:	strbhi	sl, [sl], #1851	; 0x73b
   12bf4:	bllt	19fe610 <stdout@@GLIBC_2.4+0x19c34a4>
   12bf8:	vcmla.f32	d15, d4, d27[0], #90
   12bfc:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   12c00:	svcpl	0x001d36f1
   12c04:	strbge	pc, [pc, #-1338]	; 126d2 <dcngettext@plt+0x16e2>	; <UNPREDICTABLE>
   12c08:	sfmge	f0, 3, [r6, #836]!	; 0x344
   12c0c:	tstpl	lr, pc, ror r2
   12c10:	blcs	fadc94 <stdout@@GLIBC_2.4+0xf72b28>
   12c14:	blls	16ce4c <stdout@@GLIBC_2.4+0x131ce0>
   12c18:	blx	10821ce <stdout@@GLIBC_2.4+0x1047062>
   12c1c:	svcne	0x0083d9ab
   12c20:	cmnne	lr, #1073741854	; 0x4000001e
   12c24:	blpl	ff846090 <stdout@@GLIBC_2.4+0xff80af24>
   12c28:	push	{r4, r5, r6, r7, r8, r9}
   12c2c:	mov	r1, #0
   12c30:	add	r7, pc, #120	; 0x78
   12c34:	ldrd	r6, [r7]
   12c38:	add	r5, pc, #120	; 0x78
   12c3c:	ldrd	r4, [r5]
   12c40:	add	r3, pc, #120	; 0x78
   12c44:	ldrd	r2, [r3]
   12c48:	add	r9, pc, #120	; 0x78
   12c4c:	ldrd	r8, [r9]
   12c50:	strd	r6, [r0]
   12c54:	add	r7, pc, #116	; 0x74
   12c58:	ldrd	r6, [r7]
   12c5c:	strd	r4, [r0, #8]
   12c60:	strd	r2, [r0, #16]
   12c64:	add	r5, pc, #108	; 0x6c
   12c68:	ldrd	r4, [r5]
   12c6c:	add	r3, pc, #108	; 0x6c
   12c70:	ldrd	r2, [r3]
   12c74:	strd	r8, [r0, #24]
   12c78:	add	r9, pc, #104	; 0x68
   12c7c:	ldrd	r8, [r9]
   12c80:	strd	r6, [r0, #32]
   12c84:	mov	r6, #0
   12c88:	mov	r7, #0
   12c8c:	strd	r4, [r0, #40]	; 0x28
   12c90:	strd	r8, [r0, #56]	; 0x38
   12c94:	strd	r6, [r0, #72]	; 0x48
   12c98:	strd	r6, [r0, #64]	; 0x40
   12c9c:	strd	r2, [r0, #48]	; 0x30
   12ca0:	str	r1, [r0, #80]	; 0x50
   12ca4:	pop	{r4, r5, r6, r7, r8, r9}
   12ca8:	bx	lr
   12cac:	nop			; (mov r0, r0)
   12cb0:	ldrdgt	r9, [r5, -r8]
   12cb4:	blgt	feefa230 <stdout@@GLIBC_2.4+0xfeebf0c4>
   12cb8:	ldrbtcc	sp, [ip], -r7, lsl #10
   12cbc:	addsvs	r2, sl, #688128	; 0xa8000
   12cc0:	rsbscc	sp, r0, r7, lsl sp
   12cc4:	cmpls	r9, sl, asr r1
   12cc8:			; <UNDEFINED> instruction: 0xf70e5939
   12ccc:	strne	lr, [pc, #-3288]!	; 11ffc <dcngettext@plt+0x100c>
   12cd0:			; <UNDEFINED> instruction: 0xffc00b31
   12cd4:	ldrvs	r2, [r3, -r7, ror #12]!
   12cd8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   12cdc:			; <UNDEFINED> instruction: 0x8eb44a87
   12ce0:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   12ce4:	blle	31e520 <stdout@@GLIBC_2.4+0x2e33b4>
   12ce8:	cdplt	15, 15, cr4, cr10, cr4, {5}
   12cec:			; <UNDEFINED> instruction: 0x47b5481d
   12cf0:	push	{r4, r5, lr}
   12cf4:	sub	ip, r0, #8
   12cf8:	sub	sp, sp, #12
   12cfc:	mov	r5, r1
   12d00:	add	r4, r0, #56	; 0x38
   12d04:	mov	r2, r1
   12d08:	ldr	lr, [ip, #8]!
   12d0c:	mov	r3, sp
   12d10:	rev	lr, lr
   12d14:	ldr	r1, [ip, #4]
   12d18:	str	lr, [sp, #4]
   12d1c:	rev	r1, r1
   12d20:	str	r1, [sp]
   12d24:	ldm	r3!, {r0, r1}
   12d28:	cmp	ip, r4
   12d2c:	add	r2, r2, #8
   12d30:	str	r0, [r2, #-8]
   12d34:	str	r1, [r2, #-4]
   12d38:	bne	12d08 <dcngettext@plt+0x1d18>
   12d3c:	mov	r0, r5
   12d40:	add	sp, sp, #12
   12d44:	pop	{r4, r5, pc}
   12d48:	push	{r4, r5, lr}
   12d4c:	sub	ip, r0, #8
   12d50:	sub	sp, sp, #12
   12d54:	mov	r5, r1
   12d58:	add	r4, r0, #40	; 0x28
   12d5c:	mov	r2, r1
   12d60:	ldr	lr, [ip, #8]!
   12d64:	mov	r3, sp
   12d68:	rev	lr, lr
   12d6c:	ldr	r1, [ip, #4]
   12d70:	str	lr, [sp, #4]
   12d74:	rev	r1, r1
   12d78:	str	r1, [sp]
   12d7c:	ldm	r3!, {r0, r1}
   12d80:	cmp	ip, r4
   12d84:	add	r2, r2, #8
   12d88:	str	r0, [r2, #-8]
   12d8c:	str	r1, [r2, #-4]
   12d90:	bne	12d60 <dcngettext@plt+0x1d70>
   12d94:	mov	r0, r5
   12d98:	add	sp, sp, #12
   12d9c:	pop	{r4, r5, pc}
   12da0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12da4:	sub	sp, sp, #7296	; 0x1c80
   12da8:	sub	sp, sp, #52	; 0x34
   12dac:	add	r3, sp, #7168	; 0x1c00
   12db0:	add	r3, r3, #44	; 0x2c
   12db4:	mov	lr, r2
   12db8:	str	r2, [r3]
   12dbc:	ldrd	r2, [r2, #64]	; 0x40
   12dc0:	mov	r5, #0
   12dc4:	ldrd	r6, [lr, #72]	; 0x48
   12dc8:	adds	r2, r2, r1
   12dcc:	adc	r3, r3, r5
   12dd0:	cmp	r5, r3
   12dd4:	cmpeq	r1, r2
   12dd8:	ldrd	r8, [lr, #24]
   12ddc:	mov	ip, lr
   12de0:	movhi	ip, #1
   12de4:	movls	ip, #0
   12de8:	adds	r6, r6, ip
   12dec:	add	r4, sp, #7168	; 0x1c00
   12df0:	adc	r7, r7, #0
   12df4:	add	r4, r4, #40	; 0x28
   12df8:	bic	r1, r1, #7
   12dfc:	strd	r2, [lr, #64]	; 0x40
   12e00:	strd	r8, [sp, #16]
   12e04:	ldrd	r2, [lr]
   12e08:	ldrd	r8, [lr, #40]	; 0x28
   12e0c:	add	r1, r0, r1
   12e10:	ldrd	sl, [lr, #32]
   12e14:	str	r1, [r4]
   12e18:	strd	r6, [lr, #72]	; 0x48
   12e1c:	ldrd	r4, [lr, #8]
   12e20:	ldrd	r6, [lr, #16]
   12e24:	strd	r2, [sp, #8]
   12e28:	mov	r2, r8
   12e2c:	mov	r3, r9
   12e30:	cmp	r0, r1
   12e34:	strd	sl, [sp, #24]
   12e38:	strd	r4, [sp, #40]	; 0x28
   12e3c:	strd	r6, [sp, #64]	; 0x40
   12e40:	strd	r2, [sp, #48]	; 0x30
   12e44:	ldrd	sl, [lr, #48]	; 0x30
   12e48:	ldrd	r8, [lr, #56]	; 0x38
   12e4c:	bcs	25244 <dcngettext@plt+0x14254>
   12e50:	add	r1, sp, #7168	; 0x1c00
   12e54:	add	r1, r1, #32
   12e58:	strd	r8, [r1]
   12e5c:	add	r1, sp, #7168	; 0x1c00
   12e60:	add	r1, r1, #24
   12e64:	strd	sl, [r1]
   12e68:	add	r1, sp, #7168	; 0x1c00
   12e6c:	add	r1, r1, #16
   12e70:	str	r0, [sp, #1260]	; 0x4ec
   12e74:	strd	r2, [r1]
   12e78:	ldrd	r0, [sp, #24]
   12e7c:	add	r3, sp, #1280	; 0x500
   12e80:	strd	sl, [sp, #32]
   12e84:	strd	r0, [r3]
   12e88:	ldrd	r0, [sp, #16]
   12e8c:	add	r3, sp, #1264	; 0x4f0
   12e90:	add	r3, r3, #8
   12e94:	strd	r0, [r3]
   12e98:	add	r3, sp, #1264	; 0x4f0
   12e9c:	add	r1, sp, #7168	; 0x1c00
   12ea0:	strd	r6, [r3]
   12ea4:	add	r3, sp, #1248	; 0x4e0
   12ea8:	add	r1, r1, #8
   12eac:	strd	r4, [r3]
   12eb0:	ldrd	r2, [sp, #8]
   12eb4:	strd	r2, [r1]
   12eb8:	ldr	r1, [sp, #1260]	; 0x4ec
   12ebc:	add	r3, sp, #7168	; 0x1c00
   12ec0:	ldrd	r6, [sp, #8]
   12ec4:	ldrd	sl, [sp, #32]
   12ec8:	sub	r2, r1, #8
   12ecc:	add	r3, r3, #48	; 0x30
   12ed0:	add	ip, r1, #120	; 0x78
   12ed4:	ldr	r0, [r2, #8]!
   12ed8:	add	r3, r3, #8
   12edc:	rev	r0, r0
   12ee0:	ldr	r1, [r2, #4]
   12ee4:	cmp	ip, r2
   12ee8:	rev	r1, r1
   12eec:	str	r0, [r3, #-4]
   12ef0:	str	r1, [r3, #-8]
   12ef4:	bne	12ed4 <dcngettext@plt+0x1ee4>
   12ef8:	mov	r4, r6
   12efc:	mov	r5, r7
   12f00:	ldrd	r6, [sp, #24]
   12f04:	strd	r4, [sp, #8]
   12f08:	lsr	r0, r4, #28
   12f0c:	lsr	r2, r6, #14
   12f10:	orr	r2, r2, r7, lsl #18
   12f14:	str	r2, [sp, #1288]	; 0x508
   12f18:	lsr	r2, r7, #18
   12f1c:	orr	r2, r2, r6, lsl #14
   12f20:	lsr	r3, r6, #18
   12f24:	orr	r3, r3, r7, lsl #14
   12f28:	str	r2, [sp, #1300]	; 0x514
   12f2c:	add	r2, sp, #1280	; 0x500
   12f30:	str	r3, [sp, #1296]	; 0x510
   12f34:	lsr	r1, r7, #14
   12f38:	lsl	r3, r7, #23
   12f3c:	add	r2, r2, #8
   12f40:	orr	r1, r1, r6, lsl #18
   12f44:	orr	r3, r3, r6, lsr #9
   12f48:	str	r1, [sp, #1292]	; 0x50c
   12f4c:	str	r3, [sp, #1308]	; 0x51c
   12f50:	lsl	r1, r5, #30
   12f54:	lsl	r3, r6, #23
   12f58:	ldrd	r4, [r2]
   12f5c:	add	r2, sp, #1296	; 0x510
   12f60:	orr	r3, r3, r7, lsr #9
   12f64:	strd	sl, [sp, #32]
   12f68:	str	r3, [sp, #1304]	; 0x518
   12f6c:	ldrd	sl, [r2]
   12f70:	add	r3, sp, #7168	; 0x1c00
   12f74:	add	r3, r3, #48	; 0x30
   12f78:	eor	r4, r4, sl
   12f7c:	eor	r5, r5, fp
   12f80:	ldrd	r2, [r3]
   12f84:	add	fp, pc, #868	; 0x364
   12f88:	ldrd	sl, [fp]
   12f8c:	add	lr, sp, #1296	; 0x510
   12f90:	add	lr, lr, #8
   12f94:	adds	r2, r2, sl
   12f98:	adc	r3, r3, fp
   12f9c:	ldrd	sl, [sp, #32]
   12fa0:	strd	r2, [sp, #24]
   12fa4:	ldrd	r2, [sp, #48]	; 0x30
   12fa8:	eor	sl, sl, r2
   12fac:	eor	fp, fp, r3
   12fb0:	mov	r2, sl
   12fb4:	mov	r3, fp
   12fb8:	ldrd	sl, [sp, #8]
   12fbc:	orr	r0, r0, fp, lsl #4
   12fc0:	orr	r1, r1, sl, lsr #2
   12fc4:	str	r0, [sp, #1312]	; 0x520
   12fc8:	str	r1, [sp, #1324]	; 0x52c
   12fcc:	lsr	ip, fp, #28
   12fd0:	lsl	r0, sl, #30
   12fd4:	lsl	r1, fp, #25
   12fd8:	ldrd	sl, [lr]
   12fdc:	eor	sl, sl, r4
   12fe0:	eor	fp, fp, r5
   12fe4:	ldrd	r4, [sp, #24]
   12fe8:	strd	r6, [sp, #24]
   12fec:	adds	r4, r4, r8
   12ff0:	adc	r5, r5, r9
   12ff4:	mov	r8, r4
   12ff8:	mov	r9, r5
   12ffc:	mov	r4, r6
   13000:	mov	r5, r7
   13004:	adds	sl, sl, r8
   13008:	and	r4, r4, r2
   1300c:	and	r5, r5, r3
   13010:	mov	r2, r4
   13014:	mov	r3, r5
   13018:	adc	fp, fp, r9
   1301c:	ldrd	r4, [sp, #8]
   13020:	mov	r8, sl
   13024:	mov	r9, fp
   13028:	ldrd	sl, [sp, #32]
   1302c:	ldrd	r6, [sp, #40]	; 0x28
   13030:	orr	r1, r1, r4, lsr #7
   13034:	mov	lr, r4
   13038:	orr	r0, r0, r5, lsr #2
   1303c:	eor	fp, fp, r3
   13040:	str	r1, [sp, #1332]	; 0x534
   13044:	add	r3, sp, #1312	; 0x520
   13048:	mov	r1, r5
   1304c:	orr	ip, ip, r4, lsl #4
   13050:	str	r0, [sp, #1320]	; 0x528
   13054:	orr	r1, r1, r7
   13058:	orr	r0, lr, r6
   1305c:	str	ip, [sp, #1316]	; 0x524
   13060:	mov	r5, r1
   13064:	lsl	ip, r4, #25
   13068:	mov	r4, r0
   1306c:	ldrd	r0, [r3]
   13070:	add	r3, sp, #1312	; 0x520
   13074:	eor	sl, sl, r2
   13078:	add	r3, r3, #8
   1307c:	strd	sl, [sp, #56]	; 0x38
   13080:	ldrd	sl, [r3]
   13084:	eor	r0, r0, sl
   13088:	eor	r1, r1, fp
   1308c:	ldrd	sl, [sp, #8]
   13090:	orr	r3, ip, fp, lsr #7
   13094:	str	r3, [sp, #1328]	; 0x530
   13098:	ldrd	r2, [sp, #64]	; 0x40
   1309c:	and	r2, r2, r4
   130a0:	and	r3, r3, r5
   130a4:	mov	r4, r2
   130a8:	mov	r5, r3
   130ac:	mov	r2, sl
   130b0:	mov	r3, fp
   130b4:	and	r2, r2, r6
   130b8:	and	r3, r3, r7
   130bc:	mov	r6, r2
   130c0:	mov	r7, r3
   130c4:	ldrd	r2, [sp, #56]	; 0x38
   130c8:	adds	r2, r2, r8
   130cc:	adc	r3, r3, r9
   130d0:	mov	r9, r3
   130d4:	add	r3, sp, #1328	; 0x530
   130d8:	mov	r8, r2
   130dc:	ldrd	sl, [r3]
   130e0:	orr	r2, r6, r4
   130e4:	orr	r3, r7, r5
   130e8:	mov	r4, r2
   130ec:	mov	r5, r3
   130f0:	ldrd	r2, [sp, #16]
   130f4:	eor	sl, sl, r0
   130f8:	eor	fp, fp, r1
   130fc:	adds	r2, r2, r8
   13100:	adc	r3, r3, r9
   13104:	adds	r0, sl, r4
   13108:	adc	r1, fp, r5
   1310c:	adds	r4, r8, r0
   13110:	mov	r8, r2
   13114:	adc	r5, r9, r1
   13118:	mov	r9, r3
   1311c:	lsr	r3, r8, #18
   13120:	mov	sl, r4
   13124:	orr	r3, r3, r9, lsl #14
   13128:	lsr	r2, r2, #14
   1312c:	mov	fp, r5
   13130:	ldrd	r6, [sp, #48]	; 0x30
   13134:	orr	r1, r2, r9, lsl #18
   13138:	lsr	r4, r9, #14
   1313c:	str	r3, [sp, #1344]	; 0x540
   13140:	ldrd	r2, [sp, #24]
   13144:	str	r1, [sp, #1336]	; 0x538
   13148:	lsr	r0, sl, #28
   1314c:	lsl	r1, r5, #30
   13150:	orr	r5, r4, r8, lsl #18
   13154:	strd	sl, [sp, #16]
   13158:	str	r5, [sp, #1340]	; 0x53c
   1315c:	orr	r0, r0, fp, lsl #4
   13160:	orr	r1, r1, sl, lsr #2
   13164:	lsr	lr, r9, #18
   13168:	lsl	ip, r9, #23
   1316c:	lsl	r5, r8, #23
   13170:	eor	r3, r3, r7
   13174:	orr	lr, lr, r8, lsl #14
   13178:	orr	ip, ip, r8, lsr #9
   1317c:	str	r0, [sp, #1360]	; 0x550
   13180:	str	r1, [sp, #1372]	; 0x55c
   13184:	orr	r5, r5, r9, lsr #9
   13188:	mov	r0, r8
   1318c:	mov	r1, r9
   13190:	strd	r8, [sp, #56]	; 0x38
   13194:	ldrd	r8, [sp, #16]
   13198:	and	r1, r1, r3
   1319c:	str	lr, [sp, #1348]	; 0x544
   131a0:	mov	r3, r1
   131a4:	lsl	lr, sl, #30
   131a8:	add	r1, sp, #7168	; 0x1c00
   131ac:	eor	r2, r2, r6
   131b0:	orr	lr, lr, r9, lsr #2
   131b4:	add	r1, r1, #56	; 0x38
   131b8:	str	lr, [sp, #1368]	; 0x558
   131bc:	and	r0, r0, r2
   131c0:	add	lr, sp, #1328	; 0x530
   131c4:	str	ip, [sp, #1356]	; 0x54c
   131c8:	lsr	r4, fp, #28
   131cc:	mov	r2, r0
   131d0:	lsl	ip, fp, #25
   131d4:	ldrd	r0, [r1]
   131d8:	add	fp, pc, #280	; 0x118
   131dc:	ldrd	sl, [fp]
   131e0:	add	lr, lr, #8
   131e4:	orr	ip, ip, r8, lsr #7
   131e8:	str	r5, [sp, #1352]	; 0x548
   131ec:	str	ip, [sp, #1380]	; 0x564
   131f0:	orr	r5, r4, r8, lsl #4
   131f4:	lsl	ip, r8, #25
   131f8:	ldrd	r8, [lr]
   131fc:	add	lr, sp, #1344	; 0x540
   13200:	adds	r0, r0, sl
   13204:	adc	r1, r1, fp
   13208:	ldrd	sl, [lr]
   1320c:	str	r5, [sp, #1364]	; 0x554
   13210:	eor	r8, r8, sl
   13214:	eor	r9, r9, fp
   13218:	mov	r4, r8
   1321c:	mov	r5, r9
   13220:	mov	r8, r6
   13224:	mov	r9, r7
   13228:	eor	r8, r8, r2
   1322c:	eor	r9, r9, r3
   13230:	mov	r2, r8
   13234:	mov	r3, r9
   13238:	ldrd	r8, [sp, #32]
   1323c:	ldrd	r6, [sp, #16]
   13240:	adds	r8, r8, r0
   13244:	adc	r9, r9, r1
   13248:	orr	ip, ip, r7, lsr #7
   1324c:	mov	sl, r8
   13250:	mov	fp, r9
   13254:	str	ip, [sp, #1376]	; 0x560
   13258:	ldrd	r8, [sp, #8]
   1325c:	add	ip, sp, #1344	; 0x540
   13260:	add	ip, ip, #8
   13264:	orr	r0, r6, r8
   13268:	orr	r1, r7, r9
   1326c:	ldrd	r8, [ip]
   13270:	adds	sl, sl, r2
   13274:	add	ip, sp, #1360	; 0x550
   13278:	adc	fp, fp, r3
   1327c:	eor	r8, r8, r4
   13280:	eor	r9, r9, r5
   13284:	add	ip, ip, #8
   13288:	add	r3, sp, #1360	; 0x550
   1328c:	mov	r6, r8
   13290:	mov	r7, r9
   13294:	ldrd	r8, [sp, #40]	; 0x28
   13298:	ldrd	r4, [ip]
   1329c:	ldrd	r2, [r3]
   132a0:	and	r8, r8, r0
   132a4:	and	r9, r9, r1
   132a8:	eor	r2, r2, r4
   132ac:	eor	r3, r3, r5
   132b0:	mov	r0, r8
   132b4:	ldrd	r4, [sp, #16]
   132b8:	mov	r1, r9
   132bc:	ldrd	r8, [sp, #8]
   132c0:	add	ip, sp, #1376	; 0x560
   132c4:	and	r4, r4, r8
   132c8:	adds	r8, r6, sl
   132cc:	and	r5, r5, r9
   132d0:	adc	r9, r7, fp
   132d4:	mov	sl, r8
   132d8:	mov	fp, r9
   132dc:	ldrd	r8, [ip]
   132e0:	orr	r0, r0, r4
   132e4:	orr	r1, r1, r5
   132e8:	b	13310 <dcngettext@plt+0x2320>
   132ec:	nop			; (mov r0, r0)
   132f0:	strle	sl, [r8, -r2, lsr #28]!
   132f4:	addmi	r2, sl, #152, 30	; 0x260
   132f8:	mvncs	r6, #859832320	; 0x33400000
   132fc:	teqvc	r7, r1	; <illegal shifter operand>
   13300:	mcrr	11, 2, r3, sp, cr15
   13304:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   13308:			; <UNDEFINED> instruction: 0x8189dbbc
   1330c:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   13310:	ldrd	r4, [sp, #64]	; 0x40
   13314:	eor	r8, r8, r2
   13318:	eor	r9, r9, r3
   1331c:	adds	r4, r4, sl
   13320:	mov	r2, r8
   13324:	adc	r5, r5, fp
   13328:	mov	r3, r9
   1332c:	adds	r2, r2, r0
   13330:	adc	r3, r3, r1
   13334:	adds	r0, sl, r2
   13338:	adc	r1, fp, r3
   1333c:	mov	sl, r0
   13340:	lsr	r0, r4, #14
   13344:	mov	fp, r1
   13348:	orr	r0, r0, r5, lsl #18
   1334c:	lsr	r1, r4, #18
   13350:	str	r0, [sp, #1384]	; 0x568
   13354:	orr	r1, r1, r5, lsl #14
   13358:	lsr	r0, r5, #14
   1335c:	str	r1, [sp, #1392]	; 0x570
   13360:	strd	sl, [sp, #32]
   13364:	mov	r7, r0
   13368:	lsr	lr, sl, #28
   1336c:	ldrd	r0, [sp, #24]
   13370:	lsl	ip, fp, #30
   13374:	ldrd	sl, [sp, #56]	; 0x38
   13378:	mov	r8, r4
   1337c:	mov	r9, r5
   13380:	eor	r0, r0, sl
   13384:	eor	r1, r1, fp
   13388:	ldrd	sl, [sp, #32]
   1338c:	orr	r7, r7, r8, lsl #18
   13390:	lsl	r4, r9, #23
   13394:	orr	lr, lr, fp, lsl #4
   13398:	str	lr, [sp, #1408]	; 0x580
   1339c:	lsl	lr, sl, #30
   133a0:	orr	lr, lr, fp, lsr #2
   133a4:	lsr	r5, r5, #18
   133a8:	str	r7, [sp, #1388]	; 0x56c
   133ac:	orr	r5, r5, r8, lsl #14
   133b0:	mov	r7, r9
   133b4:	orr	r4, r4, r8, lsr #9
   133b8:	str	lr, [sp, #1416]	; 0x588
   133bc:	add	lr, sp, #1376	; 0x560
   133c0:	str	r5, [sp, #1396]	; 0x574
   133c4:	str	r4, [sp, #1404]	; 0x57c
   133c8:	mov	r6, r8
   133cc:	lsl	r5, r8, #23
   133d0:	lsr	r4, fp, #28
   133d4:	and	r8, r8, r0
   133d8:	add	lr, lr, #8
   133dc:	mov	r0, r8
   133e0:	orr	r5, r5, r7, lsr #9
   133e4:	orr	r4, r4, sl, lsl #4
   133e8:	add	r8, sp, #7232	; 0x1c40
   133ec:	str	r5, [sp, #1400]	; 0x578
   133f0:	str	r4, [sp, #1412]	; 0x584
   133f4:	and	r9, r9, r1
   133f8:	ldrd	r4, [lr]
   133fc:	add	lr, sp, #1392	; 0x570
   13400:	sub	r3, pc, #264	; 0x108
   13404:	ldrd	r2, [r3]
   13408:	mov	r1, r9
   1340c:	ldrd	r8, [r8]
   13410:	strd	r6, [sp, #64]	; 0x40
   13414:	ldrd	r6, [lr]
   13418:	orr	ip, ip, sl, lsr #2
   1341c:	adds	r8, r8, r2
   13420:	str	ip, [sp, #1420]	; 0x58c
   13424:	lsl	ip, fp, #25
   13428:	adc	r9, r9, r3
   1342c:	orr	ip, ip, sl, lsr #7
   13430:	eor	r4, r4, r6
   13434:	eor	r5, r5, r7
   13438:	mov	r2, r8
   1343c:	mov	r3, r9
   13440:	str	ip, [sp, #1428]	; 0x594
   13444:	mov	r6, r4
   13448:	mov	r7, r5
   1344c:	ldrd	r8, [sp, #48]	; 0x30
   13450:	ldrd	r4, [sp, #24]
   13454:	lsl	ip, sl, #25
   13458:	orr	ip, ip, fp, lsr #7
   1345c:	str	ip, [sp, #1424]	; 0x590
   13460:	add	ip, sp, #1392	; 0x570
   13464:	adds	r8, r8, r2
   13468:	eor	r4, r4, r0
   1346c:	add	ip, ip, #8
   13470:	mov	r0, r4
   13474:	adc	r9, r9, r3
   13478:	eor	r5, r5, r1
   1347c:	mov	r2, r8
   13480:	adds	r2, r2, r0
   13484:	mov	r1, r5
   13488:	mov	r3, r9
   1348c:	ldrd	r8, [ip]
   13490:	add	ip, sp, #1408	; 0x580
   13494:	adc	r3, r3, r1
   13498:	add	ip, ip, #8
   1349c:	add	r1, sp, #1408	; 0x580
   134a0:	eor	r8, r8, r6
   134a4:	ldrd	r0, [r1]
   134a8:	eor	r9, r9, r7
   134ac:	ldrd	r6, [ip]
   134b0:	adds	r8, r8, r2
   134b4:	ldrd	r4, [sp, #16]
   134b8:	add	ip, sp, #1424	; 0x590
   134bc:	eor	r0, r0, r6
   134c0:	eor	r1, r1, r7
   134c4:	adc	r9, r9, r3
   134c8:	ldrd	r6, [sp, #8]
   134cc:	mov	r2, r8
   134d0:	mov	r3, r9
   134d4:	ldrd	r8, [ip]
   134d8:	orr	r4, r4, sl
   134dc:	orr	r5, r5, fp
   134e0:	and	r6, r6, r4
   134e4:	and	r7, r7, r5
   134e8:	mov	r4, r6
   134ec:	mov	r5, r7
   134f0:	eor	r8, r8, r0
   134f4:	ldrd	r6, [sp, #16]
   134f8:	eor	r9, r9, r1
   134fc:	mov	r0, r8
   13500:	mov	r1, r9
   13504:	ldrd	r8, [sp, #40]	; 0x28
   13508:	and	r6, r6, sl
   1350c:	orr	r6, r6, r4
   13510:	adds	r8, r8, r2
   13514:	and	r7, r7, fp
   13518:	adc	r9, r9, r3
   1351c:	orr	r7, r7, r5
   13520:	adds	r0, r0, r6
   13524:	adc	r1, r1, r7
   13528:	adds	r4, r0, r2
   1352c:	adc	r5, r1, r3
   13530:	lsr	r3, r8, #18
   13534:	lsr	r2, r8, #14
   13538:	orr	r3, r3, r9, lsl #14
   1353c:	mov	r6, r4
   13540:	ldrd	sl, [sp, #56]	; 0x38
   13544:	orr	r1, r2, r9, lsl #18
   13548:	str	r3, [sp, #1440]	; 0x5a0
   1354c:	ldrd	r2, [sp, #64]	; 0x40
   13550:	str	r1, [sp, #1432]	; 0x598
   13554:	lsl	r1, r5, #30
   13558:	orr	r1, r1, r6, lsr #2
   1355c:	eor	r3, r3, fp
   13560:	str	r1, [sp, #1468]	; 0x5bc
   13564:	mov	r1, r9
   13568:	mov	r7, r5
   1356c:	lsl	ip, r9, #23
   13570:	and	r1, r1, r3
   13574:	lsr	r0, r6, #28
   13578:	orr	ip, ip, r8, lsr #9
   1357c:	mov	r3, r1
   13580:	add	r1, sp, #7232	; 0x1c40
   13584:	lsr	r4, r9, #14
   13588:	eor	r2, r2, sl
   1358c:	str	ip, [sp, #1452]	; 0x5ac
   13590:	add	r1, r1, #8
   13594:	orr	ip, r0, r7, lsl #4
   13598:	mov	r0, r8
   1359c:	orr	r5, r4, r8, lsl #18
   135a0:	lsr	lr, r9, #18
   135a4:	and	r0, r0, r2
   135a8:	str	r5, [sp, #1436]	; 0x59c
   135ac:	orr	lr, lr, r8, lsl #14
   135b0:	strd	r8, [sp, #40]	; 0x28
   135b4:	mov	r2, r0
   135b8:	lsl	r5, r8, #23
   135bc:	ldrd	r0, [r1]
   135c0:	sub	r9, pc, #704	; 0x2c0
   135c4:	ldrd	r8, [r9]
   135c8:	str	lr, [sp, #1444]	; 0x5a4
   135cc:	lsl	lr, r6, #30
   135d0:	adds	r0, r0, r8
   135d4:	orr	lr, lr, r7, lsr #2
   135d8:	adc	r1, r1, r9
   135dc:	str	lr, [sp, #1464]	; 0x5b8
   135e0:	ldr	r9, [sp, #44]	; 0x2c
   135e4:	add	lr, sp, #1424	; 0x590
   135e8:	add	lr, lr, #8
   135ec:	lsr	r4, r7, #28
   135f0:	orr	r5, r5, r9, lsr #9
   135f4:	ldrd	r8, [lr]
   135f8:	add	lr, sp, #1440	; 0x5a0
   135fc:	str	r5, [sp, #1448]	; 0x5a8
   13600:	orr	r5, r4, r6, lsl #4
   13604:	str	r5, [sp, #1460]	; 0x5b4
   13608:	ldrd	r4, [lr]
   1360c:	str	ip, [sp, #1456]	; 0x5b0
   13610:	lsl	ip, r7, #25
   13614:	orr	ip, ip, r6, lsr #7
   13618:	str	ip, [sp, #1476]	; 0x5c4
   1361c:	eor	r8, r8, r4
   13620:	eor	r9, r9, r5
   13624:	lsl	ip, r6, #25
   13628:	ldrd	r4, [sp, #24]
   1362c:	eor	sl, sl, r2
   13630:	eor	fp, fp, r3
   13634:	orr	ip, ip, r7, lsr #7
   13638:	mov	r2, sl
   1363c:	mov	r3, fp
   13640:	ldrd	sl, [sp, #32]
   13644:	str	ip, [sp, #1472]	; 0x5c0
   13648:	add	ip, sp, #1440	; 0x5a0
   1364c:	adds	r4, r4, r0
   13650:	add	ip, ip, #8
   13654:	strd	r8, [sp, #48]	; 0x30
   13658:	adc	r5, r5, r1
   1365c:	orr	sl, sl, r6
   13660:	orr	fp, fp, r7
   13664:	ldrd	r8, [ip]
   13668:	mov	r0, r4
   1366c:	mov	r1, r5
   13670:	mov	r4, sl
   13674:	mov	r5, fp
   13678:	ldrd	sl, [sp, #48]	; 0x30
   1367c:	adds	r2, r2, r0
   13680:	add	ip, sp, #1456	; 0x5b0
   13684:	adc	r3, r3, r1
   13688:	add	ip, ip, #8
   1368c:	add	r1, sp, #1456	; 0x5b0
   13690:	eor	r8, r8, sl
   13694:	eor	r9, r9, fp
   13698:	ldrd	r0, [r1]
   1369c:	mov	sl, r8
   136a0:	mov	fp, r9
   136a4:	ldrd	r8, [ip]
   136a8:	adds	sl, sl, r2
   136ac:	add	ip, sp, #1472	; 0x5c0
   136b0:	adc	fp, fp, r3
   136b4:	mov	r2, sl
   136b8:	mov	r3, fp
   136bc:	eor	r0, r0, r8
   136c0:	ldrd	sl, [ip]
   136c4:	eor	r1, r1, r9
   136c8:	ldrd	r8, [sp, #32]
   136cc:	strd	r6, [sp, #48]	; 0x30
   136d0:	eor	sl, sl, r0
   136d4:	and	r8, r8, r6
   136d8:	and	r9, r9, r7
   136dc:	eor	fp, fp, r1
   136e0:	ldrd	r6, [sp, #16]
   136e4:	mov	r0, sl
   136e8:	mov	r1, fp
   136ec:	ldrd	sl, [sp, #8]
   136f0:	and	r6, r6, r4
   136f4:	and	r7, r7, r5
   136f8:	adds	sl, sl, r2
   136fc:	orr	r8, r8, r6
   13700:	adc	fp, fp, r3
   13704:	orr	r9, r9, r7
   13708:	adds	r0, r0, r8
   1370c:	adc	r1, r1, r9
   13710:	adds	r4, r0, r2
   13714:	lsr	r2, sl, #14
   13718:	adc	r5, r1, r3
   1371c:	orr	r1, r2, fp, lsl #18
   13720:	str	r1, [sp, #1480]	; 0x5c8
   13724:	mov	r9, r5
   13728:	lsr	r3, sl, #18
   1372c:	lsl	r1, fp, #23
   13730:	orr	r3, r3, fp, lsl #14
   13734:	lsr	r2, r4, #28
   13738:	orr	r1, r1, sl, lsr #9
   1373c:	mov	r8, r4
   13740:	str	r3, [sp, #1488]	; 0x5d0
   13744:	ldrd	r6, [sp, #64]	; 0x40
   13748:	str	r1, [sp, #1500]	; 0x5dc
   1374c:	lsr	ip, fp, #14
   13750:	orr	r1, r2, r9, lsl #4
   13754:	lsl	r3, r5, #30
   13758:	ldrd	r4, [sp, #40]	; 0x28
   1375c:	orr	ip, ip, sl, lsl #18
   13760:	str	r1, [sp, #1504]	; 0x5e0
   13764:	add	r1, sp, #7232	; 0x1c40
   13768:	str	ip, [sp, #1484]	; 0x5cc
   1376c:	orr	r3, r3, r8, lsr #2
   13770:	lsr	r0, fp, #18
   13774:	lsr	ip, r9, #28
   13778:	add	r1, r1, #16
   1377c:	orr	r0, r0, sl, lsl #14
   13780:	str	r3, [sp, #1516]	; 0x5ec
   13784:	lsl	r2, r8, #30
   13788:	orr	ip, ip, r8, lsl #4
   1378c:	eor	r6, r6, r4
   13790:	eor	r7, r7, r5
   13794:	lsl	r3, r9, #25
   13798:	mov	r4, r6
   1379c:	mov	r5, r7
   137a0:	str	r0, [sp, #1492]	; 0x5d4
   137a4:	add	r7, pc, #860	; 0x35c
   137a8:	ldrd	r6, [r7]
   137ac:	ldrd	r0, [r1]
   137b0:	str	ip, [sp, #1508]	; 0x5e4
   137b4:	orr	r3, r3, r8, lsr #7
   137b8:	orr	ip, r2, r9, lsr #2
   137bc:	str	ip, [sp, #1512]	; 0x5e8
   137c0:	mov	r2, r8
   137c4:	str	r3, [sp, #1524]	; 0x5f4
   137c8:	lsl	ip, r8, #25
   137cc:	mov	r3, r9
   137d0:	ldrd	r8, [sp, #56]	; 0x38
   137d4:	adds	r0, r0, r6
   137d8:	adc	r1, r1, r7
   137dc:	lsl	lr, sl, #23
   137e0:	adds	r8, r8, r0
   137e4:	orr	lr, lr, fp, lsr #9
   137e8:	adc	r9, r9, r1
   137ec:	str	lr, [sp, #1496]	; 0x5d8
   137f0:	mov	r0, r8
   137f4:	mov	r1, r9
   137f8:	mov	r7, fp
   137fc:	ldrd	r8, [sp, #64]	; 0x40
   13800:	add	lr, sp, #1472	; 0x5c0
   13804:	and	r7, r7, r5
   13808:	add	lr, lr, #8
   1380c:	mov	r5, r7
   13810:	mov	r6, sl
   13814:	and	r6, r6, r4
   13818:	eor	r9, r9, r5
   1381c:	ldrd	r4, [lr]
   13820:	add	lr, sp, #1488	; 0x5d0
   13824:	eor	r8, r8, r6
   13828:	mov	r6, r8
   1382c:	mov	r7, r9
   13830:	ldrd	r8, [lr]
   13834:	strd	r2, [sp, #24]
   13838:	eor	r4, r4, r8
   1383c:	eor	r5, r5, r9
   13840:	ldrd	r8, [sp, #48]	; 0x30
   13844:	strd	r4, [sp, #56]	; 0x38
   13848:	orr	r4, r8, r2
   1384c:	orr	r5, r9, r3
   13850:	adds	r2, r6, r0
   13854:	orr	r3, ip, r3, lsr #7
   13858:	str	r3, [sp, #1520]	; 0x5f0
   1385c:	adc	r3, r7, r1
   13860:	add	ip, sp, #1504	; 0x5e0
   13864:	strd	r2, [sp, #8]
   13868:	add	r3, sp, #1488	; 0x5d0
   1386c:	add	r3, r3, #8
   13870:	ldrd	r0, [r3]
   13874:	ldrd	r2, [sp, #56]	; 0x38
   13878:	add	ip, ip, #8
   1387c:	ldrd	r6, [ip]
   13880:	eor	r3, r3, r1
   13884:	add	r1, sp, #1504	; 0x5e0
   13888:	eor	r2, r2, r0
   1388c:	ldrd	r0, [r1]
   13890:	add	ip, sp, #1520	; 0x5f0
   13894:	eor	r0, r0, r6
   13898:	eor	r1, r1, r7
   1389c:	mov	r6, r8
   138a0:	mov	r7, r9
   138a4:	ldrd	r8, [sp, #24]
   138a8:	and	r6, r6, r8
   138ac:	and	r7, r7, r9
   138b0:	ldrd	r8, [sp, #32]
   138b4:	and	r8, r8, r4
   138b8:	and	r9, r9, r5
   138bc:	mov	r4, r8
   138c0:	mov	r5, r9
   138c4:	ldrd	r8, [sp, #8]
   138c8:	orr	r4, r4, r6
   138cc:	orr	r5, r5, r7
   138d0:	adds	r8, r8, r2
   138d4:	adc	r9, r9, r3
   138d8:	mov	r2, r8
   138dc:	mov	r3, r9
   138e0:	ldrd	r6, [sp, #16]
   138e4:	ldrd	r8, [ip]
   138e8:	adds	r6, r6, r2
   138ec:	eor	r8, r8, r0
   138f0:	adc	r7, r7, r3
   138f4:	eor	r9, r9, r1
   138f8:	adds	r0, r8, r4
   138fc:	adc	r1, r9, r5
   13900:	adds	r4, r0, r2
   13904:	adc	r5, r1, r3
   13908:	lsr	r2, r6, #14
   1390c:	orr	ip, r2, r7, lsl #18
   13910:	mov	r0, r6
   13914:	mov	r1, r7
   13918:	lsr	r3, r6, #18
   1391c:	strd	r4, [sp, #8]
   13920:	orr	r3, r3, r7, lsl #14
   13924:	str	ip, [sp, #1528]	; 0x5f8
   13928:	lsr	r4, r7, #14
   1392c:	lsr	lr, r7, #18
   13930:	lsl	ip, r7, #23
   13934:	ldrd	r6, [sp, #40]	; 0x28
   13938:	strd	r0, [sp, #16]
   1393c:	ldrd	r0, [sp, #8]
   13940:	strd	sl, [sp, #56]	; 0x38
   13944:	eor	sl, sl, r6
   13948:	eor	fp, fp, r7
   1394c:	str	r3, [sp, #1536]	; 0x600
   13950:	lsr	r2, r0, #28
   13954:	lsl	r3, r1, #30
   13958:	mov	r0, sl
   1395c:	mov	r1, fp
   13960:	ldrd	sl, [sp, #16]
   13964:	add	r9, pc, #420	; 0x1a4
   13968:	ldrd	r8, [r9]
   1396c:	orr	r4, r4, sl, lsl #18
   13970:	str	r4, [sp, #1532]	; 0x5fc
   13974:	mov	r5, fp
   13978:	mov	r4, sl
   1397c:	orr	lr, lr, sl, lsl #14
   13980:	ldrd	sl, [sp, #8]
   13984:	orr	ip, ip, r4, lsr #9
   13988:	str	ip, [sp, #1548]	; 0x60c
   1398c:	orr	r3, r3, sl, lsr #2
   13990:	orr	ip, r2, fp, lsl #4
   13994:	lsl	r2, sl, #30
   13998:	add	sl, sp, #7232	; 0x1c40
   1399c:	add	sl, sl, #24
   139a0:	str	ip, [sp, #1552]	; 0x610
   139a4:	str	r3, [sp, #1564]	; 0x61c
   139a8:	lsr	ip, fp, #28
   139ac:	lsl	r3, fp, #25
   139b0:	ldrd	sl, [sl]
   139b4:	str	lr, [sp, #1540]	; 0x604
   139b8:	lsl	lr, r4, #23
   139bc:	adds	sl, sl, r8
   139c0:	adc	fp, fp, r9
   139c4:	mov	r9, fp
   139c8:	mov	fp, r5
   139cc:	mov	r8, sl
   139d0:	orr	lr, lr, fp, lsr #9
   139d4:	ldrd	sl, [sp, #8]
   139d8:	and	r5, r5, r1
   139dc:	mov	r1, r5
   139e0:	orr	ip, ip, sl, lsl #4
   139e4:	orr	r3, r3, sl, lsr #7
   139e8:	str	ip, [sp, #1556]	; 0x614
   139ec:	str	r3, [sp, #1572]	; 0x624
   139f0:	orr	ip, r2, fp, lsr #2
   139f4:	ldrd	r2, [sp, #64]	; 0x40
   139f8:	and	r4, r4, r0
   139fc:	str	lr, [sp, #1544]	; 0x608
   13a00:	adds	r2, r2, r8
   13a04:	adc	r3, r3, r9
   13a08:	mov	r9, r3
   13a0c:	mov	r3, r7
   13a10:	eor	r3, r3, r1
   13a14:	mov	r1, r3
   13a18:	mov	r8, r2
   13a1c:	add	r3, sp, #1520	; 0x5f0
   13a20:	mov	r2, r6
   13a24:	eor	r2, r2, r4
   13a28:	add	r3, r3, #8
   13a2c:	mov	r0, r2
   13a30:	ldrd	r4, [r3]
   13a34:	adds	r8, r8, r0
   13a38:	add	r3, sp, #1536	; 0x600
   13a3c:	adc	r9, r9, r1
   13a40:	add	r1, sp, #1536	; 0x600
   13a44:	ldrd	r2, [r3]
   13a48:	add	r1, r1, #8
   13a4c:	ldr	lr, [sp, #12]
   13a50:	ldrd	r0, [r1]
   13a54:	str	ip, [sp, #1560]	; 0x618
   13a58:	eor	r5, r5, r3
   13a5c:	lsl	ip, sl, #25
   13a60:	ldrd	r6, [sp, #24]
   13a64:	mov	r3, r5
   13a68:	orr	ip, ip, lr, lsr #7
   13a6c:	str	ip, [sp, #1568]	; 0x620
   13a70:	eor	r4, r4, r2
   13a74:	eor	r1, r1, r3
   13a78:	add	ip, sp, #1552	; 0x610
   13a7c:	mov	r2, r4
   13a80:	mov	r3, r1
   13a84:	add	ip, ip, #8
   13a88:	add	r1, sp, #1552	; 0x610
   13a8c:	orr	sl, sl, r6
   13a90:	orr	fp, fp, r7
   13a94:	eor	r0, r0, r2
   13a98:	mov	r4, sl
   13a9c:	mov	r5, fp
   13aa0:	mov	r2, r0
   13aa4:	ldrd	sl, [ip]
   13aa8:	ldrd	r0, [r1]
   13aac:	add	ip, sp, #1568	; 0x620
   13ab0:	adds	r2, r2, r8
   13ab4:	eor	r0, r0, sl
   13ab8:	eor	r1, r1, fp
   13abc:	ldrd	sl, [sp, #8]
   13ac0:	adc	r3, r3, r9
   13ac4:	ldrd	r8, [ip]
   13ac8:	and	sl, sl, r6
   13acc:	and	fp, fp, r7
   13ad0:	ldrd	r6, [sp, #48]	; 0x30
   13ad4:	eor	r8, r8, r0
   13ad8:	eor	r9, r9, r1
   13adc:	and	r6, r6, r4
   13ae0:	and	r7, r7, r5
   13ae4:	mov	r0, r8
   13ae8:	mov	r1, r9
   13aec:	orr	r8, sl, r6
   13af0:	orr	r9, fp, r7
   13af4:	ldrd	r6, [sp, #32]
   13af8:	mov	r4, r8
   13afc:	mov	r5, r9
   13b00:	b	13b28 <dcngettext@plt+0x2b38>
   13b04:	nop			; (mov r0, r0)
   13b08:	vqrshl.u8	d27, d24, d8
   13b0c:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   13b10:			; <UNDEFINED> instruction: 0xb605d019
   13b14:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   13b18:	svcge	0x00194f9b
   13b1c:	eorsls	r8, pc, #164, 4	; 0x4000000a
   13b20:	ble	1b73f88 <stdout@@GLIBC_2.4+0x1b38e1c>
   13b24:	blge	72b680 <stdout@@GLIBC_2.4+0x6f0514>
   13b28:	adds	r6, r6, r2
   13b2c:	mov	r8, r6
   13b30:	adc	r7, r7, r3
   13b34:	mov	r9, r7
   13b38:	adds	r0, r0, r4
   13b3c:	adc	r1, r1, r5
   13b40:	adds	r6, r0, r2
   13b44:	lsr	r2, r8, #14
   13b48:	mov	r4, r8
   13b4c:	adc	r7, r1, r3
   13b50:	orr	r1, r2, r9, lsl #18
   13b54:	mov	fp, r7
   13b58:	lsr	r3, r8, #18
   13b5c:	str	r1, [sp, #1576]	; 0x628
   13b60:	lsl	r1, r9, #23
   13b64:	orr	r3, r3, r9, lsl #14
   13b68:	lsr	r2, r6, #28
   13b6c:	orr	r1, r1, r4, lsr #9
   13b70:	str	r3, [sp, #1584]	; 0x630
   13b74:	mov	sl, r6
   13b78:	str	r1, [sp, #1596]	; 0x63c
   13b7c:	lsr	ip, r9, #14
   13b80:	orr	r1, r2, fp, lsl #4
   13b84:	mov	r5, r9
   13b88:	lsr	r0, r9, #18
   13b8c:	orr	ip, ip, r4, lsl #18
   13b90:	ldrd	r8, [sp, #56]	; 0x38
   13b94:	str	r1, [sp, #1600]	; 0x640
   13b98:	lsl	r3, r7, #30
   13b9c:	add	r1, sp, #7232	; 0x1c40
   13ba0:	ldrd	r6, [sp, #16]
   13ba4:	str	ip, [sp, #1580]	; 0x62c
   13ba8:	orr	r3, r3, sl, lsr #2
   13bac:	orr	ip, r0, r4, lsl #14
   13bb0:	add	r1, r1, #32
   13bb4:	str	ip, [sp, #1588]	; 0x634
   13bb8:	str	r3, [sp, #1612]	; 0x64c
   13bbc:	lsr	ip, fp, #28
   13bc0:	lsl	r3, fp, #25
   13bc4:	eor	r8, r8, r6
   13bc8:	eor	r9, r9, r7
   13bcc:	lsl	r2, sl, #30
   13bd0:	sub	r7, pc, #192	; 0xc0
   13bd4:	ldrd	r6, [r7]
   13bd8:	ldrd	r0, [r1]
   13bdc:	orr	ip, ip, sl, lsl #4
   13be0:	orr	r3, r3, sl, lsr #7
   13be4:	str	ip, [sp, #1604]	; 0x644
   13be8:	str	r3, [sp, #1620]	; 0x654
   13bec:	orr	ip, r2, fp, lsr #2
   13bf0:	ldrd	r2, [sp, #40]	; 0x28
   13bf4:	adds	r0, r0, r6
   13bf8:	adc	r1, r1, r7
   13bfc:	adds	r2, r2, r0
   13c00:	adc	r3, r3, r1
   13c04:	mov	r0, r2
   13c08:	mov	r1, r3
   13c0c:	ldrd	r2, [sp, #56]	; 0x38
   13c10:	mov	r6, r4
   13c14:	mov	r7, r5
   13c18:	and	r5, r5, r9
   13c1c:	mov	r9, r5
   13c20:	strd	r6, [sp, #64]	; 0x40
   13c24:	eor	r3, r3, r9
   13c28:	ldr	r5, [sp, #68]	; 0x44
   13c2c:	lsl	lr, r4, #23
   13c30:	mov	r9, r3
   13c34:	and	r4, r4, r8
   13c38:	add	r3, sp, #1568	; 0x620
   13c3c:	eor	r2, r2, r4
   13c40:	add	r3, r3, #8
   13c44:	mov	r8, r2
   13c48:	adds	r8, r8, r0
   13c4c:	orr	lr, lr, r5, lsr #9
   13c50:	ldrd	r4, [r3]
   13c54:	add	r3, sp, #1584	; 0x630
   13c58:	adc	r9, r9, r1
   13c5c:	add	r1, sp, #1584	; 0x630
   13c60:	ldrd	r2, [r3]
   13c64:	add	r1, r1, #8
   13c68:	str	lr, [sp, #1592]	; 0x638
   13c6c:	ldrd	r0, [r1]
   13c70:	str	ip, [sp, #1608]	; 0x648
   13c74:	eor	r5, r5, r3
   13c78:	lsl	ip, sl, #25
   13c7c:	mov	r3, r5
   13c80:	orr	ip, ip, fp, lsr #7
   13c84:	str	ip, [sp, #1616]	; 0x650
   13c88:	eor	r4, r4, r2
   13c8c:	eor	r1, r1, r3
   13c90:	add	ip, sp, #1600	; 0x640
   13c94:	mov	r2, r4
   13c98:	mov	r3, r1
   13c9c:	add	ip, ip, #8
   13ca0:	add	r1, sp, #1600	; 0x640
   13ca4:	eor	r0, r0, r2
   13ca8:	ldrd	r6, [ip]
   13cac:	mov	r2, r0
   13cb0:	ldrd	r0, [r1]
   13cb4:	ldrd	r4, [sp, #8]
   13cb8:	add	ip, sp, #1616	; 0x650
   13cbc:	eor	r0, r0, r6
   13cc0:	eor	r1, r1, r7
   13cc4:	ldrd	r6, [sp, #8]
   13cc8:	adds	r2, r2, r8
   13ccc:	adc	r3, r3, r9
   13cd0:	and	r6, r6, sl
   13cd4:	and	r7, r7, fp
   13cd8:	ldrd	r8, [ip]
   13cdc:	orr	r4, r4, sl
   13ce0:	orr	r5, r5, fp
   13ce4:	strd	sl, [sp, #32]
   13ce8:	mov	sl, r6
   13cec:	mov	fp, r7
   13cf0:	ldrd	r6, [sp, #24]
   13cf4:	eor	r8, r8, r0
   13cf8:	eor	r9, r9, r1
   13cfc:	and	r6, r6, r4
   13d00:	and	r7, r7, r5
   13d04:	mov	r0, r8
   13d08:	mov	r1, r9
   13d0c:	orr	r8, sl, r6
   13d10:	orr	r9, fp, r7
   13d14:	ldrd	r6, [sp, #48]	; 0x30
   13d18:	mov	r4, r8
   13d1c:	mov	r5, r9
   13d20:	adds	r6, r6, r2
   13d24:	mov	r8, r6
   13d28:	adc	r7, r7, r3
   13d2c:	mov	r9, r7
   13d30:	adds	r0, r0, r4
   13d34:	adc	r1, r1, r5
   13d38:	adds	r4, r0, r2
   13d3c:	lsr	r2, r8, #14
   13d40:	adc	r5, r1, r3
   13d44:	lsl	r0, r9, #23
   13d48:	orr	r1, r2, r9, lsl #18
   13d4c:	mov	fp, r0
   13d50:	str	r1, [sp, #1624]	; 0x658
   13d54:	ldrd	r0, [sp, #64]	; 0x40
   13d58:	lsr	r3, r8, #18
   13d5c:	orr	r3, r3, r9, lsl #14
   13d60:	mov	r6, r4
   13d64:	mov	r7, r5
   13d68:	mov	r4, r8
   13d6c:	mov	r5, r9
   13d70:	lsr	ip, r9, #14
   13d74:	lsr	lr, r9, #18
   13d78:	str	r3, [sp, #1632]	; 0x660
   13d7c:	mov	r8, r0
   13d80:	mov	r9, r1
   13d84:	strd	r0, [sp, #80]	; 0x50
   13d88:	ldrd	r0, [sp, #16]
   13d8c:	lsr	r2, r6, #28
   13d90:	lsl	r3, r7, #30
   13d94:	eor	r9, r9, r1
   13d98:	orr	r1, ip, r4, lsl #18
   13d9c:	str	r1, [sp, #1628]	; 0x65c
   13da0:	orr	r1, lr, r4, lsl #14
   13da4:	str	r1, [sp, #1636]	; 0x664
   13da8:	orr	r1, fp, r4, lsr #9
   13dac:	str	r1, [sp, #1644]	; 0x66c
   13db0:	orr	r1, r2, r7, lsl #4
   13db4:	str	r1, [sp, #1648]	; 0x670
   13db8:	add	r1, sp, #7232	; 0x1c40
   13dbc:	orr	r3, r3, r6, lsr #2
   13dc0:	add	r1, r1, #40	; 0x28
   13dc4:	str	r3, [sp, #1660]	; 0x67c
   13dc8:	lsr	ip, r7, #28
   13dcc:	lsl	r3, r7, #25
   13dd0:	mov	fp, r5
   13dd4:	mov	sl, r4
   13dd8:	eor	r8, r8, r0
   13ddc:	lsl	r2, r6, #30
   13de0:	ldrd	r0, [r1]
   13de4:	orr	ip, ip, r6, lsl #4
   13de8:	orr	r3, r3, r6, lsr #7
   13dec:	lsl	lr, r4, #23
   13df0:	sub	r5, pc, #728	; 0x2d8
   13df4:	ldrd	r4, [r5]
   13df8:	str	ip, [sp, #1652]	; 0x674
   13dfc:	str	r3, [sp, #1668]	; 0x684
   13e00:	orr	ip, r2, r7, lsr #2
   13e04:	ldrd	r2, [sp, #56]	; 0x38
   13e08:	adds	r0, r0, r4
   13e0c:	adc	r1, r1, r5
   13e10:	adds	r2, r2, r0
   13e14:	adc	r3, r3, r1
   13e18:	mov	r0, r2
   13e1c:	mov	r1, r3
   13e20:	ldrd	r2, [sp, #16]
   13e24:	mov	r4, sl
   13e28:	mov	r5, fp
   13e2c:	and	r4, r4, r8
   13e30:	and	r5, r5, r9
   13e34:	mov	r9, r5
   13e38:	eor	r2, r2, r4
   13e3c:	eor	r3, r3, r9
   13e40:	mov	r8, r2
   13e44:	adds	r8, r8, r0
   13e48:	orr	lr, lr, fp, lsr #9
   13e4c:	mov	r9, r3
   13e50:	add	r3, sp, #1616	; 0x650
   13e54:	adc	r9, r9, r1
   13e58:	str	lr, [sp, #1640]	; 0x668
   13e5c:	add	r3, r3, #8
   13e60:	add	lr, sp, #1632	; 0x660
   13e64:	add	r1, sp, #1632	; 0x660
   13e68:	add	r1, r1, #8
   13e6c:	ldrd	r4, [lr]
   13e70:	ldrd	r2, [r3]
   13e74:	ldrd	r0, [r1]
   13e78:	strd	sl, [sp, #40]	; 0x28
   13e7c:	ldrd	sl, [sp, #32]
   13e80:	eor	r3, r3, r5
   13e84:	eor	r2, r2, r4
   13e88:	eor	r1, r1, r3
   13e8c:	add	r3, sp, #1648	; 0x670
   13e90:	orr	sl, sl, r6
   13e94:	orr	fp, fp, r7
   13e98:	eor	r0, r0, r2
   13e9c:	mov	r4, sl
   13ea0:	mov	r5, fp
   13ea4:	mov	sl, r0
   13ea8:	mov	fp, r1
   13eac:	ldrd	r0, [r3]
   13eb0:	add	r3, sp, #1648	; 0x670
   13eb4:	add	r3, r3, #8
   13eb8:	str	ip, [sp, #1656]	; 0x678
   13ebc:	ldrd	r2, [r3]
   13ec0:	lsl	ip, r6, #25
   13ec4:	orr	ip, ip, r7, lsr #7
   13ec8:	eor	r0, r0, r2
   13ecc:	eor	r1, r1, r3
   13ed0:	ldrd	r2, [sp, #32]
   13ed4:	strd	r6, [sp, #48]	; 0x30
   13ed8:	str	ip, [sp, #1664]	; 0x680
   13edc:	and	r2, r2, r6
   13ee0:	and	r3, r3, r7
   13ee4:	mov	r6, r2
   13ee8:	mov	r7, r3
   13eec:	ldrd	r2, [sp, #8]
   13ef0:	add	ip, sp, #1664	; 0x680
   13ef4:	and	r2, r2, r4
   13ef8:	mov	r4, r2
   13efc:	and	r3, r3, r5
   13f00:	adds	r2, sl, r8
   13f04:	mov	r5, r3
   13f08:	adc	r3, fp, r9
   13f0c:	ldrd	r8, [ip]
   13f10:	eor	r8, r8, r0
   13f14:	eor	r9, r9, r1
   13f18:	mov	r0, r8
   13f1c:	mov	r1, r9
   13f20:	orr	r8, r6, r4
   13f24:	orr	r9, r7, r5
   13f28:	mov	r4, r8
   13f2c:	mov	r5, r9
   13f30:	ldrd	r8, [sp, #24]
   13f34:	adds	r8, r8, r2
   13f38:	adc	r9, r9, r3
   13f3c:	adds	r0, r0, r4
   13f40:	adc	r1, r1, r5
   13f44:	adds	r4, r0, r2
   13f48:	lsr	r2, r8, #14
   13f4c:	mov	r6, r8
   13f50:	orr	ip, r2, r9, lsl #18
   13f54:	str	ip, [sp, #1672]	; 0x688
   13f58:	lsr	ip, r9, #14
   13f5c:	adc	r5, r1, r3
   13f60:	lsr	r0, r9, #18
   13f64:	orr	ip, ip, r6, lsl #18
   13f68:	lsr	r3, r8, #18
   13f6c:	lsl	r1, r9, #23
   13f70:	orr	r3, r3, r9, lsl #14
   13f74:	orr	r1, r1, r6, lsr #9
   13f78:	str	ip, [sp, #1676]	; 0x68c
   13f7c:	orr	ip, r0, r6, lsl #14
   13f80:	mov	sl, r4
   13f84:	mov	fp, r5
   13f88:	mov	r7, r9
   13f8c:	lsr	r2, r4, #28
   13f90:	ldrd	r8, [sp, #80]	; 0x50
   13f94:	str	r3, [sp, #1680]	; 0x690
   13f98:	str	ip, [sp, #1684]	; 0x694
   13f9c:	lsl	r3, r5, #30
   13fa0:	ldrd	r4, [sp, #40]	; 0x28
   13fa4:	str	r1, [sp, #1692]	; 0x69c
   13fa8:	add	r1, sp, #7232	; 0x1c40
   13fac:	add	r1, r1, #48	; 0x30
   13fb0:	eor	r8, r8, r4
   13fb4:	eor	r9, r9, r5
   13fb8:	mov	r4, r6
   13fbc:	mov	r5, r7
   13fc0:	ldrd	r0, [r1]
   13fc4:	lsl	lr, r6, #23
   13fc8:	add	r7, pc, #864	; 0x360
   13fcc:	ldrd	r6, [r7]
   13fd0:	orr	ip, r2, fp, lsl #4
   13fd4:	str	ip, [sp, #1696]	; 0x6a0
   13fd8:	adds	r0, r0, r6
   13fdc:	adc	r1, r1, r7
   13fe0:	mov	r6, r4
   13fe4:	mov	r7, r5
   13fe8:	and	r4, r4, r8
   13fec:	and	r5, r5, r9
   13ff0:	mov	r8, r4
   13ff4:	mov	r9, r5
   13ff8:	ldrd	r4, [sp, #16]
   13ffc:	orr	lr, lr, r7, lsr #9
   14000:	str	lr, [sp, #1688]	; 0x698
   14004:	adds	r4, r4, r0
   14008:	adc	r5, r5, r1
   1400c:	mov	r0, r4
   14010:	mov	r1, r5
   14014:	ldrd	r4, [sp, #80]	; 0x50
   14018:	add	lr, sp, #1664	; 0x680
   1401c:	add	lr, lr, #8
   14020:	eor	r4, r4, r8
   14024:	eor	r5, r5, r9
   14028:	mov	r8, r4
   1402c:	mov	r9, r5
   14030:	ldrd	r4, [lr]
   14034:	add	lr, sp, #1680	; 0x690
   14038:	strd	r6, [sp, #56]	; 0x38
   1403c:	ldrd	r6, [lr]
   14040:	lsr	ip, fp, #28
   14044:	orr	r3, r3, sl, lsr #2
   14048:	eor	r4, r4, r6
   1404c:	eor	r5, r5, r7
   14050:	ldrd	r6, [sp, #48]	; 0x30
   14054:	lsl	r2, sl, #30
   14058:	orr	ip, ip, sl, lsl #4
   1405c:	str	r3, [sp, #1708]	; 0x6ac
   14060:	str	ip, [sp, #1700]	; 0x6a4
   14064:	lsl	r3, fp, #25
   14068:	orr	ip, r2, fp, lsr #2
   1406c:	strd	r4, [sp, #16]
   14070:	mov	r2, sl
   14074:	orr	r4, r6, sl
   14078:	str	ip, [sp, #1704]	; 0x6a8
   1407c:	orr	r3, r3, sl, lsr #7
   14080:	lsl	ip, sl, #25
   14084:	adds	sl, r8, r0
   14088:	orr	r5, r7, fp
   1408c:	str	r3, [sp, #1716]	; 0x6b4
   14090:	orr	ip, ip, fp, lsr #7
   14094:	mov	r3, fp
   14098:	adc	fp, r9, r1
   1409c:	add	r1, sp, #1680	; 0x690
   140a0:	add	r1, r1, #8
   140a4:	ldrd	r8, [sp, #16]
   140a8:	ldrd	r0, [r1]
   140ac:	str	ip, [sp, #1712]	; 0x6b0
   140b0:	add	ip, sp, #1696	; 0x6a0
   140b4:	eor	r8, r8, r0
   140b8:	eor	r9, r9, r1
   140bc:	mov	r0, r8
   140c0:	mov	r1, r9
   140c4:	add	ip, ip, #8
   140c8:	strd	r0, [sp, #16]
   140cc:	add	r1, sp, #1696	; 0x6a0
   140d0:	ldrd	r8, [ip]
   140d4:	ldrd	r0, [r1]
   140d8:	add	ip, sp, #1712	; 0x6b0
   140dc:	and	r6, r6, r2
   140e0:	eor	r0, r0, r8
   140e4:	eor	r1, r1, r9
   140e8:	ldrd	r8, [sp, #32]
   140ec:	and	r7, r7, r3
   140f0:	strd	r2, [sp, #64]	; 0x40
   140f4:	and	r8, r8, r4
   140f8:	and	r9, r9, r5
   140fc:	mov	r4, r8
   14100:	mov	r5, r9
   14104:	ldrd	r8, [ip]
   14108:	ldrd	r2, [sp, #16]
   1410c:	eor	r8, r8, r0
   14110:	eor	r9, r9, r1
   14114:	mov	r0, r8
   14118:	mov	r1, r9
   1411c:	orr	r8, r6, r4
   14120:	orr	r9, r7, r5
   14124:	ldrd	r6, [sp, #8]
   14128:	adds	r2, r2, sl
   1412c:	adc	r3, r3, fp
   14130:	mov	r4, r8
   14134:	adds	r6, r6, r2
   14138:	adc	r7, r7, r3
   1413c:	mov	r5, r9
   14140:	adds	r0, r0, r4
   14144:	adc	r1, r1, r5
   14148:	adds	r4, r0, r2
   1414c:	lsr	r2, r6, #14
   14150:	mov	sl, r6
   14154:	adc	r5, r1, r3
   14158:	orr	r1, r2, r7, lsl #18
   1415c:	lsr	r3, r6, #18
   14160:	str	r1, [sp, #1720]	; 0x6b8
   14164:	lsr	ip, r7, #14
   14168:	lsr	r0, r7, #18
   1416c:	lsl	r1, r7, #23
   14170:	mov	fp, r7
   14174:	orr	r3, r3, r7, lsl #14
   14178:	orr	ip, ip, sl, lsl #18
   1417c:	orr	r0, r0, sl, lsl #14
   14180:	orr	r1, r1, sl, lsr #9
   14184:	ldrd	r6, [sp, #40]	; 0x28
   14188:	strd	r4, [sp, #8]
   1418c:	ldrd	r8, [sp, #56]	; 0x38
   14190:	lsl	lr, sl, #23
   14194:	str	r3, [sp, #1728]	; 0x6c0
   14198:	str	ip, [sp, #1724]	; 0x6bc
   1419c:	str	r0, [sp, #1732]	; 0x6c4
   141a0:	str	r1, [sp, #1740]	; 0x6cc
   141a4:	mov	r0, sl
   141a8:	mov	r1, fp
   141ac:	ldrd	sl, [sp, #8]
   141b0:	lsr	r2, r4, #28
   141b4:	add	r4, sp, #7232	; 0x1c40
   141b8:	lsl	r3, r5, #30
   141bc:	add	r4, r4, #56	; 0x38
   141c0:	orr	ip, r2, fp, lsl #4
   141c4:	orr	r3, r3, sl, lsr #2
   141c8:	str	ip, [sp, #1744]	; 0x6d0
   141cc:	str	r3, [sp, #1756]	; 0x6dc
   141d0:	lsr	ip, fp, #28
   141d4:	lsl	r2, sl, #30
   141d8:	ldrd	r4, [r4]
   141dc:	lsl	r3, fp, #25
   141e0:	add	fp, pc, #336	; 0x150
   141e4:	ldrd	sl, [fp]
   141e8:	eor	r9, r9, r7
   141ec:	eor	r8, r8, r6
   141f0:	adds	r4, r4, sl
   141f4:	adc	r5, r5, fp
   141f8:	mov	sl, r0
   141fc:	mov	fp, r1
   14200:	and	r1, r1, r9
   14204:	mov	r9, r1
   14208:	strd	sl, [sp, #72]	; 0x48
   1420c:	orr	r1, lr, fp, lsr #9
   14210:	ldrd	sl, [sp, #8]
   14214:	str	r1, [sp, #1736]	; 0x6c8
   14218:	and	r0, r0, r8
   1421c:	orr	r1, ip, sl, lsl #4
   14220:	orr	r3, r3, sl, lsr #7
   14224:	str	r1, [sp, #1748]	; 0x6d4
   14228:	str	r3, [sp, #1764]	; 0x6e4
   1422c:	orr	r1, r2, fp, lsr #2
   14230:	ldrd	r2, [sp, #80]	; 0x50
   14234:	str	r1, [sp, #1752]	; 0x6d8
   14238:	lsl	r1, sl, #25
   1423c:	adds	r2, r2, r4
   14240:	adc	r3, r3, r5
   14244:	add	ip, sp, #1744	; 0x6d0
   14248:	strd	r2, [sp, #16]
   1424c:	mov	r2, r6
   14250:	eor	r2, r2, r0
   14254:	ldr	r0, [sp, #12]
   14258:	mov	r3, r7
   1425c:	eor	r3, r3, r9
   14260:	orr	r1, r1, r0, lsr #7
   14264:	str	r1, [sp, #1760]	; 0x6e0
   14268:	ldrd	r0, [sp, #16]
   1426c:	mov	r9, r3
   14270:	add	r3, sp, #1712	; 0x6b0
   14274:	mov	r8, r2
   14278:	add	r3, r3, #8
   1427c:	adds	r0, r0, r8
   14280:	ldrd	r4, [r3]
   14284:	adc	r1, r1, r9
   14288:	add	r3, sp, #1728	; 0x6c0
   1428c:	mov	r9, r1
   14290:	add	r1, sp, #1728	; 0x6c0
   14294:	ldrd	sl, [r3]
   14298:	add	r1, r1, #8
   1429c:	mov	r8, r0
   142a0:	ldrd	r0, [r1]
   142a4:	eor	r5, r5, fp
   142a8:	ldrd	r6, [sp, #64]	; 0x40
   142ac:	eor	r4, r4, sl
   142b0:	mov	r3, r5
   142b4:	ldrd	sl, [sp, #8]
   142b8:	eor	r1, r1, r3
   142bc:	mov	r2, r4
   142c0:	mov	r3, r1
   142c4:	add	ip, ip, #8
   142c8:	add	r1, sp, #1744	; 0x6d0
   142cc:	orr	sl, sl, r6
   142d0:	orr	fp, fp, r7
   142d4:	eor	r0, r0, r2
   142d8:	mov	r4, sl
   142dc:	mov	r5, fp
   142e0:	mov	r2, r0
   142e4:	ldrd	sl, [ip]
   142e8:	ldrd	r0, [r1]
   142ec:	add	ip, sp, #1760	; 0x6e0
   142f0:	adds	r2, r2, r8
   142f4:	eor	r0, r0, sl
   142f8:	eor	r1, r1, fp
   142fc:	ldrd	sl, [sp, #8]
   14300:	adc	r3, r3, r9
   14304:	ldrd	r8, [ip]
   14308:	and	sl, sl, r6
   1430c:	and	fp, fp, r7
   14310:	ldrd	r6, [sp, #48]	; 0x30
   14314:	eor	r8, r8, r0
   14318:	eor	r9, r9, r1
   1431c:	and	r6, r6, r4
   14320:	and	r7, r7, r5
   14324:	mov	r0, r8
   14328:	b	14350 <dcngettext@plt+0x3360>
   1432c:	nop			; (mov r0, r0)
   14330:	movwge	r0, #12866	; 0x3242
   14334:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   14338:	ldrbmi	r6, [r0, #-4030]!	; 0xfffff042
   1433c:	addne	r5, r3, #1024	; 0x400
   14340:	cdpmi	2, 14, cr11, cr4, cr12, {4}
   14344:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   14348:	ldrble	fp, [pc, #1250]!	; 14832 <dcngettext@plt+0x3842>
   1434c:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   14350:	mov	r1, r9
   14354:	orr	r8, sl, r6
   14358:	orr	r9, fp, r7
   1435c:	ldrd	r6, [sp, #32]
   14360:	mov	r4, r8
   14364:	mov	r5, r9
   14368:	adds	r6, r6, r2
   1436c:	adc	r7, r7, r3
   14370:	mov	r8, r6
   14374:	adds	r0, r0, r4
   14378:	mov	r9, r7
   1437c:	adc	r1, r1, r5
   14380:	adds	r4, r0, r2
   14384:	adc	r5, r1, r3
   14388:	lsr	r3, r8, #18
   1438c:	mov	sl, r6
   14390:	mov	fp, r7
   14394:	mov	r6, r4
   14398:	mov	r7, r5
   1439c:	lsr	r2, r8, #14
   143a0:	orr	r3, r3, r9, lsl #14
   143a4:	orr	r1, r2, r9, lsl #18
   143a8:	str	r3, [sp, #1776]	; 0x6f0
   143ac:	lsr	r2, r4, #28
   143b0:	lsl	r3, r5, #30
   143b4:	ldrd	r4, [sp, #56]	; 0x38
   143b8:	strd	r6, [sp, #24]
   143bc:	ldrd	r6, [sp, #72]	; 0x48
   143c0:	lsr	ip, r9, #14
   143c4:	lsr	r0, r9, #18
   143c8:	orr	ip, ip, sl, lsl #18
   143cc:	orr	r0, r0, sl, lsl #14
   143d0:	str	r1, [sp, #1768]	; 0x6e8
   143d4:	mov	r8, r4
   143d8:	lsl	r1, r9, #23
   143dc:	mov	r9, r5
   143e0:	eor	r8, r8, r6
   143e4:	eor	r9, r9, r7
   143e8:	str	ip, [sp, #1772]	; 0x6ec
   143ec:	str	r0, [sp, #1780]	; 0x6f4
   143f0:	ldrd	r6, [sp, #24]
   143f4:	orr	r1, r1, sl, lsr #9
   143f8:	str	r1, [sp, #1788]	; 0x6fc
   143fc:	orr	r1, r2, r7, lsl #4
   14400:	str	r1, [sp, #1792]	; 0x700
   14404:	add	r1, sp, #7296	; 0x1c80
   14408:	orr	r3, r3, r6, lsr #2
   1440c:	str	r3, [sp, #1804]	; 0x70c
   14410:	lsl	r2, r6, #30
   14414:	ldrd	r0, [r1]
   14418:	lsr	ip, r7, #28
   1441c:	lsl	r3, r7, #25
   14420:	sub	r7, pc, #232	; 0xe8
   14424:	ldrd	r6, [r7]
   14428:	lsl	lr, sl, #23
   1442c:	adds	r0, r0, r6
   14430:	adc	r1, r1, r7
   14434:	mov	r7, fp
   14438:	mov	r6, sl
   1443c:	and	fp, fp, r9
   14440:	and	sl, sl, r8
   14444:	mov	r8, sl
   14448:	mov	r9, fp
   1444c:	mov	sl, r6
   14450:	mov	fp, r7
   14454:	orr	lr, lr, r7, lsr #9
   14458:	ldrd	r6, [sp, #24]
   1445c:	str	lr, [sp, #1784]	; 0x6f8
   14460:	add	lr, sp, #1776	; 0x6f0
   14464:	orr	ip, ip, r6, lsl #4
   14468:	orr	r3, r3, r6, lsr #7
   1446c:	str	ip, [sp, #1796]	; 0x704
   14470:	str	r3, [sp, #1812]	; 0x714
   14474:	orr	ip, r2, r7, lsr #2
   14478:	ldrd	r2, [sp, #40]	; 0x28
   1447c:	str	ip, [sp, #1800]	; 0x708
   14480:	lsl	ip, r6, #25
   14484:	adds	r2, r2, r0
   14488:	adc	r3, r3, r1
   1448c:	mov	r0, r2
   14490:	mov	r2, r4
   14494:	mov	r1, r3
   14498:	eor	r2, r2, r8
   1449c:	mov	r3, r5
   144a0:	eor	r3, r3, r9
   144a4:	mov	r8, r2
   144a8:	adds	r8, r8, r0
   144ac:	mov	r9, r3
   144b0:	add	r3, sp, #1760	; 0x6e0
   144b4:	adc	r9, r9, r1
   144b8:	add	r3, r3, #8
   144bc:	add	r1, sp, #1776	; 0x6f0
   144c0:	add	r1, r1, #8
   144c4:	ldrd	r4, [lr]
   144c8:	ldrd	r2, [r3]
   144cc:	ldrd	r0, [r1]
   144d0:	orr	ip, ip, r7, lsr #7
   144d4:	eor	r3, r3, r5
   144d8:	eor	r2, r2, r4
   144dc:	str	ip, [sp, #1808]	; 0x710
   144e0:	ldrd	r4, [sp, #8]
   144e4:	eor	r1, r1, r3
   144e8:	add	ip, sp, #1792	; 0x700
   144ec:	mov	r3, r1
   144f0:	add	ip, ip, #8
   144f4:	add	r1, sp, #1792	; 0x700
   144f8:	eor	r0, r0, r2
   144fc:	orr	r4, r4, r6
   14500:	orr	r5, r5, r7
   14504:	mov	r2, r0
   14508:	ldrd	r6, [ip]
   1450c:	ldrd	r0, [r1]
   14510:	strd	r4, [sp, #16]
   14514:	ldrd	r4, [sp, #8]
   14518:	eor	r0, r0, r6
   1451c:	eor	r1, r1, r7
   14520:	ldrd	r6, [sp, #24]
   14524:	add	ip, sp, #1808	; 0x710
   14528:	adds	r2, r2, r8
   1452c:	and	r4, r4, r6
   14530:	and	r5, r5, r7
   14534:	mov	r6, r4
   14538:	mov	r7, r5
   1453c:	adc	r3, r3, r9
   14540:	ldrd	r4, [sp, #16]
   14544:	ldrd	r8, [ip]
   14548:	strd	r6, [sp, #32]
   1454c:	ldrd	r6, [sp, #64]	; 0x40
   14550:	eor	r8, r8, r0
   14554:	eor	r9, r9, r1
   14558:	and	r4, r4, r6
   1455c:	and	r5, r5, r7
   14560:	ldrd	r6, [sp, #48]	; 0x30
   14564:	mov	r0, r8
   14568:	mov	r1, r9
   1456c:	ldrd	r8, [sp, #32]
   14570:	adds	r6, r6, r2
   14574:	adc	r7, r7, r3
   14578:	orr	r8, r8, r4
   1457c:	adds	r0, r0, r8
   14580:	orr	r9, r9, r5
   14584:	strd	r6, [sp, #16]
   14588:	adc	r1, r1, r9
   1458c:	adds	r4, r0, r2
   14590:	adc	r5, r1, r3
   14594:	ldrd	r0, [sp, #16]
   14598:	mov	r6, r4
   1459c:	strd	sl, [sp, #80]	; 0x50
   145a0:	lsr	r2, r0, #14
   145a4:	lsr	r3, r0, #18
   145a8:	orr	ip, r2, r1, lsl #18
   145ac:	orr	r3, r3, r1, lsl #14
   145b0:	lsr	r4, r1, #14
   145b4:	lsr	lr, r1, #18
   145b8:	str	ip, [sp, #1816]	; 0x718
   145bc:	str	r3, [sp, #1824]	; 0x720
   145c0:	lsl	ip, r1, #23
   145c4:	mov	r0, sl
   145c8:	mov	r1, fp
   145cc:	ldrd	sl, [sp, #72]	; 0x48
   145d0:	mov	r7, r5
   145d4:	lsl	r3, r5, #30
   145d8:	eor	r0, r0, sl
   145dc:	eor	r1, r1, fp
   145e0:	lsr	r2, r6, #28
   145e4:	strd	r0, [sp, #32]
   145e8:	ldr	r1, [sp, #16]
   145ec:	sub	r9, pc, #684	; 0x2ac
   145f0:	ldrd	r8, [r9]
   145f4:	orr	r3, r3, r6, lsr #2
   145f8:	orr	r1, r4, r1, lsl #18
   145fc:	ldrd	r4, [sp, #16]
   14600:	str	r1, [sp, #1820]	; 0x71c
   14604:	str	r3, [sp, #1852]	; 0x73c
   14608:	orr	r1, lr, r4, lsl #14
   1460c:	str	r1, [sp, #1828]	; 0x724
   14610:	orr	r1, ip, r4, lsr #9
   14614:	str	r1, [sp, #1836]	; 0x72c
   14618:	orr	r1, r2, r7, lsl #4
   1461c:	str	r1, [sp, #1840]	; 0x730
   14620:	add	r1, sp, #7296	; 0x1c80
   14624:	add	r1, r1, #8
   14628:	lsr	ip, r7, #28
   1462c:	ldrd	r0, [r1]
   14630:	lsl	r3, r7, #25
   14634:	lsl	r2, r6, #30
   14638:	adds	r0, r0, r8
   1463c:	orr	ip, ip, r6, lsl #4
   14640:	orr	r3, r3, r6, lsr #7
   14644:	adc	r1, r1, r9
   14648:	str	ip, [sp, #1844]	; 0x734
   1464c:	str	r3, [sp, #1860]	; 0x744
   14650:	orr	ip, r2, r7, lsr #2
   14654:	ldrd	r2, [sp, #56]	; 0x38
   14658:	mov	r8, r0
   1465c:	mov	r9, r1
   14660:	ldrd	r0, [sp, #32]
   14664:	adds	r2, r2, r8
   14668:	adc	r3, r3, r9
   1466c:	and	r0, r0, r4
   14670:	and	r1, r1, r5
   14674:	mov	r8, r2
   14678:	ldr	r5, [sp, #20]
   1467c:	mov	r2, sl
   14680:	mov	r9, r3
   14684:	eor	r2, r2, r0
   14688:	mov	r3, fp
   1468c:	mov	r0, r2
   14690:	lsl	lr, r4, #23
   14694:	eor	r3, r3, r1
   14698:	adds	r8, r8, r0
   1469c:	orr	lr, lr, r5, lsr #9
   146a0:	mov	r1, r3
   146a4:	add	r3, sp, #1808	; 0x710
   146a8:	adc	r9, r9, r1
   146ac:	str	lr, [sp, #1832]	; 0x728
   146b0:	add	r3, r3, #8
   146b4:	add	lr, sp, #1824	; 0x720
   146b8:	add	r1, sp, #1824	; 0x720
   146bc:	add	r1, r1, #8
   146c0:	ldrd	r4, [lr]
   146c4:	ldrd	r2, [r3]
   146c8:	ldrd	r0, [r1]
   146cc:	str	ip, [sp, #1848]	; 0x738
   146d0:	lsl	ip, r6, #25
   146d4:	eor	r3, r3, r5
   146d8:	ldrd	sl, [sp, #24]
   146dc:	orr	ip, ip, r7, lsr #7
   146e0:	str	ip, [sp, #1856]	; 0x740
   146e4:	eor	r1, r1, r3
   146e8:	add	ip, sp, #1840	; 0x730
   146ec:	eor	r2, r2, r4
   146f0:	mov	r3, r1
   146f4:	add	ip, ip, #8
   146f8:	add	r1, sp, #1840	; 0x730
   146fc:	orr	sl, sl, r6
   14700:	orr	fp, fp, r7
   14704:	eor	r0, r0, r2
   14708:	mov	r4, sl
   1470c:	mov	r5, fp
   14710:	mov	r2, r0
   14714:	ldrd	sl, [ip]
   14718:	ldrd	r0, [r1]
   1471c:	add	ip, sp, #1856	; 0x740
   14720:	adds	r2, r2, r8
   14724:	eor	r0, r0, sl
   14728:	eor	r1, r1, fp
   1472c:	ldrd	sl, [sp, #24]
   14730:	adc	r3, r3, r9
   14734:	strd	r6, [sp, #32]
   14738:	and	sl, sl, r6
   1473c:	and	fp, fp, r7
   14740:	ldrd	r8, [ip]
   14744:	mov	r6, sl
   14748:	mov	r7, fp
   1474c:	ldrd	sl, [sp, #8]
   14750:	eor	r8, r8, r0
   14754:	eor	r9, r9, r1
   14758:	and	sl, sl, r4
   1475c:	and	fp, fp, r5
   14760:	mov	r0, r8
   14764:	mov	r1, r9
   14768:	orr	r8, r6, sl
   1476c:	orr	r9, r7, fp
   14770:	mov	r4, r8
   14774:	mov	r5, r9
   14778:	ldrd	r8, [sp, #64]	; 0x40
   1477c:	adds	r8, r8, r2
   14780:	mov	r6, r8
   14784:	adc	r9, r9, r3
   14788:	adds	r0, r0, r4
   1478c:	mov	r7, r9
   14790:	adc	r1, r1, r5
   14794:	adds	r8, r0, r2
   14798:	adc	r9, r1, r3
   1479c:	lsr	r2, r6, #14
   147a0:	lsr	r3, r6, #18
   147a4:	orr	ip, r2, r7, lsl #18
   147a8:	orr	r3, r3, r7, lsl #14
   147ac:	mov	sl, r8
   147b0:	mov	fp, r9
   147b4:	lsr	r4, r7, #14
   147b8:	lsr	r2, r8, #28
   147bc:	str	ip, [sp, #1864]	; 0x748
   147c0:	str	r3, [sp, #1872]	; 0x750
   147c4:	lsl	r3, r9, #30
   147c8:	ldrd	r8, [sp, #80]	; 0x50
   147cc:	ldrd	r0, [sp, #16]
   147d0:	orr	r5, r4, r6, lsl #18
   147d4:	lsl	ip, r7, #23
   147d8:	add	r4, sp, #7296	; 0x1c80
   147dc:	orr	ip, ip, r6, lsr #9
   147e0:	add	r4, r4, #16
   147e4:	str	ip, [sp, #1884]	; 0x75c
   147e8:	orr	r3, r3, sl, lsr #2
   147ec:	orr	ip, r2, fp, lsl #4
   147f0:	eor	r8, r8, r0
   147f4:	eor	r9, r9, r1
   147f8:	mov	r0, r8
   147fc:	mov	r1, r9
   14800:	str	r5, [sp, #1868]	; 0x74c
   14804:	ldrd	r8, [r4]
   14808:	str	ip, [sp, #1888]	; 0x760
   1480c:	str	r3, [sp, #1900]	; 0x76c
   14810:	lsr	ip, fp, #28
   14814:	lsl	r3, fp, #25
   14818:	add	r5, pc, #864	; 0x360
   1481c:	ldrd	r4, [r5]
   14820:	lsl	r2, sl, #30
   14824:	orr	ip, ip, sl, lsl #4
   14828:	orr	r3, r3, sl, lsr #7
   1482c:	str	ip, [sp, #1892]	; 0x764
   14830:	str	r3, [sp, #1908]	; 0x774
   14834:	orr	ip, r2, fp, lsr #2
   14838:	ldrd	r2, [sp, #72]	; 0x48
   1483c:	adds	r4, r4, r8
   14840:	adc	r5, r5, r9
   14844:	mov	r8, r4
   14848:	adds	r2, r2, r8
   1484c:	mov	r9, r5
   14850:	adc	r3, r3, r9
   14854:	mov	r8, r2
   14858:	mov	r9, r3
   1485c:	mov	r5, r7
   14860:	ldrd	r2, [sp, #80]	; 0x50
   14864:	lsr	lr, r7, #18
   14868:	and	r5, r5, r1
   1486c:	orr	lr, lr, r6, lsl #14
   14870:	mov	r1, r5
   14874:	str	lr, [sp, #1876]	; 0x754
   14878:	eor	r3, r3, r1
   1487c:	lsl	lr, r6, #23
   14880:	orr	lr, lr, r7, lsr #9
   14884:	mov	r1, r3
   14888:	mov	r4, r6
   1488c:	add	r3, sp, #1856	; 0x740
   14890:	and	r4, r4, r0
   14894:	str	lr, [sp, #1880]	; 0x758
   14898:	add	r3, r3, #8
   1489c:	add	lr, sp, #1872	; 0x750
   148a0:	eor	r2, r2, r4
   148a4:	mov	r0, r2
   148a8:	ldrd	r4, [lr]
   148ac:	ldrd	r2, [r3]
   148b0:	str	ip, [sp, #1896]	; 0x768
   148b4:	lsl	ip, sl, #25
   148b8:	eor	r2, r2, r4
   148bc:	eor	r3, r3, r5
   148c0:	orr	ip, ip, fp, lsr #7
   148c4:	strd	r2, [sp, #48]	; 0x30
   148c8:	adds	r2, r8, r0
   148cc:	adc	r3, r9, r1
   148d0:	str	ip, [sp, #1904]	; 0x770
   148d4:	strd	r2, [sp, #56]	; 0x38
   148d8:	add	r3, sp, #1872	; 0x750
   148dc:	add	r3, r3, #8
   148e0:	ldrd	r0, [r3]
   148e4:	ldrd	r2, [sp, #48]	; 0x30
   148e8:	add	ip, sp, #1888	; 0x760
   148ec:	add	ip, ip, #8
   148f0:	eor	r3, r3, r1
   148f4:	add	r1, sp, #1888	; 0x760
   148f8:	ldrd	r8, [ip]
   148fc:	eor	r2, r2, r0
   14900:	ldrd	r0, [r1]
   14904:	strd	r6, [sp, #40]	; 0x28
   14908:	ldrd	r6, [sp, #32]
   1490c:	eor	r0, r0, r8
   14910:	eor	r1, r1, r9
   14914:	ldrd	r8, [sp, #56]	; 0x38
   14918:	add	ip, sp, #1904	; 0x770
   1491c:	orr	r4, r6, sl
   14920:	adds	r8, r8, r2
   14924:	adc	r9, r9, r3
   14928:	orr	r5, r7, fp
   1492c:	mov	r2, r8
   14930:	mov	r3, r9
   14934:	and	r6, r6, sl
   14938:	ldrd	r8, [ip]
   1493c:	and	r7, r7, fp
   14940:	strd	sl, [sp, #48]	; 0x30
   14944:	ldrd	sl, [sp, #24]
   14948:	eor	r8, r8, r0
   1494c:	eor	r9, r9, r1
   14950:	and	sl, sl, r4
   14954:	and	fp, fp, r5
   14958:	mov	r0, r8
   1495c:	mov	r1, r9
   14960:	orr	r8, r6, sl
   14964:	orr	r9, r7, fp
   14968:	ldrd	r6, [sp, #8]
   1496c:	adds	r6, r6, r2
   14970:	adc	r7, r7, r3
   14974:	adds	r0, r0, r8
   14978:	adc	r1, r1, r9
   1497c:	adds	r4, r0, r2
   14980:	lsr	r2, r6, #14
   14984:	adc	r5, r1, r3
   14988:	orr	r1, r2, r7, lsl #18
   1498c:	mov	fp, r5
   14990:	lsr	r3, r6, #18
   14994:	str	r1, [sp, #1912]	; 0x778
   14998:	lsl	r1, r7, #23
   1499c:	orr	r3, r3, r7, lsl #14
   149a0:	lsr	r2, r4, #28
   149a4:	orr	r1, r1, r6, lsr #9
   149a8:	lsr	ip, r7, #14
   149ac:	mov	sl, r4
   149b0:	lsr	r0, r7, #18
   149b4:	ldrd	r8, [sp, #40]	; 0x28
   149b8:	orr	ip, ip, r6, lsl #18
   149bc:	str	r3, [sp, #1920]	; 0x780
   149c0:	lsl	r3, r5, #30
   149c4:	ldrd	r4, [sp, #16]
   149c8:	str	r1, [sp, #1932]	; 0x78c
   149cc:	orr	r1, r2, fp, lsl #4
   149d0:	str	ip, [sp, #1916]	; 0x77c
   149d4:	str	r1, [sp, #1936]	; 0x790
   149d8:	orr	ip, r0, r6, lsl #14
   149dc:	mov	r1, fp
   149e0:	mov	r0, sl
   149e4:	orr	r3, r3, sl, lsr #2
   149e8:	strd	r0, [sp, #8]
   149ec:	add	r1, sp, #7296	; 0x1c80
   149f0:	add	r1, r1, #24
   149f4:	str	ip, [sp, #1924]	; 0x784
   149f8:	str	r3, [sp, #1948]	; 0x79c
   149fc:	lsl	r2, sl, #30
   14a00:	ldrd	r0, [r1]
   14a04:	lsr	ip, fp, #28
   14a08:	lsl	r3, fp, #25
   14a0c:	add	fp, pc, #372	; 0x174
   14a10:	ldrd	sl, [fp]
   14a14:	eor	r8, r8, r4
   14a18:	eor	r9, r9, r5
   14a1c:	adds	r0, r0, sl
   14a20:	adc	r1, r1, fp
   14a24:	mov	fp, r7
   14a28:	mov	sl, r6
   14a2c:	lsl	lr, r6, #23
   14a30:	and	r7, r7, r9
   14a34:	and	r6, r6, r8
   14a38:	mov	r8, r6
   14a3c:	mov	r9, r7
   14a40:	mov	r6, sl
   14a44:	mov	r7, fp
   14a48:	orr	lr, lr, fp, lsr #9
   14a4c:	ldrd	sl, [sp, #8]
   14a50:	str	lr, [sp, #1928]	; 0x788
   14a54:	add	lr, sp, #1920	; 0x780
   14a58:	orr	ip, ip, sl, lsl #4
   14a5c:	orr	r3, r3, sl, lsr #7
   14a60:	str	ip, [sp, #1940]	; 0x794
   14a64:	str	r3, [sp, #1956]	; 0x7a4
   14a68:	orr	ip, r2, fp, lsr #2
   14a6c:	ldrd	r2, [sp, #80]	; 0x50
   14a70:	str	ip, [sp, #1944]	; 0x798
   14a74:	lsl	ip, sl, #25
   14a78:	adds	r2, r2, r0
   14a7c:	adc	r3, r3, r1
   14a80:	mov	r0, r2
   14a84:	mov	r2, r4
   14a88:	mov	r1, r3
   14a8c:	eor	r2, r2, r8
   14a90:	mov	r3, r5
   14a94:	eor	r3, r3, r9
   14a98:	mov	r8, r2
   14a9c:	adds	r8, r8, r0
   14aa0:	mov	r9, r3
   14aa4:	add	r3, sp, #1904	; 0x770
   14aa8:	adc	r9, r9, r1
   14aac:	add	r3, r3, #8
   14ab0:	add	r1, sp, #1920	; 0x780
   14ab4:	add	r1, r1, #8
   14ab8:	ldrd	sl, [lr]
   14abc:	ldrd	r2, [r3]
   14ac0:	ldrd	r0, [r1]
   14ac4:	ldrd	r4, [sp, #8]
   14ac8:	eor	r2, r2, sl
   14acc:	eor	r3, r3, fp
   14ad0:	eor	r0, r0, r2
   14ad4:	eor	r1, r1, r3
   14ad8:	add	r3, sp, #1936	; 0x790
   14adc:	strd	r0, [sp, #56]	; 0x38
   14ae0:	ldrd	r0, [r3]
   14ae4:	add	r3, sp, #1936	; 0x790
   14ae8:	add	r3, r3, #8
   14aec:	ldrd	sl, [sp, #48]	; 0x30
   14af0:	ldrd	r2, [r3]
   14af4:	ldr	lr, [sp, #12]
   14af8:	orr	r4, r4, sl
   14afc:	orr	r5, r5, fp
   14b00:	eor	r0, r0, r2
   14b04:	ldrd	sl, [sp, #48]	; 0x30
   14b08:	eor	r1, r1, r3
   14b0c:	ldrd	r2, [sp, #8]
   14b10:	orr	ip, ip, lr, lsr #7
   14b14:	str	ip, [sp, #1952]	; 0x7a0
   14b18:	and	r2, r2, sl
   14b1c:	and	r3, r3, fp
   14b20:	mov	sl, r2
   14b24:	mov	fp, r3
   14b28:	ldrd	r2, [sp, #32]
   14b2c:	add	ip, sp, #1952	; 0x7a0
   14b30:	and	r2, r2, r4
   14b34:	and	r3, r3, r5
   14b38:	mov	r4, r2
   14b3c:	mov	r5, r3
   14b40:	ldrd	r2, [sp, #56]	; 0x38
   14b44:	orr	sl, sl, r4
   14b48:	orr	fp, fp, r5
   14b4c:	adds	r2, r2, r8
   14b50:	adc	r3, r3, r9
   14b54:	ldrd	r8, [ip]
   14b58:	eor	r8, r8, r0
   14b5c:	eor	r9, r9, r1
   14b60:	mov	r0, r8
   14b64:	mov	r1, r9
   14b68:	ldrd	r8, [sp, #24]
   14b6c:	adds	r8, r8, r2
   14b70:	adc	r9, r9, r3
   14b74:	adds	r0, r0, sl
   14b78:	b	14ba0 <dcngettext@plt+0x3bb0>
   14b7c:	nop			; (mov r0, r0)
   14b80:	vmla.i<illegal width 64>	q12, <illegal reg q5.5>, <illegal reg q15.5>
   14b84:	adcsvc	r5, lr, #116, 26	; 0x1d00
   14b88:	blcc	5ba654 <stdout@@GLIBC_2.4+0x57f4e8>
   14b8c:	ldrshhi	fp, [lr], #30
   14b90:	strbcs	r1, [r7, #565]	; 0x235
   14b94:	blls	ff716638 <stdout@@GLIBC_2.4+0xff6db4cc>
   14b98:	svcgt	0x00692694
   14b9c:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   14ba0:	strd	r8, [sp, #24]
   14ba4:	ldrd	r4, [sp, #24]
   14ba8:	adc	r1, r1, fp
   14bac:	adds	r8, r0, r2
   14bb0:	lsr	r2, r4, #14
   14bb4:	adc	r9, r1, r3
   14bb8:	orr	r1, r2, r5, lsl #18
   14bbc:	str	r1, [sp, #1960]	; 0x7a8
   14bc0:	mov	fp, r9
   14bc4:	lsl	r1, r5, #23
   14bc8:	lsr	r2, r8, #28
   14bcc:	orr	r1, r1, r4, lsr #9
   14bd0:	lsr	r3, r4, #18
   14bd4:	orr	r3, r3, r5, lsl #14
   14bd8:	str	r1, [sp, #1980]	; 0x7bc
   14bdc:	orr	r1, r2, fp, lsl #4
   14be0:	mov	sl, r8
   14be4:	str	r3, [sp, #1968]	; 0x7b0
   14be8:	str	r1, [sp, #1984]	; 0x7c0
   14bec:	lsl	r3, r9, #30
   14bf0:	add	r1, sp, #7296	; 0x1c80
   14bf4:	ldrd	r8, [sp, #40]	; 0x28
   14bf8:	lsr	ip, r5, #14
   14bfc:	add	r1, r1, #32
   14c00:	lsr	r0, r5, #18
   14c04:	orr	ip, ip, r4, lsl #18
   14c08:	strd	r6, [sp, #56]	; 0x38
   14c0c:	eor	r8, r8, r6
   14c10:	eor	r9, r9, r7
   14c14:	str	ip, [sp, #1964]	; 0x7ac
   14c18:	mov	r7, r5
   14c1c:	orr	ip, r0, r4, lsl #14
   14c20:	mov	r6, r4
   14c24:	ldrd	r0, [r1]
   14c28:	lsl	lr, r4, #23
   14c2c:	sub	r5, pc, #164	; 0xa4
   14c30:	ldrd	r4, [r5]
   14c34:	orr	r3, r3, sl, lsr #2
   14c38:	str	r3, [sp, #1996]	; 0x7cc
   14c3c:	adds	r0, r0, r4
   14c40:	adc	r1, r1, r5
   14c44:	mov	r4, r6
   14c48:	mov	r5, r7
   14c4c:	and	r4, r4, r8
   14c50:	and	r5, r5, r9
   14c54:	mov	r8, r4
   14c58:	mov	r9, r5
   14c5c:	ldrd	r4, [sp, #16]
   14c60:	lsl	r3, fp, #25
   14c64:	orr	r3, r3, sl, lsr #7
   14c68:	adds	r4, r4, r0
   14c6c:	adc	r5, r5, r1
   14c70:	mov	r0, r4
   14c74:	mov	r1, r5
   14c78:	ldrd	r4, [sp, #40]	; 0x28
   14c7c:	orr	lr, lr, r7, lsr #9
   14c80:	str	r3, [sp, #2004]	; 0x7d4
   14c84:	add	r3, sp, #1952	; 0x7a0
   14c88:	str	ip, [sp, #1972]	; 0x7b4
   14c8c:	str	lr, [sp, #1976]	; 0x7b8
   14c90:	eor	r4, r4, r8
   14c94:	eor	r5, r5, r9
   14c98:	lsr	ip, fp, #28
   14c9c:	add	lr, sp, #1968	; 0x7b0
   14ca0:	add	r3, r3, #8
   14ca4:	ldrd	r6, [sp, #8]
   14ca8:	lsl	r2, sl, #30
   14cac:	orr	ip, ip, sl, lsl #4
   14cb0:	strd	r4, [sp, #16]
   14cb4:	str	ip, [sp, #1988]	; 0x7c4
   14cb8:	ldrd	r4, [lr]
   14cbc:	orr	ip, r2, fp, lsr #2
   14cc0:	ldrd	r2, [r3]
   14cc4:	orr	r8, r6, sl
   14cc8:	orr	r9, r7, fp
   14ccc:	eor	r2, r2, r4
   14cd0:	eor	r3, r3, r5
   14cd4:	mov	r4, r8
   14cd8:	mov	r5, r9
   14cdc:	ldrd	r8, [sp, #16]
   14ce0:	str	ip, [sp, #1992]	; 0x7c8
   14ce4:	lsl	ip, sl, #25
   14ce8:	adds	r8, r8, r0
   14cec:	adc	r9, r9, r1
   14cf0:	add	r1, sp, #1968	; 0x7b0
   14cf4:	add	r1, r1, #8
   14cf8:	orr	ip, ip, fp, lsr #7
   14cfc:	ldrd	r0, [r1]
   14d00:	strd	sl, [sp, #80]	; 0x50
   14d04:	str	ip, [sp, #2000]	; 0x7d0
   14d08:	eor	r0, r0, r2
   14d0c:	eor	r1, r1, r3
   14d10:	add	r3, sp, #1984	; 0x7c0
   14d14:	strd	r0, [sp, #16]
   14d18:	ldrd	r0, [r3]
   14d1c:	add	r3, sp, #1984	; 0x7c0
   14d20:	add	r3, r3, #8
   14d24:	ldrd	r2, [r3]
   14d28:	eor	r0, r0, r2
   14d2c:	eor	r1, r1, r3
   14d30:	mov	r3, r7
   14d34:	strd	r0, [sp, #64]	; 0x40
   14d38:	ldrd	r0, [sp, #48]	; 0x30
   14d3c:	and	r3, r3, fp
   14d40:	mov	r2, r6
   14d44:	and	r0, r0, r4
   14d48:	and	r1, r1, r5
   14d4c:	mov	r4, r0
   14d50:	mov	r5, r1
   14d54:	ldrd	r0, [sp, #16]
   14d58:	mov	fp, r3
   14d5c:	and	r2, r2, sl
   14d60:	adds	r0, r0, r8
   14d64:	adc	r1, r1, r9
   14d68:	mov	r3, r1
   14d6c:	add	r1, sp, #2000	; 0x7d0
   14d70:	ldrd	r8, [sp, #64]	; 0x40
   14d74:	mov	sl, r2
   14d78:	mov	r2, r0
   14d7c:	ldrd	r0, [r1]
   14d80:	orr	sl, sl, r4
   14d84:	orr	fp, fp, r5
   14d88:	eor	r8, r8, r0
   14d8c:	eor	r9, r9, r1
   14d90:	mov	r0, r8
   14d94:	mov	r1, r9
   14d98:	ldrd	r8, [sp, #32]
   14d9c:	adds	r8, r8, r2
   14da0:	adc	r9, r9, r3
   14da4:	adds	r0, r0, sl
   14da8:	adc	r1, r1, fp
   14dac:	adds	r4, r0, r2
   14db0:	adc	r5, r1, r3
   14db4:	lsr	r3, r8, #14
   14db8:	orr	r3, r3, r9, lsl #18
   14dbc:	str	r3, [sp, #2008]	; 0x7d8
   14dc0:	ldrd	r6, [sp, #56]	; 0x38
   14dc4:	ldrd	sl, [sp, #24]
   14dc8:	lsr	r2, r8, #18
   14dcc:	orr	r1, r2, r9, lsl #14
   14dd0:	str	r1, [sp, #2016]	; 0x7e0
   14dd4:	eor	sl, sl, r6
   14dd8:	lsr	r1, r4, #28
   14ddc:	mov	r2, sl
   14de0:	orr	r1, r1, r5, lsl #4
   14de4:	mov	sl, r4
   14de8:	lsr	lr, r9, #18
   14dec:	str	r1, [sp, #2032]	; 0x7f0
   14df0:	lsr	r1, r5, #28
   14df4:	lsl	r0, r9, #23
   14df8:	orr	lr, lr, r8, lsl #14
   14dfc:	orr	r1, r1, sl, lsl #4
   14e00:	lsr	r3, r9, #14
   14e04:	orr	r3, r3, r8, lsl #18
   14e08:	eor	fp, fp, r7
   14e0c:	str	lr, [sp, #2020]	; 0x7e4
   14e10:	lsl	ip, r5, #30
   14e14:	orr	lr, r0, r8, lsr #9
   14e18:	str	r1, [sp, #2036]	; 0x7f4
   14e1c:	add	r1, sp, #7296	; 0x1c80
   14e20:	str	r3, [sp, #2012]	; 0x7dc
   14e24:	str	lr, [sp, #2028]	; 0x7ec
   14e28:	mov	r3, fp
   14e2c:	orr	ip, ip, r4, lsr #2
   14e30:	mov	fp, r5
   14e34:	lsl	lr, r4, #30
   14e38:	mov	r5, r9
   14e3c:	mov	r4, r8
   14e40:	add	r1, r1, #40	; 0x28
   14e44:	lsl	r0, r8, #23
   14e48:	and	r4, r4, r2
   14e4c:	and	r5, r5, r3
   14e50:	mov	r2, r4
   14e54:	mov	r3, r5
   14e58:	strd	r8, [sp, #88]	; 0x58
   14e5c:	sub	r5, pc, #716	; 0x2cc
   14e60:	ldrd	r4, [r5]
   14e64:	orr	r9, r0, r9, lsr #9
   14e68:	ldrd	r0, [r1]
   14e6c:	orr	lr, lr, fp, lsr #2
   14e70:	str	lr, [sp, #2040]	; 0x7f8
   14e74:	adds	r0, r0, r4
   14e78:	adc	r1, r1, r5
   14e7c:	ldrd	r4, [sp, #40]	; 0x28
   14e80:	add	lr, sp, #2000	; 0x7d0
   14e84:	add	lr, lr, #8
   14e88:	adds	r4, r4, r0
   14e8c:	adc	r5, r5, r1
   14e90:	mov	r0, r4
   14e94:	mov	r1, r5
   14e98:	ldrd	r4, [lr]
   14e9c:	add	lr, sp, #2016	; 0x7e0
   14ea0:	strd	r6, [sp, #32]
   14ea4:	eor	r6, r6, r2
   14ea8:	eor	r7, r7, r3
   14eac:	mov	r2, r6
   14eb0:	mov	r3, r7
   14eb4:	ldrd	r6, [lr]
   14eb8:	str	r9, [sp, #2024]	; 0x7e8
   14ebc:	str	ip, [sp, #2044]	; 0x7fc
   14ec0:	eor	r4, r4, r6
   14ec4:	add	r6, sp, #7296	; 0x1c80
   14ec8:	add	r6, r6, #32
   14ecc:	mov	r9, fp
   14ed0:	lsl	ip, fp, #25
   14ed4:	ldr	fp, [r6]
   14ed8:	mov	r8, sl
   14edc:	orr	ip, ip, sl, lsr #7
   14ee0:	strd	r8, [sp, #16]
   14ee4:	str	ip, [sp, #2052]	; 0x804
   14ee8:	adds	r8, r2, r0
   14eec:	lsl	ip, sl, #25
   14ef0:	lsr	fp, fp, #6
   14ef4:	orr	ip, ip, r9, lsr #7
   14ef8:	str	fp, [sp, #224]	; 0xe0
   14efc:	adc	r9, r3, r1
   14f00:	ldrd	sl, [sp, #80]	; 0x50
   14f04:	ldrd	r0, [sp, #16]
   14f08:	eor	r5, r5, r7
   14f0c:	add	lr, sp, #7296	; 0x1c80
   14f10:	orr	r3, fp, r1
   14f14:	add	r1, sp, #2016	; 0x7e0
   14f18:	add	r1, r1, #8
   14f1c:	orr	r2, sl, r0
   14f20:	ldrd	r0, [r1]
   14f24:	add	lr, lr, #32
   14f28:	str	ip, [sp, #2048]	; 0x800
   14f2c:	eor	r0, r0, r4
   14f30:	eor	r1, r1, r5
   14f34:	ldrd	r4, [sp, #8]
   14f38:	ldr	lr, [lr]
   14f3c:	add	ip, sp, #7168	; 0x1c00
   14f40:	and	r4, r4, r2
   14f44:	add	r2, sp, #7296	; 0x1c80
   14f48:	and	r5, r5, r3
   14f4c:	add	r2, r2, #36	; 0x24
   14f50:	strd	r4, [sp, #40]	; 0x28
   14f54:	lsr	lr, lr, #19
   14f58:	ldr	r5, [r2]
   14f5c:	mov	r7, lr
   14f60:	add	lr, sp, #7168	; 0x1c00
   14f64:	add	lr, lr, #56	; 0x38
   14f68:	add	ip, ip, #56	; 0x38
   14f6c:	orr	r3, r7, r5, lsl #13
   14f70:	ldr	lr, [lr]
   14f74:	ldr	ip, [ip]
   14f78:	str	r3, [sp, #2056]	; 0x808
   14f7c:	ldr	r3, [r6]
   14f80:	lsl	r4, r5, #3
   14f84:	lsr	lr, lr, #1
   14f88:	orr	r3, r4, r3, lsr #29
   14f8c:	str	r3, [sp, #2068]	; 0x814
   14f90:	add	r3, sp, #7168	; 0x1c00
   14f94:	add	r3, r3, #56	; 0x38
   14f98:	lsr	ip, ip, #8
   14f9c:	ldr	r3, [r3]
   14fa0:	adds	r8, r8, r0
   14fa4:	adc	r9, r9, r1
   14fa8:	lsr	r3, r3, #7
   14fac:	str	r3, [sp, #232]	; 0xe8
   14fb0:	add	r3, sp, #7168	; 0x1c00
   14fb4:	add	r3, r3, #60	; 0x3c
   14fb8:	add	r1, sp, #2032	; 0x7f0
   14fbc:	ldr	r3, [r3]
   14fc0:	add	r1, r1, #8
   14fc4:	ldrd	r6, [r1]
   14fc8:	orr	r3, lr, r3, lsl #31
   14fcc:	str	r3, [sp, #2072]	; 0x818
   14fd0:	add	r3, sp, #7168	; 0x1c00
   14fd4:	add	r3, r3, #60	; 0x3c
   14fd8:	lsr	r4, r5, #19
   14fdc:	ldr	r3, [r3]
   14fe0:	lsr	lr, r3, #1
   14fe4:	add	r3, sp, #7168	; 0x1c00
   14fe8:	add	r3, r3, #60	; 0x3c
   14fec:	ldr	r3, [r3]
   14ff0:	orr	r3, ip, r3, lsl #24
   14ff4:	str	r3, [sp, #2080]	; 0x820
   14ff8:	add	r3, sp, #7168	; 0x1c00
   14ffc:	add	r3, r3, #60	; 0x3c
   15000:	ldr	r3, [r3]
   15004:	lsr	ip, r3, #8
   15008:	ldr	r3, [sp, #224]	; 0xe0
   1500c:	orr	r3, r3, r5, lsl #26
   15010:	str	r3, [sp, #224]	; 0xe0
   15014:	add	r3, sp, #2032	; 0x7f0
   15018:	mov	r5, fp
   1501c:	ldrd	r2, [r3]
   15020:	eor	r3, r3, r7
   15024:	mov	r1, r3
   15028:	add	r3, sp, #2048	; 0x800
   1502c:	eor	r2, r2, r6
   15030:	mov	r0, r2
   15034:	ldrd	r2, [r3]
   15038:	eor	r3, r3, r1
   1503c:	mov	r1, r3
   15040:	add	r3, sp, #7296	; 0x1c80
   15044:	add	r3, r3, #32
   15048:	eor	r2, r2, r0
   1504c:	ldr	r3, [r3]
   15050:	mov	r0, r2
   15054:	orr	r3, r4, r3, lsl #13
   15058:	str	r3, [sp, #2060]	; 0x80c
   1505c:	ldrd	r2, [sp, #16]
   15060:	mov	r4, sl
   15064:	and	r4, r4, r2
   15068:	and	r5, r5, r3
   1506c:	ldrd	r2, [sp, #40]	; 0x28
   15070:	orr	r2, r2, r4
   15074:	add	r4, sp, #7296	; 0x1c80
   15078:	add	r4, r4, #32
   1507c:	orr	r3, r3, r5
   15080:	ldr	r5, [r4]
   15084:	lsl	r4, r5, #3
   15088:	add	r5, sp, #7296	; 0x1c80
   1508c:	add	r5, r5, #36	; 0x24
   15090:	ldr	r5, [r5]
   15094:	orr	r5, r4, r5, lsr #29
   15098:	add	r4, sp, #7168	; 0x1c00
   1509c:	add	r4, r4, #60	; 0x3c
   150a0:	ldr	r7, [r4]
   150a4:	str	r5, [sp, #2064]	; 0x810
   150a8:	add	r4, sp, #7168	; 0x1c00
   150ac:	ldr	r5, [sp, #232]	; 0xe8
   150b0:	add	r4, r4, #56	; 0x38
   150b4:	orr	r5, r5, r7, lsl #25
   150b8:	str	r5, [sp, #232]	; 0xe8
   150bc:	ldr	r5, [r4]
   150c0:	orr	ip, ip, r5, lsl #24
   150c4:	str	ip, [sp, #2084]	; 0x824
   150c8:	add	ip, sp, #7296	; 0x1c80
   150cc:	orr	lr, lr, r5, lsl #31
   150d0:	add	ip, ip, #36	; 0x24
   150d4:	ldrd	r4, [sp, #48]	; 0x30
   150d8:	ldr	ip, [ip]
   150dc:	str	lr, [sp, #2076]	; 0x81c
   150e0:	adds	r4, r4, r8
   150e4:	adc	r5, r5, r9
   150e8:	adds	r2, r2, r0
   150ec:	adc	r3, r3, r1
   150f0:	lsr	ip, ip, #6
   150f4:	add	r1, sp, #2048	; 0x800
   150f8:	str	ip, [sp, #228]	; 0xe4
   150fc:	add	r1, r1, #8
   15100:	add	ip, sp, #2064	; 0x810
   15104:	strd	r4, [sp, #64]	; 0x40
   15108:	ldrd	r0, [r1]
   1510c:	ldrd	r4, [ip]
   15110:	lsr	ip, r7, #7
   15114:	str	ip, [sp, #236]	; 0xec
   15118:	add	ip, sp, #7168	; 0x1c00
   1511c:	add	ip, ip, #48	; 0x30
   15120:	eor	r0, r0, r4
   15124:	eor	r1, r1, r5
   15128:	ldrd	r4, [ip]
   1512c:	add	ip, sp, #7232	; 0x1c40
   15130:	add	ip, ip, #56	; 0x38
   15134:	ldrd	r6, [ip]
   15138:	add	ip, sp, #2080	; 0x820
   1513c:	adds	r4, r4, r6
   15140:	adc	r5, r5, r7
   15144:	mov	r6, r4
   15148:	adds	r4, r2, r8
   1514c:	mov	r7, r5
   15150:	adc	r5, r3, r9
   15154:	ldrd	r2, [sp, #224]	; 0xe0
   15158:	ldrd	r8, [ip]
   1515c:	mov	sl, r4
   15160:	eor	r3, r3, r1
   15164:	mov	r1, r3
   15168:	add	r3, sp, #2064	; 0x810
   1516c:	add	r3, r3, #8
   15170:	eor	r2, r2, r0
   15174:	mov	r0, r2
   15178:	ldrd	r2, [r3]
   1517c:	adds	r6, r6, r0
   15180:	adc	r7, r7, r1
   15184:	eor	r2, r2, r8
   15188:	eor	r3, r3, r9
   1518c:	ldrd	r8, [sp, #64]	; 0x40
   15190:	mov	r0, r6
   15194:	mov	r1, r7
   15198:	ldrd	r6, [sp, #232]	; 0xe8
   1519c:	mov	fp, r5
   151a0:	mov	r4, r2
   151a4:	mov	r5, r3
   151a8:	lsr	ip, r8, #14
   151ac:	lsr	lr, r8, #18
   151b0:	orr	ip, ip, r9, lsl #18
   151b4:	eor	r6, r6, r4
   151b8:	eor	r7, r7, r5
   151bc:	adds	r6, r0, r6
   151c0:	str	ip, [sp, #2088]	; 0x828
   151c4:	mov	r5, r7
   151c8:	orr	ip, lr, r9, lsl #14
   151cc:	adc	r7, r1, r5
   151d0:	str	ip, [sp, #2096]	; 0x830
   151d4:	lsr	r0, r9, #18
   151d8:	lsr	ip, r9, #14
   151dc:	lsl	r1, r9, #23
   151e0:	mov	r4, sl
   151e4:	orr	ip, ip, r8, lsl #18
   151e8:	orr	r1, r1, r8, lsr #9
   151ec:	lsr	lr, sl, #28
   151f0:	orr	sl, r0, r8, lsl #14
   151f4:	mov	r5, fp
   151f8:	str	ip, [sp, #2092]	; 0x82c
   151fc:	str	sl, [sp, #2100]	; 0x834
   15200:	lsl	ip, fp, #30
   15204:	str	r1, [sp, #2108]	; 0x83c
   15208:	ldrd	sl, [sp, #24]
   1520c:	ldrd	r0, [sp, #88]	; 0x58
   15210:	add	r3, pc, #912	; 0x390
   15214:	ldrd	r2, [r3]
   15218:	orr	lr, lr, r5, lsl #4
   1521c:	eor	sl, sl, r0
   15220:	eor	fp, fp, r1
   15224:	mov	r0, sl
   15228:	mov	r1, fp
   1522c:	mov	sl, r4
   15230:	mov	fp, r5
   15234:	orr	ip, ip, r4, lsr #2
   15238:	mov	r5, r9
   1523c:	mov	r4, r8
   15240:	and	r4, r4, r0
   15244:	and	r5, r5, r1
   15248:	mov	r0, r4
   1524c:	mov	r1, r5
   15250:	ldrd	r4, [sp, #32]
   15254:	strd	r6, [sp, #160]	; 0xa0
   15258:	adds	r6, r6, r2
   1525c:	adc	r7, r7, r3
   15260:	str	ip, [sp, #2124]	; 0x84c
   15264:	lsl	ip, r8, #23
   15268:	adds	r4, r4, r6
   1526c:	mov	r3, r7
   15270:	orr	ip, ip, r9, lsr #9
   15274:	str	lr, [sp, #2112]	; 0x840
   15278:	lsr	lr, fp, #28
   1527c:	orr	lr, lr, sl, lsl #4
   15280:	adc	r5, r5, r3
   15284:	str	ip, [sp, #2104]	; 0x838
   15288:	lsl	ip, sl, #30
   1528c:	orr	ip, ip, fp, lsr #2
   15290:	mov	r2, r4
   15294:	mov	r3, r5
   15298:	str	lr, [sp, #2116]	; 0x844
   1529c:	ldrd	r4, [sp, #24]
   152a0:	lsl	lr, fp, #25
   152a4:	str	ip, [sp, #2120]	; 0x848
   152a8:	orr	ip, lr, sl, lsr #7
   152ac:	add	lr, sp, #2080	; 0x820
   152b0:	add	lr, lr, #8
   152b4:	eor	r4, r4, r0
   152b8:	eor	r5, r5, r1
   152bc:	mov	r0, r4
   152c0:	mov	r1, r5
   152c4:	ldrd	r4, [lr]
   152c8:	add	lr, sp, #2096	; 0x830
   152cc:	mov	r9, fp
   152d0:	ldrd	r6, [lr]
   152d4:	add	lr, sp, #7296	; 0x1c80
   152d8:	add	lr, lr, #40	; 0x28
   152dc:	eor	r4, r4, r6
   152e0:	add	r6, sp, #7296	; 0x1c80
   152e4:	add	r6, r6, #40	; 0x28
   152e8:	ldr	fp, [r6]
   152ec:	ldr	lr, [lr]
   152f0:	adds	r8, r0, r2
   152f4:	str	ip, [sp, #2132]	; 0x854
   152f8:	lsr	fp, fp, #6
   152fc:	lsl	ip, sl, #25
   15300:	orr	ip, ip, r9, lsr #7
   15304:	lsr	lr, lr, #19
   15308:	str	fp, [sp, #240]	; 0xf0
   1530c:	mov	fp, r9
   15310:	adc	r9, r1, r3
   15314:	add	r1, sp, #2096	; 0x830
   15318:	eor	r5, r5, r7
   1531c:	add	r1, r1, #8
   15320:	mov	r7, lr
   15324:	add	lr, sp, #7232	; 0x1c40
   15328:	ldr	lr, [lr]
   1532c:	str	ip, [sp, #2128]	; 0x850
   15330:	ldrd	r0, [r1]
   15334:	lsr	lr, lr, #1
   15338:	add	ip, sp, #7232	; 0x1c40
   1533c:	eor	r0, r0, r4
   15340:	add	r4, sp, #7296	; 0x1c80
   15344:	add	r4, r4, #44	; 0x2c
   15348:	eor	r1, r1, r5
   1534c:	mov	r5, r7
   15350:	ldr	r7, [r4]
   15354:	ldr	ip, [ip]
   15358:	adds	r8, r8, r0
   1535c:	orr	r5, r5, r7, lsl #13
   15360:	str	r5, [sp, #2136]	; 0x858
   15364:	ldr	r5, [r6]
   15368:	lsl	r4, r7, #3
   1536c:	lsr	ip, ip, #8
   15370:	orr	r5, r4, r5, lsr #29
   15374:	str	r5, [sp, #2148]	; 0x864
   15378:	add	r5, sp, #7232	; 0x1c40
   1537c:	adc	r9, r9, r1
   15380:	ldr	r5, [r5]
   15384:	add	r1, sp, #2112	; 0x840
   15388:	lsr	r4, r7, #19
   1538c:	lsr	r5, r5, #7
   15390:	str	r5, [sp, #248]	; 0xf8
   15394:	add	r5, sp, #7232	; 0x1c40
   15398:	add	r5, r5, #4
   1539c:	ldrd	r0, [r1]
   153a0:	ldr	r5, [r5]
   153a4:	ldrd	r2, [sp, #16]
   153a8:	strd	sl, [sp, #72]	; 0x48
   153ac:	orr	lr, lr, r5, lsl #31
   153b0:	str	lr, [sp, #2152]	; 0x868
   153b4:	lsr	lr, r5, #1
   153b8:	add	r5, sp, #7232	; 0x1c40
   153bc:	add	r5, r5, #4
   153c0:	orr	r2, r2, sl
   153c4:	ldr	r5, [r5]
   153c8:	orr	r3, r3, fp
   153cc:	ldrd	sl, [sp, #80]	; 0x50
   153d0:	orr	ip, ip, r5, lsl #24
   153d4:	str	ip, [sp, #2160]	; 0x870
   153d8:	lsr	ip, r5, #8
   153dc:	ldr	r5, [sp, #240]	; 0xf0
   153e0:	and	sl, sl, r2
   153e4:	orr	r5, r5, r7, lsl #26
   153e8:	str	r5, [sp, #240]	; 0xf0
   153ec:	add	r5, sp, #2112	; 0x840
   153f0:	add	r5, r5, #8
   153f4:	ldrd	r6, [r5]
   153f8:	add	r5, sp, #2128	; 0x850
   153fc:	and	fp, fp, r3
   15400:	eor	r0, r0, r6
   15404:	eor	r1, r1, r7
   15408:	ldrd	r6, [r5]
   1540c:	add	r5, sp, #7296	; 0x1c80
   15410:	add	r5, r5, #40	; 0x28
   15414:	mov	r2, sl
   15418:	ldr	r5, [r5]
   1541c:	mov	r3, fp
   15420:	ldrd	sl, [sp, #72]	; 0x48
   15424:	orr	r5, r4, r5, lsl #13
   15428:	str	r5, [sp, #2140]	; 0x85c
   1542c:	ldrd	r4, [sp, #16]
   15430:	eor	r7, r7, r1
   15434:	mov	r1, r7
   15438:	and	r4, r4, sl
   1543c:	orr	r2, r2, r4
   15440:	add	r4, sp, #7296	; 0x1c80
   15444:	add	r4, r4, #40	; 0x28
   15448:	and	r5, r5, fp
   1544c:	orr	r3, r3, r5
   15450:	ldr	r5, [r4]
   15454:	eor	r6, r6, r0
   15458:	mov	r0, r6
   1545c:	lsl	r4, r5, #3
   15460:	add	r5, sp, #7296	; 0x1c80
   15464:	add	r5, r5, #44	; 0x2c
   15468:	ldr	r5, [r5]
   1546c:	orr	r5, r4, r5, lsr #29
   15470:	add	r4, sp, #7232	; 0x1c40
   15474:	add	r4, r4, #4
   15478:	ldr	r7, [r4]
   1547c:	str	r5, [sp, #2144]	; 0x860
   15480:	ldr	r5, [sp, #248]	; 0xf8
   15484:	add	r4, sp, #7232	; 0x1c40
   15488:	orr	r5, r5, r7, lsl #25
   1548c:	str	r5, [sp, #248]	; 0xf8
   15490:	ldr	r5, [r4]
   15494:	orr	lr, lr, r5, lsl #31
   15498:	orr	ip, ip, r5, lsl #24
   1549c:	str	lr, [sp, #2156]	; 0x86c
   154a0:	str	ip, [sp, #2164]	; 0x874
   154a4:	add	ip, sp, #7296	; 0x1c80
   154a8:	add	ip, ip, #44	; 0x2c
   154ac:	ldrd	r6, [sp, #8]
   154b0:	ldr	ip, [ip]
   154b4:	adds	r6, r6, r8
   154b8:	lsr	ip, ip, #6
   154bc:	str	ip, [sp, #244]	; 0xf4
   154c0:	add	ip, sp, #2144	; 0x860
   154c4:	adc	r7, r7, r9
   154c8:	ldrd	r4, [ip]
   154cc:	add	ip, sp, #7232	; 0x1c40
   154d0:	add	ip, ip, #4
   154d4:	adds	r2, r2, r0
   154d8:	ldr	ip, [ip]
   154dc:	adc	r3, r3, r1
   154e0:	add	r1, sp, #2128	; 0x850
   154e4:	lsr	ip, ip, #7
   154e8:	str	ip, [sp, #252]	; 0xfc
   154ec:	add	r1, r1, #8
   154f0:	add	ip, sp, #7168	; 0x1c00
   154f4:	add	ip, ip, #56	; 0x38
   154f8:	ldrd	r0, [r1]
   154fc:	mov	sl, r6
   15500:	mov	fp, r7
   15504:	ldrd	r6, [ip]
   15508:	add	ip, sp, #7296	; 0x1c80
   1550c:	eor	r0, r0, r4
   15510:	eor	r1, r1, r5
   15514:	ldrd	r4, [ip]
   15518:	add	ip, sp, #2160	; 0x870
   1551c:	lsr	lr, sl, #18
   15520:	adds	r6, r6, r4
   15524:	adc	r7, r7, r5
   15528:	adds	r8, r8, r2
   1552c:	adc	r9, r9, r3
   15530:	ldrd	r2, [sp, #240]	; 0xf0
   15534:	ldrd	r4, [ip]
   15538:	lsr	ip, sl, #14
   1553c:	eor	r3, r3, r1
   15540:	mov	r1, r3
   15544:	add	r3, sp, #2144	; 0x860
   15548:	add	r3, r3, #8
   1554c:	eor	r2, r2, r0
   15550:	mov	r0, r2
   15554:	ldrd	r2, [r3]
   15558:	adds	r0, r0, r6
   1555c:	adc	r1, r1, r7
   15560:	mov	r6, sl
   15564:	mov	r7, fp
   15568:	ldrd	sl, [sp, #248]	; 0xf8
   1556c:	eor	r2, r2, r4
   15570:	eor	r3, r3, r5
   15574:	mov	r4, r2
   15578:	mov	r5, r3
   1557c:	eor	sl, sl, r4
   15580:	eor	fp, fp, r5
   15584:	mov	r4, sl
   15588:	mov	r5, fp
   1558c:	mov	sl, r6
   15590:	mov	fp, r7
   15594:	orr	ip, ip, r7, lsl #18
   15598:	strd	sl, [sp, #48]	; 0x30
   1559c:	adds	sl, r0, r4
   155a0:	adc	fp, r1, r5
   155a4:	b	155b8 <dcngettext@plt+0x45c8>
   155a8:			; <UNDEFINED> instruction: 0x9ef14ad2
   155ac:	ldr	r6, [fp], #2497	; 0x9c1
   155b0:	stmdacc	pc, {r0, r1, r5, r6, r7, r8, sl, sp}^	; <UNPREDICTABLE>
   155b4:	svc	0x00be4786
   155b8:	ldrd	r0, [sp, #48]	; 0x30
   155bc:	lsr	r6, r7, #14
   155c0:	str	ip, [sp, #2168]	; 0x878
   155c4:	orr	ip, lr, r7, lsl #14
   155c8:	lsr	lr, r7, #18
   155cc:	orr	r7, r6, r0, lsl #18
   155d0:	str	r7, [sp, #2172]	; 0x87c
   155d4:	ldrd	r6, [sp, #88]	; 0x58
   155d8:	strd	sl, [sp, #56]	; 0x38
   155dc:	ldrd	sl, [sp, #64]	; 0x40
   155e0:	lsl	r5, r1, #23
   155e4:	orr	r1, lr, r0, lsl #14
   155e8:	str	r1, [sp, #2180]	; 0x884
   155ec:	mov	r0, r6
   155f0:	mov	r1, r7
   155f4:	eor	r0, r0, sl
   155f8:	eor	r1, r1, fp
   155fc:	ldrd	sl, [sp, #48]	; 0x30
   15600:	lsr	r4, r8, #28
   15604:	sub	r3, pc, #92	; 0x5c
   15608:	ldrd	r2, [r3]
   1560c:	orr	lr, r5, sl, lsr #9
   15610:	orr	r5, r4, r9, lsl #4
   15614:	str	r5, [sp, #2192]	; 0x890
   15618:	ldrd	r4, [sp, #56]	; 0x38
   1561c:	str	lr, [sp, #2188]	; 0x88c
   15620:	lsl	lr, sl, #23
   15624:	adds	r4, r4, r2
   15628:	adc	r5, r5, r3
   1562c:	mov	r2, r4
   15630:	mov	r3, r5
   15634:	orr	lr, lr, fp, lsr #9
   15638:	mov	r4, sl
   1563c:	mov	r5, fp
   15640:	ldrd	sl, [sp, #24]
   15644:	str	ip, [sp, #2176]	; 0x880
   15648:	lsl	ip, r9, #30
   1564c:	adds	sl, sl, r2
   15650:	orr	ip, ip, r8, lsr #2
   15654:	and	r5, r5, r1
   15658:	adc	fp, fp, r3
   1565c:	mov	r1, r5
   15660:	str	ip, [sp, #2204]	; 0x89c
   15664:	and	r4, r4, r0
   15668:	lsr	ip, r9, #28
   1566c:	mov	r3, r7
   15670:	mov	r0, r4
   15674:	orr	ip, ip, r8, lsl #4
   15678:	lsl	r4, r8, #30
   1567c:	eor	r3, r3, r1
   15680:	add	r1, sp, #2160	; 0x870
   15684:	str	lr, [sp, #2184]	; 0x888
   15688:	str	ip, [sp, #2196]	; 0x894
   1568c:	lsl	lr, r9, #25
   15690:	orr	ip, r4, r9, lsr #2
   15694:	add	r1, r1, #8
   15698:	str	ip, [sp, #2200]	; 0x898
   1569c:	orr	ip, lr, r8, lsr #7
   156a0:	str	ip, [sp, #2212]	; 0x8a4
   156a4:	mov	r2, r6
   156a8:	ldrd	r6, [r1]
   156ac:	add	r1, sp, #2176	; 0x880
   156b0:	eor	r2, r2, r0
   156b4:	ldrd	r0, [r1]
   156b8:	lsl	ip, r8, #25
   156bc:	add	lr, sp, #2192	; 0x890
   156c0:	eor	r7, r7, r1
   156c4:	add	r1, sp, #7232	; 0x1c40
   156c8:	add	r1, r1, #8
   156cc:	eor	r6, r6, r0
   156d0:	ldr	r1, [r1]
   156d4:	add	lr, lr, #8
   156d8:	adds	r2, r2, sl
   156dc:	lsr	r1, r1, #7
   156e0:	str	r1, [sp, #256]	; 0x100
   156e4:	orr	r1, ip, r9, lsr #7
   156e8:	str	r1, [sp, #2208]	; 0x8a0
   156ec:	add	r1, sp, #7232	; 0x1c40
   156f0:	add	r1, r1, #8
   156f4:	adc	r3, r3, fp
   156f8:	ldr	r1, [r1]
   156fc:	ldrd	sl, [lr]
   15700:	add	lr, sp, #7232	; 0x1c40
   15704:	lsr	ip, r1, #1
   15708:	add	r1, sp, #2176	; 0x880
   1570c:	add	r1, r1, #8
   15710:	add	lr, lr, #12
   15714:	ldrd	r0, [r1]
   15718:	ldr	lr, [lr]
   1571c:	ldrd	r4, [sp, #72]	; 0x48
   15720:	eor	r1, r1, r7
   15724:	mov	r7, r1
   15728:	add	r1, sp, #2192	; 0x890
   1572c:	eor	r0, r0, r6
   15730:	mov	r6, r0
   15734:	ldrd	r0, [r1]
   15738:	orr	ip, ip, lr, lsl #31
   1573c:	str	ip, [sp, #2216]	; 0x8a8
   15740:	eor	r0, r0, sl
   15744:	eor	r1, r1, fp
   15748:	add	ip, sp, #7232	; 0x1c40
   1574c:	ldrd	sl, [sp, #16]
   15750:	add	ip, ip, #8
   15754:	add	lr, sp, #7232	; 0x1c40
   15758:	orr	r4, r4, r8
   1575c:	add	lr, lr, #12
   15760:	and	sl, sl, r4
   15764:	ldr	ip, [ip]
   15768:	ldr	lr, [lr]
   1576c:	mov	r4, sl
   15770:	add	sl, sp, #7232	; 0x1c40
   15774:	orr	r5, r5, r9
   15778:	add	sl, sl, #12
   1577c:	and	fp, fp, r5
   15780:	lsr	ip, ip, #8
   15784:	mov	r5, fp
   15788:	orr	ip, ip, lr, lsl #24
   1578c:	ldr	fp, [sl]
   15790:	str	ip, [sp, #2224]	; 0x8b0
   15794:	lsr	ip, lr, #1
   15798:	ldr	lr, [sp, #256]	; 0x100
   1579c:	adds	r2, r2, r6
   157a0:	orr	lr, lr, fp, lsl #25
   157a4:	ldrd	sl, [sp, #160]	; 0xa0
   157a8:	adc	r3, r3, r7
   157ac:	ldrd	r6, [sp, #72]	; 0x48
   157b0:	str	lr, [sp, #256]	; 0x100
   157b4:	lsr	lr, sl, #6
   157b8:	and	r6, r6, r8
   157bc:	and	r7, r7, r9
   157c0:	str	lr, [sp, #264]	; 0x108
   157c4:	add	lr, sp, #2208	; 0x8a0
   157c8:	strd	r6, [sp, #8]
   157cc:	ldrd	r6, [lr]
   157d0:	add	lr, sp, #7232	; 0x1c40
   157d4:	add	lr, lr, #12
   157d8:	eor	r6, r6, r0
   157dc:	eor	r7, r7, r1
   157e0:	mov	r0, r6
   157e4:	mov	r1, r7
   157e8:	ldrd	r6, [sp, #8]
   157ec:	ldr	lr, [lr]
   157f0:	orr	r6, r6, r4
   157f4:	add	r4, sp, #7232	; 0x1c40
   157f8:	add	r4, r4, #8
   157fc:	orr	r7, r7, r5
   15800:	ldr	r5, [r4]
   15804:	mov	r4, sl
   15808:	lsr	lr, lr, #8
   1580c:	orr	ip, ip, r5, lsl #31
   15810:	str	ip, [sp, #2220]	; 0x8ac
   15814:	lsr	ip, sl, #19
   15818:	add	sl, sp, #7232	; 0x1c40
   1581c:	add	sl, sl, #8
   15820:	mov	r5, fp
   15824:	ldr	fp, [sl]
   15828:	add	sl, sp, #7232	; 0x1c40
   1582c:	orr	ip, ip, r5, lsl #13
   15830:	orr	lr, lr, fp, lsl #24
   15834:	str	lr, [sp, #2228]	; 0x8b4
   15838:	add	sl, sl, #12
   1583c:	lsl	lr, r5, #3
   15840:	str	ip, [sp, #2232]	; 0x8b8
   15844:	orr	ip, lr, r4, lsr #29
   15848:	str	ip, [sp, #2244]	; 0x8c4
   1584c:	ldr	fp, [sl]
   15850:	lsl	ip, r4, #3
   15854:	lsr	lr, r5, #19
   15858:	lsr	fp, fp, #7
   1585c:	str	fp, [sp, #260]	; 0x104
   15860:	ldr	fp, [sp, #264]	; 0x108
   15864:	orr	lr, lr, r4, lsl #13
   15868:	orr	fp, fp, r5, lsl #26
   1586c:	str	fp, [sp, #264]	; 0x108
   15870:	ldrd	sl, [sp, #80]	; 0x50
   15874:	str	lr, [sp, #2236]	; 0x8bc
   15878:	adds	sl, sl, r2
   1587c:	adc	fp, fp, r3
   15880:	adds	r6, r6, r0
   15884:	adc	r7, r7, r1
   15888:	add	r1, sp, #2208	; 0x8a0
   1588c:	strd	sl, [sp, #24]
   15890:	add	r1, r1, #8
   15894:	add	sl, sp, #2224	; 0x8b0
   15898:	ldrd	r0, [r1]
   1589c:	ldrd	sl, [sl]
   158a0:	eor	r1, r1, fp
   158a4:	mov	fp, r5
   158a8:	eor	r0, r0, sl
   158ac:	orr	ip, ip, fp, lsr #29
   158b0:	str	ip, [sp, #2240]	; 0x8c0
   158b4:	lsr	ip, fp, #6
   158b8:	str	ip, [sp, #268]	; 0x10c
   158bc:	add	ip, sp, #7232	; 0x1c40
   158c0:	ldrd	r4, [ip]
   158c4:	add	ip, sp, #7296	; 0x1c80
   158c8:	add	ip, ip, #8
   158cc:	ldrd	sl, [ip]
   158d0:	adds	r4, r4, sl
   158d4:	adc	r5, r5, fp
   158d8:	adds	sl, r6, r2
   158dc:	adc	fp, r7, r3
   158e0:	add	r3, sp, #256	; 0x100
   158e4:	ldrd	r2, [r3]
   158e8:	eor	r3, r3, r1
   158ec:	mov	r1, r3
   158f0:	add	r3, sp, #2224	; 0x8b0
   158f4:	add	r3, r3, #8
   158f8:	ldrd	r6, [r3]
   158fc:	add	r3, sp, #2240	; 0x8c0
   15900:	eor	r2, r2, r0
   15904:	mov	r0, r2
   15908:	ldrd	r2, [r3]
   1590c:	adds	r0, r0, r4
   15910:	adc	r1, r1, r5
   15914:	eor	r7, r7, r3
   15918:	ldr	r3, [sp, #24]
   1591c:	eor	r6, r6, r2
   15920:	ldrd	r4, [sp, #24]
   15924:	lsr	ip, r3, #14
   15928:	add	r3, sp, #264	; 0x108
   1592c:	lsr	lr, r4, #18
   15930:	ldrd	r2, [r3]
   15934:	lsr	r4, r5, #14
   15938:	eor	r3, r3, r7
   1593c:	mov	r7, r3
   15940:	orr	r3, ip, r5, lsl #18
   15944:	str	r3, [sp, #2248]	; 0x8c8
   15948:	ldr	r3, [sp, #28]
   1594c:	eor	r2, r2, r6
   15950:	adds	r2, r0, r2
   15954:	orr	r3, lr, r3, lsl #14
   15958:	str	r3, [sp, #2256]	; 0x8d0
   1595c:	ldr	r3, [sp, #28]
   15960:	lsr	ip, sl, #28
   15964:	lsr	lr, r3, #18
   15968:	adc	r3, r1, r7
   1596c:	ldrd	r6, [sp, #24]
   15970:	strd	r2, [sp, #32]
   15974:	lsl	r1, fp, #30
   15978:	orr	r3, r4, r6, lsl #18
   1597c:	str	r3, [sp, #2252]	; 0x8cc
   15980:	orr	r3, lr, r6, lsl #14
   15984:	ldrd	r4, [sp, #64]	; 0x40
   15988:	str	r3, [sp, #2260]	; 0x8d4
   1598c:	ldrd	r2, [sp, #48]	; 0x30
   15990:	lsl	r0, r7, #23
   15994:	eor	r3, r3, r5
   15998:	mov	r5, r3
   1599c:	orr	r3, r0, r6, lsr #9
   159a0:	str	r3, [sp, #2268]	; 0x8dc
   159a4:	lsl	r3, r6, #23
   159a8:	str	r3, [sp, #8]
   159ac:	orr	r3, ip, fp, lsl #4
   159b0:	str	r3, [sp, #2272]	; 0x8e0
   159b4:	orr	r3, r1, sl, lsr #2
   159b8:	str	r3, [sp, #2284]	; 0x8ec
   159bc:	eor	r2, r2, r4
   159c0:	lsr	r3, fp, #28
   159c4:	mov	r4, r2
   159c8:	str	r3, [sp, #40]	; 0x28
   159cc:	add	r1, pc, #876	; 0x36c
   159d0:	ldrd	r0, [r1]
   159d4:	ldrd	r2, [sp, #32]
   159d8:	lsl	ip, sl, #30
   159dc:	and	r6, r6, r4
   159e0:	adds	r0, r0, r2
   159e4:	adc	r1, r1, r3
   159e8:	mov	r3, r1
   159ec:	mov	r1, r7
   159f0:	mov	lr, r1
   159f4:	ldr	r1, [sp, #8]
   159f8:	mov	r2, r0
   159fc:	orr	lr, r1, lr, lsr #9
   15a00:	ldr	r1, [sp, #40]	; 0x28
   15a04:	lsl	r0, fp, #25
   15a08:	orr	r1, r1, sl, lsl #4
   15a0c:	str	r1, [sp, #2276]	; 0x8e4
   15a10:	orr	r1, ip, fp, lsr #2
   15a14:	str	r1, [sp, #2280]	; 0x8e8
   15a18:	orr	r1, r0, sl, lsr #7
   15a1c:	str	r1, [sp, #2292]	; 0x8f4
   15a20:	ldrd	r0, [sp, #88]	; 0x58
   15a24:	str	lr, [sp, #2264]	; 0x8d8
   15a28:	add	lr, sp, #2240	; 0x8c0
   15a2c:	adds	r0, r0, r2
   15a30:	adc	r1, r1, r3
   15a34:	ldrd	r2, [sp, #64]	; 0x40
   15a38:	add	lr, lr, #8
   15a3c:	and	r7, r7, r5
   15a40:	eor	r2, r2, r6
   15a44:	eor	r3, r3, r7
   15a48:	ldrd	r6, [lr]
   15a4c:	add	lr, sp, #2256	; 0x8d0
   15a50:	adds	r2, r2, r0
   15a54:	ldrd	r4, [lr]
   15a58:	adc	r3, r3, r1
   15a5c:	add	lr, sp, #7232	; 0x1c40
   15a60:	add	r1, sp, #2256	; 0x8d0
   15a64:	add	lr, lr, #16
   15a68:	add	r1, r1, #8
   15a6c:	ldr	lr, [lr]
   15a70:	ldrd	r0, [r1]
   15a74:	eor	r6, r6, r4
   15a78:	eor	r7, r7, r5
   15a7c:	eor	r0, r0, r6
   15a80:	eor	r1, r1, r7
   15a84:	lsr	lr, lr, #7
   15a88:	str	lr, [sp, #272]	; 0x110
   15a8c:	add	lr, sp, #2272	; 0x8e0
   15a90:	strd	r0, [sp, #8]
   15a94:	add	lr, lr, #8
   15a98:	add	r1, sp, #2272	; 0x8e0
   15a9c:	ldrd	r6, [lr]
   15aa0:	ldrd	r0, [r1]
   15aa4:	lsl	ip, sl, #25
   15aa8:	orr	r5, r9, fp
   15aac:	eor	r0, r0, r6
   15ab0:	eor	r1, r1, r7
   15ab4:	mov	r6, r0
   15ab8:	mov	r7, r1
   15abc:	ldrd	r0, [sp, #72]	; 0x48
   15ac0:	orr	ip, ip, fp, lsr #7
   15ac4:	str	ip, [sp, #2288]	; 0x8f0
   15ac8:	and	r1, r1, r5
   15acc:	add	ip, sp, #7232	; 0x1c40
   15ad0:	mov	r5, r1
   15ad4:	add	ip, ip, #16
   15ad8:	add	r1, sp, #7232	; 0x1c40
   15adc:	add	r1, r1, #20
   15ae0:	ldr	ip, [ip]
   15ae4:	ldr	r1, [r1]
   15ae8:	orr	r4, r8, sl
   15aec:	lsr	ip, ip, #1
   15af0:	orr	r1, ip, r1, lsl #31
   15af4:	str	r1, [sp, #2296]	; 0x8f8
   15af8:	add	r1, sp, #7232	; 0x1c40
   15afc:	add	r1, r1, #16
   15b00:	and	r0, r0, r4
   15b04:	ldr	r1, [r1]
   15b08:	mov	r4, r0
   15b0c:	add	r0, sp, #7232	; 0x1c40
   15b10:	lsr	ip, r1, #8
   15b14:	add	r1, sp, #7232	; 0x1c40
   15b18:	add	r1, r1, #20
   15b1c:	add	r0, r0, #20
   15b20:	ldr	r1, [r1]
   15b24:	ldr	lr, [r0]
   15b28:	orr	r1, ip, r1, lsl #24
   15b2c:	str	r1, [sp, #2304]	; 0x900
   15b30:	add	r1, sp, #7232	; 0x1c40
   15b34:	add	r1, r1, #20
   15b38:	ldr	r1, [r1]
   15b3c:	lsr	ip, r1, #1
   15b40:	ldr	r1, [sp, #272]	; 0x110
   15b44:	orr	r1, r1, lr, lsl #25
   15b48:	str	r1, [sp, #272]	; 0x110
   15b4c:	ldr	r1, [sp, #56]	; 0x38
   15b50:	lsr	lr, lr, #8
   15b54:	lsr	r1, r1, #6
   15b58:	str	r1, [sp, #280]	; 0x118
   15b5c:	ldrd	r0, [sp, #8]
   15b60:	adds	r0, r0, r2
   15b64:	adc	r1, r1, r3
   15b68:	mov	r2, r0
   15b6c:	mov	r3, r1
   15b70:	and	r0, r8, sl
   15b74:	and	r1, r9, fp
   15b78:	strd	r0, [sp, #40]	; 0x28
   15b7c:	add	r1, sp, #2288	; 0x8f0
   15b80:	ldrd	r0, [r1]
   15b84:	eor	r6, r6, r0
   15b88:	eor	r7, r7, r1
   15b8c:	mov	r0, r6
   15b90:	mov	r1, r7
   15b94:	ldrd	r6, [sp, #40]	; 0x28
   15b98:	strd	r0, [sp, #8]
   15b9c:	add	r1, sp, #7232	; 0x1c40
   15ba0:	add	r1, r1, #16
   15ba4:	orr	r7, r7, r5
   15ba8:	ldr	r5, [r1]
   15bac:	orr	r6, r6, r4
   15bb0:	ldr	r1, [r1]
   15bb4:	orr	ip, ip, r5, lsl #31
   15bb8:	ldrd	r4, [sp, #56]	; 0x38
   15bbc:	str	ip, [sp, #2300]	; 0x8fc
   15bc0:	orr	lr, lr, r1, lsl #24
   15bc4:	lsr	ip, r4, #19
   15bc8:	orr	r1, ip, r5, lsl #13
   15bcc:	str	lr, [sp, #2308]	; 0x904
   15bd0:	lsl	lr, r5, #3
   15bd4:	str	r1, [sp, #2312]	; 0x908
   15bd8:	orr	r1, lr, r4, lsr #29
   15bdc:	str	r1, [sp, #2324]	; 0x914
   15be0:	add	r1, sp, #7232	; 0x1c40
   15be4:	add	r1, r1, #20
   15be8:	lsr	lr, r5, #19
   15bec:	ldr	r1, [r1]
   15bf0:	lsl	ip, r4, #3
   15bf4:	lsr	r1, r1, #7
   15bf8:	str	r1, [sp, #276]	; 0x114
   15bfc:	ldr	r1, [sp, #280]	; 0x118
   15c00:	orr	r1, r1, r5, lsl #26
   15c04:	ldrd	r4, [sp, #16]
   15c08:	str	r1, [sp, #280]	; 0x118
   15c0c:	ldrd	r0, [sp, #8]
   15c10:	adds	r4, r4, r2
   15c14:	adc	r5, r5, r3
   15c18:	adds	r0, r0, r6
   15c1c:	adc	r1, r1, r7
   15c20:	mov	r7, r1
   15c24:	add	r1, sp, #2288	; 0x8f0
   15c28:	strd	r4, [sp, #40]	; 0x28
   15c2c:	add	r1, r1, #8
   15c30:	add	r4, sp, #2304	; 0x900
   15c34:	mov	r6, r0
   15c38:	ldrd	r4, [r4]
   15c3c:	ldrd	r0, [r1]
   15c40:	eor	r0, r0, r4
   15c44:	eor	r1, r1, r5
   15c48:	strd	r0, [sp, #8]
   15c4c:	ldrd	r0, [sp, #56]	; 0x38
   15c50:	orr	ip, ip, r1, lsr #29
   15c54:	lsr	r1, r1, #6
   15c58:	str	ip, [sp, #2320]	; 0x910
   15c5c:	str	r1, [sp, #284]	; 0x11c
   15c60:	add	ip, sp, #7296	; 0x1c80
   15c64:	add	r1, sp, #7232	; 0x1c40
   15c68:	add	ip, ip, #16
   15c6c:	add	r1, r1, #8
   15c70:	ldrd	r4, [ip]
   15c74:	orr	lr, lr, r0, lsl #13
   15c78:	ldrd	r0, [r1]
   15c7c:	str	lr, [sp, #2316]	; 0x90c
   15c80:	adds	r0, r0, r4
   15c84:	adc	r1, r1, r5
   15c88:	mov	r4, r0
   15c8c:	adds	r0, r6, r2
   15c90:	mov	r5, r1
   15c94:	adc	r1, r7, r3
   15c98:	add	r3, sp, #272	; 0x110
   15c9c:	strd	r0, [sp, #16]
   15ca0:	ldrd	r0, [r3]
   15ca4:	ldrd	r2, [sp, #8]
   15ca8:	eor	r3, r3, r1
   15cac:	mov	r1, r3
   15cb0:	add	r3, sp, #2304	; 0x900
   15cb4:	add	r3, r3, #8
   15cb8:	ldrd	r6, [r3]
   15cbc:	add	r3, sp, #2320	; 0x910
   15cc0:	eor	r2, r2, r0
   15cc4:	mov	r0, r2
   15cc8:	ldrd	r2, [r3]
   15ccc:	ldr	ip, [sp, #40]	; 0x28
   15cd0:	eor	r6, r6, r2
   15cd4:	adds	r2, r0, r4
   15cd8:	eor	r7, r7, r3
   15cdc:	adc	r3, r1, r5
   15ce0:	add	r1, sp, #280	; 0x118
   15ce4:	ldrd	r4, [sp, #40]	; 0x28
   15ce8:	ldrd	r0, [r1]
   15cec:	lsr	ip, ip, #14
   15cf0:	lsr	lr, r4, #18
   15cf4:	eor	r1, r1, r7
   15cf8:	mov	r7, r1
   15cfc:	eor	r0, r0, r6
   15d00:	orr	r1, ip, r5, lsl #18
   15d04:	mov	r6, r0
   15d08:	str	r1, [sp, #2328]	; 0x918
   15d0c:	lsr	r1, r5, #14
   15d10:	adds	r0, r2, r6
   15d14:	str	r1, [sp, #8]
   15d18:	orr	r1, lr, r5, lsl #14
   15d1c:	str	r1, [sp, #2336]	; 0x920
   15d20:	adc	r1, r3, r7
   15d24:	mov	r4, r0
   15d28:	lsr	lr, r5, #18
   15d2c:	mov	r5, r1
   15d30:	ldrd	r6, [sp, #16]
   15d34:	strd	r4, [sp, #168]	; 0xa8
   15d38:	b	15d50 <dcngettext@plt+0x4d60>
   15d3c:	nop			; (mov r0, r0)
   15d40:	blhi	fe34b41c <stdout@@GLIBC_2.4+0xfe3102b0>
   15d44:	svceq	0x00c19dc6
   15d48:	strvc	r9, [ip, r5, ror #24]!
   15d4c:	strcs	sl, [ip], #-460	; 0xfffffe34
   15d50:	ldrd	r4, [sp, #40]	; 0x28
   15d54:	ldr	r3, [sp, #8]
   15d58:	lsr	ip, r6, #28
   15d5c:	mov	r6, r4
   15d60:	lsl	r0, r5, #23
   15d64:	lsl	r1, r7, #30
   15d68:	mov	r7, r5
   15d6c:	orr	r5, r3, r4, lsl #18
   15d70:	mov	r2, r6
   15d74:	mov	r3, r7
   15d78:	orr	lr, lr, r6, lsl #14
   15d7c:	str	r5, [sp, #2332]	; 0x91c
   15d80:	ldrd	r6, [sp, #48]	; 0x30
   15d84:	ldrd	r4, [sp, #24]
   15d88:	str	lr, [sp, #2340]	; 0x924
   15d8c:	orr	lr, r0, r2, lsr #9
   15d90:	eor	r6, r6, r4
   15d94:	eor	r7, r7, r5
   15d98:	sub	r5, pc, #88	; 0x58
   15d9c:	ldrd	r4, [r5]
   15da0:	strd	r6, [sp, #8]
   15da4:	ldrd	r6, [sp, #16]
   15da8:	lsl	r0, r2, #23
   15dac:	str	lr, [sp, #2348]	; 0x92c
   15db0:	orr	r1, r1, r6, lsr #2
   15db4:	orr	ip, ip, r7, lsl #4
   15db8:	str	r1, [sp, #2364]	; 0x93c
   15dbc:	lsr	r1, r7, #28
   15dc0:	ldrd	r6, [sp, #168]	; 0xa8
   15dc4:	str	ip, [sp, #2352]	; 0x930
   15dc8:	add	lr, sp, #2320	; 0x910
   15dcc:	adds	r4, r4, r6
   15dd0:	adc	r5, r5, r7
   15dd4:	mov	r6, r4
   15dd8:	mov	r7, r5
   15ddc:	ldrd	r4, [sp, #8]
   15de0:	strd	r6, [sp, #80]	; 0x50
   15de4:	ldrd	r6, [sp, #16]
   15de8:	and	r5, r5, r3
   15dec:	ldr	r3, [sp, #44]	; 0x2c
   15df0:	lsl	ip, r6, #30
   15df4:	and	r4, r4, r2
   15df8:	orr	r3, r0, r3, lsr #9
   15dfc:	str	r3, [sp, #2344]	; 0x928
   15e00:	orr	r3, r1, r6, lsl #4
   15e04:	lsl	r0, r7, #25
   15e08:	str	r3, [sp, #2356]	; 0x934
   15e0c:	orr	r3, ip, r7, lsr #2
   15e10:	str	r3, [sp, #2360]	; 0x938
   15e14:	orr	r3, r0, r6, lsr #7
   15e18:	str	r3, [sp, #2372]	; 0x944
   15e1c:	ldrd	r0, [sp, #64]	; 0x40
   15e20:	ldrd	r2, [sp, #80]	; 0x50
   15e24:	lsl	ip, r6, #25
   15e28:	ldrd	r6, [sp, #48]	; 0x30
   15e2c:	adds	r2, r2, r0
   15e30:	add	lr, lr, #8
   15e34:	adc	r3, r3, r1
   15e38:	eor	r6, r6, r4
   15e3c:	eor	r7, r7, r5
   15e40:	mov	r0, r2
   15e44:	mov	r1, r3
   15e48:	mov	r2, r6
   15e4c:	mov	r3, r7
   15e50:	ldrd	r6, [lr]
   15e54:	add	lr, sp, #2336	; 0x920
   15e58:	ldrd	r4, [lr]
   15e5c:	add	lr, sp, #7232	; 0x1c40
   15e60:	add	lr, lr, #24
   15e64:	eor	r6, r6, r4
   15e68:	eor	r7, r7, r5
   15e6c:	ldr	lr, [lr]
   15e70:	strd	r6, [sp, #64]	; 0x40
   15e74:	ldrd	r6, [sp, #16]
   15e78:	lsr	lr, lr, #7
   15e7c:	str	lr, [sp, #288]	; 0x120
   15e80:	orr	r4, r6, sl
   15e84:	adds	r6, r2, r0
   15e88:	orr	r5, r7, fp
   15e8c:	orr	ip, ip, r7, lsr #7
   15e90:	adc	r7, r3, r1
   15e94:	add	r3, sp, #2336	; 0x920
   15e98:	add	r3, r3, #8
   15e9c:	ldrd	r0, [r3]
   15ea0:	ldrd	r2, [sp, #64]	; 0x40
   15ea4:	strd	r6, [sp, #8]
   15ea8:	str	ip, [sp, #2368]	; 0x940
   15eac:	eor	r3, r3, r1
   15eb0:	mov	r7, r3
   15eb4:	add	r3, sp, #2352	; 0x930
   15eb8:	eor	r2, r2, r0
   15ebc:	ldrd	r0, [r3]
   15ec0:	add	r3, sp, #2352	; 0x930
   15ec4:	add	r3, r3, #8
   15ec8:	mov	r6, r2
   15ecc:	ldrd	r2, [r3]
   15ed0:	add	ip, sp, #7232	; 0x1c40
   15ed4:	add	ip, ip, #24
   15ed8:	eor	r1, r1, r3
   15edc:	add	r3, sp, #7232	; 0x1c40
   15ee0:	add	r3, r3, #28
   15ee4:	ldr	ip, [ip]
   15ee8:	ldr	r3, [r3]
   15eec:	eor	r0, r0, r2
   15ef0:	lsr	ip, ip, #1
   15ef4:	orr	r3, ip, r3, lsl #31
   15ef8:	str	r3, [sp, #2376]	; 0x948
   15efc:	add	r3, sp, #7232	; 0x1c40
   15f00:	add	r3, r3, #24
   15f04:	add	r2, sp, #7232	; 0x1c40
   15f08:	ldr	r3, [r3]
   15f0c:	add	r2, r2, #28
   15f10:	ldr	lr, [r2]
   15f14:	lsr	ip, r3, #8
   15f18:	add	r3, sp, #7232	; 0x1c40
   15f1c:	add	r3, r3, #28
   15f20:	and	r4, r4, r8
   15f24:	ldr	r3, [r3]
   15f28:	and	r5, r5, r9
   15f2c:	orr	r3, ip, r3, lsl #24
   15f30:	str	r3, [sp, #2384]	; 0x950
   15f34:	add	r3, sp, #7232	; 0x1c40
   15f38:	add	r3, r3, #28
   15f3c:	ldr	r3, [r3]
   15f40:	lsr	ip, r3, #1
   15f44:	ldr	r3, [sp, #288]	; 0x120
   15f48:	orr	r3, r3, lr, lsl #25
   15f4c:	str	r3, [sp, #288]	; 0x120
   15f50:	ldr	r3, [sp, #32]
   15f54:	lsr	lr, lr, #8
   15f58:	lsr	r3, r3, #6
   15f5c:	str	r3, [sp, #296]	; 0x128
   15f60:	ldrd	r2, [sp, #8]
   15f64:	adds	r2, r2, r6
   15f68:	adc	r3, r3, r7
   15f6c:	ldrd	r6, [sp, #16]
   15f70:	strd	r2, [sp, #8]
   15f74:	add	r3, sp, #2368	; 0x940
   15f78:	and	r6, r6, sl
   15f7c:	ldrd	r2, [r3]
   15f80:	and	r7, r7, fp
   15f84:	orr	r6, r6, r4
   15f88:	eor	r3, r3, r1
   15f8c:	mov	r1, r3
   15f90:	add	r3, sp, #7232	; 0x1c40
   15f94:	add	r3, r3, #24
   15f98:	orr	r7, r7, r5
   15f9c:	ldr	r3, [r3]
   15fa0:	ldrd	r4, [sp, #32]
   15fa4:	eor	r2, r2, r0
   15fa8:	orr	r3, ip, r3, lsl #31
   15fac:	str	r3, [sp, #2380]	; 0x94c
   15fb0:	add	r3, sp, #7232	; 0x1c40
   15fb4:	add	r3, r3, #24
   15fb8:	lsr	ip, r4, #19
   15fbc:	ldr	r3, [r3]
   15fc0:	mov	r0, r2
   15fc4:	orr	r3, lr, r3, lsl #24
   15fc8:	str	r3, [sp, #2388]	; 0x954
   15fcc:	lsl	lr, r5, #3
   15fd0:	orr	r3, ip, r5, lsl #13
   15fd4:	str	r3, [sp, #2392]	; 0x958
   15fd8:	orr	r3, lr, r4, lsr #29
   15fdc:	str	r3, [sp, #2404]	; 0x964
   15fe0:	add	r3, sp, #7232	; 0x1c40
   15fe4:	add	r3, r3, #28
   15fe8:	lsr	lr, r5, #19
   15fec:	ldr	r3, [r3]
   15ff0:	lsl	ip, r4, #3
   15ff4:	lsr	r3, r3, #7
   15ff8:	str	r3, [sp, #292]	; 0x124
   15ffc:	ldr	r3, [sp, #296]	; 0x128
   16000:	orr	r3, r3, r5, lsl #26
   16004:	str	r3, [sp, #296]	; 0x128
   16008:	ldrd	r4, [sp, #72]	; 0x48
   1600c:	ldrd	r2, [sp, #8]
   16010:	adds	r2, r2, r4
   16014:	adc	r3, r3, r5
   16018:	mov	r5, r3
   1601c:	add	r3, sp, #2368	; 0x940
   16020:	add	r3, r3, #8
   16024:	adds	r6, r6, r0
   16028:	adc	r7, r7, r1
   1602c:	ldrd	r0, [r3]
   16030:	add	r3, sp, #2384	; 0x950
   16034:	mov	r4, r2
   16038:	ldrd	r2, [r3]
   1603c:	strd	r4, [sp, #64]	; 0x40
   16040:	eor	r0, r0, r2
   16044:	eor	r1, r1, r3
   16048:	strd	r0, [sp, #72]	; 0x48
   1604c:	ldrd	r0, [sp, #32]
   16050:	orr	r3, lr, r0, lsl #13
   16054:	str	r3, [sp, #2396]	; 0x95c
   16058:	orr	r3, ip, r1, lsr #29
   1605c:	str	r3, [sp, #2400]	; 0x960
   16060:	lsr	r3, r1, #6
   16064:	str	r3, [sp, #300]	; 0x12c
   16068:	add	r3, sp, #7232	; 0x1c40
   1606c:	add	r3, r3, #16
   16070:	ldrd	r4, [r3]
   16074:	add	r3, sp, #7296	; 0x1c80
   16078:	add	r3, r3, #24
   1607c:	ldrd	r0, [r3]
   16080:	ldrd	r2, [sp, #8]
   16084:	adds	r4, r4, r0
   16088:	adc	r5, r5, r1
   1608c:	adds	r2, r2, r6
   16090:	adc	r3, r3, r7
   16094:	mov	r0, r2
   16098:	mov	r1, r3
   1609c:	add	r3, sp, #288	; 0x120
   160a0:	strd	r0, [sp, #8]
   160a4:	ldrd	r0, [r3]
   160a8:	ldrd	r2, [sp, #72]	; 0x48
   160ac:	eor	r3, r3, r1
   160b0:	mov	r1, r3
   160b4:	add	r3, sp, #2384	; 0x950
   160b8:	add	r3, r3, #8
   160bc:	ldrd	r6, [r3]
   160c0:	add	r3, sp, #2400	; 0x960
   160c4:	eor	r2, r2, r0
   160c8:	mov	r0, r2
   160cc:	ldrd	r2, [r3]
   160d0:	adds	r0, r0, r4
   160d4:	add	r4, sp, #296	; 0x128
   160d8:	eor	r6, r6, r2
   160dc:	eor	r7, r7, r3
   160e0:	ldrd	r2, [sp, #64]	; 0x40
   160e4:	adc	r1, r1, r5
   160e8:	ldrd	r4, [r4]
   160ec:	lsr	ip, r2, #14
   160f0:	orr	ip, ip, r3, lsl #18
   160f4:	eor	r4, r4, r6
   160f8:	eor	r5, r5, r7
   160fc:	adds	r4, r0, r4
   16100:	lsr	lr, r2, #18
   16104:	mov	r7, r5
   16108:	str	ip, [sp, #2408]	; 0x968
   1610c:	lsr	ip, r3, #14
   16110:	adc	r5, r1, r7
   16114:	mov	r0, r2
   16118:	str	ip, [sp, #64]	; 0x40
   1611c:	mov	r1, r3
   16120:	orr	ip, lr, r3, lsl #14
   16124:	lsl	r6, r3, #23
   16128:	lsr	lr, r3, #18
   1612c:	ldrd	r2, [sp, #8]
   16130:	strd	r4, [sp, #88]	; 0x58
   16134:	str	ip, [sp, #2416]	; 0x970
   16138:	lsr	r4, r2, #28
   1613c:	ldr	r2, [sp, #64]	; 0x40
   16140:	lsl	ip, r3, #30
   16144:	orr	r3, r2, r0, lsl #18
   16148:	str	r3, [sp, #2412]	; 0x96c
   1614c:	orr	r3, lr, r0, lsl #14
   16150:	strd	r0, [sp, #64]	; 0x40
   16154:	str	r3, [sp, #2420]	; 0x974
   16158:	ldrd	r0, [sp, #24]
   1615c:	ldrd	r2, [sp, #40]	; 0x28
   16160:	eor	r2, r2, r0
   16164:	eor	r3, r3, r1
   16168:	mov	r0, r2
   1616c:	mov	r1, r3
   16170:	ldrd	r2, [sp, #64]	; 0x40
   16174:	orr	lr, r6, r2, lsr #9
   16178:	mov	r7, r3
   1617c:	str	lr, [sp, #2428]	; 0x97c
   16180:	mov	r6, r2
   16184:	lsl	lr, r2, #23
   16188:	ldrd	r2, [sp, #8]
   1618c:	orr	lr, lr, r7, lsr #9
   16190:	str	lr, [sp, #2424]	; 0x978
   16194:	orr	r5, r4, r3, lsl #4
   16198:	str	r5, [sp, #2432]	; 0x980
   1619c:	mov	r5, r3
   161a0:	orr	r3, ip, r2, lsr #2
   161a4:	str	r3, [sp, #2444]	; 0x98c
   161a8:	lsr	ip, r5, #28
   161ac:	ldrd	r2, [sp, #88]	; 0x58
   161b0:	add	r5, pc, #864	; 0x360
   161b4:	ldrd	r4, [r5]
   161b8:	adds	r4, r4, r2
   161bc:	adc	r5, r5, r3
   161c0:	mov	r3, r5
   161c4:	mov	r5, r7
   161c8:	and	r5, r5, r1
   161cc:	mov	r2, r4
   161d0:	mov	r1, r5
   161d4:	mov	r4, r6
   161d8:	ldr	r5, [sp, #8]
   161dc:	ldrd	r6, [sp, #8]
   161e0:	and	r4, r4, r0
   161e4:	mov	r0, r4
   161e8:	orr	ip, ip, r6, lsl #4
   161ec:	lsl	r4, r5, #30
   161f0:	lsl	lr, r7, #25
   161f4:	str	ip, [sp, #2436]	; 0x984
   161f8:	orr	ip, r4, r7, lsr #2
   161fc:	str	ip, [sp, #2440]	; 0x988
   16200:	orr	ip, lr, r6, lsr #7
   16204:	str	ip, [sp, #2452]	; 0x994
   16208:	lsl	ip, r6, #25
   1620c:	ldrd	r6, [sp, #48]	; 0x30
   16210:	ldrd	r4, [sp, #24]
   16214:	add	lr, sp, #7232	; 0x1c40
   16218:	adds	r6, r6, r2
   1621c:	adc	r7, r7, r3
   16220:	add	r3, sp, #2400	; 0x960
   16224:	eor	r4, r4, r0
   16228:	eor	r5, r5, r1
   1622c:	add	r3, r3, #8
   16230:	strd	r4, [sp, #48]	; 0x30
   16234:	ldrd	r4, [r3]
   16238:	add	r3, sp, #2416	; 0x970
   1623c:	ldrd	r0, [sp, #8]
   16240:	ldrd	r2, [r3]
   16244:	add	lr, lr, #32
   16248:	eor	r4, r4, r2
   1624c:	eor	r5, r5, r3
   16250:	ldrd	r2, [sp, #16]
   16254:	ldr	lr, [lr]
   16258:	orr	r3, r3, r1
   1625c:	orr	r1, ip, r1, lsr #7
   16260:	str	r1, [sp, #2448]	; 0x990
   16264:	add	r1, sp, #7232	; 0x1c40
   16268:	add	r1, r1, #32
   1626c:	orr	r2, r2, r0
   16270:	ldr	r1, [r1]
   16274:	lsr	lr, lr, #7
   16278:	str	lr, [sp, #304]	; 0x130
   1627c:	lsr	ip, r1, #1
   16280:	ldrd	r0, [sp, #48]	; 0x30
   16284:	add	lr, sp, #2416	; 0x970
   16288:	add	lr, lr, #8
   1628c:	adds	r0, r0, r6
   16290:	adc	r1, r1, r7
   16294:	ldrd	r6, [lr]
   16298:	add	lr, sp, #2432	; 0x980
   1629c:	and	r3, r3, fp
   162a0:	eor	r6, r6, r4
   162a4:	eor	r7, r7, r5
   162a8:	and	r2, r2, sl
   162ac:	strd	r6, [sp, #48]	; 0x30
   162b0:	ldrd	r6, [lr]
   162b4:	add	lr, sp, #2432	; 0x980
   162b8:	add	lr, lr, #8
   162bc:	ldrd	r4, [lr]
   162c0:	add	lr, sp, #7232	; 0x1c40
   162c4:	add	lr, lr, #36	; 0x24
   162c8:	eor	r6, r6, r4
   162cc:	ldr	lr, [lr]
   162d0:	add	r4, sp, #7232	; 0x1c40
   162d4:	add	r4, r4, #36	; 0x24
   162d8:	orr	ip, ip, lr, lsl #31
   162dc:	str	ip, [sp, #2456]	; 0x998
   162e0:	add	ip, sp, #7232	; 0x1c40
   162e4:	add	ip, ip, #32
   162e8:	add	lr, sp, #7232	; 0x1c40
   162ec:	add	lr, lr, #36	; 0x24
   162f0:	ldr	ip, [ip]
   162f4:	ldr	lr, [lr]
   162f8:	eor	r7, r7, r5
   162fc:	lsr	ip, ip, #8
   16300:	orr	ip, ip, lr, lsl #24
   16304:	ldr	r5, [r4]
   16308:	str	ip, [sp, #2464]	; 0x9a0
   1630c:	lsr	ip, lr, #1
   16310:	ldr	lr, [sp, #304]	; 0x130
   16314:	orr	lr, lr, r5, lsl #25
   16318:	ldrd	r4, [sp, #48]	; 0x30
   1631c:	str	lr, [sp, #304]	; 0x130
   16320:	ldr	lr, [sp, #168]	; 0xa8
   16324:	adds	r4, r4, r0
   16328:	adc	r5, r5, r1
   1632c:	ldrd	r0, [sp, #8]
   16330:	strd	r4, [sp, #48]	; 0x30
   16334:	ldrd	r4, [sp, #16]
   16338:	lsr	lr, lr, #6
   1633c:	str	lr, [sp, #312]	; 0x138
   16340:	and	r5, r5, r1
   16344:	add	r1, sp, #2448	; 0x990
   16348:	and	r4, r4, r0
   1634c:	ldrd	r0, [r1]
   16350:	orr	r3, r3, r5
   16354:	add	r5, sp, #7232	; 0x1c40
   16358:	add	r5, r5, #32
   1635c:	eor	r1, r1, r7
   16360:	ldr	r5, [r5]
   16364:	mov	r7, r1
   16368:	add	r1, sp, #7232	; 0x1c40
   1636c:	add	r1, r1, #36	; 0x24
   16370:	orr	ip, ip, r5, lsl #31
   16374:	ldr	r1, [r1]
   16378:	add	r5, sp, #7232	; 0x1c40
   1637c:	add	r5, r5, #32
   16380:	eor	r0, r0, r6
   16384:	orr	r2, r2, r4
   16388:	mov	r6, r0
   1638c:	lsr	r4, r1, #8
   16390:	ldr	r5, [r5]
   16394:	ldrd	r0, [sp, #168]	; 0xa8
   16398:	str	ip, [sp, #2460]	; 0x99c
   1639c:	orr	r5, r4, r5, lsl #24
   163a0:	lsr	lr, r0, #19
   163a4:	mov	r4, r0
   163a8:	lsl	ip, r1, #3
   163ac:	str	r5, [sp, #2468]	; 0x9a4
   163b0:	mov	r5, r1
   163b4:	orr	r1, lr, r1, lsl #13
   163b8:	str	r1, [sp, #2472]	; 0x9a8
   163bc:	orr	r1, ip, r4, lsr #29
   163c0:	str	r1, [sp, #2484]	; 0x9b4
   163c4:	add	r1, sp, #7232	; 0x1c40
   163c8:	add	r1, r1, #36	; 0x24
   163cc:	lsr	lr, r5, #19
   163d0:	ldr	r1, [r1]
   163d4:	lsl	ip, r4, #3
   163d8:	orr	lr, lr, r4, lsl #13
   163dc:	lsr	r1, r1, #7
   163e0:	str	r1, [sp, #308]	; 0x134
   163e4:	ldr	r1, [sp, #312]	; 0x138
   163e8:	str	lr, [sp, #2476]	; 0x9ac
   163ec:	orr	r1, r1, r5, lsl #26
   163f0:	str	r1, [sp, #312]	; 0x138
   163f4:	ldrd	r0, [sp, #48]	; 0x30
   163f8:	adds	r0, r0, r8
   163fc:	adc	r1, r1, r9
   16400:	adds	r6, r6, r2
   16404:	adc	r7, r7, r3
   16408:	add	r3, sp, #2448	; 0x990
   1640c:	add	r3, r3, #8
   16410:	mov	r9, r5
   16414:	ldrd	r4, [r3]
   16418:	add	r3, sp, #2464	; 0x9a0
   1641c:	lsr	lr, r0, #18
   16420:	ldrd	r2, [r3]
   16424:	eor	r5, r5, r3
   16428:	orr	r3, ip, r9, lsr #29
   1642c:	str	r3, [sp, #2480]	; 0x9b0
   16430:	lsr	r3, r9, #6
   16434:	str	r3, [sp, #316]	; 0x13c
   16438:	eor	r4, r4, r2
   1643c:	ldrd	r2, [sp, #48]	; 0x30
   16440:	lsr	ip, r0, #14
   16444:	orr	ip, ip, r1, lsl #18
   16448:	adds	r2, r2, r6
   1644c:	adc	r3, r3, r7
   16450:	mov	r9, r3
   16454:	add	r3, sp, #7232	; 0x1c40
   16458:	add	r3, r3, #24
   1645c:	ldrd	r6, [r3]
   16460:	add	r3, sp, #7296	; 0x1c80
   16464:	add	r3, r3, #32
   16468:	mov	r8, r2
   1646c:	ldrd	r2, [r3]
   16470:	str	ip, [sp, #2488]	; 0x9b8
   16474:	orr	ip, lr, r1, lsl #14
   16478:	adds	r6, r6, r2
   1647c:	adc	r7, r7, r3
   16480:	add	r3, sp, #304	; 0x130
   16484:	strd	r6, [sp, #48]	; 0x30
   16488:	ldrd	r6, [r3]
   1648c:	add	r3, sp, #2464	; 0x9a0
   16490:	add	r3, r3, #8
   16494:	eor	r6, r6, r4
   16498:	eor	r7, r7, r5
   1649c:	mov	r4, r6
   164a0:	mov	r5, r7
   164a4:	ldrd	r6, [r3]
   164a8:	add	r3, sp, #2480	; 0x9b0
   164ac:	lsr	lr, r1, #18
   164b0:	ldrd	r2, [r3]
   164b4:	str	ip, [sp, #2496]	; 0x9c0
   164b8:	eor	r6, r6, r2
   164bc:	eor	r7, r7, r3
   164c0:	ldrd	r2, [sp, #48]	; 0x30
   164c4:	strd	r0, [sp, #48]	; 0x30
   164c8:	adds	r2, r2, r4
   164cc:	add	r4, sp, #312	; 0x138
   164d0:	adc	r3, r3, r5
   164d4:	ldrd	r4, [r4]
   164d8:	eor	r4, r4, r6
   164dc:	eor	r5, r5, r7
   164e0:	adds	r0, r2, r4
   164e4:	mov	r7, r5
   164e8:	lsr	r5, r1, #14
   164ec:	adc	r1, r3, r7
   164f0:	ldrd	r2, [sp, #48]	; 0x30
   164f4:	strd	r0, [sp, #96]	; 0x60
   164f8:	lsr	r6, r8, #28
   164fc:	orr	r1, r5, r2, lsl #18
   16500:	lsl	ip, r3, #23
   16504:	orr	r3, lr, r2, lsl #14
   16508:	str	r1, [sp, #2492]	; 0x9bc
   1650c:	str	r3, [sp, #2500]	; 0x9c4
   16510:	ldrd	r0, [sp, #64]	; 0x40
   16514:	b	16528 <dcngettext@plt+0x5538>
   16518:	stmdbpl	fp!, {r0, r2, r4, r5, r6, r9}
   1651c:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   16520:	cdpvs	4, 10, cr14, cr6, cr3, {4}
   16524:	bmi	1d377d4 <stdout@@GLIBC_2.4+0x1cfc668>
   16528:	ldrd	r2, [sp, #40]	; 0x28
   1652c:	lsl	r4, r9, #30
   16530:	mov	r7, r9
   16534:	eor	r3, r3, r1
   16538:	orr	r1, r6, r9, lsl #4
   1653c:	str	r1, [sp, #2512]	; 0x9d0
   16540:	orr	r1, r4, r8, lsr #2
   16544:	ldrd	r4, [sp, #48]	; 0x30
   16548:	str	r1, [sp, #2524]	; 0x9dc
   1654c:	mov	r6, r8
   16550:	orr	r1, ip, r4, lsr #9
   16554:	eor	r2, r2, r0
   16558:	lsr	lr, r9, #28
   1655c:	str	r1, [sp, #2508]	; 0x9cc
   16560:	lsl	ip, r8, #30
   16564:	sub	r1, pc, #76	; 0x4c
   16568:	ldrd	r0, [r1]
   1656c:	ldrd	r8, [sp, #96]	; 0x60
   16570:	orr	ip, ip, r7, lsr #2
   16574:	str	ip, [sp, #2520]	; 0x9d8
   16578:	adds	r0, r0, r8
   1657c:	mov	r8, r4
   16580:	adc	r1, r1, r9
   16584:	and	r4, r4, r2
   16588:	mov	r9, r5
   1658c:	mov	r2, r4
   16590:	lsl	r4, r8, #23
   16594:	orr	ip, r4, r9, lsr #9
   16598:	ldrd	r8, [sp, #24]
   1659c:	and	r5, r5, r3
   165a0:	mov	r3, r5
   165a4:	adds	r8, r8, r0
   165a8:	adc	r9, r9, r1
   165ac:	ldrd	r0, [sp, #40]	; 0x28
   165b0:	orr	lr, lr, r6, lsl #4
   165b4:	str	lr, [sp, #2516]	; 0x9d4
   165b8:	eor	r1, r1, r3
   165bc:	mov	r3, r1
   165c0:	add	r1, sp, #2480	; 0x9b0
   165c4:	lsl	lr, r7, #25
   165c8:	add	r1, r1, #8
   165cc:	str	ip, [sp, #2504]	; 0x9c8
   165d0:	orr	ip, lr, r6, lsr #7
   165d4:	mov	r4, r6
   165d8:	mov	r5, r7
   165dc:	str	ip, [sp, #2532]	; 0x9e4
   165e0:	lsl	ip, r6, #25
   165e4:	ldrd	r6, [r1]
   165e8:	add	r1, sp, #2496	; 0x9c0
   165ec:	strd	r8, [sp, #24]
   165f0:	eor	r0, r0, r2
   165f4:	ldrd	r8, [r1]
   165f8:	mov	r2, r0
   165fc:	mov	r1, r5
   16600:	mov	r0, r4
   16604:	eor	r6, r6, r8
   16608:	eor	r7, r7, r9
   1660c:	ldrd	r8, [sp, #8]
   16610:	strd	r0, [sp, #72]	; 0x48
   16614:	orr	r1, ip, r1, lsr #7
   16618:	str	r1, [sp, #2528]	; 0x9e0
   1661c:	add	r1, sp, #7232	; 0x1c40
   16620:	add	r1, r1, #40	; 0x28
   16624:	add	lr, sp, #7232	; 0x1c40
   16628:	ldr	r1, [r1]
   1662c:	add	lr, lr, #40	; 0x28
   16630:	orr	r8, r8, r4
   16634:	lsr	ip, r1, #1
   16638:	ldrd	r0, [sp, #24]
   1663c:	ldr	lr, [lr]
   16640:	orr	r9, r9, r5
   16644:	adds	r0, r0, r2
   16648:	adc	r1, r1, r3
   1664c:	mov	r3, r1
   16650:	add	r1, sp, #2496	; 0x9c0
   16654:	add	r1, r1, #8
   16658:	mov	r4, r8
   1665c:	mov	r5, r9
   16660:	lsr	lr, lr, #7
   16664:	ldrd	r8, [r1]
   16668:	str	lr, [sp, #320]	; 0x140
   1666c:	add	lr, sp, #2512	; 0x9d0
   16670:	add	lr, lr, #8
   16674:	eor	r8, r8, r6
   16678:	eor	r9, r9, r7
   1667c:	mov	r6, r8
   16680:	mov	r7, r9
   16684:	ldrd	r8, [lr]
   16688:	add	lr, sp, #7232	; 0x1c40
   1668c:	add	lr, lr, #44	; 0x2c
   16690:	add	r1, sp, #2512	; 0x9d0
   16694:	ldr	lr, [lr]
   16698:	mov	r2, r0
   1669c:	ldrd	r0, [r1]
   166a0:	orr	ip, ip, lr, lsl #31
   166a4:	str	ip, [sp, #2536]	; 0x9e8
   166a8:	eor	r0, r0, r8
   166ac:	eor	r1, r1, r9
   166b0:	add	ip, sp, #7232	; 0x1c40
   166b4:	ldrd	r8, [sp, #16]
   166b8:	add	ip, ip, #40	; 0x28
   166bc:	add	lr, sp, #7232	; 0x1c40
   166c0:	add	lr, lr, #44	; 0x2c
   166c4:	and	r8, r8, r4
   166c8:	ldr	ip, [ip]
   166cc:	ldr	lr, [lr]
   166d0:	mov	r4, r8
   166d4:	add	r8, sp, #7232	; 0x1c40
   166d8:	add	r8, r8, #44	; 0x2c
   166dc:	and	r9, r9, r5
   166e0:	lsr	ip, ip, #8
   166e4:	mov	r5, r9
   166e8:	orr	ip, ip, lr, lsl #24
   166ec:	ldr	r9, [r8]
   166f0:	str	ip, [sp, #2544]	; 0x9f0
   166f4:	lsr	ip, lr, #1
   166f8:	ldr	lr, [sp, #320]	; 0x140
   166fc:	adds	r8, r2, r6
   16700:	orr	lr, lr, r9, lsl #25
   16704:	adc	r9, r3, r7
   16708:	ldrd	r6, [sp, #72]	; 0x48
   1670c:	ldrd	r2, [sp, #8]
   16710:	str	lr, [sp, #320]	; 0x140
   16714:	ldr	lr, [sp, #88]	; 0x58
   16718:	and	r3, r3, r7
   1671c:	mov	r7, r3
   16720:	add	r3, sp, #2528	; 0x9e0
   16724:	and	r2, r2, r6
   16728:	mov	r6, r2
   1672c:	orr	r7, r7, r5
   16730:	ldrd	r2, [r3]
   16734:	add	r5, sp, #7232	; 0x1c40
   16738:	add	r5, r5, #40	; 0x28
   1673c:	eor	r3, r3, r1
   16740:	ldr	r5, [r5]
   16744:	mov	r1, r3
   16748:	add	r3, sp, #7232	; 0x1c40
   1674c:	add	r3, r3, #44	; 0x2c
   16750:	orr	ip, ip, r5, lsl #31
   16754:	add	r5, sp, #7232	; 0x1c40
   16758:	ldr	r3, [r3]
   1675c:	add	r5, r5, #40	; 0x28
   16760:	eor	r2, r2, r0
   16764:	ldr	r5, [r5]
   16768:	mov	r0, r2
   1676c:	orr	r6, r6, r4
   16770:	lsr	r4, r3, #8
   16774:	ldrd	r2, [sp, #88]	; 0x58
   16778:	orr	r5, r4, r5, lsl #24
   1677c:	lsr	lr, lr, #6
   16780:	add	r4, sp, #7232	; 0x1c40
   16784:	str	lr, [sp, #328]	; 0x148
   16788:	str	ip, [sp, #2540]	; 0x9ec
   1678c:	lsr	lr, r2, #19
   16790:	lsl	ip, r3, #3
   16794:	add	r4, r4, #44	; 0x2c
   16798:	orr	lr, lr, r3, lsl #13
   1679c:	orr	ip, ip, r2, lsr #29
   167a0:	str	lr, [sp, #2552]	; 0x9f8
   167a4:	str	ip, [sp, #2564]	; 0xa04
   167a8:	str	r5, [sp, #2548]	; 0x9f4
   167ac:	ldr	r5, [r4]
   167b0:	adds	r4, r8, sl
   167b4:	lsl	ip, r2, #3
   167b8:	lsr	r5, r5, #7
   167bc:	str	r5, [sp, #324]	; 0x144
   167c0:	ldr	r5, [sp, #328]	; 0x148
   167c4:	strd	r8, [sp, #24]
   167c8:	orr	r5, r5, r3, lsl #26
   167cc:	str	r5, [sp, #328]	; 0x148
   167d0:	adc	r5, r9, fp
   167d4:	adds	r6, r6, r0
   167d8:	adc	r7, r7, r1
   167dc:	add	r1, sp, #2528	; 0x9e0
   167e0:	add	r1, r1, #8
   167e4:	ldrd	sl, [r1]
   167e8:	add	r1, sp, #2544	; 0x9f0
   167ec:	mov	r8, r4
   167f0:	mov	r9, r5
   167f4:	orr	ip, ip, r3, lsr #29
   167f8:	ldrd	r4, [r1]
   167fc:	lsr	lr, r3, #19
   16800:	lsr	r3, r3, #6
   16804:	str	r3, [sp, #332]	; 0x14c
   16808:	add	r3, sp, #7232	; 0x1c40
   1680c:	add	r3, r3, #32
   16810:	eor	sl, sl, r4
   16814:	eor	fp, fp, r5
   16818:	mov	r0, sl
   1681c:	mov	r1, fp
   16820:	ldrd	sl, [r3]
   16824:	add	r3, sp, #7296	; 0x1c80
   16828:	add	r3, r3, #40	; 0x28
   1682c:	orr	lr, lr, r2, lsl #13
   16830:	ldrd	r2, [r3]
   16834:	str	lr, [sp, #2556]	; 0x9fc
   16838:	str	ip, [sp, #2560]	; 0xa00
   1683c:	adds	sl, sl, r2
   16840:	adc	fp, fp, r3
   16844:	ldrd	r2, [sp, #24]
   16848:	mov	r5, fp
   1684c:	mov	r4, sl
   16850:	adds	r2, r2, r6
   16854:	adc	r3, r3, r7
   16858:	mov	fp, r3
   1685c:	add	r3, sp, #320	; 0x140
   16860:	mov	sl, r2
   16864:	ldrd	r6, [r3]
   16868:	add	r3, sp, #2544	; 0x9f0
   1686c:	add	r3, r3, #8
   16870:	eor	r6, r6, r0
   16874:	eor	r7, r7, r1
   16878:	mov	r0, r6
   1687c:	mov	r1, r7
   16880:	ldrd	r6, [r3]
   16884:	add	r3, sp, #2560	; 0xa00
   16888:	adds	r0, r0, r4
   1688c:	add	r4, sp, #328	; 0x148
   16890:	ldrd	r2, [r3]
   16894:	adc	r1, r1, r5
   16898:	ldrd	r4, [r4]
   1689c:	eor	r6, r6, r2
   168a0:	eor	r7, r7, r3
   168a4:	eor	r4, r4, r6
   168a8:	mov	r6, r4
   168ac:	lsr	ip, r8, #14
   168b0:	lsr	r4, r9, #14
   168b4:	eor	r5, r5, r7
   168b8:	adds	r2, r0, r6
   168bc:	lsr	lr, r8, #18
   168c0:	mov	r7, r5
   168c4:	orr	ip, ip, r9, lsl #18
   168c8:	orr	r5, r4, r8, lsl #18
   168cc:	adc	r3, r1, r7
   168d0:	str	ip, [sp, #2568]	; 0xa08
   168d4:	ldrd	r6, [sp, #64]	; 0x40
   168d8:	orr	ip, lr, r9, lsl #14
   168dc:	lsl	r1, r9, #23
   168e0:	str	r5, [sp, #2572]	; 0xa0c
   168e4:	ldrd	r4, [sp, #48]	; 0x30
   168e8:	orr	r1, r1, r8, lsr #9
   168ec:	str	ip, [sp, #2576]	; 0xa10
   168f0:	lsl	ip, fp, #30
   168f4:	orr	ip, ip, sl, lsr #2
   168f8:	lsr	lr, r9, #18
   168fc:	str	r1, [sp, #2588]	; 0xa1c
   16900:	lsl	r1, sl, #30
   16904:	orr	lr, lr, r8, lsl #14
   16908:	eor	r4, r4, r6
   1690c:	eor	r5, r5, r7
   16910:	mov	r6, r8
   16914:	mov	r7, r9
   16918:	orr	r1, r1, fp, lsr #2
   1691c:	str	ip, [sp, #2604]	; 0xa2c
   16920:	mov	ip, r8
   16924:	add	r9, pc, #900	; 0x384
   16928:	ldrd	r8, [r9]
   1692c:	str	r1, [sp, #2600]	; 0xa28
   16930:	add	r1, sp, #7232	; 0x1c40
   16934:	add	r1, r1, #48	; 0x30
   16938:	adds	r8, r8, r2
   1693c:	lsr	r0, sl, #28
   16940:	adc	r9, r9, r3
   16944:	ldr	r1, [r1]
   16948:	strd	r2, [sp, #152]	; 0x98
   1694c:	str	lr, [sp, #2580]	; 0xa14
   16950:	mov	r3, r9
   16954:	orr	lr, r0, fp, lsl #4
   16958:	mov	r9, r7
   1695c:	lsr	r0, fp, #28
   16960:	mov	r2, r8
   16964:	str	lr, [sp, #2592]	; 0xa20
   16968:	mov	r8, r6
   1696c:	orr	lr, r0, sl, lsl #4
   16970:	and	r6, r6, r4
   16974:	lsl	ip, ip, #23
   16978:	add	r4, sp, #7232	; 0x1c40
   1697c:	lsl	r0, fp, #25
   16980:	str	lr, [sp, #2596]	; 0xa24
   16984:	add	r4, r4, #52	; 0x34
   16988:	lsr	lr, r1, #1
   1698c:	orr	r1, ip, r9, lsr #9
   16990:	str	r1, [sp, #2584]	; 0xa18
   16994:	orr	r1, r0, sl, lsr #7
   16998:	and	r7, r7, r5
   1699c:	strd	r8, [sp, #80]	; 0x50
   169a0:	str	r1, [sp, #2612]	; 0xa34
   169a4:	ldr	r5, [r4]
   169a8:	ldrd	r0, [sp, #40]	; 0x28
   169ac:	mov	r9, fp
   169b0:	orr	lr, lr, r5, lsl #31
   169b4:	str	lr, [sp, #2616]	; 0xa38
   169b8:	add	lr, sp, #7232	; 0x1c40
   169bc:	add	lr, lr, #48	; 0x30
   169c0:	adds	r0, r0, r2
   169c4:	ldr	lr, [lr]
   169c8:	mov	r8, sl
   169cc:	adc	r1, r1, r3
   169d0:	lsl	ip, sl, #25
   169d4:	add	r3, sp, #2560	; 0xa00
   169d8:	ldrd	sl, [sp, #64]	; 0x40
   169dc:	lsr	lr, lr, #8
   169e0:	orr	lr, lr, r5, lsl #24
   169e4:	add	r3, r3, #8
   169e8:	str	lr, [sp, #2624]	; 0xa40
   169ec:	add	lr, sp, #7232	; 0x1c40
   169f0:	eor	sl, sl, r6
   169f4:	eor	fp, fp, r7
   169f8:	add	lr, lr, #48	; 0x30
   169fc:	ldrd	r6, [r3]
   16a00:	add	r3, sp, #2576	; 0xa10
   16a04:	ldr	lr, [lr]
   16a08:	ldrd	r2, [r3]
   16a0c:	orr	ip, ip, r9, lsr #7
   16a10:	lsr	lr, lr, #7
   16a14:	eor	r6, r6, r2
   16a18:	eor	r7, r7, r3
   16a1c:	str	lr, [sp, #336]	; 0x150
   16a20:	mov	r2, r6
   16a24:	mov	r3, r7
   16a28:	add	lr, sp, #2592	; 0xa20
   16a2c:	ldrd	r6, [sp, #72]	; 0x48
   16a30:	add	lr, lr, #8
   16a34:	str	ip, [sp, #2608]	; 0xa30
   16a38:	add	ip, sp, #7232	; 0x1c40
   16a3c:	orr	r4, r6, r8
   16a40:	orr	r5, r7, r9
   16a44:	strd	r8, [sp, #40]	; 0x28
   16a48:	add	ip, ip, #52	; 0x34
   16a4c:	ldrd	r8, [lr]
   16a50:	add	lr, sp, #7232	; 0x1c40
   16a54:	adds	sl, sl, r0
   16a58:	add	lr, lr, #48	; 0x30
   16a5c:	adc	fp, fp, r1
   16a60:	ldr	ip, [ip]
   16a64:	add	r1, sp, #2576	; 0xa10
   16a68:	ldr	lr, [lr]
   16a6c:	add	r1, r1, #8
   16a70:	lsr	ip, ip, #1
   16a74:	ldrd	r0, [r1]
   16a78:	orr	ip, ip, lr, lsl #31
   16a7c:	str	ip, [sp, #2620]	; 0xa3c
   16a80:	add	ip, sp, #7232	; 0x1c40
   16a84:	eor	r1, r1, r3
   16a88:	add	ip, ip, #52	; 0x34
   16a8c:	add	lr, sp, #7232	; 0x1c40
   16a90:	mov	r3, r1
   16a94:	eor	r0, r0, r2
   16a98:	add	r1, sp, #2592	; 0xa20
   16a9c:	add	lr, lr, #48	; 0x30
   16aa0:	mov	r2, r0
   16aa4:	ldr	ip, [ip]
   16aa8:	adds	sl, sl, r2
   16aac:	ldrd	r0, [r1]
   16ab0:	ldr	lr, [lr]
   16ab4:	adc	fp, fp, r3
   16ab8:	ldrd	r2, [sp, #40]	; 0x28
   16abc:	lsr	ip, ip, #8
   16ac0:	eor	r0, r0, r8
   16ac4:	eor	r1, r1, r9
   16ac8:	orr	ip, ip, lr, lsl #24
   16acc:	ldrd	r8, [sp, #8]
   16ad0:	add	lr, sp, #7232	; 0x1c40
   16ad4:	and	r7, r7, r3
   16ad8:	add	lr, lr, #52	; 0x34
   16adc:	add	r3, sp, #2608	; 0xa30
   16ae0:	ldr	lr, [lr]
   16ae4:	and	r6, r6, r2
   16ae8:	and	r8, r8, r4
   16aec:	ldrd	r2, [r3]
   16af0:	and	r9, r9, r5
   16af4:	mov	r4, r8
   16af8:	mov	r5, r9
   16afc:	str	ip, [sp, #2628]	; 0xa44
   16b00:	ldrd	r8, [sp, #96]	; 0x60
   16b04:	ldr	ip, [sp, #336]	; 0x150
   16b08:	orr	r4, r4, r6
   16b0c:	orr	ip, ip, lr, lsl #25
   16b10:	eor	r3, r3, r1
   16b14:	add	r6, sp, #7232	; 0x1c40
   16b18:	str	ip, [sp, #336]	; 0x150
   16b1c:	mov	r1, r3
   16b20:	lsr	ip, r8, #19
   16b24:	lsl	r3, r9, #3
   16b28:	add	r6, r6, #52	; 0x34
   16b2c:	lsr	lr, r8, #6
   16b30:	orr	ip, ip, r9, lsl #13
   16b34:	orr	r3, r3, r8, lsr #29
   16b38:	orr	r5, r5, r7
   16b3c:	str	lr, [sp, #344]	; 0x158
   16b40:	str	ip, [sp, #2632]	; 0xa48
   16b44:	str	r3, [sp, #2644]	; 0xa54
   16b48:	ldr	r7, [r6]
   16b4c:	lsr	lr, r9, #19
   16b50:	lsl	ip, r8, #3
   16b54:	lsr	r7, r7, #7
   16b58:	str	r7, [sp, #340]	; 0x154
   16b5c:	ldr	r7, [sp, #344]	; 0x158
   16b60:	eor	r2, r2, r0
   16b64:	orr	r3, r7, r9, lsl #26
   16b68:	ldrd	r8, [sp, #16]
   16b6c:	str	r3, [sp, #344]	; 0x158
   16b70:	mov	r0, r2
   16b74:	adds	r8, r8, sl
   16b78:	add	r3, sp, #2608	; 0xa30
   16b7c:	adc	r9, r9, fp
   16b80:	add	r3, r3, #8
   16b84:	adds	r0, r0, r4
   16b88:	add	r4, sp, #2624	; 0xa40
   16b8c:	mov	r6, r8
   16b90:	mov	r7, r9
   16b94:	ldrd	r2, [r3]
   16b98:	ldrd	r8, [r4]
   16b9c:	adc	r1, r1, r5
   16ba0:	adds	sl, sl, r0
   16ba4:	eor	r2, r2, r8
   16ba8:	eor	r3, r3, r9
   16bac:	ldrd	r8, [sp, #96]	; 0x60
   16bb0:	adc	fp, fp, r1
   16bb4:	add	r1, sp, #2624	; 0xa40
   16bb8:	orr	ip, ip, r9, lsr #29
   16bbc:	str	ip, [sp, #2640]	; 0xa50
   16bc0:	add	ip, sp, #336	; 0x150
   16bc4:	add	r1, r1, #8
   16bc8:	ldrd	r4, [ip]
   16bcc:	lsr	ip, r9, #6
   16bd0:	str	ip, [sp, #348]	; 0x15c
   16bd4:	add	ip, sp, #2640	; 0xa50
   16bd8:	orr	lr, lr, r8, lsl #13
   16bdc:	str	lr, [sp, #2636]	; 0xa4c
   16be0:	ldrd	r8, [ip]
   16be4:	ldrd	r0, [r1]
   16be8:	add	ip, sp, #7232	; 0x1c40
   16bec:	add	ip, ip, #40	; 0x28
   16bf0:	eor	r0, r0, r8
   16bf4:	eor	r1, r1, r9
   16bf8:	ldrd	r8, [ip]
   16bfc:	eor	r4, r4, r2
   16c00:	eor	r5, r5, r3
   16c04:	adds	r8, r8, r4
   16c08:	add	r4, sp, #344	; 0x158
   16c0c:	adc	r9, r9, r5
   16c10:	ldrd	r4, [r4]
   16c14:	lsr	ip, r6, #18
   16c18:	mov	r2, r8
   16c1c:	eor	r4, r4, r0
   16c20:	eor	r5, r5, r1
   16c24:	mov	r0, r4
   16c28:	mov	r1, r5
   16c2c:	ldrd	r4, [sp, #160]	; 0xa0
   16c30:	orr	ip, ip, r7, lsl #14
   16c34:	mov	r3, r9
   16c38:	adds	r4, r4, r2
   16c3c:	lsr	lr, r6, #14
   16c40:	str	ip, [sp, #2656]	; 0xa60
   16c44:	lsr	ip, r7, #18
   16c48:	adc	r5, r5, r3
   16c4c:	orr	lr, lr, r7, lsl #18
   16c50:	str	ip, [sp, #16]
   16c54:	adds	r4, r4, r0
   16c58:	ldr	r2, [sp, #16]
   16c5c:	mov	r3, r5
   16c60:	str	lr, [sp, #2648]	; 0xa58
   16c64:	lsr	lr, r7, #14
   16c68:	adc	r5, r3, r1
   16c6c:	orr	r3, lr, r6, lsl #18
   16c70:	str	r3, [sp, #2652]	; 0xa5c
   16c74:	orr	r3, r2, r6, lsl #14
   16c78:	strd	r4, [sp, #104]	; 0x68
   16c7c:	str	r3, [sp, #2660]	; 0xa64
   16c80:	ldrd	r4, [sp, #80]	; 0x50
   16c84:	ldrd	r2, [sp, #48]	; 0x30
   16c88:	lsl	ip, fp, #30
   16c8c:	orr	ip, ip, sl, lsr #2
   16c90:	lsl	r1, r7, #23
   16c94:	add	r9, pc, #28
   16c98:	ldrd	r8, [r9]
   16c9c:	eor	r2, r2, r4
   16ca0:	eor	r3, r3, r5
   16ca4:	mov	r4, r6
   16ca8:	b	16cc0 <dcngettext@plt+0x5cd0>
   16cac:	nop			; (mov r0, r0)
   16cb0:	vstrlt	d31, [r1, #-848]	; 0xfffffcb0
   16cb4:			; <UNDEFINED> instruction: 0x5cb0a9dc
   16cb8:	tsthi	r1, #-738197502	; 0xd4000002
   16cbc:	usatvc	r8, #25, sl, asr #17
   16cc0:	mov	r5, r7
   16cc4:	orr	r1, r1, r6, lsr #9
   16cc8:	str	ip, [sp, #2684]	; 0xa7c
   16ccc:	mov	ip, r6
   16cd0:	ldrd	r6, [sp, #104]	; 0x68
   16cd4:	str	r1, [sp, #2668]	; 0xa6c
   16cd8:	lsl	r1, sl, #30
   16cdc:	orr	r1, r1, fp, lsr #2
   16ce0:	adds	r6, r6, r8
   16ce4:	lsr	r0, sl, #28
   16ce8:	str	r1, [sp, #2680]	; 0xa78
   16cec:	add	r1, sp, #7232	; 0x1c40
   16cf0:	orr	lr, r0, fp, lsl #4
   16cf4:	adc	r7, r7, r9
   16cf8:	lsr	r0, fp, #28
   16cfc:	add	r1, r1, #56	; 0x38
   16d00:	mov	r8, r6
   16d04:	mov	r9, r7
   16d08:	mov	r6, r4
   16d0c:	mov	r7, r5
   16d10:	str	lr, [sp, #2672]	; 0xa70
   16d14:	and	r4, r4, r2
   16d18:	orr	lr, r0, sl, lsl #4
   16d1c:	and	r5, r5, r3
   16d20:	mov	r2, r4
   16d24:	mov	r3, r5
   16d28:	str	lr, [sp, #2676]	; 0xa74
   16d2c:	ldr	r1, [r1]
   16d30:	ldrd	r4, [sp, #64]	; 0x40
   16d34:	lsl	ip, ip, #23
   16d38:	lsl	r0, fp, #25
   16d3c:	adds	r4, r4, r8
   16d40:	orr	ip, ip, r7, lsr #9
   16d44:	str	ip, [sp, #2664]	; 0xa68
   16d48:	adc	r5, r5, r9
   16d4c:	orr	ip, r0, sl, lsr #7
   16d50:	add	r0, sp, #2640	; 0xa50
   16d54:	mov	r8, r4
   16d58:	mov	r9, r5
   16d5c:	add	r0, r0, #8
   16d60:	ldrd	r4, [sp, #48]	; 0x30
   16d64:	strd	r6, [sp, #112]	; 0x70
   16d68:	ldrd	r6, [r0]
   16d6c:	add	r0, sp, #2656	; 0xa60
   16d70:	eor	r4, r4, r2
   16d74:	eor	r5, r5, r3
   16d78:	mov	r2, r4
   16d7c:	mov	r3, r5
   16d80:	ldrd	r4, [r0]
   16d84:	add	r0, sp, #7232	; 0x1c40
   16d88:	add	r0, r0, #60	; 0x3c
   16d8c:	ldr	lr, [r0]
   16d90:	lsr	r1, r1, #1
   16d94:	str	ip, [sp, #2692]	; 0xa84
   16d98:	orr	r1, r1, lr, lsl #31
   16d9c:	str	r1, [sp, #2696]	; 0xa88
   16da0:	add	r1, sp, #7232	; 0x1c40
   16da4:	add	r1, r1, #56	; 0x38
   16da8:	lsl	ip, sl, #25
   16dac:	ldr	r1, [r1]
   16db0:	orr	ip, ip, fp, lsr #7
   16db4:	str	ip, [sp, #2688]	; 0xa80
   16db8:	lsr	r1, r1, #8
   16dbc:	orr	r1, r1, lr, lsl #24
   16dc0:	lsr	ip, lr, #1
   16dc4:	add	lr, sp, #2656	; 0xa60
   16dc8:	add	lr, lr, #8
   16dcc:	adds	r2, r2, r8
   16dd0:	adc	r3, r3, r9
   16dd4:	str	r1, [sp, #2704]	; 0xa90
   16dd8:	ldrd	r8, [lr]
   16ddc:	add	r1, sp, #7232	; 0x1c40
   16de0:	add	lr, sp, #2672	; 0xa70
   16de4:	add	r1, r1, #56	; 0x38
   16de8:	eor	r6, r6, r4
   16dec:	eor	r7, r7, r5
   16df0:	ldrd	r4, [lr]
   16df4:	add	lr, sp, #2672	; 0xa70
   16df8:	ldr	r1, [r1]
   16dfc:	add	lr, lr, #8
   16e00:	eor	r8, r8, r6
   16e04:	eor	r9, r9, r7
   16e08:	mov	r6, r8
   16e0c:	mov	r7, r9
   16e10:	ldrd	r8, [lr]
   16e14:	lsr	r1, r1, #7
   16e18:	str	r1, [sp, #352]	; 0x160
   16e1c:	ldrd	r0, [sp, #40]	; 0x28
   16e20:	eor	r4, r4, r8
   16e24:	eor	r5, r5, r9
   16e28:	ldrd	r8, [sp, #72]	; 0x48
   16e2c:	orr	r1, r1, fp
   16e30:	orr	r0, r0, sl
   16e34:	and	r9, r9, r1
   16e38:	add	r1, sp, #7232	; 0x1c40
   16e3c:	add	r1, r1, #56	; 0x38
   16e40:	ldr	lr, [r1]
   16e44:	add	r1, sp, #7232	; 0x1c40
   16e48:	add	r1, r1, #60	; 0x3c
   16e4c:	orr	ip, ip, lr, lsl #31
   16e50:	str	ip, [sp, #2700]	; 0xa8c
   16e54:	ldr	ip, [r1]
   16e58:	add	r1, sp, #7232	; 0x1c40
   16e5c:	and	r8, r8, r0
   16e60:	add	r1, r1, #60	; 0x3c
   16e64:	lsr	ip, ip, #8
   16e68:	orr	ip, ip, lr, lsl #24
   16e6c:	strd	r8, [sp, #24]
   16e70:	ldr	lr, [r1]
   16e74:	ldrd	r8, [sp, #152]	; 0x98
   16e78:	adds	r0, r2, r6
   16e7c:	str	ip, [sp, #2708]	; 0xa94
   16e80:	ldr	ip, [sp, #352]	; 0x160
   16e84:	adc	r1, r3, r7
   16e88:	add	r3, sp, #2688	; 0xa80
   16e8c:	orr	ip, ip, lr, lsl #25
   16e90:	lsr	lr, r8, #6
   16e94:	ldrd	r6, [sp, #40]	; 0x28
   16e98:	str	ip, [sp, #352]	; 0x160
   16e9c:	str	lr, [sp, #360]	; 0x168
   16ea0:	strd	r0, [sp, #16]
   16ea4:	ldrd	r2, [r3]
   16ea8:	ldrd	r0, [sp, #24]
   16eac:	lsr	ip, r8, #19
   16eb0:	eor	r3, r3, r5
   16eb4:	mov	r5, r3
   16eb8:	add	r3, sp, #7232	; 0x1c40
   16ebc:	add	r3, r3, #60	; 0x3c
   16ec0:	and	r6, r6, sl
   16ec4:	ldr	r3, [r3]
   16ec8:	orr	r0, r0, r6
   16ecc:	lsl	r6, r9, #3
   16ed0:	lsr	r3, r3, #7
   16ed4:	str	r3, [sp, #356]	; 0x164
   16ed8:	orr	r3, ip, r9, lsl #13
   16edc:	str	r3, [sp, #2712]	; 0xa98
   16ee0:	orr	r3, r6, r8, lsr #29
   16ee4:	str	r3, [sp, #2724]	; 0xaa4
   16ee8:	ldr	r3, [sp, #360]	; 0x168
   16eec:	and	r7, r7, fp
   16ef0:	orr	r3, r3, r9, lsl #26
   16ef4:	eor	r2, r2, r4
   16ef8:	orr	r1, r1, r7
   16efc:	str	r3, [sp, #360]	; 0x168
   16f00:	ldrd	r6, [sp, #8]
   16f04:	mov	r4, r2
   16f08:	ldrd	r2, [sp, #16]
   16f0c:	lsr	lr, r9, #19
   16f10:	lsl	ip, r8, #3
   16f14:	adds	r2, r2, r6
   16f18:	adc	r3, r3, r7
   16f1c:	mov	r7, r3
   16f20:	adds	r4, r4, r0
   16f24:	add	r3, sp, #2688	; 0xa80
   16f28:	adc	r5, r5, r1
   16f2c:	add	r3, r3, #8
   16f30:	add	r1, sp, #2704	; 0xa90
   16f34:	mov	r6, r2
   16f38:	ldrd	r0, [r1]
   16f3c:	ldrd	r2, [r3]
   16f40:	eor	r3, r3, r1
   16f44:	mov	r1, r3
   16f48:	add	r3, sp, #352	; 0x160
   16f4c:	eor	r2, r2, r0
   16f50:	mov	r0, r2
   16f54:	ldrd	r2, [r3]
   16f58:	eor	r3, r3, r1
   16f5c:	mov	r1, r3
   16f60:	orr	r3, lr, r8, lsl #13
   16f64:	str	r3, [sp, #2716]	; 0xa9c
   16f68:	orr	r3, ip, r9, lsr #29
   16f6c:	str	r3, [sp, #2720]	; 0xaa0
   16f70:	eor	r2, r2, r0
   16f74:	lsr	r3, r9, #6
   16f78:	mov	r0, r2
   16f7c:	str	r3, [sp, #364]	; 0x16c
   16f80:	ldrd	r2, [sp, #16]
   16f84:	add	ip, sp, #2720	; 0xaa0
   16f88:	lsr	lr, r7, #14
   16f8c:	adds	r2, r2, r4
   16f90:	adc	r3, r3, r5
   16f94:	mov	r9, r3
   16f98:	add	r3, sp, #2704	; 0xa90
   16f9c:	add	r3, r3, #8
   16fa0:	ldrd	r4, [ip]
   16fa4:	mov	r8, r2
   16fa8:	ldrd	r2, [r3]
   16fac:	strd	r8, [sp, #24]
   16fb0:	add	ip, sp, #360	; 0x168
   16fb4:	eor	r3, r3, r5
   16fb8:	mov	r9, r3
   16fbc:	add	r3, sp, #7232	; 0x1c40
   16fc0:	add	r3, r3, #48	; 0x30
   16fc4:	eor	r2, r2, r4
   16fc8:	mov	r8, r2
   16fcc:	ldrd	r2, [r3]
   16fd0:	ldrd	r4, [sp, #56]	; 0x38
   16fd4:	adds	r2, r2, r0
   16fd8:	adc	r3, r3, r1
   16fdc:	mov	r0, r2
   16fe0:	adds	r4, r4, r0
   16fe4:	mov	r1, r3
   16fe8:	adc	r5, r5, r1
   16fec:	mov	r0, r4
   16ff0:	mov	r1, r5
   16ff4:	ldrd	r4, [ip]
   16ff8:	lsr	r2, r6, #14
   16ffc:	orr	ip, r2, r7, lsl #18
   17000:	eor	r8, r8, r4
   17004:	lsr	r2, r7, #18
   17008:	lsr	r3, r6, #18
   1700c:	mov	r4, r6
   17010:	eor	r9, r9, r5
   17014:	orr	r3, r3, r7, lsl #14
   17018:	str	r2, [sp, #16]
   1701c:	mov	r5, r7
   17020:	adds	r2, r0, r8
   17024:	lsl	r0, r7, #23
   17028:	ldrd	r6, [sp, #24]
   1702c:	str	r3, [sp, #2736]	; 0xab0
   17030:	adc	r3, r1, r9
   17034:	str	ip, [sp, #2728]	; 0xaa8
   17038:	strd	r2, [sp, #8]
   1703c:	lsl	r3, r7, #30
   17040:	ldr	r2, [sp, #16]
   17044:	mov	r8, r3
   17048:	orr	r3, lr, r4, lsl #18
   1704c:	str	r3, [sp, #2732]	; 0xaac
   17050:	orr	r3, r2, r4, lsl #14
   17054:	mov	r9, r0
   17058:	str	r3, [sp, #2740]	; 0xab4
   1705c:	ldrd	r2, [sp, #112]	; 0x70
   17060:	ldrd	r0, [sp, #80]	; 0x50
   17064:	lsr	ip, r6, #28
   17068:	eor	r3, r3, r1
   1706c:	orr	r1, r9, r4, lsr #9
   17070:	str	r1, [sp, #2748]	; 0xabc
   17074:	orr	r1, ip, r7, lsl #4
   17078:	str	r1, [sp, #2752]	; 0xac0
   1707c:	orr	r1, r8, r6, lsr #2
   17080:	str	r1, [sp, #2764]	; 0xacc
   17084:	add	r9, pc, #884	; 0x374
   17088:	ldrd	r8, [r9]
   1708c:	lsr	r1, r7, #28
   17090:	ldrd	r6, [sp, #8]
   17094:	eor	r2, r2, r0
   17098:	lsl	r0, r4, #23
   1709c:	adds	r8, r8, r6
   170a0:	adc	r9, r9, r7
   170a4:	mov	r6, r4
   170a8:	mov	r7, r5
   170ac:	and	r4, r4, r2
   170b0:	and	r5, r5, r3
   170b4:	mov	r2, r4
   170b8:	mov	r3, r5
   170bc:	ldrd	r4, [sp, #24]
   170c0:	orr	lr, r0, r7, lsr #9
   170c4:	str	lr, [sp, #2744]	; 0xab8
   170c8:	orr	r1, r1, r4, lsl #4
   170cc:	str	r1, [sp, #2756]	; 0xac4
   170d0:	add	r1, sp, #7296	; 0x1c80
   170d4:	lsl	ip, r4, #30
   170d8:	ldr	r1, [r1]
   170dc:	lsl	r0, r5, #25
   170e0:	strd	r6, [sp, #64]	; 0x40
   170e4:	lsr	lr, r1, #1
   170e8:	orr	r1, ip, r5, lsr #2
   170ec:	str	r1, [sp, #2760]	; 0xac8
   170f0:	orr	r1, r0, r4, lsr #7
   170f4:	str	r1, [sp, #2772]	; 0xad4
   170f8:	ldrd	r0, [sp, #48]	; 0x30
   170fc:	add	r6, sp, #2736	; 0xab0
   17100:	lsl	ip, r4, #25
   17104:	adds	r0, r0, r8
   17108:	adc	r1, r1, r9
   1710c:	mov	r8, r0
   17110:	mov	r9, r1
   17114:	ldrd	r0, [sp, #80]	; 0x50
   17118:	ldrd	r6, [r6]
   1711c:	orr	r4, r4, sl
   17120:	eor	r1, r1, r3
   17124:	mov	r3, r1
   17128:	add	r1, sp, #2720	; 0xaa0
   1712c:	add	r1, r1, #8
   17130:	eor	r0, r0, r2
   17134:	mov	r2, r0
   17138:	ldrd	r0, [r1]
   1713c:	adds	r2, r2, r8
   17140:	adc	r3, r3, r9
   17144:	eor	r0, r0, r6
   17148:	add	r6, sp, #7296	; 0x1c80
   1714c:	add	r6, r6, #4
   17150:	eor	r1, r1, r7
   17154:	ldr	r7, [r6]
   17158:	orr	r5, r5, fp
   1715c:	mov	r6, r4
   17160:	orr	lr, lr, r7, lsl #31
   17164:	str	lr, [sp, #2776]	; 0xad8
   17168:	add	lr, sp, #7296	; 0x1c80
   1716c:	ldr	lr, [lr]
   17170:	lsr	lr, lr, #8
   17174:	orr	lr, lr, r7, lsl #24
   17178:	str	lr, [sp, #2784]	; 0xae0
   1717c:	add	lr, sp, #7296	; 0x1c80
   17180:	mov	r7, r5
   17184:	ldr	lr, [lr]
   17188:	lsr	lr, lr, #7
   1718c:	str	lr, [sp, #368]	; 0x170
   17190:	ldr	lr, [sp, #28]
   17194:	orr	ip, ip, lr, lsr #7
   17198:	add	lr, sp, #2736	; 0xab0
   1719c:	add	lr, lr, #8
   171a0:	ldrd	r8, [lr]
   171a4:	add	lr, sp, #2752	; 0xac0
   171a8:	str	ip, [sp, #2768]	; 0xad0
   171ac:	ldrd	r4, [lr]
   171b0:	add	lr, sp, #2752	; 0xac0
   171b4:	add	lr, lr, #8
   171b8:	add	ip, sp, #7296	; 0x1c80
   171bc:	eor	r8, r8, r0
   171c0:	eor	r9, r9, r1
   171c4:	add	ip, ip, #4
   171c8:	mov	r0, r8
   171cc:	mov	r1, r9
   171d0:	ldrd	r8, [lr]
   171d4:	add	lr, sp, #7296	; 0x1c80
   171d8:	ldr	ip, [ip]
   171dc:	ldr	lr, [lr]
   171e0:	eor	r4, r4, r8
   171e4:	lsr	ip, ip, #1
   171e8:	orr	ip, ip, lr, lsl #31
   171ec:	str	ip, [sp, #2780]	; 0xadc
   171f0:	add	ip, sp, #7296	; 0x1c80
   171f4:	add	ip, ip, #4
   171f8:	add	lr, sp, #7296	; 0x1c80
   171fc:	ldr	ip, [ip]
   17200:	eor	r5, r5, r9
   17204:	ldrd	r8, [sp, #40]	; 0x28
   17208:	ldr	lr, [lr]
   1720c:	lsr	ip, ip, #8
   17210:	adds	r2, r2, r0
   17214:	orr	ip, ip, lr, lsl #24
   17218:	add	lr, sp, #7296	; 0x1c80
   1721c:	adc	r3, r3, r1
   17220:	add	lr, lr, #4
   17224:	ldrd	r0, [sp, #24]
   17228:	ldr	lr, [lr]
   1722c:	and	r8, r8, r6
   17230:	and	r9, r9, r7
   17234:	str	ip, [sp, #2788]	; 0xae4
   17238:	and	r1, r1, fp
   1723c:	ldr	ip, [sp, #368]	; 0x170
   17240:	mov	r6, r8
   17244:	mov	r7, r9
   17248:	ldrd	r8, [sp, #104]	; 0x68
   1724c:	mov	r9, r1
   17250:	add	r1, sp, #2768	; 0xad0
   17254:	orr	ip, ip, lr, lsl #25
   17258:	and	r0, r0, sl
   1725c:	str	ip, [sp, #368]	; 0x170
   17260:	lsr	lr, r8, #6
   17264:	lsr	ip, r8, #19
   17268:	mov	r8, r0
   1726c:	ldrd	r0, [r1]
   17270:	orr	r6, r6, r8
   17274:	orr	r7, r7, r9
   17278:	ldrd	r8, [sp, #104]	; 0x68
   1727c:	eor	r1, r1, r5
   17280:	mov	r5, r1
   17284:	lsl	r1, r9, #3
   17288:	orr	r1, r1, r8, lsr #29
   1728c:	str	r1, [sp, #2804]	; 0xaf4
   17290:	add	r1, sp, #7296	; 0x1c80
   17294:	add	r1, r1, #4
   17298:	orr	ip, ip, r9, lsl #13
   1729c:	str	ip, [sp, #2792]	; 0xae8
   172a0:	ldr	ip, [r1]
   172a4:	str	lr, [sp, #376]	; 0x178
   172a8:	mov	r1, r9
   172ac:	lsr	lr, r9, #19
   172b0:	ldr	r9, [sp, #376]	; 0x178
   172b4:	lsr	ip, ip, #7
   172b8:	str	ip, [sp, #372]	; 0x174
   172bc:	orr	r1, r9, r1, lsl #26
   172c0:	lsl	ip, r8, #3
   172c4:	ldrd	r8, [sp, #72]	; 0x48
   172c8:	eor	r0, r0, r4
   172cc:	str	r1, [sp, #376]	; 0x178
   172d0:	adds	r8, r8, r2
   172d4:	mov	r4, r0
   172d8:	add	r1, sp, #2768	; 0xad0
   172dc:	adc	r9, r9, r3
   172e0:	add	r1, r1, #8
   172e4:	adds	r4, r4, r6
   172e8:	add	r6, sp, #2784	; 0xae0
   172ec:	strd	r8, [sp, #72]	; 0x48
   172f0:	ldrd	r0, [r1]
   172f4:	ldrd	r8, [r6]
   172f8:	adc	r5, r5, r7
   172fc:	eor	r0, r0, r8
   17300:	eor	r1, r1, r9
   17304:	ldrd	r8, [sp, #104]	; 0x68
   17308:	orr	ip, ip, r9, lsr #29
   1730c:	str	ip, [sp, #2800]	; 0xaf0
   17310:	add	ip, sp, #368	; 0x170
   17314:	orr	lr, lr, r8, lsl #13
   17318:	adds	r8, r4, r2
   1731c:	ldrd	r6, [ip]
   17320:	lsr	ip, r9, #6
   17324:	adc	r9, r5, r3
   17328:	add	r3, sp, #2784	; 0xae0
   1732c:	str	ip, [sp, #380]	; 0x17c
   17330:	add	r3, r3, #8
   17334:	add	ip, sp, #2800	; 0xaf0
   17338:	str	lr, [sp, #2796]	; 0xaec
   1733c:	ldrd	r4, [ip]
   17340:	ldrd	r2, [r3]
   17344:	eor	r7, r7, r1
   17348:	add	r1, sp, #376	; 0x178
   1734c:	eor	r3, r3, r5
   17350:	mov	r5, r3
   17354:	add	r3, sp, #7232	; 0x1c40
   17358:	add	r3, r3, #56	; 0x38
   1735c:	eor	r6, r6, r0
   17360:	eor	r2, r2, r4
   17364:	ldrd	r0, [r1]
   17368:	mov	r4, r2
   1736c:	ldrd	r2, [r3]
   17370:	eor	r0, r0, r4
   17374:	eor	r1, r1, r5
   17378:	adds	r2, r2, r6
   1737c:	mov	r4, r0
   17380:	mov	r5, r1
   17384:	ldrd	r0, [sp, #32]
   17388:	adc	r3, r3, r7
   1738c:	ldrd	r6, [sp, #72]	; 0x48
   17390:	adds	r0, r0, r2
   17394:	adc	r1, r1, r3
   17398:	lsr	lr, r6, #14
   1739c:	lsr	ip, r6, #18
   173a0:	mov	r3, r1
   173a4:	orr	r1, lr, r7, lsl #18
   173a8:	adds	r0, r0, r4
   173ac:	str	r1, [sp, #2808]	; 0xaf8
   173b0:	orr	r1, ip, r7, lsl #14
   173b4:	str	r1, [sp, #2816]	; 0xb00
   173b8:	adc	r1, r3, r5
   173bc:	ldrd	r2, [sp, #72]	; 0x48
   173c0:	lsr	lr, r7, #14
   173c4:	lsr	r6, r7, #18
   173c8:	strd	r0, [sp, #16]
   173cc:	lsl	r5, r3, #23
   173d0:	orr	r1, lr, r2, lsl #18
   173d4:	orr	r3, r6, r2, lsl #14
   173d8:	ldrd	r6, [sp, #112]	; 0x70
   173dc:	str	r1, [sp, #2812]	; 0xafc
   173e0:	ldrd	r0, [sp, #64]	; 0x40
   173e4:	str	r3, [sp, #2820]	; 0xb04
   173e8:	mov	r3, r7
   173ec:	eor	r3, r3, r1
   173f0:	ldr	r1, [sp, #72]	; 0x48
   173f4:	lsr	r4, r8, #28
   173f8:	lsl	ip, r9, #30
   173fc:	b	17410 <dcngettext@plt+0x6420>
   17400:	cdp	15, 6, cr13, cr6, cr11, {5}
   17404:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   17408:	lfmcs	f3, 4, [r4, #64]!	; 0x40
   1740c:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   17410:	orr	r1, r5, r1, lsr #9
   17414:	str	r1, [sp, #2828]	; 0xb0c
   17418:	ldr	r1, [sp, #72]	; 0x48
   1741c:	mov	r2, r6
   17420:	eor	r2, r2, r0
   17424:	lsl	lr, r1, #23
   17428:	orr	r1, r4, r9, lsl #4
   1742c:	str	r1, [sp, #2832]	; 0xb10
   17430:	orr	r1, ip, r8, lsr #2
   17434:	str	r1, [sp, #2844]	; 0xb1c
   17438:	sub	r5, pc, #56	; 0x38
   1743c:	ldrd	r4, [r5]
   17440:	ldrd	r0, [sp, #16]
   17444:	lsr	ip, r9, #28
   17448:	orr	ip, ip, r8, lsl #4
   1744c:	adds	r4, r4, r0
   17450:	adc	r5, r5, r1
   17454:	mov	r0, r4
   17458:	mov	r1, r5
   1745c:	ldrd	r4, [sp, #72]	; 0x48
   17460:	str	ip, [sp, #2836]	; 0xb14
   17464:	add	ip, sp, #7296	; 0x1c80
   17468:	and	r5, r5, r3
   1746c:	add	ip, ip, #8
   17470:	mov	r3, r5
   17474:	ldr	r5, [sp, #76]	; 0x4c
   17478:	ldr	ip, [ip]
   1747c:	and	r4, r4, r2
   17480:	mov	r2, r4
   17484:	orr	lr, lr, r5, lsr #9
   17488:	lsl	r4, r8, #30
   1748c:	lsl	r5, r9, #25
   17490:	str	lr, [sp, #2824]	; 0xb08
   17494:	lsr	lr, ip, #1
   17498:	orr	ip, r4, r9, lsr #2
   1749c:	str	ip, [sp, #2840]	; 0xb18
   174a0:	orr	ip, r5, r8, lsr #7
   174a4:	ldrd	r4, [sp, #80]	; 0x50
   174a8:	eor	r6, r6, r2
   174ac:	mov	r2, r6
   174b0:	adds	r4, r4, r0
   174b4:	mov	r0, r4
   174b8:	add	r4, sp, #2800	; 0xaf0
   174bc:	add	r4, r4, #8
   174c0:	add	r6, sp, #2816	; 0xb00
   174c4:	adc	r5, r5, r1
   174c8:	eor	r7, r7, r3
   174cc:	mov	r1, r5
   174d0:	mov	r3, r7
   174d4:	ldrd	r4, [r4]
   174d8:	ldrd	r6, [r6]
   174dc:	str	ip, [sp, #2852]	; 0xb24
   174e0:	lsl	ip, r8, #25
   174e4:	eor	r4, r4, r6
   174e8:	mov	r6, r4
   174ec:	add	r4, sp, #7296	; 0x1c80
   174f0:	add	r4, r4, #12
   174f4:	eor	r5, r5, r7
   174f8:	mov	r7, r5
   174fc:	ldr	r5, [r4]
   17500:	orr	ip, ip, r9, lsr #7
   17504:	str	ip, [sp, #2848]	; 0xb20
   17508:	orr	lr, lr, r5, lsl #31
   1750c:	str	lr, [sp, #2856]	; 0xb28
   17510:	add	lr, sp, #7296	; 0x1c80
   17514:	add	lr, lr, #8
   17518:	add	ip, sp, #7296	; 0x1c80
   1751c:	ldr	lr, [lr]
   17520:	add	ip, ip, #12
   17524:	lsr	lr, lr, #8
   17528:	orr	lr, lr, r5, lsl #24
   1752c:	ldrd	r4, [sp, #24]
   17530:	str	lr, [sp, #2864]	; 0xb30
   17534:	add	lr, sp, #7296	; 0x1c80
   17538:	orr	r4, r4, r8
   1753c:	orr	r5, r5, r9
   17540:	add	lr, lr, #8
   17544:	strd	r4, [sp, #80]	; 0x50
   17548:	adds	r4, r2, r0
   1754c:	adc	r5, r3, r1
   17550:	add	r3, sp, #2816	; 0xb00
   17554:	add	r3, r3, #8
   17558:	ldr	lr, [lr]
   1755c:	ldr	ip, [ip]
   17560:	strd	r4, [sp, #48]	; 0x30
   17564:	ldrd	r0, [r3]
   17568:	add	r3, sp, #2832	; 0xb10
   1756c:	lsr	ip, ip, #1
   17570:	eor	r0, r0, r6
   17574:	eor	r1, r1, r7
   17578:	mov	r6, r0
   1757c:	mov	r7, r1
   17580:	ldrd	r0, [r3]
   17584:	add	r3, sp, #2832	; 0xb10
   17588:	add	r3, r3, #8
   1758c:	lsr	lr, lr, #7
   17590:	ldrd	r2, [r3]
   17594:	ldrd	r4, [sp, #80]	; 0x50
   17598:	eor	r1, r1, r3
   1759c:	add	r3, sp, #7296	; 0x1c80
   175a0:	add	r3, r3, #8
   175a4:	eor	r0, r0, r2
   175a8:	ldr	r3, [r3]
   175ac:	add	r2, sp, #7296	; 0x1c80
   175b0:	add	r2, r2, #12
   175b4:	orr	r3, ip, r3, lsl #31
   175b8:	str	r3, [sp, #2860]	; 0xb2c
   175bc:	add	r3, sp, #7296	; 0x1c80
   175c0:	add	r3, r3, #12
   175c4:	and	r4, r4, sl
   175c8:	ldr	r3, [r3]
   175cc:	and	r5, r5, fp
   175d0:	lsr	ip, r3, #8
   175d4:	add	r3, sp, #7296	; 0x1c80
   175d8:	add	r3, r3, #8
   175dc:	ldr	r3, [r3]
   175e0:	orr	r3, ip, r3, lsl #24
   175e4:	ldr	ip, [r2]
   175e8:	str	r3, [sp, #2868]	; 0xb34
   175ec:	orr	r3, lr, ip, lsl #25
   175f0:	str	r3, [sp, #384]	; 0x180
   175f4:	ldr	r3, [sp, #8]
   175f8:	lsr	ip, r3, #19
   175fc:	lsr	r3, r3, #6
   17600:	str	r3, [sp, #392]	; 0x188
   17604:	ldrd	r2, [sp, #48]	; 0x30
   17608:	adds	r2, r2, r6
   1760c:	adc	r3, r3, r7
   17610:	ldrd	r6, [sp, #24]
   17614:	strd	r2, [sp, #48]	; 0x30
   17618:	add	r3, sp, #2848	; 0xb20
   1761c:	and	r6, r6, r8
   17620:	and	r7, r7, r9
   17624:	ldrd	r2, [r3]
   17628:	orr	r4, r4, r6
   1762c:	orr	r5, r5, r7
   17630:	ldrd	r6, [sp, #8]
   17634:	eor	r3, r3, r1
   17638:	mov	r1, r3
   1763c:	lsl	lr, r7, #3
   17640:	orr	r3, ip, r7, lsl #13
   17644:	str	r3, [sp, #2872]	; 0xb38
   17648:	orr	r3, lr, r6, lsr #29
   1764c:	str	r3, [sp, #2884]	; 0xb44
   17650:	add	r3, sp, #7296	; 0x1c80
   17654:	add	r3, r3, #12
   17658:	eor	r2, r2, r0
   1765c:	ldr	r3, [r3]
   17660:	lsr	lr, r7, #19
   17664:	lsl	ip, r6, #3
   17668:	lsr	r3, r3, #7
   1766c:	str	r3, [sp, #388]	; 0x184
   17670:	ldr	r3, [sp, #392]	; 0x188
   17674:	mov	r0, r2
   17678:	orr	r3, r3, r7, lsl #26
   1767c:	str	r3, [sp, #392]	; 0x188
   17680:	ldrd	r6, [sp, #40]	; 0x28
   17684:	ldrd	r2, [sp, #48]	; 0x30
   17688:	adds	r2, r2, r6
   1768c:	adc	r3, r3, r7
   17690:	mov	r7, r3
   17694:	add	r3, sp, #2848	; 0xb20
   17698:	adds	r0, r0, r4
   1769c:	add	r3, r3, #8
   176a0:	add	r4, sp, #2864	; 0xb30
   176a4:	mov	r6, r2
   176a8:	adc	r1, r1, r5
   176ac:	ldrd	r2, [r3]
   176b0:	ldrd	r4, [r4]
   176b4:	strd	r6, [sp, #40]	; 0x28
   176b8:	ldrd	r6, [sp, #8]
   176bc:	eor	r3, r3, r5
   176c0:	mov	r5, r3
   176c4:	orr	r3, lr, r6, lsl #13
   176c8:	str	r3, [sp, #2876]	; 0xb3c
   176cc:	orr	r3, ip, r7, lsr #29
   176d0:	str	r3, [sp, #2880]	; 0xb40
   176d4:	add	r3, sp, #384	; 0x180
   176d8:	eor	r2, r2, r4
   176dc:	mov	r4, r2
   176e0:	ldrd	r2, [r3]
   176e4:	eor	r3, r3, r5
   176e8:	mov	r5, r3
   176ec:	eor	r2, r2, r4
   176f0:	lsr	r3, r7, #6
   176f4:	mov	r4, r2
   176f8:	str	r3, [sp, #396]	; 0x18c
   176fc:	ldrd	r2, [sp, #48]	; 0x30
   17700:	adds	r2, r2, r0
   17704:	adc	r3, r3, r1
   17708:	mov	r7, r3
   1770c:	add	r3, sp, #2864	; 0xb30
   17710:	add	r3, r3, #8
   17714:	add	r1, sp, #2880	; 0xb40
   17718:	mov	r6, r2
   1771c:	ldrd	r0, [r1]
   17720:	ldrd	r2, [r3]
   17724:	strd	r6, [sp, #80]	; 0x50
   17728:	ldrd	r6, [sp, #40]	; 0x28
   1772c:	eor	r3, r3, r1
   17730:	mov	r1, r3
   17734:	add	r3, sp, #7296	; 0x1c80
   17738:	eor	r2, r2, r0
   1773c:	mov	r0, r2
   17740:	ldrd	r2, [r3]
   17744:	lsr	ip, r6, #18
   17748:	orr	ip, ip, r7, lsl #14
   1774c:	adds	r2, r2, r4
   17750:	add	r4, sp, #392	; 0x188
   17754:	adc	r3, r3, r5
   17758:	ldrd	r4, [r4]
   1775c:	str	ip, [sp, #2896]	; 0xb50
   17760:	lsr	lr, r6, #14
   17764:	eor	r4, r4, r0
   17768:	eor	r5, r5, r1
   1776c:	mov	r0, r4
   17770:	mov	r1, r5
   17774:	ldrd	r4, [sp, #168]	; 0xa8
   17778:	orr	lr, lr, r7, lsl #18
   1777c:	lsr	r6, r7, #18
   17780:	adds	r4, r4, r2
   17784:	adc	r5, r5, r3
   17788:	mov	r3, r5
   1778c:	adds	r4, r4, r0
   17790:	adc	r5, r3, r1
   17794:	ldr	r3, [sp, #44]	; 0x2c
   17798:	str	lr, [sp, #2888]	; 0xb48
   1779c:	lsr	lr, r7, #14
   177a0:	lsl	r0, r3, #23
   177a4:	ldrd	r2, [sp, #80]	; 0x50
   177a8:	strd	r4, [sp, #128]	; 0x80
   177ac:	lsr	ip, r2, #28
   177b0:	lsl	r1, r3, #30
   177b4:	ldrd	r2, [sp, #40]	; 0x28
   177b8:	orr	r3, r6, r2, lsl #14
   177bc:	orr	lr, lr, r2, lsl #18
   177c0:	ldrd	r6, [sp, #64]	; 0x40
   177c4:	str	r3, [sp, #2900]	; 0xb54
   177c8:	ldrd	r2, [sp, #72]	; 0x48
   177cc:	str	lr, [sp, #2892]	; 0xb4c
   177d0:	eor	r2, r2, r6
   177d4:	eor	r3, r3, r7
   177d8:	ldrd	r6, [sp, #40]	; 0x28
   177dc:	orr	lr, r0, r6, lsr #9
   177e0:	lsl	r0, r6, #23
   177e4:	ldrd	r6, [sp, #80]	; 0x50
   177e8:	str	r0, [sp, #48]	; 0x30
   177ec:	str	lr, [sp, #2908]	; 0xb5c
   177f0:	orr	r1, r1, r6, lsr #2
   177f4:	str	r1, [sp, #2924]	; 0xb6c
   177f8:	add	r1, pc, #872	; 0x368
   177fc:	ldrd	r0, [r1]
   17800:	lsr	lr, r7, #28
   17804:	orr	ip, ip, r7, lsl #4
   17808:	adds	r0, r0, r4
   1780c:	adc	r1, r1, r5
   17810:	mov	r4, r0
   17814:	mov	r5, r1
   17818:	ldrd	r0, [sp, #40]	; 0x28
   1781c:	str	ip, [sp, #2912]	; 0xb60
   17820:	lsl	ip, r6, #30
   17824:	and	r1, r1, r3
   17828:	mov	r3, r1
   1782c:	and	r0, r0, r2
   17830:	ldr	r1, [sp, #44]	; 0x2c
   17834:	mov	r2, r0
   17838:	ldr	r0, [sp, #48]	; 0x30
   1783c:	orr	ip, ip, r7, lsr #2
   17840:	orr	r1, r0, r1, lsr #9
   17844:	str	r1, [sp, #2904]	; 0xb58
   17848:	orr	r1, lr, r6, lsl #4
   1784c:	str	r1, [sp, #2916]	; 0xb64
   17850:	add	r1, sp, #7296	; 0x1c80
   17854:	add	r1, r1, #16
   17858:	lsl	r0, r7, #25
   1785c:	ldr	r1, [r1]
   17860:	str	ip, [sp, #2920]	; 0xb68
   17864:	orr	ip, r0, r6, lsr #7
   17868:	str	ip, [sp, #2932]	; 0xb74
   1786c:	lsl	ip, r6, #25
   17870:	ldrd	r6, [sp, #112]	; 0x70
   17874:	lsr	r1, r1, #1
   17878:	add	lr, sp, #2912	; 0xb60
   1787c:	adds	r6, r6, r4
   17880:	adc	r7, r7, r5
   17884:	mov	r4, r6
   17888:	mov	r5, r7
   1788c:	ldrd	r6, [sp, #64]	; 0x40
   17890:	add	lr, lr, #8
   17894:	eor	r7, r7, r3
   17898:	add	r3, sp, #2880	; 0xb40
   1789c:	eor	r6, r6, r2
   178a0:	add	r3, r3, #8
   178a4:	strd	r6, [sp, #48]	; 0x30
   178a8:	ldrd	r6, [r3]
   178ac:	add	r3, sp, #2896	; 0xb50
   178b0:	ldrd	r2, [r3]
   178b4:	eor	r7, r7, r3
   178b8:	add	r3, sp, #7296	; 0x1c80
   178bc:	add	r3, r3, #20
   178c0:	eor	r6, r6, r2
   178c4:	ldr	r3, [r3]
   178c8:	orr	r3, r1, r3, lsl #31
   178cc:	str	r3, [sp, #2936]	; 0xb78
   178d0:	add	r3, sp, #7296	; 0x1c80
   178d4:	add	r3, r3, #16
   178d8:	ldr	r3, [r3]
   178dc:	lsr	r1, r3, #8
   178e0:	add	r3, sp, #7296	; 0x1c80
   178e4:	add	r3, r3, #20
   178e8:	ldr	r3, [r3]
   178ec:	orr	r3, r1, r3, lsl #24
   178f0:	str	r3, [sp, #2944]	; 0xb80
   178f4:	add	r3, sp, #7296	; 0x1c80
   178f8:	add	r3, r3, #16
   178fc:	ldr	r3, [r3]
   17900:	lsr	r3, r3, #7
   17904:	str	r3, [sp, #400]	; 0x190
   17908:	ldrd	r2, [sp, #80]	; 0x50
   1790c:	orr	r1, r3, r9
   17910:	orr	r3, ip, r3, lsr #7
   17914:	str	r3, [sp, #2928]	; 0xb70
   17918:	add	r3, sp, #7296	; 0x1c80
   1791c:	add	r3, r3, #20
   17920:	orr	r0, r2, r8
   17924:	ldr	r3, [r3]
   17928:	lsr	ip, r3, #1
   1792c:	ldrd	r2, [sp, #48]	; 0x30
   17930:	adds	r2, r2, r4
   17934:	adc	r3, r3, r5
   17938:	ldrd	r4, [lr]
   1793c:	strd	r2, [sp, #48]	; 0x30
   17940:	add	r3, sp, #2896	; 0xb50
   17944:	add	r3, r3, #8
   17948:	ldrd	r2, [r3]
   1794c:	eor	r3, r3, r7
   17950:	mov	r7, r3
   17954:	add	r3, sp, #2912	; 0xb60
   17958:	eor	r2, r2, r6
   1795c:	mov	r6, r2
   17960:	ldrd	r2, [r3]
   17964:	eor	r2, r2, r4
   17968:	eor	r3, r3, r5
   1796c:	mov	r4, r2
   17970:	mov	r5, r3
   17974:	ldrd	r2, [sp, #24]
   17978:	and	r2, r2, r0
   1797c:	and	r3, r3, r1
   17980:	strd	r2, [sp, #120]	; 0x78
   17984:	add	r3, sp, #7296	; 0x1c80
   17988:	add	r3, r3, #16
   1798c:	add	r2, sp, #7296	; 0x1c80
   17990:	ldr	r3, [r3]
   17994:	add	r2, r2, #20
   17998:	ldr	r1, [r2]
   1799c:	orr	r3, ip, r3, lsl #31
   179a0:	str	r3, [sp, #2940]	; 0xb7c
   179a4:	add	r3, sp, #7296	; 0x1c80
   179a8:	add	r3, r3, #20
   179ac:	ldr	r3, [r3]
   179b0:	lsr	ip, r3, #8
   179b4:	add	r3, sp, #7296	; 0x1c80
   179b8:	add	r3, r3, #16
   179bc:	ldr	r3, [r3]
   179c0:	orr	r3, ip, r3, lsl #24
   179c4:	str	r3, [sp, #2948]	; 0xb84
   179c8:	ldr	r3, [sp, #400]	; 0x190
   179cc:	orr	r3, r3, r1, lsl #25
   179d0:	ldrd	r0, [sp, #16]
   179d4:	str	r3, [sp, #400]	; 0x190
   179d8:	lsr	r3, r0, #6
   179dc:	str	r3, [sp, #408]	; 0x198
   179e0:	ldrd	r2, [sp, #48]	; 0x30
   179e4:	lsr	ip, r0, #19
   179e8:	adds	r2, r2, r6
   179ec:	adc	r3, r3, r7
   179f0:	ldrd	r6, [sp, #80]	; 0x50
   179f4:	strd	r2, [sp, #112]	; 0x70
   179f8:	add	r3, sp, #2928	; 0xb70
   179fc:	and	r7, r7, r9
   17a00:	ldrd	r0, [r3]
   17a04:	ldr	r3, [sp, #20]
   17a08:	and	r6, r6, r8
   17a0c:	eor	r0, r0, r4
   17a10:	eor	r1, r1, r5
   17a14:	mov	r4, r0
   17a18:	mov	r5, r1
   17a1c:	ldrd	r0, [sp, #120]	; 0x78
   17a20:	orr	r1, r1, r7
   17a24:	mov	r7, r1
   17a28:	lsl	r1, r3, #3
   17a2c:	add	r3, sp, #7296	; 0x1c80
   17a30:	add	r3, r3, #20
   17a34:	orr	r0, r0, r6
   17a38:	ldr	r3, [r3]
   17a3c:	mov	r6, r0
   17a40:	lsr	r3, r3, #7
   17a44:	str	r3, [sp, #404]	; 0x194
   17a48:	ldr	r3, [sp, #20]
   17a4c:	orr	r3, ip, r3, lsl #13
   17a50:	str	r3, [sp, #2952]	; 0xb88
   17a54:	ldr	r3, [sp, #16]
   17a58:	orr	r3, r1, r3, lsr #29
   17a5c:	str	r3, [sp, #2964]	; 0xb94
   17a60:	add	r3, sp, #2928	; 0xb70
   17a64:	add	r3, r3, #8
   17a68:	ldrd	r0, [r3]
   17a6c:	add	r3, sp, #2944	; 0xb80
   17a70:	ldrd	r2, [r3]
   17a74:	eor	r0, r0, r2
   17a78:	eor	r1, r1, r3
   17a7c:	ldr	r3, [sp, #408]	; 0x198
   17a80:	strd	r0, [sp, #120]	; 0x78
   17a84:	ldr	r1, [sp, #20]
   17a88:	orr	r3, r3, r1, lsl #26
   17a8c:	ldrd	r0, [sp, #112]	; 0x70
   17a90:	str	r3, [sp, #408]	; 0x198
   17a94:	add	r3, sp, #400	; 0x190
   17a98:	adds	r0, r0, sl
   17a9c:	adc	r1, r1, fp
   17aa0:	ldrd	sl, [sp, #16]
   17aa4:	strd	r0, [sp, #48]	; 0x30
   17aa8:	ldrd	r0, [r3]
   17aac:	lsr	lr, fp, #19
   17ab0:	orr	r3, lr, sl, lsl #13
   17ab4:	lsl	ip, sl, #3
   17ab8:	str	r3, [sp, #2956]	; 0xb8c
   17abc:	orr	r3, ip, fp, lsr #29
   17ac0:	str	r3, [sp, #2960]	; 0xb90
   17ac4:	lsr	r3, fp, #6
   17ac8:	str	r3, [sp, #412]	; 0x19c
   17acc:	ldrd	r2, [sp, #112]	; 0x70
   17ad0:	adds	r6, r6, r4
   17ad4:	adc	r7, r7, r5
   17ad8:	adds	r2, r2, r6
   17adc:	adc	r3, r3, r7
   17ae0:	mov	fp, r3
   17ae4:	ldrd	r4, [sp, #120]	; 0x78
   17ae8:	add	r3, sp, #7296	; 0x1c80
   17aec:	add	r3, r3, #8
   17af0:	mov	sl, r2
   17af4:	eor	r5, r5, r1
   17af8:	ldrd	r2, [r3]
   17afc:	add	r1, sp, #2944	; 0xb80
   17b00:	add	ip, sp, #2960	; 0xb90
   17b04:	add	r1, r1, #8
   17b08:	eor	r4, r4, r0
   17b0c:	ldrd	r6, [ip]
   17b10:	adds	r2, r2, r4
   17b14:	ldrd	r0, [r1]
   17b18:	adc	r3, r3, r5
   17b1c:	ldrd	r4, [sp, #48]	; 0x30
   17b20:	eor	r0, r0, r6
   17b24:	eor	r1, r1, r7
   17b28:	mov	r6, r0
   17b2c:	mov	r7, r1
   17b30:	lsr	r0, r4, #14
   17b34:	lsr	r1, r4, #18
   17b38:	ldrd	r4, [sp, #88]	; 0x58
   17b3c:	add	ip, sp, #408	; 0x198
   17b40:	adds	r4, r4, r2
   17b44:	adc	r5, r5, r3
   17b48:	mov	r2, r4
   17b4c:	mov	r3, r5
   17b50:	ldrd	r4, [ip]
   17b54:	eor	r4, r4, r6
   17b58:	eor	r5, r5, r7
   17b5c:	mov	r6, r4
   17b60:	b	17b78 <dcngettext@plt+0x6b88>
   17b64:	nop			; (mov r0, r0)
   17b68:	ldmls	fp!, {r0, r1, r2, r3, r4, r5, r8, sp}^
   17b6c:	andlt	r2, r3, r8, asr #15
   17b70:	cdplt	14, 14, cr0, cr15, cr4, {7}
   17b74:	svclt	0x00597fc7
   17b78:	mov	r7, r5
   17b7c:	ldrd	r4, [sp, #48]	; 0x30
   17b80:	adds	r4, r2, r6
   17b84:	orr	ip, r0, r5, lsl #18
   17b88:	orr	r1, r1, r5, lsl #14
   17b8c:	lsr	r0, r5, #14
   17b90:	lsr	lr, r5, #18
   17b94:	adc	r5, r3, r7
   17b98:	ldrd	r2, [sp, #48]	; 0x30
   17b9c:	strd	r4, [sp, #112]	; 0x70
   17ba0:	str	r1, [sp, #2976]	; 0xba0
   17ba4:	orr	r5, r0, r2, lsl #18
   17ba8:	lsl	r6, r3, #23
   17bac:	orr	r3, lr, r2, lsl #14
   17bb0:	str	r5, [sp, #2972]	; 0xb9c
   17bb4:	str	r3, [sp, #2980]	; 0xba4
   17bb8:	ldrd	r4, [sp, #40]	; 0x28
   17bbc:	ldrd	r2, [sp, #72]	; 0x48
   17bc0:	lsl	r1, fp, #30
   17bc4:	orr	r1, r1, sl, lsr #2
   17bc8:	eor	r2, r2, r4
   17bcc:	eor	r3, r3, r5
   17bd0:	ldrd	r4, [sp, #48]	; 0x30
   17bd4:	strd	r2, [sp, #120]	; 0x78
   17bd8:	sub	r3, pc, #112	; 0x70
   17bdc:	ldrd	r2, [r3]
   17be0:	orr	lr, r6, r4, lsr #9
   17be4:	mov	r7, r5
   17be8:	mov	r6, r4
   17bec:	lsl	r0, r4, #23
   17bf0:	ldrd	r4, [sp, #112]	; 0x70
   17bf4:	str	r1, [sp, #3004]	; 0xbbc
   17bf8:	lsr	r1, fp, #28
   17bfc:	adds	r2, r2, r4
   17c00:	adc	r3, r3, r5
   17c04:	mov	r4, r2
   17c08:	mov	r5, r3
   17c0c:	ldrd	r2, [sp, #120]	; 0x78
   17c10:	orr	r1, r1, sl, lsl #4
   17c14:	str	r1, [sp, #2996]	; 0xbb4
   17c18:	and	r2, r2, r6
   17c1c:	and	r3, r3, r7
   17c20:	ldrd	r6, [sp, #64]	; 0x40
   17c24:	add	r1, sp, #7296	; 0x1c80
   17c28:	add	r1, r1, #24
   17c2c:	adds	r6, r6, r4
   17c30:	adc	r7, r7, r5
   17c34:	str	ip, [sp, #2968]	; 0xb98
   17c38:	ldr	r1, [r1]
   17c3c:	lsr	ip, sl, #28
   17c40:	str	lr, [sp, #2988]	; 0xbac
   17c44:	ldr	lr, [sp, #52]	; 0x34
   17c48:	orr	ip, ip, fp, lsl #4
   17c4c:	str	ip, [sp, #2992]	; 0xbb0
   17c50:	strd	r6, [sp, #64]	; 0x40
   17c54:	lsl	ip, sl, #30
   17c58:	ldrd	r6, [sp, #72]	; 0x48
   17c5c:	orr	lr, r0, lr, lsr #9
   17c60:	lsr	r0, r1, #1
   17c64:	orr	r1, ip, fp, lsr #2
   17c68:	add	ip, sp, #2960	; 0xb90
   17c6c:	add	ip, ip, #8
   17c70:	eor	r6, r6, r2
   17c74:	eor	r7, r7, r3
   17c78:	mov	r2, r6
   17c7c:	mov	r3, r7
   17c80:	ldrd	r6, [ip]
   17c84:	add	ip, sp, #2976	; 0xba0
   17c88:	str	lr, [sp, #2984]	; 0xba8
   17c8c:	ldrd	r4, [ip]
   17c90:	add	ip, sp, #7296	; 0x1c80
   17c94:	add	ip, ip, #28
   17c98:	lsl	lr, fp, #25
   17c9c:	ldr	ip, [ip]
   17ca0:	str	r1, [sp, #3000]	; 0xbb8
   17ca4:	orr	r1, lr, sl, lsr #7
   17ca8:	orr	ip, r0, ip, lsl #31
   17cac:	add	r0, sp, #7296	; 0x1c80
   17cb0:	add	r0, r0, #24
   17cb4:	str	ip, [sp, #3016]	; 0xbc8
   17cb8:	ldr	ip, [r0]
   17cbc:	str	r1, [sp, #3012]	; 0xbc4
   17cc0:	lsl	r1, sl, #25
   17cc4:	lsr	r0, ip, #8
   17cc8:	add	ip, sp, #7296	; 0x1c80
   17ccc:	add	ip, ip, #28
   17cd0:	orr	r1, r1, fp, lsr #7
   17cd4:	ldr	ip, [ip]
   17cd8:	eor	r6, r6, r4
   17cdc:	eor	r7, r7, r5
   17ce0:	orr	ip, r0, ip, lsl #24
   17ce4:	add	r0, sp, #7296	; 0x1c80
   17ce8:	str	ip, [sp, #3024]	; 0xbd0
   17cec:	add	r0, r0, #24
   17cf0:	str	r1, [sp, #3008]	; 0xbc0
   17cf4:	add	r1, sp, #7296	; 0x1c80
   17cf8:	add	r1, r1, #28
   17cfc:	ldr	ip, [r0]
   17d00:	ldrd	r4, [sp, #80]	; 0x50
   17d04:	add	lr, sp, #2992	; 0xbb0
   17d08:	ldr	r1, [r1]
   17d0c:	add	lr, lr, #8
   17d10:	strd	sl, [sp, #176]	; 0xb0
   17d14:	lsr	ip, ip, #7
   17d18:	orr	r4, r4, sl
   17d1c:	orr	r5, r5, fp
   17d20:	ldrd	sl, [lr]
   17d24:	add	lr, sp, #7296	; 0x1c80
   17d28:	str	ip, [sp, #416]	; 0x1a0
   17d2c:	add	lr, lr, #24
   17d30:	lsr	ip, r1, #1
   17d34:	ldrd	r0, [sp, #64]	; 0x40
   17d38:	ldr	lr, [lr]
   17d3c:	and	r5, r5, r9
   17d40:	adds	r0, r0, r2
   17d44:	adc	r1, r1, r3
   17d48:	orr	ip, ip, lr, lsl #31
   17d4c:	mov	r3, r1
   17d50:	add	r1, sp, #2976	; 0xba0
   17d54:	str	ip, [sp, #3020]	; 0xbcc
   17d58:	add	r1, r1, #8
   17d5c:	add	ip, sp, #7296	; 0x1c80
   17d60:	add	ip, ip, #28
   17d64:	add	lr, sp, #7296	; 0x1c80
   17d68:	mov	r2, r0
   17d6c:	add	lr, lr, #24
   17d70:	ldrd	r0, [r1]
   17d74:	ldr	ip, [ip]
   17d78:	ldr	lr, [lr]
   17d7c:	eor	r1, r1, r7
   17d80:	mov	r7, r1
   17d84:	lsr	ip, ip, #8
   17d88:	add	r1, sp, #2992	; 0xbb0
   17d8c:	orr	ip, ip, lr, lsl #24
   17d90:	eor	r0, r0, r6
   17d94:	add	lr, sp, #7296	; 0x1c80
   17d98:	mov	r6, r0
   17d9c:	add	lr, lr, #28
   17da0:	ldrd	r0, [r1]
   17da4:	ldr	lr, [lr]
   17da8:	str	ip, [sp, #3028]	; 0xbd4
   17dac:	eor	r0, r0, sl
   17db0:	eor	r1, r1, fp
   17db4:	ldr	ip, [sp, #416]	; 0x1a0
   17db8:	ldrd	sl, [sp, #128]	; 0x80
   17dbc:	adds	r2, r2, r6
   17dc0:	orr	ip, ip, lr, lsl #25
   17dc4:	adc	r3, r3, r7
   17dc8:	lsr	lr, sl, #6
   17dcc:	ldrd	r6, [sp, #176]	; 0xb0
   17dd0:	str	ip, [sp, #416]	; 0x1a0
   17dd4:	lsr	ip, sl, #19
   17dd8:	ldrd	sl, [sp, #80]	; 0x50
   17ddc:	str	lr, [sp, #424]	; 0x1a8
   17de0:	add	lr, sp, #3008	; 0xbc0
   17de4:	and	sl, sl, r6
   17de8:	and	fp, fp, r7
   17dec:	mov	r6, sl
   17df0:	mov	r7, fp
   17df4:	ldrd	sl, [lr]
   17df8:	orr	r5, r5, r7
   17dfc:	ldr	r7, [sp, #424]	; 0x1a8
   17e00:	eor	sl, sl, r0
   17e04:	eor	fp, fp, r1
   17e08:	mov	r0, sl
   17e0c:	mov	r1, fp
   17e10:	ldrd	sl, [sp, #128]	; 0x80
   17e14:	and	r4, r4, r8
   17e18:	orr	r4, r4, r6
   17e1c:	lsl	lr, fp, #3
   17e20:	orr	ip, ip, fp, lsl #13
   17e24:	orr	r7, r7, fp, lsl #26
   17e28:	str	ip, [sp, #3032]	; 0xbd8
   17e2c:	orr	ip, lr, sl, lsr #29
   17e30:	str	ip, [sp, #3044]	; 0xbe4
   17e34:	str	r7, [sp, #424]	; 0x1a8
   17e38:	add	ip, sp, #7296	; 0x1c80
   17e3c:	ldrd	r6, [sp, #24]
   17e40:	add	ip, ip, #28
   17e44:	lsr	lr, fp, #19
   17e48:	adds	r6, r6, r2
   17e4c:	ldr	ip, [ip]
   17e50:	adc	r7, r7, r3
   17e54:	adds	r0, r0, r4
   17e58:	add	r4, sp, #3008	; 0xbc0
   17e5c:	strd	r6, [sp, #24]
   17e60:	lsr	ip, ip, #7
   17e64:	add	r4, r4, #8
   17e68:	add	r6, sp, #3024	; 0xbd0
   17e6c:	str	ip, [sp, #420]	; 0x1a4
   17e70:	lsl	ip, sl, #3
   17e74:	adc	r1, r1, r5
   17e78:	orr	ip, ip, fp, lsr #29
   17e7c:	ldrd	r4, [r4]
   17e80:	ldrd	r6, [r6]
   17e84:	str	ip, [sp, #3040]	; 0xbe0
   17e88:	add	ip, sp, #416	; 0x1a0
   17e8c:	orr	lr, lr, sl, lsl #13
   17e90:	adds	sl, r0, r2
   17e94:	eor	r4, r4, r6
   17e98:	eor	r5, r5, r7
   17e9c:	ldrd	r6, [ip]
   17ea0:	lsr	ip, fp, #6
   17ea4:	adc	fp, r1, r3
   17ea8:	add	r3, sp, #3024	; 0xbd0
   17eac:	add	r3, r3, #8
   17eb0:	add	r1, sp, #3040	; 0xbe0
   17eb4:	str	lr, [sp, #3036]	; 0xbdc
   17eb8:	ldrd	r0, [r1]
   17ebc:	ldrd	r2, [r3]
   17ec0:	eor	r7, r7, r5
   17ec4:	eor	r6, r6, r4
   17ec8:	eor	r3, r3, r1
   17ecc:	mov	r5, r3
   17ed0:	add	r3, sp, #7296	; 0x1c80
   17ed4:	add	r3, r3, #16
   17ed8:	eor	r2, r2, r0
   17edc:	mov	r4, r2
   17ee0:	ldrd	r2, [r3]
   17ee4:	strd	sl, [sp, #144]	; 0x90
   17ee8:	ldrd	sl, [sp, #24]
   17eec:	adds	r2, r2, r6
   17ef0:	add	r6, sp, #424	; 0x1a8
   17ef4:	str	ip, [sp, #428]	; 0x1ac
   17ef8:	lsr	lr, sl, #14
   17efc:	lsr	ip, sl, #18
   17f00:	ldrd	sl, [r6]
   17f04:	adc	r3, r3, r7
   17f08:	ldrd	r6, [sp, #96]	; 0x60
   17f0c:	eor	sl, sl, r4
   17f10:	eor	fp, fp, r5
   17f14:	mov	r4, sl
   17f18:	mov	r5, fp
   17f1c:	ldrd	sl, [sp, #24]
   17f20:	adds	r6, r6, r2
   17f24:	mov	r2, r6
   17f28:	adc	r7, r7, r3
   17f2c:	orr	lr, lr, fp, lsl #18
   17f30:	adds	sl, r2, r4
   17f34:	orr	ip, ip, fp, lsl #14
   17f38:	lsr	r6, fp, #18
   17f3c:	str	lr, [sp, #3048]	; 0xbe8
   17f40:	lsr	lr, fp, #14
   17f44:	adc	fp, r7, r5
   17f48:	ldrd	r2, [sp, #144]	; 0x90
   17f4c:	strd	sl, [sp, #64]	; 0x40
   17f50:	ldrd	sl, [sp, #24]
   17f54:	str	ip, [sp, #3056]	; 0xbf0
   17f58:	lsl	ip, r3, #30
   17f5c:	orr	r3, lr, sl, lsl #18
   17f60:	lsl	r5, fp, #23
   17f64:	str	r3, [sp, #3052]	; 0xbec
   17f68:	orr	r3, r6, sl, lsl #14
   17f6c:	ldrd	sl, [sp, #40]	; 0x28
   17f70:	ldrd	r6, [sp, #48]	; 0x30
   17f74:	lsr	r4, r2, #28
   17f78:	str	r3, [sp, #3060]	; 0xbf4
   17f7c:	eor	r6, r6, sl
   17f80:	eor	r7, r7, fp
   17f84:	mov	r2, r6
   17f88:	mov	r3, r7
   17f8c:	ldrd	r6, [sp, #24]
   17f90:	add	r1, pc, #896	; 0x380
   17f94:	ldrd	r0, [r1]
   17f98:	orr	lr, r5, r6, lsr #9
   17f9c:	str	lr, [sp, #3068]	; 0xbfc
   17fa0:	lsl	lr, r6, #23
   17fa4:	ldrd	r6, [sp, #144]	; 0x90
   17fa8:	orr	r5, r4, r7, lsl #4
   17fac:	str	r5, [sp, #3072]	; 0xc00
   17fb0:	mov	r5, r7
   17fb4:	orr	ip, ip, r6, lsr #2
   17fb8:	mov	r4, r6
   17fbc:	mov	r6, r4
   17fc0:	mov	r7, r5
   17fc4:	str	ip, [sp, #3084]	; 0xc0c
   17fc8:	lsr	ip, r5, #28
   17fcc:	ldrd	r4, [sp, #64]	; 0x40
   17fd0:	orr	ip, ip, r6, lsl #4
   17fd4:	adds	r4, r4, r0
   17fd8:	adc	r5, r5, r1
   17fdc:	mov	r0, r4
   17fe0:	mov	r1, r5
   17fe4:	ldrd	r4, [sp, #24]
   17fe8:	and	r5, r5, r3
   17fec:	mov	r3, r5
   17ff0:	ldr	r5, [sp, #28]
   17ff4:	and	r4, r4, r2
   17ff8:	mov	r2, r4
   17ffc:	orr	lr, lr, r5, lsr #9
   18000:	str	lr, [sp, #3064]	; 0xbf8
   18004:	str	ip, [sp, #3076]	; 0xc04
   18008:	add	ip, sp, #7296	; 0x1c80
   1800c:	add	ip, ip, #32
   18010:	lsl	r4, r6, #30
   18014:	ldr	ip, [ip]
   18018:	lsl	r5, r7, #25
   1801c:	lsr	lr, ip, #1
   18020:	orr	ip, r4, r7, lsr #2
   18024:	str	ip, [sp, #3080]	; 0xc08
   18028:	orr	ip, r5, r6, lsr #7
   1802c:	str	ip, [sp, #3092]	; 0xc14
   18030:	lsl	ip, r6, #25
   18034:	ldrd	r6, [sp, #72]	; 0x48
   18038:	mov	r4, sl
   1803c:	eor	r4, r4, r2
   18040:	adds	r6, r6, r0
   18044:	mov	r2, r4
   18048:	add	r4, sp, #3040	; 0xbe0
   1804c:	mov	r0, r6
   18050:	mov	r5, fp
   18054:	add	r4, r4, #8
   18058:	add	r6, sp, #3056	; 0xbf0
   1805c:	adc	r7, r7, r1
   18060:	eor	r5, r5, r3
   18064:	mov	r1, r7
   18068:	mov	r3, r5
   1806c:	ldrd	r6, [r6]
   18070:	ldrd	r4, [r4]
   18074:	ldrd	sl, [sp, #144]	; 0x90
   18078:	adds	r2, r2, r0
   1807c:	eor	r4, r4, r6
   18080:	mov	r6, r4
   18084:	add	r4, sp, #7296	; 0x1c80
   18088:	add	r4, r4, #36	; 0x24
   1808c:	eor	r5, r5, r7
   18090:	mov	r7, r5
   18094:	ldr	r5, [r4]
   18098:	orr	ip, ip, fp, lsr #7
   1809c:	str	ip, [sp, #3088]	; 0xc10
   180a0:	orr	lr, lr, r5, lsl #31
   180a4:	str	lr, [sp, #3096]	; 0xc18
   180a8:	add	lr, sp, #7296	; 0x1c80
   180ac:	add	lr, lr, #32
   180b0:	add	ip, sp, #7296	; 0x1c80
   180b4:	ldr	lr, [lr]
   180b8:	add	ip, ip, #36	; 0x24
   180bc:	adc	r3, r3, r1
   180c0:	lsr	lr, lr, #8
   180c4:	orr	lr, lr, r5, lsl #24
   180c8:	str	lr, [sp, #3104]	; 0xc20
   180cc:	add	lr, sp, #7296	; 0x1c80
   180d0:	add	lr, lr, #32
   180d4:	ldrd	r4, [sp, #176]	; 0xb0
   180d8:	ldr	lr, [lr]
   180dc:	ldr	ip, [ip]
   180e0:	orr	r4, r4, sl
   180e4:	lsr	lr, lr, #7
   180e8:	str	lr, [sp, #432]	; 0x1b0
   180ec:	add	lr, sp, #3072	; 0xc00
   180f0:	add	lr, lr, #8
   180f4:	orr	r5, r5, fp
   180f8:	ldrd	sl, [lr]
   180fc:	add	lr, sp, #7296	; 0x1c80
   18100:	add	lr, lr, #32
   18104:	add	r1, sp, #3056	; 0xbf0
   18108:	ldr	lr, [lr]
   1810c:	add	r1, r1, #8
   18110:	lsr	ip, ip, #1
   18114:	ldrd	r0, [r1]
   18118:	orr	ip, ip, lr, lsl #31
   1811c:	str	ip, [sp, #3100]	; 0xc1c
   18120:	add	ip, sp, #7296	; 0x1c80
   18124:	eor	r1, r1, r7
   18128:	add	ip, ip, #36	; 0x24
   1812c:	add	lr, sp, #7296	; 0x1c80
   18130:	mov	r7, r1
   18134:	add	lr, lr, #32
   18138:	add	r1, sp, #3072	; 0xc00
   1813c:	eor	r0, r0, r6
   18140:	ldr	ip, [ip]
   18144:	mov	r6, r0
   18148:	ldr	lr, [lr]
   1814c:	ldrd	r0, [r1]
   18150:	lsr	ip, ip, #8
   18154:	orr	ip, ip, lr, lsl #24
   18158:	eor	r0, r0, sl
   1815c:	eor	r1, r1, fp
   18160:	add	lr, sp, #7296	; 0x1c80
   18164:	ldrd	sl, [sp, #80]	; 0x50
   18168:	add	lr, lr, #36	; 0x24
   1816c:	str	ip, [sp, #3108]	; 0xc24
   18170:	ldr	lr, [lr]
   18174:	and	sl, sl, r4
   18178:	and	fp, fp, r5
   1817c:	ldr	ip, [sp, #432]	; 0x1b0
   18180:	mov	r4, sl
   18184:	mov	r5, fp
   18188:	ldrd	sl, [sp, #112]	; 0x70
   1818c:	orr	ip, ip, lr, lsl #25
   18190:	str	ip, [sp, #432]	; 0x1b0
   18194:	lsr	lr, sl, #6
   18198:	lsr	ip, sl, #19
   1819c:	adds	sl, r2, r6
   181a0:	adc	fp, r3, r7
   181a4:	ldrd	r2, [sp, #176]	; 0xb0
   181a8:	str	lr, [sp, #440]	; 0x1b8
   181ac:	mov	r6, r2
   181b0:	mov	r7, r3
   181b4:	strd	r2, [sp, #72]	; 0x48
   181b8:	ldrd	r2, [sp, #144]	; 0x90
   181bc:	and	r7, r7, r3
   181c0:	add	r3, sp, #3088	; 0xc10
   181c4:	and	r6, r6, r2
   181c8:	ldrd	r2, [r3]
   181cc:	orr	r4, r4, r6
   181d0:	orr	r5, r5, r7
   181d4:	ldrd	r6, [sp, #112]	; 0x70
   181d8:	eor	r3, r3, r1
   181dc:	mov	r1, r3
   181e0:	lsl	lr, r7, #3
   181e4:	orr	r3, ip, r7, lsl #13
   181e8:	str	r3, [sp, #3112]	; 0xc28
   181ec:	orr	r3, lr, r6, lsr #29
   181f0:	str	r3, [sp, #3124]	; 0xc34
   181f4:	add	r3, sp, #7296	; 0x1c80
   181f8:	add	r3, r3, #36	; 0x24
   181fc:	eor	r2, r2, r0
   18200:	ldr	r3, [r3]
   18204:	mov	r0, r2
   18208:	adds	r2, sl, r8
   1820c:	lsr	r3, r3, #7
   18210:	str	r3, [sp, #436]	; 0x1b4
   18214:	ldr	r3, [sp, #440]	; 0x1b8
   18218:	lsr	lr, r7, #19
   1821c:	orr	r3, r3, r7, lsl #26
   18220:	str	r3, [sp, #440]	; 0x1b8
   18224:	adc	r3, fp, r9
   18228:	lsl	ip, r6, #3
   1822c:	strd	r2, [sp, #120]	; 0x78
   18230:	add	r3, sp, #3088	; 0xc10
   18234:	add	r3, r3, #8
   18238:	ldrd	r8, [r3]
   1823c:	add	r3, sp, #3104	; 0xc20
   18240:	adds	r0, r0, r4
   18244:	ldrd	r2, [r3]
   18248:	adc	r1, r1, r5
   1824c:	eor	r9, r9, r3
   18250:	orr	r3, lr, r6, lsl #13
   18254:	str	r3, [sp, #3116]	; 0xc2c
   18258:	orr	r3, ip, r7, lsr #29
   1825c:	str	r3, [sp, #3120]	; 0xc30
   18260:	add	r3, sp, #432	; 0x1b0
   18264:	eor	r8, r8, r2
   18268:	ldrd	r2, [r3]
   1826c:	mov	r5, r9
   18270:	eor	r3, r3, r5
   18274:	mov	r5, r3
   18278:	lsr	r3, r7, #6
   1827c:	str	r3, [sp, #444]	; 0x1bc
   18280:	add	r3, sp, #3104	; 0xc20
   18284:	add	r3, r3, #8
   18288:	eor	r2, r2, r8
   1828c:	adds	r8, sl, r0
   18290:	adc	r9, fp, r1
   18294:	ldrd	r6, [sp, #120]	; 0x78
   18298:	ldrd	r0, [r3]
   1829c:	add	r3, sp, #3120	; 0xc30
   182a0:	mov	r4, r2
   182a4:	ldrd	r2, [r3]
   182a8:	lsr	ip, r6, #18
   182ac:	lsr	lr, r6, #14
   182b0:	add	r6, sp, #440	; 0x1b8
   182b4:	eor	r1, r1, r3
   182b8:	ldrd	r6, [r6]
   182bc:	add	r3, sp, #7296	; 0x1c80
   182c0:	add	r3, r3, #24
   182c4:	eor	r0, r0, r2
   182c8:	eor	r6, r6, r0
   182cc:	ldrd	r2, [r3]
   182d0:	eor	r7, r7, r1
   182d4:	mov	r0, r6
   182d8:	mov	r1, r7
   182dc:	ldrd	r6, [sp, #152]	; 0x98
   182e0:	adds	r2, r2, r4
   182e4:	adc	r3, r3, r5
   182e8:	adds	r6, r6, r2
   182ec:	adc	r7, r7, r3
   182f0:	mov	sl, r6
   182f4:	mov	fp, r7
   182f8:	ldrd	r6, [sp, #120]	; 0x78
   182fc:	add	r5, pc, #28
   18300:	ldrd	r4, [r5]
   18304:	lsr	r2, r7, #18
   18308:	orr	r3, ip, r7, lsl #14
   1830c:	str	r2, [sp, #136]	; 0x88
   18310:	b	18328 <dcngettext@plt+0x7338>
   18314:	nop			; (mov r0, r0)
   18318:	stccc	15, cr8, [r8, #776]!	; 0x308
   1831c:			; <UNDEFINED> instruction: 0xc6e00bf3
   18320:	movwls	sl, #42789	; 0xa725
   18324:	strle	r9, [r7, #327]!	; 0x147
   18328:	adds	r2, sl, r0
   1832c:	orr	lr, lr, r7, lsl #18
   18330:	str	r3, [sp, #3136]	; 0xc40
   18334:	adc	r3, fp, r1
   18338:	mov	r6, r2
   1833c:	str	lr, [sp, #3128]	; 0xc38
   18340:	lsr	lr, r7, #14
   18344:	mov	r7, r3
   18348:	ldrd	r2, [sp, #120]	; 0x78
   1834c:	lsl	r1, r9, #30
   18350:	str	r1, [sp, #176]	; 0xb0
   18354:	lsl	r0, r3, #23
   18358:	orr	lr, lr, r2, lsl #18
   1835c:	mov	r3, r2
   18360:	ldr	r2, [sp, #136]	; 0x88
   18364:	str	lr, [sp, #3132]	; 0xc3c
   18368:	orr	r3, r2, r3, lsl #14
   1836c:	str	r3, [sp, #3140]	; 0xc44
   18370:	ldrd	r2, [sp, #48]	; 0x30
   18374:	ldrd	sl, [sp, #24]
   18378:	strd	r6, [sp, #136]	; 0x88
   1837c:	adds	r6, r6, r4
   18380:	eor	sl, sl, r2
   18384:	eor	fp, fp, r3
   18388:	mov	r2, sl
   1838c:	mov	r3, fp
   18390:	ldrd	sl, [sp, #120]	; 0x78
   18394:	adc	r7, r7, r5
   18398:	mov	r4, r6
   1839c:	mov	r5, r7
   183a0:	mov	r6, sl
   183a4:	mov	r7, fp
   183a8:	and	r6, r6, r2
   183ac:	and	r7, r7, r3
   183b0:	mov	r2, r6
   183b4:	mov	r3, r7
   183b8:	ldrd	r6, [sp, #40]	; 0x28
   183bc:	orr	r1, r0, sl, lsr #9
   183c0:	lsr	ip, r8, #28
   183c4:	adds	r6, r6, r4
   183c8:	adc	r7, r7, r5
   183cc:	mov	r4, r6
   183d0:	mov	r5, r7
   183d4:	ldrd	r6, [sp, #48]	; 0x30
   183d8:	str	r1, [sp, #3148]	; 0xc4c
   183dc:	orr	r1, ip, r9, lsl #4
   183e0:	eor	r7, r7, r3
   183e4:	add	r3, sp, #3120	; 0xc30
   183e8:	add	r3, r3, #8
   183ec:	lsl	r0, sl, #23
   183f0:	str	r1, [sp, #3152]	; 0xc50
   183f4:	eor	r6, r6, r2
   183f8:	ldr	r1, [sp, #176]	; 0xb0
   183fc:	orr	lr, r0, fp, lsr #9
   18400:	mov	sl, r6
   18404:	mov	fp, r7
   18408:	ldrd	r6, [r3]
   1840c:	add	r3, sp, #3136	; 0xc40
   18410:	orr	r1, r1, r8, lsr #2
   18414:	ldrd	r2, [r3]
   18418:	str	r1, [sp, #3164]	; 0xc5c
   1841c:	lsr	r1, r9, #28
   18420:	orr	r1, r1, r8, lsl #4
   18424:	str	r1, [sp, #3156]	; 0xc54
   18428:	add	r1, sp, #7296	; 0x1c80
   1842c:	eor	r7, r7, r3
   18430:	add	r1, r1, #40	; 0x28
   18434:	add	r3, sp, #7296	; 0x1c80
   18438:	add	r3, r3, #44	; 0x2c
   1843c:	ldr	r1, [r1]
   18440:	ldr	r3, [r3]
   18444:	lsl	ip, r8, #30
   18448:	lsr	r1, r1, #1
   1844c:	orr	r3, r1, r3, lsl #31
   18450:	str	r3, [sp, #3176]	; 0xc68
   18454:	add	r3, sp, #7296	; 0x1c80
   18458:	add	r3, r3, #40	; 0x28
   1845c:	lsl	r0, r9, #25
   18460:	ldr	r3, [r3]
   18464:	orr	ip, ip, r9, lsr #2
   18468:	str	ip, [sp, #3160]	; 0xc58
   1846c:	lsr	r1, r3, #8
   18470:	add	r3, sp, #7296	; 0x1c80
   18474:	add	r3, r3, #44	; 0x2c
   18478:	orr	ip, r0, r8, lsr #7
   1847c:	ldr	r3, [r3]
   18480:	str	ip, [sp, #3172]	; 0xc64
   18484:	lsl	ip, r8, #25
   18488:	orr	r3, r1, r3, lsl #24
   1848c:	str	r3, [sp, #3184]	; 0xc70
   18490:	add	r3, sp, #7296	; 0x1c80
   18494:	add	r3, r3, #40	; 0x28
   18498:	eor	r6, r6, r2
   1849c:	ldr	r3, [r3]
   184a0:	adds	r2, sl, r4
   184a4:	str	lr, [sp, #3144]	; 0xc48
   184a8:	lsr	r3, r3, #7
   184ac:	str	r3, [sp, #448]	; 0x1c0
   184b0:	orr	r3, ip, r9, lsr #7
   184b4:	str	r3, [sp, #3168]	; 0xc60
   184b8:	add	r3, sp, #7296	; 0x1c80
   184bc:	add	r3, r3, #44	; 0x2c
   184c0:	ldrd	r0, [sp, #144]	; 0x90
   184c4:	ldr	r3, [r3]
   184c8:	orr	r0, r0, r8
   184cc:	lsr	ip, r3, #1
   184d0:	adc	r3, fp, r5
   184d4:	orr	r1, r1, r9
   184d8:	strd	r2, [sp, #40]	; 0x28
   184dc:	add	r3, sp, #3136	; 0xc40
   184e0:	add	r3, r3, #8
   184e4:	ldrd	r4, [r3]
   184e8:	add	r3, sp, #3152	; 0xc50
   184ec:	eor	r4, r4, r6
   184f0:	eor	r5, r5, r7
   184f4:	mov	r6, r4
   184f8:	mov	r7, r5
   184fc:	ldrd	r4, [r3]
   18500:	add	r3, sp, #3152	; 0xc50
   18504:	add	r3, r3, #8
   18508:	ldrd	r2, [r3]
   1850c:	eor	r4, r4, r2
   18510:	eor	r5, r5, r3
   18514:	ldrd	r2, [sp, #72]	; 0x48
   18518:	strd	r2, [sp, #176]	; 0xb0
   1851c:	mov	fp, r3
   18520:	add	r3, sp, #7296	; 0x1c80
   18524:	add	r3, r3, #40	; 0x28
   18528:	mov	sl, r2
   1852c:	ldr	r3, [r3]
   18530:	add	r2, sp, #7296	; 0x1c80
   18534:	add	r2, r2, #44	; 0x2c
   18538:	orr	r3, ip, r3, lsl #31
   1853c:	str	r3, [sp, #3180]	; 0xc6c
   18540:	add	r3, sp, #7296	; 0x1c80
   18544:	add	r3, r3, #44	; 0x2c
   18548:	and	sl, sl, r0
   1854c:	ldr	r3, [r3]
   18550:	and	fp, fp, r1
   18554:	mov	r0, sl
   18558:	lsr	ip, r3, #8
   1855c:	add	r3, sp, #7296	; 0x1c80
   18560:	add	r3, r3, #40	; 0x28
   18564:	mov	r1, fp
   18568:	ldr	r3, [r3]
   1856c:	ldrd	sl, [sp, #64]	; 0x40
   18570:	orr	r3, ip, r3, lsl #24
   18574:	ldr	ip, [r2]
   18578:	str	r3, [sp, #3188]	; 0xc74
   1857c:	ldr	r3, [sp, #448]	; 0x1c0
   18580:	orr	r3, r3, ip, lsl #25
   18584:	str	r3, [sp, #448]	; 0x1c0
   18588:	lsr	r3, sl, #6
   1858c:	str	r3, [sp, #456]	; 0x1c8
   18590:	ldrd	r2, [sp, #40]	; 0x28
   18594:	lsr	ip, sl, #19
   18598:	adds	r2, r2, r6
   1859c:	adc	r3, r3, r7
   185a0:	ldrd	r6, [sp, #144]	; 0x90
   185a4:	strd	r2, [sp, #40]	; 0x28
   185a8:	add	r3, sp, #3168	; 0xc60
   185ac:	and	r7, r7, r9
   185b0:	ldrd	r2, [r3]
   185b4:	orr	r7, r7, r1
   185b8:	lsl	r1, fp, #3
   185bc:	eor	r3, r3, r5
   185c0:	mov	r5, r3
   185c4:	add	r3, sp, #7296	; 0x1c80
   185c8:	add	r3, r3, #44	; 0x2c
   185cc:	and	r6, r6, r8
   185d0:	ldr	r3, [r3]
   185d4:	eor	r2, r2, r4
   185d8:	mov	r4, r2
   185dc:	lsr	r3, r3, #7
   185e0:	str	r3, [sp, #452]	; 0x1c4
   185e4:	orr	r3, ip, fp, lsl #13
   185e8:	str	r3, [sp, #3192]	; 0xc78
   185ec:	orr	r3, r1, sl, lsr #29
   185f0:	str	r3, [sp, #3204]	; 0xc84
   185f4:	add	r3, sp, #3168	; 0xc60
   185f8:	add	r3, r3, #8
   185fc:	add	r1, sp, #3184	; 0xc70
   18600:	ldrd	r2, [r3]
   18604:	orr	r6, r6, r0
   18608:	ldrd	r0, [r1]
   1860c:	eor	r3, r3, r1
   18610:	mov	r1, r3
   18614:	ldr	r3, [sp, #456]	; 0x1c8
   18618:	eor	r2, r2, r0
   1861c:	orr	r3, r3, fp, lsl #26
   18620:	mov	r0, r2
   18624:	ldrd	sl, [sp, #80]	; 0x50
   18628:	str	r3, [sp, #456]	; 0x1c8
   1862c:	ldrd	r2, [sp, #40]	; 0x28
   18630:	adds	r2, r2, sl
   18634:	adc	r3, r3, fp
   18638:	mov	fp, r3
   1863c:	add	r3, sp, #448	; 0x1c0
   18640:	adds	r6, r6, r4
   18644:	mov	sl, r2
   18648:	adc	r7, r7, r5
   1864c:	ldrd	r2, [r3]
   18650:	ldrd	r4, [sp, #64]	; 0x40
   18654:	eor	r3, r3, r1
   18658:	lsr	lr, r5, #19
   1865c:	lsl	ip, r4, #3
   18660:	mov	r1, r3
   18664:	orr	r3, lr, r4, lsl #13
   18668:	str	r3, [sp, #3196]	; 0xc7c
   1866c:	orr	r3, ip, r5, lsr #29
   18670:	eor	r2, r2, r0
   18674:	str	r3, [sp, #3200]	; 0xc80
   18678:	lsr	r3, r5, #6
   1867c:	mov	r0, r2
   18680:	str	r3, [sp, #460]	; 0x1cc
   18684:	ldrd	r2, [sp, #40]	; 0x28
   18688:	add	ip, sp, #3200	; 0xc80
   1868c:	lsr	lr, sl, #18
   18690:	adds	r2, r2, r6
   18694:	adc	r3, r3, r7
   18698:	mov	r5, r3
   1869c:	add	r3, sp, #7296	; 0x1c80
   186a0:	add	r3, r3, #32
   186a4:	mov	r4, r2
   186a8:	ldrd	r2, [r3]
   186ac:	strd	r4, [sp, #80]	; 0x50
   186b0:	adds	r2, r2, r0
   186b4:	adc	r3, r3, r1
   186b8:	add	r1, sp, #3184	; 0xc70
   186bc:	add	r1, r1, #8
   186c0:	ldrd	r0, [r1]
   186c4:	ldrd	r4, [ip]
   186c8:	lsr	ip, sl, #14
   186cc:	strd	sl, [sp, #200]	; 0xc8
   186d0:	eor	r0, r0, r4
   186d4:	eor	r1, r1, r5
   186d8:	mov	r6, r0
   186dc:	mov	r7, r1
   186e0:	ldrd	r0, [sp, #104]	; 0x68
   186e4:	adds	r0, r0, r2
   186e8:	adc	r1, r1, r3
   186ec:	mov	r3, r1
   186f0:	add	r1, sp, #456	; 0x1c8
   186f4:	mov	r2, r0
   186f8:	ldrd	r0, [r1]
   186fc:	eor	r1, r1, r7
   18700:	mov	r7, r1
   18704:	orr	r1, ip, fp, lsl #18
   18708:	str	r1, [sp, #3208]	; 0xc88
   1870c:	eor	r0, r0, r6
   18710:	lsr	r1, fp, #14
   18714:	adds	r0, r2, r0
   18718:	mov	r5, r1
   1871c:	orr	r1, lr, fp, lsl #14
   18720:	str	r1, [sp, #3216]	; 0xc90
   18724:	adc	r1, r3, r7
   18728:	ldrd	r2, [sp, #80]	; 0x50
   1872c:	strd	r0, [sp, #72]	; 0x48
   18730:	lsr	lr, fp, #18
   18734:	lsl	r1, r3, #30
   18738:	orr	r3, r5, sl, lsl #18
   1873c:	lsl	r6, fp, #23
   18740:	str	r3, [sp, #3212]	; 0xc8c
   18744:	orr	r3, lr, sl, lsl #14
   18748:	str	r3, [sp, #3220]	; 0xc94
   1874c:	orr	lr, r6, sl, lsr #9
   18750:	ldrd	r4, [sp, #24]
   18754:	ldrd	r6, [sp, #80]	; 0x50
   18758:	lsr	ip, r2, #28
   1875c:	ldrd	r2, [sp, #120]	; 0x78
   18760:	orr	r1, r1, r6, lsr #2
   18764:	orr	ip, ip, r7, lsl #4
   18768:	eor	r4, r4, r2
   1876c:	eor	r5, r5, r3
   18770:	mov	r2, r4
   18774:	mov	r3, r5
   18778:	str	r1, [sp, #3244]	; 0xcac
   1877c:	add	r5, pc, #844	; 0x34c
   18780:	ldrd	r4, [r5]
   18784:	lsr	r1, r7, #28
   18788:	ldrd	r6, [sp, #72]	; 0x48
   1878c:	lsl	r0, sl, #23
   18790:	str	ip, [sp, #3232]	; 0xca0
   18794:	adds	r4, r4, r6
   18798:	adc	r5, r5, r7
   1879c:	mov	r6, sl
   187a0:	mov	r7, fp
   187a4:	and	r6, r6, r2
   187a8:	and	r7, r7, r3
   187ac:	mov	r2, r6
   187b0:	mov	r3, r7
   187b4:	ldrd	r6, [sp, #80]	; 0x50
   187b8:	str	lr, [sp, #3228]	; 0xc9c
   187bc:	orr	lr, r0, fp, lsr #9
   187c0:	lsl	ip, r6, #30
   187c4:	orr	r1, r1, r6, lsl #4
   187c8:	lsl	r0, r7, #25
   187cc:	str	r1, [sp, #3236]	; 0xca4
   187d0:	orr	r1, ip, r7, lsr #2
   187d4:	str	r1, [sp, #3240]	; 0xca8
   187d8:	orr	r1, r0, r6, lsr #7
   187dc:	str	r1, [sp, #3252]	; 0xcb4
   187e0:	ldrd	r0, [sp, #48]	; 0x30
   187e4:	ldrd	sl, [sp, #160]	; 0xa0
   187e8:	lsl	ip, r6, #25
   187ec:	adds	r0, r0, r4
   187f0:	adc	r1, r1, r5
   187f4:	ldrd	r4, [sp, #24]
   187f8:	add	r6, sp, #3216	; 0xc90
   187fc:	str	lr, [sp, #3224]	; 0xc98
   18800:	eor	r4, r4, r2
   18804:	mov	r2, r4
   18808:	add	r4, sp, #3200	; 0xc80
   1880c:	add	r4, r4, #8
   18810:	eor	r5, r5, r3
   18814:	mov	r3, r5
   18818:	ldrd	r6, [r6]
   1881c:	ldrd	r4, [r4]
   18820:	lsr	lr, sl, #1
   18824:	orr	lr, lr, fp, lsl #31
   18828:	str	lr, [sp, #3256]	; 0xcb8
   1882c:	lsr	lr, sl, #8
   18830:	eor	r4, r4, r6
   18834:	eor	r5, r5, r7
   18838:	orr	lr, lr, fp, lsl #24
   1883c:	str	lr, [sp, #3264]	; 0xcc0
   18840:	lsr	lr, sl, #7
   18844:	strd	r4, [sp, #48]	; 0x30
   18848:	str	lr, [sp, #464]	; 0x1d0
   1884c:	ldrd	r6, [sp, #80]	; 0x50
   18850:	orr	r4, r6, r8
   18854:	adds	r6, r2, r0
   18858:	orr	r5, r7, r9
   1885c:	orr	ip, ip, r7, lsr #7
   18860:	adc	r7, r3, r1
   18864:	add	r3, sp, #3216	; 0xc90
   18868:	add	r3, r3, #8
   1886c:	ldrd	r0, [sp, #48]	; 0x30
   18870:	ldrd	r2, [r3]
   18874:	strd	r6, [sp, #40]	; 0x28
   18878:	str	ip, [sp, #3248]	; 0xcb0
   1887c:	eor	r1, r1, r3
   18880:	mov	r7, r1
   18884:	add	r1, sp, #3232	; 0xca0
   18888:	add	r3, sp, #3232	; 0xca0
   1888c:	add	r1, r1, #8
   18890:	eor	r0, r0, r2
   18894:	mov	r6, r0
   18898:	ldrd	r2, [r3]
   1889c:	ldrd	r0, [r1]
   188a0:	lsr	ip, fp, #1
   188a4:	eor	r2, r2, r0
   188a8:	eor	r3, r3, r1
   188ac:	mov	r0, r2
   188b0:	mov	r1, r3
   188b4:	ldrd	r2, [sp, #144]	; 0x90
   188b8:	and	r3, r3, r5
   188bc:	mov	r5, r3
   188c0:	orr	r3, ip, sl, lsl #31
   188c4:	lsr	ip, fp, #8
   188c8:	str	r3, [sp, #3260]	; 0xcbc
   188cc:	orr	r3, ip, sl, lsl #24
   188d0:	str	r3, [sp, #3268]	; 0xcc4
   188d4:	ldr	r3, [sp, #464]	; 0x1d0
   188d8:	and	r2, r2, r4
   188dc:	orr	r3, r3, fp, lsl #25
   188e0:	str	r3, [sp, #464]	; 0x1d0
   188e4:	ldr	r3, [sp, #136]	; 0x88
   188e8:	mov	r4, r2
   188ec:	lsr	ip, r3, #19
   188f0:	lsr	r3, r3, #6
   188f4:	str	r3, [sp, #472]	; 0x1d8
   188f8:	ldrd	r2, [sp, #40]	; 0x28
   188fc:	adds	r2, r2, r6
   18900:	adc	r3, r3, r7
   18904:	ldrd	r6, [sp, #80]	; 0x50
   18908:	strd	r2, [sp, #40]	; 0x28
   1890c:	add	r3, sp, #3248	; 0xcb0
   18910:	and	r6, r6, r8
   18914:	and	r7, r7, r9
   18918:	ldrd	r2, [r3]
   1891c:	orr	r4, r4, r6
   18920:	orr	r5, r5, r7
   18924:	ldrd	r6, [sp, #136]	; 0x88
   18928:	eor	r3, r3, r1
   1892c:	mov	r1, r3
   18930:	lsl	lr, r7, #3
   18934:	orr	r3, ip, r7, lsl #13
   18938:	str	r3, [sp, #3272]	; 0xcc8
   1893c:	orr	r3, lr, r6, lsr #29
   18940:	str	r3, [sp, #3284]	; 0xcd4
   18944:	lsr	r3, fp, #7
   18948:	str	r3, [sp, #468]	; 0x1d4
   1894c:	ldr	r3, [sp, #472]	; 0x1d8
   18950:	eor	r2, r2, r0
   18954:	orr	r3, r3, r7, lsl #26
   18958:	mov	fp, r7
   1895c:	lsr	lr, r7, #19
   18960:	lsl	ip, r6, #3
   18964:	mov	sl, r6
   18968:	mov	r0, r2
   1896c:	ldrd	r6, [sp, #176]	; 0xb0
   18970:	str	r3, [sp, #472]	; 0x1d8
   18974:	ldrd	r2, [sp, #40]	; 0x28
   18978:	adds	r2, r2, r6
   1897c:	adc	r3, r3, r7
   18980:	mov	r7, r3
   18984:	add	r3, sp, #3248	; 0xcb0
   18988:	adds	r0, r0, r4
   1898c:	add	r3, r3, #8
   18990:	add	r4, sp, #3264	; 0xcc0
   18994:	mov	r6, r2
   18998:	adc	r1, r1, r5
   1899c:	ldrd	r2, [r3]
   189a0:	ldrd	r4, [r4]
   189a4:	eor	r3, r3, r5
   189a8:	mov	r5, r3
   189ac:	orr	r3, lr, sl, lsl #13
   189b0:	str	r3, [sp, #3276]	; 0xccc
   189b4:	orr	r3, ip, fp, lsr #29
   189b8:	str	r3, [sp, #3280]	; 0xcd0
   189bc:	add	r3, sp, #464	; 0x1d0
   189c0:	eor	r2, r2, r4
   189c4:	mov	r4, r2
   189c8:	ldrd	r2, [r3]
   189cc:	lsr	lr, r6, #14
   189d0:	lsr	ip, r6, #18
   189d4:	eor	r3, r3, r5
   189d8:	mov	r5, r3
   189dc:	eor	r2, r2, r4
   189e0:	lsr	r3, fp, #6
   189e4:	mov	r4, r2
   189e8:	str	r3, [sp, #476]	; 0x1dc
   189ec:	ldrd	r2, [sp, #40]	; 0x28
   189f0:	strd	r6, [sp, #192]	; 0xc0
   189f4:	lsr	r6, r7, #18
   189f8:	adds	r2, r2, r0
   189fc:	adc	r3, r3, r1
   18a00:	mov	fp, r3
   18a04:	add	r3, sp, #3264	; 0xcc0
   18a08:	add	r3, r3, #8
   18a0c:	ldrd	r0, [r3]
   18a10:	add	r3, sp, #3280	; 0xcd0
   18a14:	mov	sl, r2
   18a18:	ldrd	r2, [r3]
   18a1c:	strd	sl, [sp, #176]	; 0xb0
   18a20:	eor	r1, r1, r3
   18a24:	add	r3, sp, #7296	; 0x1c80
   18a28:	add	r3, r3, #40	; 0x28
   18a2c:	eor	r0, r0, r2
   18a30:	ldrd	r2, [r3]
   18a34:	adds	r2, r2, r4
   18a38:	adc	r3, r3, r5
   18a3c:	add	r5, pc, #148	; 0x94
   18a40:	ldrd	r4, [r5]
   18a44:	strd	r2, [sp, #40]	; 0x28
   18a48:	add	r3, sp, #472	; 0x1d8
   18a4c:	ldrd	r2, [r3]
   18a50:	eor	r2, r2, r0
   18a54:	eor	r3, r3, r1
   18a58:	ldrd	r0, [sp, #8]
   18a5c:	strd	r2, [sp, #48]	; 0x30
   18a60:	ldrd	r2, [sp, #40]	; 0x28
   18a64:	adds	r2, r2, r0
   18a68:	adc	r3, r3, r1
   18a6c:	orr	r1, lr, r7, lsl #18
   18a70:	str	r1, [sp, #3288]	; 0xcd8
   18a74:	orr	r1, ip, r7, lsl #14
   18a78:	str	r1, [sp, #3296]	; 0xce0
   18a7c:	ldrd	r0, [sp, #48]	; 0x30
   18a80:	lsr	lr, r7, #14
   18a84:	lsr	ip, sl, #28
   18a88:	adds	r0, r0, r2
   18a8c:	adc	r1, r1, r3
   18a90:	ldrd	r2, [sp, #192]	; 0xc0
   18a94:	strd	r0, [sp, #40]	; 0x28
   18a98:	lsl	r1, fp, #30
   18a9c:	lsl	r0, r3, #23
   18aa0:	orr	r3, r6, r2, lsl #14
   18aa4:	orr	lr, lr, r2, lsl #18
   18aa8:	ldrd	r6, [sp, #200]	; 0xc8
   18aac:	orr	r1, r1, sl, lsr #2
   18ab0:	str	r3, [sp, #3300]	; 0xce4
   18ab4:	ldrd	r2, [sp, #120]	; 0x78
   18ab8:	orr	ip, ip, fp, lsl #4
   18abc:	str	r1, [sp, #3324]	; 0xcfc
   18ac0:	lsr	r1, fp, #28
   18ac4:	ldrd	sl, [sp, #40]	; 0x28
   18ac8:	b	18ae8 <dcngettext@plt+0x7af8>
   18acc:	nop			; (mov r0, r0)
   18ad0:	and	r8, r3, pc, ror #4
   18ad4:			; <UNDEFINED> instruction: 0x06ca6351
   18ad8:	beq	3b44a0 <stdout@@GLIBC_2.4+0x379334>
   18adc:	strtne	r2, [r9], #-2407	; 0xfffff699
   18ae0:			; <UNDEFINED> instruction: 0x46d22ffc
   18ae4:	ldrcs	r0, [r7, r5, lsl #21]!
   18ae8:	eor	r2, r2, r6
   18aec:	eor	r3, r3, r7
   18af0:	ldrd	r6, [sp, #192]	; 0xc0
   18af4:	adds	sl, sl, r4
   18af8:	adc	fp, fp, r5
   18afc:	mov	r4, sl
   18b00:	mov	r5, fp
   18b04:	mov	sl, r6
   18b08:	mov	fp, r7
   18b0c:	and	sl, sl, r2
   18b10:	and	fp, fp, r3
   18b14:	mov	r2, sl
   18b18:	mov	r3, fp
   18b1c:	ldrd	sl, [sp, #176]	; 0xb0
   18b20:	str	lr, [sp, #3292]	; 0xcdc
   18b24:	orr	lr, r0, r6, lsr #9
   18b28:	str	lr, [sp, #3308]	; 0xcec
   18b2c:	ldr	lr, [sp, #56]	; 0x38
   18b30:	orr	r1, r1, sl, lsl #4
   18b34:	str	r1, [sp, #3316]	; 0xcf4
   18b38:	ldr	r1, [sp, #56]	; 0x38
   18b3c:	lsl	r0, r6, #23
   18b40:	lsr	lr, lr, #7
   18b44:	str	ip, [sp, #3312]	; 0xcf0
   18b48:	str	lr, [sp, #480]	; 0x1e0
   18b4c:	lsl	ip, sl, #30
   18b50:	orr	lr, r0, r7, lsr #9
   18b54:	str	lr, [sp, #3304]	; 0xce8
   18b58:	lsr	r0, r1, #1
   18b5c:	lsl	lr, fp, #25
   18b60:	orr	r1, ip, fp, lsr #2
   18b64:	str	r1, [sp, #3320]	; 0xcf8
   18b68:	orr	r1, lr, sl, lsr #7
   18b6c:	str	r1, [sp, #3332]	; 0xd04
   18b70:	lsl	r1, sl, #25
   18b74:	ldrd	sl, [sp, #24]
   18b78:	str	r1, [sp, #48]	; 0x30
   18b7c:	add	r1, sp, #3296	; 0xce0
   18b80:	adds	sl, sl, r4
   18b84:	adc	fp, fp, r5
   18b88:	ldrd	r4, [sp, #120]	; 0x78
   18b8c:	ldr	ip, [sp, #480]	; 0x1e0
   18b90:	add	lr, sp, #3312	; 0xcf0
   18b94:	eor	r5, r5, r3
   18b98:	add	r3, sp, #3280	; 0xcd0
   18b9c:	eor	r4, r4, r2
   18ba0:	add	r3, r3, #8
   18ba4:	strd	r4, [sp, #24]
   18ba8:	ldrd	r2, [r3]
   18bac:	ldrd	r4, [r1]
   18bb0:	add	lr, lr, #8
   18bb4:	eor	r2, r2, r4
   18bb8:	eor	r3, r3, r5
   18bbc:	mov	r6, r2
   18bc0:	mov	r7, r3
   18bc4:	ldrd	r2, [sp, #56]	; 0x38
   18bc8:	ldrd	r4, [sp, #80]	; 0x50
   18bcc:	orr	r1, r0, r3, lsl #31
   18bd0:	lsr	r0, r2, #8
   18bd4:	str	r1, [sp, #3336]	; 0xd08
   18bd8:	orr	r1, r0, r3, lsl #24
   18bdc:	str	r1, [sp, #3344]	; 0xd10
   18be0:	ldrd	r0, [sp, #176]	; 0xb0
   18be4:	orr	ip, ip, r3, lsl #25
   18be8:	str	ip, [sp, #480]	; 0x1e0
   18bec:	orr	r4, r4, r0
   18bf0:	ldr	r0, [sp, #48]	; 0x30
   18bf4:	orr	r5, r5, r1
   18bf8:	orr	r1, r0, r1, lsr #7
   18bfc:	str	r1, [sp, #3328]	; 0xd00
   18c00:	add	r1, sp, #3296	; 0xce0
   18c04:	add	r1, r1, #8
   18c08:	lsr	ip, r3, #1
   18c0c:	ldrd	r0, [r1]
   18c10:	ldrd	r2, [sp, #24]
   18c14:	and	r5, r5, r9
   18c18:	eor	r1, r1, r7
   18c1c:	mov	r7, r1
   18c20:	add	r1, sp, #3312	; 0xcf0
   18c24:	adds	r2, r2, sl
   18c28:	eor	r0, r0, r6
   18c2c:	adc	r3, r3, fp
   18c30:	mov	r6, r0
   18c34:	ldrd	sl, [lr]
   18c38:	ldrd	r0, [r1]
   18c3c:	adds	r2, r2, r6
   18c40:	adc	r3, r3, r7
   18c44:	eor	r0, r0, sl
   18c48:	eor	r1, r1, fp
   18c4c:	ldrd	sl, [sp, #56]	; 0x38
   18c50:	ldrd	r6, [sp, #176]	; 0xb0
   18c54:	and	r4, r4, r8
   18c58:	lsr	lr, fp, #7
   18c5c:	orr	ip, ip, sl, lsl #31
   18c60:	str	lr, [sp, #484]	; 0x1e4
   18c64:	ldr	lr, [sp, #72]	; 0x48
   18c68:	str	ip, [sp, #3340]	; 0xd0c
   18c6c:	lsr	ip, fp, #8
   18c70:	orr	ip, ip, sl, lsl #24
   18c74:	ldrd	sl, [sp, #80]	; 0x50
   18c78:	lsr	lr, lr, #6
   18c7c:	str	lr, [sp, #488]	; 0x1e8
   18c80:	add	lr, sp, #3328	; 0xd00
   18c84:	and	sl, sl, r6
   18c88:	and	fp, fp, r7
   18c8c:	mov	r6, sl
   18c90:	mov	r7, fp
   18c94:	ldrd	sl, [lr]
   18c98:	str	ip, [sp, #3348]	; 0xd14
   18c9c:	ldr	ip, [sp, #72]	; 0x48
   18ca0:	eor	sl, sl, r0
   18ca4:	eor	fp, fp, r1
   18ca8:	lsr	ip, ip, #19
   18cac:	strd	sl, [sp, #24]
   18cb0:	ldrd	sl, [sp, #72]	; 0x48
   18cb4:	orr	r5, r5, r7
   18cb8:	orr	r4, r4, r6
   18cbc:	lsl	lr, fp, #3
   18cc0:	orr	ip, ip, fp, lsl #13
   18cc4:	str	ip, [sp, #3352]	; 0xd18
   18cc8:	orr	ip, lr, sl, lsr #29
   18ccc:	str	ip, [sp, #3364]	; 0xd24
   18cd0:	ldr	r1, [sp, #488]	; 0x1e8
   18cd4:	mov	r7, fp
   18cd8:	lsr	lr, fp, #19
   18cdc:	orr	fp, r1, fp, lsl #26
   18ce0:	mov	r6, sl
   18ce4:	str	fp, [sp, #488]	; 0x1e8
   18ce8:	lsl	ip, sl, #3
   18cec:	ldrd	sl, [sp, #144]	; 0x90
   18cf0:	ldrd	r0, [sp, #24]
   18cf4:	orr	ip, ip, r7, lsr #29
   18cf8:	adds	sl, sl, r2
   18cfc:	adc	fp, fp, r3
   18d00:	adds	r0, r0, r4
   18d04:	adc	r1, r1, r5
   18d08:	mov	r5, r1
   18d0c:	add	r1, sp, #3328	; 0xd00
   18d10:	strd	sl, [sp, #48]	; 0x30
   18d14:	add	r1, r1, #8
   18d18:	add	sl, sp, #3344	; 0xd10
   18d1c:	mov	r4, r0
   18d20:	ldrd	sl, [sl]
   18d24:	ldrd	r0, [r1]
   18d28:	str	ip, [sp, #3360]	; 0xd20
   18d2c:	add	ip, sp, #480	; 0x1e0
   18d30:	eor	r0, r0, sl
   18d34:	eor	r1, r1, fp
   18d38:	ldrd	sl, [ip]
   18d3c:	lsr	ip, r7, #6
   18d40:	str	ip, [sp, #492]	; 0x1ec
   18d44:	eor	sl, sl, r0
   18d48:	mov	r0, sl
   18d4c:	eor	fp, fp, r1
   18d50:	adds	sl, r4, r2
   18d54:	mov	r1, fp
   18d58:	adc	fp, r5, r3
   18d5c:	add	r3, sp, #3344	; 0xd10
   18d60:	add	ip, sp, #3360	; 0xd20
   18d64:	add	r3, r3, #8
   18d68:	orr	lr, lr, r6, lsl #13
   18d6c:	ldrd	r4, [ip]
   18d70:	str	lr, [sp, #3356]	; 0xd1c
   18d74:	ldrd	r2, [r3]
   18d78:	ldr	lr, [sp, #52]	; 0x34
   18d7c:	sub	r7, pc, #676	; 0x2a4
   18d80:	ldrd	r6, [r7]
   18d84:	eor	r2, r2, r4
   18d88:	eor	r3, r3, r5
   18d8c:	mov	r4, r2
   18d90:	mov	r5, r3
   18d94:	ldrd	r2, [sp, #160]	; 0xa0
   18d98:	adds	r2, r2, r0
   18d9c:	adc	r3, r3, r1
   18da0:	mov	r0, r2
   18da4:	mov	r1, r3
   18da8:	ldrd	r2, [sp, #48]	; 0x30
   18dac:	lsr	r3, r2, #18
   18db0:	str	r3, [sp, #24]
   18db4:	add	r3, sp, #488	; 0x1e8
   18db8:	lsr	ip, r2, #14
   18dbc:	ldrd	r2, [r3]
   18dc0:	eor	r2, r2, r4
   18dc4:	eor	r3, r3, r5
   18dc8:	mov	r4, r2
   18dcc:	mov	r5, r3
   18dd0:	ldrd	r2, [sp, #16]
   18dd4:	adds	r2, r2, r0
   18dd8:	adc	r3, r3, r1
   18ddc:	mov	r1, r3
   18de0:	orr	r3, ip, lr, lsl #18
   18de4:	mov	r0, r2
   18de8:	str	r3, [sp, #3368]	; 0xd28
   18dec:	ldrd	r2, [sp, #48]	; 0x30
   18df0:	ldr	ip, [sp, #24]
   18df4:	adds	r2, r0, r4
   18df8:	lsr	lr, r3, #14
   18dfc:	orr	r3, ip, r3, lsl #14
   18e00:	str	r3, [sp, #3376]	; 0xd30
   18e04:	ldr	r3, [sp, #52]	; 0x34
   18e08:	lsr	r0, sl, #28
   18e0c:	lsr	r3, r3, #18
   18e10:	str	r3, [sp, #144]	; 0x90
   18e14:	adc	r3, r1, r5
   18e18:	ldrd	r4, [sp, #48]	; 0x30
   18e1c:	strd	r2, [sp, #24]
   18e20:	ldr	r2, [sp, #144]	; 0x90
   18e24:	orr	r3, lr, r4, lsl #18
   18e28:	str	r3, [sp, #3372]	; 0xd2c
   18e2c:	orr	r3, r2, r4, lsl #14
   18e30:	lsl	ip, r5, #23
   18e34:	str	r3, [sp, #3380]	; 0xd34
   18e38:	ldrd	r4, [sp, #200]	; 0xc8
   18e3c:	ldrd	r2, [sp, #192]	; 0xc0
   18e40:	lsl	r1, fp, #30
   18e44:	orr	r1, r1, sl, lsr #2
   18e48:	eor	r2, r2, r4
   18e4c:	eor	r3, r3, r5
   18e50:	ldrd	r4, [sp, #48]	; 0x30
   18e54:	str	r1, [sp, #3404]	; 0xd4c
   18e58:	strd	sl, [sp, #208]	; 0xd0
   18e5c:	orr	ip, ip, r4, lsr #9
   18e60:	str	ip, [sp, #3388]	; 0xd3c
   18e64:	orr	ip, r0, fp, lsl #4
   18e68:	ldrd	r0, [sp, #24]
   18e6c:	and	r5, r5, r3
   18e70:	mov	r3, r5
   18e74:	adds	r0, r0, r6
   18e78:	adc	r1, r1, r7
   18e7c:	ldrd	r6, [sp, #32]
   18e80:	str	ip, [sp, #3392]	; 0xd40
   18e84:	lsl	lr, r4, #23
   18e88:	lsr	r5, r6, #7
   18e8c:	str	r5, [sp, #496]	; 0x1f0
   18e90:	ldr	r5, [sp, #52]	; 0x34
   18e94:	lsr	ip, fp, #28
   18e98:	and	r4, r4, r2
   18e9c:	mov	r2, r4
   18ea0:	orr	ip, ip, sl, lsl #4
   18ea4:	lsl	r4, sl, #30
   18ea8:	orr	lr, lr, r5, lsr #9
   18eac:	str	ip, [sp, #3396]	; 0xd44
   18eb0:	lsl	r5, fp, #25
   18eb4:	orr	ip, r4, fp, lsr #2
   18eb8:	str	ip, [sp, #3400]	; 0xd48
   18ebc:	orr	ip, r5, sl, lsr #7
   18ec0:	ldrd	r4, [sp, #200]	; 0xc8
   18ec4:	str	ip, [sp, #3412]	; 0xd54
   18ec8:	lsl	ip, sl, #25
   18ecc:	eor	r4, r4, r2
   18ed0:	ldrd	sl, [sp, #120]	; 0x78
   18ed4:	eor	r5, r5, r3
   18ed8:	str	ip, [sp, #144]	; 0x90
   18edc:	mov	r2, r4
   18ee0:	mov	r3, r5
   18ee4:	add	ip, sp, #3360	; 0xd20
   18ee8:	ldrd	r4, [sp, #32]
   18eec:	add	ip, ip, #8
   18ef0:	adds	sl, sl, r0
   18ef4:	str	lr, [sp, #3384]	; 0xd38
   18ef8:	lsr	lr, r6, #1
   18efc:	adc	fp, fp, r1
   18f00:	ldrd	r6, [ip]
   18f04:	mov	r0, sl
   18f08:	orr	lr, lr, r5, lsl #31
   18f0c:	add	ip, sp, #3376	; 0xd30
   18f10:	mov	r1, fp
   18f14:	adds	r2, r2, r0
   18f18:	str	lr, [sp, #3416]	; 0xd58
   18f1c:	lsr	lr, r4, #8
   18f20:	ldrd	sl, [ip]
   18f24:	orr	lr, lr, r5, lsl #24
   18f28:	ldr	ip, [sp, #36]	; 0x24
   18f2c:	adc	r3, r3, r1
   18f30:	add	r1, sp, #3376	; 0xd30
   18f34:	str	lr, [sp, #3424]	; 0xd60
   18f38:	add	r1, r1, #8
   18f3c:	ldr	lr, [sp, #496]	; 0x1f0
   18f40:	eor	r6, r6, sl
   18f44:	eor	r7, r7, fp
   18f48:	orr	lr, lr, ip, lsl #25
   18f4c:	ldrd	sl, [sp, #208]	; 0xd0
   18f50:	ldrd	r0, [r1]
   18f54:	str	lr, [sp, #496]	; 0x1f0
   18f58:	ldr	lr, [sp, #144]	; 0x90
   18f5c:	ldrd	r4, [sp, #176]	; 0xb0
   18f60:	orr	ip, lr, fp, lsr #7
   18f64:	eor	r1, r1, r7
   18f68:	add	lr, sp, #3392	; 0xd40
   18f6c:	mov	r7, r1
   18f70:	add	lr, lr, #8
   18f74:	add	r1, sp, #3392	; 0xd40
   18f78:	eor	r0, r0, r6
   18f7c:	orr	r4, r4, sl
   18f80:	orr	r5, r5, fp
   18f84:	mov	r6, r0
   18f88:	ldrd	sl, [lr]
   18f8c:	ldrd	r0, [r1]
   18f90:	str	ip, [sp, #3408]	; 0xd50
   18f94:	ldr	ip, [sp, #36]	; 0x24
   18f98:	eor	r0, r0, sl
   18f9c:	eor	r1, r1, fp
   18fa0:	lsr	ip, ip, #1
   18fa4:	strd	r0, [sp, #120]	; 0x78
   18fa8:	ldrd	r0, [sp, #80]	; 0x50
   18fac:	ldrd	sl, [sp, #40]	; 0x28
   18fb0:	adds	r2, r2, r6
   18fb4:	and	r0, r0, r4
   18fb8:	and	r1, r1, r5
   18fbc:	mov	r4, r0
   18fc0:	mov	r5, r1
   18fc4:	ldrd	r0, [sp, #32]
   18fc8:	adc	r3, r3, r7
   18fcc:	ldrd	r6, [sp, #176]	; 0xb0
   18fd0:	orr	ip, ip, r0, lsl #31
   18fd4:	str	ip, [sp, #3420]	; 0xd5c
   18fd8:	lsr	ip, r1, #8
   18fdc:	orr	ip, ip, r0, lsl #24
   18fe0:	lsr	r1, r1, #7
   18fe4:	str	ip, [sp, #3428]	; 0xd64
   18fe8:	str	r1, [sp, #500]	; 0x1f4
   18fec:	lsr	ip, sl, #19
   18ff0:	lsr	r1, sl, #6
   18ff4:	ldrd	sl, [sp, #208]	; 0xd0
   18ff8:	str	r1, [sp, #504]	; 0x1f8
   18ffc:	add	r1, sp, #3408	; 0xd50
   19000:	and	r6, r6, sl
   19004:	ldrd	r0, [r1]
   19008:	and	r7, r7, fp
   1900c:	ldrd	sl, [sp, #120]	; 0x78
   19010:	orr	r4, r4, r6
   19014:	orr	r5, r5, r7
   19018:	eor	fp, fp, r1
   1901c:	ldrd	r6, [sp, #40]	; 0x28
   19020:	mov	r1, fp
   19024:	ldr	fp, [sp, #504]	; 0x1f8
   19028:	eor	sl, sl, r0
   1902c:	mov	r0, sl
   19030:	orr	fp, fp, r7, lsl #26
   19034:	adds	sl, r8, r2
   19038:	str	fp, [sp, #504]	; 0x1f8
   1903c:	adc	fp, r9, r3
   19040:	adds	r4, r4, r0
   19044:	adc	r5, r5, r1
   19048:	add	r1, sp, #3408	; 0xd50
   1904c:	add	r1, r1, #8
   19050:	ldrd	r8, [r1]
   19054:	add	r1, sp, #3424	; 0xd60
   19058:	lsl	lr, r7, #3
   1905c:	ldrd	r0, [r1]
   19060:	orr	ip, ip, r7, lsl #13
   19064:	str	ip, [sp, #3432]	; 0xd68
   19068:	eor	r9, r9, r1
   1906c:	orr	ip, lr, r6, lsr #29
   19070:	mov	r1, r9
   19074:	mov	r9, r7
   19078:	str	ip, [sp, #3444]	; 0xd74
   1907c:	lsl	ip, r6, #3
   19080:	orr	ip, ip, r9, lsr #29
   19084:	str	ip, [sp, #3440]	; 0xd70
   19088:	eor	r8, r8, r0
   1908c:	add	ip, sp, #496	; 0x1f0
   19090:	mov	r0, r8
   19094:	lsr	lr, r7, #19
   19098:	adds	r8, r4, r2
   1909c:	orr	lr, lr, r6, lsl #13
   190a0:	ldrd	r6, [ip]
   190a4:	lsr	ip, r9, #6
   190a8:	adc	r9, r5, r3
   190ac:	add	r3, sp, #3424	; 0xd60
   190b0:	str	ip, [sp, #508]	; 0x1fc
   190b4:	add	r3, r3, #8
   190b8:	add	ip, sp, #3440	; 0xd70
   190bc:	str	lr, [sp, #3436]	; 0xd6c
   190c0:	ldrd	r4, [ip]
   190c4:	ldrd	r2, [r3]
   190c8:	eor	r6, r6, r0
   190cc:	eor	r7, r7, r1
   190d0:	eor	r2, r2, r4
   190d4:	eor	r3, r3, r5
   190d8:	mov	r4, r2
   190dc:	mov	r5, r3
   190e0:	ldrd	r2, [sp, #56]	; 0x38
   190e4:	lsr	ip, sl, #14
   190e8:	lsr	lr, sl, #18
   190ec:	adds	r2, r2, r6
   190f0:	adc	r3, r3, r7
   190f4:	mov	r1, r3
   190f8:	add	r3, sp, #504	; 0x1f8
   190fc:	mov	r0, r2
   19100:	ldrd	r2, [r3]
   19104:	mov	r6, sl
   19108:	mov	r7, fp
   1910c:	eor	r2, r2, r4
   19110:	eor	r3, r3, r5
   19114:	mov	r4, r2
   19118:	mov	r5, r3
   1911c:	ldrd	r2, [sp, #128]	; 0x80
   19120:	adds	r2, r2, r0
   19124:	adc	r3, r3, r1
   19128:	mov	r0, r2
   1912c:	mov	r1, r3
   19130:	orr	r3, ip, fp, lsl #18
   19134:	adds	sl, r0, r4
   19138:	str	r3, [sp, #3448]	; 0xd78
   1913c:	mov	r4, r6
   19140:	orr	r3, lr, fp, lsl #14
   19144:	lsr	r2, fp, #14
   19148:	str	r3, [sp, #3456]	; 0xd80
   1914c:	lsl	ip, r7, #23
   19150:	lsr	r3, fp, #18
   19154:	adc	fp, r1, r5
   19158:	lsl	r1, r9, #30
   1915c:	orr	lr, r2, r6, lsl #18
   19160:	lsr	r0, r8, #28
   19164:	orr	r3, r3, r6, lsl #14
   19168:	orr	ip, ip, r4, lsr #9
   1916c:	orr	r1, r1, r8, lsr #2
   19170:	mov	r5, r7
   19174:	str	lr, [sp, #3452]	; 0xd7c
   19178:	str	r3, [sp, #3460]	; 0xd84
   1917c:	ldrd	r2, [sp, #192]	; 0xc0
   19180:	ldrd	r6, [sp, #48]	; 0x30
   19184:	str	ip, [sp, #3468]	; 0xd8c
   19188:	str	r1, [sp, #3484]	; 0xd9c
   1918c:	orr	ip, r0, r9, lsl #4
   19190:	add	r1, pc, #848	; 0x350
   19194:	ldrd	r0, [r1]
   19198:	eor	r6, r6, r2
   1919c:	eor	r7, r7, r3
   191a0:	adds	r0, r0, sl
   191a4:	adc	r1, r1, fp
   191a8:	mov	r2, r6
   191ac:	mov	r3, r7
   191b0:	strd	sl, [sp, #184]	; 0xb8
   191b4:	mov	sl, r4
   191b8:	mov	fp, r5
   191bc:	and	sl, sl, r2
   191c0:	and	fp, fp, r3
   191c4:	mov	r2, sl
   191c8:	mov	r3, fp
   191cc:	ldrd	sl, [sp, #168]	; 0xa8
   191d0:	str	ip, [sp, #3472]	; 0xd90
   191d4:	lsr	ip, r9, #28
   191d8:	mov	r7, r5
   191dc:	mov	r6, r4
   191e0:	lsr	r5, sl, #7
   191e4:	orr	ip, ip, r8, lsl #4
   191e8:	lsl	lr, r4, #23
   191ec:	lsl	r4, r8, #30
   191f0:	str	r5, [sp, #512]	; 0x200
   191f4:	str	ip, [sp, #3476]	; 0xd94
   191f8:	lsl	r5, r9, #25
   191fc:	orr	ip, r4, r9, lsr #2
   19200:	str	ip, [sp, #3480]	; 0xd98
   19204:	orr	ip, r5, r8, lsr #7
   19208:	ldrd	r4, [sp, #200]	; 0xc8
   1920c:	str	ip, [sp, #3492]	; 0xda4
   19210:	lsl	ip, r8, #25
   19214:	adds	r4, r4, r0
   19218:	adc	r5, r5, r1
   1921c:	mov	r0, r4
   19220:	mov	r1, r5
   19224:	ldrd	r4, [sp, #192]	; 0xc0
   19228:	str	ip, [sp, #120]	; 0x78
   1922c:	add	ip, sp, #3440	; 0xd70
   19230:	orr	lr, lr, r7, lsr #9
   19234:	add	ip, ip, #8
   19238:	str	lr, [sp, #3464]	; 0xd88
   1923c:	eor	r4, r4, r2
   19240:	lsr	lr, sl, #1
   19244:	eor	r5, r5, r3
   19248:	mov	r2, r4
   1924c:	mov	r3, r5
   19250:	orr	lr, lr, fp, lsl #31
   19254:	ldrd	r4, [ip]
   19258:	add	ip, sp, #3456	; 0xd80
   1925c:	str	lr, [sp, #3496]	; 0xda8
   19260:	lsr	lr, sl, #8
   19264:	orr	lr, lr, fp, lsl #24
   19268:	strd	r6, [sp, #216]	; 0xd8
   1926c:	ldrd	r6, [ip]
   19270:	ldr	ip, [sp, #120]	; 0x78
   19274:	str	lr, [sp, #3504]	; 0xdb0
   19278:	ldr	lr, [sp, #512]	; 0x200
   1927c:	adds	sl, r2, r0
   19280:	orr	ip, ip, r9, lsr #7
   19284:	orr	lr, lr, fp, lsl #25
   19288:	str	ip, [sp, #3488]	; 0xda0
   1928c:	lsr	ip, fp, #1
   19290:	adc	fp, r3, r1
   19294:	add	r3, sp, #3456	; 0xd80
   19298:	add	r3, r3, #8
   1929c:	ldrd	r0, [r3]
   192a0:	eor	r4, r4, r6
   192a4:	eor	r5, r5, r7
   192a8:	mov	r6, r4
   192ac:	mov	r7, r5
   192b0:	add	r3, sp, #3472	; 0xd90
   192b4:	eor	r0, r0, r6
   192b8:	eor	r1, r1, r7
   192bc:	mov	r6, r0
   192c0:	mov	r7, r1
   192c4:	ldrd	r0, [r3]
   192c8:	add	r3, sp, #3472	; 0xd90
   192cc:	add	r3, r3, #8
   192d0:	ldrd	r4, [sp, #208]	; 0xd0
   192d4:	ldrd	r2, [r3]
   192d8:	str	lr, [sp, #512]	; 0x200
   192dc:	strd	r4, [sp, #56]	; 0x38
   192e0:	eor	r0, r0, r2
   192e4:	eor	r1, r1, r3
   192e8:	ldrd	r2, [sp, #176]	; 0xb0
   192ec:	strd	r0, [sp, #120]	; 0x78
   192f0:	ldrd	r0, [sp, #168]	; 0xa8
   192f4:	orr	r5, r5, r9
   192f8:	and	r3, r3, r5
   192fc:	orr	r4, r4, r8
   19300:	mov	r5, r3
   19304:	orr	r3, ip, r0, lsl #31
   19308:	lsr	ip, r1, #8
   1930c:	and	r2, r2, r4
   19310:	str	r3, [sp, #3500]	; 0xdac
   19314:	lsr	r1, r1, #7
   19318:	orr	r3, ip, r0, lsl #24
   1931c:	str	r3, [sp, #3508]	; 0xdb4
   19320:	mov	r4, r2
   19324:	str	r1, [sp, #516]	; 0x204
   19328:	ldrd	r2, [sp, #24]
   1932c:	ldrd	r0, [sp, #56]	; 0x38
   19330:	lsr	r3, r2, #6
   19334:	and	r1, r1, r9
   19338:	lsr	ip, r2, #19
   1933c:	adds	r2, sl, r6
   19340:	str	r3, [sp, #520]	; 0x208
   19344:	adc	r3, fp, r7
   19348:	mov	r7, r1
   1934c:	add	r1, sp, #3488	; 0xda0
   19350:	and	r0, r0, r8
   19354:	mov	r6, r0
   19358:	ldrd	sl, [sp, #120]	; 0x78
   1935c:	ldrd	r0, [r1]
   19360:	orr	r4, r4, r6
   19364:	orr	r5, r5, r7
   19368:	ldrd	r6, [sp, #24]
   1936c:	eor	fp, fp, r1
   19370:	mov	r1, fp
   19374:	ldr	fp, [sp, #520]	; 0x208
   19378:	lsl	lr, r7, #3
   1937c:	orr	ip, ip, r7, lsl #13
   19380:	str	ip, [sp, #3512]	; 0xdb8
   19384:	orr	ip, lr, r6, lsr #29
   19388:	lsr	lr, r7, #19
   1938c:	orr	r7, fp, r7, lsl #26
   19390:	str	ip, [sp, #3524]	; 0xdc4
   19394:	str	r7, [sp, #520]	; 0x208
   19398:	lsl	ip, r6, #3
   1939c:	ldrd	r6, [sp, #80]	; 0x50
   193a0:	eor	sl, sl, r0
   193a4:	adds	r6, r6, r2
   193a8:	adc	r7, r7, r3
   193ac:	adds	r4, r4, sl
   193b0:	strd	r6, [sp, #200]	; 0xc8
   193b4:	add	r6, sp, #3504	; 0xdb0
   193b8:	adc	r5, r5, r1
   193bc:	ldrd	sl, [r6]
   193c0:	add	r1, sp, #3488	; 0xda0
   193c4:	ldrd	r6, [sp, #24]
   193c8:	add	r1, r1, #8
   193cc:	orr	ip, ip, r7, lsr #29
   193d0:	ldrd	r0, [r1]
   193d4:	str	ip, [sp, #3520]	; 0xdc0
   193d8:	add	ip, sp, #512	; 0x200
   193dc:	orr	lr, lr, r6, lsl #13
   193e0:	adds	r6, r4, r2
   193e4:	eor	r0, r0, sl
   193e8:	eor	r1, r1, fp
   193ec:	ldrd	sl, [ip]
   193f0:	lsr	ip, r7, #6
   193f4:	adc	r7, r5, r3
   193f8:	add	r3, sp, #3504	; 0xdb0
   193fc:	add	r3, r3, #8
   19400:	str	lr, [sp, #3516]	; 0xdbc
   19404:	ldrd	r4, [r3]
   19408:	add	r3, sp, #3520	; 0xdc0
   1940c:	eor	sl, sl, r0
   19410:	ldrd	r2, [r3]
   19414:	eor	fp, fp, r1
   19418:	str	ip, [sp, #524]	; 0x20c
   1941c:	eor	r4, r4, r2
   19420:	eor	r5, r5, r3
   19424:	ldrd	r2, [sp, #32]
   19428:	add	ip, sp, #520	; 0x208
   1942c:	strd	r6, [sp, #160]	; 0xa0
   19430:	adds	r2, r2, sl
   19434:	adc	r3, r3, fp
   19438:	ldrd	sl, [sp, #200]	; 0xc8
   1943c:	mov	r0, r2
   19440:	mov	r1, r3
   19444:	lsr	r2, sl, #14
   19448:	lsr	r3, sl, #18
   1944c:	ldrd	sl, [ip]
   19450:	eor	sl, sl, r4
   19454:	eor	fp, fp, r5
   19458:	ldrd	r4, [sp, #112]	; 0x70
   1945c:	adds	r4, r4, r0
   19460:	adc	r5, r5, r1
   19464:	mov	r0, r4
   19468:	mov	r1, r5
   1946c:	ldrd	r4, [sp, #200]	; 0xc8
   19470:	adds	sl, sl, r0
   19474:	adc	fp, fp, r1
   19478:	orr	r3, r3, r5, lsl #14
   1947c:	orr	ip, r2, r5, lsl #18
   19480:	str	r3, [sp, #3536]	; 0xdd0
   19484:	lsr	r2, r5, #14
   19488:	lsr	r3, r5, #18
   1948c:	orr	lr, r2, r4, lsl #18
   19490:	orr	r3, r3, r4, lsl #14
   19494:	lsr	r0, r6, #28
   19498:	str	ip, [sp, #3528]	; 0xdc8
   1949c:	lsl	r1, r7, #30
   194a0:	str	lr, [sp, #3532]	; 0xdcc
   194a4:	str	r3, [sp, #3540]	; 0xdd4
   194a8:	ldrd	r2, [sp, #216]	; 0xd8
   194ac:	ldrd	r6, [sp, #48]	; 0x30
   194b0:	lsl	ip, r5, #23
   194b4:	orr	ip, ip, r4, lsr #9
   194b8:	eor	r6, r6, r2
   194bc:	eor	r7, r7, r3
   194c0:	mov	r2, r6
   194c4:	mov	r3, r7
   194c8:	ldrd	r6, [sp, #160]	; 0xa0
   194cc:	str	ip, [sp, #3548]	; 0xddc
   194d0:	strd	sl, [sp, #80]	; 0x50
   194d4:	orr	ip, r0, r7, lsl #4
   194d8:	str	ip, [sp, #3552]	; 0xde0
   194dc:	orr	r1, r1, r6, lsr #2
   194e0:	lsr	ip, r7, #28
   194e4:	b	19500 <dcngettext@plt+0x8510>
   194e8:			; <UNDEFINED> instruction: 0x5c26c926
   194ec:	mrccs	1, 0, r2, cr11, cr8, {1}
   194f0:	bpl	ff1240ac <stdout@@GLIBC_2.4+0xff0e8f40>
   194f4:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   194f8:	ldcls	3, cr11, [r5, #892]	; 0x37c
   194fc:	teqpl	r8, #1216	; 0x4c0
   19500:	sub	r7, pc, #24
   19504:	ldrd	r6, [r7]
   19508:	str	r1, [sp, #3564]	; 0xdec
   1950c:	lsl	lr, r4, #23
   19510:	adds	r6, r6, sl
   19514:	adc	r7, r7, fp
   19518:	ldrd	sl, [sp, #88]	; 0x58
   1951c:	mov	r0, r6
   19520:	mov	r1, r7
   19524:	mov	r6, r4
   19528:	mov	r7, r5
   1952c:	and	r6, r6, r2
   19530:	and	r7, r7, r3
   19534:	mov	r2, r6
   19538:	mov	r3, r7
   1953c:	lsr	r5, sl, #7
   19540:	ldrd	r6, [sp, #160]	; 0xa0
   19544:	str	r5, [sp, #528]	; 0x210
   19548:	ldr	r5, [sp, #204]	; 0xcc
   1954c:	lsl	r4, r6, #30
   19550:	orr	ip, ip, r6, lsl #4
   19554:	orr	lr, lr, r5, lsr #9
   19558:	str	ip, [sp, #3556]	; 0xde4
   1955c:	lsl	r5, r7, #25
   19560:	orr	ip, r4, r7, lsr #2
   19564:	str	ip, [sp, #3560]	; 0xde8
   19568:	orr	ip, r5, r6, lsr #7
   1956c:	ldrd	r4, [sp, #192]	; 0xc0
   19570:	str	ip, [sp, #3572]	; 0xdf4
   19574:	lsl	ip, r6, #25
   19578:	adds	r4, r4, r0
   1957c:	adc	r5, r5, r1
   19580:	mov	r0, r4
   19584:	mov	r1, r5
   19588:	ldrd	r4, [sp, #48]	; 0x30
   1958c:	add	r6, sp, #3536	; 0xdd0
   19590:	str	lr, [sp, #3544]	; 0xdd8
   19594:	eor	r4, r4, r2
   19598:	mov	r2, r4
   1959c:	add	r4, sp, #3520	; 0xdc0
   195a0:	add	r4, r4, #8
   195a4:	eor	r5, r5, r3
   195a8:	lsr	lr, sl, #1
   195ac:	mov	r3, r5
   195b0:	ldrd	sl, [r6]
   195b4:	ldrd	r4, [r4]
   195b8:	adds	r2, r2, r0
   195bc:	adc	r3, r3, r1
   195c0:	eor	r4, r4, sl
   195c4:	eor	r5, r5, fp
   195c8:	mov	r6, r4
   195cc:	mov	r7, r5
   195d0:	ldrd	r4, [sp, #88]	; 0x58
   195d4:	add	r1, sp, #3536	; 0xdd0
   195d8:	add	r1, r1, #8
   195dc:	orr	lr, lr, r5, lsl #31
   195e0:	str	lr, [sp, #3576]	; 0xdf8
   195e4:	lsr	lr, r4, #8
   195e8:	orr	lr, lr, r5, lsl #24
   195ec:	mov	fp, r5
   195f0:	str	lr, [sp, #3584]	; 0xe00
   195f4:	ldr	lr, [sp, #528]	; 0x210
   195f8:	ldrd	r0, [r1]
   195fc:	orr	lr, lr, fp, lsl #25
   19600:	str	lr, [sp, #528]	; 0x210
   19604:	ldr	lr, [sp, #164]	; 0xa4
   19608:	eor	r1, r1, r7
   1960c:	mov	r7, r1
   19610:	orr	ip, ip, lr, lsr #7
   19614:	add	lr, sp, #3552	; 0xde0
   19618:	add	lr, lr, #8
   1961c:	add	r1, sp, #3552	; 0xde0
   19620:	eor	r0, r0, r6
   19624:	ldrd	sl, [lr]
   19628:	mov	r6, r0
   1962c:	ldrd	r0, [r1]
   19630:	ldrd	r4, [sp, #160]	; 0xa0
   19634:	str	ip, [sp, #3568]	; 0xdf0
   19638:	eor	r0, r0, sl
   1963c:	eor	r1, r1, fp
   19640:	ldrd	sl, [sp, #208]	; 0xd0
   19644:	orr	r4, r4, r8
   19648:	orr	r5, r5, r9
   1964c:	and	sl, sl, r4
   19650:	and	fp, fp, r5
   19654:	ldr	ip, [sp, #92]	; 0x5c
   19658:	strd	sl, [sp, #32]
   1965c:	ldrd	r4, [sp, #88]	; 0x58
   19660:	ldrd	sl, [sp, #184]	; 0xb8
   19664:	lsr	ip, ip, #1
   19668:	lsr	lr, r5, #7
   1966c:	str	lr, [sp, #532]	; 0x214
   19670:	lsr	lr, sl, #6
   19674:	str	lr, [sp, #536]	; 0x218
   19678:	orr	ip, ip, r4, lsl #31
   1967c:	add	lr, sp, #3568	; 0xdf0
   19680:	str	ip, [sp, #3580]	; 0xdfc
   19684:	lsr	ip, r5, #8
   19688:	orr	ip, ip, r4, lsl #24
   1968c:	ldrd	r4, [lr]
   19690:	adds	r2, r2, r6
   19694:	adc	r3, r3, r7
   19698:	eor	r4, r4, r0
   1969c:	ldrd	r6, [sp, #160]	; 0xa0
   196a0:	eor	r5, r5, r1
   196a4:	mov	r0, r4
   196a8:	mov	r1, r5
   196ac:	ldrd	r4, [sp, #32]
   196b0:	and	r7, r7, r9
   196b4:	and	r6, r6, r8
   196b8:	orr	r5, r5, r7
   196bc:	ldr	r7, [sp, #536]	; 0x218
   196c0:	orr	r4, r4, r6
   196c4:	orr	r7, r7, fp, lsl #26
   196c8:	str	r7, [sp, #536]	; 0x218
   196cc:	ldrd	r6, [sp, #176]	; 0xb0
   196d0:	str	ip, [sp, #3588]	; 0xe04
   196d4:	lsr	ip, sl, #19
   196d8:	adds	r6, r6, r2
   196dc:	adc	r7, r7, r3
   196e0:	adds	r4, r4, r0
   196e4:	adc	r5, r5, r1
   196e8:	lsl	lr, fp, #3
   196ec:	orr	ip, ip, fp, lsl #13
   196f0:	add	r1, sp, #3568	; 0xdf0
   196f4:	strd	r6, [sp, #176]	; 0xb0
   196f8:	str	ip, [sp, #3592]	; 0xe08
   196fc:	add	r1, r1, #8
   19700:	orr	ip, lr, sl, lsr #29
   19704:	add	r6, sp, #3584	; 0xe00
   19708:	str	ip, [sp, #3604]	; 0xe14
   1970c:	lsl	ip, sl, #3
   19710:	ldrd	r6, [r6]
   19714:	ldrd	r0, [r1]
   19718:	orr	ip, ip, fp, lsr #29
   1971c:	str	ip, [sp, #3600]	; 0xe10
   19720:	add	ip, sp, #528	; 0x210
   19724:	eor	r0, r0, r6
   19728:	eor	r1, r1, r7
   1972c:	ldrd	r6, [ip]
   19730:	lsr	lr, fp, #19
   19734:	orr	lr, lr, sl, lsl #13
   19738:	eor	r6, r6, r0
   1973c:	mov	r0, r6
   19740:	eor	r7, r7, r1
   19744:	adds	r6, r4, r2
   19748:	mov	r1, r7
   1974c:	adc	r7, r5, r3
   19750:	add	r3, sp, #3584	; 0xe00
   19754:	add	r3, r3, #8
   19758:	str	lr, [sp, #3596]	; 0xe0c
   1975c:	ldrd	r4, [r3]
   19760:	add	r3, sp, #3600	; 0xe10
   19764:	lsr	ip, fp, #6
   19768:	ldrd	r2, [r3]
   1976c:	str	ip, [sp, #540]	; 0x21c
   19770:	strd	r6, [sp, #32]
   19774:	eor	r4, r4, r2
   19778:	eor	r5, r5, r3
   1977c:	ldrd	r2, [sp, #168]	; 0xa8
   19780:	mov	r6, r4
   19784:	mov	r7, r5
   19788:	adds	r2, r2, r0
   1978c:	adc	r3, r3, r1
   19790:	mov	r1, r3
   19794:	add	r3, sp, #536	; 0x218
   19798:	mov	r0, r2
   1979c:	ldrd	r2, [r3]
   197a0:	ldrd	sl, [sp, #176]	; 0xb0
   197a4:	sub	r5, pc, #692	; 0x2b4
   197a8:	ldrd	r4, [r5]
   197ac:	eor	r2, r2, r6
   197b0:	eor	r3, r3, r7
   197b4:	mov	r6, r2
   197b8:	mov	r7, r3
   197bc:	ldrd	r2, [sp, #64]	; 0x40
   197c0:	lsr	ip, sl, #14
   197c4:	lsr	lr, sl, #18
   197c8:	adds	r2, r2, r0
   197cc:	adc	r3, r3, r1
   197d0:	mov	r0, r2
   197d4:	mov	r1, r3
   197d8:	orr	r3, ip, fp, lsl #18
   197dc:	adds	sl, r0, r6
   197e0:	str	r3, [sp, #3608]	; 0xe18
   197e4:	orr	r3, lr, fp, lsl #14
   197e8:	lsr	r2, fp, #14
   197ec:	str	r3, [sp, #3616]	; 0xe20
   197f0:	lsr	r3, fp, #18
   197f4:	adc	fp, r1, r7
   197f8:	ldrd	r6, [sp, #176]	; 0xb0
   197fc:	ldr	r1, [sp, #32]
   19800:	orr	r3, r3, r6, lsl #14
   19804:	orr	lr, r2, r6, lsl #18
   19808:	lsl	r0, r7, #23
   1980c:	lsr	ip, r1, #28
   19810:	ldr	r1, [sp, #36]	; 0x24
   19814:	ldrd	r6, [sp, #200]	; 0xc8
   19818:	str	r3, [sp, #3620]	; 0xe24
   1981c:	ldrd	r2, [sp, #216]	; 0xd8
   19820:	str	lr, [sp, #3612]	; 0xe1c
   19824:	lsl	r1, r1, #30
   19828:	eor	r2, r2, r6
   1982c:	eor	r3, r3, r7
   19830:	ldrd	r6, [sp, #176]	; 0xb0
   19834:	strd	sl, [sp, #144]	; 0x90
   19838:	adds	sl, sl, r4
   1983c:	orr	lr, r0, r6, lsr #9
   19840:	str	lr, [sp, #3628]	; 0xe2c
   19844:	ldr	lr, [sp, #36]	; 0x24
   19848:	adc	fp, fp, r5
   1984c:	mov	r5, fp
   19850:	orr	ip, ip, lr, lsl #4
   19854:	str	ip, [sp, #3632]	; 0xe30
   19858:	ldr	ip, [sp, #32]
   1985c:	mov	fp, r7
   19860:	lsl	r0, r6, #23
   19864:	orr	r1, r1, ip, lsr #2
   19868:	str	r1, [sp, #3644]	; 0xe3c
   1986c:	lsr	r1, lr, #28
   19870:	ldr	lr, [sp, #96]	; 0x60
   19874:	mov	r4, sl
   19878:	and	r7, r7, r3
   1987c:	lsr	lr, lr, #7
   19880:	str	lr, [sp, #544]	; 0x220
   19884:	orr	lr, r0, fp, lsr #9
   19888:	ldrd	sl, [sp, #48]	; 0x30
   1988c:	mov	r3, r7
   19890:	and	r6, r6, r2
   19894:	adds	sl, sl, r4
   19898:	adc	fp, fp, r5
   1989c:	ldrd	r4, [sp, #216]	; 0xd8
   198a0:	mov	r2, r6
   198a4:	ldrd	r6, [sp, #32]
   198a8:	eor	r5, r5, r3
   198ac:	add	r3, sp, #3600	; 0xe10
   198b0:	eor	r4, r4, r2
   198b4:	add	r3, r3, #8
   198b8:	strd	r4, [sp, #48]	; 0x30
   198bc:	ldrd	r4, [r3]
   198c0:	add	r3, sp, #3616	; 0xe20
   198c4:	orr	r1, r1, r6, lsl #4
   198c8:	ldrd	r2, [r3]
   198cc:	str	r1, [sp, #3636]	; 0xe34
   198d0:	ldr	r1, [sp, #96]	; 0x60
   198d4:	lsl	ip, r6, #30
   198d8:	eor	r4, r4, r2
   198dc:	lsr	r0, r1, #1
   198e0:	eor	r5, r5, r3
   198e4:	orr	r1, ip, r7, lsr #2
   198e8:	ldrd	r2, [sp, #96]	; 0x60
   198ec:	str	lr, [sp, #3624]	; 0xe28
   198f0:	lsl	lr, r7, #25
   198f4:	str	r1, [sp, #3640]	; 0xe38
   198f8:	orr	r1, lr, r6, lsr #7
   198fc:	str	r1, [sp, #3652]	; 0xe44
   19900:	lsl	r1, r6, #25
   19904:	str	r1, [sp, #56]	; 0x38
   19908:	orr	r1, r0, r3, lsl #31
   1990c:	lsr	r0, r2, #8
   19910:	str	r1, [sp, #3656]	; 0xe48
   19914:	orr	r1, r0, r3, lsl #24
   19918:	mov	r6, r4
   1991c:	mov	r7, r5
   19920:	str	r1, [sp, #3664]	; 0xe50
   19924:	ldrd	r4, [sp, #160]	; 0xa0
   19928:	ldrd	r0, [sp, #32]
   1992c:	ldr	ip, [sp, #544]	; 0x220
   19930:	add	lr, sp, #3632	; 0xe30
   19934:	orr	ip, ip, r3, lsl #25
   19938:	str	ip, [sp, #544]	; 0x220
   1993c:	orr	r4, r4, r0
   19940:	ldr	r0, [sp, #56]	; 0x38
   19944:	orr	r5, r5, r1
   19948:	orr	r1, r0, r1, lsr #7
   1994c:	str	r1, [sp, #3648]	; 0xe40
   19950:	add	r1, sp, #3616	; 0xe20
   19954:	add	r1, r1, #8
   19958:	lsr	ip, r3, #1
   1995c:	ldrd	r0, [r1]
   19960:	ldrd	r2, [sp, #48]	; 0x30
   19964:	add	lr, lr, #8
   19968:	eor	r1, r1, r7
   1996c:	mov	r7, r1
   19970:	add	r1, sp, #3632	; 0xe30
   19974:	adds	r2, r2, sl
   19978:	eor	r0, r0, r6
   1997c:	adc	r3, r3, fp
   19980:	mov	r6, r0
   19984:	ldrd	sl, [lr]
   19988:	ldrd	r0, [r1]
   1998c:	adds	r2, r2, r6
   19990:	adc	r3, r3, r7
   19994:	eor	r0, r0, sl
   19998:	eor	r1, r1, fp
   1999c:	ldrd	sl, [sp, #96]	; 0x60
   199a0:	ldrd	r6, [sp, #32]
   199a4:	and	r5, r5, r9
   199a8:	lsr	lr, fp, #7
   199ac:	orr	ip, ip, sl, lsl #31
   199b0:	str	lr, [sp, #548]	; 0x224
   199b4:	ldr	lr, [sp, #80]	; 0x50
   199b8:	str	ip, [sp, #3660]	; 0xe4c
   199bc:	lsr	ip, fp, #8
   199c0:	orr	ip, ip, sl, lsl #24
   199c4:	ldrd	sl, [sp, #160]	; 0xa0
   199c8:	lsr	lr, lr, #6
   199cc:	str	lr, [sp, #552]	; 0x228
   199d0:	add	lr, sp, #3648	; 0xe40
   199d4:	and	sl, sl, r6
   199d8:	and	fp, fp, r7
   199dc:	mov	r6, sl
   199e0:	mov	r7, fp
   199e4:	ldrd	sl, [lr]
   199e8:	orr	r5, r5, r7
   199ec:	ldr	r7, [sp, #552]	; 0x228
   199f0:	eor	sl, sl, r0
   199f4:	eor	fp, fp, r1
   199f8:	mov	r0, sl
   199fc:	mov	r1, fp
   19a00:	ldrd	sl, [sp, #80]	; 0x50
   19a04:	and	r4, r4, r8
   19a08:	orr	r4, r4, r6
   19a0c:	orr	r7, r7, fp, lsl #26
   19a10:	str	r7, [sp, #552]	; 0x228
   19a14:	ldrd	r6, [sp, #208]	; 0xd0
   19a18:	str	ip, [sp, #3668]	; 0xe54
   19a1c:	ldr	ip, [sp, #80]	; 0x50
   19a20:	adds	r6, r6, r2
   19a24:	adc	r7, r7, r3
   19a28:	lsr	ip, ip, #19
   19a2c:	adds	r4, r4, r0
   19a30:	adc	r5, r5, r1
   19a34:	lsl	lr, fp, #3
   19a38:	orr	ip, ip, fp, lsl #13
   19a3c:	add	r1, sp, #3648	; 0xe40
   19a40:	str	ip, [sp, #3672]	; 0xe58
   19a44:	strd	r6, [sp, #120]	; 0x78
   19a48:	orr	ip, lr, sl, lsr #29
   19a4c:	add	r1, r1, #8
   19a50:	add	r6, sp, #3664	; 0xe50
   19a54:	str	ip, [sp, #3684]	; 0xe64
   19a58:	lsl	ip, sl, #3
   19a5c:	ldrd	r6, [r6]
   19a60:	ldrd	r0, [r1]
   19a64:	orr	ip, ip, fp, lsr #29
   19a68:	str	ip, [sp, #3680]	; 0xe60
   19a6c:	add	ip, sp, #544	; 0x220
   19a70:	eor	r0, r0, r6
   19a74:	eor	r1, r1, r7
   19a78:	ldrd	r6, [ip]
   19a7c:	lsr	ip, fp, #6
   19a80:	lsr	lr, fp, #19
   19a84:	eor	r6, r6, r0
   19a88:	mov	r0, r6
   19a8c:	eor	r7, r7, r1
   19a90:	adds	r6, r4, r2
   19a94:	mov	r1, r7
   19a98:	adc	r7, r5, r3
   19a9c:	add	r3, sp, #3664	; 0xe50
   19aa0:	str	ip, [sp, #556]	; 0x22c
   19aa4:	add	r3, r3, #8
   19aa8:	add	ip, sp, #3680	; 0xe60
   19aac:	orr	lr, lr, sl, lsl #13
   19ab0:	ldrd	r4, [ip]
   19ab4:	str	lr, [sp, #3676]	; 0xe5c
   19ab8:	ldrd	r2, [r3]
   19abc:	strd	r6, [sp, #56]	; 0x38
   19ac0:	eor	r2, r2, r4
   19ac4:	eor	r3, r3, r5
   19ac8:	mov	r6, r2
   19acc:	mov	r7, r3
   19ad0:	ldrd	r2, [sp, #88]	; 0x58
   19ad4:	ldrd	sl, [sp, #120]	; 0x78
   19ad8:	add	r5, pc, #856	; 0x358
   19adc:	ldrd	r4, [r5]
   19ae0:	adds	r2, r2, r0
   19ae4:	adc	r3, r3, r1
   19ae8:	mov	r1, r3
   19aec:	add	r3, sp, #552	; 0x228
   19af0:	mov	r0, r2
   19af4:	ldrd	r2, [r3]
   19af8:	lsr	ip, sl, #14
   19afc:	lsr	lr, sl, #18
   19b00:	eor	r2, r2, r6
   19b04:	eor	r3, r3, r7
   19b08:	mov	r6, r2
   19b0c:	mov	r7, r3
   19b10:	ldrd	r2, [sp, #136]	; 0x88
   19b14:	adds	r2, r2, r0
   19b18:	adc	r3, r3, r1
   19b1c:	mov	r0, r2
   19b20:	mov	r1, r3
   19b24:	orr	r3, ip, fp, lsl #18
   19b28:	adds	sl, r0, r6
   19b2c:	str	r3, [sp, #3688]	; 0xe68
   19b30:	orr	r3, lr, fp, lsl #14
   19b34:	lsr	r2, fp, #14
   19b38:	str	r3, [sp, #3696]	; 0xe70
   19b3c:	lsr	r3, fp, #18
   19b40:	adc	fp, r1, r7
   19b44:	ldrd	r6, [sp, #56]	; 0x38
   19b48:	ldr	r1, [sp, #124]	; 0x7c
   19b4c:	strd	sl, [sp, #168]	; 0xa8
   19b50:	lsr	ip, r6, #28
   19b54:	lsl	r0, r1, #23
   19b58:	lsl	r1, r7, #30
   19b5c:	ldrd	r6, [sp, #120]	; 0x78
   19b60:	adds	sl, sl, r4
   19b64:	adc	fp, fp, r5
   19b68:	orr	lr, r2, r6, lsl #18
   19b6c:	str	lr, [sp, #3692]	; 0xe6c
   19b70:	ldr	lr, [sp, #120]	; 0x78
   19b74:	orr	r3, r3, r6, lsl #14
   19b78:	str	r3, [sp, #3700]	; 0xe74
   19b7c:	orr	lr, r0, lr, lsr #9
   19b80:	str	lr, [sp, #3708]	; 0xe7c
   19b84:	ldr	lr, [sp, #60]	; 0x3c
   19b88:	ldrd	r6, [sp, #200]	; 0xc8
   19b8c:	ldrd	r2, [sp, #176]	; 0xb0
   19b90:	orr	ip, ip, lr, lsl #4
   19b94:	mov	r4, sl
   19b98:	mov	r5, fp
   19b9c:	ldrd	sl, [sp, #120]	; 0x78
   19ba0:	str	ip, [sp, #3712]	; 0xe80
   19ba4:	ldr	ip, [sp, #56]	; 0x38
   19ba8:	eor	r2, r2, r6
   19bac:	eor	r3, r3, r7
   19bb0:	and	sl, sl, r2
   19bb4:	and	fp, fp, r3
   19bb8:	orr	r1, r1, ip, lsr #2
   19bbc:	mov	r2, sl
   19bc0:	mov	r3, fp
   19bc4:	ldr	r0, [sp, #120]	; 0x78
   19bc8:	ldrd	sl, [sp, #56]	; 0x38
   19bcc:	str	r1, [sp, #3724]	; 0xe8c
   19bd0:	lsr	r1, lr, #28
   19bd4:	ldr	lr, [sp, #124]	; 0x7c
   19bd8:	lsl	r0, r0, #23
   19bdc:	lsl	ip, sl, #30
   19be0:	orr	lr, r0, lr, lsr #9
   19be4:	orr	ip, ip, fp, lsr #2
   19be8:	lsl	r0, fp, #25
   19bec:	str	ip, [sp, #3720]	; 0xe88
   19bf0:	orr	ip, r0, sl, lsr #7
   19bf4:	orr	r1, r1, sl, lsl #4
   19bf8:	str	ip, [sp, #3732]	; 0xe94
   19bfc:	add	r0, sp, #3680	; 0xe60
   19c00:	lsl	ip, sl, #25
   19c04:	ldrd	sl, [sp, #216]	; 0xd8
   19c08:	add	r0, r0, #8
   19c0c:	eor	r6, r6, r2
   19c10:	eor	r7, r7, r3
   19c14:	adds	sl, sl, r4
   19c18:	mov	r2, r6
   19c1c:	mov	r3, r7
   19c20:	ldrd	r6, [r0]
   19c24:	add	r0, sp, #3696	; 0xe70
   19c28:	adc	fp, fp, r5
   19c2c:	mov	r4, sl
   19c30:	mov	r5, fp
   19c34:	ldrd	sl, [r0]
   19c38:	str	r1, [sp, #3716]	; 0xe84
   19c3c:	ldr	r1, [sp, #152]	; 0x98
   19c40:	eor	r6, r6, sl
   19c44:	eor	r7, r7, fp
   19c48:	str	lr, [sp, #3704]	; 0xe78
   19c4c:	ldrd	sl, [sp, #152]	; 0x98
   19c50:	add	lr, sp, #3696	; 0xe70
   19c54:	add	lr, lr, #8
   19c58:	adds	r2, r2, r4
   19c5c:	lsr	r1, r1, #1
   19c60:	adc	r3, r3, r5
   19c64:	orr	r1, r1, fp, lsl #31
   19c68:	ldrd	r4, [lr]
   19c6c:	str	r1, [sp, #3736]	; 0xe98
   19c70:	lsr	r1, sl, #8
   19c74:	orr	r1, r1, fp, lsl #24
   19c78:	add	lr, sp, #3712	; 0xe80
   19c7c:	str	r1, [sp, #3744]	; 0xea0
   19c80:	eor	r4, r4, r6
   19c84:	lsr	r1, sl, #7
   19c88:	eor	r5, r5, r7
   19c8c:	ldrd	sl, [sp, #56]	; 0x38
   19c90:	str	r1, [sp, #560]	; 0x230
   19c94:	mov	r6, r4
   19c98:	ldrd	r0, [sp, #32]
   19c9c:	mov	r7, r5
   19ca0:	ldrd	r4, [lr]
   19ca4:	add	lr, sp, #3712	; 0xe80
   19ca8:	add	lr, lr, #8
   19cac:	orr	r0, r0, sl
   19cb0:	orr	r1, r1, fp
   19cb4:	orr	ip, ip, fp, lsr #7
   19cb8:	ldrd	sl, [lr]
   19cbc:	str	ip, [sp, #3728]	; 0xe90
   19cc0:	ldr	ip, [sp, #156]	; 0x9c
   19cc4:	eor	r4, r4, sl
   19cc8:	eor	r5, r5, fp
   19ccc:	lsr	ip, ip, #1
   19cd0:	strd	r4, [sp, #88]	; 0x58
   19cd4:	ldrd	r4, [sp, #160]	; 0xa0
   19cd8:	ldrd	sl, [sp, #144]	; 0x90
   19cdc:	and	r4, r4, r0
   19ce0:	and	r5, r5, r1
   19ce4:	mov	r0, r4
   19ce8:	mov	r1, r5
   19cec:	ldrd	r4, [sp, #152]	; 0x98
   19cf0:	lsr	lr, sl, #6
   19cf4:	orr	ip, ip, r4, lsl #31
   19cf8:	str	ip, [sp, #3740]	; 0xe9c
   19cfc:	lsr	ip, r5, #8
   19d00:	orr	ip, ip, r4, lsl #24
   19d04:	str	ip, [sp, #3748]	; 0xea4
   19d08:	ldr	ip, [sp, #560]	; 0x230
   19d0c:	adds	r4, r2, r6
   19d10:	orr	ip, ip, r5, lsl #25
   19d14:	adc	r5, r3, r7
   19d18:	ldrd	r6, [sp, #56]	; 0x38
   19d1c:	strd	r4, [sp, #48]	; 0x30
   19d20:	ldrd	r4, [sp, #32]
   19d24:	str	ip, [sp, #560]	; 0x230
   19d28:	lsr	ip, sl, #19
   19d2c:	and	r4, r4, r6
   19d30:	and	r5, r5, r7
   19d34:	mov	r6, r4
   19d38:	mov	r7, r5
   19d3c:	orr	r6, r6, r0
   19d40:	orr	r7, r7, r1
   19d44:	lsl	r0, fp, #3
   19d48:	orr	r1, ip, fp, lsl #13
   19d4c:	str	r1, [sp, #3752]	; 0xea8
   19d50:	orr	r1, r0, sl, lsr #29
   19d54:	str	r1, [sp, #3764]	; 0xeb4
   19d58:	ldr	r1, [sp, #156]	; 0x9c
   19d5c:	add	r3, sp, #3728	; 0xe90
   19d60:	lsl	ip, sl, #3
   19d64:	lsr	r1, r1, #7
   19d68:	str	r1, [sp, #564]	; 0x234
   19d6c:	mov	r1, lr
   19d70:	orr	r1, r1, fp, lsl #26
   19d74:	str	r1, [sp, #568]	; 0x238
   19d78:	ldrd	r0, [sp, #48]	; 0x30
   19d7c:	ldrd	r4, [r3]
   19d80:	ldrd	r2, [sp, #88]	; 0x58
   19d84:	adds	r0, r0, r8
   19d88:	adc	r1, r1, r9
   19d8c:	eor	r3, r3, r5
   19d90:	mov	r5, r3
   19d94:	lsr	r3, fp, #19
   19d98:	strd	r0, [sp, #208]	; 0xd0
   19d9c:	orr	r1, r3, sl, lsl #13
   19da0:	add	r3, sp, #3728	; 0xe90
   19da4:	add	r3, r3, #8
   19da8:	str	r1, [sp, #3756]	; 0xeac
   19dac:	ldrd	r0, [r3]
   19db0:	add	r3, sp, #3744	; 0xea0
   19db4:	mov	lr, fp
   19db8:	eor	r2, r2, r4
   19dbc:	ldrd	sl, [r3]
   19dc0:	add	r3, sp, #560	; 0x230
   19dc4:	adds	r6, r6, r2
   19dc8:	adc	r7, r7, r5
   19dcc:	orr	ip, ip, lr, lsr #29
   19dd0:	ldrd	r4, [r3]
   19dd4:	str	ip, [sp, #3760]	; 0xeb0
   19dd8:	add	r3, sp, #3744	; 0xea0
   19ddc:	lsr	ip, lr, #6
   19de0:	eor	r0, r0, sl
   19de4:	eor	r1, r1, fp
   19de8:	str	ip, [sp, #572]	; 0x23c
   19dec:	add	r3, r3, #8
   19df0:	add	ip, sp, #3760	; 0xeb0
   19df4:	eor	r4, r4, r0
   19df8:	eor	r5, r5, r1
   19dfc:	mov	r0, r4
   19e00:	mov	r1, r5
   19e04:	ldrd	r8, [sp, #48]	; 0x30
   19e08:	ldrd	r4, [ip]
   19e0c:	ldrd	r2, [r3]
   19e10:	add	ip, sp, #568	; 0x238
   19e14:	adds	r8, r8, r6
   19e18:	ldrd	sl, [ip]
   19e1c:	eor	r2, r2, r4
   19e20:	eor	r3, r3, r5
   19e24:	adc	r9, r9, r7
   19e28:	mov	r6, r2
   19e2c:	mov	r7, r3
   19e30:	ldrd	r2, [sp, #96]	; 0x60
   19e34:	b	19e48 <dcngettext@plt+0x8e58>
   19e38:	blhi	febf2db8 <stdout@@GLIBC_2.4+0xfebb7c4c>
   19e3c:	strvs	r7, [sl, #-852]	; 0xfffffcac
   19e40:	lfmcc	f3, 3, [r7], #-672	; 0xfffffd60
   19e44:			; <UNDEFINED> instruction: 0x766a0abb
   19e48:	ldrd	r4, [sp, #208]	; 0xd0
   19e4c:	eor	sl, sl, r6
   19e50:	eor	fp, fp, r7
   19e54:	adds	r2, r2, r0
   19e58:	mov	r6, sl
   19e5c:	mov	r7, fp
   19e60:	ldrd	sl, [sp, #72]	; 0x48
   19e64:	adc	r3, r3, r1
   19e68:	mov	r0, r2
   19e6c:	mov	r1, r3
   19e70:	lsr	r3, r4, #18
   19e74:	adds	sl, sl, r0
   19e78:	orr	r3, r3, r5, lsl #14
   19e7c:	lsr	r2, r4, #14
   19e80:	adc	fp, fp, r1
   19e84:	str	r3, [sp, #3776]	; 0xec0
   19e88:	lsr	r3, r5, #18
   19e8c:	adds	sl, sl, r6
   19e90:	orr	ip, r2, r5, lsl #18
   19e94:	orr	r3, r3, r4, lsl #14
   19e98:	lsr	r2, r5, #14
   19e9c:	mov	r1, fp
   19ea0:	adc	fp, r1, r7
   19ea4:	orr	lr, r2, r4, lsl #18
   19ea8:	mov	r6, r4
   19eac:	str	r3, [sp, #3780]	; 0xec4
   19eb0:	lsl	r1, r5, #23
   19eb4:	ldrd	r2, [sp, #176]	; 0xb0
   19eb8:	ldrd	r4, [sp, #120]	; 0x78
   19ebc:	orr	r1, r1, r6, lsr #9
   19ec0:	str	r1, [sp, #3788]	; 0xecc
   19ec4:	eor	r4, r4, r2
   19ec8:	eor	r5, r5, r3
   19ecc:	mov	r2, r4
   19ed0:	mov	r3, r5
   19ed4:	sub	r5, pc, #156	; 0x9c
   19ed8:	ldrd	r4, [r5]
   19edc:	lsl	r1, r8, #30
   19ee0:	orr	r1, r1, r9, lsr #2
   19ee4:	adds	r4, r4, sl
   19ee8:	adc	r5, r5, fp
   19eec:	strd	sl, [sp, #192]	; 0xc0
   19ef0:	ldrd	sl, [sp, #208]	; 0xd0
   19ef4:	str	ip, [sp, #3768]	; 0xeb8
   19ef8:	lsr	r0, r8, #28
   19efc:	lsl	ip, r9, #30
   19f00:	str	r1, [sp, #3800]	; 0xed8
   19f04:	ldr	r1, [sp, #104]	; 0x68
   19f08:	str	lr, [sp, #3772]	; 0xebc
   19f0c:	orr	ip, ip, r8, lsr #2
   19f10:	orr	lr, r0, r9, lsl #4
   19f14:	lsr	r0, r9, #28
   19f18:	str	lr, [sp, #3792]	; 0xed0
   19f1c:	str	ip, [sp, #3804]	; 0xedc
   19f20:	orr	lr, r0, r8, lsl #4
   19f24:	lsl	ip, sl, #23
   19f28:	lsl	r0, r9, #25
   19f2c:	str	lr, [sp, #3796]	; 0xed4
   19f30:	lsr	lr, r1, #1
   19f34:	orr	r1, ip, fp, lsr #9
   19f38:	mov	r6, sl
   19f3c:	mov	r7, fp
   19f40:	str	r1, [sp, #3784]	; 0xec8
   19f44:	orr	r1, r0, r8, lsr #7
   19f48:	and	r6, r6, r2
   19f4c:	and	r7, r7, r3
   19f50:	str	r1, [sp, #3812]	; 0xee4
   19f54:	ldrd	r0, [sp, #176]	; 0xb0
   19f58:	mov	r2, r6
   19f5c:	mov	r3, r7
   19f60:	ldrd	r6, [sp, #200]	; 0xc8
   19f64:	eor	r1, r1, r3
   19f68:	mov	r3, r1
   19f6c:	adds	r6, r6, r4
   19f70:	add	r1, sp, #3760	; 0xeb0
   19f74:	mov	r4, r6
   19f78:	add	r1, r1, #8
   19f7c:	add	r6, sp, #3776	; 0xec0
   19f80:	adc	r7, r7, r5
   19f84:	eor	r0, r0, r2
   19f88:	mov	r5, r7
   19f8c:	mov	r2, r0
   19f90:	ldrd	r6, [r6]
   19f94:	ldrd	r0, [r1]
   19f98:	lsl	ip, r8, #25
   19f9c:	orr	ip, ip, r9, lsr #7
   19fa0:	eor	r0, r0, r6
   19fa4:	eor	r1, r1, r7
   19fa8:	strd	r0, [sp, #88]	; 0x58
   19fac:	ldrd	r6, [sp, #104]	; 0x68
   19fb0:	adds	r0, r2, r4
   19fb4:	adc	r1, r3, r5
   19fb8:	add	r3, sp, #3776	; 0xec0
   19fbc:	orr	lr, lr, r7, lsl #31
   19fc0:	add	r3, r3, #8
   19fc4:	str	lr, [sp, #3816]	; 0xee8
   19fc8:	lsr	lr, r6, #8
   19fcc:	strd	r0, [sp, #48]	; 0x30
   19fd0:	ldrd	r2, [r3]
   19fd4:	ldrd	r0, [sp, #88]	; 0x58
   19fd8:	orr	lr, lr, r7, lsl #24
   19fdc:	str	lr, [sp, #3824]	; 0xef0
   19fe0:	lsr	lr, r6, #7
   19fe4:	str	lr, [sp, #576]	; 0x240
   19fe8:	add	lr, sp, #3792	; 0xed0
   19fec:	eor	r1, r1, r3
   19ff0:	add	lr, lr, #8
   19ff4:	add	r3, sp, #3792	; 0xed0
   19ff8:	ldrd	r4, [lr]
   19ffc:	eor	r0, r0, r2
   1a000:	ldrd	r2, [r3]
   1a004:	mov	fp, r7
   1a008:	mov	sl, r6
   1a00c:	eor	r2, r2, r4
   1a010:	eor	r3, r3, r5
   1a014:	ldrd	r6, [sp, #56]	; 0x38
   1a018:	strd	r2, [sp, #88]	; 0x58
   1a01c:	ldrd	r2, [sp, #32]
   1a020:	orr	r7, r7, r9
   1a024:	str	ip, [sp, #3808]	; 0xee0
   1a028:	and	r3, r3, r7
   1a02c:	lsr	ip, fp, #1
   1a030:	mov	r7, r3
   1a034:	orr	r3, ip, sl, lsl #31
   1a038:	lsr	ip, fp, #8
   1a03c:	str	r3, [sp, #3820]	; 0xeec
   1a040:	orr	r3, ip, sl, lsl #24
   1a044:	str	r3, [sp, #3828]	; 0xef4
   1a048:	ldr	r3, [sp, #576]	; 0x240
   1a04c:	orr	r6, r6, r8
   1a050:	orr	r3, r3, fp, lsl #25
   1a054:	ldrd	sl, [sp, #168]	; 0xa8
   1a058:	and	r2, r2, r6
   1a05c:	str	r3, [sp, #576]	; 0x240
   1a060:	lsr	r3, sl, #6
   1a064:	str	r3, [sp, #584]	; 0x248
   1a068:	mov	r6, r2
   1a06c:	ldrd	r2, [sp, #48]	; 0x30
   1a070:	lsr	ip, sl, #19
   1a074:	orr	ip, ip, fp, lsl #13
   1a078:	adds	r2, r2, r0
   1a07c:	adc	r3, r3, r1
   1a080:	ldrd	r0, [sp, #56]	; 0x38
   1a084:	str	ip, [sp, #3832]	; 0xef8
   1a088:	lsl	ip, sl, #3
   1a08c:	and	r0, r0, r8
   1a090:	and	r1, r1, r9
   1a094:	orr	ip, ip, fp, lsr #29
   1a098:	strd	r0, [sp, #48]	; 0x30
   1a09c:	add	r1, sp, #3808	; 0xee0
   1a0a0:	lsr	lr, fp, #19
   1a0a4:	ldrd	r4, [r1]
   1a0a8:	ldrd	r0, [sp, #88]	; 0x58
   1a0ac:	orr	lr, lr, sl, lsl #13
   1a0b0:	eor	r0, r0, r4
   1a0b4:	eor	r1, r1, r5
   1a0b8:	mov	r4, r0
   1a0bc:	mov	r5, r1
   1a0c0:	ldrd	r0, [sp, #48]	; 0x30
   1a0c4:	orr	r1, r1, r7
   1a0c8:	mov	r7, r1
   1a0cc:	lsl	r1, fp, #3
   1a0d0:	orr	r1, r1, sl, lsr #29
   1a0d4:	str	r1, [sp, #3844]	; 0xf04
   1a0d8:	ldr	r1, [sp, #108]	; 0x6c
   1a0dc:	orr	r0, r0, r6
   1a0e0:	mov	r6, r0
   1a0e4:	lsr	r1, r1, #7
   1a0e8:	str	r1, [sp, #580]	; 0x244
   1a0ec:	ldr	r1, [sp, #584]	; 0x248
   1a0f0:	orr	r1, r1, fp, lsl #26
   1a0f4:	str	r1, [sp, #584]	; 0x248
   1a0f8:	ldrd	r0, [sp, #160]	; 0xa0
   1a0fc:	adds	r0, r0, r2
   1a100:	adc	r1, r1, r3
   1a104:	adds	r4, r4, r6
   1a108:	strd	r0, [sp, #96]	; 0x60
   1a10c:	add	r1, sp, #3808	; 0xee0
   1a110:	add	r1, r1, #8
   1a114:	add	r6, sp, #3824	; 0xef0
   1a118:	adc	r5, r5, r7
   1a11c:	ldrd	r0, [r1]
   1a120:	ldrd	r6, [r6]
   1a124:	str	ip, [sp, #3840]	; 0xf00
   1a128:	add	ip, sp, #576	; 0x240
   1a12c:	eor	r0, r0, r6
   1a130:	eor	r1, r1, r7
   1a134:	ldrd	r6, [ip]
   1a138:	lsr	ip, fp, #6
   1a13c:	str	ip, [sp, #588]	; 0x24c
   1a140:	eor	r6, r6, r0
   1a144:	mov	r0, r6
   1a148:	eor	r7, r7, r1
   1a14c:	adds	r6, r4, r2
   1a150:	mov	r1, r7
   1a154:	adc	r7, r5, r3
   1a158:	add	r3, sp, #3824	; 0xef0
   1a15c:	add	ip, sp, #3840	; 0xf00
   1a160:	add	r3, r3, #8
   1a164:	ldrd	sl, [ip]
   1a168:	str	lr, [sp, #3836]	; 0xefc
   1a16c:	ldrd	r2, [r3]
   1a170:	add	ip, sp, #584	; 0x248
   1a174:	strd	r6, [sp, #88]	; 0x58
   1a178:	eor	r2, r2, sl
   1a17c:	eor	r3, r3, fp
   1a180:	ldrd	sl, [ip]
   1a184:	mov	r4, r2
   1a188:	mov	r5, r3
   1a18c:	ldrd	r2, [sp, #152]	; 0x98
   1a190:	eor	sl, sl, r4
   1a194:	eor	fp, fp, r5
   1a198:	mov	r4, sl
   1a19c:	mov	r5, fp
   1a1a0:	ldrd	sl, [sp, #40]	; 0x28
   1a1a4:	adds	r2, r2, r0
   1a1a8:	ldrd	r6, [sp, #96]	; 0x60
   1a1ac:	adc	r3, r3, r1
   1a1b0:	mov	r0, r2
   1a1b4:	mov	r1, r3
   1a1b8:	adds	sl, sl, r0
   1a1bc:	adc	fp, fp, r1
   1a1c0:	lsr	r3, r6, #18
   1a1c4:	adds	sl, sl, r4
   1a1c8:	mov	r1, fp
   1a1cc:	adc	fp, r1, r5
   1a1d0:	orr	r3, r3, r7, lsl #14
   1a1d4:	ldrd	r4, [sp, #88]	; 0x58
   1a1d8:	lsr	r2, r6, #14
   1a1dc:	str	r3, [sp, #3856]	; 0xf10
   1a1e0:	lsr	r3, r7, #18
   1a1e4:	orr	ip, r2, r7, lsl #18
   1a1e8:	orr	r3, r3, r6, lsl #14
   1a1ec:	lsr	r2, r7, #14
   1a1f0:	strd	r4, [sp, #48]	; 0x30
   1a1f4:	orr	lr, r2, r6, lsl #18
   1a1f8:	str	ip, [sp, #3848]	; 0xf08
   1a1fc:	str	r3, [sp, #3860]	; 0xf14
   1a200:	lsr	ip, r4, #28
   1a204:	ldrd	r2, [sp, #208]	; 0xd0
   1a208:	ldrd	r4, [sp, #120]	; 0x78
   1a20c:	ldr	r1, [sp, #52]	; 0x34
   1a210:	str	lr, [sp, #3852]	; 0xf0c
   1a214:	eor	r4, r4, r2
   1a218:	eor	r5, r5, r3
   1a21c:	mov	r2, r4
   1a220:	mov	r3, r5
   1a224:	ldrd	r4, [sp, #48]	; 0x30
   1a228:	lsl	r0, r1, #30
   1a22c:	lsl	r1, r7, #23
   1a230:	orr	ip, ip, r5, lsl #4
   1a234:	str	ip, [sp, #3872]	; 0xf20
   1a238:	orr	ip, r0, r4, lsr #2
   1a23c:	lsr	lr, r5, #28
   1a240:	str	ip, [sp, #3884]	; 0xf2c
   1a244:	lsl	ip, r4, #30
   1a248:	add	r5, pc, #872	; 0x368
   1a24c:	ldrd	r4, [r5]
   1a250:	orr	r1, r1, r6, lsr #9
   1a254:	strd	sl, [sp, #152]	; 0x98
   1a258:	adds	r4, r4, sl
   1a25c:	mov	r0, r4
   1a260:	mov	r4, r6
   1a264:	adc	r5, r5, fp
   1a268:	and	r4, r4, r2
   1a26c:	mov	r2, r4
   1a270:	mov	fp, r7
   1a274:	lsl	r4, r6, #23
   1a278:	str	r1, [sp, #3868]	; 0xf1c
   1a27c:	mov	r1, r5
   1a280:	mov	r5, r7
   1a284:	ldrd	r6, [sp, #88]	; 0x58
   1a288:	and	r5, r5, r3
   1a28c:	mov	r3, r5
   1a290:	orr	ip, ip, r7, lsr #2
   1a294:	str	ip, [sp, #3880]	; 0xf28
   1a298:	ldr	ip, [sp, #8]
   1a29c:	orr	lr, lr, r6, lsl #4
   1a2a0:	lsl	r5, r7, #25
   1a2a4:	str	lr, [sp, #3876]	; 0xf24
   1a2a8:	lsr	lr, ip, #1
   1a2ac:	orr	ip, r4, fp, lsr #9
   1a2b0:	str	ip, [sp, #3864]	; 0xf18
   1a2b4:	orr	ip, r5, r6, lsr #7
   1a2b8:	str	ip, [sp, #3892]	; 0xf34
   1a2bc:	mov	r5, r7
   1a2c0:	mov	r4, r6
   1a2c4:	lsl	ip, r6, #25
   1a2c8:	ldrd	r6, [sp, #176]	; 0xb0
   1a2cc:	add	sl, sp, #3856	; 0xf10
   1a2d0:	orr	r4, r4, r8
   1a2d4:	adds	r6, r6, r0
   1a2d8:	adc	r7, r7, r1
   1a2dc:	mov	r0, r6
   1a2e0:	mov	r1, r7
   1a2e4:	ldrd	r6, [sp, #120]	; 0x78
   1a2e8:	ldrd	sl, [sl]
   1a2ec:	eor	r6, r6, r2
   1a2f0:	mov	r2, r6
   1a2f4:	add	r6, sp, #3840	; 0xf00
   1a2f8:	add	r6, r6, #8
   1a2fc:	eor	r7, r7, r3
   1a300:	mov	r3, r7
   1a304:	ldrd	r6, [r6]
   1a308:	adds	r2, r2, r0
   1a30c:	adc	r3, r3, r1
   1a310:	eor	r7, r7, fp
   1a314:	ldr	fp, [sp, #12]
   1a318:	eor	r6, r6, sl
   1a31c:	add	r1, sp, #3856	; 0xf10
   1a320:	orr	lr, lr, fp, lsl #31
   1a324:	ldrd	sl, [sp, #8]
   1a328:	str	lr, [sp, #3896]	; 0xf38
   1a32c:	add	r1, r1, #8
   1a330:	lsr	lr, sl, #8
   1a334:	orr	lr, lr, fp, lsl #24
   1a338:	str	lr, [sp, #3904]	; 0xf40
   1a33c:	ldr	lr, [sp, #8]
   1a340:	ldrd	r0, [r1]
   1a344:	mov	fp, r5
   1a348:	lsr	lr, lr, #7
   1a34c:	str	lr, [sp, #592]	; 0x250
   1a350:	eor	r1, r1, r7
   1a354:	add	lr, sp, #3872	; 0xf20
   1a358:	mov	r7, r1
   1a35c:	add	lr, lr, #8
   1a360:	add	r1, sp, #3872	; 0xf20
   1a364:	eor	r0, r0, r6
   1a368:	orr	ip, ip, fp, lsr #7
   1a36c:	mov	r6, r0
   1a370:	ldrd	sl, [lr]
   1a374:	ldrd	r0, [r1]
   1a378:	orr	r5, r5, r9
   1a37c:	str	ip, [sp, #3888]	; 0xf30
   1a380:	eor	r0, r0, sl
   1a384:	eor	r1, r1, fp
   1a388:	ldrd	sl, [sp, #56]	; 0x38
   1a38c:	ldr	ip, [sp, #12]
   1a390:	adds	r2, r2, r6
   1a394:	and	sl, sl, r4
   1a398:	and	fp, fp, r5
   1a39c:	mov	r4, sl
   1a3a0:	mov	r5, fp
   1a3a4:	ldrd	sl, [sp, #8]
   1a3a8:	lsr	ip, ip, #1
   1a3ac:	adc	r3, r3, r7
   1a3b0:	orr	ip, ip, sl, lsl #31
   1a3b4:	str	ip, [sp, #3900]	; 0xf3c
   1a3b8:	lsr	ip, fp, #8
   1a3bc:	orr	ip, ip, sl, lsl #24
   1a3c0:	str	ip, [sp, #3908]	; 0xf44
   1a3c4:	ldr	ip, [sp, #592]	; 0x250
   1a3c8:	ldrd	r6, [sp, #88]	; 0x58
   1a3cc:	orr	ip, ip, fp, lsl #25
   1a3d0:	ldrd	sl, [sp, #192]	; 0xc0
   1a3d4:	and	r6, r6, r8
   1a3d8:	and	r7, r7, r9
   1a3dc:	lsr	lr, sl, #6
   1a3e0:	str	lr, [sp, #600]	; 0x258
   1a3e4:	add	lr, sp, #3888	; 0xf30
   1a3e8:	strd	r6, [sp, #48]	; 0x30
   1a3ec:	ldrd	r6, [lr]
   1a3f0:	str	ip, [sp, #592]	; 0x250
   1a3f4:	lsr	ip, sl, #19
   1a3f8:	eor	r6, r6, r0
   1a3fc:	eor	r7, r7, r1
   1a400:	mov	r0, r6
   1a404:	mov	r1, r7
   1a408:	ldrd	r6, [sp, #48]	; 0x30
   1a40c:	orr	ip, ip, fp, lsl #13
   1a410:	str	ip, [sp, #3912]	; 0xf48
   1a414:	orr	r7, r7, r5
   1a418:	mov	r5, r7
   1a41c:	ldr	r7, [sp, #12]
   1a420:	orr	r6, r6, r4
   1a424:	mov	r4, r6
   1a428:	lsr	r7, r7, #7
   1a42c:	str	r7, [sp, #596]	; 0x254
   1a430:	ldr	r7, [sp, #600]	; 0x258
   1a434:	lsl	r6, fp, #3
   1a438:	orr	ip, r6, sl, lsr #29
   1a43c:	orr	r7, r7, fp, lsl #26
   1a440:	str	ip, [sp, #3924]	; 0xf54
   1a444:	str	r7, [sp, #600]	; 0x258
   1a448:	ldrd	r6, [sp, #32]
   1a44c:	lsl	ip, sl, #3
   1a450:	orr	ip, ip, fp, lsr #29
   1a454:	adds	r6, r6, r2
   1a458:	adc	r7, r7, r3
   1a45c:	adds	r4, r4, r0
   1a460:	adc	r5, r5, r1
   1a464:	add	r1, sp, #3888	; 0xf30
   1a468:	strd	r6, [sp, #176]	; 0xb0
   1a46c:	add	r1, r1, #8
   1a470:	add	r6, sp, #3904	; 0xf40
   1a474:	ldrd	r0, [r1]
   1a478:	ldrd	r6, [r6]
   1a47c:	str	ip, [sp, #3920]	; 0xf50
   1a480:	add	ip, sp, #592	; 0x250
   1a484:	eor	r0, r0, r6
   1a488:	eor	r1, r1, r7
   1a48c:	ldrd	r6, [ip]
   1a490:	lsr	ip, fp, #6
   1a494:	str	ip, [sp, #604]	; 0x25c
   1a498:	eor	r6, r6, r0
   1a49c:	mov	r0, r6
   1a4a0:	eor	r7, r7, r1
   1a4a4:	adds	r6, r4, r2
   1a4a8:	mov	r1, r7
   1a4ac:	adc	r7, r5, r3
   1a4b0:	add	r3, sp, #3904	; 0xf40
   1a4b4:	lsr	lr, fp, #19
   1a4b8:	add	ip, sp, #3920	; 0xf50
   1a4bc:	add	r3, r3, #8
   1a4c0:	orr	lr, lr, sl, lsl #13
   1a4c4:	ldrd	r4, [ip]
   1a4c8:	str	lr, [sp, #3916]	; 0xf4c
   1a4cc:	ldrd	r2, [r3]
   1a4d0:	ldrd	sl, [sp, #176]	; 0xb0
   1a4d4:	add	ip, sp, #600	; 0x258
   1a4d8:	eor	r2, r2, r4
   1a4dc:	eor	r3, r3, r5
   1a4e0:	strd	r6, [sp, #48]	; 0x30
   1a4e4:	mov	r6, r2
   1a4e8:	mov	r7, r3
   1a4ec:	lsr	r2, sl, #14
   1a4f0:	lsr	r3, sl, #18
   1a4f4:	ldrd	sl, [ip]
   1a4f8:	ldrd	r4, [sp, #104]	; 0x68
   1a4fc:	eor	sl, sl, r6
   1a500:	eor	fp, fp, r7
   1a504:	mov	r6, sl
   1a508:	mov	r7, fp
   1a50c:	ldrd	sl, [sp, #24]
   1a510:	adds	r4, r4, r0
   1a514:	adc	r5, r5, r1
   1a518:	mov	r0, r4
   1a51c:	adds	sl, sl, r0
   1a520:	mov	r1, r5
   1a524:	adc	fp, fp, r1
   1a528:	mov	r0, sl
   1a52c:	mov	r1, fp
   1a530:	ldrd	sl, [sp, #176]	; 0xb0
   1a534:	adds	sl, r0, r6
   1a538:	add	r5, pc, #128	; 0x80
   1a53c:	ldrd	r4, [r5]
   1a540:	orr	r3, r3, fp, lsl #14
   1a544:	orr	ip, r2, fp, lsl #18
   1a548:	str	r3, [sp, #3936]	; 0xf60
   1a54c:	lsr	r2, fp, #14
   1a550:	lsr	r3, fp, #18
   1a554:	adc	fp, r1, r7
   1a558:	ldrd	r6, [sp, #48]	; 0x30
   1a55c:	str	ip, [sp, #3928]	; 0xf58
   1a560:	lsr	r0, r6, #28
   1a564:	lsl	ip, r7, #30
   1a568:	ldrd	r6, [sp, #176]	; 0xb0
   1a56c:	str	r0, [sp, #32]
   1a570:	orr	r1, r2, r6, lsl #18
   1a574:	orr	r3, r3, r6, lsl #14
   1a578:	str	r1, [sp, #3932]	; 0xf5c
   1a57c:	str	r3, [sp, #3940]	; 0xf64
   1a580:	ldrd	r0, [sp, #208]	; 0xd0
   1a584:	ldrd	r2, [sp, #96]	; 0x60
   1a588:	lsl	lr, r7, #23
   1a58c:	eor	r1, r1, r3
   1a590:	mov	r3, r1
   1a594:	eor	r0, r0, r2
   1a598:	ldr	r1, [sp, #52]	; 0x34
   1a59c:	mov	r2, r0
   1a5a0:	ldr	r0, [sp, #32]
   1a5a4:	orr	r1, r0, r1, lsl #4
   1a5a8:	str	r1, [sp, #3952]	; 0xf70
   1a5ac:	ldr	r1, [sp, #52]	; 0x34
   1a5b0:	lsr	r0, r1, #28
   1a5b4:	b	1a5c8 <dcngettext@plt+0x95d8>
   1a5b8:	strbmi	sl, [sp, r6, ror #29]!
   1a5bc:	bichi	ip, r2, lr, lsr #18
   1a5c0:	strne	r3, [r2], #1339	; 0x53b
   1a5c4:	rsbsls	r2, r2, #34048	; 0x8500
   1a5c8:	ldr	r1, [sp, #48]	; 0x30
   1a5cc:	orr	r1, ip, r1, lsr #2
   1a5d0:	str	r1, [sp, #3964]	; 0xf7c
   1a5d4:	orr	r1, lr, r6, lsr #9
   1a5d8:	str	r1, [sp, #3948]	; 0xf6c
   1a5dc:	ldr	r1, [sp, #48]	; 0x30
   1a5e0:	strd	sl, [sp, #160]	; 0xa0
   1a5e4:	adds	sl, sl, r4
   1a5e8:	adc	fp, fp, r5
   1a5ec:	mov	r4, sl
   1a5f0:	mov	sl, r6
   1a5f4:	mov	r5, fp
   1a5f8:	mov	fp, r7
   1a5fc:	and	r7, r7, r3
   1a600:	mov	r3, r7
   1a604:	lsl	ip, sl, #23
   1a608:	mov	r7, fp
   1a60c:	ldrd	sl, [sp, #48]	; 0x30
   1a610:	and	r6, r6, r2
   1a614:	mov	r2, r6
   1a618:	orr	lr, r0, sl, lsl #4
   1a61c:	orr	ip, ip, r7, lsr #9
   1a620:	lsl	r0, fp, #25
   1a624:	ldrd	r6, [sp, #208]	; 0xd0
   1a628:	str	ip, [sp, #3944]	; 0xf68
   1a62c:	lsl	r1, r1, #30
   1a630:	orr	ip, r0, sl, lsr #7
   1a634:	add	r0, sp, #3920	; 0xf50
   1a638:	orr	r1, r1, fp, lsr #2
   1a63c:	str	ip, [sp, #3972]	; 0xf84
   1a640:	add	r0, r0, #8
   1a644:	lsl	ip, sl, #25
   1a648:	ldrd	sl, [sp, #120]	; 0x78
   1a64c:	eor	r6, r6, r2
   1a650:	eor	r7, r7, r3
   1a654:	mov	r2, r6
   1a658:	mov	r3, r7
   1a65c:	ldrd	r6, [r0]
   1a660:	add	r0, sp, #3936	; 0xf60
   1a664:	adds	sl, sl, r4
   1a668:	adc	fp, fp, r5
   1a66c:	ldrd	r4, [r0]
   1a670:	str	r1, [sp, #3960]	; 0xf78
   1a674:	ldr	r1, [sp, #16]
   1a678:	eor	r6, r6, r4
   1a67c:	eor	r7, r7, r5
   1a680:	ldrd	r4, [sp, #16]
   1a684:	lsr	r1, r1, #1
   1a688:	str	lr, [sp, #3956]	; 0xf74
   1a68c:	orr	r1, r1, r5, lsl #31
   1a690:	str	r1, [sp, #3976]	; 0xf88
   1a694:	lsr	r1, r4, #8
   1a698:	orr	r1, r1, r5, lsl #24
   1a69c:	str	r1, [sp, #3984]	; 0xf90
   1a6a0:	lsr	r1, r4, #7
   1a6a4:	str	r1, [sp, #608]	; 0x260
   1a6a8:	ldrd	r4, [sp, #48]	; 0x30
   1a6ac:	ldrd	r0, [sp, #88]	; 0x58
   1a6b0:	add	lr, sp, #3936	; 0xf60
   1a6b4:	add	lr, lr, #8
   1a6b8:	orr	ip, ip, r5, lsr #7
   1a6bc:	orr	r0, r0, r4
   1a6c0:	orr	r1, r1, r5
   1a6c4:	ldrd	r4, [lr]
   1a6c8:	add	lr, sp, #3952	; 0xf70
   1a6cc:	adds	r2, r2, sl
   1a6d0:	eor	r4, r4, r6
   1a6d4:	eor	r5, r5, r7
   1a6d8:	mov	r6, r4
   1a6dc:	mov	r7, r5
   1a6e0:	ldrd	r4, [lr]
   1a6e4:	add	lr, sp, #3952	; 0xf70
   1a6e8:	add	lr, lr, #8
   1a6ec:	adc	r3, r3, fp
   1a6f0:	ldrd	sl, [lr]
   1a6f4:	str	ip, [sp, #3968]	; 0xf80
   1a6f8:	ldr	ip, [sp, #20]
   1a6fc:	eor	r4, r4, sl
   1a700:	eor	r5, r5, fp
   1a704:	ldrd	sl, [sp, #16]
   1a708:	lsr	ip, ip, #1
   1a70c:	and	r0, r0, r8
   1a710:	orr	ip, ip, sl, lsl #31
   1a714:	str	ip, [sp, #3980]	; 0xf8c
   1a718:	lsr	ip, fp, #8
   1a71c:	orr	ip, ip, sl, lsl #24
   1a720:	str	ip, [sp, #3988]	; 0xf94
   1a724:	ldr	ip, [sp, #608]	; 0x260
   1a728:	and	r1, r1, r9
   1a72c:	orr	ip, ip, fp, lsl #25
   1a730:	ldrd	sl, [sp, #152]	; 0x98
   1a734:	str	ip, [sp, #608]	; 0x260
   1a738:	lsr	lr, sl, #6
   1a73c:	lsr	ip, sl, #19
   1a740:	adds	sl, r2, r6
   1a744:	adc	fp, r3, r7
   1a748:	str	lr, [sp, #616]	; 0x268
   1a74c:	ldrd	r6, [sp, #88]	; 0x58
   1a750:	strd	sl, [sp, #32]
   1a754:	ldrd	sl, [sp, #48]	; 0x30
   1a758:	add	r3, sp, #3968	; 0xf80
   1a75c:	and	r6, r6, sl
   1a760:	and	r7, r7, fp
   1a764:	ldrd	sl, [r3]
   1a768:	ldr	r3, [sp, #20]
   1a76c:	orr	r0, r0, r6
   1a770:	eor	sl, sl, r4
   1a774:	eor	fp, fp, r5
   1a778:	mov	r4, sl
   1a77c:	mov	r5, fp
   1a780:	ldrd	sl, [sp, #152]	; 0x98
   1a784:	lsr	r3, r3, #7
   1a788:	str	r3, [sp, #612]	; 0x264
   1a78c:	lsl	r6, fp, #3
   1a790:	orr	r3, ip, fp, lsl #13
   1a794:	str	r3, [sp, #3992]	; 0xf98
   1a798:	orr	r3, r6, sl, lsr #29
   1a79c:	str	r3, [sp, #4004]	; 0xfa4
   1a7a0:	ldr	r3, [sp, #616]	; 0x268
   1a7a4:	orr	r1, r1, r7
   1a7a8:	orr	r3, r3, fp, lsl #26
   1a7ac:	mov	r7, fp
   1a7b0:	lsr	lr, fp, #19
   1a7b4:	lsl	ip, sl, #3
   1a7b8:	mov	r6, sl
   1a7bc:	str	r3, [sp, #616]	; 0x268
   1a7c0:	ldrd	sl, [sp, #56]	; 0x38
   1a7c4:	ldrd	r2, [sp, #32]
   1a7c8:	adds	r2, r2, sl
   1a7cc:	adc	r3, r3, fp
   1a7d0:	mov	fp, r3
   1a7d4:	add	r3, sp, #3968	; 0xf80
   1a7d8:	add	r3, r3, #8
   1a7dc:	adds	r4, r4, r0
   1a7e0:	adc	r5, r5, r1
   1a7e4:	ldrd	r0, [r3]
   1a7e8:	add	r3, sp, #3984	; 0xf90
   1a7ec:	mov	sl, r2
   1a7f0:	ldrd	r2, [r3]
   1a7f4:	eor	r1, r1, r3
   1a7f8:	add	r3, sp, #608	; 0x260
   1a7fc:	eor	r0, r0, r2
   1a800:	ldrd	r2, [r3]
   1a804:	eor	r3, r3, r1
   1a808:	mov	r1, r3
   1a80c:	orr	r3, lr, r6, lsl #13
   1a810:	str	r3, [sp, #3996]	; 0xf9c
   1a814:	orr	r3, ip, r7, lsr #29
   1a818:	str	r3, [sp, #4000]	; 0xfa0
   1a81c:	eor	r2, r2, r0
   1a820:	lsr	r3, r7, #6
   1a824:	mov	r0, r2
   1a828:	str	r3, [sp, #620]	; 0x26c
   1a82c:	ldrd	r2, [sp, #32]
   1a830:	add	ip, sp, #4000	; 0xfa0
   1a834:	adds	r2, r2, r4
   1a838:	adc	r3, r3, r5
   1a83c:	mov	r7, r3
   1a840:	add	r3, sp, #3984	; 0xf90
   1a844:	add	r3, r3, #8
   1a848:	ldrd	r4, [ip]
   1a84c:	mov	r6, r2
   1a850:	ldrd	r2, [r3]
   1a854:	add	ip, sp, #616	; 0x268
   1a858:	strd	r6, [sp, #32]
   1a85c:	eor	r2, r2, r4
   1a860:	eor	r3, r3, r5
   1a864:	ldrd	r4, [sp, #8]
   1a868:	mov	r6, r2
   1a86c:	mov	r7, r3
   1a870:	adds	r4, r4, r0
   1a874:	adc	r5, r5, r1
   1a878:	mov	r0, r4
   1a87c:	mov	r1, r5
   1a880:	ldrd	r4, [sp, #184]	; 0xb8
   1a884:	lsr	r3, sl, #18
   1a888:	orr	r3, r3, fp, lsl #14
   1a88c:	adds	r4, r4, r0
   1a890:	adc	r5, r5, r1
   1a894:	mov	r0, r4
   1a898:	mov	r1, r5
   1a89c:	ldrd	r4, [ip]
   1a8a0:	lsr	r2, sl, #14
   1a8a4:	str	r3, [sp, #4016]	; 0xfb0
   1a8a8:	eor	r4, r4, r6
   1a8ac:	adds	r4, r0, r4
   1a8b0:	eor	r5, r5, r7
   1a8b4:	adc	r5, r1, r5
   1a8b8:	mov	r6, r4
   1a8bc:	mov	r7, r5
   1a8c0:	ldrd	r4, [sp, #32]
   1a8c4:	lsr	r3, fp, #18
   1a8c8:	orr	ip, r2, fp, lsl #18
   1a8cc:	orr	r3, r3, sl, lsl #14
   1a8d0:	lsr	r2, fp, #14
   1a8d4:	orr	lr, r2, sl, lsl #18
   1a8d8:	str	ip, [sp, #4008]	; 0xfa8
   1a8dc:	lsl	r1, r5, #30
   1a8e0:	lsr	ip, r4, #28
   1a8e4:	str	r3, [sp, #4020]	; 0xfb4
   1a8e8:	ldrd	r4, [sp, #176]	; 0xb0
   1a8ec:	ldrd	r2, [sp, #96]	; 0x60
   1a8f0:	lsl	r0, fp, #23
   1a8f4:	str	lr, [sp, #4012]	; 0xfac
   1a8f8:	eor	r4, r4, r2
   1a8fc:	orr	lr, r0, sl, lsr #9
   1a900:	eor	r5, r5, r3
   1a904:	mov	r2, r4
   1a908:	mov	r3, r5
   1a90c:	str	lr, [sp, #4028]	; 0xfbc
   1a910:	ldrd	r4, [sp, #32]
   1a914:	strd	r6, [sp, #8]
   1a918:	lsl	r0, sl, #23
   1a91c:	orr	r1, r1, r4, lsr #2
   1a920:	orr	ip, ip, r5, lsl #4
   1a924:	str	r1, [sp, #4044]	; 0xfcc
   1a928:	mov	r4, r6
   1a92c:	lsr	r1, r5, #28
   1a930:	mov	r5, r7
   1a934:	add	r7, pc, #836	; 0x344
   1a938:	ldrd	r6, [r7]
   1a93c:	str	ip, [sp, #4032]	; 0xfc0
   1a940:	orr	lr, r0, fp, lsr #9
   1a944:	adds	r6, r6, r4
   1a948:	adc	r7, r7, r5
   1a94c:	mov	r4, r6
   1a950:	mov	r5, r7
   1a954:	ldrd	r6, [sp, #32]
   1a958:	and	r3, r3, fp
   1a95c:	and	r2, r2, sl
   1a960:	orr	r1, r1, r6, lsl #4
   1a964:	str	r1, [sp, #4036]	; 0xfc4
   1a968:	ldr	r1, [sp, #36]	; 0x24
   1a96c:	lsl	ip, r6, #30
   1a970:	lsl	r0, r7, #25
   1a974:	orr	r1, ip, r1, lsr #2
   1a978:	str	r1, [sp, #4040]	; 0xfc8
   1a97c:	ldr	r1, [sp, #32]
   1a980:	ldrd	r6, [sp, #128]	; 0x80
   1a984:	str	lr, [sp, #4024]	; 0xfb8
   1a988:	orr	r1, r0, r1, lsr #7
   1a98c:	str	r1, [sp, #4052]	; 0xfd4
   1a990:	ldr	r1, [sp, #32]
   1a994:	lsr	lr, r6, #1
   1a998:	lsl	ip, r1, #25
   1a99c:	ldrd	r0, [sp, #208]	; 0xd0
   1a9a0:	adds	r0, r0, r4
   1a9a4:	adc	r1, r1, r5
   1a9a8:	mov	r4, r0
   1a9ac:	mov	r5, r1
   1a9b0:	ldrd	r0, [sp, #96]	; 0x60
   1a9b4:	eor	r1, r1, r3
   1a9b8:	add	r3, sp, #4000	; 0xfa0
   1a9bc:	eor	r0, r0, r2
   1a9c0:	add	r3, r3, #8
   1a9c4:	strd	r0, [sp, #56]	; 0x38
   1a9c8:	ldrd	r0, [r3]
   1a9cc:	add	r3, sp, #4016	; 0xfb0
   1a9d0:	ldrd	r2, [r3]
   1a9d4:	eor	r0, r0, r2
   1a9d8:	eor	r1, r1, r3
   1a9dc:	orr	r3, lr, r7, lsl #31
   1a9e0:	strd	r0, [sp, #104]	; 0x68
   1a9e4:	lsr	lr, r6, #8
   1a9e8:	ldrd	r0, [sp, #32]
   1a9ec:	str	r3, [sp, #4056]	; 0xfd8
   1a9f0:	orr	r3, lr, r7, lsl #24
   1a9f4:	str	r3, [sp, #4064]	; 0xfe0
   1a9f8:	lsr	r3, r6, #7
   1a9fc:	str	r3, [sp, #624]	; 0x270
   1aa00:	orr	r3, ip, r1, lsr #7
   1aa04:	str	r3, [sp, #4048]	; 0xfd0
   1aa08:	ldr	r3, [sp, #132]	; 0x84
   1aa0c:	ldrd	r6, [sp, #48]	; 0x30
   1aa10:	lsr	ip, r3, #1
   1aa14:	ldrd	r2, [sp, #56]	; 0x38
   1aa18:	orr	r6, r6, r0
   1aa1c:	orr	r7, r7, r1
   1aa20:	adds	r2, r2, r4
   1aa24:	adc	r3, r3, r5
   1aa28:	ldrd	r4, [sp, #104]	; 0x68
   1aa2c:	strd	r2, [sp, #56]	; 0x38
   1aa30:	add	r3, sp, #4016	; 0xfb0
   1aa34:	add	r3, r3, #8
   1aa38:	ldrd	r0, [r3]
   1aa3c:	add	r3, sp, #4032	; 0xfc0
   1aa40:	eor	r4, r4, r0
   1aa44:	eor	r5, r5, r1
   1aa48:	mov	r0, r4
   1aa4c:	mov	r1, r5
   1aa50:	ldrd	r4, [r3]
   1aa54:	add	r3, sp, #4032	; 0xfc0
   1aa58:	add	r3, r3, #8
   1aa5c:	ldrd	r2, [r3]
   1aa60:	eor	r4, r4, r2
   1aa64:	eor	r5, r5, r3
   1aa68:	strd	r4, [sp, #120]	; 0x78
   1aa6c:	ldrd	r4, [sp, #88]	; 0x58
   1aa70:	and	r4, r4, r6
   1aa74:	and	r5, r5, r7
   1aa78:	mov	r6, r4
   1aa7c:	mov	r7, r5
   1aa80:	ldrd	r4, [sp, #128]	; 0x80
   1aa84:	orr	r3, ip, r4, lsl #31
   1aa88:	lsr	ip, r5, #8
   1aa8c:	str	r3, [sp, #4060]	; 0xfdc
   1aa90:	orr	r3, ip, r4, lsl #24
   1aa94:	str	r3, [sp, #4068]	; 0xfe4
   1aa98:	ldr	r3, [sp, #624]	; 0x270
   1aa9c:	orr	r3, r3, r5, lsl #25
   1aaa0:	ldrd	r4, [sp, #160]	; 0xa0
   1aaa4:	str	r3, [sp, #624]	; 0x270
   1aaa8:	lsr	r3, r4, #6
   1aaac:	str	r3, [sp, #632]	; 0x278
   1aab0:	ldrd	r2, [sp, #56]	; 0x38
   1aab4:	lsr	ip, r4, #19
   1aab8:	ldrd	r4, [sp, #32]
   1aabc:	adds	r2, r2, r0
   1aac0:	adc	r3, r3, r1
   1aac4:	ldrd	r0, [sp, #48]	; 0x30
   1aac8:	strd	r2, [sp, #104]	; 0x68
   1aacc:	add	r3, sp, #4048	; 0xfd0
   1aad0:	and	r0, r0, r4
   1aad4:	and	r1, r1, r5
   1aad8:	ldrd	r4, [r3]
   1aadc:	ldrd	r2, [sp, #120]	; 0x78
   1aae0:	orr	r7, r7, r1
   1aae4:	orr	r6, r6, r0
   1aae8:	eor	r2, r2, r4
   1aaec:	eor	r3, r3, r5
   1aaf0:	mov	r4, r2
   1aaf4:	mov	r5, r3
   1aaf8:	strd	r4, [sp, #120]	; 0x78
   1aafc:	ldrd	r4, [sp, #160]	; 0xa0
   1ab00:	orr	ip, ip, r5, lsl #13
   1ab04:	str	ip, [sp, #4072]	; 0xfe8
   1ab08:	ldr	ip, [sp, #132]	; 0x84
   1ab0c:	lsl	r1, r5, #3
   1ab10:	orr	r1, r1, r4, lsr #29
   1ab14:	lsr	ip, ip, #7
   1ab18:	str	ip, [sp, #628]	; 0x274
   1ab1c:	ldr	ip, [sp, #632]	; 0x278
   1ab20:	lsr	r2, r5, #19
   1ab24:	mov	r0, r4
   1ab28:	lsl	r3, r4, #3
   1ab2c:	orr	ip, ip, r5, lsl #26
   1ab30:	str	r1, [sp, #4084]	; 0xff4
   1ab34:	mov	r1, r5
   1ab38:	ldrd	r4, [sp, #104]	; 0x68
   1ab3c:	str	ip, [sp, #632]	; 0x278
   1ab40:	add	ip, sp, #4048	; 0xfd0
   1ab44:	adds	r4, r4, r8
   1ab48:	adc	r5, r5, r9
   1ab4c:	add	ip, ip, #8
   1ab50:	strd	r4, [sp, #56]	; 0x38
   1ab54:	ldrd	r4, [sp, #120]	; 0x78
   1ab58:	ldrd	r8, [ip]
   1ab5c:	add	ip, sp, #4064	; 0xfe0
   1ab60:	adds	r4, r4, r6
   1ab64:	adc	r5, r5, r7
   1ab68:	mov	r6, r4
   1ab6c:	mov	r7, r5
   1ab70:	ldrd	r4, [ip]
   1ab74:	orr	ip, r2, r0, lsl #13
   1ab78:	str	ip, [sp, #4076]	; 0xfec
   1ab7c:	orr	ip, r3, r1, lsr #29
   1ab80:	add	r3, sp, #624	; 0x270
   1ab84:	eor	r8, r8, r4
   1ab88:	eor	r9, r9, r5
   1ab8c:	mov	r4, r8
   1ab90:	mov	r5, r9
   1ab94:	ldrd	r8, [r3]
   1ab98:	ldrd	r2, [sp, #104]	; 0x68
   1ab9c:	lsr	r1, r1, #6
   1aba0:	eor	r9, r9, r5
   1aba4:	adds	r2, r2, r6
   1aba8:	adc	r3, r3, r7
   1abac:	mov	r5, r9
   1abb0:	mov	r9, r3
   1abb4:	add	r3, sp, #4064	; 0xfe0
   1abb8:	str	r1, [sp, #636]	; 0x27c
   1abbc:	add	r3, r3, #8
   1abc0:	add	r1, sp, #4080	; 0xff0
   1abc4:	eor	r8, r8, r4
   1abc8:	mov	r4, r8
   1abcc:	str	ip, [sp, #4080]	; 0xff0
   1abd0:	mov	r8, r2
   1abd4:	ldrd	r2, [r3]
   1abd8:	ldrd	r0, [r1]
   1abdc:	add	ip, sp, #4096	; 0x1000
   1abe0:	eor	r2, r2, r0
   1abe4:	eor	r3, r3, r1
   1abe8:	mov	r6, r2
   1abec:	mov	r7, r3
   1abf0:	ldrd	r2, [sp, #16]
   1abf4:	ldrd	r0, [sp, #56]	; 0x38
   1abf8:	add	r1, sp, #632	; 0x278
   1abfc:	adds	r2, r2, r4
   1ac00:	adc	r3, r3, r5
   1ac04:	mov	r4, r2
   1ac08:	mov	r5, r3
   1ac0c:	lsr	r2, r0, #14
   1ac10:	lsr	r3, r0, #18
   1ac14:	ldrd	r0, [r1]
   1ac18:	eor	r0, r0, r6
   1ac1c:	eor	r1, r1, r7
   1ac20:	mov	r6, r0
   1ac24:	mov	r7, r1
   1ac28:	ldrd	r0, [sp, #80]	; 0x50
   1ac2c:	adds	r0, r0, r4
   1ac30:	adc	r1, r1, r5
   1ac34:	mov	r5, r1
   1ac38:	ldr	r1, [sp, #60]	; 0x3c
   1ac3c:	mov	r4, r0
   1ac40:	orr	r1, r2, r1, lsl #18
   1ac44:	str	r1, [sp, #4088]	; 0xff8
   1ac48:	ldrd	r0, [sp, #56]	; 0x38
   1ac4c:	adds	r0, r4, r6
   1ac50:	lsr	r4, r8, #28
   1ac54:	orr	r3, r3, r1, lsl #14
   1ac58:	str	r3, [ip]
   1ac5c:	lsr	r2, r1, #14
   1ac60:	lsr	r3, r1, #18
   1ac64:	adc	r1, r5, r7
   1ac68:	ldrd	r6, [sp, #56]	; 0x38
   1ac6c:	lsl	ip, r9, #30
   1ac70:	orr	ip, ip, r8, lsr #2
   1ac74:	orr	r5, r2, r6, lsl #18
   1ac78:	str	r5, [sp, #4092]	; 0xffc
   1ac7c:	b	1ac90 <dcngettext@plt+0x9ca0>
   1ac80:	ldclmi	3, cr0, [r1], #400	; 0x190
   1ac84:	adcsge	lr, pc, #10551296	; 0xa10000
   1ac88:	mcrrlt	0, 0, r3, r2, cr1
   1ac8c:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   1ac90:	ldr	r5, [sp, #56]	; 0x38
   1ac94:	lsl	lr, r7, #23
   1ac98:	orr	r3, r3, r6, lsl #14
   1ac9c:	orr	lr, lr, r5, lsr #9
   1aca0:	add	r5, sp, #4096	; 0x1000
   1aca4:	add	r5, r5, #12
   1aca8:	str	lr, [r5]
   1acac:	orr	r5, r4, r9, lsl #4
   1acb0:	add	r4, sp, #4096	; 0x1000
   1acb4:	add	r4, r4, #16
   1acb8:	str	r5, [r4]
   1acbc:	add	r4, sp, #4096	; 0x1000
   1acc0:	add	r4, r4, #28
   1acc4:	str	ip, [r4]
   1acc8:	sub	r5, pc, #72	; 0x48
   1accc:	ldrd	r4, [r5]
   1acd0:	ldrd	r6, [sp, #176]	; 0xb0
   1acd4:	add	r2, sp, #4096	; 0x1000
   1acd8:	adds	r4, r4, r0
   1acdc:	adc	r5, r5, r1
   1ace0:	add	r2, r2, #4
   1ace4:	strd	r0, [sp, #104]	; 0x68
   1ace8:	mov	r0, r4
   1acec:	mov	r1, r5
   1acf0:	ldrd	r4, [sp, #56]	; 0x38
   1acf4:	str	r3, [r2]
   1acf8:	mov	r3, r7
   1acfc:	eor	r3, r3, fp
   1ad00:	ldr	lr, [sp, #56]	; 0x38
   1ad04:	and	r5, r5, r3
   1ad08:	mov	r3, r5
   1ad0c:	ldr	r5, [sp, #60]	; 0x3c
   1ad10:	lsl	lr, lr, #23
   1ad14:	lsr	ip, r9, #28
   1ad18:	orr	lr, lr, r5, lsr #9
   1ad1c:	add	r5, sp, #4096	; 0x1000
   1ad20:	add	r5, r5, #8
   1ad24:	str	lr, [r5]
   1ad28:	add	lr, sp, #4096	; 0x1000
   1ad2c:	add	lr, lr, #20
   1ad30:	orr	ip, ip, r8, lsl #4
   1ad34:	mov	r2, r6
   1ad38:	eor	r2, r2, sl
   1ad3c:	str	ip, [lr]
   1ad40:	ldr	ip, [sp, #112]	; 0x70
   1ad44:	and	r4, r4, r2
   1ad48:	mov	r2, r4
   1ad4c:	lsl	r4, r8, #30
   1ad50:	lsr	lr, ip, #1
   1ad54:	orr	ip, r4, r9, lsr #2
   1ad58:	add	r4, sp, #4096	; 0x1000
   1ad5c:	add	r4, r4, #24
   1ad60:	str	ip, [r4]
   1ad64:	add	r4, sp, #4096	; 0x1000
   1ad68:	lsl	r5, r9, #25
   1ad6c:	add	r4, r4, #36	; 0x24
   1ad70:	orr	ip, r5, r8, lsr #7
   1ad74:	str	ip, [r4]
   1ad78:	ldrd	r4, [sp, #96]	; 0x60
   1ad7c:	lsl	ip, r8, #25
   1ad80:	str	ip, [sp, #16]
   1ad84:	add	ip, sp, #4080	; 0xff0
   1ad88:	adds	r4, r4, r0
   1ad8c:	add	ip, ip, #8
   1ad90:	adc	r5, r5, r1
   1ad94:	mov	r0, r4
   1ad98:	mov	r1, r5
   1ad9c:	mov	r4, r6
   1ada0:	mov	r5, r7
   1ada4:	ldrd	r6, [ip]
   1ada8:	add	ip, sp, #4096	; 0x1000
   1adac:	eor	r4, r4, r2
   1adb0:	eor	r5, r5, r3
   1adb4:	mov	r2, r4
   1adb8:	mov	r3, r5
   1adbc:	ldrd	r4, [ip]
   1adc0:	add	ip, sp, #4096	; 0x1000
   1adc4:	add	ip, ip, #40	; 0x28
   1adc8:	eor	r6, r6, r4
   1adcc:	eor	r7, r7, r5
   1add0:	strd	r6, [sp, #96]	; 0x60
   1add4:	ldrd	r4, [sp, #112]	; 0x70
   1add8:	adds	r6, r2, r0
   1addc:	orr	lr, lr, r5, lsl #31
   1ade0:	str	lr, [ip]
   1ade4:	lsr	lr, r4, #8
   1ade8:	orr	ip, lr, r5, lsl #24
   1adec:	add	lr, sp, #4096	; 0x1000
   1adf0:	add	lr, lr, #48	; 0x30
   1adf4:	str	ip, [lr]
   1adf8:	ldr	lr, [sp, #16]
   1adfc:	lsr	ip, r4, #7
   1ae00:	str	ip, [sp, #640]	; 0x280
   1ae04:	orr	ip, lr, r9, lsr #7
   1ae08:	add	lr, sp, #4096	; 0x1000
   1ae0c:	mov	r7, r5
   1ae10:	add	lr, lr, #32
   1ae14:	str	ip, [lr]
   1ae18:	lsr	ip, r7, #1
   1ae1c:	adc	r7, r3, r1
   1ae20:	add	r3, sp, #4096	; 0x1000
   1ae24:	add	r3, r3, #8
   1ae28:	ldrd	r0, [sp, #96]	; 0x60
   1ae2c:	ldrd	r2, [r3]
   1ae30:	strd	r6, [sp, #16]
   1ae34:	ldrd	r4, [sp, #32]
   1ae38:	eor	r1, r1, r3
   1ae3c:	mov	r7, r1
   1ae40:	add	r3, sp, #4096	; 0x1000
   1ae44:	add	r1, sp, #4096	; 0x1000
   1ae48:	add	r3, r3, #16
   1ae4c:	add	r1, r1, #24
   1ae50:	eor	r0, r0, r2
   1ae54:	mov	r6, r0
   1ae58:	ldrd	r2, [r3]
   1ae5c:	ldrd	r0, [r1]
   1ae60:	orr	r4, r4, r8
   1ae64:	orr	r5, r5, r9
   1ae68:	eor	r2, r2, r0
   1ae6c:	eor	r3, r3, r1
   1ae70:	ldrd	r0, [sp, #112]	; 0x70
   1ae74:	strd	r2, [sp, #96]	; 0x60
   1ae78:	ldrd	r2, [sp, #48]	; 0x30
   1ae7c:	and	r2, r2, r4
   1ae80:	mov	r4, r2
   1ae84:	add	r2, sp, #4096	; 0x1000
   1ae88:	and	r3, r3, r5
   1ae8c:	add	r2, r2, #44	; 0x2c
   1ae90:	mov	r5, r3
   1ae94:	orr	r3, ip, r0, lsl #31
   1ae98:	str	r3, [r2]
   1ae9c:	add	r2, sp, #4096	; 0x1000
   1aea0:	lsr	ip, r1, #8
   1aea4:	add	r2, r2, #52	; 0x34
   1aea8:	orr	r3, ip, r0, lsl #24
   1aeac:	str	r3, [r2]
   1aeb0:	ldr	r3, [sp, #640]	; 0x280
   1aeb4:	orr	r3, r3, r1, lsl #25
   1aeb8:	ldrd	r0, [sp, #8]
   1aebc:	str	r3, [sp, #640]	; 0x280
   1aec0:	lsr	r3, r0, #6
   1aec4:	str	r3, [sp, #648]	; 0x288
   1aec8:	lsr	ip, r0, #19
   1aecc:	ldrd	r2, [sp, #16]
   1aed0:	ldrd	r0, [sp, #32]
   1aed4:	strd	r8, [sp, #16]
   1aed8:	adds	r2, r2, r6
   1aedc:	and	r0, r0, r8
   1aee0:	and	r1, r1, r9
   1aee4:	adc	r3, r3, r7
   1aee8:	mov	r6, r0
   1aeec:	mov	r7, r1
   1aef0:	ldrd	r8, [sp, #96]	; 0x60
   1aef4:	ldrd	r0, [lr]
   1aef8:	orr	r4, r4, r6
   1aefc:	orr	r5, r5, r7
   1af00:	eor	r8, r8, r0
   1af04:	ldrd	r6, [sp, #8]
   1af08:	mov	r0, r8
   1af0c:	add	r8, sp, #4096	; 0x1000
   1af10:	add	r8, r8, #56	; 0x38
   1af14:	lsl	lr, r7, #3
   1af18:	orr	ip, ip, r7, lsl #13
   1af1c:	str	ip, [r8]
   1af20:	orr	ip, lr, r6, lsr #29
   1af24:	add	lr, sp, #4160	; 0x1040
   1af28:	add	lr, lr, #4
   1af2c:	eor	r9, r9, r1
   1af30:	str	ip, [lr]
   1af34:	ldr	ip, [sp, #116]	; 0x74
   1af38:	mov	r1, r9
   1af3c:	ldr	r9, [sp, #648]	; 0x288
   1af40:	lsr	lr, r7, #19
   1af44:	lsr	ip, ip, #7
   1af48:	orr	r7, r9, r7, lsl #26
   1af4c:	str	ip, [sp, #644]	; 0x284
   1af50:	str	r7, [sp, #648]	; 0x288
   1af54:	lsl	ip, r6, #3
   1af58:	ldrd	r6, [sp, #88]	; 0x58
   1af5c:	adds	r6, r6, r2
   1af60:	adc	r7, r7, r3
   1af64:	adds	r4, r4, r0
   1af68:	strd	r6, [sp, #200]	; 0xc8
   1af6c:	adc	r5, r5, r1
   1af70:	add	r6, sp, #4096	; 0x1000
   1af74:	add	r1, sp, #4096	; 0x1000
   1af78:	add	r6, r6, #48	; 0x30
   1af7c:	add	r1, r1, #40	; 0x28
   1af80:	ldrd	r8, [r6]
   1af84:	ldrd	r0, [r1]
   1af88:	ldrd	r6, [sp, #8]
   1af8c:	eor	r0, r0, r8
   1af90:	add	r8, sp, #4096	; 0x1000
   1af94:	add	r8, r8, #60	; 0x3c
   1af98:	orr	lr, lr, r6, lsl #13
   1af9c:	str	lr, [r8]
   1afa0:	add	lr, sp, #4160	; 0x1040
   1afa4:	orr	ip, ip, r7, lsr #29
   1afa8:	str	ip, [lr]
   1afac:	add	ip, sp, #640	; 0x280
   1afb0:	adds	r6, r4, r2
   1afb4:	eor	r1, r1, r9
   1afb8:	ldrd	r8, [ip]
   1afbc:	lsr	ip, r7, #6
   1afc0:	adc	r7, r5, r3
   1afc4:	add	r3, sp, #4096	; 0x1000
   1afc8:	add	r3, r3, #56	; 0x38
   1afcc:	eor	r8, r8, r0
   1afd0:	eor	r9, r9, r1
   1afd4:	mov	r0, r8
   1afd8:	mov	r1, r9
   1afdc:	ldrd	r8, [r3]
   1afe0:	ldrd	r2, [lr]
   1afe4:	strd	r6, [sp, #96]	; 0x60
   1afe8:	str	ip, [sp, #652]	; 0x28c
   1afec:	eor	r8, r8, r2
   1aff0:	eor	r9, r9, r3
   1aff4:	ldrd	r2, [sp, #128]	; 0x80
   1aff8:	mov	r6, r8
   1affc:	mov	r7, r9
   1b000:	ldrd	r8, [sp, #200]	; 0xc8
   1b004:	adds	r2, r2, r0
   1b008:	add	ip, sp, #648	; 0x288
   1b00c:	adc	r3, r3, r1
   1b010:	mov	r0, r2
   1b014:	mov	r1, r3
   1b018:	lsr	r2, r8, #14
   1b01c:	lsr	r3, r8, #18
   1b020:	ldrd	r8, [ip]
   1b024:	add	r5, pc, #876	; 0x36c
   1b028:	ldrd	r4, [r5]
   1b02c:	eor	r8, r8, r6
   1b030:	eor	r9, r9, r7
   1b034:	ldrd	r6, [sp, #144]	; 0x90
   1b038:	strd	r8, [sp, #88]	; 0x58
   1b03c:	ldrd	r8, [sp, #200]	; 0xc8
   1b040:	adds	r6, r6, r0
   1b044:	adc	r7, r7, r1
   1b048:	mov	r0, r6
   1b04c:	mov	r1, r7
   1b050:	ldrd	r6, [sp, #88]	; 0x58
   1b054:	orr	ip, r2, r9, lsl #18
   1b058:	add	r2, sp, #4160	; 0x1040
   1b05c:	adds	r6, r6, r0
   1b060:	adc	r7, r7, r1
   1b064:	add	r2, r2, #8
   1b068:	strd	r6, [sp, #88]	; 0x58
   1b06c:	mov	r6, r8
   1b070:	str	ip, [r2]
   1b074:	lsr	r2, r9, #14
   1b078:	orr	lr, r2, r6, lsl #18
   1b07c:	add	r2, sp, #4160	; 0x1040
   1b080:	add	ip, sp, #4160	; 0x1040
   1b084:	add	r2, r2, #12
   1b088:	add	ip, ip, #16
   1b08c:	str	lr, [r2]
   1b090:	orr	r3, r3, r9, lsl #14
   1b094:	add	r2, sp, #4160	; 0x1040
   1b098:	str	r3, [ip]
   1b09c:	add	r2, r2, #20
   1b0a0:	lsr	r3, r9, #18
   1b0a4:	orr	r3, r3, r6, lsl #14
   1b0a8:	str	r3, [r2]
   1b0ac:	ldrd	r2, [sp, #56]	; 0x38
   1b0b0:	mov	r7, r9
   1b0b4:	lsl	r0, r9, #23
   1b0b8:	eor	r2, r2, sl
   1b0bc:	eor	r3, r3, fp
   1b0c0:	ldrd	r8, [sp, #96]	; 0x60
   1b0c4:	strd	r2, [sp, #120]	; 0x78
   1b0c8:	add	r2, sp, #4160	; 0x1040
   1b0cc:	add	r2, r2, #28
   1b0d0:	orr	r3, r0, r6, lsr #9
   1b0d4:	str	r3, [r2]
   1b0d8:	add	r2, sp, #4160	; 0x1040
   1b0dc:	lsr	ip, r8, #28
   1b0e0:	add	r2, r2, #32
   1b0e4:	orr	r3, ip, r9, lsl #4
   1b0e8:	str	r3, [r2]
   1b0ec:	add	r2, sp, #4160	; 0x1040
   1b0f0:	lsl	r1, r9, #30
   1b0f4:	add	r2, r2, #44	; 0x2c
   1b0f8:	orr	r3, r1, r8, lsr #2
   1b0fc:	str	r3, [r2]
   1b100:	ldrd	r2, [sp, #88]	; 0x58
   1b104:	lsr	r1, r9, #28
   1b108:	mov	r9, r7
   1b10c:	adds	r2, r2, r4
   1b110:	adc	r3, r3, r5
   1b114:	lsl	r0, r6, #23
   1b118:	mov	r4, r2
   1b11c:	mov	r5, r3
   1b120:	ldrd	r2, [sp, #120]	; 0x78
   1b124:	orr	lr, r0, r9, lsr #9
   1b128:	add	r0, sp, #4160	; 0x1040
   1b12c:	add	r0, r0, #24
   1b130:	and	r2, r2, r6
   1b134:	and	r3, r3, r7
   1b138:	ldrd	r6, [sp, #96]	; 0x60
   1b13c:	str	lr, [r0]
   1b140:	add	lr, sp, #4160	; 0x1040
   1b144:	add	lr, lr, #36	; 0x24
   1b148:	orr	r1, r1, r6, lsl #4
   1b14c:	str	r1, [lr]
   1b150:	add	lr, sp, #4160	; 0x1040
   1b154:	lsl	ip, r6, #30
   1b158:	add	lr, lr, #40	; 0x28
   1b15c:	lsl	r0, r7, #25
   1b160:	orr	ip, ip, r7, lsr #2
   1b164:	str	ip, [lr]
   1b168:	orr	ip, r0, r6, lsr #7
   1b16c:	add	r0, sp, #4160	; 0x1040
   1b170:	add	r0, r0, #52	; 0x34
   1b174:	str	ip, [r0]
   1b178:	add	r0, sp, #4160	; 0x1040
   1b17c:	lsl	ip, r6, #25
   1b180:	add	r0, r0, #8
   1b184:	ldrd	r6, [sp, #176]	; 0xb0
   1b188:	ldrd	r8, [r0]
   1b18c:	add	r0, sp, #4160	; 0x1040
   1b190:	adds	r6, r6, r4
   1b194:	add	r0, r0, #16
   1b198:	adc	r7, r7, r5
   1b19c:	mov	r4, r6
   1b1a0:	mov	r5, r7
   1b1a4:	ldrd	r6, [r0]
   1b1a8:	ldr	r1, [sp, #64]	; 0x40
   1b1ac:	add	r0, sp, #4160	; 0x1040
   1b1b0:	eor	r8, r8, r6
   1b1b4:	eor	r9, r9, r7
   1b1b8:	mov	r6, r8
   1b1bc:	mov	r7, r9
   1b1c0:	ldrd	r8, [sp, #64]	; 0x40
   1b1c4:	ldr	lr, [sp, #100]	; 0x64
   1b1c8:	add	r0, r0, #56	; 0x38
   1b1cc:	lsr	r1, r1, #1
   1b1d0:	orr	r1, r1, r9, lsl #31
   1b1d4:	str	r1, [r0]
   1b1d8:	lsr	r1, r8, #8
   1b1dc:	add	r0, sp, #4224	; 0x1080
   1b1e0:	orr	r1, r1, r9, lsl #24
   1b1e4:	orr	ip, ip, lr, lsr #7
   1b1e8:	add	lr, sp, #4160	; 0x1040
   1b1ec:	str	r1, [r0]
   1b1f0:	add	lr, lr, #48	; 0x30
   1b1f4:	lsr	r1, r8, #7
   1b1f8:	str	r1, [sp, #656]	; 0x290
   1b1fc:	ldrd	r8, [sp, #16]
   1b200:	ldrd	r0, [sp, #96]	; 0x60
   1b204:	str	ip, [lr]
   1b208:	add	lr, sp, #4160	; 0x1040
   1b20c:	add	lr, lr, #24
   1b210:	orr	r8, r8, r0
   1b214:	orr	r9, r9, r1
   1b218:	mov	r0, r8
   1b21c:	mov	r1, r9
   1b220:	ldrd	r8, [lr]
   1b224:	add	lr, sp, #4160	; 0x1040
   1b228:	add	lr, lr, #32
   1b22c:	eor	r8, r8, r6
   1b230:	eor	r9, r9, r7
   1b234:	mov	r6, r8
   1b238:	mov	r7, r9
   1b23c:	ldrd	r8, [lr]
   1b240:	add	lr, sp, #4160	; 0x1040
   1b244:	eor	r2, r2, sl
   1b248:	add	lr, lr, #40	; 0x28
   1b24c:	adds	r2, r2, r4
   1b250:	eor	r3, r3, fp
   1b254:	adc	r3, r3, r5
   1b258:	ldrd	r4, [lr]
   1b25c:	ldr	ip, [sp, #68]	; 0x44
   1b260:	add	lr, sp, #4160	; 0x1040
   1b264:	eor	r8, r8, r4
   1b268:	eor	r9, r9, r5
   1b26c:	mov	r4, r8
   1b270:	mov	r5, r9
   1b274:	ldrd	r8, [sp, #32]
   1b278:	add	lr, lr, #60	; 0x3c
   1b27c:	lsr	ip, ip, #1
   1b280:	and	r8, r8, r0
   1b284:	and	r9, r9, r1
   1b288:	mov	r0, r8
   1b28c:	mov	r1, r9
   1b290:	ldrd	r8, [sp, #64]	; 0x40
   1b294:	adds	r2, r2, r6
   1b298:	adc	r3, r3, r7
   1b29c:	orr	ip, ip, r8, lsl #31
   1b2a0:	str	ip, [lr]
   1b2a4:	add	lr, sp, #4224	; 0x1080
   1b2a8:	lsr	ip, r9, #8
   1b2ac:	add	lr, lr, #4
   1b2b0:	orr	ip, ip, r8, lsl #24
   1b2b4:	str	ip, [lr]
   1b2b8:	ldr	ip, [sp, #656]	; 0x290
   1b2bc:	ldrd	r6, [sp, #96]	; 0x60
   1b2c0:	orr	ip, ip, r9, lsl #25
   1b2c4:	ldrd	r8, [sp, #104]	; 0x68
   1b2c8:	str	ip, [sp, #656]	; 0x290
   1b2cc:	lsr	lr, r8, #6
   1b2d0:	lsr	ip, r8, #19
   1b2d4:	ldrd	r8, [sp, #16]
   1b2d8:	str	lr, [sp, #664]	; 0x298
   1b2dc:	add	lr, sp, #4160	; 0x1040
   1b2e0:	add	lr, lr, #48	; 0x30
   1b2e4:	and	r8, r8, r6
   1b2e8:	and	r9, r9, r7
   1b2ec:	mov	r6, r8
   1b2f0:	mov	r7, r9
   1b2f4:	ldrd	r8, [lr]
   1b2f8:	orr	r6, r6, r0
   1b2fc:	add	r0, sp, #4224	; 0x1080
   1b300:	eor	r8, r8, r4
   1b304:	eor	r9, r9, r5
   1b308:	add	r0, r0, #8
   1b30c:	strd	r8, [sp, #120]	; 0x78
   1b310:	ldrd	r4, [sp, #104]	; 0x68
   1b314:	orr	r7, r7, r1
   1b318:	ldr	lr, [sp, #68]	; 0x44
   1b31c:	orr	ip, ip, r5, lsl #13
   1b320:	str	ip, [r0]
   1b324:	add	r0, sp, #4224	; 0x1080
   1b328:	lsl	r1, r5, #3
   1b32c:	add	r0, r0, #20
   1b330:	orr	r1, r1, r4, lsr #29
   1b334:	str	r1, [r0]
   1b338:	add	r1, sp, #4160	; 0x1040
   1b33c:	add	ip, sp, #4224	; 0x1080
   1b340:	add	r1, r1, #56	; 0x38
   1b344:	ldrd	r8, [ip]
   1b348:	ldrd	r0, [r1]
   1b34c:	ldr	ip, [sp, #664]	; 0x298
   1b350:	lsr	lr, lr, #7
   1b354:	eor	r0, r0, r8
   1b358:	eor	r1, r1, r9
   1b35c:	mov	r8, r4
   1b360:	mov	r9, r5
   1b364:	orr	ip, ip, r5, lsl #26
   1b368:	ldrd	r4, [sp, #48]	; 0x30
   1b36c:	str	ip, [sp, #664]	; 0x298
   1b370:	lsl	ip, r8, #3
   1b374:	adds	r4, r4, r2
   1b378:	adc	r5, r5, r3
   1b37c:	str	lr, [sp, #660]	; 0x294
   1b380:	strd	r4, [sp, #216]	; 0xd8
   1b384:	ldrd	r4, [sp, #120]	; 0x78
   1b388:	lsr	lr, r9, #19
   1b38c:	adds	r4, r4, r6
   1b390:	mov	r6, r4
   1b394:	b	1b3a8 <dcngettext@plt+0xa3b8>
   1b398:	smlalsle	r9, r8, r1, r7
   1b39c:	subgt	r8, fp, #112, 22	; 0x1c000
   1b3a0:			; <UNDEFINED> instruction: 0x0654be30
   1b3a4:	strbgt	r5, [ip, -r3, lsr #3]!
   1b3a8:	mov	r4, r8
   1b3ac:	add	r8, sp, #656	; 0x290
   1b3b0:	adc	r5, r5, r7
   1b3b4:	mov	r7, r5
   1b3b8:	mov	r5, r9
   1b3bc:	ldrd	r8, [r8]
   1b3c0:	orr	lr, lr, r4, lsl #13
   1b3c4:	orr	ip, ip, r5, lsr #29
   1b3c8:	eor	r8, r8, r0
   1b3cc:	mov	r0, r8
   1b3d0:	add	r8, sp, #4224	; 0x1080
   1b3d4:	add	r8, r8, #12
   1b3d8:	str	lr, [r8]
   1b3dc:	add	lr, sp, #4224	; 0x1080
   1b3e0:	add	lr, lr, #16
   1b3e4:	adds	r4, r6, r2
   1b3e8:	str	ip, [lr]
   1b3ec:	lsr	ip, r5, #6
   1b3f0:	adc	r5, r7, r3
   1b3f4:	ldrd	r2, [sp, #112]	; 0x70
   1b3f8:	eor	r9, r9, r1
   1b3fc:	mov	r1, r9
   1b400:	adds	r2, r2, r0
   1b404:	adc	r3, r3, r1
   1b408:	add	r1, sp, #4224	; 0x1080
   1b40c:	add	r1, r1, #8
   1b410:	ldrd	r8, [lr]
   1b414:	ldrd	r0, [r1]
   1b418:	str	ip, [sp, #668]	; 0x29c
   1b41c:	strd	r4, [sp, #120]	; 0x78
   1b420:	eor	r0, r0, r8
   1b424:	eor	r1, r1, r9
   1b428:	mov	r6, r0
   1b42c:	mov	r7, r1
   1b430:	ldrd	r0, [sp, #168]	; 0xa8
   1b434:	ldrd	r8, [sp, #216]	; 0xd8
   1b438:	adds	r0, r0, r2
   1b43c:	adc	r1, r1, r3
   1b440:	mov	r3, r1
   1b444:	add	r1, sp, #664	; 0x298
   1b448:	mov	r2, r0
   1b44c:	ldrd	r0, [r1]
   1b450:	lsr	ip, r8, #14
   1b454:	lsr	lr, r8, #18
   1b458:	eor	r0, r0, r6
   1b45c:	mov	r6, r0
   1b460:	add	r0, sp, #4224	; 0x1080
   1b464:	eor	r1, r1, r7
   1b468:	add	r0, r0, #24
   1b46c:	mov	r7, r1
   1b470:	orr	r1, ip, r9, lsl #18
   1b474:	str	r1, [r0]
   1b478:	lsr	r0, r9, #14
   1b47c:	str	r0, [sp, #48]	; 0x30
   1b480:	add	r0, sp, #4224	; 0x1080
   1b484:	add	r0, r0, #32
   1b488:	orr	r1, lr, r9, lsl #14
   1b48c:	str	r1, [r0]
   1b490:	adds	r0, r2, r6
   1b494:	adc	r1, r3, r7
   1b498:	add	r2, sp, #4224	; 0x1080
   1b49c:	strd	r0, [sp, #112]	; 0x70
   1b4a0:	ldr	r0, [sp, #48]	; 0x30
   1b4a4:	lsr	lr, r9, #18
   1b4a8:	orr	r7, r0, r8, lsl #18
   1b4ac:	add	r0, sp, #4224	; 0x1080
   1b4b0:	add	r0, r0, #28
   1b4b4:	str	r7, [r0]
   1b4b8:	add	r0, sp, #4224	; 0x1080
   1b4bc:	lsl	r6, r9, #23
   1b4c0:	add	r2, r2, #36	; 0x24
   1b4c4:	add	r0, r0, #44	; 0x2c
   1b4c8:	orr	r3, lr, r8, lsl #14
   1b4cc:	orr	lr, r6, r8, lsr #9
   1b4d0:	mov	r7, r9
   1b4d4:	lsr	ip, r4, #28
   1b4d8:	lsl	r1, r5, #30
   1b4dc:	str	r3, [r2]
   1b4e0:	ldrd	r4, [sp, #56]	; 0x38
   1b4e4:	ldrd	r2, [sp, #200]	; 0xc8
   1b4e8:	mov	r6, r8
   1b4ec:	str	lr, [r0]
   1b4f0:	lsl	lr, r8, #23
   1b4f4:	ldrd	r8, [sp, #120]	; 0x78
   1b4f8:	add	r0, sp, #4224	; 0x1080
   1b4fc:	add	r0, r0, #48	; 0x30
   1b500:	orr	ip, ip, r9, lsl #4
   1b504:	str	ip, [r0]
   1b508:	add	r0, sp, #4224	; 0x1080
   1b50c:	add	r0, r0, #60	; 0x3c
   1b510:	orr	r1, r1, r8, lsr #2
   1b514:	str	r1, [r0]
   1b518:	eor	r4, r4, r2
   1b51c:	lsr	r0, r9, #28
   1b520:	eor	r5, r5, r3
   1b524:	mov	r2, r4
   1b528:	mov	r3, r5
   1b52c:	str	r0, [sp, #128]	; 0x80
   1b530:	sub	r5, pc, #408	; 0x198
   1b534:	ldrd	r4, [r5]
   1b538:	ldrd	r0, [sp, #112]	; 0x70
   1b53c:	str	lr, [sp, #48]	; 0x30
   1b540:	mov	r9, r7
   1b544:	adds	r4, r4, r0
   1b548:	ldr	lr, [sp, #48]	; 0x30
   1b54c:	add	r0, sp, #4224	; 0x1080
   1b550:	and	r6, r6, r2
   1b554:	and	r7, r7, r3
   1b558:	add	r0, r0, #40	; 0x28
   1b55c:	adc	r5, r5, r1
   1b560:	mov	r2, r6
   1b564:	orr	r1, lr, r9, lsr #9
   1b568:	mov	r3, r7
   1b56c:	ldrd	r6, [sp, #120]	; 0x78
   1b570:	str	r1, [r0]
   1b574:	ldr	r0, [sp, #128]	; 0x80
   1b578:	lsl	ip, r6, #30
   1b57c:	orr	r1, r0, r6, lsl #4
   1b580:	add	r0, sp, #4224	; 0x1080
   1b584:	add	r0, r0, #52	; 0x34
   1b588:	str	r1, [r0]
   1b58c:	ldr	r1, [sp, #136]	; 0x88
   1b590:	lsl	lr, r7, #25
   1b594:	adds	sl, sl, r4
   1b598:	lsr	r0, r1, #1
   1b59c:	orr	r1, ip, r7, lsr #2
   1b5a0:	add	ip, sp, #4224	; 0x1080
   1b5a4:	add	ip, ip, #56	; 0x38
   1b5a8:	str	r1, [ip]
   1b5ac:	add	ip, sp, #4288	; 0x10c0
   1b5b0:	add	ip, ip, #4
   1b5b4:	orr	r1, lr, r6, lsr #7
   1b5b8:	str	r1, [ip]
   1b5bc:	add	r1, sp, #4224	; 0x1080
   1b5c0:	add	r1, r1, #24
   1b5c4:	adc	fp, fp, r5
   1b5c8:	ldrd	r4, [sp, #56]	; 0x38
   1b5cc:	ldrd	r8, [r1]
   1b5d0:	add	r1, sp, #4224	; 0x1080
   1b5d4:	add	r1, r1, #32
   1b5d8:	eor	r4, r4, r2
   1b5dc:	eor	r5, r5, r3
   1b5e0:	mov	r2, r4
   1b5e4:	mov	r3, r5
   1b5e8:	ldrd	r4, [r1]
   1b5ec:	lsl	ip, r6, #25
   1b5f0:	add	lr, sp, #4224	; 0x1080
   1b5f4:	eor	r8, r8, r4
   1b5f8:	eor	r9, r9, r5
   1b5fc:	mov	r6, r8
   1b600:	mov	r7, r9
   1b604:	ldrd	r8, [sp, #136]	; 0x88
   1b608:	ldrd	r4, [sp, #96]	; 0x60
   1b60c:	adds	r2, r2, sl
   1b610:	orr	r1, r0, r9, lsl #31
   1b614:	add	r0, sp, #4288	; 0x10c0
   1b618:	add	r0, r0, #8
   1b61c:	str	r1, [r0]
   1b620:	lsr	r0, r8, #8
   1b624:	orr	r1, r0, r9, lsl #24
   1b628:	add	r0, sp, #4288	; 0x10c0
   1b62c:	add	r0, r0, #16
   1b630:	str	r1, [r0]
   1b634:	lsr	r1, r8, #7
   1b638:	str	r1, [sp, #672]	; 0x2a0
   1b63c:	ldrd	r0, [sp, #120]	; 0x78
   1b640:	add	lr, lr, #56	; 0x38
   1b644:	adc	r3, r3, fp
   1b648:	orr	r4, r4, r0
   1b64c:	add	r0, sp, #4288	; 0x10c0
   1b650:	orr	r5, r5, r1
   1b654:	orr	r1, ip, r1, lsr #7
   1b658:	str	r1, [r0]
   1b65c:	add	r1, sp, #4224	; 0x1080
   1b660:	add	r1, r1, #40	; 0x28
   1b664:	ldrd	sl, [sp, #136]	; 0x88
   1b668:	ldrd	r0, [r1]
   1b66c:	lsr	ip, r9, #1
   1b670:	ldrd	r8, [lr]
   1b674:	add	lr, sp, #4288	; 0x10c0
   1b678:	add	lr, lr, #12
   1b67c:	orr	ip, ip, sl, lsl #31
   1b680:	eor	r1, r1, r7
   1b684:	str	ip, [lr]
   1b688:	mov	r7, r1
   1b68c:	add	lr, sp, #4288	; 0x10c0
   1b690:	add	r1, sp, #4224	; 0x1080
   1b694:	lsr	ip, fp, #8
   1b698:	add	lr, lr, #20
   1b69c:	add	r1, r1, #48	; 0x30
   1b6a0:	orr	ip, ip, sl, lsl #24
   1b6a4:	eor	r0, r0, r6
   1b6a8:	mov	r6, r0
   1b6ac:	str	ip, [lr]
   1b6b0:	ldrd	r0, [r1]
   1b6b4:	ldr	ip, [sp, #672]	; 0x2a0
   1b6b8:	adds	r2, r2, r6
   1b6bc:	orr	ip, ip, fp, lsl #25
   1b6c0:	eor	r0, r0, r8
   1b6c4:	eor	r1, r1, r9
   1b6c8:	ldrd	r8, [sp, #16]
   1b6cc:	str	ip, [sp, #672]	; 0x2a0
   1b6d0:	ldrd	sl, [sp, #88]	; 0x58
   1b6d4:	and	r8, r8, r4
   1b6d8:	and	r9, r9, r5
   1b6dc:	lsr	lr, sl, #6
   1b6e0:	str	lr, [sp, #680]	; 0x2a8
   1b6e4:	add	lr, sp, #4288	; 0x10c0
   1b6e8:	adc	r3, r3, r7
   1b6ec:	mov	r4, r8
   1b6f0:	ldrd	r6, [sp, #96]	; 0x60
   1b6f4:	mov	r5, r9
   1b6f8:	lsr	ip, sl, #19
   1b6fc:	ldrd	r8, [lr]
   1b700:	ldrd	sl, [sp, #120]	; 0x78
   1b704:	eor	r9, r9, r1
   1b708:	and	r6, r6, sl
   1b70c:	and	r7, r7, fp
   1b710:	ldrd	sl, [sp, #88]	; 0x58
   1b714:	orr	r4, r4, r6
   1b718:	mov	r1, r9
   1b71c:	add	r6, sp, #4288	; 0x10c0
   1b720:	ldr	r9, [sp, #680]	; 0x2a8
   1b724:	add	r6, r6, #24
   1b728:	lsl	lr, fp, #3
   1b72c:	orr	ip, ip, fp, lsl #13
   1b730:	orr	r9, r9, fp, lsl #26
   1b734:	eor	r8, r8, r0
   1b738:	str	ip, [r6]
   1b73c:	str	r9, [sp, #680]	; 0x2a8
   1b740:	orr	ip, lr, sl, lsr #29
   1b744:	mov	r0, r8
   1b748:	add	lr, sp, #4288	; 0x10c0
   1b74c:	ldrd	r8, [sp, #32]
   1b750:	add	lr, lr, #36	; 0x24
   1b754:	str	ip, [lr]
   1b758:	adds	r8, r8, r2
   1b75c:	ldr	ip, [sp, #140]	; 0x8c
   1b760:	adc	r9, r9, r3
   1b764:	adds	r0, r0, r4
   1b768:	add	r4, sp, #4288	; 0x10c0
   1b76c:	add	r4, r4, #8
   1b770:	lsr	ip, ip, #7
   1b774:	orr	r5, r5, r7
   1b778:	mov	r6, sl
   1b77c:	mov	r7, fp
   1b780:	str	ip, [sp, #676]	; 0x2a4
   1b784:	lsr	lr, fp, #19
   1b788:	lsl	ip, sl, #3
   1b78c:	mov	fp, r9
   1b790:	mov	sl, r8
   1b794:	ldrd	r8, [r4]
   1b798:	add	r4, sp, #4288	; 0x10c0
   1b79c:	add	r4, r4, #16
   1b7a0:	adc	r1, r1, r5
   1b7a4:	ldrd	r4, [r4]
   1b7a8:	orr	lr, lr, r6, lsl #13
   1b7ac:	orr	ip, ip, r7, lsr #29
   1b7b0:	eor	r8, r8, r4
   1b7b4:	mov	r4, r8
   1b7b8:	add	r8, sp, #4288	; 0x10c0
   1b7bc:	add	r8, r8, #28
   1b7c0:	str	lr, [r8]
   1b7c4:	add	lr, sp, #4288	; 0x10c0
   1b7c8:	add	lr, lr, #32
   1b7cc:	str	ip, [lr]
   1b7d0:	add	ip, sp, #672	; 0x2a0
   1b7d4:	eor	r9, r9, r5
   1b7d8:	mov	r5, r9
   1b7dc:	ldrd	r8, [ip]
   1b7e0:	lsr	ip, r7, #6
   1b7e4:	str	ip, [sp, #684]	; 0x2ac
   1b7e8:	eor	r8, r8, r4
   1b7ec:	mov	r4, r8
   1b7f0:	eor	r9, r9, r5
   1b7f4:	adds	r8, r0, r2
   1b7f8:	mov	r5, r9
   1b7fc:	adc	r9, r1, r3
   1b800:	add	r3, sp, #4288	; 0x10c0
   1b804:	add	r3, r3, #24
   1b808:	ldrd	r0, [r3]
   1b80c:	ldrd	r2, [lr]
   1b810:	add	ip, sp, #680	; 0x2a8
   1b814:	eor	r0, r0, r2
   1b818:	eor	r1, r1, r3
   1b81c:	ldrd	r2, [sp, #64]	; 0x40
   1b820:	ldrd	r6, [ip]
   1b824:	adds	r2, r2, r4
   1b828:	mov	r4, r2
   1b82c:	lsr	r2, sl, #14
   1b830:	orr	ip, r2, fp, lsl #18
   1b834:	add	r2, sp, #4288	; 0x10c0
   1b838:	eor	r6, r6, r0
   1b83c:	eor	r7, r7, r1
   1b840:	add	r2, r2, #40	; 0x28
   1b844:	mov	r0, r6
   1b848:	mov	r1, r7
   1b84c:	ldrd	r6, [sp, #192]	; 0xc0
   1b850:	str	ip, [r2]
   1b854:	lsr	r2, fp, #14
   1b858:	orr	lr, r2, sl, lsl #18
   1b85c:	adc	r3, r3, r5
   1b860:	add	r2, sp, #4288	; 0x10c0
   1b864:	mov	r5, r3
   1b868:	adds	r6, r6, r4
   1b86c:	add	r2, r2, #44	; 0x2c
   1b870:	adc	r7, r7, r5
   1b874:	adds	r6, r6, r0
   1b878:	lsl	r0, fp, #23
   1b87c:	str	lr, [r2]
   1b880:	add	ip, sp, #4288	; 0x10c0
   1b884:	orr	lr, r0, sl, lsr #9
   1b888:	add	r0, sp, #4288	; 0x10c0
   1b88c:	lsr	r3, sl, #18
   1b890:	add	ip, ip, #48	; 0x30
   1b894:	add	r0, r0, #60	; 0x3c
   1b898:	orr	r3, r3, fp, lsl #14
   1b89c:	str	r3, [ip]
   1b8a0:	str	lr, [r0]
   1b8a4:	lsr	ip, r8, #28
   1b8a8:	add	lr, sp, #4352	; 0x1100
   1b8ac:	lsl	r0, sl, #23
   1b8b0:	orr	ip, ip, r9, lsl #4
   1b8b4:	str	ip, [lr]
   1b8b8:	add	r2, sp, #4288	; 0x10c0
   1b8bc:	orr	lr, r0, fp, lsr #9
   1b8c0:	add	ip, sp, #4352	; 0x1100
   1b8c4:	add	r0, sp, #4288	; 0x10c0
   1b8c8:	adc	r7, r7, r1
   1b8cc:	lsr	r3, fp, #18
   1b8d0:	lsl	r1, r9, #30
   1b8d4:	add	r2, r2, #52	; 0x34
   1b8d8:	add	ip, ip, #12
   1b8dc:	add	r0, r0, #56	; 0x38
   1b8e0:	orr	r3, r3, sl, lsl #14
   1b8e4:	orr	r1, r1, r8, lsr #2
   1b8e8:	mov	r4, r6
   1b8ec:	mov	r5, r7
   1b8f0:	str	r3, [r2]
   1b8f4:	ldrd	r6, [sp, #216]	; 0xd8
   1b8f8:	ldrd	r2, [sp, #200]	; 0xc8
   1b8fc:	str	r1, [ip]
   1b900:	str	lr, [r0]
   1b904:	add	r0, sp, #4352	; 0x1100
   1b908:	lsr	r1, r9, #28
   1b90c:	add	r0, r0, #4
   1b910:	orr	r1, r1, r8, lsl #4
   1b914:	str	r1, [r0]
   1b918:	ldr	r1, [sp, #72]	; 0x48
   1b91c:	lsl	ip, r8, #30
   1b920:	eor	r2, r2, r6
   1b924:	eor	r3, r3, r7
   1b928:	add	r7, pc, #872	; 0x368
   1b92c:	ldrd	r6, [r7]
   1b930:	lsr	r0, r1, #1
   1b934:	orr	r1, ip, r9, lsr #2
   1b938:	add	ip, sp, #4352	; 0x1100
   1b93c:	add	ip, ip, #8
   1b940:	adds	r6, r6, r4
   1b944:	str	r1, [ip]
   1b948:	adc	r7, r7, r5
   1b94c:	strd	r4, [sp, #176]	; 0xb0
   1b950:	add	ip, sp, #4352	; 0x1100
   1b954:	ldrd	r4, [sp, #200]	; 0xc8
   1b958:	lsl	lr, r9, #25
   1b95c:	add	ip, ip, #20
   1b960:	orr	r1, lr, r8, lsr #7
   1b964:	and	r3, r3, fp
   1b968:	str	r1, [ip]
   1b96c:	and	r2, r2, sl
   1b970:	eor	r5, r5, r3
   1b974:	add	ip, sp, #4288	; 0x10c0
   1b978:	add	r3, sp, #4288	; 0x10c0
   1b97c:	eor	r4, r4, r2
   1b980:	add	ip, ip, #48	; 0x30
   1b984:	add	r3, r3, #40	; 0x28
   1b988:	strd	r4, [sp, #32]
   1b98c:	ldrd	r2, [r3]
   1b990:	ldrd	r4, [ip]
   1b994:	strd	r8, [sp, #208]	; 0xd0
   1b998:	lsl	r1, r8, #25
   1b99c:	ldrd	r8, [sp, #56]	; 0x38
   1b9a0:	eor	r2, r2, r4
   1b9a4:	eor	r3, r3, r5
   1b9a8:	ldrd	r4, [sp, #72]	; 0x48
   1b9ac:	adds	r8, r8, r6
   1b9b0:	mov	r6, r2
   1b9b4:	add	r2, sp, #4352	; 0x1100
   1b9b8:	add	r2, r2, #24
   1b9bc:	adc	r9, r9, r7
   1b9c0:	mov	r7, r3
   1b9c4:	orr	r3, r0, r5, lsl #31
   1b9c8:	str	r3, [r2]
   1b9cc:	add	r2, sp, #4352	; 0x1100
   1b9d0:	lsr	r0, r4, #8
   1b9d4:	add	r2, r2, #32
   1b9d8:	orr	r3, r0, r5, lsl #24
   1b9dc:	str	r3, [r2]
   1b9e0:	lsr	r3, r4, #7
   1b9e4:	str	r3, [sp, #688]	; 0x2b0
   1b9e8:	ldrd	r4, [sp, #120]	; 0x78
   1b9ec:	ldrd	r2, [sp, #208]	; 0xd0
   1b9f0:	add	lr, sp, #4352	; 0x1100
   1b9f4:	add	lr, lr, #8
   1b9f8:	orr	r4, r4, r2
   1b9fc:	add	r2, sp, #4352	; 0x1100
   1ba00:	orr	r5, r5, r3
   1ba04:	add	r2, r2, #16
   1ba08:	orr	r3, r1, r3, lsr #7
   1ba0c:	add	r1, sp, #4288	; 0x10c0
   1ba10:	add	r1, r1, #56	; 0x38
   1ba14:	str	r3, [r2]
   1ba18:	ldr	r3, [sp, #76]	; 0x4c
   1ba1c:	ldrd	r0, [r1]
   1ba20:	lsr	ip, r3, #1
   1ba24:	ldrd	r2, [sp, #32]
   1ba28:	eor	r1, r1, r7
   1ba2c:	mov	r7, r1
   1ba30:	add	r1, sp, #4352	; 0x1100
   1ba34:	adds	r2, r2, r8
   1ba38:	eor	r0, r0, r6
   1ba3c:	adc	r3, r3, r9
   1ba40:	mov	r6, r0
   1ba44:	ldrd	r8, [lr]
   1ba48:	ldrd	r0, [r1]
   1ba4c:	add	lr, sp, #4352	; 0x1100
   1ba50:	add	lr, lr, #28
   1ba54:	eor	r0, r0, r8
   1ba58:	eor	r1, r1, r9
   1ba5c:	ldrd	r8, [sp, #96]	; 0x60
   1ba60:	and	r8, r8, r4
   1ba64:	and	r9, r9, r5
   1ba68:	mov	r4, r8
   1ba6c:	mov	r5, r9
   1ba70:	ldrd	r8, [sp, #72]	; 0x48
   1ba74:	orr	ip, ip, r8, lsl #31
   1ba78:	str	ip, [lr]
   1ba7c:	add	lr, sp, #4352	; 0x1100
   1ba80:	lsr	ip, r9, #8
   1ba84:	add	lr, lr, #36	; 0x24
   1ba88:	orr	ip, ip, r8, lsl #24
   1ba8c:	str	ip, [lr]
   1ba90:	ldr	ip, [sp, #688]	; 0x2b0
   1ba94:	orr	ip, ip, r9, lsl #25
   1ba98:	ldrd	r8, [sp, #112]	; 0x70
   1ba9c:	str	ip, [sp, #688]	; 0x2b0
   1baa0:	lsr	lr, r8, #6
   1baa4:	lsr	ip, r8, #19
   1baa8:	adds	r8, r2, r6
   1baac:	adc	r9, r3, r7
   1bab0:	str	lr, [sp, #696]	; 0x2b8
   1bab4:	strd	r8, [sp, #32]
   1bab8:	ldrd	r6, [sp, #208]	; 0xd0
   1babc:	ldrd	r8, [sp, #120]	; 0x78
   1bac0:	add	r3, sp, #4352	; 0x1100
   1bac4:	add	r3, r3, #16
   1bac8:	and	r8, r8, r6
   1bacc:	and	r9, r9, r7
   1bad0:	mov	r6, r8
   1bad4:	mov	r7, r9
   1bad8:	orr	r4, r4, r6
   1badc:	orr	r5, r5, r7
   1bae0:	ldrd	r6, [sp, #112]	; 0x70
   1bae4:	add	r2, sp, #4352	; 0x1100
   1bae8:	add	r2, r2, #40	; 0x28
   1baec:	ldrd	r8, [r3]
   1baf0:	orr	r3, ip, r7, lsl #13
   1baf4:	str	r3, [r2]
   1baf8:	add	r2, sp, #4352	; 0x1100
   1bafc:	lsl	lr, r7, #3
   1bb00:	add	r2, r2, #52	; 0x34
   1bb04:	orr	r3, lr, r6, lsr #29
   1bb08:	str	r3, [r2]
   1bb0c:	ldr	r3, [sp, #76]	; 0x4c
   1bb10:	eor	r8, r8, r0
   1bb14:	eor	r9, r9, r1
   1bb18:	lsr	r3, r3, #7
   1bb1c:	str	r3, [sp, #692]	; 0x2b4
   1bb20:	ldr	r3, [sp, #696]	; 0x2b8
   1bb24:	mov	r0, r8
   1bb28:	orr	r3, r3, r7, lsl #26
   1bb2c:	mov	r1, r9
   1bb30:	str	r3, [sp, #696]	; 0x2b8
   1bb34:	ldrd	r8, [sp, #16]
   1bb38:	ldrd	r2, [sp, #32]
   1bb3c:	lsr	lr, r7, #19
   1bb40:	lsl	ip, r6, #3
   1bb44:	adds	r2, r2, r8
   1bb48:	adc	r3, r3, r9
   1bb4c:	mov	r9, r3
   1bb50:	add	r3, sp, #4352	; 0x1100
   1bb54:	add	r3, r3, #24
   1bb58:	adds	r4, r4, r0
   1bb5c:	adc	r5, r5, r1
   1bb60:	ldrd	r0, [r3]
   1bb64:	add	r3, sp, #4352	; 0x1100
   1bb68:	add	r3, r3, #32
   1bb6c:	mov	r8, r2
   1bb70:	ldrd	r2, [r3]
   1bb74:	eor	r0, r0, r2
   1bb78:	add	r2, sp, #4352	; 0x1100
   1bb7c:	add	r2, r2, #44	; 0x2c
   1bb80:	eor	r1, r1, r3
   1bb84:	orr	r3, lr, r6, lsl #13
   1bb88:	str	r3, [r2]
   1bb8c:	add	r2, sp, #4352	; 0x1100
   1bb90:	add	r2, r2, #48	; 0x30
   1bb94:	orr	r3, ip, r7, lsr #29
   1bb98:	str	r3, [r2]
   1bb9c:	add	r3, sp, #688	; 0x2b0
   1bba0:	add	ip, sp, #4352	; 0x1100
   1bba4:	ldrd	r2, [r3]
   1bba8:	add	ip, ip, #48	; 0x30
   1bbac:	lsr	lr, r9, #14
   1bbb0:	eor	r3, r3, r1
   1bbb4:	mov	r1, r3
   1bbb8:	eor	r2, r2, r0
   1bbbc:	lsr	r3, r7, #6
   1bbc0:	mov	r0, r2
   1bbc4:	str	r3, [sp, #700]	; 0x2bc
   1bbc8:	ldrd	r2, [sp, #32]
   1bbcc:	adds	r2, r2, r4
   1bbd0:	adc	r3, r3, r5
   1bbd4:	mov	r7, r3
   1bbd8:	add	r3, sp, #4352	; 0x1100
   1bbdc:	add	r3, r3, #40	; 0x28
   1bbe0:	ldrd	r4, [ip]
   1bbe4:	mov	r6, r2
   1bbe8:	ldrd	r2, [r3]
   1bbec:	strd	r6, [sp, #16]
   1bbf0:	lsr	ip, r8, #14
   1bbf4:	eor	r2, r2, r4
   1bbf8:	eor	r3, r3, r5
   1bbfc:	mov	r6, r2
   1bc00:	mov	r7, r3
   1bc04:	ldrd	r2, [sp, #136]	; 0x88
   1bc08:	add	r5, pc, #144	; 0x90
   1bc0c:	ldrd	r4, [r5]
   1bc10:	adds	r2, r2, r0
   1bc14:	adc	r3, r3, r1
   1bc18:	mov	r1, r3
   1bc1c:	lsr	r3, r8, #18
   1bc20:	str	r3, [sp, #32]
   1bc24:	add	r3, sp, #696	; 0x2b8
   1bc28:	mov	r0, r2
   1bc2c:	ldrd	r2, [r3]
   1bc30:	eor	r2, r2, r6
   1bc34:	eor	r3, r3, r7
   1bc38:	mov	r6, r2
   1bc3c:	mov	r7, r3
   1bc40:	ldrd	r2, [sp, #152]	; 0x98
   1bc44:	adds	r2, r2, r0
   1bc48:	mov	r0, r2
   1bc4c:	add	r2, sp, #4352	; 0x1100
   1bc50:	adc	r3, r3, r1
   1bc54:	add	r2, r2, #56	; 0x38
   1bc58:	mov	r1, r3
   1bc5c:	orr	r3, ip, r9, lsl #18
   1bc60:	str	r3, [r2]
   1bc64:	ldr	r3, [sp, #32]
   1bc68:	add	r2, sp, #4416	; 0x1140
   1bc6c:	orr	r3, r3, r9, lsl #14
   1bc70:	str	r3, [r2]
   1bc74:	adds	r2, r0, r6
   1bc78:	lsr	r3, r9, #18
   1bc7c:	str	r3, [sp, #32]
   1bc80:	adc	r3, r1, r7
   1bc84:	mov	r6, r2
   1bc88:	mov	r7, r3
   1bc8c:	ldrd	r2, [sp, #16]
   1bc90:	b	1bca8 <dcngettext@plt+0xacb8>
   1bc94:	nop			; (mov r0, r0)
   1bc98:	usatle	r5, #15, r8, lsl #4
   1bc9c:	orrsle	lr, r2, r9, lsl r8
   1bca0:	strbpl	sl, [r5, #-2320]!	; 0xfffff6f0
   1bca4:	ldrle	r0, [r9], r4, lsr #12
   1bca8:	lsl	r0, r9, #23
   1bcac:	lsr	ip, r2, #28
   1bcb0:	lsl	r1, r3, #30
   1bcb4:	add	r2, sp, #4352	; 0x1100
   1bcb8:	orr	r3, lr, r8, lsl #18
   1bcbc:	orr	lr, r0, r8, lsr #9
   1bcc0:	add	r0, sp, #4416	; 0x1140
   1bcc4:	add	r2, r2, #60	; 0x3c
   1bcc8:	add	r0, r0, #12
   1bccc:	str	r3, [r2]
   1bcd0:	ldr	r3, [sp, #32]
   1bcd4:	str	lr, [r0]
   1bcd8:	ldr	lr, [sp, #20]
   1bcdc:	strd	r6, [sp, #128]	; 0x80
   1bce0:	adds	r6, r6, r4
   1bce4:	adc	r7, r7, r5
   1bce8:	orr	ip, ip, lr, lsl #4
   1bcec:	mov	r4, r6
   1bcf0:	mov	r5, r7
   1bcf4:	add	lr, sp, #4416	; 0x1140
   1bcf8:	ldrd	r6, [sp, #40]	; 0x28
   1bcfc:	add	lr, lr, #16
   1bd00:	lsl	r0, r8, #23
   1bd04:	str	ip, [lr]
   1bd08:	ldr	ip, [sp, #16]
   1bd0c:	lsr	lr, r6, #7
   1bd10:	str	lr, [sp, #704]	; 0x2c0
   1bd14:	orr	lr, r0, r9, lsr #9
   1bd18:	add	r0, sp, #4416	; 0x1140
   1bd1c:	add	r0, r0, #8
   1bd20:	orr	r1, r1, ip, lsr #2
   1bd24:	add	ip, sp, #4416	; 0x1140
   1bd28:	str	lr, [r0]
   1bd2c:	add	ip, ip, #28
   1bd30:	ldr	lr, [sp, #20]
   1bd34:	str	r1, [ip]
   1bd38:	ldr	r1, [sp, #20]
   1bd3c:	lsl	r0, lr, #25
   1bd40:	ldr	lr, [sp, #16]
   1bd44:	lsr	r1, r1, #28
   1bd48:	ldr	ip, [sp, #16]
   1bd4c:	orr	r1, r1, lr, lsl #4
   1bd50:	add	lr, sp, #4416	; 0x1140
   1bd54:	add	lr, lr, #20
   1bd58:	str	r1, [lr]
   1bd5c:	lsr	r1, r6, #1
   1bd60:	ldrd	r6, [sp, #16]
   1bd64:	add	lr, sp, #4416	; 0x1140
   1bd68:	add	lr, lr, #24
   1bd6c:	lsl	ip, ip, #30
   1bd70:	orr	ip, ip, r7, lsr #2
   1bd74:	str	ip, [lr]
   1bd78:	orr	ip, r0, r6, lsr #7
   1bd7c:	add	r0, sp, #4416	; 0x1140
   1bd80:	add	r0, r0, #36	; 0x24
   1bd84:	add	r2, sp, #4416	; 0x1140
   1bd88:	str	ip, [r0]
   1bd8c:	lsl	ip, r6, #25
   1bd90:	ldrd	r6, [sp, #200]	; 0xc8
   1bd94:	add	r2, r2, #4
   1bd98:	orr	r3, r3, r8, lsl #14
   1bd9c:	str	r3, [r2]
   1bda0:	adds	r6, r6, r4
   1bda4:	ldrd	r2, [sp, #216]	; 0xd8
   1bda8:	adc	r7, r7, r5
   1bdac:	mov	r4, r6
   1bdb0:	mov	r5, r7
   1bdb4:	ldrd	r6, [sp, #216]	; 0xd8
   1bdb8:	eor	r3, r3, fp
   1bdbc:	and	r3, r3, r9
   1bdc0:	eor	r2, r2, sl
   1bdc4:	and	r2, r2, r8
   1bdc8:	eor	r7, r7, r3
   1bdcc:	add	r3, sp, #4352	; 0x1100
   1bdd0:	eor	r6, r6, r2
   1bdd4:	add	r0, sp, #4416	; 0x1140
   1bdd8:	add	r3, r3, #56	; 0x38
   1bddc:	strd	r6, [sp, #32]
   1bde0:	ldrd	r2, [r3]
   1bde4:	ldrd	r6, [r0]
   1bde8:	eor	r3, r3, r7
   1bdec:	mov	r7, r3
   1bdf0:	eor	r2, r2, r6
   1bdf4:	ldr	r3, [sp, #44]	; 0x2c
   1bdf8:	mov	r6, r2
   1bdfc:	add	r2, sp, #4416	; 0x1140
   1be00:	add	r2, r2, #40	; 0x28
   1be04:	orr	r3, r1, r3, lsl #31
   1be08:	str	r3, [r2]
   1be0c:	ldr	r3, [sp, #40]	; 0x28
   1be10:	add	r2, sp, #4416	; 0x1140
   1be14:	add	r2, r2, #48	; 0x30
   1be18:	lsr	r1, r3, #8
   1be1c:	ldr	r3, [sp, #44]	; 0x2c
   1be20:	orr	r3, r1, r3, lsl #24
   1be24:	str	r3, [r2]
   1be28:	ldrd	r0, [sp, #208]	; 0xd0
   1be2c:	ldrd	r2, [sp, #16]
   1be30:	orr	r0, r0, r2
   1be34:	add	r2, sp, #4416	; 0x1140
   1be38:	orr	r1, r1, r3
   1be3c:	add	r2, r2, #32
   1be40:	orr	r3, ip, r3, lsr #7
   1be44:	strd	r0, [sp, #48]	; 0x30
   1be48:	str	r3, [r2]
   1be4c:	ldrd	r2, [sp, #32]
   1be50:	ldr	r1, [sp, #44]	; 0x2c
   1be54:	ldr	lr, [sp, #704]	; 0x2c0
   1be58:	adds	r2, r2, r4
   1be5c:	adc	r3, r3, r5
   1be60:	orr	lr, lr, r1, lsl #25
   1be64:	strd	r2, [sp, #32]
   1be68:	add	r3, sp, #4416	; 0x1140
   1be6c:	add	r3, r3, #8
   1be70:	str	lr, [sp, #704]	; 0x2c0
   1be74:	ldrd	r2, [r3]
   1be78:	add	lr, sp, #4416	; 0x1140
   1be7c:	add	lr, lr, #24
   1be80:	eor	r3, r3, r7
   1be84:	mov	r7, r3
   1be88:	add	r3, sp, #4416	; 0x1140
   1be8c:	add	r3, r3, #16
   1be90:	eor	r2, r2, r6
   1be94:	ldrd	r4, [lr]
   1be98:	mov	r6, r2
   1be9c:	ldrd	r2, [r3]
   1bea0:	ldrd	r0, [sp, #40]	; 0x28
   1bea4:	eor	r2, r2, r4
   1bea8:	eor	r3, r3, r5
   1beac:	ldrd	r4, [sp, #48]	; 0x30
   1beb0:	strd	r2, [sp, #56]	; 0x38
   1beb4:	ldrd	r2, [sp, #120]	; 0x78
   1beb8:	lsr	ip, r1, #1
   1bebc:	and	r4, r4, r2
   1bec0:	and	r5, r5, r3
   1bec4:	mov	r2, r4
   1bec8:	mov	r3, r5
   1becc:	mov	r5, r1
   1bed0:	strd	r2, [sp, #64]	; 0x40
   1bed4:	add	r2, sp, #4416	; 0x1140
   1bed8:	add	r2, r2, #44	; 0x2c
   1bedc:	orr	r3, ip, r0, lsl #31
   1bee0:	str	r3, [r2]
   1bee4:	add	r2, sp, #4416	; 0x1140
   1bee8:	lsr	ip, r1, #8
   1beec:	add	r2, r2, #52	; 0x34
   1bef0:	orr	r3, ip, r0, lsl #24
   1bef4:	str	r3, [r2]
   1bef8:	ldrd	r2, [sp, #176]	; 0xb0
   1befc:	lsr	r1, r5, #7
   1bf00:	str	r1, [sp, #708]	; 0x2c4
   1bf04:	mov	r5, r3
   1bf08:	lsr	r3, r2, #6
   1bf0c:	mov	r4, r2
   1bf10:	lsr	ip, r2, #19
   1bf14:	str	r3, [sp, #712]	; 0x2c8
   1bf18:	ldrd	r2, [sp, #32]
   1bf1c:	ldrd	r0, [sp, #16]
   1bf20:	orr	ip, ip, r5, lsl #13
   1bf24:	adds	r2, r2, r6
   1bf28:	adc	r3, r3, r7
   1bf2c:	ldrd	r6, [sp, #208]	; 0xd0
   1bf30:	strd	r2, [sp, #48]	; 0x30
   1bf34:	add	r3, sp, #4416	; 0x1140
   1bf38:	add	r3, r3, #32
   1bf3c:	and	r6, r6, r0
   1bf40:	and	r7, r7, r1
   1bf44:	ldrd	r0, [r3]
   1bf48:	ldrd	r2, [sp, #56]	; 0x38
   1bf4c:	eor	r2, r2, r0
   1bf50:	eor	r3, r3, r1
   1bf54:	mov	r0, r2
   1bf58:	mov	r1, r3
   1bf5c:	mov	r2, r4
   1bf60:	strd	r0, [sp, #56]	; 0x38
   1bf64:	ldrd	r0, [sp, #64]	; 0x40
   1bf68:	mov	r3, r5
   1bf6c:	orr	r0, r0, r6
   1bf70:	mov	r6, r0
   1bf74:	add	r0, sp, #4416	; 0x1140
   1bf78:	add	r0, r0, #56	; 0x38
   1bf7c:	orr	r1, r1, r7
   1bf80:	str	ip, [r0]
   1bf84:	add	r0, sp, #4480	; 0x1180
   1bf88:	mov	r7, r1
   1bf8c:	add	r0, r0, #4
   1bf90:	lsl	r1, r5, #3
   1bf94:	orr	r1, r1, r4, lsr #29
   1bf98:	str	r1, [r0]
   1bf9c:	add	ip, sp, #4416	; 0x1140
   1bfa0:	add	r1, sp, #4416	; 0x1140
   1bfa4:	add	ip, ip, #48	; 0x30
   1bfa8:	add	r1, r1, #40	; 0x28
   1bfac:	ldrd	r4, [ip]
   1bfb0:	ldrd	r0, [r1]
   1bfb4:	lsr	lr, r3, #19
   1bfb8:	orr	lr, lr, r2, lsl #13
   1bfbc:	eor	r0, r0, r4
   1bfc0:	eor	r1, r1, r5
   1bfc4:	strd	r0, [sp, #64]	; 0x40
   1bfc8:	ldr	ip, [sp, #712]	; 0x2c8
   1bfcc:	ldrd	r4, [sp, #96]	; 0x60
   1bfd0:	ldrd	r0, [sp, #48]	; 0x30
   1bfd4:	orr	ip, ip, r3, lsl #26
   1bfd8:	str	ip, [sp, #712]	; 0x2c8
   1bfdc:	adds	r0, r0, r4
   1bfe0:	adc	r1, r1, r5
   1bfe4:	mov	r4, r0
   1bfe8:	mov	r5, r1
   1bfec:	add	r1, sp, #704	; 0x2c0
   1bff0:	strd	r4, [sp, #32]
   1bff4:	ldrd	r4, [sp, #56]	; 0x38
   1bff8:	lsl	ip, r2, #3
   1bffc:	adds	r4, r4, r6
   1c000:	adc	r5, r5, r7
   1c004:	mov	r6, r4
   1c008:	mov	r7, r5
   1c00c:	ldrd	r4, [r1]
   1c010:	ldrd	r0, [sp, #64]	; 0x40
   1c014:	eor	r1, r1, r5
   1c018:	mov	r5, r1
   1c01c:	eor	r0, r0, r4
   1c020:	add	r1, sp, #4416	; 0x1140
   1c024:	mov	r4, r0
   1c028:	add	r1, r1, #60	; 0x3c
   1c02c:	strd	r4, [sp, #56]	; 0x38
   1c030:	str	lr, [r1]
   1c034:	mov	r5, r3
   1c038:	orr	r1, ip, r3, lsr #29
   1c03c:	add	r3, sp, #4480	; 0x1180
   1c040:	add	ip, sp, #4480	; 0x1180
   1c044:	str	r1, [r3]
   1c048:	ldrd	r2, [sp, #48]	; 0x30
   1c04c:	lsr	r1, r5, #6
   1c050:	str	r1, [sp, #716]	; 0x2cc
   1c054:	adds	r2, r2, r6
   1c058:	adc	r3, r3, r7
   1c05c:	ldrd	r0, [sp, #56]	; 0x38
   1c060:	mov	r4, r2
   1c064:	mov	r5, r3
   1c068:	ldrd	r2, [sp, #72]	; 0x48
   1c06c:	strd	r4, [sp, #64]	; 0x40
   1c070:	ldrd	r4, [ip]
   1c074:	adds	r0, r0, r2
   1c078:	adc	r1, r1, r3
   1c07c:	mov	r3, r1
   1c080:	add	r1, sp, #4416	; 0x1140
   1c084:	add	r1, r1, #56	; 0x38
   1c088:	mov	r2, r0
   1c08c:	ldrd	r0, [r1]
   1c090:	eor	r1, r1, r5
   1c094:	mov	r7, r1
   1c098:	ldr	r1, [sp, #32]
   1c09c:	eor	r0, r0, r4
   1c0a0:	mov	r6, r0
   1c0a4:	lsr	ip, r1, #14
   1c0a8:	lsr	lr, r1, #18
   1c0ac:	ldrd	r0, [sp, #160]	; 0xa0
   1c0b0:	add	r5, pc, #872	; 0x368
   1c0b4:	ldrd	r4, [r5]
   1c0b8:	adds	r0, r0, r2
   1c0bc:	adc	r1, r1, r3
   1c0c0:	mov	r3, r1
   1c0c4:	add	r1, sp, #712	; 0x2c8
   1c0c8:	mov	r2, r0
   1c0cc:	ldrd	r0, [r1]
   1c0d0:	eor	r1, r1, r7
   1c0d4:	mov	r7, r1
   1c0d8:	eor	r0, r0, r6
   1c0dc:	ldr	r1, [sp, #36]	; 0x24
   1c0e0:	mov	r6, r0
   1c0e4:	add	r0, sp, #4480	; 0x1180
   1c0e8:	add	r0, r0, #8
   1c0ec:	orr	r1, ip, r1, lsl #18
   1c0f0:	str	r1, [r0]
   1c0f4:	ldr	r1, [sp, #36]	; 0x24
   1c0f8:	lsr	r0, r1, #14
   1c0fc:	str	r0, [sp, #56]	; 0x38
   1c100:	add	r0, sp, #4480	; 0x1180
   1c104:	add	r0, r0, #16
   1c108:	orr	r1, lr, r1, lsl #14
   1c10c:	str	r1, [r0]
   1c110:	ldr	r1, [sp, #36]	; 0x24
   1c114:	adds	r0, r2, r6
   1c118:	lsr	lr, r1, #18
   1c11c:	adc	r1, r3, r7
   1c120:	ldrd	r2, [sp, #32]
   1c124:	strd	r0, [sp, #48]	; 0x30
   1c128:	ldr	r0, [sp, #56]	; 0x38
   1c12c:	lsl	r6, r3, #23
   1c130:	orr	r7, r0, r2, lsl #18
   1c134:	orr	r3, lr, r2, lsl #14
   1c138:	ldr	r1, [sp, #64]	; 0x40
   1c13c:	add	r0, sp, #4480	; 0x1180
   1c140:	add	r2, sp, #4480	; 0x1180
   1c144:	add	r0, r0, #12
   1c148:	add	r2, r2, #20
   1c14c:	lsr	ip, r1, #28
   1c150:	ldr	r1, [sp, #68]	; 0x44
   1c154:	str	r7, [r0]
   1c158:	str	r3, [r2]
   1c15c:	eor	r2, sl, r8
   1c160:	eor	r3, fp, r9
   1c164:	lsl	r1, r1, #30
   1c168:	strd	r2, [sp, #56]	; 0x38
   1c16c:	ldr	r3, [sp, #32]
   1c170:	add	r2, sp, #4480	; 0x1180
   1c174:	add	r2, r2, #28
   1c178:	orr	r3, r6, r3, lsr #9
   1c17c:	str	r3, [r2]
   1c180:	ldr	r3, [sp, #68]	; 0x44
   1c184:	add	r2, sp, #4480	; 0x1180
   1c188:	add	r2, r2, #32
   1c18c:	orr	r3, ip, r3, lsl #4
   1c190:	str	r3, [r2]
   1c194:	ldr	r3, [sp, #64]	; 0x40
   1c198:	add	r2, sp, #4480	; 0x1180
   1c19c:	add	r2, r2, #44	; 0x2c
   1c1a0:	orr	r3, r1, r3, lsr #2
   1c1a4:	str	r3, [r2]
   1c1a8:	ldr	r3, [sp, #68]	; 0x44
   1c1ac:	ldr	lr, [sp, #24]
   1c1b0:	ldrd	r6, [sp, #32]
   1c1b4:	lsr	r1, r3, #28
   1c1b8:	ldrd	r2, [sp, #48]	; 0x30
   1c1bc:	lsr	lr, lr, #7
   1c1c0:	str	lr, [sp, #720]	; 0x2d0
   1c1c4:	adds	r2, r2, r4
   1c1c8:	ldr	lr, [sp, #36]	; 0x24
   1c1cc:	adc	r3, r3, r5
   1c1d0:	lsl	r0, r6, #23
   1c1d4:	mov	r4, r2
   1c1d8:	mov	r5, r3
   1c1dc:	ldrd	r2, [sp, #56]	; 0x38
   1c1e0:	orr	lr, r0, lr, lsr #9
   1c1e4:	add	r0, sp, #4480	; 0x1180
   1c1e8:	add	r0, r0, #24
   1c1ec:	and	r2, r2, r6
   1c1f0:	and	r3, r3, r7
   1c1f4:	ldrd	r6, [sp, #64]	; 0x40
   1c1f8:	str	lr, [r0]
   1c1fc:	add	lr, sp, #4480	; 0x1180
   1c200:	add	lr, lr, #36	; 0x24
   1c204:	orr	r1, r1, r6, lsl #4
   1c208:	str	r1, [lr]
   1c20c:	ldr	r1, [sp, #24]
   1c210:	lsl	ip, r6, #30
   1c214:	lsl	r0, r7, #25
   1c218:	lsr	lr, r1, #1
   1c21c:	orr	r1, ip, r7, lsr #2
   1c220:	add	ip, sp, #4480	; 0x1180
   1c224:	add	ip, ip, #40	; 0x28
   1c228:	str	r1, [ip]
   1c22c:	orr	r1, r0, r6, lsr #7
   1c230:	add	r0, sp, #4480	; 0x1180
   1c234:	add	r0, r0, #52	; 0x34
   1c238:	str	r1, [r0]
   1c23c:	ldrd	r0, [sp, #216]	; 0xd8
   1c240:	lsl	ip, r6, #25
   1c244:	adds	r0, r0, r4
   1c248:	adc	r1, r1, r5
   1c24c:	eor	r4, r2, sl
   1c250:	eor	r5, r3, fp
   1c254:	add	r3, sp, #4480	; 0x1180
   1c258:	strd	r4, [sp, #56]	; 0x38
   1c25c:	add	r4, sp, #4480	; 0x1180
   1c260:	add	r3, r3, #8
   1c264:	add	r4, r4, #16
   1c268:	ldrd	r2, [r3]
   1c26c:	ldrd	r4, [r4]
   1c270:	eor	r2, r2, r4
   1c274:	eor	r3, r3, r5
   1c278:	ldrd	r4, [sp, #24]
   1c27c:	mov	r6, r2
   1c280:	add	r2, sp, #4480	; 0x1180
   1c284:	add	r2, r2, #56	; 0x38
   1c288:	mov	r7, r3
   1c28c:	orr	r3, lr, r5, lsl #31
   1c290:	str	r3, [r2]
   1c294:	lsr	lr, r4, #8
   1c298:	add	r2, sp, #4544	; 0x11c0
   1c29c:	orr	r3, lr, r5, lsl #24
   1c2a0:	str	r3, [r2]
   1c2a4:	ldrd	r4, [sp, #64]	; 0x40
   1c2a8:	ldrd	r2, [sp, #16]
   1c2ac:	ldr	lr, [sp, #28]
   1c2b0:	orr	r3, r3, r5
   1c2b4:	mov	r5, r3
   1c2b8:	ldr	r3, [sp, #720]	; 0x2d0
   1c2bc:	orr	r2, r2, r4
   1c2c0:	orr	r3, r3, lr, lsl #25
   1c2c4:	str	r3, [sp, #720]	; 0x2d0
   1c2c8:	ldr	r3, [sp, #68]	; 0x44
   1c2cc:	mov	r4, r2
   1c2d0:	add	r2, sp, #4480	; 0x1180
   1c2d4:	add	r2, r2, #48	; 0x30
   1c2d8:	orr	r3, ip, r3, lsr #7
   1c2dc:	str	r3, [r2]
   1c2e0:	ldrd	r2, [sp, #56]	; 0x38
   1c2e4:	lsr	ip, lr, #1
   1c2e8:	adds	r2, r2, r0
   1c2ec:	adc	r3, r3, r1
   1c2f0:	strd	r2, [sp, #56]	; 0x38
   1c2f4:	add	r3, sp, #4480	; 0x1180
   1c2f8:	add	r3, r3, #24
   1c2fc:	ldrd	r0, [r3]
   1c300:	add	r3, sp, #4480	; 0x1180
   1c304:	add	r3, r3, #32
   1c308:	eor	r0, r0, r6
   1c30c:	eor	r1, r1, r7
   1c310:	mov	r6, r0
   1c314:	mov	r7, r1
   1c318:	ldrd	r0, [r3]
   1c31c:	add	r3, sp, #4480	; 0x1180
   1c320:	add	r3, r3, #40	; 0x28
   1c324:	ldrd	r2, [r3]
   1c328:	eor	r0, r0, r2
   1c32c:	eor	r1, r1, r3
   1c330:	ldrd	r2, [sp, #208]	; 0xd0
   1c334:	strd	r0, [sp, #72]	; 0x48
   1c338:	ldrd	r0, [sp, #24]
   1c33c:	and	r2, r2, r4
   1c340:	and	r3, r3, r5
   1c344:	mov	r5, r1
   1c348:	strd	r2, [sp, #96]	; 0x60
   1c34c:	add	r2, sp, #4480	; 0x1180
   1c350:	add	r2, r2, #60	; 0x3c
   1c354:	orr	r3, ip, r0, lsl #31
   1c358:	str	r3, [r2]
   1c35c:	lsr	ip, r1, #8
   1c360:	add	r2, sp, #4544	; 0x11c0
   1c364:	orr	r3, ip, r0, lsl #24
   1c368:	add	r2, r2, #4
   1c36c:	ldrd	r0, [sp, #128]	; 0x80
   1c370:	str	r3, [r2]
   1c374:	lsr	r3, r5, #7
   1c378:	str	r3, [sp, #724]	; 0x2d4
   1c37c:	lsr	r3, r0, #6
   1c380:	str	r3, [sp, #728]	; 0x2d8
   1c384:	ldrd	r2, [sp, #56]	; 0x38
   1c388:	lsr	ip, r0, #19
   1c38c:	ldrd	r0, [sp, #16]
   1c390:	adds	r2, r2, r6
   1c394:	adc	r3, r3, r7
   1c398:	ldrd	r6, [sp, #64]	; 0x40
   1c39c:	strd	r2, [sp, #56]	; 0x38
   1c3a0:	add	r3, sp, #4480	; 0x1180
   1c3a4:	add	r3, r3, #48	; 0x30
   1c3a8:	and	r0, r0, r6
   1c3ac:	and	r1, r1, r7
   1c3b0:	mov	r6, r0
   1c3b4:	mov	r7, r1
   1c3b8:	ldrd	r4, [sp, #96]	; 0x60
   1c3bc:	ldrd	r0, [r3]
   1c3c0:	ldrd	r2, [sp, #72]	; 0x48
   1c3c4:	orr	r4, r4, r6
   1c3c8:	orr	r5, r5, r7
   1c3cc:	eor	r3, r3, r1
   1c3d0:	ldrd	r6, [sp, #128]	; 0x80
   1c3d4:	mov	r1, r3
   1c3d8:	add	r3, sp, #4544	; 0x11c0
   1c3dc:	add	r3, r3, #8
   1c3e0:	orr	ip, ip, r7, lsl #13
   1c3e4:	eor	r2, r2, r0
   1c3e8:	str	ip, [r3]
   1c3ec:	mov	r0, r2
   1c3f0:	add	r3, sp, #4544	; 0x11c0
   1c3f4:	lsl	lr, r7, #3
   1c3f8:	add	r3, r3, #20
   1c3fc:	strd	r0, [sp, #72]	; 0x48
   1c400:	orr	r1, lr, r6, lsr #29
   1c404:	str	r1, [r3]
   1c408:	ldr	r1, [sp, #728]	; 0x2d8
   1c40c:	mov	r3, r7
   1c410:	orr	r1, r1, r7, lsl #26
   1c414:	mov	r2, r6
   1c418:	lsr	lr, r7, #19
   1c41c:	b	1c430 <dcngettext@plt+0xb440>
   1c420:	ldrbpl	r2, [r1, -sl, lsr #32]!
   1c424:	vst3.32	{d3,d5,d7}, [lr], r5
   1c428:	adcscc	sp, fp, #184, 2	; 0x2e
   1c42c:	rsbne	sl, sl, r0, ror r0
   1c430:	lsl	ip, r6, #3
   1c434:	str	r1, [sp, #728]	; 0x2d8
   1c438:	ldrd	r6, [sp, #120]	; 0x78
   1c43c:	ldrd	r0, [sp, #56]	; 0x38
   1c440:	orr	ip, ip, r3, lsr #29
   1c444:	orr	lr, lr, r2, lsl #13
   1c448:	adds	r0, r0, r6
   1c44c:	adc	r1, r1, r7
   1c450:	mov	r6, r0
   1c454:	mov	r7, r1
   1c458:	strd	r6, [sp, #120]	; 0x78
   1c45c:	ldrd	r0, [sp, #72]	; 0x48
   1c460:	mov	r7, r3
   1c464:	add	r3, sp, #4544	; 0x11c0
   1c468:	adds	r0, r0, r4
   1c46c:	adc	r1, r1, r5
   1c470:	add	r4, sp, #4544	; 0x11c0
   1c474:	strd	r0, [sp, #72]	; 0x48
   1c478:	add	r1, sp, #4480	; 0x1180
   1c47c:	add	r1, r1, #56	; 0x38
   1c480:	ldrd	r4, [r4]
   1c484:	ldrd	r0, [r1]
   1c488:	add	r3, r3, #16
   1c48c:	str	ip, [r3]
   1c490:	eor	r0, r0, r4
   1c494:	add	r4, sp, #4544	; 0x11c0
   1c498:	add	r4, r4, #12
   1c49c:	add	r3, sp, #720	; 0x2d0
   1c4a0:	str	lr, [r4]
   1c4a4:	eor	r1, r1, r5
   1c4a8:	ldrd	r4, [r3]
   1c4ac:	ldrd	r2, [sp, #56]	; 0x38
   1c4b0:	lsr	ip, r7, #6
   1c4b4:	eor	r4, r4, r0
   1c4b8:	eor	r5, r5, r1
   1c4bc:	mov	r0, r4
   1c4c0:	mov	r1, r5
   1c4c4:	ldrd	r4, [sp, #72]	; 0x48
   1c4c8:	str	ip, [sp, #732]	; 0x2dc
   1c4cc:	add	ip, sp, #4544	; 0x11c0
   1c4d0:	adds	r2, r2, r4
   1c4d4:	adc	r3, r3, r5
   1c4d8:	mov	r7, r3
   1c4dc:	add	r3, sp, #4544	; 0x11c0
   1c4e0:	add	ip, ip, #16
   1c4e4:	add	r3, r3, #8
   1c4e8:	ldrd	r4, [ip]
   1c4ec:	mov	r6, r2
   1c4f0:	ldrd	r2, [r3]
   1c4f4:	strd	r6, [sp, #72]	; 0x48
   1c4f8:	eor	r3, r3, r5
   1c4fc:	mov	r7, r3
   1c500:	ldr	r3, [sp, #120]	; 0x78
   1c504:	eor	r2, r2, r4
   1c508:	mov	r6, r2
   1c50c:	lsr	ip, r3, #14
   1c510:	lsr	r2, r3, #18
   1c514:	add	r3, sp, #728	; 0x2d8
   1c518:	ldrd	r4, [sp, #40]	; 0x28
   1c51c:	str	r2, [sp, #40]	; 0x28
   1c520:	ldrd	r2, [r3]
   1c524:	adds	r4, r4, r0
   1c528:	adc	r5, r5, r1
   1c52c:	eor	r2, r2, r6
   1c530:	eor	r3, r3, r7
   1c534:	mov	r6, r2
   1c538:	mov	r7, r3
   1c53c:	ldrd	r2, [sp, #8]
   1c540:	mov	r0, r4
   1c544:	mov	r1, r5
   1c548:	adds	r2, r2, r0
   1c54c:	adc	r3, r3, r1
   1c550:	mov	r1, r3
   1c554:	ldr	r3, [sp, #124]	; 0x7c
   1c558:	mov	r0, r2
   1c55c:	add	r2, sp, #4544	; 0x11c0
   1c560:	add	r2, r2, #24
   1c564:	orr	r3, ip, r3, lsl #18
   1c568:	str	r3, [r2]
   1c56c:	ldr	r3, [sp, #124]	; 0x7c
   1c570:	ldr	r2, [sp, #40]	; 0x28
   1c574:	sub	r5, pc, #340	; 0x154
   1c578:	ldrd	r4, [r5]
   1c57c:	lsr	lr, r3, #14
   1c580:	orr	r3, r2, r3, lsl #14
   1c584:	add	r2, sp, #4544	; 0x11c0
   1c588:	add	r2, r2, #32
   1c58c:	str	r3, [r2]
   1c590:	ldr	r3, [sp, #124]	; 0x7c
   1c594:	lsr	r2, r3, #18
   1c598:	str	r2, [sp, #40]	; 0x28
   1c59c:	adds	r2, r0, r6
   1c5a0:	adc	r3, r1, r7
   1c5a4:	ldrd	r6, [sp, #120]	; 0x78
   1c5a8:	strd	r2, [sp, #96]	; 0x60
   1c5ac:	ldr	r3, [sp, #72]	; 0x48
   1c5b0:	add	r2, sp, #4544	; 0x11c0
   1c5b4:	add	r2, r2, #28
   1c5b8:	lsr	ip, r3, #28
   1c5bc:	ldr	r3, [sp, #76]	; 0x4c
   1c5c0:	lsl	r0, r7, #23
   1c5c4:	lsl	r1, r3, #30
   1c5c8:	orr	r3, lr, r6, lsl #18
   1c5cc:	str	r3, [r2]
   1c5d0:	ldr	r2, [sp, #40]	; 0x28
   1c5d4:	orr	lr, r0, r6, lsr #9
   1c5d8:	orr	r3, r2, r6, lsl #14
   1c5dc:	add	r0, sp, #4544	; 0x11c0
   1c5e0:	add	r2, sp, #4544	; 0x11c0
   1c5e4:	add	r2, r2, #36	; 0x24
   1c5e8:	add	r0, r0, #44	; 0x2c
   1c5ec:	str	r3, [r2]
   1c5f0:	ldrd	r2, [sp, #32]
   1c5f4:	str	lr, [r0]
   1c5f8:	lsl	lr, r6, #23
   1c5fc:	str	lr, [sp, #40]	; 0x28
   1c600:	ldr	lr, [sp, #76]	; 0x4c
   1c604:	add	r0, sp, #4544	; 0x11c0
   1c608:	add	r0, r0, #48	; 0x30
   1c60c:	orr	ip, ip, lr, lsl #4
   1c610:	str	ip, [r0]
   1c614:	ldr	ip, [sp, #72]	; 0x48
   1c618:	add	r0, sp, #4544	; 0x11c0
   1c61c:	add	r0, r0, #60	; 0x3c
   1c620:	orr	r1, r1, ip, lsr #2
   1c624:	str	r1, [r0]
   1c628:	lsr	r1, lr, #28
   1c62c:	str	r1, [sp, #56]	; 0x38
   1c630:	ldrd	r0, [sp, #96]	; 0x60
   1c634:	ldr	lr, [sp, #40]	; 0x28
   1c638:	eor	r2, r2, r8
   1c63c:	adds	r0, r0, r4
   1c640:	adc	r1, r1, r5
   1c644:	mov	r5, r1
   1c648:	ldr	r1, [sp, #184]	; 0xb8
   1c64c:	eor	r3, r3, r9
   1c650:	mov	r4, r0
   1c654:	lsr	r1, r1, #7
   1c658:	str	r1, [sp, #736]	; 0x2e0
   1c65c:	ldr	r1, [sp, #124]	; 0x7c
   1c660:	add	r0, sp, #4544	; 0x11c0
   1c664:	and	r6, r6, r2
   1c668:	and	r7, r7, r3
   1c66c:	add	r0, r0, #40	; 0x28
   1c670:	mov	r2, r6
   1c674:	mov	r3, r7
   1c678:	orr	r1, lr, r1, lsr #9
   1c67c:	ldrd	r6, [sp, #72]	; 0x48
   1c680:	str	r1, [r0]
   1c684:	ldr	r0, [sp, #56]	; 0x38
   1c688:	adds	sl, sl, r4
   1c68c:	orr	r1, r0, r6, lsl #4
   1c690:	adc	fp, fp, r5
   1c694:	add	r0, sp, #4544	; 0x11c0
   1c698:	eor	r5, r3, r9
   1c69c:	add	r3, sp, #4544	; 0x11c0
   1c6a0:	eor	r4, r2, r8
   1c6a4:	add	r0, r0, #52	; 0x34
   1c6a8:	add	r3, r3, #24
   1c6ac:	str	r1, [r0]
   1c6b0:	strd	r4, [sp, #40]	; 0x28
   1c6b4:	ldr	r1, [sp, #184]	; 0xb8
   1c6b8:	ldrd	r4, [r3]
   1c6bc:	add	r3, sp, #4544	; 0x11c0
   1c6c0:	add	r3, r3, #32
   1c6c4:	lsl	ip, r6, #30
   1c6c8:	ldrd	r2, [r3]
   1c6cc:	lsr	r0, r1, #1
   1c6d0:	orr	r1, ip, r7, lsr #2
   1c6d4:	add	ip, sp, #4544	; 0x11c0
   1c6d8:	add	ip, ip, #56	; 0x38
   1c6dc:	eor	r4, r4, r2
   1c6e0:	str	r1, [ip]
   1c6e4:	eor	r5, r5, r3
   1c6e8:	add	ip, sp, #4608	; 0x1200
   1c6ec:	ldrd	r2, [sp, #184]	; 0xb8
   1c6f0:	lsl	lr, r7, #25
   1c6f4:	add	ip, ip, #4
   1c6f8:	orr	r1, lr, r6, lsr #7
   1c6fc:	str	r1, [ip]
   1c700:	orr	r1, r0, r3, lsl #31
   1c704:	add	r0, sp, #4608	; 0x1200
   1c708:	add	r0, r0, #8
   1c70c:	str	r1, [r0]
   1c710:	lsr	r0, r2, #8
   1c714:	orr	r1, r0, r3, lsl #24
   1c718:	add	r0, sp, #4608	; 0x1200
   1c71c:	lsl	ip, r6, #25
   1c720:	add	r0, r0, #16
   1c724:	str	ip, [sp, #56]	; 0x38
   1c728:	ldr	ip, [sp, #736]	; 0x2e0
   1c72c:	mov	r6, r4
   1c730:	mov	r7, r5
   1c734:	str	r1, [r0]
   1c738:	ldrd	r4, [sp, #64]	; 0x40
   1c73c:	ldrd	r0, [sp, #72]	; 0x48
   1c740:	orr	ip, ip, r3, lsl #25
   1c744:	str	ip, [sp, #736]	; 0x2e0
   1c748:	ldr	ip, [sp, #56]	; 0x38
   1c74c:	orr	r4, r4, r0
   1c750:	add	r0, sp, #4608	; 0x1200
   1c754:	orr	r5, r5, r1
   1c758:	orr	r1, ip, r1, lsr #7
   1c75c:	str	r1, [r0]
   1c760:	lsr	ip, r3, #1
   1c764:	ldrd	r2, [sp, #40]	; 0x28
   1c768:	add	r1, sp, #4544	; 0x11c0
   1c76c:	add	r1, r1, #40	; 0x28
   1c770:	adds	r2, r2, sl
   1c774:	adc	r3, r3, fp
   1c778:	ldrd	sl, [r1]
   1c77c:	add	r1, sp, #4544	; 0x11c0
   1c780:	add	r1, r1, #48	; 0x30
   1c784:	eor	sl, sl, r6
   1c788:	eor	fp, fp, r7
   1c78c:	mov	r6, sl
   1c790:	mov	r7, fp
   1c794:	ldrd	sl, [r1]
   1c798:	add	r1, sp, #4544	; 0x11c0
   1c79c:	add	r1, r1, #56	; 0x38
   1c7a0:	add	lr, sp, #4608	; 0x1200
   1c7a4:	ldrd	r0, [r1]
   1c7a8:	add	lr, lr, #12
   1c7ac:	eor	sl, sl, r0
   1c7b0:	eor	fp, fp, r1
   1c7b4:	mov	r0, sl
   1c7b8:	mov	r1, fp
   1c7bc:	ldrd	sl, [sp, #16]
   1c7c0:	and	sl, sl, r4
   1c7c4:	and	fp, fp, r5
   1c7c8:	mov	r4, sl
   1c7cc:	mov	r5, fp
   1c7d0:	ldrd	sl, [sp, #184]	; 0xb8
   1c7d4:	orr	ip, ip, sl, lsl #31
   1c7d8:	str	ip, [lr]
   1c7dc:	add	lr, sp, #4608	; 0x1200
   1c7e0:	lsr	ip, fp, #8
   1c7e4:	add	lr, lr, #20
   1c7e8:	orr	ip, ip, sl, lsl #24
   1c7ec:	adds	sl, r2, r6
   1c7f0:	str	ip, [lr]
   1c7f4:	lsr	lr, fp, #7
   1c7f8:	adc	fp, r3, r7
   1c7fc:	ldrd	r6, [sp, #64]	; 0x40
   1c800:	strd	sl, [sp, #40]	; 0x28
   1c804:	ldrd	sl, [sp, #72]	; 0x48
   1c808:	ldr	ip, [sp, #48]	; 0x30
   1c80c:	str	lr, [sp, #740]	; 0x2e4
   1c810:	and	r6, r6, sl
   1c814:	and	r7, r7, fp
   1c818:	orr	r4, r4, r6
   1c81c:	orr	r5, r5, r7
   1c820:	ldrd	r6, [sp, #48]	; 0x30
   1c824:	ldr	lr, [sp, #48]	; 0x30
   1c828:	add	r3, sp, #4608	; 0x1200
   1c82c:	add	r2, sp, #4608	; 0x1200
   1c830:	lsr	ip, ip, #19
   1c834:	add	r2, r2, #24
   1c838:	ldrd	sl, [r3]
   1c83c:	orr	r3, ip, r7, lsl #13
   1c840:	str	r3, [r2]
   1c844:	lsr	lr, lr, #6
   1c848:	add	r2, sp, #4608	; 0x1200
   1c84c:	str	lr, [sp, #744]	; 0x2e8
   1c850:	add	r2, r2, #36	; 0x24
   1c854:	lsl	lr, r7, #3
   1c858:	orr	r3, lr, r6, lsr #29
   1c85c:	str	r3, [r2]
   1c860:	ldr	r3, [sp, #744]	; 0x2e8
   1c864:	eor	sl, sl, r0
   1c868:	orr	r3, r3, r7, lsl #26
   1c86c:	eor	fp, fp, r1
   1c870:	mov	r0, sl
   1c874:	mov	r1, fp
   1c878:	str	r3, [sp, #744]	; 0x2e8
   1c87c:	ldrd	sl, [sp, #208]	; 0xd0
   1c880:	ldrd	r2, [sp, #40]	; 0x28
   1c884:	lsr	lr, r7, #19
   1c888:	lsl	ip, r6, #3
   1c88c:	adds	r2, r2, sl
   1c890:	adc	r3, r3, fp
   1c894:	mov	fp, r3
   1c898:	add	r3, sp, #4608	; 0x1200
   1c89c:	add	r3, r3, #8
   1c8a0:	adds	r0, r0, r4
   1c8a4:	adc	r1, r1, r5
   1c8a8:	ldrd	r4, [r3]
   1c8ac:	add	r3, sp, #4608	; 0x1200
   1c8b0:	add	r3, r3, #16
   1c8b4:	mov	sl, r2
   1c8b8:	ldrd	r2, [r3]
   1c8bc:	eor	r4, r4, r2
   1c8c0:	add	r2, sp, #4608	; 0x1200
   1c8c4:	add	r2, r2, #28
   1c8c8:	eor	r5, r5, r3
   1c8cc:	orr	r3, lr, r6, lsl #13
   1c8d0:	str	r3, [r2]
   1c8d4:	add	r2, sp, #4608	; 0x1200
   1c8d8:	add	r2, r2, #32
   1c8dc:	orr	r3, ip, r7, lsr #29
   1c8e0:	str	r3, [r2]
   1c8e4:	add	r3, sp, #736	; 0x2e0
   1c8e8:	add	ip, sp, #744	; 0x2e8
   1c8ec:	ldrd	r2, [r3]
   1c8f0:	eor	r3, r3, r5
   1c8f4:	mov	r5, r3
   1c8f8:	eor	r2, r2, r4
   1c8fc:	lsr	r3, r7, #6
   1c900:	mov	r4, r2
   1c904:	str	r3, [sp, #748]	; 0x2ec
   1c908:	ldrd	r2, [sp, #40]	; 0x28
   1c90c:	adds	r2, r2, r0
   1c910:	adc	r3, r3, r1
   1c914:	mov	r7, r3
   1c918:	add	r3, sp, #4608	; 0x1200
   1c91c:	add	r3, r3, #24
   1c920:	ldrd	r0, [r3]
   1c924:	add	r3, sp, #4608	; 0x1200
   1c928:	mov	r6, r2
   1c92c:	add	r3, r3, #32
   1c930:	strd	r6, [sp, #40]	; 0x28
   1c934:	ldrd	r2, [r3]
   1c938:	ldrd	r6, [ip]
   1c93c:	eor	r0, r0, r2
   1c940:	eor	r1, r1, r3
   1c944:	ldrd	r2, [sp, #24]
   1c948:	eor	r6, r6, r0
   1c94c:	eor	r7, r7, r1
   1c950:	adds	r2, r2, r4
   1c954:	mov	r4, r2
   1c958:	lsr	r2, sl, #14
   1c95c:	orr	ip, r2, fp, lsl #18
   1c960:	add	r2, sp, #4608	; 0x1200
   1c964:	add	r2, r2, #40	; 0x28
   1c968:	mov	r0, r6
   1c96c:	str	ip, [r2]
   1c970:	mov	r1, r7
   1c974:	lsr	r2, fp, #14
   1c978:	ldrd	r6, [sp, #104]	; 0x68
   1c97c:	orr	lr, r2, sl, lsl #18
   1c980:	add	r2, sp, #4608	; 0x1200
   1c984:	adc	r3, r3, r5
   1c988:	add	ip, sp, #4608	; 0x1200
   1c98c:	add	r2, r2, #44	; 0x2c
   1c990:	mov	r5, r3
   1c994:	adds	r6, r6, r4
   1c998:	lsr	r3, sl, #18
   1c99c:	add	ip, ip, #48	; 0x30
   1c9a0:	str	lr, [r2]
   1c9a4:	adc	r7, r7, r5
   1c9a8:	orr	r3, r3, fp, lsl #14
   1c9ac:	ldrd	r4, [sp, #40]	; 0x28
   1c9b0:	add	r2, sp, #4608	; 0x1200
   1c9b4:	str	r3, [ip]
   1c9b8:	add	r2, r2, #52	; 0x34
   1c9bc:	lsr	r3, fp, #18
   1c9c0:	adds	r6, r6, r0
   1c9c4:	orr	r3, r3, sl, lsl #14
   1c9c8:	adc	r7, r7, r1
   1c9cc:	str	r3, [r2]
   1c9d0:	lsr	ip, r4, #28
   1c9d4:	ldrd	r2, [sp, #32]
   1c9d8:	lsl	r1, r5, #30
   1c9dc:	ldrd	r4, [sp, #120]	; 0x78
   1c9e0:	lsl	r0, fp, #23
   1c9e4:	orr	lr, r0, sl, lsr #9
   1c9e8:	add	r0, sp, #4608	; 0x1200
   1c9ec:	eor	r2, r2, r4
   1c9f0:	eor	r3, r3, r5
   1c9f4:	add	r0, r0, #60	; 0x3c
   1c9f8:	ldrd	r4, [sp, #40]	; 0x28
   1c9fc:	str	lr, [r0]
   1ca00:	add	lr, sp, #4672	; 0x1240
   1ca04:	orr	ip, ip, r5, lsl #4
   1ca08:	str	ip, [lr]
   1ca0c:	add	ip, sp, #4672	; 0x1240
   1ca10:	add	ip, ip, #12
   1ca14:	orr	r1, r1, r4, lsr #2
   1ca18:	str	r1, [ip]
   1ca1c:	mov	r4, r6
   1ca20:	lsr	r1, r5, #28
   1ca24:	strd	r6, [sp, #24]
   1ca28:	mov	r5, r7
   1ca2c:	add	r7, pc, #860	; 0x35c
   1ca30:	ldrd	r6, [r7]
   1ca34:	lsl	r0, sl, #23
   1ca38:	ldr	ip, [sp, #40]	; 0x28
   1ca3c:	adds	r6, r6, r4
   1ca40:	adc	r7, r7, r5
   1ca44:	ldrd	r4, [sp, #80]	; 0x50
   1ca48:	lsl	ip, ip, #30
   1ca4c:	and	r2, r2, sl
   1ca50:	lsr	lr, r4, #7
   1ca54:	str	lr, [sp, #752]	; 0x2f0
   1ca58:	orr	lr, r0, fp, lsr #9
   1ca5c:	add	r0, sp, #4608	; 0x1200
   1ca60:	add	r0, r0, #56	; 0x38
   1ca64:	str	lr, [r0]
   1ca68:	ldr	r0, [sp, #40]	; 0x28
   1ca6c:	ldr	lr, [sp, #44]	; 0x2c
   1ca70:	and	r3, r3, fp
   1ca74:	orr	r1, r1, r0, lsl #4
   1ca78:	add	r0, sp, #4672	; 0x1240
   1ca7c:	add	r0, r0, #4
   1ca80:	str	r1, [r0]
   1ca84:	lsr	r0, r4, #1
   1ca88:	ldrd	r4, [sp, #40]	; 0x28
   1ca8c:	lsl	lr, lr, #25
   1ca90:	orr	r1, ip, r5, lsr #2
   1ca94:	add	ip, sp, #4672	; 0x1240
   1ca98:	add	ip, ip, #8
   1ca9c:	str	r1, [ip]
   1caa0:	add	ip, sp, #4672	; 0x1240
   1caa4:	add	ip, ip, #20
   1caa8:	orr	r1, lr, r4, lsr #7
   1caac:	str	r1, [ip]
   1cab0:	lsl	r1, r4, #25
   1cab4:	adds	r4, r8, r6
   1cab8:	adc	r5, r9, r7
   1cabc:	add	ip, sp, #4608	; 0x1200
   1cac0:	strd	r4, [sp, #56]	; 0x38
   1cac4:	ldrd	r4, [sp, #32]
   1cac8:	add	ip, ip, #40	; 0x28
   1cacc:	ldrd	r8, [ip]
   1cad0:	eor	r4, r4, r2
   1cad4:	eor	r5, r5, r3
   1cad8:	mov	r2, r4
   1cadc:	mov	r3, r5
   1cae0:	add	ip, sp, #4608	; 0x1200
   1cae4:	ldrd	r4, [sp, #80]	; 0x50
   1cae8:	add	ip, ip, #48	; 0x30
   1caec:	ldrd	r6, [ip]
   1caf0:	orr	ip, r0, r5, lsl #31
   1caf4:	add	r0, sp, #4672	; 0x1240
   1caf8:	add	r0, r0, #24
   1cafc:	str	ip, [r0]
   1cb00:	lsr	r0, r4, #8
   1cb04:	orr	ip, r0, r5, lsl #24
   1cb08:	add	r0, sp, #4672	; 0x1240
   1cb0c:	add	r0, r0, #32
   1cb10:	eor	r8, r8, r6
   1cb14:	eor	r9, r9, r7
   1cb18:	str	ip, [r0]
   1cb1c:	mov	r6, r8
   1cb20:	mov	r7, r9
   1cb24:	ldrd	r4, [sp, #72]	; 0x48
   1cb28:	ldrd	r8, [sp, #40]	; 0x28
   1cb2c:	add	r0, sp, #4672	; 0x1240
   1cb30:	add	r0, r0, #16
   1cb34:	orr	r4, r4, r8
   1cb38:	orr	r5, r5, r9
   1cb3c:	orr	r1, r1, r9, lsr #7
   1cb40:	ldrd	r8, [sp, #56]	; 0x38
   1cb44:	str	r1, [r0]
   1cb48:	add	r1, sp, #4608	; 0x1200
   1cb4c:	adds	r8, r8, r2
   1cb50:	add	r1, r1, #56	; 0x38
   1cb54:	adc	r9, r9, r3
   1cb58:	mov	r2, r8
   1cb5c:	mov	r3, r9
   1cb60:	ldrd	r8, [r1]
   1cb64:	add	r1, sp, #4672	; 0x1240
   1cb68:	ldr	lr, [sp, #84]	; 0x54
   1cb6c:	eor	r8, r8, r6
   1cb70:	eor	r9, r9, r7
   1cb74:	mov	r6, r8
   1cb78:	mov	r7, r9
   1cb7c:	ldrd	r8, [r1]
   1cb80:	add	r1, sp, #4672	; 0x1240
   1cb84:	add	r1, r1, #8
   1cb88:	ldr	ip, [sp, #752]	; 0x2f0
   1cb8c:	ldrd	r0, [r1]
   1cb90:	orr	ip, ip, lr, lsl #25
   1cb94:	str	ip, [sp, #752]	; 0x2f0
   1cb98:	eor	r8, r8, r0
   1cb9c:	eor	r9, r9, r1
   1cba0:	add	r1, sp, #4672	; 0x1240
   1cba4:	strd	r8, [sp, #136]	; 0x88
   1cba8:	ldrd	r8, [sp, #64]	; 0x40
   1cbac:	lsr	ip, lr, #1
   1cbb0:	add	r1, r1, #28
   1cbb4:	and	r8, r8, r4
   1cbb8:	and	r9, r9, r5
   1cbbc:	mov	r4, r8
   1cbc0:	mov	r5, r9
   1cbc4:	ldrd	r8, [sp, #80]	; 0x50
   1cbc8:	orr	ip, ip, r8, lsl #31
   1cbcc:	str	ip, [r1]
   1cbd0:	add	r1, sp, #4672	; 0x1240
   1cbd4:	lsr	ip, r9, #8
   1cbd8:	add	r1, r1, #36	; 0x24
   1cbdc:	orr	ip, ip, r8, lsl #24
   1cbe0:	str	ip, [r1]
   1cbe4:	ldrd	r0, [sp, #96]	; 0x60
   1cbe8:	lsr	lr, r9, #7
   1cbec:	str	lr, [sp, #756]	; 0x2f4
   1cbf0:	mov	r8, r0
   1cbf4:	lsr	ip, r0, #19
   1cbf8:	lsr	lr, r0, #6
   1cbfc:	adds	r0, r2, r6
   1cc00:	mov	r9, r1
   1cc04:	adc	r1, r3, r7
   1cc08:	ldrd	r2, [sp, #40]	; 0x28
   1cc0c:	ldrd	r6, [sp, #72]	; 0x48
   1cc10:	strd	r0, [sp, #56]	; 0x38
   1cc14:	ldrd	r0, [sp, #136]	; 0x88
   1cc18:	and	r7, r7, r3
   1cc1c:	add	r3, sp, #4672	; 0x1240
   1cc20:	add	r3, r3, #16
   1cc24:	and	r6, r6, r2
   1cc28:	ldrd	r2, [r3]
   1cc2c:	str	lr, [sp, #760]	; 0x2f8
   1cc30:	lsl	lr, r9, #3
   1cc34:	eor	r0, r0, r2
   1cc38:	add	r2, sp, #4672	; 0x1240
   1cc3c:	add	r2, r2, #40	; 0x28
   1cc40:	eor	r1, r1, r3
   1cc44:	orr	r3, ip, r9, lsl #13
   1cc48:	str	r3, [r2]
   1cc4c:	add	r2, sp, #4672	; 0x1240
   1cc50:	add	r2, r2, #52	; 0x34
   1cc54:	orr	r3, lr, r8, lsr #29
   1cc58:	str	r3, [r2]
   1cc5c:	ldr	r3, [sp, #760]	; 0x2f8
   1cc60:	orr	r4, r4, r6
   1cc64:	orr	r3, r3, r9, lsl #26
   1cc68:	orr	r5, r5, r7
   1cc6c:	mov	r6, r8
   1cc70:	mov	r7, r9
   1cc74:	lsr	lr, r9, #19
   1cc78:	lsl	ip, r8, #3
   1cc7c:	str	r3, [sp, #760]	; 0x2f8
   1cc80:	ldrd	r8, [sp, #16]
   1cc84:	ldrd	r2, [sp, #56]	; 0x38
   1cc88:	adds	r2, r2, r8
   1cc8c:	adc	r3, r3, r9
   1cc90:	mov	r9, r3
   1cc94:	add	r3, sp, #4672	; 0x1240
   1cc98:	mov	r8, r2
   1cc9c:	add	r3, r3, #24
   1cca0:	strd	r8, [sp, #200]	; 0xc8
   1cca4:	ldrd	r8, [r3]
   1cca8:	add	r3, sp, #4672	; 0x1240
   1ccac:	add	r3, r3, #32
   1ccb0:	adds	r0, r0, r4
   1ccb4:	ldrd	r2, [r3]
   1ccb8:	adc	r1, r1, r5
   1ccbc:	eor	r8, r8, r2
   1ccc0:	add	r2, sp, #4672	; 0x1240
   1ccc4:	add	r2, r2, #44	; 0x2c
   1ccc8:	eor	r9, r9, r3
   1cccc:	orr	r3, lr, r6, lsl #13
   1ccd0:	str	r3, [r2]
   1ccd4:	add	r2, sp, #4672	; 0x1240
   1ccd8:	add	r2, r2, #48	; 0x30
   1ccdc:	orr	r3, ip, r7, lsr #29
   1cce0:	str	r3, [r2]
   1cce4:	add	r3, sp, #752	; 0x2f0
   1cce8:	mov	r4, r8
   1ccec:	mov	r5, r9
   1ccf0:	ldrd	r8, [r3]
   1ccf4:	lsr	r3, r7, #6
   1ccf8:	str	r3, [sp, #764]	; 0x2fc
   1ccfc:	ldrd	r2, [sp, #56]	; 0x38
   1cd00:	eor	r8, r8, r4
   1cd04:	eor	r9, r9, r5
   1cd08:	adds	r2, r2, r0
   1cd0c:	adc	r3, r3, r1
   1cd10:	mov	r7, r3
   1cd14:	add	r3, sp, #4672	; 0x1240
   1cd18:	add	r3, r3, #40	; 0x28
   1cd1c:	mov	r4, r8
   1cd20:	mov	r5, r9
   1cd24:	ldrd	r8, [r3]
   1cd28:	add	r3, sp, #4672	; 0x1240
   1cd2c:	add	r3, r3, #48	; 0x30
   1cd30:	ldrd	r0, [r3]
   1cd34:	mov	r6, r2
   1cd38:	eor	r8, r8, r0
   1cd3c:	eor	r9, r9, r1
   1cd40:	ldrd	r0, [sp, #184]	; 0xb8
   1cd44:	strd	r6, [sp, #208]	; 0xd0
   1cd48:	mov	r6, r8
   1cd4c:	adds	r0, r0, r4
   1cd50:	mov	r7, r9
   1cd54:	adc	r1, r1, r5
   1cd58:	ldrd	r8, [sp, #200]	; 0xc8
   1cd5c:	mov	r5, r1
   1cd60:	add	r1, sp, #760	; 0x2f8
   1cd64:	lsr	r2, r8, #14
   1cd68:	lsr	r3, r8, #18
   1cd6c:	ldrd	r8, [r1]
   1cd70:	mov	r4, r0
   1cd74:	ldrd	r0, [sp, #88]	; 0x58
   1cd78:	eor	r8, r8, r6
   1cd7c:	eor	r9, r9, r7
   1cd80:	mov	r6, r8
   1cd84:	mov	r7, r9
   1cd88:	ldrd	r8, [sp, #200]	; 0xc8
   1cd8c:	b	1cda0 <dcngettext@plt+0xbdb0>
   1cd90:	ldmlt	r2, {r3, r6, r7, ip, lr, pc}^
   1cd94:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   1cd98:	cmppl	r1, r3, asr fp
   1cd9c:	cdpne	12, 3, cr6, cr7, cr8, {0}
   1cda0:	adds	r0, r0, r4
   1cda4:	adc	r1, r1, r5
   1cda8:	mov	r5, r1
   1cdac:	orr	r1, r2, r9, lsl #18
   1cdb0:	add	r2, sp, #4672	; 0x1240
   1cdb4:	add	r2, r2, #56	; 0x38
   1cdb8:	str	r1, [r2]
   1cdbc:	add	r1, sp, #4736	; 0x1280
   1cdc0:	adds	r0, r0, r6
   1cdc4:	lsr	r2, r9, #14
   1cdc8:	orr	r3, r3, r9, lsl #14
   1cdcc:	str	r3, [r1]
   1cdd0:	adc	r1, r5, r7
   1cdd4:	orr	r5, r2, r8, lsl #18
   1cdd8:	add	r2, sp, #4672	; 0x1240
   1cddc:	add	r2, r2, #60	; 0x3c
   1cde0:	ldrd	r6, [sp, #208]	; 0xd0
   1cde4:	str	r5, [r2]
   1cde8:	add	r5, sp, #4736	; 0x1280
   1cdec:	lsl	lr, r9, #23
   1cdf0:	add	r5, r5, #12
   1cdf4:	lsr	r4, r6, #28
   1cdf8:	orr	lr, lr, r8, lsr #9
   1cdfc:	str	lr, [r5]
   1ce00:	orr	r5, r4, r7, lsl #4
   1ce04:	add	r4, sp, #4736	; 0x1280
   1ce08:	add	r4, r4, #16
   1ce0c:	str	r5, [r4]
   1ce10:	add	r4, sp, #4736	; 0x1280
   1ce14:	lsl	ip, r7, #30
   1ce18:	add	r4, r4, #28
   1ce1c:	orr	ip, ip, r6, lsr #2
   1ce20:	str	ip, [r4]
   1ce24:	add	r2, sp, #4736	; 0x1280
   1ce28:	sub	r5, pc, #152	; 0x98
   1ce2c:	ldrd	r4, [r5]
   1ce30:	lsr	r3, r9, #18
   1ce34:	add	r2, r2, #4
   1ce38:	orr	r3, r3, r8, lsl #14
   1ce3c:	adds	r4, r4, r0
   1ce40:	str	r3, [r2]
   1ce44:	ldrd	r2, [sp, #120]	; 0x78
   1ce48:	adc	r5, r5, r1
   1ce4c:	strd	r0, [sp, #56]	; 0x38
   1ce50:	lsl	lr, r8, #23
   1ce54:	mov	r0, r4
   1ce58:	mov	r1, r5
   1ce5c:	mov	r4, r8
   1ce60:	mov	r5, r9
   1ce64:	ldrd	r8, [sp, #144]	; 0x90
   1ce68:	eor	r3, r3, fp
   1ce6c:	and	r5, r5, r3
   1ce70:	mov	r3, r5
   1ce74:	lsr	r5, r8, #7
   1ce78:	str	r5, [sp, #768]	; 0x300
   1ce7c:	ldr	r5, [sp, #204]	; 0xcc
   1ce80:	eor	r2, r2, sl
   1ce84:	lsr	ip, r7, #28
   1ce88:	orr	lr, lr, r5, lsr #9
   1ce8c:	add	r5, sp, #4736	; 0x1280
   1ce90:	add	r5, r5, #8
   1ce94:	str	lr, [r5]
   1ce98:	add	lr, sp, #4736	; 0x1280
   1ce9c:	and	r4, r4, r2
   1cea0:	add	lr, lr, #20
   1cea4:	mov	r2, r4
   1cea8:	orr	ip, ip, r6, lsl #4
   1ceac:	lsl	r4, r6, #30
   1ceb0:	str	ip, [lr]
   1ceb4:	orr	ip, r4, r7, lsr #2
   1ceb8:	add	r4, sp, #4736	; 0x1280
   1cebc:	add	r4, r4, #24
   1cec0:	str	ip, [r4]
   1cec4:	add	r4, sp, #4736	; 0x1280
   1cec8:	lsl	r5, r7, #25
   1cecc:	add	r4, r4, #36	; 0x24
   1ced0:	orr	ip, r5, r6, lsr #7
   1ced4:	str	ip, [r4]
   1ced8:	ldrd	r4, [sp, #32]
   1cedc:	lsr	lr, r8, #1
   1cee0:	lsl	ip, r6, #25
   1cee4:	adds	r4, r4, r0
   1cee8:	adc	r5, r5, r1
   1ceec:	mov	r0, r4
   1cef0:	mov	r1, r5
   1cef4:	ldrd	r4, [sp, #120]	; 0x78
   1cef8:	eor	r4, r4, r2
   1cefc:	mov	r2, r4
   1cf00:	add	r4, sp, #4672	; 0x1240
   1cf04:	add	r4, r4, #56	; 0x38
   1cf08:	ldrd	r8, [r4]
   1cf0c:	add	r4, sp, #4736	; 0x1280
   1cf10:	eor	r5, r5, r3
   1cf14:	mov	r3, r5
   1cf18:	ldrd	r4, [r4]
   1cf1c:	eor	r8, r8, r4
   1cf20:	eor	r9, r9, r5
   1cf24:	ldrd	r4, [sp, #144]	; 0x90
   1cf28:	mov	r6, r8
   1cf2c:	add	r8, sp, #4736	; 0x1280
   1cf30:	add	r8, r8, #40	; 0x28
   1cf34:	orr	lr, lr, r5, lsl #31
   1cf38:	str	lr, [r8]
   1cf3c:	lsr	lr, r4, #8
   1cf40:	add	r4, sp, #4736	; 0x1280
   1cf44:	add	r4, r4, #48	; 0x30
   1cf48:	orr	lr, lr, r5, lsl #24
   1cf4c:	mov	r7, r9
   1cf50:	str	lr, [r4]
   1cf54:	ldrd	r8, [sp, #40]	; 0x28
   1cf58:	ldrd	r4, [sp, #208]	; 0xd0
   1cf5c:	ldr	lr, [sp, #768]	; 0x300
   1cf60:	orr	r9, r9, r5
   1cf64:	mov	r5, r9
   1cf68:	ldr	r9, [sp, #148]	; 0x94
   1cf6c:	orr	r8, r8, r4
   1cf70:	mov	r4, r8
   1cf74:	orr	lr, lr, r9, lsl #25
   1cf78:	str	lr, [sp, #768]	; 0x300
   1cf7c:	ldr	lr, [sp, #212]	; 0xd4
   1cf80:	adds	r8, r2, r0
   1cf84:	orr	ip, ip, lr, lsr #7
   1cf88:	add	lr, sp, #4736	; 0x1280
   1cf8c:	add	lr, lr, #32
   1cf90:	str	ip, [lr]
   1cf94:	lsr	ip, r9, #1
   1cf98:	adc	r9, r3, r1
   1cf9c:	add	r3, sp, #4736	; 0x1280
   1cfa0:	add	r3, r3, #8
   1cfa4:	strd	r8, [sp, #16]
   1cfa8:	ldrd	r8, [r3]
   1cfac:	add	r3, sp, #4736	; 0x1280
   1cfb0:	add	r3, r3, #16
   1cfb4:	eor	r8, r8, r6
   1cfb8:	eor	r9, r9, r7
   1cfbc:	mov	r6, r8
   1cfc0:	mov	r7, r9
   1cfc4:	ldrd	r8, [r3]
   1cfc8:	add	r3, sp, #4736	; 0x1280
   1cfcc:	add	r3, r3, #24
   1cfd0:	ldrd	r0, [sp, #72]	; 0x48
   1cfd4:	ldrd	r2, [r3]
   1cfd8:	and	r0, r0, r4
   1cfdc:	eor	r8, r8, r2
   1cfe0:	eor	r9, r9, r3
   1cfe4:	ldrd	r2, [sp, #144]	; 0x90
   1cfe8:	mov	r4, r0
   1cfec:	add	r0, sp, #4736	; 0x1280
   1cff0:	and	r1, r1, r5
   1cff4:	add	r0, r0, #44	; 0x2c
   1cff8:	mov	r5, r1
   1cffc:	orr	r1, ip, r2, lsl #31
   1d000:	str	r1, [r0]
   1d004:	add	r0, sp, #4736	; 0x1280
   1d008:	lsr	ip, r3, #8
   1d00c:	add	r0, r0, #52	; 0x34
   1d010:	orr	r1, ip, r2, lsl #24
   1d014:	str	r1, [r0]
   1d018:	ldrd	r0, [sp, #24]
   1d01c:	lsr	r3, r3, #7
   1d020:	str	r3, [sp, #772]	; 0x304
   1d024:	lsr	r3, r0, #6
   1d028:	str	r3, [sp, #776]	; 0x308
   1d02c:	ldrd	r2, [sp, #16]
   1d030:	strd	r8, [sp, #32]
   1d034:	ldrd	r8, [sp, #40]	; 0x28
   1d038:	adds	r2, r2, r6
   1d03c:	adc	r3, r3, r7
   1d040:	ldrd	r6, [sp, #208]	; 0xd0
   1d044:	lsr	ip, r0, #19
   1d048:	ldrd	r0, [sp, #32]
   1d04c:	and	r8, r8, r6
   1d050:	and	r9, r9, r7
   1d054:	mov	r6, r8
   1d058:	mov	r7, r9
   1d05c:	ldrd	r8, [lr]
   1d060:	orr	r4, r4, r6
   1d064:	orr	r5, r5, r7
   1d068:	ldrd	r6, [sp, #24]
   1d06c:	eor	r0, r0, r8
   1d070:	add	r8, sp, #4736	; 0x1280
   1d074:	add	r8, r8, #56	; 0x38
   1d078:	lsl	lr, r7, #3
   1d07c:	orr	ip, ip, r7, lsl #13
   1d080:	str	ip, [r8]
   1d084:	orr	ip, lr, r6, lsr #29
   1d088:	add	lr, sp, #4800	; 0x12c0
   1d08c:	eor	r1, r1, r9
   1d090:	add	lr, lr, #4
   1d094:	ldr	r9, [sp, #776]	; 0x308
   1d098:	str	ip, [lr]
   1d09c:	lsr	lr, r7, #19
   1d0a0:	orr	r7, r9, r7, lsl #26
   1d0a4:	str	r7, [sp, #776]	; 0x308
   1d0a8:	lsl	ip, r6, #3
   1d0ac:	ldrd	r6, [sp, #64]	; 0x40
   1d0b0:	adds	r6, r6, r2
   1d0b4:	adc	r7, r7, r3
   1d0b8:	adds	r0, r0, r4
   1d0bc:	add	r4, sp, #4736	; 0x1280
   1d0c0:	add	r4, r4, #40	; 0x28
   1d0c4:	ldrd	r8, [r4]
   1d0c8:	add	r4, sp, #4736	; 0x1280
   1d0cc:	add	r4, r4, #48	; 0x30
   1d0d0:	adc	r1, r1, r5
   1d0d4:	ldrd	r4, [r4]
   1d0d8:	strd	r6, [sp, #64]	; 0x40
   1d0dc:	ldrd	r6, [sp, #24]
   1d0e0:	eor	r8, r8, r4
   1d0e4:	mov	r4, r8
   1d0e8:	add	r8, sp, #4736	; 0x1280
   1d0ec:	add	r8, r8, #60	; 0x3c
   1d0f0:	orr	lr, lr, r6, lsl #13
   1d0f4:	str	lr, [r8]
   1d0f8:	add	lr, sp, #4800	; 0x12c0
   1d0fc:	orr	ip, ip, r7, lsr #29
   1d100:	str	ip, [lr]
   1d104:	add	ip, sp, #768	; 0x300
   1d108:	eor	r9, r9, r5
   1d10c:	adds	r6, r0, r2
   1d110:	mov	r5, r9
   1d114:	ldrd	r8, [ip]
   1d118:	lsr	ip, r7, #6
   1d11c:	adc	r7, r1, r3
   1d120:	add	r3, sp, #4736	; 0x1280
   1d124:	add	r3, r3, #56	; 0x38
   1d128:	eor	r8, r8, r4
   1d12c:	eor	r9, r9, r5
   1d130:	mov	r4, r8
   1d134:	mov	r5, r9
   1d138:	ldrd	r8, [r3]
   1d13c:	ldrd	r2, [lr]
   1d140:	strd	r6, [sp, #16]
   1d144:	str	ip, [sp, #780]	; 0x30c
   1d148:	eor	r8, r8, r2
   1d14c:	eor	r9, r9, r3
   1d150:	ldrd	r2, [sp, #80]	; 0x50
   1d154:	mov	r6, r8
   1d158:	mov	r7, r9
   1d15c:	adds	r2, r2, r4
   1d160:	ldrd	r8, [sp, #64]	; 0x40
   1d164:	adc	r3, r3, r5
   1d168:	mov	r5, r3
   1d16c:	add	r3, sp, #776	; 0x308
   1d170:	lsr	ip, r8, #14
   1d174:	lsr	lr, r8, #18
   1d178:	ldrd	r8, [r3]
   1d17c:	mov	r4, r2
   1d180:	ldrd	r2, [sp, #112]	; 0x70
   1d184:	eor	r8, r8, r6
   1d188:	eor	r9, r9, r7
   1d18c:	mov	r6, r8
   1d190:	mov	r7, r9
   1d194:	ldrd	r8, [sp, #64]	; 0x40
   1d198:	adds	r2, r2, r4
   1d19c:	adc	r3, r3, r5
   1d1a0:	mov	r4, r2
   1d1a4:	add	r2, sp, #4800	; 0x12c0
   1d1a8:	mov	r5, r3
   1d1ac:	add	r2, r2, #8
   1d1b0:	orr	r3, ip, r9, lsl #18
   1d1b4:	add	ip, sp, #4800	; 0x12c0
   1d1b8:	add	ip, ip, #16
   1d1bc:	str	r3, [r2]
   1d1c0:	adds	r8, r4, r6
   1d1c4:	orr	r3, lr, r9, lsl #14
   1d1c8:	lsr	r2, r9, #14
   1d1cc:	str	r3, [ip]
   1d1d0:	lsr	r3, r9, #18
   1d1d4:	adc	r9, r5, r7
   1d1d8:	ldrd	r6, [sp, #64]	; 0x40
   1d1dc:	ldr	ip, [sp, #16]
   1d1e0:	add	r1, pc, #872	; 0x368
   1d1e4:	ldrd	r0, [r1]
   1d1e8:	orr	r5, r2, r6, lsl #18
   1d1ec:	add	r2, sp, #4800	; 0x12c0
   1d1f0:	add	r2, r2, #12
   1d1f4:	str	r5, [r2]
   1d1f8:	add	r5, sp, #4800	; 0x12c0
   1d1fc:	lsl	lr, r7, #23
   1d200:	add	r5, r5, #28
   1d204:	orr	lr, lr, r6, lsr #9
   1d208:	str	lr, [r5]
   1d20c:	lsl	r5, r6, #23
   1d210:	str	r5, [sp, #32]
   1d214:	ldr	r5, [sp, #20]
   1d218:	add	lr, sp, #4800	; 0x12c0
   1d21c:	lsr	r4, ip, #28
   1d220:	add	r2, sp, #4800	; 0x12c0
   1d224:	add	lr, lr, #32
   1d228:	ldr	ip, [sp, #20]
   1d22c:	add	r2, r2, #20
   1d230:	orr	r5, r4, r5, lsl #4
   1d234:	str	r5, [lr]
   1d238:	orr	r3, r3, r6, lsl #14
   1d23c:	ldrd	r4, [sp, #16]
   1d240:	str	r3, [r2]
   1d244:	add	lr, sp, #4800	; 0x12c0
   1d248:	ldrd	r2, [sp, #200]	; 0xc8
   1d24c:	strd	r8, [sp, #136]	; 0x88
   1d250:	add	lr, lr, #44	; 0x2c
   1d254:	adds	r8, r8, r0
   1d258:	lsl	ip, ip, #30
   1d25c:	orr	ip, ip, r4, lsr #2
   1d260:	adc	r9, r9, r1
   1d264:	eor	r3, r3, fp
   1d268:	mov	r0, r8
   1d26c:	mov	r1, r9
   1d270:	str	ip, [lr]
   1d274:	ldr	lr, [sp, #16]
   1d278:	lsr	ip, r5, #28
   1d27c:	ldrd	r8, [sp, #168]	; 0xa8
   1d280:	mov	r5, r7
   1d284:	eor	r2, r2, sl
   1d288:	mov	r4, r6
   1d28c:	and	r5, r5, r3
   1d290:	mov	r3, r5
   1d294:	and	r4, r4, r2
   1d298:	ldr	r5, [sp, #32]
   1d29c:	mov	r2, r4
   1d2a0:	lsl	r4, lr, #30
   1d2a4:	lsr	lr, r8, #7
   1d2a8:	str	lr, [sp, #784]	; 0x310
   1d2ac:	orr	lr, r5, r7, lsr #9
   1d2b0:	add	r5, sp, #4800	; 0x12c0
   1d2b4:	add	r5, r5, #24
   1d2b8:	ldrd	r6, [sp, #16]
   1d2bc:	str	lr, [r5]
   1d2c0:	add	lr, sp, #4800	; 0x12c0
   1d2c4:	add	lr, lr, #36	; 0x24
   1d2c8:	orr	ip, ip, r6, lsl #4
   1d2cc:	str	ip, [lr]
   1d2d0:	orr	ip, r4, r7, lsr #2
   1d2d4:	add	r4, sp, #4800	; 0x12c0
   1d2d8:	add	r4, r4, #40	; 0x28
   1d2dc:	str	ip, [r4]
   1d2e0:	add	r4, sp, #4800	; 0x12c0
   1d2e4:	lsl	r5, r7, #25
   1d2e8:	add	r4, r4, #52	; 0x34
   1d2ec:	orr	ip, r5, r6, lsr #7
   1d2f0:	str	ip, [r4]
   1d2f4:	ldrd	r4, [sp, #120]	; 0x78
   1d2f8:	lsr	lr, r8, #1
   1d2fc:	lsl	ip, r6, #25
   1d300:	adds	r4, r4, r0
   1d304:	adc	r5, r5, r1
   1d308:	mov	r1, r5
   1d30c:	eor	r5, r3, fp
   1d310:	add	r3, sp, #4800	; 0x12c0
   1d314:	add	r3, r3, #8
   1d318:	ldrd	r8, [r3]
   1d31c:	add	r3, sp, #4800	; 0x12c0
   1d320:	mov	r0, r4
   1d324:	add	r3, r3, #16
   1d328:	eor	r4, r2, sl
   1d32c:	add	r2, sp, #4800	; 0x12c0
   1d330:	strd	r4, [sp, #32]
   1d334:	ldrd	r4, [r3]
   1d338:	add	r2, r2, #56	; 0x38
   1d33c:	eor	r8, r8, r4
   1d340:	eor	r9, r9, r5
   1d344:	mov	r6, r8
   1d348:	mov	r7, r9
   1d34c:	ldrd	r8, [sp, #168]	; 0xa8
   1d350:	ldrd	r4, [sp, #208]	; 0xd0
   1d354:	orr	r3, lr, r9, lsl #31
   1d358:	str	r3, [r2]
   1d35c:	lsr	lr, r8, #8
   1d360:	add	r2, sp, #4864	; 0x1300
   1d364:	orr	r3, lr, r9, lsl #24
   1d368:	str	r3, [r2]
   1d36c:	ldrd	r2, [sp, #16]
   1d370:	add	lr, sp, #4800	; 0x12c0
   1d374:	add	lr, lr, #60	; 0x3c
   1d378:	orr	r4, r4, r2
   1d37c:	add	r2, sp, #4800	; 0x12c0
   1d380:	add	r2, r2, #48	; 0x30
   1d384:	orr	r5, r5, r3
   1d388:	orr	r3, ip, r3, lsr #7
   1d38c:	str	r3, [r2]
   1d390:	ldrd	r2, [sp, #32]
   1d394:	lsr	ip, r9, #1
   1d398:	adds	r2, r2, r0
   1d39c:	adc	r3, r3, r1
   1d3a0:	add	r1, sp, #4800	; 0x12c0
   1d3a4:	add	r1, r1, #24
   1d3a8:	ldrd	r8, [r1]
   1d3ac:	add	r1, sp, #4800	; 0x12c0
   1d3b0:	add	r1, r1, #32
   1d3b4:	eor	r8, r8, r6
   1d3b8:	eor	r9, r9, r7
   1d3bc:	mov	r6, r8
   1d3c0:	mov	r7, r9
   1d3c4:	ldrd	r8, [r1]
   1d3c8:	add	r1, sp, #4800	; 0x12c0
   1d3cc:	add	r1, r1, #40	; 0x28
   1d3d0:	adds	r2, r2, r6
   1d3d4:	ldrd	r0, [r1]
   1d3d8:	adc	r3, r3, r7
   1d3dc:	eor	r8, r8, r0
   1d3e0:	eor	r9, r9, r1
   1d3e4:	ldrd	r0, [sp, #168]	; 0xa8
   1d3e8:	strd	r8, [sp, #32]
   1d3ec:	ldrd	r8, [sp, #40]	; 0x28
   1d3f0:	orr	ip, ip, r0, lsl #31
   1d3f4:	str	ip, [lr]
   1d3f8:	add	lr, sp, #4864	; 0x1300
   1d3fc:	lsr	ip, r1, #8
   1d400:	add	lr, lr, #4
   1d404:	orr	ip, ip, r0, lsl #24
   1d408:	str	ip, [lr]
   1d40c:	ldr	ip, [sp, #784]	; 0x310
   1d410:	and	r8, r8, r4
   1d414:	orr	r1, ip, r1, lsl #25
   1d418:	str	r1, [sp, #784]	; 0x310
   1d41c:	ldrd	r0, [sp, #56]	; 0x38
   1d420:	and	r9, r9, r5
   1d424:	mov	r4, r8
   1d428:	lsr	r1, r0, #6
   1d42c:	lsr	ip, r0, #19
   1d430:	str	r1, [sp, #792]	; 0x318
   1d434:	ldrd	r6, [sp, #208]	; 0xd0
   1d438:	ldrd	r0, [sp, #16]
   1d43c:	mov	r5, r9
   1d440:	and	r7, r7, r1
   1d444:	add	r1, sp, #4800	; 0x12c0
   1d448:	add	r1, r1, #48	; 0x30
   1d44c:	and	r6, r6, r0
   1d450:	ldrd	r8, [r1]
   1d454:	ldrd	r0, [sp, #32]
   1d458:	orr	r4, r4, r6
   1d45c:	orr	r5, r5, r7
   1d460:	ldrd	r6, [sp, #56]	; 0x38
   1d464:	eor	r0, r0, r8
   1d468:	add	r8, sp, #4864	; 0x1300
   1d46c:	add	r8, r8, #8
   1d470:	lsl	lr, r7, #3
   1d474:	orr	ip, ip, r7, lsl #13
   1d478:	str	ip, [r8]
   1d47c:	orr	ip, lr, r6, lsr #29
   1d480:	add	lr, sp, #4864	; 0x1300
   1d484:	add	lr, lr, #20
   1d488:	str	ip, [lr]
   1d48c:	ldr	ip, [sp, #172]	; 0xac
   1d490:	eor	r1, r1, r9
   1d494:	ldr	r9, [sp, #792]	; 0x318
   1d498:	lsr	lr, r7, #19
   1d49c:	lsr	ip, ip, #7
   1d4a0:	orr	r7, r9, r7, lsl #26
   1d4a4:	str	ip, [sp, #788]	; 0x314
   1d4a8:	str	r7, [sp, #792]	; 0x318
   1d4ac:	lsl	ip, r6, #3
   1d4b0:	ldrd	r6, [sp, #72]	; 0x48
   1d4b4:	adds	r6, r6, r2
   1d4b8:	adc	r7, r7, r3
   1d4bc:	adds	r0, r0, r4
   1d4c0:	add	r4, sp, #4800	; 0x12c0
   1d4c4:	add	r4, r4, #56	; 0x38
   1d4c8:	ldrd	r8, [r4]
   1d4cc:	add	r4, sp, #4864	; 0x1300
   1d4d0:	adc	r1, r1, r5
   1d4d4:	ldrd	r4, [r4]
   1d4d8:	strd	r6, [sp, #80]	; 0x50
   1d4dc:	eor	r8, r8, r4
   1d4e0:	eor	r9, r9, r5
   1d4e4:	ldrd	r4, [sp, #56]	; 0x38
   1d4e8:	mov	r6, r8
   1d4ec:	add	r8, sp, #4864	; 0x1300
   1d4f0:	add	r8, r8, #12
   1d4f4:	orr	lr, lr, r4, lsl #13
   1d4f8:	str	lr, [r8]
   1d4fc:	add	lr, sp, #4864	; 0x1300
   1d500:	add	lr, lr, #16
   1d504:	orr	ip, ip, r5, lsr #29
   1d508:	str	ip, [lr]
   1d50c:	add	ip, sp, #784	; 0x310
   1d510:	adds	r4, r0, r2
   1d514:	mov	r7, r9
   1d518:	ldrd	r8, [ip]
   1d51c:	lsr	ip, r5, #6
   1d520:	adc	r5, r1, r3
   1d524:	add	r3, sp, #4864	; 0x1300
   1d528:	add	r3, r3, #8
   1d52c:	eor	r8, r8, r6
   1d530:	eor	r9, r9, r7
   1d534:	ldrd	r0, [r3]
   1d538:	mov	r6, r8
   1d53c:	mov	r7, r9
   1d540:	ldrd	r8, [lr]
   1d544:	ldrd	r2, [sp, #144]	; 0x90
   1d548:	str	ip, [sp, #796]	; 0x31c
   1d54c:	b	1d560 <dcngettext@plt+0xc570>
   1d550:	svcle	0x008eeb99
   1d554:	strbcs	r7, [r8, -ip, asr #14]
   1d558:	orrs	r4, fp, r8, lsr #17
   1d55c:	ldrtcc	fp, [r0], #3253	; 0xcb5
   1d560:	eor	r0, r0, r8
   1d564:	eor	r1, r1, r9
   1d568:	ldrd	r8, [sp, #80]	; 0x50
   1d56c:	adds	r2, r2, r6
   1d570:	add	ip, sp, #792	; 0x318
   1d574:	adc	r3, r3, r7
   1d578:	mov	r6, r2
   1d57c:	mov	r7, r3
   1d580:	lsr	r2, r8, #14
   1d584:	lsr	r3, r8, #18
   1d588:	ldrd	r8, [ip]
   1d58c:	strd	r4, [sp, #120]	; 0x78
   1d590:	eor	r8, r8, r0
   1d594:	eor	r9, r9, r1
   1d598:	ldrd	r0, [sp, #176]	; 0xb0
   1d59c:	mov	r4, r8
   1d5a0:	mov	r5, r9
   1d5a4:	ldrd	r8, [sp, #80]	; 0x50
   1d5a8:	adds	r0, r0, r6
   1d5ac:	adc	r1, r1, r7
   1d5b0:	mov	r7, r1
   1d5b4:	orr	r1, r2, r9, lsl #18
   1d5b8:	add	r2, sp, #4864	; 0x1300
   1d5bc:	mov	r6, r0
   1d5c0:	add	r2, r2, #24
   1d5c4:	adds	r4, r4, r6
   1d5c8:	mov	r0, r8
   1d5cc:	str	r1, [r2]
   1d5d0:	mov	r8, r4
   1d5d4:	add	r1, sp, #4864	; 0x1300
   1d5d8:	mov	r4, r0
   1d5dc:	adc	r5, r5, r7
   1d5e0:	lsr	r2, r9, #14
   1d5e4:	ldrd	r6, [sp, #120]	; 0x78
   1d5e8:	add	r1, r1, #32
   1d5ec:	orr	lr, r2, r4, lsl #18
   1d5f0:	orr	r3, r3, r9, lsl #14
   1d5f4:	add	r2, sp, #4864	; 0x1300
   1d5f8:	str	r3, [r1]
   1d5fc:	add	r2, r2, #28
   1d600:	mov	r1, r9
   1d604:	strd	r6, [sp, #32]
   1d608:	lsl	r0, r1, #23
   1d60c:	ldr	r1, [sp, #36]	; 0x24
   1d610:	str	lr, [r2]
   1d614:	add	r2, sp, #4864	; 0x1300
   1d618:	lsr	r3, r9, #18
   1d61c:	add	r2, r2, #36	; 0x24
   1d620:	orr	r3, r3, r4, lsl #14
   1d624:	str	r3, [r2]
   1d628:	lsr	ip, r6, #28
   1d62c:	ldrd	r2, [sp, #64]	; 0x40
   1d630:	ldrd	r6, [sp, #200]	; 0xc8
   1d634:	orr	lr, r0, r4, lsr #9
   1d638:	add	r0, sp, #4864	; 0x1300
   1d63c:	eor	r6, r6, r2
   1d640:	eor	r7, r7, r3
   1d644:	add	r0, r0, #44	; 0x2c
   1d648:	mov	r2, r6
   1d64c:	mov	r3, r7
   1d650:	ldrd	r6, [sp, #32]
   1d654:	str	lr, [r0]
   1d658:	add	r0, sp, #4864	; 0x1300
   1d65c:	add	r0, r0, #48	; 0x30
   1d660:	orr	ip, ip, r7, lsl #4
   1d664:	str	ip, [r0]
   1d668:	add	r0, sp, #4864	; 0x1300
   1d66c:	add	r0, r0, #60	; 0x3c
   1d670:	lsl	r1, r1, #30
   1d674:	orr	r1, r1, r6, lsr #2
   1d678:	str	r1, [r0]
   1d67c:	lsr	r0, r7, #28
   1d680:	str	r0, [sp, #32]
   1d684:	sub	r1, pc, #308	; 0x134
   1d688:	ldrd	r0, [r1]
   1d68c:	mov	r9, r5
   1d690:	lsl	lr, r4, #23
   1d694:	adds	r0, r0, r8
   1d698:	strd	r8, [sp, #72]	; 0x48
   1d69c:	ldrd	r8, [sp, #80]	; 0x50
   1d6a0:	mov	r4, r0
   1d6a4:	str	lr, [sp, #120]	; 0x78
   1d6a8:	mov	r0, r8
   1d6ac:	adc	r1, r1, r5
   1d6b0:	and	r0, r0, r2
   1d6b4:	ldr	lr, [sp, #120]	; 0x78
   1d6b8:	mov	r5, r1
   1d6bc:	mov	r2, r0
   1d6c0:	mov	r1, r9
   1d6c4:	add	r0, sp, #4864	; 0x1300
   1d6c8:	and	r1, r1, r3
   1d6cc:	add	r0, r0, #40	; 0x28
   1d6d0:	mov	r3, r1
   1d6d4:	orr	r1, lr, r9, lsr #9
   1d6d8:	str	r1, [r0]
   1d6dc:	ldr	r0, [sp, #32]
   1d6e0:	lsl	ip, r6, #30
   1d6e4:	orr	r1, r0, r6, lsl #4
   1d6e8:	add	r0, sp, #4864	; 0x1300
   1d6ec:	add	r0, r0, #52	; 0x34
   1d6f0:	str	r1, [r0]
   1d6f4:	ldr	r1, [sp, #192]	; 0xc0
   1d6f8:	lsl	lr, r7, #25
   1d6fc:	mov	r8, r6
   1d700:	lsr	r0, r1, #1
   1d704:	orr	r1, ip, r7, lsr #2
   1d708:	add	ip, sp, #4864	; 0x1300
   1d70c:	add	ip, ip, #56	; 0x38
   1d710:	str	r1, [ip]
   1d714:	add	ip, sp, #4928	; 0x1340
   1d718:	add	ip, ip, #4
   1d71c:	orr	r1, lr, r6, lsr #7
   1d720:	str	r1, [ip]
   1d724:	add	ip, sp, #4864	; 0x1300
   1d728:	lsl	r1, r6, #25
   1d72c:	add	ip, ip, #24
   1d730:	adds	r6, sl, r4
   1d734:	mov	r9, r7
   1d738:	adc	r7, fp, r5
   1d73c:	ldrd	r4, [sp, #200]	; 0xc8
   1d740:	ldrd	sl, [ip]
   1d744:	add	ip, sp, #4864	; 0x1300
   1d748:	add	ip, ip, #32
   1d74c:	eor	r4, r4, r2
   1d750:	eor	r5, r5, r3
   1d754:	mov	r2, r4
   1d758:	mov	r3, r5
   1d75c:	ldrd	r4, [ip]
   1d760:	strd	r6, [sp, #32]
   1d764:	orr	r1, r1, r9, lsr #7
   1d768:	eor	sl, sl, r4
   1d76c:	eor	fp, fp, r5
   1d770:	mov	r6, sl
   1d774:	mov	r7, fp
   1d778:	ldrd	sl, [sp, #192]	; 0xc0
   1d77c:	strd	r8, [sp, #120]	; 0x78
   1d780:	add	lr, sp, #4928	; 0x1340
   1d784:	orr	ip, r0, fp, lsl #31
   1d788:	add	r0, sp, #4928	; 0x1340
   1d78c:	add	r0, r0, #8
   1d790:	str	ip, [r0]
   1d794:	lsr	r0, sl, #8
   1d798:	orr	ip, r0, fp, lsl #24
   1d79c:	add	r0, sp, #4928	; 0x1340
   1d7a0:	add	r0, r0, #16
   1d7a4:	str	ip, [r0]
   1d7a8:	lsr	ip, sl, #7
   1d7ac:	ldrd	sl, [sp, #16]
   1d7b0:	add	r0, sp, #4928	; 0x1340
   1d7b4:	str	ip, [sp, #800]	; 0x320
   1d7b8:	orr	sl, sl, r8
   1d7bc:	orr	fp, fp, r9
   1d7c0:	str	r1, [r0]
   1d7c4:	ldrd	r8, [sp, #192]	; 0xc0
   1d7c8:	ldrd	r0, [sp, #32]
   1d7cc:	mov	r4, sl
   1d7d0:	mov	r5, fp
   1d7d4:	adds	r0, r0, r2
   1d7d8:	adc	r1, r1, r3
   1d7dc:	mov	r3, r1
   1d7e0:	add	r1, sp, #4864	; 0x1300
   1d7e4:	add	r1, r1, #40	; 0x28
   1d7e8:	ldrd	sl, [r1]
   1d7ec:	add	r1, sp, #4864	; 0x1300
   1d7f0:	add	r1, r1, #48	; 0x30
   1d7f4:	eor	sl, sl, r6
   1d7f8:	eor	fp, fp, r7
   1d7fc:	mov	r6, sl
   1d800:	mov	r7, fp
   1d804:	ldrd	sl, [r1]
   1d808:	add	r1, sp, #4864	; 0x1300
   1d80c:	lsr	ip, r9, #1
   1d810:	add	lr, lr, #12
   1d814:	add	r1, r1, #56	; 0x38
   1d818:	orr	ip, ip, r8, lsl #31
   1d81c:	str	ip, [lr]
   1d820:	mov	r2, r0
   1d824:	add	lr, sp, #4928	; 0x1340
   1d828:	ldrd	r0, [r1]
   1d82c:	lsr	ip, r9, #8
   1d830:	add	lr, lr, #20
   1d834:	orr	ip, ip, r8, lsl #24
   1d838:	str	ip, [lr]
   1d83c:	eor	sl, sl, r0
   1d840:	ldr	ip, [sp, #800]	; 0x320
   1d844:	eor	fp, fp, r1
   1d848:	mov	r0, sl
   1d84c:	mov	r1, fp
   1d850:	ldrd	sl, [sp, #208]	; 0xd0
   1d854:	orr	ip, ip, r9, lsl #25
   1d858:	ldrd	r8, [sp, #136]	; 0x88
   1d85c:	adds	r2, r2, r6
   1d860:	and	sl, sl, r4
   1d864:	and	fp, fp, r5
   1d868:	adc	r3, r3, r7
   1d86c:	lsr	lr, r8, #6
   1d870:	ldrd	r6, [sp, #16]
   1d874:	mov	r4, sl
   1d878:	mov	r5, fp
   1d87c:	ldrd	sl, [sp, #120]	; 0x78
   1d880:	str	lr, [sp, #808]	; 0x328
   1d884:	add	lr, sp, #4928	; 0x1340
   1d888:	and	r6, r6, sl
   1d88c:	and	r7, r7, fp
   1d890:	ldrd	sl, [lr]
   1d894:	orr	r4, r4, r6
   1d898:	add	r6, sp, #4928	; 0x1340
   1d89c:	eor	sl, sl, r0
   1d8a0:	eor	fp, fp, r1
   1d8a4:	mov	r0, sl
   1d8a8:	mov	r1, fp
   1d8ac:	ldrd	sl, [sp, #40]	; 0x28
   1d8b0:	str	ip, [sp, #800]	; 0x320
   1d8b4:	add	r6, r6, #24
   1d8b8:	adds	sl, sl, r2
   1d8bc:	adc	fp, fp, r3
   1d8c0:	adds	r0, r0, r4
   1d8c4:	add	r4, sp, #4928	; 0x1340
   1d8c8:	add	r4, r4, #8
   1d8cc:	strd	sl, [sp, #40]	; 0x28
   1d8d0:	ldrd	sl, [r4]
   1d8d4:	add	r4, sp, #4928	; 0x1340
   1d8d8:	lsr	ip, r8, #19
   1d8dc:	add	r4, r4, #16
   1d8e0:	orr	r5, r5, r7
   1d8e4:	lsl	lr, r9, #3
   1d8e8:	orr	ip, ip, r9, lsl #13
   1d8ec:	str	ip, [r6]
   1d8f0:	adc	r1, r1, r5
   1d8f4:	orr	ip, lr, r8, lsr #29
   1d8f8:	ldrd	r4, [r4]
   1d8fc:	add	lr, sp, #4928	; 0x1340
   1d900:	add	lr, lr, #36	; 0x24
   1d904:	eor	sl, sl, r4
   1d908:	str	ip, [lr]
   1d90c:	add	r4, sp, #4928	; 0x1340
   1d910:	ldr	ip, [sp, #196]	; 0xc4
   1d914:	lsr	lr, r9, #19
   1d918:	add	r4, r4, #28
   1d91c:	orr	lr, lr, r8, lsl #13
   1d920:	str	lr, [r4]
   1d924:	lsr	ip, ip, #7
   1d928:	add	lr, sp, #4928	; 0x1340
   1d92c:	str	ip, [sp, #804]	; 0x324
   1d930:	add	lr, lr, #32
   1d934:	lsl	ip, r8, #3
   1d938:	ldr	r7, [sp, #808]	; 0x328
   1d93c:	orr	ip, ip, r9, lsr #29
   1d940:	str	ip, [lr]
   1d944:	add	ip, sp, #800	; 0x320
   1d948:	orr	r7, r7, r9, lsl #26
   1d94c:	eor	fp, fp, r5
   1d950:	mov	r6, sl
   1d954:	str	r7, [sp, #808]	; 0x328
   1d958:	mov	r7, fp
   1d95c:	ldrd	sl, [ip]
   1d960:	ldrd	r4, [sp, #168]	; 0xa8
   1d964:	adds	r8, r0, r2
   1d968:	eor	sl, sl, r6
   1d96c:	mov	r6, sl
   1d970:	lsr	ip, r9, #6
   1d974:	eor	fp, fp, r7
   1d978:	adc	r9, r1, r3
   1d97c:	add	r3, sp, #4928	; 0x1340
   1d980:	adds	r4, r4, r6
   1d984:	mov	r7, fp
   1d988:	add	r3, r3, #24
   1d98c:	adc	r5, r5, r7
   1d990:	ldrd	r0, [r3]
   1d994:	mov	r6, r4
   1d998:	ldrd	r2, [lr]
   1d99c:	mov	r7, r5
   1d9a0:	ldrd	r4, [sp, #40]	; 0x28
   1d9a4:	str	ip, [sp, #812]	; 0x32c
   1d9a8:	add	ip, sp, #808	; 0x328
   1d9ac:	mov	sl, r8
   1d9b0:	mov	fp, r9
   1d9b4:	eor	r0, r0, r2
   1d9b8:	ldrd	r8, [ip]
   1d9bc:	eor	r1, r1, r3
   1d9c0:	lsr	r2, r4, #14
   1d9c4:	lsr	r3, r4, #18
   1d9c8:	ldrd	r4, [sp, #128]	; 0x80
   1d9cc:	eor	r8, r8, r0
   1d9d0:	eor	r9, r9, r1
   1d9d4:	adds	r4, r4, r6
   1d9d8:	adc	r5, r5, r7
   1d9dc:	mov	r6, r4
   1d9e0:	mov	r7, r5
   1d9e4:	ldrd	r4, [sp, #40]	; 0x28
   1d9e8:	adds	r8, r6, r8
   1d9ec:	adc	r9, r7, r9
   1d9f0:	orr	ip, r2, r5, lsl #18
   1d9f4:	add	r2, sp, #4928	; 0x1340
   1d9f8:	add	r2, r2, #40	; 0x28
   1d9fc:	str	ip, [r2]
   1da00:	lsr	r2, r5, #14
   1da04:	orr	lr, r2, r4, lsl #18
   1da08:	add	ip, sp, #4928	; 0x1340
   1da0c:	add	r2, sp, #4928	; 0x1340
   1da10:	add	ip, ip, #48	; 0x30
   1da14:	add	r2, r2, #44	; 0x2c
   1da18:	orr	r3, r3, r5, lsl #14
   1da1c:	str	lr, [r2]
   1da20:	str	r3, [ip]
   1da24:	ldrd	r6, [sp, #64]	; 0x40
   1da28:	lsr	r3, r5, #18
   1da2c:	add	r2, sp, #4928	; 0x1340
   1da30:	lsl	r0, r5, #23
   1da34:	orr	r3, r3, r4, lsl #14
   1da38:	add	r2, r2, #52	; 0x34
   1da3c:	ldrd	r4, [sp, #80]	; 0x50
   1da40:	str	r3, [r2]
   1da44:	mov	r2, r6
   1da48:	mov	r3, r7
   1da4c:	eor	r2, r2, r4
   1da50:	eor	r3, r3, r5
   1da54:	ldrd	r4, [sp, #40]	; 0x28
   1da58:	lsr	ip, sl, #28
   1da5c:	orr	ip, ip, fp, lsl #4
   1da60:	orr	lr, r0, r4, lsr #9
   1da64:	add	r0, sp, #4928	; 0x1340
   1da68:	add	r0, r0, #60	; 0x3c
   1da6c:	str	lr, [r0]
   1da70:	add	lr, sp, #4992	; 0x1380
   1da74:	lsl	r0, r4, #23
   1da78:	str	ip, [lr]
   1da7c:	ldr	lr, [sp, #44]	; 0x2c
   1da80:	add	ip, sp, #4992	; 0x1380
   1da84:	lsl	r1, fp, #30
   1da88:	orr	lr, r0, lr, lsr #9
   1da8c:	add	r0, sp, #4928	; 0x1340
   1da90:	add	r0, r0, #56	; 0x38
   1da94:	add	ip, ip, #12
   1da98:	str	lr, [r0]
   1da9c:	orr	r1, r1, sl, lsr #2
   1daa0:	add	r5, pc, #888	; 0x378
   1daa4:	ldrd	r4, [r5]
   1daa8:	add	lr, sp, #4992	; 0x1380
   1daac:	str	r1, [ip]
   1dab0:	add	lr, lr, #4
   1dab4:	lsr	r1, fp, #28
   1dab8:	orr	r1, r1, sl, lsl #4
   1dabc:	adds	r4, r4, r8
   1dac0:	str	r1, [lr]
   1dac4:	add	lr, sp, #4992	; 0x1380
   1dac8:	adc	r5, r5, r9
   1dacc:	strd	r8, [sp, #184]	; 0xb8
   1dad0:	lsl	ip, sl, #30
   1dad4:	ldrd	r8, [sp, #40]	; 0x28
   1dad8:	add	lr, lr, #8
   1dadc:	lsl	r0, fp, #25
   1dae0:	orr	ip, ip, fp, lsr #2
   1dae4:	str	ip, [lr]
   1dae8:	orr	ip, r0, sl, lsr #7
   1daec:	add	r0, sp, #4992	; 0x1380
   1daf0:	and	r8, r8, r2
   1daf4:	and	r9, r9, r3
   1daf8:	add	r0, r0, #20
   1dafc:	mov	r2, r8
   1db00:	mov	r3, r9
   1db04:	ldrd	r8, [sp, #200]	; 0xc8
   1db08:	str	ip, [r0]
   1db0c:	eor	r7, r7, r3
   1db10:	add	r0, sp, #4928	; 0x1340
   1db14:	add	r3, sp, #4928	; 0x1340
   1db18:	add	r0, r0, #48	; 0x30
   1db1c:	add	r3, r3, #40	; 0x28
   1db20:	adds	r8, r8, r4
   1db24:	adc	r9, r9, r5
   1db28:	eor	r6, r6, r2
   1db2c:	ldrd	r4, [r0]
   1db30:	ldrd	r2, [r3]
   1db34:	ldr	r1, [sp, #152]	; 0x98
   1db38:	strd	r6, [sp, #32]
   1db3c:	eor	r2, r2, r4
   1db40:	eor	r3, r3, r5
   1db44:	ldrd	r4, [sp, #152]	; 0x98
   1db48:	mov	r6, r2
   1db4c:	add	r2, sp, #4992	; 0x1380
   1db50:	lsr	r1, r1, #1
   1db54:	add	r2, r2, #24
   1db58:	mov	r7, r3
   1db5c:	orr	r3, r1, r5, lsl #31
   1db60:	str	r3, [r2]
   1db64:	add	r2, sp, #4992	; 0x1380
   1db68:	lsr	r1, r4, #8
   1db6c:	add	r2, r2, #32
   1db70:	orr	r3, r1, r5, lsl #24
   1db74:	str	r3, [r2]
   1db78:	add	r2, sp, #4992	; 0x1380
   1db7c:	lsl	ip, sl, #25
   1db80:	lsr	r3, r4, #7
   1db84:	add	r2, r2, #16
   1db88:	str	r3, [sp, #816]	; 0x330
   1db8c:	orr	r3, ip, fp, lsr #7
   1db90:	str	r3, [r2]
   1db94:	ldrd	r2, [sp, #32]
   1db98:	add	lr, sp, #4928	; 0x1340
   1db9c:	add	lr, lr, #56	; 0x38
   1dba0:	adds	r2, r2, r8
   1dba4:	ldrd	r0, [sp, #120]	; 0x78
   1dba8:	adc	r3, r3, r9
   1dbac:	ldrd	r8, [lr]
   1dbb0:	add	lr, sp, #4992	; 0x1380
   1dbb4:	lsr	ip, r5, #1
   1dbb8:	ldrd	r4, [lr]
   1dbbc:	add	lr, sp, #4992	; 0x1380
   1dbc0:	add	lr, lr, #8
   1dbc4:	eor	r8, r8, r6
   1dbc8:	eor	r9, r9, r7
   1dbcc:	mov	r6, r8
   1dbd0:	mov	r7, r9
   1dbd4:	ldrd	r8, [lr]
   1dbd8:	orr	r0, r0, sl
   1dbdc:	orr	r1, r1, fp
   1dbe0:	eor	r4, r4, r8
   1dbe4:	eor	r5, r5, r9
   1dbe8:	ldrd	r8, [sp, #16]
   1dbec:	add	lr, sp, #4992	; 0x1380
   1dbf0:	add	lr, lr, #28
   1dbf4:	and	r8, r8, r0
   1dbf8:	and	r9, r9, r1
   1dbfc:	mov	r0, r8
   1dc00:	mov	r1, r9
   1dc04:	ldrd	r8, [sp, #152]	; 0x98
   1dc08:	adds	r2, r2, r6
   1dc0c:	adc	r3, r3, r7
   1dc10:	orr	ip, ip, r8, lsl #31
   1dc14:	str	ip, [lr]
   1dc18:	add	lr, sp, #4992	; 0x1380
   1dc1c:	lsr	ip, r9, #8
   1dc20:	add	lr, lr, #36	; 0x24
   1dc24:	orr	ip, ip, r8, lsl #24
   1dc28:	str	ip, [lr]
   1dc2c:	ldr	ip, [sp, #816]	; 0x330
   1dc30:	strd	sl, [sp, #216]	; 0xd8
   1dc34:	orr	ip, ip, r9, lsl #25
   1dc38:	ldrd	r8, [sp, #72]	; 0x48
   1dc3c:	str	ip, [sp, #816]	; 0x330
   1dc40:	lsr	lr, r8, #6
   1dc44:	lsr	ip, r8, #19
   1dc48:	ldrd	r8, [sp, #120]	; 0x78
   1dc4c:	str	lr, [sp, #824]	; 0x338
   1dc50:	add	lr, sp, #4992	; 0x1380
   1dc54:	add	lr, lr, #16
   1dc58:	and	r8, r8, sl
   1dc5c:	and	r9, r9, fp
   1dc60:	mov	r6, r8
   1dc64:	ldrd	sl, [sp, #72]	; 0x48
   1dc68:	mov	r7, r9
   1dc6c:	ldrd	r8, [lr]
   1dc70:	ldr	lr, [sp, #156]	; 0x9c
   1dc74:	orr	r7, r7, r1
   1dc78:	eor	r8, r8, r4
   1dc7c:	orr	r1, ip, fp, lsl #13
   1dc80:	eor	r9, r9, r5
   1dc84:	add	ip, sp, #4992	; 0x1380
   1dc88:	lsr	lr, lr, #7
   1dc8c:	mov	r4, r8
   1dc90:	mov	r5, r9
   1dc94:	str	lr, [sp, #820]	; 0x334
   1dc98:	ldrd	r8, [sp, #208]	; 0xd0
   1dc9c:	ldr	lr, [sp, #824]	; 0x338
   1dca0:	add	ip, ip, #40	; 0x28
   1dca4:	orr	r6, r6, r0
   1dca8:	lsl	r0, fp, #3
   1dcac:	str	r1, [ip]
   1dcb0:	orr	lr, lr, fp, lsl #26
   1dcb4:	orr	ip, r0, sl, lsr #29
   1dcb8:	add	r0, sp, #4992	; 0x1380
   1dcbc:	adds	r8, r8, r2
   1dcc0:	add	r0, r0, #52	; 0x34
   1dcc4:	str	lr, [sp, #824]	; 0x338
   1dcc8:	add	lr, sp, #4992	; 0x1380
   1dccc:	adc	r9, r9, r3
   1dcd0:	add	lr, lr, #32
   1dcd4:	str	ip, [r0]
   1dcd8:	lsr	r1, fp, #19
   1dcdc:	add	r0, sp, #4992	; 0x1380
   1dce0:	strd	r8, [sp, #200]	; 0xc8
   1dce4:	orr	r1, r1, sl, lsl #13
   1dce8:	mov	r9, fp
   1dcec:	lsl	ip, sl, #3
   1dcf0:	add	r0, r0, #44	; 0x2c
   1dcf4:	ldrd	sl, [lr]
   1dcf8:	add	lr, sp, #4992	; 0x1380
   1dcfc:	add	lr, lr, #48	; 0x30
   1dd00:	str	r1, [r0]
   1dd04:	orr	ip, ip, r9, lsr #29
   1dd08:	add	r1, sp, #4992	; 0x1380
   1dd0c:	adds	r6, r6, r4
   1dd10:	str	ip, [lr]
   1dd14:	add	r1, r1, #24
   1dd18:	add	ip, sp, #816	; 0x330
   1dd1c:	adc	r7, r7, r5
   1dd20:	adds	r8, r6, r2
   1dd24:	ldrd	r4, [ip]
   1dd28:	ldrd	r0, [r1]
   1dd2c:	lsr	ip, r9, #6
   1dd30:	adc	r9, r7, r3
   1dd34:	add	r3, sp, #4992	; 0x1380
   1dd38:	add	r3, r3, #40	; 0x28
   1dd3c:	eor	r0, r0, sl
   1dd40:	eor	r1, r1, fp
   1dd44:	ldrd	r2, [r3]
   1dd48:	ldrd	sl, [lr]
   1dd4c:	eor	r4, r4, r0
   1dd50:	eor	r5, r5, r1
   1dd54:	mov	r0, r4
   1dd58:	mov	r1, r5
   1dd5c:	eor	r2, r2, sl
   1dd60:	eor	r3, r3, fp
   1dd64:	ldrd	r4, [sp, #192]	; 0xc0
   1dd68:	str	ip, [sp, #828]	; 0x33c
   1dd6c:	ldrd	sl, [sp, #200]	; 0xc8
   1dd70:	mov	r7, r3
   1dd74:	add	r3, sp, #824	; 0x338
   1dd78:	mov	r6, r2
   1dd7c:	lsr	r2, sl, #18
   1dd80:	str	r2, [sp, #32]
   1dd84:	ldrd	r2, [r3]
   1dd88:	adds	r4, r4, r0
   1dd8c:	mov	r0, r4
   1dd90:	eor	r2, r2, r6
   1dd94:	eor	r3, r3, r7
   1dd98:	mov	r6, r2
   1dd9c:	mov	r7, r3
   1dda0:	ldrd	r2, [sp, #48]	; 0x30
   1dda4:	adc	r5, r5, r1
   1dda8:	mov	r1, r5
   1ddac:	adds	r2, r2, r0
   1ddb0:	mov	r0, r2
   1ddb4:	add	r2, sp, #4992	; 0x1380
   1ddb8:	lsr	ip, sl, #14
   1ddbc:	adc	r3, r3, r1
   1ddc0:	add	r2, r2, #56	; 0x38
   1ddc4:	mov	r1, r3
   1ddc8:	orr	r3, ip, fp, lsl #18
   1ddcc:	str	r3, [r2]
   1ddd0:	ldr	r2, [sp, #32]
   1ddd4:	lsr	lr, fp, #14
   1ddd8:	orr	r3, r2, fp, lsl #14
   1dddc:	add	r2, sp, #5056	; 0x13c0
   1dde0:	lsl	ip, r9, #30
   1dde4:	str	r3, [r2]
   1dde8:	lsr	r2, fp, #18
   1ddec:	str	r2, [sp, #144]	; 0x90
   1ddf0:	adds	r2, r0, r6
   1ddf4:	adc	r3, r1, r7
   1ddf8:	mov	r6, sl
   1ddfc:	strd	r2, [sp, #32]
   1de00:	add	r2, sp, #4992	; 0x1380
   1de04:	add	r2, r2, #60	; 0x3c
   1de08:	orr	r3, lr, sl, lsl #18
   1de0c:	str	r3, [r2]
   1de10:	ldr	r2, [sp, #144]	; 0x90
   1de14:	mov	r7, fp
   1de18:	b	1de30 <dcngettext@plt+0xce40>
   1de1c:	nop			; (mov r0, r0)
   1de20:	strbgt	r5, [r9, #2659]	; 0xa63
   1de24:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   1de28:	movt	r8, #6859	; 0x1acb
   1de2c:	vfnmami.f32	s21, s16, s20
   1de30:	orr	r3, r2, sl, lsl #14
   1de34:	add	r2, sp, #5056	; 0x13c0
   1de38:	add	r2, r2, #4
   1de3c:	lsl	r1, fp, #23
   1de40:	str	r3, [r2]
   1de44:	ldrd	sl, [sp, #40]	; 0x28
   1de48:	ldrd	r2, [sp, #80]	; 0x50
   1de4c:	lsr	r0, r8, #28
   1de50:	sub	r5, pc, #48	; 0x30
   1de54:	ldrd	r4, [r5]
   1de58:	eor	sl, sl, r2
   1de5c:	eor	fp, fp, r3
   1de60:	mov	r2, sl
   1de64:	mov	r3, fp
   1de68:	strd	r2, [sp, #144]	; 0x90
   1de6c:	add	r2, sp, #5056	; 0x13c0
   1de70:	orr	r3, r0, r9, lsl #4
   1de74:	add	r2, r2, #16
   1de78:	lsr	r0, r9, #28
   1de7c:	orr	lr, r0, r8, lsl #4
   1de80:	add	r0, sp, #5056	; 0x13c0
   1de84:	str	r3, [r2]
   1de88:	add	r0, r0, #20
   1de8c:	add	r2, sp, #5056	; 0x13c0
   1de90:	add	r2, r2, #28
   1de94:	orr	r3, ip, r8, lsr #2
   1de98:	str	lr, [r0]
   1de9c:	add	lr, sp, #5056	; 0x13c0
   1dea0:	str	r3, [r2]
   1dea4:	add	lr, lr, #24
   1dea8:	orr	r3, r1, r6, lsr #9
   1deac:	lsl	r1, r8, #30
   1deb0:	orr	r1, r1, r9, lsr #2
   1deb4:	add	r2, sp, #5056	; 0x13c0
   1deb8:	str	r1, [lr]
   1debc:	add	r2, r2, #12
   1dec0:	ldr	r1, [sp, #160]	; 0xa0
   1dec4:	lsl	ip, r6, #23
   1dec8:	str	r3, [r2]
   1decc:	ldrd	r2, [sp, #32]
   1ded0:	lsr	lr, r1, #1
   1ded4:	orr	r1, ip, r7, lsr #9
   1ded8:	add	ip, sp, #5056	; 0x13c0
   1dedc:	add	ip, ip, #8
   1dee0:	adds	r2, r2, r4
   1dee4:	lsl	r0, r9, #25
   1dee8:	adc	r3, r3, r5
   1deec:	str	r1, [ip]
   1def0:	orr	r1, r0, r8, lsr #7
   1def4:	add	r0, sp, #5056	; 0x13c0
   1def8:	mov	r4, r2
   1defc:	mov	r5, r3
   1df00:	add	r0, r0, #36	; 0x24
   1df04:	ldrd	r2, [sp, #144]	; 0x90
   1df08:	str	r1, [r0]
   1df0c:	ldrd	r0, [sp, #80]	; 0x50
   1df10:	and	r2, r2, r6
   1df14:	and	r3, r3, r7
   1df18:	ldrd	r6, [sp, #64]	; 0x40
   1df1c:	eor	r1, r1, r3
   1df20:	mov	r3, r1
   1df24:	adds	r6, r6, r4
   1df28:	add	r1, sp, #4992	; 0x1380
   1df2c:	mov	r4, r6
   1df30:	add	r1, r1, #56	; 0x38
   1df34:	add	r6, sp, #5056	; 0x13c0
   1df38:	eor	r0, r0, r2
   1df3c:	ldrd	sl, [r6]
   1df40:	mov	r2, r0
   1df44:	ldrd	r0, [r1]
   1df48:	adc	r7, r7, r5
   1df4c:	mov	r5, r7
   1df50:	ldrd	r6, [sp, #160]	; 0xa0
   1df54:	eor	r0, r0, sl
   1df58:	add	sl, sp, #5056	; 0x13c0
   1df5c:	add	sl, sl, #40	; 0x28
   1df60:	orr	lr, lr, r7, lsl #31
   1df64:	str	lr, [sl]
   1df68:	add	sl, sp, #5056	; 0x13c0
   1df6c:	lsr	lr, r6, #8
   1df70:	add	sl, sl, #48	; 0x30
   1df74:	orr	lr, lr, r7, lsl #24
   1df78:	str	lr, [sl]
   1df7c:	lsr	lr, r6, #7
   1df80:	str	lr, [sp, #832]	; 0x340
   1df84:	add	lr, sp, #5056	; 0x13c0
   1df88:	lsl	ip, r8, #25
   1df8c:	add	lr, lr, #32
   1df90:	orr	ip, ip, r9, lsr #7
   1df94:	str	ip, [lr]
   1df98:	add	lr, sp, #5056	; 0x13c0
   1df9c:	add	lr, lr, #8
   1dfa0:	adds	r2, r2, r4
   1dfa4:	adc	r3, r3, r5
   1dfa8:	ldrd	r4, [lr]
   1dfac:	add	lr, sp, #5056	; 0x13c0
   1dfb0:	eor	r1, r1, fp
   1dfb4:	add	lr, lr, #16
   1dfb8:	eor	r4, r4, r0
   1dfbc:	eor	r5, r5, r1
   1dfc0:	mov	r0, r4
   1dfc4:	mov	r1, r5
   1dfc8:	ldrd	r4, [lr]
   1dfcc:	add	lr, sp, #5056	; 0x13c0
   1dfd0:	mov	fp, r7
   1dfd4:	add	lr, lr, #24
   1dfd8:	lsr	ip, fp, #1
   1dfdc:	ldrd	sl, [lr]
   1dfe0:	ldrd	r6, [sp, #216]	; 0xd8
   1dfe4:	add	lr, sp, #5056	; 0x13c0
   1dfe8:	eor	r4, r4, sl
   1dfec:	eor	r5, r5, fp
   1dff0:	orr	r6, r6, r8
   1dff4:	strd	r4, [sp, #64]	; 0x40
   1dff8:	ldrd	r4, [sp, #120]	; 0x78
   1dffc:	orr	r7, r7, r9
   1e000:	add	lr, lr, #44	; 0x2c
   1e004:	and	r4, r4, r6
   1e008:	and	r5, r5, r7
   1e00c:	mov	r6, r4
   1e010:	mov	r7, r5
   1e014:	ldrd	r4, [sp, #160]	; 0xa0
   1e018:	ldrd	sl, [sp, #184]	; 0xb8
   1e01c:	orr	ip, ip, r4, lsl #31
   1e020:	str	ip, [lr]
   1e024:	add	lr, sp, #5056	; 0x13c0
   1e028:	lsr	ip, r5, #8
   1e02c:	add	lr, lr, #52	; 0x34
   1e030:	orr	ip, ip, r4, lsl #24
   1e034:	str	ip, [lr]
   1e038:	ldr	ip, [sp, #832]	; 0x340
   1e03c:	adds	r4, r2, r0
   1e040:	orr	ip, ip, r5, lsl #25
   1e044:	adc	r5, r3, r1
   1e048:	add	r3, sp, #5056	; 0x13c0
   1e04c:	add	r3, r3, #32
   1e050:	strd	r4, [sp, #144]	; 0x90
   1e054:	ldrd	r4, [r3]
   1e058:	ldrd	r2, [sp, #64]	; 0x40
   1e05c:	ldrd	r0, [sp, #216]	; 0xd8
   1e060:	str	ip, [sp, #832]	; 0x340
   1e064:	eor	r3, r3, r5
   1e068:	mov	r5, r3
   1e06c:	add	r3, sp, #5056	; 0x13c0
   1e070:	and	r1, r1, r9
   1e074:	lsr	ip, sl, #19
   1e078:	add	r3, r3, #56	; 0x38
   1e07c:	orr	ip, ip, fp, lsl #13
   1e080:	eor	r2, r2, r4
   1e084:	orr	r7, r7, r1
   1e088:	lsl	r1, fp, #3
   1e08c:	str	ip, [r3]
   1e090:	lsr	lr, sl, #6
   1e094:	mov	r4, r2
   1e098:	orr	r1, r1, sl, lsr #29
   1e09c:	mov	r2, sl
   1e0a0:	lsl	ip, sl, #3
   1e0a4:	ldr	sl, [sp, #164]	; 0xa4
   1e0a8:	str	lr, [sp, #840]	; 0x348
   1e0ac:	add	r3, sp, #5120	; 0x1400
   1e0b0:	lsr	sl, sl, #7
   1e0b4:	str	sl, [sp, #836]	; 0x344
   1e0b8:	add	r3, r3, #4
   1e0bc:	ldr	sl, [sp, #840]	; 0x348
   1e0c0:	str	r1, [r3]
   1e0c4:	and	r0, r0, r8
   1e0c8:	orr	r1, sl, fp, lsl #26
   1e0cc:	mov	r3, fp
   1e0d0:	orr	r6, r6, r0
   1e0d4:	lsr	lr, fp, #19
   1e0d8:	str	r1, [sp, #840]	; 0x348
   1e0dc:	ldrd	sl, [sp, #144]	; 0x90
   1e0e0:	ldrd	r0, [sp, #16]
   1e0e4:	orr	lr, lr, r2, lsl #13
   1e0e8:	orr	ip, ip, r3, lsr #29
   1e0ec:	adds	sl, sl, r0
   1e0f0:	adc	fp, fp, r1
   1e0f4:	mov	r0, sl
   1e0f8:	mov	r1, fp
   1e0fc:	adds	r6, r6, r4
   1e100:	strd	r0, [sp, #64]	; 0x40
   1e104:	add	r1, sp, #5056	; 0x13c0
   1e108:	add	r1, r1, #40	; 0x28
   1e10c:	adc	r7, r7, r5
   1e110:	ldrd	r4, [r1]
   1e114:	add	r1, sp, #5056	; 0x13c0
   1e118:	add	r1, r1, #48	; 0x30
   1e11c:	ldrd	sl, [r1]
   1e120:	add	r1, sp, #5056	; 0x13c0
   1e124:	add	r1, r1, #60	; 0x3c
   1e128:	str	lr, [r1]
   1e12c:	mov	r1, r3
   1e130:	add	r3, sp, #5120	; 0x1400
   1e134:	lsr	r1, r1, #6
   1e138:	str	ip, [r3]
   1e13c:	add	r3, sp, #832	; 0x340
   1e140:	eor	r4, r4, sl
   1e144:	eor	r5, r5, fp
   1e148:	ldrd	sl, [r3]
   1e14c:	str	r1, [sp, #844]	; 0x34c
   1e150:	ldrd	r2, [sp, #144]	; 0x90
   1e154:	eor	sl, sl, r4
   1e158:	eor	fp, fp, r5
   1e15c:	adds	r2, r2, r6
   1e160:	adc	r3, r3, r7
   1e164:	mov	r1, r3
   1e168:	add	r3, sp, #5056	; 0x13c0
   1e16c:	add	r3, r3, #56	; 0x38
   1e170:	mov	r4, sl
   1e174:	mov	r5, fp
   1e178:	ldrd	sl, [r3]
   1e17c:	add	r3, sp, #5120	; 0x1400
   1e180:	mov	r0, r2
   1e184:	ldrd	r2, [r3]
   1e188:	strd	r0, [sp, #192]	; 0xc0
   1e18c:	add	r1, sp, #840	; 0x348
   1e190:	eor	sl, sl, r2
   1e194:	eor	fp, fp, r3
   1e198:	ldrd	r2, [sp, #152]	; 0x98
   1e19c:	mov	r6, sl
   1e1a0:	mov	r7, fp
   1e1a4:	ldrd	sl, [sp, #64]	; 0x40
   1e1a8:	adds	r2, r2, r4
   1e1ac:	adc	r3, r3, r5
   1e1b0:	mov	r4, r2
   1e1b4:	mov	r5, r3
   1e1b8:	lsr	r2, sl, #14
   1e1bc:	lsr	r3, sl, #18
   1e1c0:	ldrd	sl, [r1]
   1e1c4:	ldrd	r0, [sp, #96]	; 0x60
   1e1c8:	eor	sl, sl, r6
   1e1cc:	eor	fp, fp, r7
   1e1d0:	mov	r6, sl
   1e1d4:	mov	r7, fp
   1e1d8:	ldrd	sl, [sp, #64]	; 0x40
   1e1dc:	adds	r0, r0, r4
   1e1e0:	adc	r1, r1, r5
   1e1e4:	mov	r5, r1
   1e1e8:	orr	r1, r2, fp, lsl #18
   1e1ec:	add	r2, sp, #5120	; 0x1400
   1e1f0:	add	r2, r2, #8
   1e1f4:	str	r1, [r2]
   1e1f8:	add	r1, sp, #5120	; 0x1400
   1e1fc:	add	r1, r1, #16
   1e200:	adds	r0, r0, r6
   1e204:	lsr	r2, fp, #14
   1e208:	orr	r3, r3, fp, lsl #14
   1e20c:	str	r3, [r1]
   1e210:	adc	r1, r5, r7
   1e214:	orr	r5, r2, sl, lsl #18
   1e218:	add	r2, sp, #5120	; 0x1400
   1e21c:	add	r2, r2, #12
   1e220:	str	r5, [r2]
   1e224:	add	r2, sp, #5120	; 0x1400
   1e228:	lsr	r3, fp, #18
   1e22c:	add	r2, r2, #20
   1e230:	orr	r3, r3, sl, lsl #14
   1e234:	str	r3, [r2]
   1e238:	ldrd	r4, [sp, #40]	; 0x28
   1e23c:	ldrd	r2, [sp, #200]	; 0xc8
   1e240:	ldrd	r6, [sp, #192]	; 0xc0
   1e244:	strd	r0, [sp, #168]	; 0xa8
   1e248:	eor	r4, r4, r2
   1e24c:	mov	r2, r4
   1e250:	add	r4, sp, #5120	; 0x1400
   1e254:	lsl	ip, r7, #30
   1e258:	lsr	lr, r6, #28
   1e25c:	add	r4, r4, #32
   1e260:	str	ip, [sp, #16]
   1e264:	orr	lr, lr, r7, lsl #4
   1e268:	str	lr, [r4]
   1e26c:	ldr	r4, [sp, #16]
   1e270:	eor	r5, r5, r3
   1e274:	mov	r3, r5
   1e278:	orr	r5, r4, r6, lsr #2
   1e27c:	add	r4, sp, #5120	; 0x1400
   1e280:	add	r4, r4, #44	; 0x2c
   1e284:	lsl	ip, fp, #23
   1e288:	str	r5, [r4]
   1e28c:	orr	ip, ip, sl, lsr #9
   1e290:	mov	r4, sl
   1e294:	add	sl, sp, #5120	; 0x1400
   1e298:	add	sl, sl, #28
   1e29c:	mov	r5, fp
   1e2a0:	str	ip, [sl]
   1e2a4:	add	fp, pc, #892	; 0x37c
   1e2a8:	ldrd	sl, [fp]
   1e2ac:	lsr	lr, r7, #28
   1e2b0:	orr	lr, lr, r6, lsl #4
   1e2b4:	adds	sl, sl, r0
   1e2b8:	adc	fp, fp, r1
   1e2bc:	mov	r1, fp
   1e2c0:	mov	fp, r5
   1e2c4:	and	r5, r5, r3
   1e2c8:	mov	r3, r5
   1e2cc:	add	r5, sp, #5120	; 0x1400
   1e2d0:	add	r5, r5, #36	; 0x24
   1e2d4:	str	lr, [r5]
   1e2d8:	add	lr, sp, #5120	; 0x1400
   1e2dc:	lsl	ip, r6, #30
   1e2e0:	add	lr, lr, #40	; 0x28
   1e2e4:	orr	ip, ip, r7, lsr #2
   1e2e8:	mov	r0, sl
   1e2ec:	str	ip, [lr]
   1e2f0:	mov	sl, r4
   1e2f4:	ldr	ip, [sp, #8]
   1e2f8:	and	r4, r4, r2
   1e2fc:	mov	r2, r4
   1e300:	lsl	r4, sl, #23
   1e304:	lsr	lr, ip, #1
   1e308:	orr	ip, r4, fp, lsr #9
   1e30c:	add	r4, sp, #5120	; 0x1400
   1e310:	add	r4, r4, #24
   1e314:	str	ip, [r4]
   1e318:	add	r4, sp, #5120	; 0x1400
   1e31c:	lsl	r5, r7, #25
   1e320:	add	r4, r4, #52	; 0x34
   1e324:	orr	ip, r5, r6, lsr #7
   1e328:	str	ip, [r4]
   1e32c:	mov	r5, r7
   1e330:	mov	r4, r6
   1e334:	lsl	ip, r6, #25
   1e338:	ldrd	r6, [sp, #80]	; 0x50
   1e33c:	orr	r4, r4, r8
   1e340:	adds	r6, r6, r0
   1e344:	adc	r7, r7, r1
   1e348:	mov	r0, r6
   1e34c:	mov	r1, r7
   1e350:	ldrd	r6, [sp, #40]	; 0x28
   1e354:	eor	r6, r6, r2
   1e358:	mov	r2, r6
   1e35c:	add	r6, sp, #5120	; 0x1400
   1e360:	add	r6, r6, #8
   1e364:	ldrd	sl, [r6]
   1e368:	add	r6, sp, #5120	; 0x1400
   1e36c:	add	r6, r6, #16
   1e370:	eor	r7, r7, r3
   1e374:	mov	r3, r7
   1e378:	ldrd	r6, [r6]
   1e37c:	adds	r2, r2, r0
   1e380:	adc	r3, r3, r1
   1e384:	eor	fp, fp, r7
   1e388:	mov	r7, fp
   1e38c:	eor	sl, sl, r6
   1e390:	ldr	fp, [sp, #12]
   1e394:	mov	r6, sl
   1e398:	add	sl, sp, #5120	; 0x1400
   1e39c:	add	sl, sl, #56	; 0x38
   1e3a0:	orr	lr, lr, fp, lsl #31
   1e3a4:	str	lr, [sl]
   1e3a8:	ldrd	sl, [sp, #8]
   1e3ac:	add	r1, sp, #5120	; 0x1400
   1e3b0:	add	r1, r1, #24
   1e3b4:	lsr	lr, sl, #8
   1e3b8:	orr	lr, lr, fp, lsl #24
   1e3bc:	add	sl, sp, #5184	; 0x1440
   1e3c0:	mov	fp, r5
   1e3c4:	str	lr, [sl]
   1e3c8:	orr	ip, ip, fp, lsr #7
   1e3cc:	ldrd	sl, [r1]
   1e3d0:	add	r1, sp, #5120	; 0x1400
   1e3d4:	add	r1, r1, #32
   1e3d8:	eor	sl, sl, r6
   1e3dc:	eor	fp, fp, r7
   1e3e0:	mov	r6, sl
   1e3e4:	mov	r7, fp
   1e3e8:	ldrd	sl, [r1]
   1e3ec:	add	r1, sp, #5120	; 0x1400
   1e3f0:	add	r1, r1, #40	; 0x28
   1e3f4:	ldr	lr, [sp, #8]
   1e3f8:	ldrd	r0, [r1]
   1e3fc:	orr	r5, r5, r9
   1e400:	lsr	lr, lr, #7
   1e404:	eor	sl, sl, r0
   1e408:	eor	fp, fp, r1
   1e40c:	str	lr, [sp, #848]	; 0x350
   1e410:	mov	r0, sl
   1e414:	mov	r1, fp
   1e418:	add	lr, sp, #5120	; 0x1400
   1e41c:	ldrd	sl, [sp, #216]	; 0xd8
   1e420:	add	lr, lr, #48	; 0x30
   1e424:	str	ip, [lr]
   1e428:	and	sl, sl, r4
   1e42c:	ldr	ip, [sp, #12]
   1e430:	and	fp, fp, r5
   1e434:	mov	r4, sl
   1e438:	mov	r5, fp
   1e43c:	ldrd	sl, [sp, #8]
   1e440:	add	lr, sp, #5120	; 0x1400
   1e444:	add	lr, lr, #60	; 0x3c
   1e448:	lsr	ip, ip, #1
   1e44c:	orr	ip, ip, sl, lsl #31
   1e450:	str	ip, [lr]
   1e454:	add	lr, sp, #5184	; 0x1440
   1e458:	lsr	ip, fp, #8
   1e45c:	add	lr, lr, #4
   1e460:	orr	ip, ip, sl, lsl #24
   1e464:	str	ip, [lr]
   1e468:	ldr	ip, [sp, #848]	; 0x350
   1e46c:	adds	r2, r2, r6
   1e470:	orr	ip, ip, fp, lsl #25
   1e474:	ldrd	sl, [sp, #32]
   1e478:	str	ip, [sp, #848]	; 0x350
   1e47c:	adc	r3, r3, r7
   1e480:	lsr	lr, sl, #6
   1e484:	str	lr, [sp, #856]	; 0x358
   1e488:	add	lr, sp, #5120	; 0x1400
   1e48c:	add	lr, lr, #48	; 0x30
   1e490:	lsr	ip, sl, #19
   1e494:	ldrd	sl, [lr]
   1e498:	ldrd	r6, [sp, #192]	; 0xc0
   1e49c:	add	lr, sp, #5184	; 0x1440
   1e4a0:	eor	sl, sl, r0
   1e4a4:	eor	fp, fp, r1
   1e4a8:	mov	r0, sl
   1e4ac:	mov	r1, fp
   1e4b0:	ldrd	sl, [sp, #32]
   1e4b4:	add	lr, lr, #8
   1e4b8:	and	r6, r6, r8
   1e4bc:	and	r7, r7, r9
   1e4c0:	orr	ip, ip, fp, lsl #13
   1e4c4:	orr	r4, r4, r6
   1e4c8:	orr	r5, r5, r7
   1e4cc:	lsl	r6, fp, #3
   1e4d0:	str	ip, [lr]
   1e4d4:	mov	r7, fp
   1e4d8:	lsr	lr, fp, #19
   1e4dc:	ldr	fp, [sp, #12]
   1e4e0:	orr	ip, r6, sl, lsr #29
   1e4e4:	add	r6, sp, #5184	; 0x1440
   1e4e8:	lsr	fp, fp, #7
   1e4ec:	str	fp, [sp, #852]	; 0x354
   1e4f0:	ldr	fp, [sp, #856]	; 0x358
   1e4f4:	add	r6, r6, #20
   1e4f8:	orr	r7, fp, r7, lsl #26
   1e4fc:	str	ip, [r6]
   1e500:	str	r7, [sp, #856]	; 0x358
   1e504:	ldrd	r6, [sp, #120]	; 0x78
   1e508:	lsl	ip, sl, #3
   1e50c:	adds	r6, r6, r2
   1e510:	adc	r7, r7, r3
   1e514:	adds	r0, r0, r4
   1e518:	add	r4, sp, #5120	; 0x1400
   1e51c:	add	r4, r4, #56	; 0x38
   1e520:	ldrd	sl, [r4]
   1e524:	add	r4, sp, #5184	; 0x1440
   1e528:	adc	r1, r1, r5
   1e52c:	ldrd	r4, [r4]
   1e530:	strd	r6, [sp, #144]	; 0x90
   1e534:	eor	sl, sl, r4
   1e538:	eor	fp, fp, r5
   1e53c:	ldrd	r4, [sp, #32]
   1e540:	mov	r6, sl
   1e544:	add	sl, sp, #5184	; 0x1440
   1e548:	add	sl, sl, #12
   1e54c:	orr	lr, lr, r4, lsl #13
   1e550:	str	lr, [sl]
   1e554:	add	lr, sp, #5184	; 0x1440
   1e558:	add	lr, lr, #16
   1e55c:	orr	ip, ip, r5, lsr #29
   1e560:	str	ip, [lr]
   1e564:	add	ip, sp, #848	; 0x350
   1e568:	adds	r4, r0, r2
   1e56c:	mov	r7, fp
   1e570:	ldrd	sl, [ip]
   1e574:	lsr	ip, r5, #6
   1e578:	adc	r5, r1, r3
   1e57c:	add	r3, sp, #5184	; 0x1440
   1e580:	add	r3, r3, #8
   1e584:	eor	sl, sl, r6
   1e588:	eor	fp, fp, r7
   1e58c:	mov	r6, sl
   1e590:	mov	r7, fp
   1e594:	ldrd	sl, [r3]
   1e598:	ldrd	r2, [lr]
   1e59c:	str	ip, [sp, #860]	; 0x35c
   1e5a0:	add	ip, sp, #856	; 0x358
   1e5a4:	eor	sl, sl, r2
   1e5a8:	eor	fp, fp, r3
   1e5ac:	ldrd	r2, [sp, #160]	; 0xa0
   1e5b0:	mov	r0, sl
   1e5b4:	mov	r1, fp
   1e5b8:	ldrd	sl, [sp, #144]	; 0x90
   1e5bc:	adds	r2, r2, r6
   1e5c0:	adc	r3, r3, r7
   1e5c4:	mov	r6, r2
   1e5c8:	mov	r7, r3
   1e5cc:	lsr	r2, sl, #14
   1e5d0:	lsr	r3, sl, #18
   1e5d4:	ldrd	sl, [ip]
   1e5d8:	strd	r4, [sp, #152]	; 0x98
   1e5dc:	ldrd	r4, [sp, #24]
   1e5e0:	eor	sl, sl, r0
   1e5e4:	eor	fp, fp, r1
   1e5e8:	mov	r0, sl
   1e5ec:	mov	r1, fp
   1e5f0:	ldrd	sl, [sp, #144]	; 0x90
   1e5f4:	adds	r4, r4, r6
   1e5f8:	adc	r5, r5, r7
   1e5fc:	orr	ip, r2, fp, lsl #18
   1e600:	add	r2, sp, #5184	; 0x1440
   1e604:	ldrd	r6, [sp, #144]	; 0x90
   1e608:	add	r2, r2, #24
   1e60c:	str	ip, [r2]
   1e610:	lsr	r2, fp, #14
   1e614:	orr	lr, r2, r6, lsl #18
   1e618:	add	r2, sp, #5184	; 0x1440
   1e61c:	add	ip, sp, #5184	; 0x1440
   1e620:	add	r2, r2, #28
   1e624:	b	1e638 <dcngettext@plt+0xd648>
   1e628:			; <UNDEFINED> instruction: 0x7763e373
   1e62c:	blpl	fe750f70 <stdout@@GLIBC_2.4+0xfe715e04>
   1e630:	ldrtle	fp, [r2], r3, lsr #17
   1e634:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   1e638:	add	ip, ip, #32
   1e63c:	adds	r4, r4, r0
   1e640:	str	lr, [r2]
   1e644:	orr	r3, r3, fp, lsl #14
   1e648:	add	r2, sp, #5184	; 0x1440
   1e64c:	adc	r5, r5, r1
   1e650:	str	r3, [ip]
   1e654:	add	r2, r2, #36	; 0x24
   1e658:	lsr	r3, fp, #18
   1e65c:	orr	r3, r3, r6, lsl #14
   1e660:	strd	r4, [sp, #80]	; 0x50
   1e664:	str	r3, [r2]
   1e668:	ldrd	r4, [sp, #64]	; 0x40
   1e66c:	ldrd	r2, [sp, #200]	; 0xc8
   1e670:	ldrd	sl, [sp, #152]	; 0x98
   1e674:	lsl	r1, r7, #23
   1e678:	eor	r2, r2, r4
   1e67c:	eor	r3, r3, r5
   1e680:	lsr	r0, sl, #28
   1e684:	strd	r2, [sp, #16]
   1e688:	add	r3, sp, #5184	; 0x1440
   1e68c:	add	r3, r3, #48	; 0x30
   1e690:	orr	lr, r0, fp, lsl #4
   1e694:	str	lr, [r3]
   1e698:	add	r3, sp, #5184	; 0x1440
   1e69c:	lsl	ip, fp, #30
   1e6a0:	add	r3, r3, #60	; 0x3c
   1e6a4:	orr	ip, ip, sl, lsr #2
   1e6a8:	str	ip, [r3]
   1e6ac:	add	r3, sp, #5184	; 0x1440
   1e6b0:	add	r3, r3, #44	; 0x2c
   1e6b4:	orr	r1, r1, r6, lsr #9
   1e6b8:	ldrd	r4, [sp, #80]	; 0x50
   1e6bc:	lsr	r0, fp, #28
   1e6c0:	str	r1, [r3]
   1e6c4:	sub	r3, pc, #156	; 0x9c
   1e6c8:	ldrd	r2, [r3]
   1e6cc:	orr	lr, r0, sl, lsl #4
   1e6d0:	add	r0, sp, #5184	; 0x1440
   1e6d4:	add	r0, r0, #52	; 0x34
   1e6d8:	adds	r2, r2, r4
   1e6dc:	str	lr, [r0]
   1e6e0:	adc	r3, r3, r5
   1e6e4:	add	lr, sp, #5184	; 0x1440
   1e6e8:	mov	r4, r2
   1e6ec:	mov	r5, r3
   1e6f0:	lsl	r1, sl, #30
   1e6f4:	add	lr, lr, #56	; 0x38
   1e6f8:	orr	r1, r1, fp, lsr #2
   1e6fc:	str	r1, [lr]
   1e700:	strd	r4, [sp, #120]	; 0x78
   1e704:	add	lr, sp, #5184	; 0x1440
   1e708:	mov	r5, r7
   1e70c:	lsl	ip, r6, #23
   1e710:	add	lr, lr, #40	; 0x28
   1e714:	lsl	r0, fp, #25
   1e718:	orr	ip, ip, r5, lsr #9
   1e71c:	ldrd	r2, [sp, #16]
   1e720:	str	ip, [lr]
   1e724:	orr	ip, r0, sl, lsr #7
   1e728:	add	r0, sp, #5248	; 0x1480
   1e72c:	add	r0, r0, #4
   1e730:	and	r2, r2, r6
   1e734:	and	r3, r3, r7
   1e738:	str	ip, [r0]
   1e73c:	ldr	r1, [sp, #104]	; 0x68
   1e740:	lsl	ip, sl, #25
   1e744:	ldrd	sl, [sp, #40]	; 0x28
   1e748:	ldrd	r6, [sp, #120]	; 0x78
   1e74c:	add	r0, sp, #5184	; 0x1440
   1e750:	add	r0, r0, #24
   1e754:	adds	sl, sl, r6
   1e758:	ldrd	r4, [sp, #200]	; 0xc8
   1e75c:	adc	fp, fp, r7
   1e760:	ldrd	r6, [r0]
   1e764:	add	r0, sp, #5184	; 0x1440
   1e768:	add	r0, r0, #32
   1e76c:	eor	r4, r4, r2
   1e770:	eor	r5, r5, r3
   1e774:	mov	r2, r4
   1e778:	mov	r3, r5
   1e77c:	ldrd	r4, [r0]
   1e780:	add	r0, sp, #5248	; 0x1480
   1e784:	add	r0, r0, #8
   1e788:	eor	r6, r6, r4
   1e78c:	eor	r7, r7, r5
   1e790:	ldrd	r4, [sp, #104]	; 0x68
   1e794:	lsr	r1, r1, #1
   1e798:	add	lr, sp, #5248	; 0x1480
   1e79c:	orr	r1, r1, r5, lsl #31
   1e7a0:	str	r1, [r0]
   1e7a4:	add	r0, sp, #5248	; 0x1480
   1e7a8:	lsr	r1, r4, #8
   1e7ac:	add	r0, r0, #16
   1e7b0:	orr	r1, r1, r5, lsl #24
   1e7b4:	str	r1, [r0]
   1e7b8:	lsr	r1, r4, #7
   1e7bc:	ldrd	r4, [sp, #152]	; 0x98
   1e7c0:	adds	r2, r2, sl
   1e7c4:	adc	r3, r3, fp
   1e7c8:	orr	ip, ip, r5, lsr #7
   1e7cc:	str	ip, [lr]
   1e7d0:	add	lr, sp, #5184	; 0x1440
   1e7d4:	add	lr, lr, #40	; 0x28
   1e7d8:	ldrd	sl, [lr]
   1e7dc:	add	lr, sp, #5184	; 0x1440
   1e7e0:	add	lr, lr, #48	; 0x30
   1e7e4:	eor	sl, sl, r6
   1e7e8:	eor	fp, fp, r7
   1e7ec:	str	r1, [sp, #864]	; 0x360
   1e7f0:	mov	r6, sl
   1e7f4:	ldrd	r0, [sp, #192]	; 0xc0
   1e7f8:	mov	r7, fp
   1e7fc:	ldrd	sl, [lr]
   1e800:	add	lr, sp, #5184	; 0x1440
   1e804:	add	lr, lr, #56	; 0x38
   1e808:	orr	r0, r0, r4
   1e80c:	orr	r1, r1, r5
   1e810:	ldrd	r4, [lr]
   1e814:	ldr	ip, [sp, #108]	; 0x6c
   1e818:	add	lr, sp, #5248	; 0x1480
   1e81c:	eor	sl, sl, r4
   1e820:	eor	fp, fp, r5
   1e824:	mov	r4, sl
   1e828:	mov	r5, fp
   1e82c:	ldrd	sl, [sp, #104]	; 0x68
   1e830:	add	lr, lr, #12
   1e834:	lsr	ip, ip, #1
   1e838:	orr	ip, ip, sl, lsl #31
   1e83c:	str	ip, [lr]
   1e840:	add	lr, sp, #5248	; 0x1480
   1e844:	lsr	ip, fp, #8
   1e848:	add	lr, lr, #20
   1e84c:	orr	ip, ip, sl, lsl #24
   1e850:	str	ip, [lr]
   1e854:	ldr	ip, [sp, #864]	; 0x360
   1e858:	adds	r2, r2, r6
   1e85c:	orr	ip, ip, fp, lsl #25
   1e860:	ldrd	sl, [sp, #168]	; 0xa8
   1e864:	adc	r3, r3, r7
   1e868:	str	ip, [sp, #864]	; 0x360
   1e86c:	lsr	lr, sl, #6
   1e870:	ldrd	r6, [sp, #192]	; 0xc0
   1e874:	lsr	ip, sl, #19
   1e878:	ldrd	sl, [sp, #152]	; 0x98
   1e87c:	str	lr, [sp, #872]	; 0x368
   1e880:	add	lr, sp, #5248	; 0x1480
   1e884:	and	r6, r6, sl
   1e888:	and	r7, r7, fp
   1e88c:	ldrd	sl, [lr]
   1e890:	and	r0, r0, r8
   1e894:	and	r1, r1, r9
   1e898:	eor	sl, sl, r4
   1e89c:	eor	fp, fp, r5
   1e8a0:	mov	r4, sl
   1e8a4:	mov	r5, fp
   1e8a8:	orr	sl, r0, r6
   1e8ac:	orr	fp, r1, r7
   1e8b0:	add	r1, sp, #5248	; 0x1480
   1e8b4:	strd	sl, [sp, #40]	; 0x28
   1e8b8:	ldrd	sl, [sp, #168]	; 0xa8
   1e8bc:	add	r1, r1, #24
   1e8c0:	ldr	lr, [sp, #108]	; 0x6c
   1e8c4:	orr	ip, ip, fp, lsl #13
   1e8c8:	str	ip, [r1]
   1e8cc:	add	r1, sp, #5248	; 0x1480
   1e8d0:	lsl	r6, fp, #3
   1e8d4:	add	r1, r1, #36	; 0x24
   1e8d8:	orr	ip, r6, sl, lsr #29
   1e8dc:	str	ip, [r1]
   1e8e0:	ldr	r1, [sp, #872]	; 0x368
   1e8e4:	lsr	lr, lr, #7
   1e8e8:	mov	r7, fp
   1e8ec:	str	lr, [sp, #868]	; 0x364
   1e8f0:	lsr	lr, fp, #19
   1e8f4:	orr	fp, r1, fp, lsl #26
   1e8f8:	str	fp, [sp, #872]	; 0x368
   1e8fc:	mov	r6, sl
   1e900:	lsl	ip, sl, #3
   1e904:	ldrd	sl, [sp, #216]	; 0xd8
   1e908:	ldrd	r0, [sp, #40]	; 0x28
   1e90c:	orr	lr, lr, r6, lsl #13
   1e910:	adds	sl, sl, r2
   1e914:	adc	fp, fp, r3
   1e918:	adds	r0, r0, r4
   1e91c:	adc	r1, r1, r5
   1e920:	mov	r5, r1
   1e924:	add	r1, sp, #5248	; 0x1480
   1e928:	add	r1, r1, #8
   1e92c:	strd	sl, [sp, #16]
   1e930:	ldrd	sl, [r1]
   1e934:	add	r1, sp, #5248	; 0x1480
   1e938:	add	r1, r1, #16
   1e93c:	mov	r4, r0
   1e940:	ldrd	r0, [r1]
   1e944:	adds	r6, r4, r2
   1e948:	orr	ip, ip, r7, lsr #29
   1e94c:	eor	sl, sl, r0
   1e950:	mov	r0, sl
   1e954:	add	sl, sp, #864	; 0x360
   1e958:	eor	fp, fp, r1
   1e95c:	mov	r1, fp
   1e960:	ldrd	sl, [sl]
   1e964:	eor	sl, sl, r0
   1e968:	mov	r0, sl
   1e96c:	add	sl, sp, #5248	; 0x1480
   1e970:	add	sl, sl, #28
   1e974:	str	lr, [sl]
   1e978:	add	lr, sp, #5248	; 0x1480
   1e97c:	add	lr, lr, #32
   1e980:	str	ip, [lr]
   1e984:	lsr	ip, r7, #6
   1e988:	adc	r7, r5, r3
   1e98c:	add	r3, sp, #5248	; 0x1480
   1e990:	add	r3, r3, #24
   1e994:	eor	fp, fp, r1
   1e998:	mov	sl, r6
   1e99c:	mov	r1, fp
   1e9a0:	ldrd	r2, [r3]
   1e9a4:	mov	fp, r7
   1e9a8:	ldrd	r6, [lr]
   1e9ac:	str	ip, [sp, #876]	; 0x36c
   1e9b0:	ldr	lr, [sp, #20]
   1e9b4:	eor	r2, r2, r6
   1e9b8:	eor	r3, r3, r7
   1e9bc:	mov	r6, r2
   1e9c0:	mov	r7, r3
   1e9c4:	ldrd	r2, [sp, #8]
   1e9c8:	add	r5, pc, #872	; 0x368
   1e9cc:	ldrd	r4, [r5]
   1e9d0:	adds	r2, r2, r0
   1e9d4:	adc	r3, r3, r1
   1e9d8:	mov	r0, r2
   1e9dc:	mov	r1, r3
   1e9e0:	ldrd	r2, [sp, #16]
   1e9e4:	lsr	r3, r2, #18
   1e9e8:	str	r3, [sp, #8]
   1e9ec:	lsr	ip, r2, #14
   1e9f0:	ldrd	r2, [sp, #56]	; 0x38
   1e9f4:	adds	r2, r2, r0
   1e9f8:	adc	r3, r3, r1
   1e9fc:	mov	r1, r3
   1ea00:	add	r3, sp, #872	; 0x368
   1ea04:	mov	r0, r2
   1ea08:	ldrd	r2, [r3]
   1ea0c:	eor	r2, r2, r6
   1ea10:	mov	r6, r2
   1ea14:	add	r2, sp, #5248	; 0x1480
   1ea18:	eor	r3, r3, r7
   1ea1c:	add	r2, r2, #40	; 0x28
   1ea20:	mov	r7, r3
   1ea24:	orr	r3, ip, lr, lsl #18
   1ea28:	str	r3, [r2]
   1ea2c:	ldrd	r2, [sp, #16]
   1ea30:	ldr	ip, [sp, #8]
   1ea34:	add	r2, sp, #5248	; 0x1480
   1ea38:	add	r2, r2, #48	; 0x30
   1ea3c:	lsr	lr, r3, #14
   1ea40:	orr	r3, ip, r3, lsl #14
   1ea44:	str	r3, [r2]
   1ea48:	ldr	r3, [sp, #20]
   1ea4c:	adds	r2, r0, r6
   1ea50:	lsr	ip, sl, #28
   1ea54:	lsr	r3, r3, #18
   1ea58:	str	r3, [sp, #8]
   1ea5c:	adc	r3, r1, r7
   1ea60:	ldrd	r6, [sp, #16]
   1ea64:	strd	r2, [sp, #40]	; 0x28
   1ea68:	add	r2, sp, #5248	; 0x1480
   1ea6c:	add	r2, r2, #44	; 0x2c
   1ea70:	orr	r3, lr, r6, lsl #18
   1ea74:	str	r3, [r2]
   1ea78:	ldr	lr, [sp, #8]
   1ea7c:	add	r2, sp, #5248	; 0x1480
   1ea80:	add	r2, r2, #52	; 0x34
   1ea84:	orr	r3, lr, r6, lsl #14
   1ea88:	lsl	r0, r7, #23
   1ea8c:	str	r3, [r2]
   1ea90:	ldrd	r6, [sp, #64]	; 0x40
   1ea94:	ldrd	r2, [sp, #144]	; 0x90
   1ea98:	lsl	r1, fp, #30
   1ea9c:	strd	r6, [sp, #8]
   1eaa0:	eor	r3, r3, r7
   1eaa4:	eor	r2, r2, r6
   1eaa8:	mov	r7, r3
   1eaac:	ldr	r3, [sp, #16]
   1eab0:	mov	r6, r2
   1eab4:	add	r2, sp, #5248	; 0x1480
   1eab8:	add	r2, r2, #60	; 0x3c
   1eabc:	orr	r3, r0, r3, lsr #9
   1eac0:	str	r3, [r2]
   1eac4:	ldr	r3, [sp, #16]
   1eac8:	add	r2, sp, #5312	; 0x14c0
   1eacc:	strd	sl, [sp, #160]	; 0xa0
   1ead0:	lsl	r0, r3, #23
   1ead4:	orr	r3, ip, fp, lsl #4
   1ead8:	str	r3, [r2]
   1eadc:	add	r2, sp, #5312	; 0x14c0
   1eae0:	add	r2, r2, #12
   1eae4:	orr	r3, r1, sl, lsr #2
   1eae8:	str	r3, [r2]
   1eaec:	ldrd	r2, [sp, #40]	; 0x28
   1eaf0:	lsr	r1, fp, #28
   1eaf4:	orr	r1, r1, sl, lsl #4
   1eaf8:	adds	r2, r2, r4
   1eafc:	adc	r3, r3, r5
   1eb00:	ldrd	r4, [sp, #16]
   1eb04:	lsl	ip, sl, #30
   1eb08:	strd	r2, [sp, #64]	; 0x40
   1eb0c:	orr	lr, r0, r5, lsr #9
   1eb10:	add	r0, sp, #5248	; 0x1480
   1eb14:	add	r0, r0, #56	; 0x38
   1eb18:	str	lr, [r0]
   1eb1c:	add	lr, sp, #5312	; 0x14c0
   1eb20:	add	lr, lr, #4
   1eb24:	str	r1, [lr]
   1eb28:	ldr	r1, [sp, #88]	; 0x58
   1eb2c:	lsl	r0, fp, #25
   1eb30:	and	r6, r6, r4
   1eb34:	lsr	lr, r1, #1
   1eb38:	orr	r1, ip, fp, lsr #2
   1eb3c:	add	ip, sp, #5312	; 0x14c0
   1eb40:	add	ip, ip, #8
   1eb44:	str	r1, [ip]
   1eb48:	orr	r1, r0, sl, lsr #7
   1eb4c:	add	r0, sp, #5312	; 0x14c0
   1eb50:	add	r0, r0, #20
   1eb54:	and	r7, r7, r5
   1eb58:	str	r1, [r0]
   1eb5c:	ldrd	r4, [sp, #64]	; 0x40
   1eb60:	ldrd	r0, [sp, #200]	; 0xc8
   1eb64:	mov	r2, r6
   1eb68:	mov	r3, r7
   1eb6c:	ldrd	r6, [sp, #8]
   1eb70:	adds	r4, r4, r0
   1eb74:	adc	r5, r5, r1
   1eb78:	mov	r1, r7
   1eb7c:	eor	r1, r1, r3
   1eb80:	strd	r6, [sp, #64]	; 0x40
   1eb84:	mov	r0, r6
   1eb88:	mov	r3, r1
   1eb8c:	add	r6, sp, #5248	; 0x1480
   1eb90:	add	r1, sp, #5248	; 0x1480
   1eb94:	add	r1, r1, #40	; 0x28
   1eb98:	add	r6, r6, #48	; 0x30
   1eb9c:	eor	r0, r0, r2
   1eba0:	ldrd	r6, [r6]
   1eba4:	mov	r2, r0
   1eba8:	ldrd	r0, [r1]
   1ebac:	lsl	ip, sl, #25
   1ebb0:	adds	r2, r2, r4
   1ebb4:	eor	r0, r0, r6
   1ebb8:	eor	r1, r1, r7
   1ebbc:	ldrd	r6, [sp, #88]	; 0x58
   1ebc0:	strd	r0, [sp, #8]
   1ebc4:	add	r0, sp, #5312	; 0x14c0
   1ebc8:	add	r0, r0, #24
   1ebcc:	orr	r1, lr, r7, lsl #31
   1ebd0:	str	r1, [r0]
   1ebd4:	add	r0, sp, #5312	; 0x14c0
   1ebd8:	lsr	lr, r6, #8
   1ebdc:	add	r0, r0, #32
   1ebe0:	orr	r1, lr, r7, lsl #24
   1ebe4:	str	r1, [r0]
   1ebe8:	add	r0, sp, #5312	; 0x14c0
   1ebec:	lsr	r1, r6, #7
   1ebf0:	add	r0, r0, #16
   1ebf4:	str	r1, [sp, #880]	; 0x370
   1ebf8:	orr	r1, ip, fp, lsr #7
   1ebfc:	str	r1, [r0]
   1ec00:	ldr	r1, [sp, #92]	; 0x5c
   1ec04:	ldrd	r6, [sp, #152]	; 0x98
   1ec08:	add	lr, sp, #5312	; 0x14c0
   1ec0c:	lsr	ip, r1, #1
   1ec10:	add	r1, sp, #5248	; 0x1480
   1ec14:	add	r1, r1, #56	; 0x38
   1ec18:	orr	r6, r6, sl
   1ec1c:	ldrd	r0, [r1]
   1ec20:	orr	r7, r7, fp
   1ec24:	ldrd	sl, [sp, #8]
   1ec28:	adc	r3, r3, r5
   1ec2c:	ldrd	r4, [lr]
   1ec30:	add	lr, sp, #5312	; 0x14c0
   1ec34:	add	lr, lr, #8
   1ec38:	eor	sl, sl, r0
   1ec3c:	eor	fp, fp, r1
   1ec40:	mov	r0, sl
   1ec44:	mov	r1, fp
   1ec48:	ldrd	sl, [lr]
   1ec4c:	add	lr, sp, #5312	; 0x14c0
   1ec50:	add	lr, lr, #28
   1ec54:	eor	r4, r4, sl
   1ec58:	eor	r5, r5, fp
   1ec5c:	mov	sl, r4
   1ec60:	mov	fp, r5
   1ec64:	ldrd	r4, [sp, #192]	; 0xc0
   1ec68:	adds	r2, r2, r0
   1ec6c:	adc	r3, r3, r1
   1ec70:	and	r4, r4, r6
   1ec74:	and	r5, r5, r7
   1ec78:	mov	r6, r4
   1ec7c:	mov	r7, r5
   1ec80:	ldrd	r4, [sp, #88]	; 0x58
   1ec84:	adds	r8, r8, r2
   1ec88:	adc	r9, r9, r3
   1ec8c:	orr	ip, ip, r4, lsl #31
   1ec90:	str	ip, [lr]
   1ec94:	add	lr, sp, #5312	; 0x14c0
   1ec98:	lsr	ip, r5, #8
   1ec9c:	add	lr, lr, #36	; 0x24
   1eca0:	orr	ip, ip, r4, lsl #24
   1eca4:	str	ip, [lr]
   1eca8:	ldr	ip, [sp, #880]	; 0x370
   1ecac:	ldrd	r0, [sp, #152]	; 0x98
   1ecb0:	orr	ip, ip, r5, lsl #25
   1ecb4:	ldrd	r4, [sp, #80]	; 0x50
   1ecb8:	str	ip, [sp, #880]	; 0x370
   1ecbc:	strd	r4, [sp, #8]
   1ecc0:	ldr	lr, [sp, #8]
   1ecc4:	lsr	ip, r4, #19
   1ecc8:	ldrd	r4, [sp, #160]	; 0xa0
   1eccc:	lsr	lr, lr, #6
   1ecd0:	str	lr, [sp, #888]	; 0x378
   1ecd4:	add	lr, sp, #5312	; 0x14c0
   1ecd8:	add	lr, lr, #16
   1ecdc:	and	r0, r0, r4
   1ece0:	and	r1, r1, r5
   1ece4:	ldrd	r4, [lr]
   1ece8:	orr	r6, r6, r0
   1ecec:	add	r0, sp, #5312	; 0x14c0
   1ecf0:	eor	sl, sl, r4
   1ecf4:	eor	fp, fp, r5
   1ecf8:	mov	r4, sl
   1ecfc:	mov	r5, fp
   1ed00:	ldrd	sl, [sp, #8]
   1ed04:	add	r0, r0, #40	; 0x28
   1ed08:	orr	r7, r7, r1
   1ed0c:	orr	ip, ip, fp, lsl #13
   1ed10:	str	ip, [r0]
   1ed14:	ldr	ip, [sp, #888]	; 0x378
   1ed18:	add	r0, sp, #5312	; 0x14c0
   1ed1c:	orr	ip, ip, fp, lsl #26
   1ed20:	str	ip, [sp, #888]	; 0x378
   1ed24:	lsl	r1, fp, #3
   1ed28:	add	r0, r0, #52	; 0x34
   1ed2c:	add	ip, sp, #5312	; 0x14c0
   1ed30:	orr	r1, r1, sl, lsr #29
   1ed34:	b	1ed48 <dcngettext@plt+0xdd58>
   1ed38:	sfmpl	f3, 3, [pc, #1008]!	; 1f130 <dcngettext@plt+0xe140>
   1ed3c:	strvc	r8, [pc], #750	; 1ed44 <dcngettext@plt+0xdd54>
   1ed40:	tstmi	r7, #96, 30	; 0x180
   1ed44:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   1ed48:	add	ip, ip, #24
   1ed4c:	str	r1, [r0]
   1ed50:	adds	r4, r4, r6
   1ed54:	ldr	r1, [sp, #92]	; 0x5c
   1ed58:	adc	r5, r5, r7
   1ed5c:	ldrd	r6, [ip]
   1ed60:	add	ip, sp, #5312	; 0x14c0
   1ed64:	add	ip, ip, #32
   1ed68:	lsr	r1, r1, #7
   1ed6c:	lsr	r0, fp, #19
   1ed70:	str	r1, [sp, #884]	; 0x374
   1ed74:	lsl	r1, sl, #3
   1ed78:	ldrd	sl, [ip]
   1ed7c:	lsl	lr, r9, #23
   1ed80:	orr	lr, lr, r8, lsr #9
   1ed84:	eor	r6, r6, sl
   1ed88:	eor	r7, r7, fp
   1ed8c:	ldrd	sl, [sp, #80]	; 0x50
   1ed90:	orr	ip, r0, sl, lsl #13
   1ed94:	add	r0, sp, #5312	; 0x14c0
   1ed98:	add	r0, r0, #44	; 0x2c
   1ed9c:	str	ip, [r0]
   1eda0:	add	r0, sp, #5312	; 0x14c0
   1eda4:	add	r0, r0, #48	; 0x30
   1eda8:	orr	r1, r1, fp, lsr #29
   1edac:	str	r1, [r0]
   1edb0:	add	r1, sp, #880	; 0x370
   1edb4:	ldrd	r0, [r1]
   1edb8:	eor	r0, r0, r6
   1edbc:	eor	r1, r1, r7
   1edc0:	mov	r6, r0
   1edc4:	mov	r7, r1
   1edc8:	adds	r0, r4, r2
   1edcc:	lsr	r1, fp, #6
   1edd0:	str	r1, [sp, #892]	; 0x37c
   1edd4:	adc	r1, r5, r3
   1edd8:	add	r3, sp, #5312	; 0x14c0
   1eddc:	add	r3, r3, #40	; 0x28
   1ede0:	strd	r0, [sp, #8]
   1ede4:	ldrd	r0, [r3]
   1ede8:	add	r3, sp, #5312	; 0x14c0
   1edec:	add	r3, r3, #48	; 0x30
   1edf0:	ldrd	sl, [r3]
   1edf4:	ldrd	r2, [sp, #104]	; 0x68
   1edf8:	eor	r1, r1, fp
   1edfc:	mov	r5, r1
   1ee00:	add	r1, sp, #888	; 0x378
   1ee04:	eor	r0, r0, sl
   1ee08:	ldrd	sl, [r1]
   1ee0c:	adds	r2, r2, r6
   1ee10:	adc	r3, r3, r7
   1ee14:	eor	fp, fp, r5
   1ee18:	ldrd	r4, [sp, #136]	; 0x88
   1ee1c:	mov	r6, r2
   1ee20:	lsr	r2, r8, #14
   1ee24:	orr	ip, r2, r9, lsl #18
   1ee28:	mov	r7, r3
   1ee2c:	eor	sl, sl, r0
   1ee30:	adds	r4, r4, r6
   1ee34:	add	r2, sp, #5312	; 0x14c0
   1ee38:	adc	r5, r5, r7
   1ee3c:	add	r2, r2, #56	; 0x38
   1ee40:	adds	r4, r4, sl
   1ee44:	adc	r5, r5, fp
   1ee48:	lsr	r3, r8, #18
   1ee4c:	add	r1, sp, #5376	; 0x1500
   1ee50:	str	ip, [r2]
   1ee54:	orr	r3, r3, r9, lsl #14
   1ee58:	lsr	r2, r9, #14
   1ee5c:	str	r3, [r1]
   1ee60:	strd	r4, [sp, #104]	; 0x68
   1ee64:	orr	r5, r2, r8, lsl #18
   1ee68:	add	r2, sp, #5312	; 0x14c0
   1ee6c:	add	r2, r2, #60	; 0x3c
   1ee70:	ldrd	r6, [sp, #144]	; 0x90
   1ee74:	ldrd	r0, [sp, #16]
   1ee78:	str	r5, [r2]
   1ee7c:	add	r2, sp, #5376	; 0x1500
   1ee80:	lsr	r3, r9, #18
   1ee84:	add	r2, r2, #4
   1ee88:	orr	r3, r3, r8, lsl #14
   1ee8c:	eor	r1, r1, r7
   1ee90:	str	r3, [r2]
   1ee94:	mov	r3, r1
   1ee98:	add	r1, sp, #5376	; 0x1500
   1ee9c:	ldrd	sl, [sp, #8]
   1eea0:	add	r1, r1, #12
   1eea4:	str	lr, [r1]
   1eea8:	add	r1, sp, #5376	; 0x1500
   1eeac:	lsr	r4, sl, #28
   1eeb0:	add	r1, r1, #16
   1eeb4:	orr	r5, r4, fp, lsl #4
   1eeb8:	str	r5, [r1]
   1eebc:	add	r1, sp, #5376	; 0x1500
   1eec0:	mov	r5, fp
   1eec4:	lsl	ip, fp, #30
   1eec8:	add	r1, r1, #28
   1eecc:	eor	r0, r0, r6
   1eed0:	orr	ip, ip, sl, lsr #2
   1eed4:	mov	r4, sl
   1eed8:	mov	sl, r4
   1eedc:	str	ip, [r1]
   1eee0:	mov	fp, r5
   1eee4:	mov	r2, r0
   1eee8:	lsr	ip, r5, #28
   1eeec:	sub	r1, pc, #436	; 0x1b4
   1eef0:	ldrd	r0, [r1]
   1eef4:	ldrd	r4, [sp, #104]	; 0x68
   1eef8:	lsl	lr, r8, #23
   1eefc:	orr	lr, lr, r9, lsr #9
   1ef00:	adds	r0, r0, r4
   1ef04:	adc	r1, r1, r5
   1ef08:	add	r5, sp, #5376	; 0x1500
   1ef0c:	add	r5, r5, #8
   1ef10:	str	lr, [r5]
   1ef14:	add	lr, sp, #5376	; 0x1500
   1ef18:	add	lr, lr, #20
   1ef1c:	orr	ip, ip, sl, lsl #4
   1ef20:	str	ip, [lr]
   1ef24:	ldr	ip, [sp, #112]	; 0x70
   1ef28:	lsl	r4, sl, #30
   1ef2c:	lsl	r5, fp, #25
   1ef30:	lsr	lr, ip, #1
   1ef34:	orr	ip, r4, fp, lsr #2
   1ef38:	add	r4, sp, #5376	; 0x1500
   1ef3c:	add	r4, r4, #24
   1ef40:	str	ip, [r4]
   1ef44:	add	r4, sp, #5376	; 0x1500
   1ef48:	add	r4, r4, #36	; 0x24
   1ef4c:	orr	ip, r5, sl, lsr #7
   1ef50:	str	ip, [r4]
   1ef54:	ldrd	r4, [sp, #64]	; 0x40
   1ef58:	lsl	ip, sl, #25
   1ef5c:	and	r2, r2, r8
   1ef60:	adds	r4, r4, r0
   1ef64:	adc	r5, r5, r1
   1ef68:	and	r3, r3, r9
   1ef6c:	str	ip, [sp, #120]	; 0x78
   1ef70:	mov	r0, r4
   1ef74:	mov	r1, r5
   1ef78:	mov	r4, r6
   1ef7c:	mov	r5, r7
   1ef80:	add	ip, sp, #5312	; 0x14c0
   1ef84:	eor	r4, r4, r2
   1ef88:	eor	r5, r5, r3
   1ef8c:	add	ip, ip, #56	; 0x38
   1ef90:	mov	r2, r4
   1ef94:	mov	r3, r5
   1ef98:	ldrd	r4, [sp, #112]	; 0x70
   1ef9c:	ldrd	sl, [ip]
   1efa0:	add	ip, sp, #5376	; 0x1500
   1efa4:	ldrd	r6, [ip]
   1efa8:	orr	ip, lr, r5, lsl #31
   1efac:	add	lr, sp, #5376	; 0x1500
   1efb0:	add	lr, lr, #40	; 0x28
   1efb4:	str	ip, [lr]
   1efb8:	lsr	lr, r4, #8
   1efbc:	orr	ip, lr, r5, lsl #24
   1efc0:	eor	sl, sl, r6
   1efc4:	eor	fp, fp, r7
   1efc8:	add	lr, sp, #5376	; 0x1500
   1efcc:	add	lr, lr, #48	; 0x30
   1efd0:	strd	sl, [sp, #64]	; 0x40
   1efd4:	ldrd	sl, [sp, #8]
   1efd8:	str	ip, [lr]
   1efdc:	ldr	lr, [sp, #120]	; 0x78
   1efe0:	lsr	ip, r4, #7
   1efe4:	str	ip, [sp, #896]	; 0x380
   1efe8:	orr	ip, lr, fp, lsr #7
   1efec:	add	lr, sp, #5376	; 0x1500
   1eff0:	mov	r7, r5
   1eff4:	add	lr, lr, #32
   1eff8:	adds	r6, r2, r0
   1effc:	str	ip, [lr]
   1f000:	lsr	ip, r7, #1
   1f004:	adc	r7, r3, r1
   1f008:	add	r3, sp, #5376	; 0x1500
   1f00c:	add	r3, r3, #8
   1f010:	ldrd	r0, [sp, #64]	; 0x40
   1f014:	ldrd	r2, [r3]
   1f018:	strd	r6, [sp, #8]
   1f01c:	ldrd	r4, [sp, #160]	; 0xa0
   1f020:	eor	r1, r1, r3
   1f024:	mov	r7, r1
   1f028:	add	r3, sp, #5376	; 0x1500
   1f02c:	add	r1, sp, #5376	; 0x1500
   1f030:	add	r3, r3, #16
   1f034:	add	r1, r1, #24
   1f038:	eor	r0, r0, r2
   1f03c:	mov	r6, r0
   1f040:	ldrd	r2, [r3]
   1f044:	ldrd	r0, [r1]
   1f048:	orr	r4, r4, sl
   1f04c:	orr	r5, r5, fp
   1f050:	eor	r2, r2, r0
   1f054:	eor	r3, r3, r1
   1f058:	strd	r2, [sp, #64]	; 0x40
   1f05c:	ldrd	r2, [sp, #152]	; 0x98
   1f060:	ldrd	r0, [sp, #112]	; 0x70
   1f064:	and	r2, r2, r4
   1f068:	mov	r4, r2
   1f06c:	add	r2, sp, #5376	; 0x1500
   1f070:	and	r3, r3, r5
   1f074:	add	r2, r2, #44	; 0x2c
   1f078:	mov	r5, r3
   1f07c:	orr	r3, ip, r0, lsl #31
   1f080:	str	r3, [r2]
   1f084:	add	r2, sp, #5376	; 0x1500
   1f088:	lsr	ip, r1, #8
   1f08c:	add	r2, r2, #52	; 0x34
   1f090:	orr	r3, ip, r0, lsl #24
   1f094:	str	r3, [r2]
   1f098:	ldr	r3, [sp, #896]	; 0x380
   1f09c:	orr	r3, r3, r1, lsl #25
   1f0a0:	str	r3, [sp, #896]	; 0x380
   1f0a4:	ldrd	r2, [sp, #40]	; 0x28
   1f0a8:	ldrd	r0, [sp, #160]	; 0xa0
   1f0ac:	lsr	r3, r2, #6
   1f0b0:	str	r3, [sp, #904]	; 0x388
   1f0b4:	lsr	ip, r2, #19
   1f0b8:	ldrd	r2, [sp, #8]
   1f0bc:	and	r0, r0, sl
   1f0c0:	and	r1, r1, fp
   1f0c4:	adds	r2, r2, r6
   1f0c8:	adc	r3, r3, r7
   1f0cc:	mov	r6, r0
   1f0d0:	mov	r7, r1
   1f0d4:	strd	sl, [sp, #8]
   1f0d8:	ldrd	r0, [lr]
   1f0dc:	ldrd	sl, [sp, #64]	; 0x40
   1f0e0:	orr	r4, r4, r6
   1f0e4:	orr	r5, r5, r7
   1f0e8:	eor	sl, sl, r0
   1f0ec:	ldrd	r6, [sp, #40]	; 0x28
   1f0f0:	mov	r0, sl
   1f0f4:	add	sl, sp, #5376	; 0x1500
   1f0f8:	add	sl, sl, #56	; 0x38
   1f0fc:	lsl	lr, r7, #3
   1f100:	orr	ip, ip, r7, lsl #13
   1f104:	str	ip, [sl]
   1f108:	orr	ip, lr, r6, lsr #29
   1f10c:	add	lr, sp, #5440	; 0x1540
   1f110:	add	lr, lr, #4
   1f114:	eor	fp, fp, r1
   1f118:	str	ip, [lr]
   1f11c:	ldr	ip, [sp, #116]	; 0x74
   1f120:	mov	r1, fp
   1f124:	ldr	fp, [sp, #904]	; 0x388
   1f128:	lsr	lr, r7, #19
   1f12c:	lsr	ip, ip, #7
   1f130:	orr	r7, fp, r7, lsl #26
   1f134:	str	ip, [sp, #900]	; 0x384
   1f138:	str	r7, [sp, #904]	; 0x388
   1f13c:	lsl	ip, r6, #3
   1f140:	ldrd	r6, [sp, #192]	; 0xc0
   1f144:	adds	r6, r6, r2
   1f148:	adc	r7, r7, r3
   1f14c:	adds	r0, r0, r4
   1f150:	add	r4, sp, #5376	; 0x1500
   1f154:	add	r4, r4, #40	; 0x28
   1f158:	strd	r6, [sp, #192]	; 0xc0
   1f15c:	ldrd	r6, [r4]
   1f160:	add	r4, sp, #5376	; 0x1500
   1f164:	add	r4, r4, #48	; 0x30
   1f168:	ldrd	sl, [r4]
   1f16c:	adc	r1, r1, r5
   1f170:	ldrd	r4, [sp, #40]	; 0x28
   1f174:	eor	r6, r6, sl
   1f178:	add	sl, sp, #5376	; 0x1500
   1f17c:	add	sl, sl, #60	; 0x3c
   1f180:	orr	lr, lr, r4, lsl #13
   1f184:	str	lr, [sl]
   1f188:	add	lr, sp, #5440	; 0x1540
   1f18c:	orr	ip, ip, r5, lsr #29
   1f190:	str	ip, [lr]
   1f194:	add	ip, sp, #896	; 0x380
   1f198:	adds	r4, r0, r2
   1f19c:	eor	r7, r7, fp
   1f1a0:	ldrd	sl, [ip]
   1f1a4:	lsr	ip, r5, #6
   1f1a8:	adc	r5, r1, r3
   1f1ac:	add	r3, sp, #5376	; 0x1500
   1f1b0:	add	r3, r3, #56	; 0x38
   1f1b4:	eor	sl, sl, r6
   1f1b8:	eor	fp, fp, r7
   1f1bc:	mov	r6, sl
   1f1c0:	mov	r7, fp
   1f1c4:	ldrd	sl, [r3]
   1f1c8:	ldrd	r2, [lr]
   1f1cc:	str	ip, [sp, #908]	; 0x38c
   1f1d0:	strd	r4, [sp, #64]	; 0x40
   1f1d4:	eor	sl, sl, r2
   1f1d8:	eor	fp, fp, r3
   1f1dc:	ldrd	r2, [sp, #88]	; 0x58
   1f1e0:	mov	r0, sl
   1f1e4:	mov	r1, fp
   1f1e8:	ldrd	sl, [sp, #192]	; 0xc0
   1f1ec:	adds	r2, r2, r6
   1f1f0:	add	ip, sp, #904	; 0x388
   1f1f4:	adc	r3, r3, r7
   1f1f8:	mov	r6, r2
   1f1fc:	mov	r7, r3
   1f200:	lsr	r2, sl, #14
   1f204:	lsr	r3, sl, #18
   1f208:	ldrd	sl, [ip]
   1f20c:	add	r5, pc, #876	; 0x36c
   1f210:	ldrd	r4, [r5]
   1f214:	eor	sl, sl, r0
   1f218:	eor	fp, fp, r1
   1f21c:	ldrd	r0, [sp, #72]	; 0x48
   1f220:	strd	sl, [sp, #88]	; 0x58
   1f224:	ldrd	sl, [sp, #192]	; 0xc0
   1f228:	adds	r0, r0, r6
   1f22c:	adc	r1, r1, r7
   1f230:	mov	r7, r1
   1f234:	orr	r1, r2, fp, lsl #18
   1f238:	add	r2, sp, #5440	; 0x1540
   1f23c:	add	r2, r2, #8
   1f240:	str	r1, [r2]
   1f244:	add	r1, sp, #5440	; 0x1540
   1f248:	add	r1, r1, #16
   1f24c:	orr	r3, r3, fp, lsl #14
   1f250:	str	r3, [r1]
   1f254:	mov	r6, r0
   1f258:	ldrd	r0, [sp, #88]	; 0x58
   1f25c:	lsr	r2, fp, #14
   1f260:	lsr	r3, fp, #18
   1f264:	adds	r0, r0, r6
   1f268:	mov	r6, sl
   1f26c:	adc	r1, r1, r7
   1f270:	orr	lr, r2, r6, lsl #18
   1f274:	add	r2, sp, #5440	; 0x1540
   1f278:	add	r2, r2, #12
   1f27c:	str	lr, [r2]
   1f280:	add	r2, sp, #5440	; 0x1540
   1f284:	add	r2, r2, #20
   1f288:	orr	r3, r3, r6, lsl #14
   1f28c:	str	r3, [r2]
   1f290:	ldrd	r2, [sp, #16]
   1f294:	strd	r0, [sp, #120]	; 0x78
   1f298:	mov	r7, fp
   1f29c:	eor	r2, r2, r8
   1f2a0:	eor	r3, r3, r9
   1f2a4:	lsl	r0, fp, #23
   1f2a8:	strd	r2, [sp, #88]	; 0x58
   1f2ac:	add	r2, sp, #5440	; 0x1540
   1f2b0:	ldrd	sl, [sp, #64]	; 0x40
   1f2b4:	add	r2, r2, #28
   1f2b8:	orr	r3, r0, r6, lsr #9
   1f2bc:	str	r3, [r2]
   1f2c0:	add	r2, sp, #5440	; 0x1540
   1f2c4:	lsr	ip, sl, #28
   1f2c8:	add	r2, r2, #32
   1f2cc:	orr	r3, ip, fp, lsl #4
   1f2d0:	str	r3, [r2]
   1f2d4:	add	r2, sp, #5440	; 0x1540
   1f2d8:	lsl	r1, fp, #30
   1f2dc:	add	r2, r2, #44	; 0x2c
   1f2e0:	orr	r3, r1, sl, lsr #2
   1f2e4:	str	r3, [r2]
   1f2e8:	ldrd	r2, [sp, #120]	; 0x78
   1f2ec:	lsr	r1, fp, #28
   1f2f0:	mov	fp, r7
   1f2f4:	adds	r2, r2, r4
   1f2f8:	adc	r3, r3, r5
   1f2fc:	lsl	r0, r6, #23
   1f300:	mov	r4, r2
   1f304:	mov	r5, r3
   1f308:	ldrd	r2, [sp, #88]	; 0x58
   1f30c:	orr	lr, r0, fp, lsr #9
   1f310:	add	r0, sp, #5440	; 0x1540
   1f314:	add	r0, r0, #24
   1f318:	and	r2, r2, r6
   1f31c:	and	r3, r3, r7
   1f320:	ldrd	r6, [sp, #64]	; 0x40
   1f324:	str	lr, [r0]
   1f328:	add	lr, sp, #5440	; 0x1540
   1f32c:	add	lr, lr, #36	; 0x24
   1f330:	orr	r1, r1, r6, lsl #4
   1f334:	str	r1, [lr]
   1f338:	add	lr, sp, #5440	; 0x1540
   1f33c:	lsl	ip, r6, #30
   1f340:	add	lr, lr, #40	; 0x28
   1f344:	lsl	r0, r7, #25
   1f348:	orr	ip, ip, r7, lsr #2
   1f34c:	str	ip, [lr]
   1f350:	orr	ip, r0, r6, lsr #7
   1f354:	add	r0, sp, #5440	; 0x1540
   1f358:	add	r0, r0, #52	; 0x34
   1f35c:	str	ip, [r0]
   1f360:	lsl	ip, r6, #25
   1f364:	ldrd	r6, [sp, #144]	; 0x90
   1f368:	add	r0, sp, #5440	; 0x1540
   1f36c:	add	r0, r0, #8
   1f370:	adds	r6, r6, r4
   1f374:	adc	r7, r7, r5
   1f378:	mov	r4, r6
   1f37c:	mov	r5, r7
   1f380:	ldrd	r6, [sp, #16]
   1f384:	ldrd	sl, [r0]
   1f388:	add	r0, sp, #5440	; 0x1540
   1f38c:	add	r0, r0, #16
   1f390:	eor	r6, r6, r2
   1f394:	eor	r7, r7, r3
   1f398:	mov	r2, r6
   1f39c:	mov	r3, r7
   1f3a0:	ldrd	r6, [r0]
   1f3a4:	ldr	r1, [sp, #176]	; 0xb0
   1f3a8:	add	r0, sp, #5440	; 0x1540
   1f3ac:	eor	sl, sl, r6
   1f3b0:	eor	fp, fp, r7
   1f3b4:	mov	r6, sl
   1f3b8:	mov	r7, fp
   1f3bc:	ldrd	sl, [sp, #176]	; 0xb0
   1f3c0:	add	r0, r0, #56	; 0x38
   1f3c4:	lsr	r1, r1, #1
   1f3c8:	orr	r1, r1, fp, lsl #31
   1f3cc:	str	r1, [r0]
   1f3d0:	lsr	r1, sl, #8
   1f3d4:	add	r0, sp, #5504	; 0x1580
   1f3d8:	orr	r1, r1, fp, lsl #24
   1f3dc:	str	r1, [r0]
   1f3e0:	ldr	lr, [sp, #68]	; 0x44
   1f3e4:	lsr	r1, sl, #7
   1f3e8:	str	r1, [sp, #912]	; 0x390
   1f3ec:	orr	ip, ip, lr, lsr #7
   1f3f0:	add	lr, sp, #5440	; 0x1540
   1f3f4:	add	lr, lr, #48	; 0x30
   1f3f8:	ldrd	r0, [sp, #64]	; 0x40
   1f3fc:	ldrd	sl, [sp, #8]
   1f400:	str	ip, [lr]
   1f404:	add	lr, sp, #5440	; 0x1540
   1f408:	add	lr, lr, #24
   1f40c:	orr	sl, sl, r0
   1f410:	orr	fp, fp, r1
   1f414:	mov	r0, sl
   1f418:	mov	r1, fp
   1f41c:	ldrd	sl, [lr]
   1f420:	add	lr, sp, #5440	; 0x1540
   1f424:	add	lr, lr, #32
   1f428:	eor	sl, sl, r6
   1f42c:	eor	fp, fp, r7
   1f430:	mov	r6, sl
   1f434:	mov	r7, fp
   1f438:	ldrd	sl, [lr]
   1f43c:	add	lr, sp, #5440	; 0x1540
   1f440:	add	lr, lr, #40	; 0x28
   1f444:	adds	r2, r2, r4
   1f448:	adc	r3, r3, r5
   1f44c:	ldrd	r4, [lr]
   1f450:	ldr	ip, [sp, #180]	; 0xb4
   1f454:	add	lr, sp, #5440	; 0x1540
   1f458:	eor	sl, sl, r4
   1f45c:	eor	fp, fp, r5
   1f460:	mov	r4, sl
   1f464:	mov	r5, fp
   1f468:	ldrd	sl, [sp, #160]	; 0xa0
   1f46c:	add	lr, lr, #60	; 0x3c
   1f470:	lsr	ip, ip, #1
   1f474:	and	sl, sl, r0
   1f478:	and	fp, fp, r1
   1f47c:	mov	r0, sl
   1f480:	mov	r1, fp
   1f484:	ldrd	sl, [sp, #176]	; 0xb0
   1f488:	adds	r2, r2, r6
   1f48c:	adc	r3, r3, r7
   1f490:	orr	ip, ip, sl, lsl #31
   1f494:	str	ip, [lr]
   1f498:	add	lr, sp, #5504	; 0x1580
   1f49c:	lsr	ip, fp, #8
   1f4a0:	add	lr, lr, #4
   1f4a4:	orr	ip, ip, sl, lsl #24
   1f4a8:	str	ip, [lr]
   1f4ac:	ldr	ip, [sp, #912]	; 0x390
   1f4b0:	ldrd	r6, [sp, #64]	; 0x40
   1f4b4:	orr	ip, ip, fp, lsl #25
   1f4b8:	ldrd	sl, [sp, #104]	; 0x68
   1f4bc:	str	ip, [sp, #912]	; 0x390
   1f4c0:	lsr	lr, sl, #6
   1f4c4:	lsr	ip, sl, #19
   1f4c8:	ldrd	sl, [sp, #8]
   1f4cc:	str	lr, [sp, #920]	; 0x398
   1f4d0:	add	lr, sp, #5440	; 0x1540
   1f4d4:	add	lr, lr, #48	; 0x30
   1f4d8:	and	sl, sl, r6
   1f4dc:	and	fp, fp, r7
   1f4e0:	mov	r6, sl
   1f4e4:	mov	r7, fp
   1f4e8:	ldrd	sl, [lr]
   1f4ec:	orr	r6, r6, r0
   1f4f0:	add	r0, sp, #5504	; 0x1580
   1f4f4:	eor	sl, sl, r4
   1f4f8:	eor	fp, fp, r5
   1f4fc:	ldrd	r4, [sp, #104]	; 0x68
   1f500:	add	r0, r0, #8
   1f504:	orr	r7, r7, r1
   1f508:	orr	ip, ip, r5, lsl #13
   1f50c:	str	ip, [r0]
   1f510:	add	r0, sp, #5504	; 0x1580
   1f514:	lsl	r1, r5, #3
   1f518:	add	r0, r0, #20
   1f51c:	orr	r1, r1, r4, lsr #29
   1f520:	str	r1, [r0]
   1f524:	add	r1, sp, #5440	; 0x1540
   1f528:	add	ip, sp, #5504	; 0x1580
   1f52c:	add	r1, r1, #56	; 0x38
   1f530:	strd	sl, [sp, #88]	; 0x58
   1f534:	ldrd	r0, [r1]
   1f538:	ldrd	sl, [ip]
   1f53c:	ldr	ip, [sp, #920]	; 0x398
   1f540:	ldr	lr, [sp, #180]	; 0xb4
   1f544:	eor	r0, r0, sl
   1f548:	eor	r1, r1, fp
   1f54c:	mov	sl, r4
   1f550:	mov	fp, r5
   1f554:	orr	ip, ip, r5, lsl #26
   1f558:	ldrd	r4, [sp, #152]	; 0x98
   1f55c:	lsr	lr, lr, #7
   1f560:	str	lr, [sp, #916]	; 0x394
   1f564:	adds	r4, r4, r2
   1f568:	adc	r5, r5, r3
   1f56c:	str	ip, [sp, #920]	; 0x398
   1f570:	strd	r4, [sp, #200]	; 0xc8
   1f574:	ldrd	r4, [sp, #88]	; 0x58
   1f578:	b	1f590 <dcngettext@plt+0xe5a0>
   1f57c:	nop			; (mov r0, r0)
   1f580:	mvnsge	sl, r2, ror fp
   1f584:	strbhi	r7, [r8], #2068	; 0x814
   1f588:	bne	192dd40 <stdout@@GLIBC_2.4+0x18f2bd4>
   1f58c:	sfmhi	f0, 2, [r7], {8}
   1f590:	lsl	ip, sl, #3
   1f594:	lsr	lr, fp, #19
   1f598:	adds	r4, r4, r6
   1f59c:	mov	r6, r4
   1f5a0:	mov	r4, sl
   1f5a4:	add	sl, sp, #912	; 0x390
   1f5a8:	adc	r5, r5, r7
   1f5ac:	mov	r7, r5
   1f5b0:	mov	r5, fp
   1f5b4:	ldrd	sl, [sl]
   1f5b8:	orr	lr, lr, r4, lsl #13
   1f5bc:	orr	ip, ip, r5, lsr #29
   1f5c0:	eor	sl, sl, r0
   1f5c4:	mov	r0, sl
   1f5c8:	add	sl, sp, #5504	; 0x1580
   1f5cc:	add	sl, sl, #12
   1f5d0:	str	lr, [sl]
   1f5d4:	add	lr, sp, #5504	; 0x1580
   1f5d8:	add	lr, lr, #16
   1f5dc:	adds	r4, r6, r2
   1f5e0:	str	ip, [lr]
   1f5e4:	lsr	ip, r5, #6
   1f5e8:	adc	r5, r7, r3
   1f5ec:	ldrd	r2, [sp, #112]	; 0x70
   1f5f0:	eor	fp, fp, r1
   1f5f4:	mov	r1, fp
   1f5f8:	adds	r2, r2, r0
   1f5fc:	adc	r3, r3, r1
   1f600:	add	r1, sp, #5504	; 0x1580
   1f604:	add	r1, r1, #8
   1f608:	ldrd	sl, [lr]
   1f60c:	ldrd	r0, [r1]
   1f610:	str	ip, [sp, #924]	; 0x39c
   1f614:	strd	r4, [sp, #144]	; 0x90
   1f618:	eor	r0, r0, sl
   1f61c:	eor	r1, r1, fp
   1f620:	mov	r6, r0
   1f624:	mov	r7, r1
   1f628:	ldrd	r0, [sp, #184]	; 0xb8
   1f62c:	ldrd	sl, [sp, #200]	; 0xc8
   1f630:	sub	r5, pc, #176	; 0xb0
   1f634:	ldrd	r4, [r5]
   1f638:	adds	r0, r0, r2
   1f63c:	adc	r1, r1, r3
   1f640:	mov	r3, r1
   1f644:	add	r1, sp, #920	; 0x398
   1f648:	mov	r2, r0
   1f64c:	ldrd	r0, [r1]
   1f650:	lsr	ip, sl, #14
   1f654:	lsr	lr, sl, #18
   1f658:	eor	r0, r0, r6
   1f65c:	mov	r6, r0
   1f660:	add	r0, sp, #5504	; 0x1580
   1f664:	eor	r1, r1, r7
   1f668:	add	r0, r0, #24
   1f66c:	mov	r7, r1
   1f670:	orr	r1, ip, fp, lsl #18
   1f674:	str	r1, [r0]
   1f678:	lsr	r0, fp, #14
   1f67c:	str	r0, [sp, #112]	; 0x70
   1f680:	add	r0, sp, #5504	; 0x1580
   1f684:	add	r0, r0, #32
   1f688:	orr	r1, lr, fp, lsl #14
   1f68c:	str	r1, [r0]
   1f690:	adds	r0, r2, r6
   1f694:	adc	r1, r3, r7
   1f698:	mov	r2, sl
   1f69c:	strd	r0, [sp, #88]	; 0x58
   1f6a0:	ldr	r0, [sp, #112]	; 0x70
   1f6a4:	lsr	lr, fp, #18
   1f6a8:	orr	r7, r0, r2, lsl #18
   1f6ac:	mov	r3, fp
   1f6b0:	lsl	r6, fp, #23
   1f6b4:	add	r0, sp, #5504	; 0x1580
   1f6b8:	ldrd	sl, [sp, #144]	; 0x90
   1f6bc:	add	r0, r0, #28
   1f6c0:	str	r7, [r0]
   1f6c4:	lsr	ip, sl, #28
   1f6c8:	add	r0, sp, #5504	; 0x1580
   1f6cc:	mov	sl, r2
   1f6d0:	add	r0, r0, #44	; 0x2c
   1f6d4:	lsl	r1, fp, #30
   1f6d8:	mov	fp, r3
   1f6dc:	orr	r3, lr, r2, lsl #14
   1f6e0:	orr	lr, r6, sl, lsr #9
   1f6e4:	str	lr, [r0]
   1f6e8:	mov	r6, sl
   1f6ec:	lsl	lr, sl, #23
   1f6f0:	mov	r7, fp
   1f6f4:	ldrd	sl, [sp, #144]	; 0x90
   1f6f8:	add	r0, sp, #5504	; 0x1580
   1f6fc:	add	r2, sp, #5504	; 0x1580
   1f700:	add	r0, r0, #48	; 0x30
   1f704:	orr	ip, ip, fp, lsl #4
   1f708:	add	r2, r2, #36	; 0x24
   1f70c:	str	ip, [r0]
   1f710:	add	r0, sp, #5504	; 0x1580
   1f714:	str	r3, [r2]
   1f718:	add	r0, r0, #60	; 0x3c
   1f71c:	ldrd	r2, [sp, #192]	; 0xc0
   1f720:	orr	r1, r1, sl, lsr #2
   1f724:	str	r1, [r0]
   1f728:	lsr	r0, fp, #28
   1f72c:	eor	r2, r2, r8
   1f730:	eor	r3, r3, r9
   1f734:	str	r0, [sp, #144]	; 0x90
   1f738:	ldrd	r0, [sp, #88]	; 0x58
   1f73c:	and	r6, r6, r2
   1f740:	and	r7, r7, r3
   1f744:	mov	r2, r6
   1f748:	mov	r3, r7
   1f74c:	mov	r6, sl
   1f750:	mov	r7, fp
   1f754:	lsl	ip, sl, #30
   1f758:	ldrd	sl, [sp, #128]	; 0x80
   1f75c:	adds	r0, r0, r4
   1f760:	adc	r1, r1, r5
   1f764:	mov	r5, r1
   1f768:	lsr	r1, sl, #7
   1f76c:	str	lr, [sp, #112]	; 0x70
   1f770:	str	r1, [sp, #928]	; 0x3a0
   1f774:	ldr	r1, [sp, #204]	; 0xcc
   1f778:	mov	r4, r0
   1f77c:	ldr	lr, [sp, #112]	; 0x70
   1f780:	add	r0, sp, #5504	; 0x1580
   1f784:	add	r0, r0, #40	; 0x28
   1f788:	orr	r1, lr, r1, lsr #9
   1f78c:	str	r1, [r0]
   1f790:	ldr	r0, [sp, #144]	; 0x90
   1f794:	lsl	lr, r7, #25
   1f798:	orr	r1, r0, r6, lsl #4
   1f79c:	add	r0, sp, #5504	; 0x1580
   1f7a0:	add	r0, r0, #52	; 0x34
   1f7a4:	str	r1, [r0]
   1f7a8:	orr	r1, ip, r7, lsr #2
   1f7ac:	add	ip, sp, #5504	; 0x1580
   1f7b0:	add	ip, ip, #56	; 0x38
   1f7b4:	str	r1, [ip]
   1f7b8:	add	ip, sp, #5568	; 0x15c0
   1f7bc:	add	ip, ip, #4
   1f7c0:	orr	r1, lr, r6, lsr #7
   1f7c4:	lsr	r0, sl, #1
   1f7c8:	str	r1, [ip]
   1f7cc:	ldrd	sl, [sp, #16]
   1f7d0:	lsl	r1, r6, #25
   1f7d4:	strd	r6, [sp, #144]	; 0x90
   1f7d8:	str	r1, [sp, #112]	; 0x70
   1f7dc:	eor	r7, r3, r9
   1f7e0:	add	r1, sp, #5504	; 0x1580
   1f7e4:	add	r3, sp, #5504	; 0x1580
   1f7e8:	add	r1, r1, #32
   1f7ec:	add	r3, r3, #24
   1f7f0:	adds	sl, sl, r4
   1f7f4:	adc	fp, fp, r5
   1f7f8:	eor	r6, r2, r8
   1f7fc:	ldrd	r4, [r1]
   1f800:	ldrd	r2, [r3]
   1f804:	strd	r6, [sp, #16]
   1f808:	ldr	ip, [sp, #928]	; 0x3a0
   1f80c:	eor	r2, r2, r4
   1f810:	eor	r3, r3, r5
   1f814:	mov	r6, r2
   1f818:	mov	r7, r3
   1f81c:	ldrd	r2, [sp, #128]	; 0x80
   1f820:	ldrd	r4, [sp, #64]	; 0x40
   1f824:	add	lr, sp, #5504	; 0x1580
   1f828:	orr	r1, r0, r3, lsl #31
   1f82c:	add	r0, sp, #5568	; 0x15c0
   1f830:	add	r0, r0, #8
   1f834:	str	r1, [r0]
   1f838:	lsr	r0, r2, #8
   1f83c:	orr	r1, r0, r3, lsl #24
   1f840:	add	r0, sp, #5568	; 0x15c0
   1f844:	add	r0, r0, #16
   1f848:	str	r1, [r0]
   1f84c:	ldrd	r0, [sp, #144]	; 0x90
   1f850:	orr	ip, ip, r3, lsl #25
   1f854:	str	ip, [sp, #928]	; 0x3a0
   1f858:	orr	r4, r4, r0
   1f85c:	ldr	r0, [sp, #112]	; 0x70
   1f860:	orr	r5, r5, r1
   1f864:	orr	r1, r0, r1, lsr #7
   1f868:	add	r0, sp, #5568	; 0x15c0
   1f86c:	lsr	ip, r3, #1
   1f870:	ldrd	r2, [sp, #16]
   1f874:	str	r1, [r0]
   1f878:	add	r1, sp, #5504	; 0x1580
   1f87c:	add	r1, r1, #40	; 0x28
   1f880:	adds	r2, r2, sl
   1f884:	adc	r3, r3, fp
   1f888:	ldrd	sl, [r1]
   1f88c:	add	r1, sp, #5504	; 0x1580
   1f890:	add	lr, lr, #56	; 0x38
   1f894:	add	r1, r1, #48	; 0x30
   1f898:	eor	sl, sl, r6
   1f89c:	eor	fp, fp, r7
   1f8a0:	mov	r6, sl
   1f8a4:	mov	r7, fp
   1f8a8:	ldrd	r0, [r1]
   1f8ac:	ldrd	sl, [lr]
   1f8b0:	add	lr, sp, #5568	; 0x15c0
   1f8b4:	add	lr, lr, #12
   1f8b8:	eor	r0, r0, sl
   1f8bc:	eor	r1, r1, fp
   1f8c0:	ldrd	sl, [sp, #8]
   1f8c4:	and	sl, sl, r4
   1f8c8:	and	fp, fp, r5
   1f8cc:	mov	r4, sl
   1f8d0:	mov	r5, fp
   1f8d4:	ldrd	sl, [sp, #128]	; 0x80
   1f8d8:	orr	ip, ip, sl, lsl #31
   1f8dc:	str	ip, [lr]
   1f8e0:	add	lr, sp, #5568	; 0x15c0
   1f8e4:	lsr	ip, fp, #8
   1f8e8:	add	lr, lr, #20
   1f8ec:	orr	ip, ip, sl, lsl #24
   1f8f0:	str	ip, [lr]
   1f8f4:	lsr	lr, fp, #7
   1f8f8:	str	lr, [sp, #932]	; 0x3a4
   1f8fc:	ldr	lr, [sp, #120]	; 0x78
   1f900:	adds	sl, r2, r6
   1f904:	adc	fp, r3, r7
   1f908:	lsr	lr, lr, #6
   1f90c:	ldr	ip, [sp, #120]	; 0x78
   1f910:	str	lr, [sp, #936]	; 0x3a8
   1f914:	strd	sl, [sp, #16]
   1f918:	ldrd	sl, [sp, #64]	; 0x40
   1f91c:	ldrd	r6, [sp, #144]	; 0x90
   1f920:	add	r3, sp, #5568	; 0x15c0
   1f924:	add	r2, sp, #5568	; 0x15c0
   1f928:	and	sl, sl, r6
   1f92c:	and	fp, fp, r7
   1f930:	mov	r6, sl
   1f934:	mov	r7, fp
   1f938:	orr	r4, r4, r6
   1f93c:	orr	r5, r5, r7
   1f940:	ldrd	r6, [sp, #120]	; 0x78
   1f944:	lsr	ip, ip, #19
   1f948:	add	r2, r2, #24
   1f94c:	ldrd	sl, [r3]
   1f950:	orr	r3, ip, r7, lsl #13
   1f954:	str	r3, [r2]
   1f958:	add	r2, sp, #5568	; 0x15c0
   1f95c:	lsl	lr, r7, #3
   1f960:	add	r2, r2, #36	; 0x24
   1f964:	orr	r3, lr, r6, lsr #29
   1f968:	str	r3, [r2]
   1f96c:	ldr	r3, [sp, #936]	; 0x3a8
   1f970:	eor	sl, sl, r0
   1f974:	orr	r3, r3, r7, lsl #26
   1f978:	eor	fp, fp, r1
   1f97c:	mov	r0, sl
   1f980:	mov	r1, fp
   1f984:	str	r3, [sp, #936]	; 0x3a8
   1f988:	ldrd	sl, [sp, #160]	; 0xa0
   1f98c:	ldrd	r2, [sp, #16]
   1f990:	lsr	lr, r7, #19
   1f994:	lsl	ip, r6, #3
   1f998:	adds	r2, r2, sl
   1f99c:	adc	r3, r3, fp
   1f9a0:	mov	fp, r3
   1f9a4:	add	r3, sp, #5568	; 0x15c0
   1f9a8:	add	r3, r3, #8
   1f9ac:	adds	r4, r4, r0
   1f9b0:	adc	r5, r5, r1
   1f9b4:	ldrd	r0, [r3]
   1f9b8:	add	r3, sp, #5568	; 0x15c0
   1f9bc:	add	r3, r3, #16
   1f9c0:	mov	sl, r2
   1f9c4:	ldrd	r2, [r3]
   1f9c8:	eor	r0, r0, r2
   1f9cc:	add	r2, sp, #5568	; 0x15c0
   1f9d0:	add	r2, r2, #28
   1f9d4:	eor	r1, r1, r3
   1f9d8:	orr	r3, lr, r6, lsl #13
   1f9dc:	str	r3, [r2]
   1f9e0:	add	r2, sp, #5568	; 0x15c0
   1f9e4:	add	r2, r2, #32
   1f9e8:	orr	r3, ip, r7, lsr #29
   1f9ec:	str	r3, [r2]
   1f9f0:	add	r3, sp, #928	; 0x3a0
   1f9f4:	add	ip, sp, #5568	; 0x15c0
   1f9f8:	ldrd	r2, [r3]
   1f9fc:	add	ip, ip, #32
   1fa00:	eor	r3, r3, r1
   1fa04:	mov	r1, r3
   1fa08:	eor	r2, r2, r0
   1fa0c:	lsr	r3, r7, #6
   1fa10:	mov	r0, r2
   1fa14:	str	r3, [sp, #940]	; 0x3ac
   1fa18:	ldrd	r2, [sp, #16]
   1fa1c:	adds	r2, r2, r4
   1fa20:	adc	r3, r3, r5
   1fa24:	mov	r7, r3
   1fa28:	add	r3, sp, #5568	; 0x15c0
   1fa2c:	add	r3, r3, #24
   1fa30:	ldrd	r4, [ip]
   1fa34:	mov	r6, r2
   1fa38:	ldrd	r2, [r3]
   1fa3c:	add	ip, sp, #936	; 0x3a8
   1fa40:	strd	r6, [sp, #16]
   1fa44:	eor	r2, r2, r4
   1fa48:	eor	r3, r3, r5
   1fa4c:	ldrd	r4, [sp, #176]	; 0xb0
   1fa50:	mov	r6, r2
   1fa54:	lsr	r2, sl, #14
   1fa58:	adds	r4, r4, r0
   1fa5c:	adc	r5, r5, r1
   1fa60:	mov	r0, r4
   1fa64:	mov	r1, r5
   1fa68:	ldrd	r4, [ip]
   1fa6c:	mov	r7, r3
   1fa70:	orr	ip, r2, fp, lsl #18
   1fa74:	add	r2, sp, #5568	; 0x15c0
   1fa78:	eor	r4, r4, r6
   1fa7c:	eor	r5, r5, r7
   1fa80:	add	r2, r2, #40	; 0x28
   1fa84:	mov	r6, r4
   1fa88:	mov	r7, r5
   1fa8c:	ldrd	r4, [sp, #32]
   1fa90:	str	ip, [r2]
   1fa94:	lsr	r2, fp, #14
   1fa98:	orr	lr, r2, sl, lsl #18
   1fa9c:	add	r2, sp, #5568	; 0x15c0
   1faa0:	adds	r4, r4, r0
   1faa4:	add	ip, sp, #5568	; 0x15c0
   1faa8:	add	r2, r2, #44	; 0x2c
   1faac:	adc	r5, r5, r1
   1fab0:	lsr	r3, sl, #18
   1fab4:	adds	r4, r4, r6
   1fab8:	add	ip, ip, #48	; 0x30
   1fabc:	adc	r5, r5, r7
   1fac0:	str	lr, [r2]
   1fac4:	ldrd	r6, [sp, #16]
   1fac8:	orr	r3, r3, fp, lsl #14
   1facc:	add	r2, sp, #5568	; 0x15c0
   1fad0:	str	r3, [ip]
   1fad4:	add	r2, r2, #52	; 0x34
   1fad8:	lsr	r3, fp, #18
   1fadc:	orr	r3, r3, sl, lsl #14
   1fae0:	lsr	ip, r6, #28
   1fae4:	lsl	r1, r7, #30
   1fae8:	str	r3, [r2]
   1faec:	ldrd	r6, [sp, #200]	; 0xc8
   1faf0:	ldrd	r2, [sp, #192]	; 0xc0
   1faf4:	lsl	r0, fp, #23
   1faf8:	orr	lr, r0, sl, lsr #9
   1fafc:	add	r0, sp, #5568	; 0x15c0
   1fb00:	eor	r2, r2, r6
   1fb04:	eor	r3, r3, r7
   1fb08:	add	r0, r0, #60	; 0x3c
   1fb0c:	ldrd	r6, [sp, #16]
   1fb10:	str	lr, [r0]
   1fb14:	add	lr, sp, #5632	; 0x1600
   1fb18:	orr	ip, ip, r7, lsl #4
   1fb1c:	str	ip, [lr]
   1fb20:	add	ip, sp, #5632	; 0x1600
   1fb24:	add	ip, ip, #12
   1fb28:	orr	r1, r1, r6, lsr #2
   1fb2c:	str	r1, [ip]
   1fb30:	mov	r6, r4
   1fb34:	lsr	r1, r7, #28
   1fb38:	strd	r4, [sp, #152]	; 0x98
   1fb3c:	mov	r7, r5
   1fb40:	add	r5, pc, #872	; 0x368
   1fb44:	ldrd	r4, [r5]
   1fb48:	lsl	r0, sl, #23
   1fb4c:	ldr	ip, [sp, #16]
   1fb50:	adds	r4, r4, r6
   1fb54:	adc	r5, r5, r7
   1fb58:	ldrd	r6, [sp, #48]	; 0x30
   1fb5c:	lsl	ip, ip, #30
   1fb60:	and	r2, r2, sl
   1fb64:	lsr	lr, r6, #7
   1fb68:	str	lr, [sp, #944]	; 0x3b0
   1fb6c:	orr	lr, r0, fp, lsr #9
   1fb70:	add	r0, sp, #5568	; 0x15c0
   1fb74:	add	r0, r0, #56	; 0x38
   1fb78:	str	lr, [r0]
   1fb7c:	ldr	r0, [sp, #16]
   1fb80:	ldr	lr, [sp, #20]
   1fb84:	and	r3, r3, fp
   1fb88:	orr	r1, r1, r0, lsl #4
   1fb8c:	add	r0, sp, #5632	; 0x1600
   1fb90:	add	r0, r0, #4
   1fb94:	str	r1, [r0]
   1fb98:	lsr	r0, r6, #1
   1fb9c:	ldrd	r6, [sp, #16]
   1fba0:	lsl	lr, lr, #25
   1fba4:	orr	r1, ip, r7, lsr #2
   1fba8:	add	ip, sp, #5632	; 0x1600
   1fbac:	add	ip, ip, #8
   1fbb0:	str	r1, [ip]
   1fbb4:	add	ip, sp, #5632	; 0x1600
   1fbb8:	add	ip, ip, #20
   1fbbc:	orr	r1, lr, r6, lsr #7
   1fbc0:	str	r1, [ip]
   1fbc4:	lsl	r1, r6, #25
   1fbc8:	adds	r6, r8, r4
   1fbcc:	adc	r7, r9, r5
   1fbd0:	ldrd	r4, [sp, #192]	; 0xc0
   1fbd4:	add	ip, sp, #5568	; 0x15c0
   1fbd8:	add	ip, ip, #40	; 0x28
   1fbdc:	eor	r4, r4, r2
   1fbe0:	eor	r5, r5, r3
   1fbe4:	ldrd	r8, [ip]
   1fbe8:	mov	r2, r4
   1fbec:	mov	r3, r5
   1fbf0:	add	ip, sp, #5568	; 0x15c0
   1fbf4:	ldrd	r4, [sp, #48]	; 0x30
   1fbf8:	add	ip, ip, #48	; 0x30
   1fbfc:	strd	r6, [sp, #112]	; 0x70
   1fc00:	ldrd	r6, [ip]
   1fc04:	orr	ip, r0, r5, lsl #31
   1fc08:	add	r0, sp, #5632	; 0x1600
   1fc0c:	add	r0, r0, #24
   1fc10:	str	ip, [r0]
   1fc14:	lsr	r0, r4, #8
   1fc18:	orr	ip, r0, r5, lsl #24
   1fc1c:	add	r0, sp, #5632	; 0x1600
   1fc20:	eor	r8, r8, r6
   1fc24:	eor	r9, r9, r7
   1fc28:	add	r0, r0, #32
   1fc2c:	mov	r6, r8
   1fc30:	mov	r7, r9
   1fc34:	ldrd	r8, [sp, #16]
   1fc38:	str	ip, [r0]
   1fc3c:	add	r0, sp, #5632	; 0x1600
   1fc40:	add	r0, r0, #16
   1fc44:	orr	r1, r1, r9, lsr #7
   1fc48:	str	r1, [r0]
   1fc4c:	ldrd	r0, [sp, #112]	; 0x70
   1fc50:	ldr	lr, [sp, #52]	; 0x34
   1fc54:	ldr	ip, [sp, #944]	; 0x3b0
   1fc58:	adds	r0, r0, r2
   1fc5c:	adc	r1, r1, r3
   1fc60:	mov	r3, r1
   1fc64:	add	r1, sp, #5568	; 0x15c0
   1fc68:	add	r1, r1, #56	; 0x38
   1fc6c:	mov	r2, r0
   1fc70:	ldrd	r0, [r1]
   1fc74:	orr	ip, ip, lr, lsl #25
   1fc78:	ldrd	r4, [sp, #144]	; 0x90
   1fc7c:	str	ip, [sp, #944]	; 0x3b0
   1fc80:	eor	r1, r1, r7
   1fc84:	lsr	ip, lr, #1
   1fc88:	add	lr, sp, #5632	; 0x1600
   1fc8c:	mov	r7, r1
   1fc90:	add	lr, lr, #8
   1fc94:	add	r1, sp, #5632	; 0x1600
   1fc98:	eor	r0, r0, r6
   1fc9c:	orr	r4, r4, r8
   1fca0:	orr	r5, r5, r9
   1fca4:	mov	r6, r0
   1fca8:	ldrd	r8, [lr]
   1fcac:	ldrd	r0, [r1]
   1fcb0:	add	lr, sp, #5632	; 0x1600
   1fcb4:	add	lr, lr, #28
   1fcb8:	eor	r0, r0, r8
   1fcbc:	eor	r1, r1, r9
   1fcc0:	ldrd	r8, [sp, #64]	; 0x40
   1fcc4:	adds	r2, r2, r6
   1fcc8:	adc	r3, r3, r7
   1fccc:	and	r8, r8, r4
   1fcd0:	and	r9, r9, r5
   1fcd4:	mov	r4, r8
   1fcd8:	mov	r5, r9
   1fcdc:	ldrd	r8, [sp, #48]	; 0x30
   1fce0:	orr	ip, ip, r8, lsl #31
   1fce4:	str	ip, [lr]
   1fce8:	add	lr, sp, #5632	; 0x1600
   1fcec:	lsr	ip, r9, #8
   1fcf0:	add	lr, lr, #36	; 0x24
   1fcf4:	orr	ip, ip, r8, lsl #24
   1fcf8:	str	ip, [lr]
   1fcfc:	lsr	lr, r9, #7
   1fd00:	str	lr, [sp, #948]	; 0x3b4
   1fd04:	ldr	lr, [sp, #88]	; 0x58
   1fd08:	ldrd	r6, [sp, #16]
   1fd0c:	ldrd	r8, [sp, #144]	; 0x90
   1fd10:	lsr	lr, lr, #6
   1fd14:	str	lr, [sp, #952]	; 0x3b8
   1fd18:	add	lr, sp, #5632	; 0x1600
   1fd1c:	add	lr, lr, #16
   1fd20:	and	r8, r8, r6
   1fd24:	and	r9, r9, r7
   1fd28:	mov	r6, r8
   1fd2c:	mov	r7, r9
   1fd30:	ldrd	r8, [lr]
   1fd34:	ldr	ip, [sp, #88]	; 0x58
   1fd38:	orr	r4, r4, r6
   1fd3c:	eor	r8, r8, r0
   1fd40:	eor	r9, r9, r1
   1fd44:	mov	r0, r8
   1fd48:	mov	r1, r9
   1fd4c:	ldrd	r8, [sp, #88]	; 0x58
   1fd50:	add	r6, sp, #5632	; 0x1600
   1fd54:	add	r6, r6, #40	; 0x28
   1fd58:	lsr	ip, ip, #19
   1fd5c:	lsl	lr, r9, #3
   1fd60:	orr	ip, ip, r9, lsl #13
   1fd64:	str	ip, [r6]
   1fd68:	orr	ip, lr, r8, lsr #29
   1fd6c:	add	lr, sp, #5632	; 0x1600
   1fd70:	orr	r5, r5, r7
   1fd74:	add	lr, lr, #52	; 0x34
   1fd78:	ldr	r7, [sp, #952]	; 0x3b8
   1fd7c:	str	ip, [lr]
   1fd80:	orr	r7, r7, r9, lsl #26
   1fd84:	lsr	lr, r9, #19
   1fd88:	lsl	ip, r8, #3
   1fd8c:	ldrd	r8, [sp, #8]
   1fd90:	str	r7, [sp, #952]	; 0x3b8
   1fd94:	adds	r8, r8, r2
   1fd98:	adc	r9, r9, r3
   1fd9c:	adds	r6, r0, r4
   1fda0:	adc	r7, r1, r5
   1fda4:	add	r1, sp, #5632	; 0x1600
   1fda8:	add	r1, r1, #24
   1fdac:	strd	r6, [sp, #8]
   1fdb0:	ldrd	r6, [r1]
   1fdb4:	add	r1, sp, #5632	; 0x1600
   1fdb8:	add	r1, r1, #32
   1fdbc:	ldrd	r4, [sp, #88]	; 0x58
   1fdc0:	ldrd	r0, [r1]
   1fdc4:	eor	r6, r6, r0
   1fdc8:	add	r0, sp, #5632	; 0x1600
   1fdcc:	add	r0, r0, #44	; 0x2c
   1fdd0:	eor	r7, r7, r1
   1fdd4:	orr	r1, lr, r4, lsl #13
   1fdd8:	str	r1, [r0]
   1fddc:	add	r0, sp, #5632	; 0x1600
   1fde0:	add	r0, r0, #48	; 0x30
   1fde4:	orr	r1, ip, r5, lsr #29
   1fde8:	str	r1, [r0]
   1fdec:	add	r1, sp, #944	; 0x3b0
   1fdf0:	lsr	ip, r8, #14
   1fdf4:	ldrd	r0, [r1]
   1fdf8:	lsr	lr, r8, #18
   1fdfc:	eor	r1, r1, r7
   1fe00:	mov	r7, r1
   1fe04:	eor	r0, r0, r6
   1fe08:	lsr	r1, r5, #6
   1fe0c:	mov	r6, r0
   1fe10:	str	r1, [sp, #956]	; 0x3bc
   1fe14:	ldrd	r0, [sp, #8]
   1fe18:	adds	r0, r0, r2
   1fe1c:	adc	r1, r1, r3
   1fe20:	add	r3, sp, #5632	; 0x1600
   1fe24:	add	r3, r3, #40	; 0x28
   1fe28:	mov	r4, r0
   1fe2c:	mov	r5, r1
   1fe30:	ldrd	r0, [r3]
   1fe34:	add	r3, sp, #5632	; 0x1600
   1fe38:	add	r3, r3, #48	; 0x30
   1fe3c:	strd	r4, [sp, #8]
   1fe40:	ldrd	r2, [r3]
   1fe44:	add	r5, pc, #108	; 0x6c
   1fe48:	ldrd	r4, [r5]
   1fe4c:	eor	r0, r0, r2
   1fe50:	eor	r1, r1, r3
   1fe54:	ldrd	r2, [sp, #128]	; 0x80
   1fe58:	adds	r2, r2, r6
   1fe5c:	adc	r3, r3, r7
   1fe60:	mov	r7, r3
   1fe64:	add	r3, sp, #952	; 0x3b8
   1fe68:	mov	r6, r2
   1fe6c:	ldrd	r2, [r3]
   1fe70:	eor	r2, r2, r0
   1fe74:	eor	r3, r3, r1
   1fe78:	ldrd	r0, [sp, #168]	; 0xa8
   1fe7c:	strd	r2, [sp, #112]	; 0x70
   1fe80:	add	r2, sp, #5632	; 0x1600
   1fe84:	adds	r0, r0, r6
   1fe88:	adc	r1, r1, r7
   1fe8c:	add	r2, r2, #56	; 0x38
   1fe90:	orr	r3, ip, r9, lsl #18
   1fe94:	mov	r7, r1
   1fe98:	add	r1, sp, #5696	; 0x1640
   1fe9c:	str	r3, [r2]
   1fea0:	orr	r3, lr, r9, lsl #14
   1fea4:	mov	r6, r0
   1fea8:	str	r3, [r1]
   1feac:	b	1fec0 <dcngettext@plt+0xeed0>
   1feb0:	cmncs	r3, #40, 28	; 0x280
   1feb4:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   1feb8:	cdple	13, 8, cr11, cr2, cr9, {7}
   1febc:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   1fec0:	ldrd	r0, [sp, #112]	; 0x70
   1fec4:	lsr	r2, r9, #14
   1fec8:	orr	lr, r2, r8, lsl #18
   1fecc:	add	r2, sp, #5632	; 0x1600
   1fed0:	adds	r0, r0, r6
   1fed4:	add	r2, r2, #60	; 0x3c
   1fed8:	adc	r1, r1, r7
   1fedc:	mov	r6, r0
   1fee0:	lsl	r0, r9, #23
   1fee4:	mov	r7, r1
   1fee8:	ldr	r1, [sp, #8]
   1feec:	str	lr, [r2]
   1fef0:	orr	lr, r0, r8, lsr #9
   1fef4:	add	r0, sp, #5696	; 0x1640
   1fef8:	add	r0, r0, #12
   1fefc:	str	lr, [r0]
   1ff00:	ldr	lr, [sp, #12]
   1ff04:	strd	r6, [sp, #160]	; 0xa0
   1ff08:	adds	r6, r6, r4
   1ff0c:	adc	r7, r7, r5
   1ff10:	lsr	ip, r1, #28
   1ff14:	orr	ip, ip, lr, lsl #4
   1ff18:	mov	r4, r6
   1ff1c:	mov	r5, r7
   1ff20:	add	lr, sp, #5696	; 0x1640
   1ff24:	ldrd	r6, [sp, #96]	; 0x60
   1ff28:	add	lr, lr, #16
   1ff2c:	ldr	r1, [sp, #12]
   1ff30:	str	ip, [lr]
   1ff34:	lsl	r0, r8, #23
   1ff38:	ldr	ip, [sp, #8]
   1ff3c:	lsr	lr, r6, #7
   1ff40:	str	lr, [sp, #960]	; 0x3c0
   1ff44:	orr	lr, r0, r9, lsr #9
   1ff48:	add	r0, sp, #5696	; 0x1640
   1ff4c:	add	r0, r0, #8
   1ff50:	lsl	r1, r1, #30
   1ff54:	orr	r1, r1, ip, lsr #2
   1ff58:	add	ip, sp, #5696	; 0x1640
   1ff5c:	str	lr, [r0]
   1ff60:	add	ip, ip, #28
   1ff64:	ldr	lr, [sp, #12]
   1ff68:	str	r1, [ip]
   1ff6c:	ldr	r1, [sp, #12]
   1ff70:	lsl	r0, lr, #25
   1ff74:	ldr	lr, [sp, #8]
   1ff78:	lsr	r1, r1, #28
   1ff7c:	ldr	ip, [sp, #8]
   1ff80:	orr	r1, r1, lr, lsl #4
   1ff84:	add	lr, sp, #5696	; 0x1640
   1ff88:	add	lr, lr, #20
   1ff8c:	str	r1, [lr]
   1ff90:	lsr	r1, r6, #1
   1ff94:	ldrd	r6, [sp, #8]
   1ff98:	add	lr, sp, #5696	; 0x1640
   1ff9c:	add	lr, lr, #24
   1ffa0:	lsl	ip, ip, #30
   1ffa4:	orr	ip, ip, r7, lsr #2
   1ffa8:	str	ip, [lr]
   1ffac:	orr	ip, r0, r6, lsr #7
   1ffb0:	add	r0, sp, #5696	; 0x1640
   1ffb4:	add	r0, r0, #36	; 0x24
   1ffb8:	add	r2, sp, #5696	; 0x1640
   1ffbc:	str	ip, [r0]
   1ffc0:	lsl	ip, r6, #25
   1ffc4:	ldrd	r6, [sp, #192]	; 0xc0
   1ffc8:	lsr	r3, r9, #18
   1ffcc:	add	r2, r2, #4
   1ffd0:	orr	r3, r3, r8, lsl #14
   1ffd4:	str	r3, [r2]
   1ffd8:	adds	r6, r6, r4
   1ffdc:	ldrd	r2, [sp, #200]	; 0xc8
   1ffe0:	adc	r7, r7, r5
   1ffe4:	mov	r4, r6
   1ffe8:	mov	r5, r7
   1ffec:	ldrd	r6, [sp, #200]	; 0xc8
   1fff0:	eor	r3, r3, fp
   1fff4:	and	r3, r3, r9
   1fff8:	eor	r2, r2, sl
   1fffc:	and	r2, r2, r8
   20000:	eor	r7, r7, r3
   20004:	add	r3, sp, #5632	; 0x1600
   20008:	eor	r6, r6, r2
   2000c:	add	r0, sp, #5696	; 0x1640
   20010:	add	r3, r3, #56	; 0x38
   20014:	strd	r6, [sp, #112]	; 0x70
   20018:	ldrd	r2, [r3]
   2001c:	ldrd	r6, [r0]
   20020:	eor	r3, r3, r7
   20024:	mov	r7, r3
   20028:	eor	r2, r2, r6
   2002c:	ldr	r3, [sp, #100]	; 0x64
   20030:	mov	r6, r2
   20034:	add	r2, sp, #5696	; 0x1640
   20038:	add	r2, r2, #40	; 0x28
   2003c:	orr	r3, r1, r3, lsl #31
   20040:	str	r3, [r2]
   20044:	ldr	r3, [sp, #96]	; 0x60
   20048:	add	r2, sp, #5696	; 0x1640
   2004c:	add	r2, r2, #48	; 0x30
   20050:	lsr	r1, r3, #8
   20054:	ldr	r3, [sp, #100]	; 0x64
   20058:	orr	r3, r1, r3, lsl #24
   2005c:	str	r3, [r2]
   20060:	ldrd	r0, [sp, #16]
   20064:	ldrd	r2, [sp, #8]
   20068:	ldr	lr, [sp, #960]	; 0x3c0
   2006c:	orr	r0, r0, r2
   20070:	add	r2, sp, #5696	; 0x1640
   20074:	add	r2, r2, #32
   20078:	orr	r1, r1, r3
   2007c:	orr	r3, ip, r3, lsr #7
   20080:	str	r3, [r2]
   20084:	ldrd	r2, [sp, #112]	; 0x70
   20088:	strd	r0, [sp, #176]	; 0xb0
   2008c:	ldr	r1, [sp, #100]	; 0x64
   20090:	adds	r2, r2, r4
   20094:	adc	r3, r3, r5
   20098:	orr	lr, lr, r1, lsl #25
   2009c:	strd	r2, [sp, #112]	; 0x70
   200a0:	add	r3, sp, #5696	; 0x1640
   200a4:	add	r3, r3, #8
   200a8:	lsr	ip, r1, #1
   200ac:	ldrd	r2, [r3]
   200b0:	add	r1, sp, #5696	; 0x1640
   200b4:	add	r1, r1, #24
   200b8:	eor	r3, r3, r7
   200bc:	mov	r7, r3
   200c0:	add	r3, sp, #5696	; 0x1640
   200c4:	add	r3, r3, #16
   200c8:	eor	r2, r2, r6
   200cc:	ldrd	r4, [r1]
   200d0:	mov	r6, r2
   200d4:	ldrd	r2, [r3]
   200d8:	ldrd	r0, [sp, #176]	; 0xb0
   200dc:	str	lr, [sp, #960]	; 0x3c0
   200e0:	eor	r2, r2, r4
   200e4:	eor	r3, r3, r5
   200e8:	ldrd	r4, [sp, #96]	; 0x60
   200ec:	strd	r2, [sp, #128]	; 0x80
   200f0:	ldrd	r2, [sp, #144]	; 0x90
   200f4:	lsr	lr, r5, #7
   200f8:	str	lr, [sp, #964]	; 0x3c4
   200fc:	and	r0, r0, r2
   20100:	and	r1, r1, r3
   20104:	mov	r2, r0
   20108:	mov	r3, r1
   2010c:	ldrd	r0, [sp, #128]	; 0x80
   20110:	strd	r2, [sp, #192]	; 0xc0
   20114:	add	r2, sp, #5696	; 0x1640
   20118:	add	r2, r2, #44	; 0x2c
   2011c:	orr	r3, ip, r4, lsl #31
   20120:	str	r3, [r2]
   20124:	add	r2, sp, #5696	; 0x1640
   20128:	lsr	ip, r5, #8
   2012c:	add	r2, r2, #52	; 0x34
   20130:	orr	r3, ip, r4, lsl #24
   20134:	str	r3, [r2]
   20138:	ldrd	r2, [sp, #152]	; 0x98
   2013c:	mov	r5, r3
   20140:	lsr	r3, r2, #6
   20144:	lsr	ip, r2, #19
   20148:	mov	r4, r2
   2014c:	str	r3, [sp, #968]	; 0x3c8
   20150:	ldrd	r2, [sp, #112]	; 0x70
   20154:	adds	r2, r2, r6
   20158:	adc	r3, r3, r7
   2015c:	ldrd	r6, [sp, #16]
   20160:	strd	r2, [sp, #112]	; 0x70
   20164:	ldrd	r2, [sp, #8]
   20168:	and	r7, r7, r3
   2016c:	add	r3, sp, #5696	; 0x1640
   20170:	add	r3, r3, #32
   20174:	and	r6, r6, r2
   20178:	ldrd	r2, [r3]
   2017c:	eor	r0, r0, r2
   20180:	eor	r1, r1, r3
   20184:	mov	r2, r0
   20188:	mov	r3, r1
   2018c:	lsl	r1, r5, #3
   20190:	strd	r2, [sp, #176]	; 0xb0
   20194:	ldrd	r2, [sp, #192]	; 0xc0
   20198:	orr	r2, r2, r6
   2019c:	mov	r6, r2
   201a0:	add	r2, sp, #5696	; 0x1640
   201a4:	orr	r3, r3, r7
   201a8:	add	r2, r2, #56	; 0x38
   201ac:	mov	r7, r3
   201b0:	orr	r3, ip, r5, lsl #13
   201b4:	str	r3, [r2]
   201b8:	add	r2, sp, #5760	; 0x1680
   201bc:	add	r2, r2, #4
   201c0:	orr	r3, r1, r4, lsr #29
   201c4:	str	r3, [r2]
   201c8:	add	r3, sp, #5696	; 0x1640
   201cc:	add	r3, r3, #40	; 0x28
   201d0:	ldrd	r0, [r3]
   201d4:	add	r3, sp, #5696	; 0x1640
   201d8:	add	r3, r3, #48	; 0x30
   201dc:	ldrd	r2, [r3]
   201e0:	eor	r1, r1, r3
   201e4:	ldr	r3, [sp, #968]	; 0x3c8
   201e8:	eor	r0, r0, r2
   201ec:	orr	r3, r3, r5, lsl #26
   201f0:	str	r3, [sp, #968]	; 0x3c8
   201f4:	ldrd	r4, [sp, #64]	; 0x40
   201f8:	ldrd	r2, [sp, #112]	; 0x70
   201fc:	adds	r2, r2, r4
   20200:	adc	r3, r3, r5
   20204:	mov	r4, r2
   20208:	mov	r5, r3
   2020c:	add	r3, sp, #960	; 0x3c0
   20210:	strd	r4, [sp, #128]	; 0x80
   20214:	ldrd	r4, [sp, #176]	; 0xb0
   20218:	ldrd	r2, [r3]
   2021c:	adds	r4, r4, r6
   20220:	adc	r5, r5, r7
   20224:	mov	r6, r4
   20228:	mov	r7, r5
   2022c:	ldrd	r4, [sp, #152]	; 0x98
   20230:	eor	r2, r2, r0
   20234:	mov	r0, r2
   20238:	add	r2, sp, #5696	; 0x1640
   2023c:	lsr	lr, r5, #19
   20240:	eor	r3, r3, r1
   20244:	add	r2, r2, #60	; 0x3c
   20248:	mov	r1, r3
   2024c:	orr	r3, lr, r4, lsl #13
   20250:	str	r3, [r2]
   20254:	lsl	ip, r4, #3
   20258:	add	r2, sp, #5760	; 0x1680
   2025c:	orr	r3, ip, r5, lsr #29
   20260:	str	r3, [r2]
   20264:	lsr	r3, r5, #6
   20268:	str	r3, [sp, #972]	; 0x3cc
   2026c:	ldrd	r2, [sp, #112]	; 0x70
   20270:	add	ip, sp, #5760	; 0x1680
   20274:	adds	r2, r2, r6
   20278:	adc	r3, r3, r7
   2027c:	mov	r4, r2
   20280:	mov	r5, r3
   20284:	ldrd	r2, [sp, #48]	; 0x30
   20288:	ldrd	r6, [ip]
   2028c:	strd	r4, [sp, #64]	; 0x40
   20290:	adds	r2, r2, r0
   20294:	adc	r3, r3, r1
   20298:	add	r1, sp, #5696	; 0x1640
   2029c:	add	r1, r1, #56	; 0x38
   202a0:	ldrd	r0, [r1]
   202a4:	eor	r0, r0, r6
   202a8:	eor	r1, r1, r7
   202ac:	ldrd	r6, [sp, #128]	; 0x80
   202b0:	mov	r4, r0
   202b4:	mov	r5, r1
   202b8:	lsr	r0, r6, #14
   202bc:	lsr	r1, r6, #18
   202c0:	ldrd	r6, [sp, #80]	; 0x50
   202c4:	adds	r6, r6, r2
   202c8:	adc	r7, r7, r3
   202cc:	add	r3, sp, #968	; 0x3c8
   202d0:	strd	r6, [sp, #48]	; 0x30
   202d4:	ldrd	r6, [r3]
   202d8:	mov	r2, r4
   202dc:	mov	r3, r5
   202e0:	eor	r2, r2, r6
   202e4:	eor	r3, r3, r7
   202e8:	mov	r6, r2
   202ec:	mov	r7, r3
   202f0:	ldrd	r2, [sp, #128]	; 0x80
   202f4:	orr	ip, r0, r3, lsl #18
   202f8:	add	r0, sp, #5760	; 0x1680
   202fc:	add	r0, r0, #8
   20300:	str	ip, [r0]
   20304:	lsr	r0, r3, #14
   20308:	str	r0, [sp, #112]	; 0x70
   2030c:	add	r0, sp, #5760	; 0x1680
   20310:	add	r0, r0, #16
   20314:	orr	r1, r1, r3, lsl #14
   20318:	str	r1, [r0]
   2031c:	ldrd	r0, [sp, #48]	; 0x30
   20320:	lsr	lr, r3, #18
   20324:	adds	r0, r0, r6
   20328:	mov	r4, r0
   2032c:	ldr	r0, [sp, #112]	; 0x70
   20330:	adc	r1, r1, r7
   20334:	lsl	r6, r3, #23
   20338:	orr	r7, r0, r2, lsl #18
   2033c:	orr	r3, lr, r2, lsl #14
   20340:	add	r2, sp, #5760	; 0x1680
   20344:	add	r2, r2, #20
   20348:	mov	r5, r1
   2034c:	add	r0, sp, #5760	; 0x1680
   20350:	ldr	r1, [sp, #64]	; 0x40
   20354:	str	r3, [r2]
   20358:	add	r0, r0, #12
   2035c:	eor	r2, sl, r8
   20360:	eor	r3, fp, r9
   20364:	lsr	ip, r1, #28
   20368:	str	r7, [r0]
   2036c:	ldr	r1, [sp, #68]	; 0x44
   20370:	strd	r2, [sp, #48]	; 0x30
   20374:	ldr	r3, [sp, #128]	; 0x80
   20378:	add	r2, sp, #5760	; 0x1680
   2037c:	add	r2, r2, #28
   20380:	orr	r3, r6, r3, lsr #9
   20384:	str	r3, [r2]
   20388:	ldr	r3, [sp, #68]	; 0x44
   2038c:	add	r2, sp, #5760	; 0x1680
   20390:	add	r2, r2, #32
   20394:	orr	r3, ip, r3, lsl #4
   20398:	str	r3, [r2]
   2039c:	ldr	r3, [sp, #64]	; 0x40
   203a0:	add	r2, sp, #5760	; 0x1680
   203a4:	lsl	r1, r1, #30
   203a8:	add	r2, r2, #44	; 0x2c
   203ac:	orr	r3, r1, r3, lsr #2
   203b0:	str	r3, [r2]
   203b4:	ldr	r3, [sp, #68]	; 0x44
   203b8:	ldr	lr, [sp, #24]
   203bc:	mov	r2, r4
   203c0:	lsr	r1, r3, #28
   203c4:	strd	r4, [sp, #176]	; 0xb0
   203c8:	mov	r3, r5
   203cc:	add	r5, pc, #844	; 0x34c
   203d0:	ldrd	r4, [r5]
   203d4:	ldrd	r6, [sp, #128]	; 0x80
   203d8:	lsr	lr, lr, #7
   203dc:	str	lr, [sp, #976]	; 0x3d0
   203e0:	ldr	lr, [sp, #132]	; 0x84
   203e4:	adds	r4, r4, r2
   203e8:	adc	r5, r5, r3
   203ec:	lsl	r0, r6, #23
   203f0:	ldrd	r2, [sp, #48]	; 0x30
   203f4:	orr	lr, r0, lr, lsr #9
   203f8:	add	r0, sp, #5760	; 0x1680
   203fc:	add	r0, r0, #24
   20400:	and	r2, r2, r6
   20404:	and	r3, r3, r7
   20408:	ldrd	r6, [sp, #64]	; 0x40
   2040c:	str	lr, [r0]
   20410:	add	lr, sp, #5760	; 0x1680
   20414:	add	lr, lr, #36	; 0x24
   20418:	orr	r1, r1, r6, lsl #4
   2041c:	str	r1, [lr]
   20420:	ldr	r1, [sp, #24]
   20424:	lsl	ip, r6, #30
   20428:	lsl	r0, r7, #25
   2042c:	lsr	lr, r1, #1
   20430:	orr	r1, ip, r7, lsr #2
   20434:	add	ip, sp, #5760	; 0x1680
   20438:	add	ip, ip, #40	; 0x28
   2043c:	str	r1, [ip]
   20440:	orr	r1, r0, r6, lsr #7
   20444:	add	r0, sp, #5760	; 0x1680
   20448:	add	r0, r0, #52	; 0x34
   2044c:	str	r1, [r0]
   20450:	ldrd	r0, [sp, #200]	; 0xc8
   20454:	lsl	ip, r6, #25
   20458:	eor	r2, r2, sl
   2045c:	adds	r0, r0, r4
   20460:	adc	r1, r1, r5
   20464:	add	r4, sp, #5760	; 0x1680
   20468:	strd	r0, [sp, #48]	; 0x30
   2046c:	add	r1, sp, #5760	; 0x1680
   20470:	add	r4, r4, #16
   20474:	add	r1, r1, #8
   20478:	ldrd	r6, [r4]
   2047c:	ldrd	r0, [r1]
   20480:	ldrd	r4, [sp, #24]
   20484:	eor	r3, r3, fp
   20488:	eor	r0, r0, r6
   2048c:	mov	r6, r0
   20490:	add	r0, sp, #5760	; 0x1680
   20494:	eor	r1, r1, r7
   20498:	add	r0, r0, #56	; 0x38
   2049c:	mov	r7, r1
   204a0:	orr	r1, lr, r5, lsl #31
   204a4:	str	r1, [r0]
   204a8:	lsr	lr, r4, #8
   204ac:	add	r0, sp, #5824	; 0x16c0
   204b0:	orr	r1, lr, r5, lsl #24
   204b4:	str	r1, [r0]
   204b8:	ldrd	r4, [sp, #64]	; 0x40
   204bc:	ldrd	r0, [sp, #8]
   204c0:	ldr	lr, [sp, #28]
   204c4:	orr	r1, r1, r5
   204c8:	mov	r5, r1
   204cc:	ldr	r1, [sp, #976]	; 0x3d0
   204d0:	orr	r0, r0, r4
   204d4:	orr	r1, r1, lr, lsl #25
   204d8:	str	r1, [sp, #976]	; 0x3d0
   204dc:	ldr	r1, [sp, #68]	; 0x44
   204e0:	mov	r4, r0
   204e4:	add	r0, sp, #5760	; 0x1680
   204e8:	add	r0, r0, #48	; 0x30
   204ec:	orr	r1, ip, r1, lsr #7
   204f0:	str	r1, [r0]
   204f4:	ldrd	r0, [sp, #48]	; 0x30
   204f8:	lsr	ip, lr, #1
   204fc:	adds	r0, r0, r2
   20500:	adc	r1, r1, r3
   20504:	add	r3, sp, #5760	; 0x1680
   20508:	add	r3, r3, #24
   2050c:	strd	r0, [sp, #48]	; 0x30
   20510:	ldrd	r0, [r3]
   20514:	add	r3, sp, #5760	; 0x1680
   20518:	add	r3, r3, #32
   2051c:	eor	r0, r0, r6
   20520:	eor	r1, r1, r7
   20524:	mov	r6, r0
   20528:	mov	r7, r1
   2052c:	ldrd	r0, [r3]
   20530:	add	r3, sp, #5760	; 0x1680
   20534:	add	r3, r3, #40	; 0x28
   20538:	ldrd	r2, [r3]
   2053c:	eor	r0, r0, r2
   20540:	eor	r1, r1, r3
   20544:	add	r2, sp, #5760	; 0x1680
   20548:	strd	r0, [sp, #112]	; 0x70
   2054c:	ldrd	r0, [sp, #16]
   20550:	add	r2, r2, #60	; 0x3c
   20554:	and	r0, r0, r4
   20558:	and	r1, r1, r5
   2055c:	mov	r4, r0
   20560:	mov	r5, r1
   20564:	ldrd	r0, [sp, #24]
   20568:	orr	r3, ip, r0, lsl #31
   2056c:	str	r3, [r2]
   20570:	lsr	ip, r1, #8
   20574:	add	r2, sp, #5824	; 0x16c0
   20578:	orr	r3, ip, r0, lsl #24
   2057c:	add	r2, r2, #4
   20580:	ldrd	r0, [sp, #160]	; 0xa0
   20584:	str	r3, [r2]
   20588:	lsr	r3, lr, #7
   2058c:	str	r3, [sp, #980]	; 0x3d4
   20590:	lsr	r3, r0, #6
   20594:	str	r3, [sp, #984]	; 0x3d8
   20598:	ldrd	r2, [sp, #48]	; 0x30
   2059c:	lsr	ip, r0, #19
   205a0:	ldrd	r0, [sp, #8]
   205a4:	adds	r2, r2, r6
   205a8:	adc	r3, r3, r7
   205ac:	ldrd	r6, [sp, #64]	; 0x40
   205b0:	strd	r2, [sp, #48]	; 0x30
   205b4:	add	r3, sp, #5760	; 0x1680
   205b8:	add	r3, r3, #48	; 0x30
   205bc:	and	r0, r0, r6
   205c0:	and	r1, r1, r7
   205c4:	mov	r6, r0
   205c8:	mov	r7, r1
   205cc:	ldrd	r0, [r3]
   205d0:	ldrd	r2, [sp, #112]	; 0x70
   205d4:	orr	r4, r4, r6
   205d8:	orr	r5, r5, r7
   205dc:	eor	r3, r3, r1
   205e0:	ldrd	r6, [sp, #160]	; 0xa0
   205e4:	mov	r1, r3
   205e8:	add	r3, sp, #5824	; 0x16c0
   205ec:	add	r3, r3, #8
   205f0:	orr	ip, ip, r7, lsl #13
   205f4:	eor	r2, r2, r0
   205f8:	str	ip, [r3]
   205fc:	mov	r0, r2
   20600:	add	r3, sp, #5824	; 0x16c0
   20604:	lsl	lr, r7, #3
   20608:	add	r3, r3, #20
   2060c:	strd	r0, [sp, #192]	; 0xc0
   20610:	orr	r1, lr, r6, lsr #29
   20614:	str	r1, [r3]
   20618:	ldr	r1, [sp, #984]	; 0x3d8
   2061c:	mov	r3, r7
   20620:	orr	r1, r1, r7, lsl #26
   20624:	lsr	lr, r7, #19
   20628:	mov	r2, r6
   2062c:	lsl	ip, r6, #3
   20630:	str	r1, [sp, #984]	; 0x3d8
   20634:	ldrd	r6, [sp, #144]	; 0x90
   20638:	ldrd	r0, [sp, #48]	; 0x30
   2063c:	adds	r0, r0, r6
   20640:	adc	r1, r1, r7
   20644:	mov	r6, r0
   20648:	mov	r7, r1
   2064c:	ldrd	r0, [sp, #192]	; 0xc0
   20650:	strd	r6, [sp, #112]	; 0x70
   20654:	adds	r0, r0, r4
   20658:	adc	r1, r1, r5
   2065c:	mov	r5, r3
   20660:	strd	r0, [sp, #144]	; 0x90
   20664:	add	r1, sp, #5760	; 0x1680
   20668:	add	r1, r1, #56	; 0x38
   2066c:	ldrd	r6, [r1]
   20670:	add	r1, sp, #5824	; 0x16c0
   20674:	ldrd	r0, [r1]
   20678:	eor	r6, r6, r0
   2067c:	add	r0, sp, #5824	; 0x16c0
   20680:	add	r0, r0, #12
   20684:	eor	r7, r7, r1
   20688:	orr	r1, lr, r2, lsl #13
   2068c:	str	r1, [r0]
   20690:	orr	r1, ip, r3, lsr #29
   20694:	add	r3, sp, #5824	; 0x16c0
   20698:	add	r3, r3, #16
   2069c:	str	r1, [r3]
   206a0:	add	r3, sp, #976	; 0x3d0
   206a4:	ldrd	r0, [r3]
   206a8:	ldrd	r2, [sp, #48]	; 0x30
   206ac:	eor	r1, r1, r7
   206b0:	mov	r7, r1
   206b4:	eor	r0, r0, r6
   206b8:	lsr	r1, r5, #6
   206bc:	mov	r6, r0
   206c0:	str	r1, [sp, #988]	; 0x3dc
   206c4:	ldrd	r0, [sp, #144]	; 0x90
   206c8:	adds	r2, r2, r0
   206cc:	adc	r3, r3, r1
   206d0:	mov	r5, r3
   206d4:	add	r1, sp, #5824	; 0x16c0
   206d8:	add	r3, sp, #5824	; 0x16c0
   206dc:	add	r3, r3, #8
   206e0:	add	r1, r1, #16
   206e4:	mov	r4, r2
   206e8:	ldrd	r0, [r1]
   206ec:	ldrd	r2, [r3]
   206f0:	strd	r4, [sp, #48]	; 0x30
   206f4:	add	r5, pc, #44	; 0x2c
   206f8:	ldrd	r4, [r5]
   206fc:	eor	r2, r2, r0
   20700:	eor	r3, r3, r1
   20704:	mov	r0, r2
   20708:	mov	r1, r3
   2070c:	ldrd	r2, [sp, #96]	; 0x60
   20710:	adds	r2, r2, r6
   20714:	adc	r3, r3, r7
   20718:	mov	r7, r3
   2071c:	b	20730 <dcngettext@plt+0xf740>
   20720:	sbclt	r7, r6, #344064	; 0x54000
   20724:	mrclt	3, 7, sl, cr9, cr7, {7}
   20728:	cmn	r2, #-1409286144	; 0xac000000
   2072c:			; <UNDEFINED> instruction: 0xc67178f2
   20730:	ldr	r3, [sp, #112]	; 0x70
   20734:	mov	r6, r2
   20738:	lsr	ip, r3, #14
   2073c:	lsr	r2, r3, #18
   20740:	add	r3, sp, #984	; 0x3d8
   20744:	str	r2, [sp, #96]	; 0x60
   20748:	ldrd	r2, [r3]
   2074c:	eor	r2, r2, r0
   20750:	eor	r3, r3, r1
   20754:	mov	r0, r2
   20758:	mov	r1, r3
   2075c:	ldrd	r2, [sp, #40]	; 0x28
   20760:	adds	r2, r2, r6
   20764:	adc	r3, r3, r7
   20768:	mov	r7, r3
   2076c:	ldr	r3, [sp, #116]	; 0x74
   20770:	mov	r6, r2
   20774:	add	r2, sp, #5824	; 0x16c0
   20778:	add	r2, r2, #24
   2077c:	orr	r3, ip, r3, lsl #18
   20780:	str	r3, [r2]
   20784:	ldr	r3, [sp, #116]	; 0x74
   20788:	ldr	r2, [sp, #96]	; 0x60
   2078c:	lsr	lr, r3, #14
   20790:	orr	r3, r2, r3, lsl #14
   20794:	add	r2, sp, #5824	; 0x16c0
   20798:	add	r2, r2, #32
   2079c:	str	r3, [r2]
   207a0:	ldr	r3, [sp, #116]	; 0x74
   207a4:	lsr	r2, r3, #18
   207a8:	str	r2, [sp, #144]	; 0x90
   207ac:	adds	r2, r6, r0
   207b0:	adc	r3, r7, r1
   207b4:	ldrd	r6, [sp, #112]	; 0x70
   207b8:	strd	r2, [sp, #96]	; 0x60
   207bc:	ldr	r3, [sp, #48]	; 0x30
   207c0:	lsl	r0, r7, #23
   207c4:	add	r2, sp, #5824	; 0x16c0
   207c8:	lsr	ip, r3, #28
   207cc:	ldr	r3, [sp, #52]	; 0x34
   207d0:	add	r2, r2, #28
   207d4:	lsl	r1, r3, #30
   207d8:	orr	r3, lr, r6, lsl #18
   207dc:	orr	lr, r0, r6, lsr #9
   207e0:	add	r0, sp, #5824	; 0x16c0
   207e4:	add	r0, r0, #44	; 0x2c
   207e8:	str	r3, [r2]
   207ec:	str	lr, [r0]
   207f0:	ldr	r2, [sp, #144]	; 0x90
   207f4:	lsl	lr, r6, #23
   207f8:	str	lr, [sp, #144]	; 0x90
   207fc:	ldr	lr, [sp, #52]	; 0x34
   20800:	orr	r3, r2, r6, lsl #14
   20804:	add	r0, sp, #5824	; 0x16c0
   20808:	add	r2, sp, #5824	; 0x16c0
   2080c:	add	r2, r2, #36	; 0x24
   20810:	add	r0, r0, #48	; 0x30
   20814:	orr	ip, ip, lr, lsl #4
   20818:	str	r3, [r2]
   2081c:	str	ip, [r0]
   20820:	ldrd	r2, [sp, #128]	; 0x80
   20824:	ldr	ip, [sp, #48]	; 0x30
   20828:	add	r0, sp, #5824	; 0x16c0
   2082c:	add	r0, r0, #60	; 0x3c
   20830:	orr	r1, r1, ip, lsr #2
   20834:	str	r1, [r0]
   20838:	lsr	r0, lr, #28
   2083c:	str	r0, [sp, #192]	; 0xc0
   20840:	ldrd	r0, [sp, #96]	; 0x60
   20844:	eor	r2, r2, r8
   20848:	eor	r3, r3, r9
   2084c:	adds	r0, r0, r4
   20850:	adc	r1, r1, r5
   20854:	mov	r5, r1
   20858:	ldr	r1, [sp, #116]	; 0x74
   2085c:	mov	r4, r0
   20860:	ldr	lr, [sp, #144]	; 0x90
   20864:	add	r0, sp, #5824	; 0x16c0
   20868:	and	r6, r6, r2
   2086c:	and	r7, r7, r3
   20870:	add	r0, r0, #40	; 0x28
   20874:	orr	r1, lr, r1, lsr #9
   20878:	mov	r2, r6
   2087c:	mov	r3, r7
   20880:	ldrd	r6, [sp, #48]	; 0x30
   20884:	str	r1, [r0]
   20888:	ldr	r0, [sp, #192]	; 0xc0
   2088c:	lsl	ip, r6, #30
   20890:	orr	r1, r0, r6, lsl #4
   20894:	add	r0, sp, #5824	; 0x16c0
   20898:	add	r0, r0, #52	; 0x34
   2089c:	str	r1, [r0]
   208a0:	ldr	r1, [sp, #56]	; 0x38
   208a4:	lsl	lr, r7, #25
   208a8:	adds	sl, sl, r4
   208ac:	lsr	r0, r1, #1
   208b0:	orr	r1, ip, r7, lsr #2
   208b4:	add	ip, sp, #5824	; 0x16c0
   208b8:	add	ip, ip, #56	; 0x38
   208bc:	str	r1, [ip]
   208c0:	add	ip, sp, #5888	; 0x1700
   208c4:	add	ip, ip, #4
   208c8:	orr	r1, lr, r6, lsr #7
   208cc:	str	r1, [ip]
   208d0:	add	r1, sp, #5824	; 0x16c0
   208d4:	add	r1, r1, #24
   208d8:	lsl	ip, r6, #25
   208dc:	ldrd	r6, [r1]
   208e0:	add	r1, sp, #5824	; 0x16c0
   208e4:	add	r1, r1, #32
   208e8:	adc	fp, fp, r5
   208ec:	ldrd	r4, [r1]
   208f0:	eor	r2, r2, r8
   208f4:	adds	r2, r2, sl
   208f8:	eor	r6, r6, r4
   208fc:	eor	r7, r7, r5
   20900:	ldrd	r4, [sp, #56]	; 0x38
   20904:	eor	r3, r3, r9
   20908:	adc	r3, r3, fp
   2090c:	orr	r1, r0, r5, lsl #31
   20910:	add	r0, sp, #5888	; 0x1700
   20914:	add	r0, r0, #8
   20918:	str	r1, [r0]
   2091c:	lsr	r0, r4, #8
   20920:	orr	r1, r0, r5, lsl #24
   20924:	add	r0, sp, #5888	; 0x1700
   20928:	add	r0, r0, #16
   2092c:	str	r1, [r0]
   20930:	lsr	r1, r4, #7
   20934:	str	r1, [sp, #992]	; 0x3e0
   20938:	ldrd	r4, [sp, #64]	; 0x40
   2093c:	ldrd	r0, [sp, #48]	; 0x30
   20940:	add	lr, sp, #5888	; 0x1700
   20944:	add	lr, lr, #12
   20948:	orr	r4, r4, r0
   2094c:	add	r0, sp, #5888	; 0x1700
   20950:	orr	r5, r5, r1
   20954:	orr	r1, ip, r1, lsr #7
   20958:	str	r1, [r0]
   2095c:	ldr	r1, [sp, #60]	; 0x3c
   20960:	lsr	ip, r1, #1
   20964:	add	r1, sp, #5824	; 0x16c0
   20968:	add	r1, r1, #40	; 0x28
   2096c:	ldrd	sl, [r1]
   20970:	add	r1, sp, #5824	; 0x16c0
   20974:	add	r1, r1, #48	; 0x30
   20978:	eor	sl, sl, r6
   2097c:	eor	fp, fp, r7
   20980:	mov	r6, sl
   20984:	mov	r7, fp
   20988:	ldrd	sl, [r1]
   2098c:	add	r1, sp, #5824	; 0x16c0
   20990:	add	r1, r1, #56	; 0x38
   20994:	adds	r2, r2, r6
   20998:	ldrd	r0, [r1]
   2099c:	adc	r3, r3, r7
   209a0:	eor	sl, sl, r0
   209a4:	eor	fp, fp, r1
   209a8:	mov	r0, sl
   209ac:	mov	r1, fp
   209b0:	ldrd	sl, [sp, #8]
   209b4:	and	sl, sl, r4
   209b8:	and	fp, fp, r5
   209bc:	mov	r4, sl
   209c0:	mov	r5, fp
   209c4:	ldrd	sl, [sp, #56]	; 0x38
   209c8:	orr	ip, ip, sl, lsl #31
   209cc:	str	ip, [lr]
   209d0:	add	lr, sp, #5888	; 0x1700
   209d4:	lsr	ip, fp, #8
   209d8:	add	lr, lr, #20
   209dc:	orr	ip, ip, sl, lsl #24
   209e0:	str	ip, [lr]
   209e4:	ldr	ip, [sp, #992]	; 0x3e0
   209e8:	orr	ip, ip, fp, lsl #25
   209ec:	str	ip, [sp, #992]	; 0x3e0
   209f0:	ldrd	sl, [sp, #176]	; 0xb0
   209f4:	ldrd	r6, [sp, #48]	; 0x30
   209f8:	lsr	lr, sl, #6
   209fc:	lsr	ip, sl, #19
   20a00:	ldrd	sl, [sp, #64]	; 0x40
   20a04:	str	lr, [sp, #1000]	; 0x3e8
   20a08:	add	lr, sp, #5888	; 0x1700
   20a0c:	and	sl, sl, r6
   20a10:	and	fp, fp, r7
   20a14:	mov	r6, sl
   20a18:	mov	r7, fp
   20a1c:	ldrd	sl, [lr]
   20a20:	orr	r4, r4, r6
   20a24:	orr	r5, r5, r7
   20a28:	eor	sl, sl, r0
   20a2c:	eor	fp, fp, r1
   20a30:	mov	r0, sl
   20a34:	mov	r1, fp
   20a38:	ldrd	sl, [sp, #176]	; 0xb0
   20a3c:	ldr	r7, [sp, #1000]	; 0x3e8
   20a40:	add	r6, sp, #5888	; 0x1700
   20a44:	add	r6, r6, #24
   20a48:	orr	ip, ip, fp, lsl #13
   20a4c:	orr	r7, r7, fp, lsl #26
   20a50:	str	ip, [r6]
   20a54:	str	r7, [sp, #1000]	; 0x3e8
   20a58:	ldrd	r6, [sp, #16]
   20a5c:	lsl	lr, fp, #3
   20a60:	orr	ip, lr, sl, lsr #29
   20a64:	adds	r6, r6, r2
   20a68:	adc	r7, r7, r3
   20a6c:	adds	r4, r4, r0
   20a70:	strd	r6, [sp, #16]
   20a74:	adc	r5, r5, r1
   20a78:	add	r6, sp, #5888	; 0x1700
   20a7c:	add	r1, sp, #5888	; 0x1700
   20a80:	add	r1, r1, #8
   20a84:	add	r6, r6, #16
   20a88:	ldrd	r0, [r1]
   20a8c:	ldrd	r6, [r6]
   20a90:	add	lr, sp, #5888	; 0x1700
   20a94:	add	lr, lr, #36	; 0x24
   20a98:	eor	r0, r0, r6
   20a9c:	str	ip, [lr]
   20aa0:	add	r6, sp, #5888	; 0x1700
   20aa4:	ldr	ip, [sp, #60]	; 0x3c
   20aa8:	lsr	lr, fp, #19
   20aac:	add	r6, r6, #28
   20ab0:	orr	lr, lr, sl, lsl #13
   20ab4:	str	lr, [r6]
   20ab8:	lsr	ip, ip, #7
   20abc:	add	lr, sp, #5888	; 0x1700
   20ac0:	str	ip, [sp, #996]	; 0x3e4
   20ac4:	add	lr, lr, #32
   20ac8:	lsl	ip, sl, #3
   20acc:	orr	ip, ip, fp, lsr #29
   20ad0:	str	ip, [lr]
   20ad4:	add	ip, sp, #992	; 0x3e0
   20ad8:	eor	r1, r1, r7
   20adc:	ldrd	r6, [ip]
   20ae0:	lsr	ip, fp, #6
   20ae4:	str	ip, [sp, #1004]	; 0x3ec
   20ae8:	eor	r6, r6, r0
   20aec:	mov	r0, r6
   20af0:	eor	r7, r7, r1
   20af4:	adds	r6, r4, r2
   20af8:	mov	r1, r7
   20afc:	adc	r7, r5, r3
   20b00:	ldrd	r4, [sp, #24]
   20b04:	add	r3, sp, #5888	; 0x1700
   20b08:	add	r3, r3, #24
   20b0c:	adds	r4, r4, r0
   20b10:	mov	sl, r6
   20b14:	mov	fp, r7
   20b18:	ldrd	r2, [r3]
   20b1c:	ldrd	r6, [lr]
   20b20:	adc	r5, r5, r1
   20b24:	mov	r0, r4
   20b28:	mov	r1, r5
   20b2c:	ldrd	r4, [sp, #16]
   20b30:	add	ip, sp, #1000	; 0x3e8
   20b34:	eor	r2, r2, r6
   20b38:	eor	r3, r3, r7
   20b3c:	mov	r6, r2
   20b40:	mov	r7, r3
   20b44:	lsr	r2, r4, #14
   20b48:	lsr	r3, r4, #18
   20b4c:	ldrd	r4, [ip]
   20b50:	eor	r4, r4, r6
   20b54:	eor	r5, r5, r7
   20b58:	mov	r6, r4
   20b5c:	mov	r7, r5
   20b60:	ldrd	r4, [sp, #104]	; 0x68
   20b64:	adds	r4, r4, r0
   20b68:	adc	r5, r5, r1
   20b6c:	mov	r0, r4
   20b70:	mov	r1, r5
   20b74:	ldrd	r4, [sp, #16]
   20b78:	adds	r4, r0, r6
   20b7c:	orr	ip, r2, r5, lsl #18
   20b80:	add	r2, sp, #5888	; 0x1700
   20b84:	add	r2, r2, #40	; 0x28
   20b88:	str	ip, [r2]
   20b8c:	add	ip, sp, #5888	; 0x1700
   20b90:	add	ip, ip, #48	; 0x30
   20b94:	orr	r3, r3, r5, lsl #14
   20b98:	lsr	r2, r5, #14
   20b9c:	str	r3, [ip]
   20ba0:	lsr	r3, r5, #18
   20ba4:	adc	r5, r1, r7
   20ba8:	ldrd	r6, [sp, #16]
   20bac:	add	r1, sp, #7168	; 0x1c00
   20bb0:	add	r1, r1, #48	; 0x30
   20bb4:	orr	lr, r2, r6, lsl #18
   20bb8:	add	r2, sp, #5888	; 0x1700
   20bbc:	add	r2, r2, #44	; 0x2c
   20bc0:	str	lr, [r2]
   20bc4:	add	r2, sp, #5888	; 0x1700
   20bc8:	add	r2, r2, #52	; 0x34
   20bcc:	orr	r3, r3, r6, lsl #14
   20bd0:	strd	r4, [r1]
   20bd4:	str	r3, [r2]
   20bd8:	ldrd	r2, [sp, #128]	; 0x80
   20bdc:	ldrd	r4, [sp, #112]	; 0x70
   20be0:	lsl	r0, r7, #23
   20be4:	strd	r2, [sp, #24]
   20be8:	eor	r2, r2, r4
   20bec:	eor	r3, r3, r5
   20bf0:	orr	lr, r0, r6, lsr #9
   20bf4:	strd	r2, [sp, #16]
   20bf8:	add	r3, sp, #5888	; 0x1700
   20bfc:	add	r3, r3, #60	; 0x3c
   20c00:	lsr	ip, sl, #28
   20c04:	str	lr, [r3]
   20c08:	add	r3, sp, #5952	; 0x1740
   20c0c:	orr	ip, ip, fp, lsl #4
   20c10:	str	ip, [r3]
   20c14:	add	r3, sp, #5952	; 0x1740
   20c18:	lsl	r1, fp, #30
   20c1c:	add	r3, r3, #12
   20c20:	orr	r1, r1, sl, lsr #2
   20c24:	str	r1, [r3]
   20c28:	add	r3, sp, #7168	; 0x1c00
   20c2c:	add	r3, r3, #48	; 0x30
   20c30:	ldrd	r4, [r3]
   20c34:	add	r3, pc, #868	; 0x364
   20c38:	ldrd	r2, [r3]
   20c3c:	lsl	r0, r6, #23
   20c40:	lsr	r1, fp, #28
   20c44:	adds	r2, r2, r4
   20c48:	adc	r3, r3, r5
   20c4c:	mov	r4, r2
   20c50:	mov	r5, r3
   20c54:	lsl	ip, sl, #30
   20c58:	strd	r4, [sp, #128]	; 0x80
   20c5c:	ldrd	r4, [sp, #136]	; 0x88
   20c60:	orr	r1, r1, sl, lsl #4
   20c64:	ldrd	r2, [sp, #16]
   20c68:	lsr	lr, r4, #7
   20c6c:	str	lr, [sp, #1008]	; 0x3f0
   20c70:	orr	lr, r0, r7, lsr #9
   20c74:	add	r0, sp, #5888	; 0x1700
   20c78:	add	r0, r0, #56	; 0x38
   20c7c:	str	lr, [r0]
   20c80:	add	r0, sp, #5952	; 0x1740
   20c84:	add	r0, r0, #4
   20c88:	str	r1, [r0]
   20c8c:	orr	r1, ip, fp, lsr #2
   20c90:	add	ip, sp, #5952	; 0x1740
   20c94:	add	ip, ip, #8
   20c98:	lsr	r0, r4, #1
   20c9c:	str	r1, [ip]
   20ca0:	ldrd	r4, [sp, #24]
   20ca4:	add	ip, sp, #5952	; 0x1740
   20ca8:	and	r2, r2, r6
   20cac:	and	r3, r3, r7
   20cb0:	lsl	lr, fp, #25
   20cb4:	strd	r6, [sp, #16]
   20cb8:	add	ip, ip, #20
   20cbc:	ldrd	r6, [sp, #128]	; 0x80
   20cc0:	orr	r1, lr, sl, lsr #7
   20cc4:	str	r1, [ip]
   20cc8:	strd	r4, [sp, #128]	; 0x80
   20ccc:	add	ip, sp, #5888	; 0x1700
   20cd0:	eor	r5, r5, r3
   20cd4:	add	r3, sp, #5888	; 0x1700
   20cd8:	adds	r6, r6, r8
   20cdc:	add	ip, ip, #48	; 0x30
   20ce0:	add	r3, r3, #40	; 0x28
   20ce4:	adc	r7, r7, r9
   20ce8:	mov	r8, r6
   20cec:	mov	r9, r7
   20cf0:	eor	r4, r4, r2
   20cf4:	ldrd	r6, [ip]
   20cf8:	ldrd	r2, [r3]
   20cfc:	strd	r4, [sp, #24]
   20d00:	lsl	r1, sl, #25
   20d04:	eor	r2, r2, r6
   20d08:	eor	r3, r3, r7
   20d0c:	mov	r6, r2
   20d10:	mov	r7, r3
   20d14:	ldrd	r2, [sp, #136]	; 0x88
   20d18:	add	lr, sp, #5952	; 0x1740
   20d1c:	add	lr, lr, #8
   20d20:	orr	ip, r0, r3, lsl #31
   20d24:	add	r0, sp, #5952	; 0x1740
   20d28:	add	r0, r0, #24
   20d2c:	str	ip, [r0]
   20d30:	lsr	r0, r2, #8
   20d34:	add	r2, sp, #5952	; 0x1740
   20d38:	add	r2, r2, #32
   20d3c:	orr	r3, r0, r3, lsl #24
   20d40:	str	r3, [r2]
   20d44:	ldrd	r2, [sp, #48]	; 0x30
   20d48:	orr	r2, r2, sl
   20d4c:	orr	r3, r3, fp
   20d50:	mov	r4, r2
   20d54:	add	r2, sp, #5952	; 0x1740
   20d58:	mov	r5, r3
   20d5c:	add	r2, r2, #16
   20d60:	orr	r3, r1, fp, lsr #7
   20d64:	add	r1, sp, #5888	; 0x1700
   20d68:	add	r1, r1, #56	; 0x38
   20d6c:	str	r3, [r2]
   20d70:	ldr	r3, [sp, #140]	; 0x8c
   20d74:	ldrd	r0, [r1]
   20d78:	lsr	ip, r3, #1
   20d7c:	ldrd	r2, [sp, #24]
   20d80:	eor	r1, r1, r7
   20d84:	mov	r7, r1
   20d88:	add	r1, sp, #5952	; 0x1740
   20d8c:	adds	r2, r2, r8
   20d90:	eor	r0, r0, r6
   20d94:	adc	r3, r3, r9
   20d98:	mov	r6, r0
   20d9c:	ldrd	r0, [r1]
   20da0:	ldrd	r8, [lr]
   20da4:	add	lr, sp, #5952	; 0x1740
   20da8:	add	lr, lr, #28
   20dac:	eor	r0, r0, r8
   20db0:	eor	r1, r1, r9
   20db4:	ldrd	r8, [sp, #64]	; 0x40
   20db8:	adds	r2, r2, r6
   20dbc:	adc	r3, r3, r7
   20dc0:	and	r8, r8, r4
   20dc4:	and	r9, r9, r5
   20dc8:	mov	r4, r8
   20dcc:	mov	r5, r9
   20dd0:	ldrd	r8, [sp, #136]	; 0x88
   20dd4:	ldrd	r6, [sp, #48]	; 0x30
   20dd8:	strd	sl, [sp, #144]	; 0x90
   20ddc:	orr	ip, ip, r8, lsl #31
   20de0:	str	ip, [lr]
   20de4:	add	lr, sp, #5952	; 0x1740
   20de8:	lsr	ip, r9, #8
   20dec:	add	lr, lr, #36	; 0x24
   20df0:	orr	ip, ip, r8, lsl #24
   20df4:	str	ip, [lr]
   20df8:	ldr	ip, [sp, #1008]	; 0x3f0
   20dfc:	and	r6, r6, sl
   20e00:	orr	ip, ip, r9, lsl #25
   20e04:	ldrd	r8, [sp, #96]	; 0x60
   20e08:	and	r7, r7, fp
   20e0c:	str	ip, [sp, #1008]	; 0x3f0
   20e10:	lsr	lr, r8, #6
   20e14:	str	lr, [sp, #1016]	; 0x3f8
   20e18:	add	lr, sp, #5952	; 0x1740
   20e1c:	add	lr, lr, #16
   20e20:	ldrd	sl, [lr]
   20e24:	lsr	ip, r8, #19
   20e28:	ldrd	r8, [sp, #8]
   20e2c:	eor	sl, sl, r0
   20e30:	eor	fp, fp, r1
   20e34:	adds	r8, r8, r2
   20e38:	orr	r4, r4, r6
   20e3c:	mov	r0, sl
   20e40:	mov	r1, fp
   20e44:	ldrd	sl, [sp, #96]	; 0x60
   20e48:	adc	r9, r9, r3
   20e4c:	add	r6, sp, #5952	; 0x1740
   20e50:	adds	r0, r0, r4
   20e54:	add	r4, sp, #5952	; 0x1740
   20e58:	add	r6, r6, #40	; 0x28
   20e5c:	add	r4, r4, #24
   20e60:	lsl	lr, fp, #3
   20e64:	orr	ip, ip, fp, lsl #13
   20e68:	str	ip, [r6]
   20e6c:	orr	r5, r5, r7
   20e70:	orr	ip, lr, sl, lsr #29
   20e74:	ldr	r7, [sp, #1016]	; 0x3f8
   20e78:	strd	r8, [sp, #8]
   20e7c:	add	lr, sp, #5952	; 0x1740
   20e80:	ldrd	r8, [r4]
   20e84:	add	r4, sp, #5952	; 0x1740
   20e88:	add	lr, lr, #52	; 0x34
   20e8c:	add	r4, r4, #32
   20e90:	orr	r7, r7, fp, lsl #26
   20e94:	str	ip, [lr]
   20e98:	str	r7, [sp, #1016]	; 0x3f8
   20e9c:	ldr	ip, [sp, #140]	; 0x8c
   20ea0:	ldrd	r6, [r4]
   20ea4:	add	r4, sp, #5952	; 0x1740
   20ea8:	lsr	lr, fp, #19
   20eac:	add	r4, r4, #44	; 0x2c
   20eb0:	orr	lr, lr, sl, lsl #13
   20eb4:	str	lr, [r4]
   20eb8:	lsr	ip, ip, #7
   20ebc:	add	lr, sp, #5952	; 0x1740
   20ec0:	str	ip, [sp, #1012]	; 0x3f4
   20ec4:	add	lr, lr, #48	; 0x30
   20ec8:	lsl	ip, sl, #3
   20ecc:	orr	ip, ip, fp, lsr #29
   20ed0:	str	ip, [lr]
   20ed4:	add	ip, sp, #1008	; 0x3f0
   20ed8:	eor	r8, r8, r6
   20edc:	eor	r9, r9, r7
   20ee0:	mov	r6, r8
   20ee4:	mov	r7, r9
   20ee8:	ldrd	r8, [ip]
   20eec:	adc	r1, r1, r5
   20ef0:	lsr	ip, fp, #6
   20ef4:	eor	r8, r8, r6
   20ef8:	mov	r6, r8
   20efc:	eor	r9, r9, r7
   20f00:	adds	r8, r0, r2
   20f04:	mov	r7, r9
   20f08:	adc	r9, r1, r3
   20f0c:	add	r3, sp, #5952	; 0x1740
   20f10:	add	r3, r3, #40	; 0x28
   20f14:	ldrd	r0, [lr]
   20f18:	ldrd	r2, [r3]
   20f1c:	ldrd	sl, [sp, #8]
   20f20:	str	ip, [sp, #1020]	; 0x3fc
   20f24:	add	ip, sp, #1016	; 0x3f8
   20f28:	eor	r2, r2, r0
   20f2c:	eor	r3, r3, r1
   20f30:	mov	r4, r2
   20f34:	mov	r5, r3
   20f38:	lsr	r2, sl, #14
   20f3c:	lsr	r3, sl, #18
   20f40:	ldrd	sl, [ip]
   20f44:	ldrd	r0, [sp, #56]	; 0x38
   20f48:	eor	sl, sl, r4
   20f4c:	eor	fp, fp, r5
   20f50:	mov	r4, sl
   20f54:	mov	r5, fp
   20f58:	ldrd	sl, [sp, #120]	; 0x78
   20f5c:	adds	r0, r0, r6
   20f60:	adc	r1, r1, r7
   20f64:	mov	r6, r0
   20f68:	adds	sl, sl, r6
   20f6c:	mov	r7, r1
   20f70:	adc	fp, fp, r7
   20f74:	mov	r6, sl
   20f78:	mov	r7, fp
   20f7c:	ldrd	sl, [sp, #8]
   20f80:	adds	sl, r6, r4
   20f84:	lsr	r4, r8, #28
   20f88:	orr	ip, r2, fp, lsl #18
   20f8c:	add	r2, sp, #5952	; 0x1740
   20f90:	add	r2, r2, #56	; 0x38
   20f94:	str	ip, [r2]
   20f98:	add	ip, sp, #6016	; 0x1780
   20f9c:	b	20fb0 <dcngettext@plt+0xffc0>
   20fa0:	b	9b9618 <stdout@@GLIBC_2.4+0x97e4ac>
   20fa4:	bgt	9f0ae4 <stdout@@GLIBC_2.4+0x9b5978>
   20fa8:	biccs	ip, r0, r7, lsl #4
   20fac:	orrle	fp, r6, r7, asr #17
   20fb0:	orr	r3, r3, fp, lsl #14
   20fb4:	str	r3, [ip]
   20fb8:	add	ip, sp, #7168	; 0x1c00
   20fbc:	lsr	r2, fp, #14
   20fc0:	lsr	r3, fp, #18
   20fc4:	add	ip, ip, #56	; 0x38
   20fc8:	adc	fp, r7, r5
   20fcc:	ldrd	r6, [sp, #112]	; 0x70
   20fd0:	strd	sl, [ip]
   20fd4:	ldrd	sl, [sp, #8]
   20fd8:	lsl	ip, r9, #30
   20fdc:	orr	ip, ip, r8, lsr #2
   20fe0:	orr	r5, r2, sl, lsl #18
   20fe4:	add	r2, sp, #5952	; 0x1740
   20fe8:	add	r2, r2, #60	; 0x3c
   20fec:	orr	r3, r3, sl, lsl #14
   20ff0:	lsl	lr, fp, #23
   20ff4:	ldrd	sl, [sp, #16]
   20ff8:	str	r5, [r2]
   20ffc:	add	r2, sp, #6016	; 0x1780
   21000:	add	r2, r2, #4
   21004:	eor	sl, sl, r6
   21008:	eor	fp, fp, r7
   2100c:	str	r3, [r2]
   21010:	mov	r2, sl
   21014:	mov	r3, fp
   21018:	ldrd	sl, [sp, #8]
   2101c:	add	r5, sp, #6016	; 0x1780
   21020:	add	r5, r5, #12
   21024:	orr	lr, lr, sl, lsr #9
   21028:	str	lr, [r5]
   2102c:	orr	r5, r4, r9, lsl #4
   21030:	add	r4, sp, #6016	; 0x1780
   21034:	add	r4, r4, #16
   21038:	str	r5, [r4]
   2103c:	add	r4, sp, #6016	; 0x1780
   21040:	add	r4, r4, #28
   21044:	str	ip, [r4]
   21048:	add	r4, sp, #7168	; 0x1c00
   2104c:	add	r4, r4, #56	; 0x38
   21050:	sub	r1, pc, #176	; 0xb0
   21054:	ldrd	r0, [r1]
   21058:	lsl	lr, sl, #23
   2105c:	ldrd	sl, [r4]
   21060:	lsr	ip, r9, #28
   21064:	orr	ip, ip, r8, lsl #4
   21068:	adds	sl, sl, r0
   2106c:	adc	fp, fp, r1
   21070:	mov	r0, sl
   21074:	mov	r1, fp
   21078:	ldrd	sl, [sp, #8]
   2107c:	strd	r8, [sp, #56]	; 0x38
   21080:	mov	r5, fp
   21084:	and	r5, r5, r3
   21088:	mov	r3, r5
   2108c:	add	r5, sp, #6016	; 0x1780
   21090:	add	r5, r5, #8
   21094:	orr	lr, lr, fp, lsr #9
   21098:	str	lr, [r5]
   2109c:	add	lr, sp, #6016	; 0x1780
   210a0:	add	lr, lr, #20
   210a4:	mov	r4, sl
   210a8:	str	ip, [lr]
   210ac:	ldr	ip, [sp, #72]	; 0x48
   210b0:	and	r4, r4, r2
   210b4:	mov	r2, r4
   210b8:	lsl	r4, r8, #30
   210bc:	lsr	lr, ip, #1
   210c0:	orr	ip, r4, r9, lsr #2
   210c4:	add	r4, sp, #6016	; 0x1780
   210c8:	add	r4, r4, #24
   210cc:	str	ip, [r4]
   210d0:	add	r4, sp, #6016	; 0x1780
   210d4:	lsl	r5, r9, #25
   210d8:	add	r4, r4, #36	; 0x24
   210dc:	orr	ip, r5, r8, lsr #7
   210e0:	str	ip, [r4]
   210e4:	ldrd	r4, [sp, #128]	; 0x80
   210e8:	lsl	ip, r8, #25
   210ec:	orr	ip, ip, r9, lsr #7
   210f0:	adds	r4, r4, r0
   210f4:	mov	r0, r4
   210f8:	mov	r4, r6
   210fc:	eor	r4, r4, r2
   21100:	mov	r2, r4
   21104:	add	r4, sp, #5952	; 0x1740
   21108:	add	r4, r4, #56	; 0x38
   2110c:	ldrd	sl, [r4]
   21110:	add	r4, sp, #6016	; 0x1780
   21114:	adc	r5, r5, r1
   21118:	mov	r1, r5
   2111c:	mov	r5, r7
   21120:	ldrd	r6, [r4]
   21124:	eor	r5, r5, r3
   21128:	mov	r3, r5
   2112c:	eor	sl, sl, r6
   21130:	ldrd	r4, [sp, #72]	; 0x48
   21134:	mov	r6, sl
   21138:	add	sl, sp, #6016	; 0x1780
   2113c:	add	sl, sl, #40	; 0x28
   21140:	orr	lr, lr, r5, lsl #31
   21144:	str	lr, [sl]
   21148:	add	sl, sp, #6016	; 0x1780
   2114c:	lsr	lr, r4, #8
   21150:	add	sl, sl, #48	; 0x30
   21154:	orr	lr, lr, r5, lsl #24
   21158:	str	lr, [sl]
   2115c:	adds	r2, r2, r0
   21160:	lsr	lr, r4, #7
   21164:	adc	r3, r3, r1
   21168:	str	lr, [sp, #1024]	; 0x400
   2116c:	add	r1, sp, #6016	; 0x1780
   21170:	add	lr, sp, #6016	; 0x1780
   21174:	add	lr, lr, #32
   21178:	add	r1, r1, #8
   2117c:	eor	fp, fp, r7
   21180:	mov	r7, fp
   21184:	str	ip, [lr]
   21188:	ldrd	sl, [sp, #144]	; 0x90
   2118c:	ldr	ip, [sp, #76]	; 0x4c
   21190:	ldrd	r0, [r1]
   21194:	add	lr, sp, #6016	; 0x1780
   21198:	add	lr, lr, #24
   2119c:	eor	r1, r1, r7
   211a0:	mov	r7, r1
   211a4:	add	r1, sp, #6016	; 0x1780
   211a8:	add	r1, r1, #16
   211ac:	eor	r0, r0, r6
   211b0:	orr	r4, sl, r8
   211b4:	orr	r5, fp, r9
   211b8:	mov	r6, r0
   211bc:	ldrd	r8, [lr]
   211c0:	ldrd	r0, [r1]
   211c4:	add	lr, sp, #6016	; 0x1780
   211c8:	add	lr, lr, #44	; 0x2c
   211cc:	eor	r0, r0, r8
   211d0:	eor	r1, r1, r9
   211d4:	ldrd	r8, [sp, #48]	; 0x30
   211d8:	lsr	ip, ip, #1
   211dc:	adds	r2, r2, r6
   211e0:	and	r8, r8, r4
   211e4:	and	r9, r9, r5
   211e8:	mov	r4, r8
   211ec:	mov	r5, r9
   211f0:	ldrd	r8, [sp, #72]	; 0x48
   211f4:	mov	r6, sl
   211f8:	adc	r3, r3, r7
   211fc:	orr	ip, ip, r8, lsl #31
   21200:	str	ip, [lr]
   21204:	add	lr, sp, #6016	; 0x1780
   21208:	lsr	ip, r9, #8
   2120c:	add	lr, lr, #52	; 0x34
   21210:	orr	ip, ip, r8, lsl #24
   21214:	str	ip, [lr]
   21218:	ldr	ip, [sp, #1024]	; 0x400
   2121c:	add	lr, sp, #7168	; 0x1c00
   21220:	orr	ip, ip, r9, lsl #25
   21224:	ldrd	r8, [sp, #56]	; 0x38
   21228:	add	lr, lr, #48	; 0x30
   2122c:	str	ip, [sp, #1024]	; 0x400
   21230:	ldr	lr, [lr]
   21234:	and	r6, r6, r8
   21238:	add	ip, sp, #7168	; 0x1c00
   2123c:	orr	r4, r4, r6
   21240:	add	ip, ip, #48	; 0x30
   21244:	add	r6, sp, #7168	; 0x1c00
   21248:	mov	r7, fp
   2124c:	add	r6, r6, #52	; 0x34
   21250:	and	r7, r7, r9
   21254:	ldr	ip, [ip]
   21258:	lsr	lr, lr, #6
   2125c:	str	lr, [sp, #1032]	; 0x408
   21260:	orr	r5, r5, r7
   21264:	add	lr, sp, #6016	; 0x1780
   21268:	ldr	r7, [r6]
   2126c:	add	lr, lr, #32
   21270:	add	r6, sp, #6016	; 0x1780
   21274:	add	r6, r6, #56	; 0x38
   21278:	lsr	ip, ip, #19
   2127c:	ldrd	sl, [lr]
   21280:	orr	ip, ip, r7, lsl #13
   21284:	add	lr, sp, #7168	; 0x1c00
   21288:	str	ip, [r6]
   2128c:	add	lr, lr, #52	; 0x34
   21290:	add	ip, sp, #7168	; 0x1c00
   21294:	add	ip, ip, #48	; 0x30
   21298:	ldr	lr, [lr]
   2129c:	ldr	ip, [ip]
   212a0:	add	r6, sp, #7168	; 0x1c00
   212a4:	lsl	lr, lr, #3
   212a8:	orr	ip, lr, ip, lsr #29
   212ac:	add	r6, r6, #52	; 0x34
   212b0:	add	lr, sp, #6080	; 0x17c0
   212b4:	eor	fp, fp, r1
   212b8:	add	lr, lr, #4
   212bc:	mov	r1, fp
   212c0:	ldr	fp, [r6]
   212c4:	str	ip, [lr]
   212c8:	lsr	lr, r7, #19
   212cc:	ldr	r7, [sp, #1032]	; 0x408
   212d0:	eor	sl, sl, r0
   212d4:	orr	r7, r7, fp, lsl #26
   212d8:	str	r7, [sp, #1032]	; 0x408
   212dc:	ldrd	r6, [sp, #64]	; 0x40
   212e0:	strd	r8, [sp, #128]	; 0x80
   212e4:	ldr	ip, [sp, #76]	; 0x4c
   212e8:	adds	r6, r6, r2
   212ec:	adc	r7, r7, r3
   212f0:	adds	r0, sl, r4
   212f4:	add	r4, sp, #6016	; 0x1780
   212f8:	add	r4, r4, #40	; 0x28
   212fc:	ldrd	sl, [r4]
   21300:	add	r4, sp, #6016	; 0x1780
   21304:	add	r4, r4, #48	; 0x30
   21308:	mov	r9, r7
   2130c:	mov	r8, r6
   21310:	ldrd	r6, [r4]
   21314:	add	r4, sp, #7168	; 0x1c00
   21318:	add	r4, r4, #48	; 0x30
   2131c:	adc	r1, r1, r5
   21320:	ldr	r5, [r4]
   21324:	add	r4, sp, #6016	; 0x1780
   21328:	lsr	ip, ip, #7
   2132c:	add	r4, r4, #60	; 0x3c
   21330:	orr	lr, lr, r5, lsl #13
   21334:	str	ip, [sp, #1028]	; 0x404
   21338:	add	ip, sp, #7168	; 0x1c00
   2133c:	str	lr, [r4]
   21340:	add	ip, ip, #48	; 0x30
   21344:	add	lr, sp, #7168	; 0x1c00
   21348:	add	lr, lr, #52	; 0x34
   2134c:	ldr	ip, [ip]
   21350:	ldr	lr, [lr]
   21354:	adds	r4, r0, r2
   21358:	lsl	ip, ip, #3
   2135c:	orr	ip, ip, lr, lsr #29
   21360:	add	lr, sp, #6080	; 0x17c0
   21364:	eor	sl, sl, r6
   21368:	str	ip, [lr]
   2136c:	add	ip, sp, #1024	; 0x400
   21370:	eor	fp, fp, r7
   21374:	adc	r5, r1, r3
   21378:	mov	r6, sl
   2137c:	mov	r7, fp
   21380:	add	r3, sp, #6016	; 0x1780
   21384:	ldrd	sl, [ip]
   21388:	add	ip, sp, #7168	; 0x1c00
   2138c:	add	r3, r3, #56	; 0x38
   21390:	add	ip, ip, #52	; 0x34
   21394:	ldrd	r0, [r3]
   21398:	ldr	ip, [ip]
   2139c:	ldrd	r2, [lr]
   213a0:	eor	sl, sl, r6
   213a4:	lsr	ip, ip, #6
   213a8:	eor	r0, r0, r2
   213ac:	eor	r1, r1, r3
   213b0:	ldrd	r2, [sp, #136]	; 0x88
   213b4:	str	ip, [sp, #1036]	; 0x40c
   213b8:	add	ip, sp, #1024	; 0x400
   213bc:	add	ip, ip, #8
   213c0:	adds	r2, r2, sl
   213c4:	eor	fp, fp, r7
   213c8:	adc	r3, r3, fp
   213cc:	ldrd	sl, [ip]
   213d0:	strd	r4, [sp, #24]
   213d4:	mov	r4, r0
   213d8:	mov	r5, r1
   213dc:	mov	r6, r2
   213e0:	eor	sl, sl, r4
   213e4:	lsr	r2, r8, #14
   213e8:	eor	fp, fp, r5
   213ec:	orr	ip, r2, r9, lsl #18
   213f0:	mov	r4, sl
   213f4:	mov	r5, fp
   213f8:	add	r2, sp, #6080	; 0x17c0
   213fc:	ldrd	sl, [sp, #88]	; 0x58
   21400:	add	r2, r2, #8
   21404:	mov	r7, r3
   21408:	str	ip, [r2]
   2140c:	adds	sl, sl, r6
   21410:	add	ip, sp, #6080	; 0x17c0
   21414:	adc	fp, fp, r7
   21418:	lsr	r3, r8, #18
   2141c:	add	ip, ip, #16
   21420:	adds	sl, sl, r4
   21424:	lsr	r2, r9, #14
   21428:	orr	r3, r3, r9, lsl #14
   2142c:	mov	r7, fp
   21430:	str	r3, [ip]
   21434:	adc	fp, r7, r5
   21438:	add	ip, sp, #7232	; 0x1c40
   2143c:	orr	r5, r2, r8, lsl #18
   21440:	add	r2, sp, #6080	; 0x17c0
   21444:	add	r2, r2, #12
   21448:	strd	sl, [ip]
   2144c:	ldrd	sl, [sp, #24]
   21450:	mov	r6, r8
   21454:	str	r5, [r2]
   21458:	add	r5, sp, #6080	; 0x17c0
   2145c:	lsl	lr, r9, #23
   21460:	add	r5, r5, #28
   21464:	lsr	r4, sl, #28
   21468:	orr	lr, lr, r6, lsr #9
   2146c:	str	lr, [r5]
   21470:	orr	r5, r4, fp, lsl #4
   21474:	add	r4, sp, #6080	; 0x17c0
   21478:	add	r4, r4, #32
   2147c:	add	r2, sp, #6080	; 0x17c0
   21480:	str	r5, [r4]
   21484:	lsr	r3, r9, #18
   21488:	add	r2, r2, #20
   2148c:	add	r4, sp, #6080	; 0x17c0
   21490:	orr	r3, r3, r8, lsl #14
   21494:	lsl	ip, fp, #30
   21498:	add	r4, r4, #44	; 0x2c
   2149c:	mov	r7, r9
   214a0:	str	r3, [r2]
   214a4:	ldrd	r8, [sp, #8]
   214a8:	ldrd	r2, [sp, #16]
   214ac:	orr	ip, ip, sl, lsr #2
   214b0:	str	ip, [r4]
   214b4:	add	r4, sp, #7232	; 0x1c40
   214b8:	add	r1, pc, #920	; 0x398
   214bc:	ldrd	r0, [r1]
   214c0:	eor	r2, r2, r8
   214c4:	eor	r3, r3, r9
   214c8:	mov	r8, sl
   214cc:	mov	r9, fp
   214d0:	mov	r5, r7
   214d4:	ldrd	sl, [r4]
   214d8:	lsl	lr, r6, #23
   214dc:	and	r5, r5, r3
   214e0:	mov	r3, r5
   214e4:	orr	lr, lr, r7, lsr #9
   214e8:	mov	r4, r6
   214ec:	strd	r6, [sp, #64]	; 0x40
   214f0:	add	r5, sp, #6080	; 0x17c0
   214f4:	ldrd	r6, [sp, #112]	; 0x70
   214f8:	adds	sl, sl, r0
   214fc:	add	r5, r5, #24
   21500:	adc	fp, fp, r1
   21504:	mov	r0, sl
   21508:	adds	r6, r6, r0
   2150c:	mov	r1, fp
   21510:	str	lr, [r5]
   21514:	add	lr, sp, #6080	; 0x17c0
   21518:	mov	fp, r9
   2151c:	adc	r7, r7, r1
   21520:	lsr	ip, r9, #28
   21524:	and	r4, r4, r2
   21528:	add	lr, lr, #36	; 0x24
   2152c:	mov	r2, r4
   21530:	orr	ip, ip, r8, lsl #4
   21534:	lsl	r4, r8, #30
   21538:	mov	r0, r6
   2153c:	mov	r1, r7
   21540:	ldrd	r6, [sp, #16]
   21544:	str	ip, [lr]
   21548:	orr	ip, r4, fp, lsr #2
   2154c:	add	r4, sp, #6080	; 0x17c0
   21550:	add	r4, r4, #40	; 0x28
   21554:	eor	r6, r6, r2
   21558:	mov	sl, r8
   2155c:	str	ip, [r4]
   21560:	mov	r2, r6
   21564:	add	r4, sp, #6080	; 0x17c0
   21568:	add	r6, sp, #6080	; 0x17c0
   2156c:	lsl	r5, r9, #25
   21570:	add	r4, r4, #52	; 0x34
   21574:	add	r6, r6, #8
   21578:	orr	ip, r5, sl, lsr #7
   2157c:	str	ip, [r4]
   21580:	mov	r5, fp
   21584:	mov	r4, sl
   21588:	lsl	ip, sl, #25
   2158c:	ldrd	sl, [r6]
   21590:	add	r6, sp, #6080	; 0x17c0
   21594:	add	r6, r6, #16
   21598:	eor	r7, r7, r3
   2159c:	mov	r3, r7
   215a0:	ldrd	r6, [r6]
   215a4:	ldrd	r8, [sp, #184]	; 0xb8
   215a8:	adds	r2, r2, r0
   215ac:	eor	sl, sl, r6
   215b0:	mov	r6, sl
   215b4:	add	sl, sp, #6080	; 0x17c0
   215b8:	lsr	lr, r8, #1
   215bc:	add	sl, sl, #56	; 0x38
   215c0:	orr	lr, lr, r9, lsl #31
   215c4:	str	lr, [sl]
   215c8:	adc	r3, r3, r1
   215cc:	lsr	lr, r8, #8
   215d0:	add	sl, sp, #6144	; 0x1800
   215d4:	add	r1, sp, #6080	; 0x17c0
   215d8:	orr	lr, lr, r9, lsl #24
   215dc:	add	r1, r1, #24
   215e0:	str	lr, [sl]
   215e4:	eor	fp, fp, r7
   215e8:	lsr	lr, r8, #7
   215ec:	str	lr, [sp, #1040]	; 0x410
   215f0:	mov	r7, fp
   215f4:	ldrd	r8, [sp, #128]	; 0x80
   215f8:	mov	fp, r5
   215fc:	ldrd	r0, [r1]
   21600:	add	lr, sp, #6080	; 0x17c0
   21604:	add	lr, lr, #48	; 0x30
   21608:	orr	ip, ip, fp, lsr #7
   2160c:	str	ip, [lr]
   21610:	orr	r8, r8, r4
   21614:	orr	r9, r9, r5
   21618:	eor	r1, r1, r7
   2161c:	add	lr, sp, #6080	; 0x17c0
   21620:	mov	r4, r8
   21624:	mov	r5, r9
   21628:	mov	r7, r1
   2162c:	ldrd	r8, [sp, #184]	; 0xb8
   21630:	add	lr, lr, #40	; 0x28
   21634:	add	r1, sp, #6080	; 0x17c0
   21638:	add	r1, r1, #32
   2163c:	ldrd	sl, [lr]
   21640:	eor	r0, r0, r6
   21644:	add	lr, sp, #6080	; 0x17c0
   21648:	mov	r6, r0
   2164c:	lsr	ip, r9, #1
   21650:	ldrd	r0, [r1]
   21654:	add	lr, lr, #60	; 0x3c
   21658:	orr	ip, ip, r8, lsl #31
   2165c:	str	ip, [lr]
   21660:	add	lr, sp, #6144	; 0x1800
   21664:	eor	r0, r0, sl
   21668:	eor	r1, r1, fp
   2166c:	lsr	ip, r9, #8
   21670:	ldrd	sl, [sp, #144]	; 0x90
   21674:	add	lr, lr, #4
   21678:	orr	ip, ip, r8, lsl #24
   2167c:	str	ip, [lr]
   21680:	ldr	ip, [sp, #1040]	; 0x410
   21684:	adds	r2, r2, r6
   21688:	and	fp, fp, r5
   2168c:	adc	r3, r3, r7
   21690:	orr	ip, ip, r9, lsl #25
   21694:	ldrd	r6, [sp, #24]
   21698:	mov	r5, fp
   2169c:	mov	fp, r9
   216a0:	ldrd	r8, [sp, #56]	; 0x38
   216a4:	add	lr, sp, #7168	; 0x1c00
   216a8:	add	lr, lr, #56	; 0x38
   216ac:	and	sl, sl, r4
   216b0:	and	r8, r8, r6
   216b4:	ldr	lr, [lr]
   216b8:	mov	r6, r8
   216bc:	mov	r4, sl
   216c0:	str	ip, [sp, #1040]	; 0x410
   216c4:	add	ip, sp, #7168	; 0x1c00
   216c8:	orr	r4, r4, r6
   216cc:	add	ip, ip, #56	; 0x38
   216d0:	add	r6, sp, #7168	; 0x1c00
   216d4:	and	r9, r9, r7
   216d8:	add	r6, r6, #60	; 0x3c
   216dc:	mov	r7, r9
   216e0:	ldr	ip, [ip]
   216e4:	lsr	lr, lr, #6
   216e8:	str	lr, [sp, #1048]	; 0x418
   216ec:	orr	r5, r5, r7
   216f0:	add	lr, sp, #6080	; 0x17c0
   216f4:	ldr	r7, [r6]
   216f8:	add	lr, lr, #48	; 0x30
   216fc:	add	r6, sp, #6144	; 0x1800
   21700:	add	r6, r6, #8
   21704:	lsr	ip, ip, #19
   21708:	ldrd	r8, [lr]
   2170c:	orr	ip, ip, r7, lsl #13
   21710:	add	lr, sp, #7168	; 0x1c00
   21714:	str	ip, [r6]
   21718:	add	lr, lr, #60	; 0x3c
   2171c:	add	ip, sp, #7168	; 0x1c00
   21720:	add	ip, ip, #56	; 0x38
   21724:	ldr	lr, [lr]
   21728:	ldr	ip, [ip]
   2172c:	add	r6, sp, #7168	; 0x1c00
   21730:	lsl	lr, lr, #3
   21734:	orr	ip, lr, ip, lsr #29
   21738:	add	r6, r6, #60	; 0x3c
   2173c:	add	lr, sp, #6144	; 0x1800
   21740:	eor	r9, r9, r1
   21744:	add	lr, lr, #20
   21748:	mov	r1, r9
   2174c:	ldr	r9, [r6]
   21750:	str	ip, [lr]
   21754:	lsr	lr, r7, #19
   21758:	ldr	r7, [sp, #1048]	; 0x418
   2175c:	eor	r8, r8, r0
   21760:	mov	r0, r8
   21764:	orr	r7, r7, r9, lsl #26
   21768:	ldrd	r8, [sp, #48]	; 0x30
   2176c:	add	r6, sp, #6144	; 0x1800
   21770:	lsr	ip, fp, #7
   21774:	adds	r8, r8, r2
   21778:	adc	r9, r9, r3
   2177c:	mov	fp, r9
   21780:	mov	sl, r8
   21784:	ldrd	r8, [r6]
   21788:	add	r6, sp, #7168	; 0x1c00
   2178c:	add	r6, r6, #56	; 0x38
   21790:	adds	r4, r4, r0
   21794:	str	r7, [sp, #1048]	; 0x418
   21798:	ldr	r7, [r6]
   2179c:	adc	r5, r5, r1
   217a0:	str	ip, [sp, #1044]	; 0x414
   217a4:	add	r6, sp, #6144	; 0x1800
   217a8:	add	ip, sp, #7168	; 0x1c00
   217ac:	add	r1, sp, #6080	; 0x17c0
   217b0:	add	r6, r6, #12
   217b4:	add	ip, ip, #56	; 0x38
   217b8:	add	r1, r1, #56	; 0x38
   217bc:	orr	lr, lr, r7, lsl #13
   217c0:	ldrd	r0, [r1]
   217c4:	ldr	ip, [ip]
   217c8:	str	lr, [r6]
   217cc:	add	lr, sp, #7168	; 0x1c00
   217d0:	add	lr, lr, #60	; 0x3c
   217d4:	lsl	ip, ip, #3
   217d8:	ldr	lr, [lr]
   217dc:	adds	r6, r4, r2
   217e0:	eor	r0, r0, r8
   217e4:	orr	ip, ip, lr, lsr #29
   217e8:	add	lr, sp, #6144	; 0x1800
   217ec:	add	lr, lr, #16
   217f0:	str	ip, [lr]
   217f4:	add	ip, sp, #1040	; 0x410
   217f8:	eor	r1, r1, r9
   217fc:	ldrd	r8, [ip]
   21800:	adc	r7, r5, r3
   21804:	add	r3, sp, #6144	; 0x1800
   21808:	add	r3, r3, #8
   2180c:	eor	r8, r8, r0
   21810:	eor	r9, r9, r1
   21814:	mov	r0, r8
   21818:	mov	r1, r9
   2181c:	mov	r8, r6
   21820:	mov	r9, r7
   21824:	ldrd	r2, [r3]
   21828:	ldrd	r6, [lr]
   2182c:	add	ip, sp, #7168	; 0x1c00
   21830:	add	ip, ip, #60	; 0x3c
   21834:	eor	r2, r2, r6
   21838:	eor	r3, r3, r7
   2183c:	mov	r6, r2
   21840:	mov	r7, r3
   21844:	ldrd	r2, [sp, #72]	; 0x48
   21848:	ldr	ip, [ip]
   2184c:	lsr	lr, fp, #14
   21850:	b	21868 <dcngettext@plt+0x10878>
   21854:	nop			; (mov r0, r0)
   21858:			; <UNDEFINED> instruction: 0xcde0eb1e
   2185c:	b	ff6c0fbc <stdout@@GLIBC_2.4+0xff685e50>
   21860:	mcr	1, 3, sp, cr14, cr8, {3}
   21864:			; <UNDEFINED> instruction: 0xf57d4f7f
   21868:	adds	r2, r2, r0
   2186c:	adc	r3, r3, r1
   21870:	mov	r1, r3
   21874:	add	r3, sp, #1040	; 0x410
   21878:	add	r3, r3, #8
   2187c:	mov	r0, r2
   21880:	lsr	ip, ip, #6
   21884:	lsr	r2, sl, #18
   21888:	str	r2, [sp, #48]	; 0x30
   2188c:	str	ip, [sp, #1052]	; 0x41c
   21890:	ldrd	r2, [r3]
   21894:	lsr	ip, sl, #14
   21898:	sub	r5, pc, #64	; 0x40
   2189c:	ldrd	r4, [r5]
   218a0:	eor	r2, r2, r6
   218a4:	eor	r3, r3, r7
   218a8:	mov	r6, r2
   218ac:	mov	r7, r3
   218b0:	ldrd	r2, [sp, #152]	; 0x98
   218b4:	adds	r2, r2, r0
   218b8:	mov	r0, r2
   218bc:	add	r2, sp, #6144	; 0x1800
   218c0:	adc	r3, r3, r1
   218c4:	add	r2, r2, #24
   218c8:	mov	r1, r3
   218cc:	orr	r3, ip, fp, lsl #18
   218d0:	str	r3, [r2]
   218d4:	ldr	r2, [sp, #48]	; 0x30
   218d8:	lsr	ip, r8, #28
   218dc:	orr	r3, r2, fp, lsl #14
   218e0:	add	r2, sp, #6144	; 0x1800
   218e4:	add	r2, r2, #32
   218e8:	str	r3, [r2]
   218ec:	lsr	r2, fp, #18
   218f0:	str	r2, [sp, #48]	; 0x30
   218f4:	adds	r2, r0, r6
   218f8:	adc	r3, r1, r7
   218fc:	add	r1, sp, #7232	; 0x1c40
   21900:	mov	r6, sl
   21904:	add	r1, r1, #8
   21908:	lsl	r0, fp, #23
   2190c:	strd	r2, [r1]
   21910:	orr	r3, lr, sl, lsl #18
   21914:	add	r2, sp, #6144	; 0x1800
   21918:	orr	lr, r0, r6, lsr #9
   2191c:	add	r0, sp, #6144	; 0x1800
   21920:	add	r2, r2, #28
   21924:	add	r0, r0, #44	; 0x2c
   21928:	str	r3, [r2]
   2192c:	str	lr, [r0]
   21930:	ldr	r2, [sp, #48]	; 0x30
   21934:	add	lr, sp, #6144	; 0x1800
   21938:	mov	r7, fp
   2193c:	add	lr, lr, #48	; 0x30
   21940:	orr	r3, r2, sl, lsl #14
   21944:	lsl	r0, r6, #23
   21948:	orr	ip, ip, r9, lsl #4
   2194c:	add	r2, sp, #6144	; 0x1800
   21950:	str	ip, [lr]
   21954:	add	r2, r2, #36	; 0x24
   21958:	orr	lr, r0, r7, lsr #9
   2195c:	add	ip, sp, #6144	; 0x1800
   21960:	add	r0, sp, #6144	; 0x1800
   21964:	lsl	r1, r9, #30
   21968:	add	ip, ip, #60	; 0x3c
   2196c:	add	r0, r0, #40	; 0x28
   21970:	ldrd	sl, [sp, #8]
   21974:	orr	r1, r1, r8, lsr #2
   21978:	str	r3, [r2]
   2197c:	ldrd	r2, [sp, #64]	; 0x40
   21980:	str	r1, [ip]
   21984:	str	lr, [r0]
   21988:	add	ip, sp, #7232	; 0x1c40
   2198c:	add	r0, sp, #6144	; 0x1800
   21990:	lsr	r1, r9, #28
   21994:	add	ip, ip, #8
   21998:	add	r0, r0, #52	; 0x34
   2199c:	orr	r1, r1, r8, lsl #4
   219a0:	eor	sl, sl, r2
   219a4:	eor	fp, fp, r3
   219a8:	mov	r2, sl
   219ac:	mov	r3, fp
   219b0:	str	r1, [r0]
   219b4:	ldrd	sl, [ip]
   219b8:	ldr	r1, [sp, #32]
   219bc:	lsl	ip, r8, #30
   219c0:	adds	sl, sl, r4
   219c4:	lsr	r0, r1, #1
   219c8:	orr	r1, ip, r9, lsr #2
   219cc:	add	ip, sp, #6144	; 0x1800
   219d0:	adc	fp, fp, r5
   219d4:	add	ip, ip, #56	; 0x38
   219d8:	mov	r4, sl
   219dc:	mov	r5, fp
   219e0:	mov	sl, r6
   219e4:	mov	fp, r7
   219e8:	str	r1, [ip]
   219ec:	and	sl, sl, r2
   219f0:	and	fp, fp, r3
   219f4:	add	ip, sp, #6208	; 0x1840
   219f8:	mov	r2, sl
   219fc:	mov	r3, fp
   21a00:	lsl	lr, r9, #25
   21a04:	ldrd	sl, [sp, #16]
   21a08:	add	ip, ip, #4
   21a0c:	orr	r1, lr, r8, lsr #7
   21a10:	str	r1, [ip]
   21a14:	add	ip, sp, #6144	; 0x1800
   21a18:	adds	sl, sl, r4
   21a1c:	add	ip, ip, #24
   21a20:	adc	fp, fp, r5
   21a24:	strd	r6, [sp, #48]	; 0x30
   21a28:	ldrd	r4, [sp, #8]
   21a2c:	ldrd	r6, [ip]
   21a30:	add	ip, sp, #6144	; 0x1800
   21a34:	add	ip, ip, #32
   21a38:	eor	r4, r4, r2
   21a3c:	eor	r5, r5, r3
   21a40:	mov	r2, r4
   21a44:	mov	r3, r5
   21a48:	ldrd	r4, [ip]
   21a4c:	lsl	r1, r8, #25
   21a50:	orr	r1, r1, r9, lsr #7
   21a54:	eor	r6, r6, r4
   21a58:	eor	r7, r7, r5
   21a5c:	ldrd	r4, [sp, #32]
   21a60:	add	lr, sp, #6144	; 0x1800
   21a64:	add	lr, lr, #56	; 0x38
   21a68:	orr	ip, r0, r5, lsl #31
   21a6c:	add	r0, sp, #6208	; 0x1840
   21a70:	add	r0, r0, #8
   21a74:	str	ip, [r0]
   21a78:	lsr	r0, r4, #8
   21a7c:	orr	ip, r0, r5, lsl #24
   21a80:	add	r0, sp, #6208	; 0x1840
   21a84:	add	r0, r0, #16
   21a88:	str	ip, [r0]
   21a8c:	add	r0, sp, #6208	; 0x1840
   21a90:	lsr	ip, r4, #7
   21a94:	str	r1, [r0]
   21a98:	ldr	r1, [sp, #36]	; 0x24
   21a9c:	str	ip, [sp, #1056]	; 0x420
   21aa0:	adds	r2, r2, sl
   21aa4:	lsr	ip, r1, #1
   21aa8:	add	r1, sp, #6144	; 0x1800
   21aac:	add	r1, r1, #40	; 0x28
   21ab0:	adc	r3, r3, fp
   21ab4:	ldrd	r0, [r1]
   21ab8:	ldrd	sl, [lr]
   21abc:	ldrd	r4, [sp, #24]
   21ac0:	eor	r1, r1, r7
   21ac4:	mov	r7, r1
   21ac8:	add	r1, sp, #6144	; 0x1800
   21acc:	add	r1, r1, #48	; 0x30
   21ad0:	eor	r0, r0, r6
   21ad4:	mov	r6, r0
   21ad8:	ldrd	r0, [r1]
   21adc:	orr	r4, r4, r8
   21ae0:	orr	r5, r5, r9
   21ae4:	eor	r0, r0, sl
   21ae8:	eor	r1, r1, fp
   21aec:	ldrd	sl, [sp, #56]	; 0x38
   21af0:	add	lr, sp, #6208	; 0x1840
   21af4:	add	lr, lr, #12
   21af8:	and	sl, sl, r4
   21afc:	and	fp, fp, r5
   21b00:	mov	r4, sl
   21b04:	mov	r5, fp
   21b08:	ldrd	sl, [sp, #32]
   21b0c:	adds	r2, r2, r6
   21b10:	adc	r3, r3, r7
   21b14:	orr	ip, ip, sl, lsl #31
   21b18:	str	ip, [lr]
   21b1c:	add	lr, sp, #6208	; 0x1840
   21b20:	lsr	ip, fp, #8
   21b24:	add	lr, lr, #20
   21b28:	orr	ip, ip, sl, lsl #24
   21b2c:	ldrd	r6, [sp, #24]
   21b30:	str	ip, [lr]
   21b34:	ldr	ip, [sp, #1056]	; 0x420
   21b38:	add	lr, sp, #7232	; 0x1c40
   21b3c:	orr	ip, ip, fp, lsl #25
   21b40:	ldr	lr, [lr]
   21b44:	and	r6, r6, r8
   21b48:	str	ip, [sp, #1056]	; 0x420
   21b4c:	orr	r4, r4, r6
   21b50:	add	ip, sp, #7232	; 0x1c40
   21b54:	add	r6, sp, #7232	; 0x1c40
   21b58:	add	r6, r6, #4
   21b5c:	and	r7, r7, r9
   21b60:	ldr	ip, [ip]
   21b64:	lsr	lr, lr, #6
   21b68:	str	lr, [sp, #1064]	; 0x428
   21b6c:	orr	r5, r5, r7
   21b70:	add	lr, sp, #6208	; 0x1840
   21b74:	ldr	r7, [r6]
   21b78:	add	r6, sp, #6208	; 0x1840
   21b7c:	strd	r8, [sp, #72]	; 0x48
   21b80:	add	r6, r6, #24
   21b84:	ldrd	r8, [lr]
   21b88:	lsr	ip, ip, #19
   21b8c:	add	lr, sp, #7232	; 0x1c40
   21b90:	orr	ip, ip, r7, lsl #13
   21b94:	add	lr, lr, #4
   21b98:	str	ip, [r6]
   21b9c:	add	ip, sp, #7232	; 0x1c40
   21ba0:	ldr	lr, [lr]
   21ba4:	ldr	ip, [ip]
   21ba8:	add	r6, sp, #7232	; 0x1c40
   21bac:	lsl	lr, lr, #3
   21bb0:	orr	ip, lr, ip, lsr #29
   21bb4:	add	lr, sp, #6208	; 0x1840
   21bb8:	add	lr, lr, #36	; 0x24
   21bbc:	str	ip, [lr]
   21bc0:	lsr	ip, fp, #7
   21bc4:	str	ip, [sp, #1060]	; 0x424
   21bc8:	add	ip, sp, #7232	; 0x1c40
   21bcc:	lsr	lr, r7, #19
   21bd0:	ldr	ip, [ip]
   21bd4:	ldr	r7, [sp, #1064]	; 0x428
   21bd8:	ldrd	sl, [sp, #144]	; 0x90
   21bdc:	eor	r8, r8, r0
   21be0:	eor	r9, r9, r1
   21be4:	adds	sl, sl, r2
   21be8:	add	r6, r6, #4
   21bec:	adc	fp, fp, r3
   21bf0:	mov	r1, r9
   21bf4:	adds	r4, r4, r8
   21bf8:	ldr	r9, [r6]
   21bfc:	adc	r5, r5, r1
   21c00:	add	r8, sp, #6208	; 0x1840
   21c04:	add	r1, sp, #6208	; 0x1840
   21c08:	add	r1, r1, #8
   21c0c:	add	r8, r8, #16
   21c10:	ldrd	r0, [r1]
   21c14:	orr	r7, r7, r9, lsl #26
   21c18:	ldrd	r8, [r8]
   21c1c:	lsl	ip, ip, #3
   21c20:	mov	r6, sl
   21c24:	eor	r0, r0, r8
   21c28:	add	r8, sp, #7232	; 0x1c40
   21c2c:	eor	r1, r1, r9
   21c30:	ldr	r9, [r8]
   21c34:	add	r8, sp, #6208	; 0x1840
   21c38:	add	r8, r8, #28
   21c3c:	orr	lr, lr, r9, lsl #13
   21c40:	str	lr, [r8]
   21c44:	add	lr, sp, #7232	; 0x1c40
   21c48:	add	lr, lr, #4
   21c4c:	adds	sl, r4, r2
   21c50:	ldr	lr, [lr]
   21c54:	str	r7, [sp, #1064]	; 0x428
   21c58:	mov	r7, fp
   21c5c:	orr	ip, ip, lr, lsr #29
   21c60:	add	lr, sp, #6208	; 0x1840
   21c64:	add	lr, lr, #32
   21c68:	str	ip, [lr]
   21c6c:	add	ip, sp, #1056	; 0x420
   21c70:	adc	fp, r5, r3
   21c74:	ldrd	r8, [ip]
   21c78:	add	r3, sp, #6208	; 0x1840
   21c7c:	add	r3, r3, #24
   21c80:	eor	r8, r8, r0
   21c84:	eor	r9, r9, r1
   21c88:	add	ip, sp, #7232	; 0x1c40
   21c8c:	mov	r0, r8
   21c90:	mov	r1, r9
   21c94:	ldrd	r2, [r3]
   21c98:	ldrd	r8, [lr]
   21c9c:	add	ip, ip, #4
   21ca0:	lsr	lr, r6, #14
   21ca4:	ldr	ip, [ip]
   21ca8:	eor	r2, r2, r8
   21cac:	add	r8, sp, #1056	; 0x420
   21cb0:	add	r8, r8, #8
   21cb4:	lsr	ip, ip, #6
   21cb8:	str	ip, [sp, #1068]	; 0x42c
   21cbc:	eor	r3, r3, r9
   21cc0:	ldrd	r8, [r8]
   21cc4:	mov	r4, r2
   21cc8:	mov	r5, r3
   21ccc:	ldrd	r2, [sp, #184]	; 0xb8
   21cd0:	eor	r8, r8, r4
   21cd4:	eor	r9, r9, r5
   21cd8:	mov	r4, r8
   21cdc:	mov	r5, r9
   21ce0:	ldrd	r8, [sp, #160]	; 0xa0
   21ce4:	adds	r2, r2, r0
   21ce8:	mov	r0, r2
   21cec:	adc	r3, r3, r1
   21cf0:	adds	r8, r8, r0
   21cf4:	mov	r0, r8
   21cf8:	add	r8, sp, #6208	; 0x1840
   21cfc:	add	r8, r8, #40	; 0x28
   21d00:	orr	lr, lr, r7, lsl #18
   21d04:	str	lr, [r8]
   21d08:	add	r8, sp, #6208	; 0x1840
   21d0c:	mov	r1, r3
   21d10:	lsr	ip, r6, #18
   21d14:	add	r8, r8, #48	; 0x30
   21d18:	adc	r9, r9, r1
   21d1c:	orr	ip, ip, r7, lsl #14
   21d20:	strd	r6, [sp, #16]
   21d24:	str	ip, [r8]
   21d28:	mov	r1, r9
   21d2c:	adds	r8, r0, r4
   21d30:	adc	r9, r1, r5
   21d34:	ldrd	r4, [sp, #16]
   21d38:	lsr	r6, r7, #18
   21d3c:	lsr	lr, r7, #14
   21d40:	add	r7, sp, #6208	; 0x1840
   21d44:	add	r7, r7, #44	; 0x2c
   21d48:	orr	lr, lr, r4, lsl #18
   21d4c:	str	lr, [r7]
   21d50:	orr	lr, r6, r4, lsl #14
   21d54:	ldrd	r6, [sp, #16]
   21d58:	add	r4, sp, #6208	; 0x1840
   21d5c:	add	r4, r4, #52	; 0x34
   21d60:	lsl	r0, r5, #23
   21d64:	str	lr, [r4]
   21d68:	orr	lr, r0, r6, lsr #9
   21d6c:	add	r0, sp, #6208	; 0x1840
   21d70:	add	r0, r0, #60	; 0x3c
   21d74:	add	r1, sp, #7232	; 0x1c40
   21d78:	str	lr, [r0]
   21d7c:	lsr	ip, sl, #28
   21d80:	add	lr, sp, #6272	; 0x1880
   21d84:	orr	ip, ip, fp, lsl #4
   21d88:	add	r1, r1, #16
   21d8c:	str	ip, [lr]
   21d90:	add	ip, sp, #6272	; 0x1880
   21d94:	strd	r8, [r1]
   21d98:	add	ip, ip, #12
   21d9c:	lsl	r1, fp, #30
   21da0:	orr	r1, r1, sl, lsr #2
   21da4:	ldrd	r8, [sp, #48]	; 0x30
   21da8:	str	r1, [ip]
   21dac:	ldrd	r4, [sp, #64]	; 0x40
   21db0:	add	ip, sp, #7232	; 0x1c40
   21db4:	add	ip, ip, #16
   21db8:	add	r3, pc, #904	; 0x388
   21dbc:	ldrd	r2, [r3]
   21dc0:	eor	r4, r4, r8
   21dc4:	eor	r5, r5, r9
   21dc8:	ldrd	r8, [ip]
   21dcc:	lsl	r0, r6, #23
   21dd0:	lsr	r1, fp, #28
   21dd4:	adds	r8, r8, r2
   21dd8:	adc	r9, r9, r3
   21ddc:	mov	r3, r9
   21de0:	mov	r9, r7
   21de4:	lsl	ip, sl, #30
   21de8:	orr	lr, r0, r9, lsr #9
   21dec:	add	r0, sp, #6208	; 0x1840
   21df0:	add	r0, r0, #56	; 0x38
   21df4:	str	lr, [r0]
   21df8:	add	lr, sp, #6272	; 0x1880
   21dfc:	add	lr, lr, #4
   21e00:	orr	r1, r1, sl, lsl #4
   21e04:	str	r1, [lr]
   21e08:	orr	r1, ip, fp, lsr #2
   21e0c:	add	ip, sp, #6272	; 0x1880
   21e10:	add	ip, ip, #8
   21e14:	lsl	r0, fp, #25
   21e18:	str	r1, [ip]
   21e1c:	orr	r1, r0, sl, lsr #7
   21e20:	add	r0, sp, #6272	; 0x1880
   21e24:	add	r0, r0, #20
   21e28:	mov	r2, r8
   21e2c:	str	r1, [r0]
   21e30:	ldrd	r8, [sp, #8]
   21e34:	ldrd	r0, [sp, #64]	; 0x40
   21e38:	and	r7, r7, r5
   21e3c:	adds	r8, r8, r2
   21e40:	eor	r1, r1, r7
   21e44:	add	lr, sp, #6272	; 0x1880
   21e48:	adc	r9, r9, r3
   21e4c:	mov	r5, r1
   21e50:	lsl	ip, sl, #25
   21e54:	add	lr, lr, #16
   21e58:	add	r3, sp, #6208	; 0x1840
   21e5c:	add	r1, sp, #6208	; 0x1840
   21e60:	and	r6, r6, r4
   21e64:	orr	ip, ip, fp, lsr #7
   21e68:	add	r3, r3, #40	; 0x28
   21e6c:	add	r1, r1, #48	; 0x30
   21e70:	str	ip, [lr]
   21e74:	eor	r0, r0, r6
   21e78:	add	lr, sp, #6208	; 0x1840
   21e7c:	mov	r4, r0
   21e80:	ldrd	r2, [r3]
   21e84:	ldrd	r0, [r1]
   21e88:	add	lr, lr, #56	; 0x38
   21e8c:	adds	r8, r8, r4
   21e90:	adc	r9, r9, r5
   21e94:	ldrd	r4, [lr]
   21e98:	eor	r2, r2, r0
   21e9c:	eor	r3, r3, r1
   21ea0:	mov	r0, r2
   21ea4:	mov	r1, r3
   21ea8:	add	lr, sp, #6272	; 0x1880
   21eac:	eor	r4, r4, r0
   21eb0:	eor	r5, r5, r1
   21eb4:	mov	r0, r4
   21eb8:	mov	r1, r5
   21ebc:	ldrd	r4, [lr]
   21ec0:	add	lr, sp, #6272	; 0x1880
   21ec4:	add	lr, lr, #8
   21ec8:	ldrd	r6, [lr]
   21ecc:	ldrd	r2, [sp, #72]	; 0x48
   21ed0:	ldr	ip, [sp, #168]	; 0xa8
   21ed4:	eor	r4, r4, r6
   21ed8:	eor	r5, r5, r7
   21edc:	ldrd	r6, [sp, #24]
   21ee0:	orr	r2, r2, sl
   21ee4:	orr	r3, r3, fp
   21ee8:	and	r6, r6, r2
   21eec:	and	r7, r7, r3
   21ef0:	add	r2, sp, #6272	; 0x1880
   21ef4:	strd	r6, [sp, #8]
   21ef8:	ldrd	r6, [sp, #168]	; 0xa8
   21efc:	lsr	ip, ip, #1
   21f00:	add	r2, r2, #24
   21f04:	orr	r3, ip, r7, lsl #31
   21f08:	str	r3, [r2]
   21f0c:	add	r2, sp, #6272	; 0x1880
   21f10:	lsr	ip, r6, #8
   21f14:	add	r2, r2, #32
   21f18:	orr	r3, ip, r7, lsl #24
   21f1c:	str	r3, [r2]
   21f20:	lsr	r3, r6, #7
   21f24:	str	r3, [sp, #1072]	; 0x430
   21f28:	add	r3, sp, #6272	; 0x1880
   21f2c:	add	r3, r3, #16
   21f30:	adds	r8, r8, r0
   21f34:	ldrd	r2, [r3]
   21f38:	adc	r9, r9, r1
   21f3c:	ldrd	r0, [sp, #72]	; 0x48
   21f40:	eor	r2, r2, r4
   21f44:	eor	r3, r3, r5
   21f48:	mov	r4, r2
   21f4c:	mov	r5, r3
   21f50:	ldrd	r2, [sp, #8]
   21f54:	and	r0, r0, sl
   21f58:	lsr	ip, r7, #1
   21f5c:	orr	r2, r2, r0
   21f60:	add	r0, sp, #6272	; 0x1880
   21f64:	add	r0, r0, #28
   21f68:	orr	ip, ip, r6, lsl #31
   21f6c:	str	ip, [r0]
   21f70:	add	r0, sp, #7232	; 0x1c40
   21f74:	add	r0, r0, #8
   21f78:	ldr	ip, [r0]
   21f7c:	and	r1, r1, fp
   21f80:	orr	r3, r3, r1
   21f84:	lsr	r0, ip, #19
   21f88:	add	ip, sp, #6272	; 0x1880
   21f8c:	lsr	r1, r7, #8
   21f90:	add	ip, ip, #36	; 0x24
   21f94:	orr	r1, r1, r6, lsl #24
   21f98:	str	r1, [ip]
   21f9c:	ldr	ip, [sp, #1072]	; 0x430
   21fa0:	add	r1, sp, #7232	; 0x1c40
   21fa4:	orr	ip, ip, r7, lsl #25
   21fa8:	str	ip, [sp, #1072]	; 0x430
   21fac:	add	ip, sp, #7232	; 0x1c40
   21fb0:	add	ip, ip, #8
   21fb4:	ldrd	r6, [sp, #56]	; 0x38
   21fb8:	ldr	ip, [ip]
   21fbc:	add	r1, r1, #12
   21fc0:	adds	r6, r6, r8
   21fc4:	lsr	ip, ip, #6
   21fc8:	str	ip, [sp, #1080]	; 0x438
   21fcc:	add	ip, sp, #7232	; 0x1c40
   21fd0:	adc	r7, r7, r9
   21fd4:	add	ip, ip, #12
   21fd8:	ldr	r1, [r1]
   21fdc:	strd	r6, [sp, #8]
   21fe0:	ldr	ip, [ip]
   21fe4:	adds	r4, r4, r2
   21fe8:	adc	r5, r5, r3
   21fec:	orr	ip, r0, ip, lsl #13
   21ff0:	add	r0, sp, #6272	; 0x1880
   21ff4:	add	r0, r0, #40	; 0x28
   21ff8:	add	r3, sp, #7232	; 0x1c40
   21ffc:	str	ip, [r0]
   22000:	add	ip, sp, #6272	; 0x1880
   22004:	add	ip, ip, #32
   22008:	add	r3, r3, #12
   2200c:	ldrd	r6, [ip]
   22010:	ldr	r3, [r3]
   22014:	ldr	ip, [sp, #172]	; 0xac
   22018:	add	lr, sp, #7232	; 0x1c40
   2201c:	add	lr, lr, #12
   22020:	lsr	r0, r3, #19
   22024:	ldr	lr, [lr]
   22028:	lsr	ip, ip, #7
   2202c:	add	r3, sp, #7232	; 0x1c40
   22030:	str	ip, [sp, #1076]	; 0x434
   22034:	add	r3, r3, #8
   22038:	ldr	ip, [sp, #1080]	; 0x438
   2203c:	ldr	r3, [r3]
   22040:	orr	ip, ip, lr, lsl #26
   22044:	str	ip, [sp, #1080]	; 0x438
   22048:	add	r2, sp, #6272	; 0x1880
   2204c:	add	ip, sp, #7232	; 0x1c40
   22050:	lsl	r1, r1, #3
   22054:	add	r2, r2, #52	; 0x34
   22058:	add	ip, ip, #8
   2205c:	orr	r3, r1, r3, lsr #29
   22060:	str	r3, [r2]
   22064:	ldr	ip, [ip]
   22068:	add	r3, sp, #7232	; 0x1c40
   2206c:	add	r3, r3, #8
   22070:	orr	ip, r0, ip, lsl #13
   22074:	ldr	r3, [r3]
   22078:	add	r0, sp, #6272	; 0x1880
   2207c:	add	r0, r0, #44	; 0x2c
   22080:	lsl	r1, r3, #3
   22084:	str	ip, [r0]
   22088:	add	r3, sp, #6272	; 0x1880
   2208c:	add	r0, sp, #6272	; 0x1880
   22090:	add	r0, r0, #48	; 0x30
   22094:	add	r3, r3, #24
   22098:	orr	r1, r1, lr, lsr #29
   2209c:	str	r1, [r0]
   220a0:	ldrd	r2, [r3]
   220a4:	add	r1, sp, #1072	; 0x430
   220a8:	add	ip, sp, #6272	; 0x1880
   220ac:	ldrd	r0, [r1]
   220b0:	eor	r2, r2, r6
   220b4:	adds	r6, r4, r8
   220b8:	eor	r3, r3, r7
   220bc:	adc	r7, r5, r9
   220c0:	ldrd	r4, [sp, #32]
   220c4:	eor	r0, r0, r2
   220c8:	mov	r2, r0
   220cc:	eor	r1, r1, r3
   220d0:	adds	r4, r4, r2
   220d4:	mov	r3, r1
   220d8:	adc	r5, r5, r3
   220dc:	mov	r2, r4
   220e0:	mov	r3, r5
   220e4:	ldrd	r4, [sp, #8]
   220e8:	lsr	r1, lr, #6
   220ec:	add	ip, ip, #48	; 0x30
   220f0:	str	r1, [sp, #1084]	; 0x43c
   220f4:	add	r1, sp, #6272	; 0x1880
   220f8:	mov	r8, r6
   220fc:	mov	r9, r7
   22100:	lsr	lr, r4, #14
   22104:	ldrd	r6, [ip]
   22108:	add	r1, r1, #40	; 0x28
   2210c:	lsr	ip, r4, #18
   22110:	add	r4, sp, #1072	; 0x430
   22114:	add	r4, r4, #8
   22118:	ldrd	r0, [r1]
   2211c:	ldrd	r4, [r4]
   22120:	strd	r8, [sp, #56]	; 0x38
   22124:	eor	r0, r0, r6
   22128:	eor	r1, r1, r7
   2212c:	eor	r4, r4, r0
   22130:	eor	r5, r5, r1
   22134:	mov	r0, r4
   22138:	mov	r1, r5
   2213c:	ldrd	r4, [sp, #176]	; 0xb0
   22140:	b	22158 <dcngettext@plt+0x11168>
   22144:	nop			; (mov r0, r0)
   22148:	andsvc	r6, r7, #744	; 0x2e8
   2214c:	ldrbteq	r6, [r0], sl, lsr #15
   22150:	sbcge	r9, r8, #10878976	; 0xa60000
   22154:	beq	1901870 <stdout@@GLIBC_2.4+0x18c6704>
   22158:	sub	r7, pc, #16
   2215c:	ldrd	r6, [r7]
   22160:	adds	r4, r4, r2
   22164:	adc	r5, r5, r3
   22168:	mov	r3, r5
   2216c:	ldr	r5, [sp, #12]
   22170:	mov	r2, r4
   22174:	lsr	r4, r8, #28
   22178:	orr	lr, lr, r5, lsl #18
   2217c:	add	r5, sp, #6272	; 0x1880
   22180:	add	r5, r5, #56	; 0x38
   22184:	str	lr, [r5]
   22188:	ldr	r5, [sp, #12]
   2218c:	ldr	lr, [sp, #12]
   22190:	orr	ip, ip, r5, lsl #14
   22194:	add	r5, sp, #6336	; 0x18c0
   22198:	lsr	lr, lr, #14
   2219c:	str	ip, [r5]
   221a0:	orr	r5, r4, r9, lsl #4
   221a4:	add	r4, sp, #6336	; 0x18c0
   221a8:	lsl	ip, r9, #30
   221ac:	add	r4, r4, #16
   221b0:	orr	ip, ip, r8, lsr #2
   221b4:	adds	r8, r2, r0
   221b8:	adc	r9, r3, r1
   221bc:	str	r5, [r4]
   221c0:	add	r3, sp, #7232	; 0x1c40
   221c4:	add	r4, sp, #6336	; 0x18c0
   221c8:	add	r4, r4, #28
   221cc:	add	r3, r3, #24
   221d0:	str	ip, [r4]
   221d4:	ldrd	r4, [sp, #8]
   221d8:	strd	r8, [r3]
   221dc:	ldrd	r8, [sp, #56]	; 0x38
   221e0:	orr	r1, lr, r4, lsl #18
   221e4:	lsr	ip, r5, #18
   221e8:	lsl	r2, r8, #30
   221ec:	str	r2, [sp, #32]
   221f0:	add	r2, sp, #6272	; 0x1880
   221f4:	add	r2, r2, #60	; 0x3c
   221f8:	str	r1, [r2]
   221fc:	add	r2, sp, #6336	; 0x18c0
   22200:	add	r2, r2, #4
   22204:	orr	ip, ip, r4, lsl #14
   22208:	str	ip, [r2]
   2220c:	add	r2, sp, #6336	; 0x18c0
   22210:	lsr	r3, r9, #28
   22214:	add	r2, r2, #20
   22218:	orr	r3, r3, r8, lsl #4
   2221c:	lsl	r0, r5, #23
   22220:	str	r3, [r2]
   22224:	ldrd	r4, [sp, #48]	; 0x30
   22228:	ldrd	r2, [sp, #16]
   2222c:	ldr	lr, [sp, #32]
   22230:	lsl	r1, r9, #25
   22234:	orr	ip, lr, r9, lsr #2
   22238:	eor	r2, r2, r4
   2223c:	eor	r3, r3, r5
   22240:	add	lr, sp, #6336	; 0x18c0
   22244:	ldrd	r4, [sp, #8]
   22248:	add	lr, lr, #24
   2224c:	str	ip, [lr]
   22250:	orr	ip, r0, r4, lsr #9
   22254:	add	r0, sp, #6336	; 0x18c0
   22258:	add	r0, r0, #12
   2225c:	ldr	lr, [sp, #12]
   22260:	str	ip, [r0]
   22264:	add	ip, sp, #6336	; 0x18c0
   22268:	lsl	r0, r4, #23
   2226c:	add	ip, ip, #36	; 0x24
   22270:	orr	r1, r1, r8, lsr #7
   22274:	orr	lr, r0, lr, lsr #9
   22278:	add	r0, sp, #6336	; 0x18c0
   2227c:	str	r1, [ip]
   22280:	add	r0, r0, #8
   22284:	add	ip, sp, #7232	; 0x1c40
   22288:	add	ip, ip, #24
   2228c:	str	lr, [r0]
   22290:	mov	r5, r9
   22294:	add	r0, sp, #6336	; 0x18c0
   22298:	mov	r4, r8
   2229c:	lsl	r1, r8, #25
   222a0:	add	r0, r0, #32
   222a4:	ldrd	r8, [ip]
   222a8:	orr	r1, r1, r5, lsr #7
   222ac:	str	r1, [r0]
   222b0:	ldrd	r0, [sp, #64]	; 0x40
   222b4:	adds	r8, r8, r6
   222b8:	adc	r9, r9, r7
   222bc:	mov	r6, r8
   222c0:	adds	r0, r0, r6
   222c4:	mov	r7, r9
   222c8:	adc	r1, r1, r7
   222cc:	ldrd	r8, [sp, #8]
   222d0:	mov	r6, r0
   222d4:	mov	r7, r1
   222d8:	ldrd	r0, [sp, #48]	; 0x30
   222dc:	and	r9, r9, r3
   222e0:	and	r8, r8, r2
   222e4:	eor	r1, r1, r9
   222e8:	mov	r3, r1
   222ec:	add	r1, sp, #6272	; 0x1880
   222f0:	add	lr, sp, #6336	; 0x18c0
   222f4:	add	r1, r1, #56	; 0x38
   222f8:	eor	r0, r0, r8
   222fc:	mov	r2, r0
   22300:	ldrd	r8, [lr]
   22304:	ldrd	r0, [r1]
   22308:	orr	r4, r4, sl
   2230c:	orr	r5, r5, fp
   22310:	eor	r0, r0, r8
   22314:	eor	r1, r1, r9
   22318:	ldrd	r8, [sp, #72]	; 0x48
   2231c:	ldr	ip, [sp, #80]	; 0x50
   22320:	add	lr, sp, #6336	; 0x18c0
   22324:	and	r8, r8, r4
   22328:	and	r9, r9, r5
   2232c:	mov	r4, r8
   22330:	mov	r5, r9
   22334:	ldrd	r8, [sp, #80]	; 0x50
   22338:	add	lr, lr, #40	; 0x28
   2233c:	lsr	ip, ip, #1
   22340:	orr	ip, ip, r9, lsl #31
   22344:	str	ip, [lr]
   22348:	add	lr, sp, #6336	; 0x18c0
   2234c:	lsr	ip, r8, #8
   22350:	add	lr, lr, #48	; 0x30
   22354:	orr	ip, ip, r9, lsl #24
   22358:	str	ip, [lr]
   2235c:	add	lr, sp, #6336	; 0x18c0
   22360:	add	lr, lr, #16
   22364:	lsr	ip, r8, #7
   22368:	str	ip, [sp, #1088]	; 0x440
   2236c:	lsr	ip, r9, #1
   22370:	ldrd	r8, [lr]
   22374:	add	lr, sp, #6336	; 0x18c0
   22378:	add	lr, lr, #24
   2237c:	adds	r2, r2, r6
   22380:	adc	r3, r3, r7
   22384:	ldrd	r6, [lr]
   22388:	add	lr, sp, #6336	; 0x18c0
   2238c:	add	lr, lr, #8
   22390:	eor	r8, r8, r6
   22394:	eor	r9, r9, r7
   22398:	ldrd	r6, [lr]
   2239c:	add	lr, sp, #6336	; 0x18c0
   223a0:	add	lr, lr, #32
   223a4:	eor	r6, r6, r0
   223a8:	eor	r7, r7, r1
   223ac:	mov	r0, r6
   223b0:	mov	r1, r7
   223b4:	ldrd	r6, [lr]
   223b8:	add	lr, sp, #6336	; 0x18c0
   223bc:	add	lr, lr, #44	; 0x2c
   223c0:	eor	r6, r6, r8
   223c4:	eor	r7, r7, r9
   223c8:	mov	r8, r6
   223cc:	mov	r9, r7
   223d0:	ldrd	r6, [sp, #80]	; 0x50
   223d4:	adds	r2, r2, r0
   223d8:	add	r0, sp, #7232	; 0x1c40
   223dc:	orr	ip, ip, r6, lsl #31
   223e0:	str	ip, [lr]
   223e4:	add	lr, sp, #6336	; 0x18c0
   223e8:	lsr	ip, r7, #8
   223ec:	add	lr, lr, #52	; 0x34
   223f0:	orr	ip, ip, r6, lsl #24
   223f4:	str	ip, [lr]
   223f8:	ldr	ip, [sp, #1088]	; 0x440
   223fc:	add	lr, sp, #7232	; 0x1c40
   22400:	add	lr, lr, #16
   22404:	orr	ip, ip, r7, lsl #25
   22408:	str	ip, [sp, #1088]	; 0x440
   2240c:	ldr	lr, [lr]
   22410:	add	ip, sp, #7232	; 0x1c40
   22414:	add	ip, ip, #16
   22418:	add	r0, r0, #20
   2241c:	ldr	ip, [ip]
   22420:	lsr	lr, lr, #6
   22424:	str	lr, [sp, #1096]	; 0x448
   22428:	ldr	lr, [r0]
   2242c:	add	r0, sp, #6336	; 0x18c0
   22430:	add	r0, r0, #56	; 0x38
   22434:	lsr	ip, ip, #19
   22438:	adc	r3, r3, r1
   2243c:	orr	ip, ip, lr, lsl #13
   22440:	add	r1, sp, #7232	; 0x1c40
   22444:	str	ip, [r0]
   22448:	add	r1, r1, #20
   2244c:	add	r0, sp, #7232	; 0x1c40
   22450:	add	r0, r0, #16
   22454:	ldr	r1, [r1]
   22458:	ldrd	r6, [sp, #56]	; 0x38
   2245c:	lsr	ip, lr, #19
   22460:	ldr	lr, [r0]
   22464:	add	r0, sp, #6400	; 0x1900
   22468:	add	r0, r0, #4
   2246c:	lsl	r1, r1, #3
   22470:	and	r6, r6, sl
   22474:	orr	r1, r1, lr, lsr #29
   22478:	str	r1, [r0]
   2247c:	orr	r4, r4, r6
   22480:	add	r1, sp, #6336	; 0x18c0
   22484:	add	r6, sp, #6336	; 0x18c0
   22488:	and	r7, r7, fp
   2248c:	add	r6, r6, #48	; 0x30
   22490:	add	r1, r1, #40	; 0x28
   22494:	adds	r4, r4, r8
   22498:	orr	r5, r5, r7
   2249c:	adc	r5, r5, r9
   224a0:	ldrd	r0, [r1]
   224a4:	ldrd	r8, [r6]
   224a8:	ldr	r7, [sp, #84]	; 0x54
   224ac:	add	r6, sp, #7232	; 0x1c40
   224b0:	add	r6, r6, #20
   224b4:	eor	r1, r1, r9
   224b8:	lsr	r7, r7, #7
   224bc:	ldr	r9, [r6]
   224c0:	str	r7, [sp, #1092]	; 0x444
   224c4:	ldr	r7, [sp, #1096]	; 0x448
   224c8:	eor	r0, r0, r8
   224cc:	orr	r7, r7, r9, lsl #26
   224d0:	str	r7, [sp, #1096]	; 0x448
   224d4:	ldrd	r6, [sp, #24]
   224d8:	lsl	lr, lr, #3
   224dc:	adds	r6, r6, r2
   224e0:	mov	r8, r6
   224e4:	adc	r7, r7, r3
   224e8:	adds	r6, r4, r2
   224ec:	mov	r9, r7
   224f0:	adc	r7, r5, r3
   224f4:	add	r3, sp, #7232	; 0x1c40
   224f8:	add	r3, r3, #16
   224fc:	add	r2, sp, #6336	; 0x18c0
   22500:	ldr	r3, [r3]
   22504:	add	r2, r2, #60	; 0x3c
   22508:	strd	r6, [sp, #24]
   2250c:	orr	r3, ip, r3, lsl #13
   22510:	str	r3, [r2]
   22514:	add	r3, sp, #7232	; 0x1c40
   22518:	add	r3, r3, #20
   2251c:	add	r2, sp, #6400	; 0x1900
   22520:	ldr	r3, [r3]
   22524:	add	ip, sp, #1088	; 0x440
   22528:	add	ip, ip, #8
   2252c:	orr	r3, lr, r3, lsr #29
   22530:	str	r3, [r2]
   22534:	add	r3, sp, #1088	; 0x440
   22538:	ldrd	r2, [r3]
   2253c:	eor	r3, r3, r1
   22540:	add	r1, sp, #7232	; 0x1c40
   22544:	add	r1, r1, #20
   22548:	eor	r2, r2, r0
   2254c:	ldr	r1, [r1]
   22550:	lsr	r1, r1, #6
   22554:	str	r1, [sp, #1100]	; 0x44c
   22558:	add	r1, sp, #6336	; 0x18c0
   2255c:	add	r1, r1, #56	; 0x38
   22560:	ldrd	r6, [r1]
   22564:	add	r1, sp, #6400	; 0x1900
   22568:	ldrd	r0, [r1]
   2256c:	strd	r8, [sp, #64]	; 0x40
   22570:	eor	r6, r6, r0
   22574:	eor	r7, r7, r1
   22578:	ldrd	r0, [sp, #168]	; 0xa8
   2257c:	mov	r4, r6
   22580:	mov	r5, r7
   22584:	ldrd	r6, [ip]
   22588:	adds	r0, r0, r2
   2258c:	mov	r2, r0
   22590:	eor	r6, r6, r4
   22594:	lsr	r0, r8, #14
   22598:	eor	r7, r7, r5
   2259c:	orr	lr, r0, r9, lsl #18
   225a0:	mov	r4, r6
   225a4:	mov	r5, r7
   225a8:	add	r0, sp, #6400	; 0x1900
   225ac:	ldrd	r6, [sp, #96]	; 0x60
   225b0:	add	r0, r0, #8
   225b4:	adc	r1, r1, r3
   225b8:	str	lr, [r0]
   225bc:	adds	r6, r6, r2
   225c0:	mov	r3, r1
   225c4:	add	r0, sp, #6400	; 0x1900
   225c8:	adc	r7, r7, r3
   225cc:	lsr	r1, r8, #18
   225d0:	ldr	ip, [sp, #24]
   225d4:	add	r0, r0, #16
   225d8:	mov	r2, r6
   225dc:	mov	r3, r7
   225e0:	orr	r1, r1, r9, lsl #14
   225e4:	ldrd	r6, [sp, #24]
   225e8:	str	r1, [r0]
   225ec:	add	r0, sp, #6400	; 0x1900
   225f0:	add	r0, r0, #32
   225f4:	lsr	ip, ip, #28
   225f8:	adds	r6, r2, r4
   225fc:	orr	ip, ip, r7, lsl #4
   22600:	str	ip, [r0]
   22604:	lsl	r1, r7, #30
   22608:	ldr	ip, [sp, #24]
   2260c:	adc	r7, r3, r5
   22610:	add	r3, sp, #7232	; 0x1c40
   22614:	add	r0, sp, #6400	; 0x1900
   22618:	add	r3, r3, #32
   2261c:	add	r0, r0, #44	; 0x2c
   22620:	add	r2, sp, #6400	; 0x1900
   22624:	strd	r6, [r3]
   22628:	lsr	lr, r9, #14
   2262c:	ldrd	r6, [sp, #24]
   22630:	orr	r1, r1, ip, lsr #2
   22634:	add	r2, r2, #12
   22638:	str	r1, [r0]
   2263c:	orr	r1, lr, r8, lsl #18
   22640:	str	r1, [r2]
   22644:	add	r2, sp, #6400	; 0x1900
   22648:	lsl	r0, r9, #23
   2264c:	lsr	ip, r9, #18
   22650:	add	r2, r2, #20
   22654:	mov	r9, r7
   22658:	lsl	r4, r6, #30
   2265c:	orr	ip, ip, r8, lsl #14
   22660:	str	ip, [r2]
   22664:	add	lr, sp, #6400	; 0x1900
   22668:	orr	ip, r4, r9, lsr #2
   2266c:	ldrd	r4, [sp, #64]	; 0x40
   22670:	add	lr, lr, #40	; 0x28
   22674:	str	ip, [lr]
   22678:	orr	ip, r0, r4, lsr #9
   2267c:	add	r0, sp, #6400	; 0x1900
   22680:	add	r0, r0, #28
   22684:	mov	r8, r6
   22688:	str	ip, [r0]
   2268c:	add	r2, sp, #6400	; 0x1900
   22690:	add	ip, sp, #6400	; 0x1900
   22694:	lsr	r3, r7, #28
   22698:	lsl	r1, r7, #25
   2269c:	add	r2, r2, #36	; 0x24
   226a0:	add	ip, ip, #52	; 0x34
   226a4:	orr	r3, r3, r6, lsl #4
   226a8:	orr	r1, r1, r8, lsr #7
   226ac:	ldrd	r6, [sp, #8]
   226b0:	str	r1, [ip]
   226b4:	str	r3, [r2]
   226b8:	add	ip, sp, #7232	; 0x1c40
   226bc:	ldrd	r2, [sp, #16]
   226c0:	add	ip, ip, #32
   226c4:	lsl	r1, r8, #25
   226c8:	strd	r2, [sp, #32]
   226cc:	add	r9, pc, #892	; 0x37c
   226d0:	ldrd	r8, [r9]
   226d4:	eor	r2, r2, r6
   226d8:	eor	r3, r3, r7
   226dc:	ldrd	r6, [ip]
   226e0:	lsl	r0, r4, #23
   226e4:	and	r4, r4, r2
   226e8:	adds	r8, r8, r6
   226ec:	adc	r9, r9, r7
   226f0:	mov	r7, r9
   226f4:	mov	r9, r5
   226f8:	mov	r6, r8
   226fc:	orr	lr, r0, r9, lsr #9
   22700:	add	r0, sp, #6400	; 0x1900
   22704:	add	r0, r0, #24
   22708:	ldrd	r8, [sp, #24]
   2270c:	str	lr, [r0]
   22710:	add	r0, sp, #6400	; 0x1900
   22714:	add	r0, r0, #48	; 0x30
   22718:	orr	r1, r1, r9, lsr #7
   2271c:	str	r1, [r0]
   22720:	ldrd	r0, [sp, #48]	; 0x30
   22724:	and	r5, r5, r3
   22728:	mov	r3, r5
   2272c:	adds	r0, r0, r6
   22730:	adc	r1, r1, r7
   22734:	mov	r6, r0
   22738:	mov	r7, r1
   2273c:	ldrd	r0, [sp, #32]
   22740:	mov	r2, r4
   22744:	add	lr, sp, #6400	; 0x1900
   22748:	eor	r1, r1, r3
   2274c:	ldrd	r4, [sp, #56]	; 0x38
   22750:	mov	r3, r1
   22754:	add	r1, sp, #6400	; 0x1900
   22758:	add	lr, lr, #16
   2275c:	add	r1, r1, #8
   22760:	eor	r0, r0, r2
   22764:	mov	r2, r0
   22768:	ldr	ip, [sp, #40]	; 0x28
   2276c:	orr	r4, r4, r8
   22770:	ldrd	r0, [r1]
   22774:	orr	r5, r5, r9
   22778:	ldrd	r8, [lr]
   2277c:	add	lr, sp, #6400	; 0x1900
   22780:	add	lr, lr, #56	; 0x38
   22784:	eor	r0, r0, r8
   22788:	eor	r1, r1, r9
   2278c:	ldrd	r8, [sp, #40]	; 0x28
   22790:	lsr	ip, ip, #1
   22794:	and	r4, r4, sl
   22798:	orr	ip, ip, r9, lsl #31
   2279c:	str	ip, [lr]
   227a0:	lsr	ip, r8, #8
   227a4:	add	lr, sp, #6464	; 0x1940
   227a8:	orr	ip, ip, r9, lsl #24
   227ac:	str	ip, [lr]
   227b0:	lsr	ip, r8, #7
   227b4:	adds	r8, r2, r6
   227b8:	str	ip, [sp, #1104]	; 0x450
   227bc:	add	lr, sp, #6400	; 0x1900
   227c0:	lsr	ip, r9, #1
   227c4:	adc	r9, r3, r7
   227c8:	add	r3, sp, #6400	; 0x1900
   227cc:	add	lr, lr, #40	; 0x28
   227d0:	add	r3, r3, #32
   227d4:	ldrd	r6, [lr]
   227d8:	ldrd	r2, [r3]
   227dc:	strd	r8, [sp, #32]
   227e0:	add	lr, sp, #6400	; 0x1900
   227e4:	eor	r3, r3, r7
   227e8:	mov	r9, r3
   227ec:	add	r3, sp, #6400	; 0x1900
   227f0:	add	r3, r3, #24
   227f4:	eor	r2, r2, r6
   227f8:	mov	r8, r2
   227fc:	ldrd	r2, [r3]
   22800:	add	lr, lr, #60	; 0x3c
   22804:	ldrd	r6, [sp, #56]	; 0x38
   22808:	eor	r3, r3, r1
   2280c:	mov	r1, r3
   22810:	add	r3, sp, #6400	; 0x1900
   22814:	add	r3, r3, #48	; 0x30
   22818:	eor	r2, r2, r0
   2281c:	mov	r0, r2
   22820:	ldrd	r2, [r3]
   22824:	and	r5, r5, fp
   22828:	eor	r2, r2, r8
   2282c:	eor	r3, r3, r9
   22830:	mov	r8, r2
   22834:	mov	r9, r3
   22838:	ldrd	r2, [sp, #40]	; 0x28
   2283c:	orr	ip, ip, r2, lsl #31
   22840:	str	ip, [lr]
   22844:	add	lr, sp, #6464	; 0x1940
   22848:	lsr	ip, r3, #8
   2284c:	add	lr, lr, #4
   22850:	orr	ip, ip, r2, lsl #24
   22854:	str	ip, [lr]
   22858:	ldr	ip, [sp, #1104]	; 0x450
   2285c:	orr	r3, ip, r3, lsl #25
   22860:	str	r3, [sp, #1104]	; 0x450
   22864:	ldrd	r2, [sp, #24]
   22868:	and	r7, r7, r3
   2286c:	add	r3, sp, #7232	; 0x1c40
   22870:	add	r3, r3, #24
   22874:	and	r6, r6, r2
   22878:	ldr	r3, [r3]
   2287c:	orr	r4, r4, r6
   22880:	add	r6, sp, #6464	; 0x1940
   22884:	lsr	ip, r3, #19
   22888:	add	r3, sp, #7232	; 0x1c40
   2288c:	add	r3, r3, #24
   22890:	orr	r5, r5, r7
   22894:	ldr	r3, [r3]
   22898:	ldr	r7, [sp, #44]	; 0x2c
   2289c:	lsr	r3, r3, #6
   228a0:	str	r3, [sp, #1112]	; 0x458
   228a4:	ldrd	r2, [sp, #32]
   228a8:	lsr	r7, r7, #7
   228ac:	str	r7, [sp, #1108]	; 0x454
   228b0:	adds	r2, r2, r0
   228b4:	add	r0, sp, #7232	; 0x1c40
   228b8:	add	r0, r0, #28
   228bc:	ldr	lr, [r0]
   228c0:	add	r0, sp, #6464	; 0x1940
   228c4:	add	r0, r0, #8
   228c8:	adc	r3, r3, r1
   228cc:	orr	ip, ip, lr, lsl #13
   228d0:	add	r1, sp, #7232	; 0x1c40
   228d4:	str	ip, [r0]
   228d8:	add	r1, r1, #28
   228dc:	add	r0, sp, #7232	; 0x1c40
   228e0:	add	r0, r0, #24
   228e4:	ldr	r1, [r1]
   228e8:	lsr	ip, lr, #19
   228ec:	ldr	lr, [r0]
   228f0:	add	r0, sp, #6464	; 0x1940
   228f4:	add	r0, r0, #20
   228f8:	lsl	r1, r1, #3
   228fc:	orr	r1, r1, lr, lsr #29
   22900:	str	r1, [r0]
   22904:	add	r1, sp, #6400	; 0x1900
   22908:	add	r1, r1, #56	; 0x38
   2290c:	adds	r4, r4, r8
   22910:	adc	r5, r5, r9
   22914:	ldrd	r0, [r1]
   22918:	ldrd	r8, [r6]
   2291c:	add	r6, sp, #7232	; 0x1c40
   22920:	add	r6, r6, #28
   22924:	eor	r1, r1, r9
   22928:	ldr	r7, [sp, #1112]	; 0x458
   2292c:	ldr	r9, [r6]
   22930:	eor	r0, r0, r8
   22934:	lsl	lr, lr, #3
   22938:	orr	r7, r7, r9, lsl #26
   2293c:	ldrd	r8, [sp, #72]	; 0x48
   22940:	str	r7, [sp, #1112]	; 0x458
   22944:	adds	r8, r8, r2
   22948:	adc	r9, r9, r3
   2294c:	adds	r6, r4, r2
   22950:	adc	r7, r5, r3
   22954:	add	r3, sp, #7232	; 0x1c40
   22958:	add	r3, r3, #24
   2295c:	add	r2, sp, #6464	; 0x1940
   22960:	ldr	r3, [r3]
   22964:	add	r2, r2, #12
   22968:	strd	r6, [sp, #48]	; 0x30
   2296c:	orr	r3, ip, r3, lsl #13
   22970:	str	r3, [r2]
   22974:	add	r3, sp, #7232	; 0x1c40
   22978:	add	r3, r3, #28
   2297c:	add	r2, sp, #6464	; 0x1940
   22980:	ldr	r3, [r3]
   22984:	add	r2, r2, #16
   22988:	add	ip, sp, #6464	; 0x1940
   2298c:	orr	r3, lr, r3, lsr #29
   22990:	str	r3, [r2]
   22994:	add	r3, sp, #1104	; 0x450
   22998:	add	ip, ip, #16
   2299c:	ldrd	r2, [r3]
   229a0:	ldrd	r6, [ip]
   229a4:	eor	r3, r3, r1
   229a8:	add	r1, sp, #7232	; 0x1c40
   229ac:	add	r1, r1, #28
   229b0:	eor	r2, r2, r0
   229b4:	ldr	r1, [r1]
   229b8:	lsr	r1, r1, #6
   229bc:	str	r1, [sp, #1116]	; 0x45c
   229c0:	add	r1, sp, #6464	; 0x1940
   229c4:	add	r1, r1, #8
   229c8:	ldrd	r0, [r1]
   229cc:	eor	r0, r0, r6
   229d0:	eor	r1, r1, r7
   229d4:	mov	r4, r0
   229d8:	mov	r5, r1
   229dc:	ldrd	r0, [sp, #80]	; 0x50
   229e0:	adds	r0, r0, r2
   229e4:	adc	r1, r1, r3
   229e8:	add	r3, sp, #1104	; 0x450
   229ec:	add	r3, r3, #8
   229f0:	mov	r6, r0
   229f4:	ldrd	r2, [r3]
   229f8:	lsr	r0, r8, #14
   229fc:	orr	lr, r0, r9, lsl #18
   22a00:	eor	r2, r2, r4
   22a04:	eor	r3, r3, r5
   22a08:	add	r0, sp, #6464	; 0x1940
   22a0c:	strd	r2, [sp, #32]
   22a10:	add	r3, sp, #7168	; 0x1c00
   22a14:	add	r3, r3, #48	; 0x30
   22a18:	add	r0, r0, #24
   22a1c:	ldrd	r2, [r3]
   22a20:	str	lr, [r0]
   22a24:	mov	r7, r1
   22a28:	adds	r4, r6, r2
   22a2c:	lsr	r0, r9, #14
   22a30:	adc	r5, r7, r3
   22a34:	mov	r7, r0
   22a38:	add	r0, sp, #6464	; 0x1940
   22a3c:	mov	r2, r4
   22a40:	mov	r3, r5
   22a44:	lsr	r1, r8, #18
   22a48:	ldrd	r4, [sp, #48]	; 0x30
   22a4c:	b	22a60 <dcngettext@plt+0x11a70>
   22a50:	cdplt	13, 15, cr0, cr9, cr14, {5}
   22a54:	teqne	pc, r4, lsl #16
   22a58:	tstne	ip, #7077888	; 0x6c0000
   22a5c:	blne	1c65738 <stdout@@GLIBC_2.4+0x1c2a5cc>
   22a60:	add	r0, r0, #32
   22a64:	orr	r1, r1, r9, lsl #14
   22a68:	str	r1, [r0]
   22a6c:	add	r0, sp, #6464	; 0x1940
   22a70:	lsr	ip, r4, #28
   22a74:	add	r0, r0, #48	; 0x30
   22a78:	orr	ip, ip, r5, lsl #4
   22a7c:	str	ip, [r0]
   22a80:	add	r0, sp, #6464	; 0x1940
   22a84:	lsl	r1, r5, #30
   22a88:	add	r0, r0, #60	; 0x3c
   22a8c:	orr	r1, r1, r4, lsr #2
   22a90:	str	r1, [r0]
   22a94:	lsr	r0, r9, #18
   22a98:	mov	r6, r0
   22a9c:	ldrd	r0, [sp, #32]
   22aa0:	lsr	lr, r5, #28
   22aa4:	lsl	ip, r4, #30
   22aa8:	adds	r0, r0, r2
   22aac:	adc	r1, r1, r3
   22ab0:	add	r3, sp, #7232	; 0x1c40
   22ab4:	add	r3, r3, #40	; 0x28
   22ab8:	strd	r0, [r3]
   22abc:	add	r1, sp, #6464	; 0x1940
   22ac0:	add	r1, r1, #28
   22ac4:	add	r0, sp, #6464	; 0x1940
   22ac8:	orr	r3, r7, r8, lsl #18
   22acc:	add	r0, r0, #36	; 0x24
   22ad0:	str	r3, [r1]
   22ad4:	orr	r1, r6, r8, lsl #14
   22ad8:	str	r1, [r0]
   22adc:	mov	r7, r5
   22ae0:	orr	r1, lr, r4, lsl #4
   22ae4:	add	lr, sp, #6464	; 0x1940
   22ae8:	add	lr, lr, #56	; 0x38
   22aec:	lsl	r2, r9, #23
   22af0:	orr	ip, ip, r7, lsr #2
   22af4:	str	ip, [lr]
   22af8:	orr	ip, r2, r8, lsr #9
   22afc:	add	r2, sp, #6464	; 0x1940
   22b00:	add	r2, r2, #44	; 0x2c
   22b04:	mov	r6, r4
   22b08:	str	ip, [r2]
   22b0c:	add	r0, sp, #6464	; 0x1940
   22b10:	add	ip, sp, #6528	; 0x1980
   22b14:	lsl	r3, r5, #25
   22b18:	add	r0, r0, #52	; 0x34
   22b1c:	add	ip, ip, #4
   22b20:	orr	r3, r3, r6, lsr #7
   22b24:	ldrd	r4, [sp, #8]
   22b28:	str	r3, [ip]
   22b2c:	str	r1, [r0]
   22b30:	add	ip, sp, #7232	; 0x1c40
   22b34:	ldrd	r0, [sp, #64]	; 0x40
   22b38:	add	ip, ip, #40	; 0x28
   22b3c:	lsl	r3, r6, #25
   22b40:	eor	r0, r0, r4
   22b44:	eor	r1, r1, r5
   22b48:	sub	r7, pc, #248	; 0xf8
   22b4c:	ldrd	r6, [r7]
   22b50:	ldrd	r4, [ip]
   22b54:	lsl	r2, r8, #23
   22b58:	orr	lr, r2, r9, lsr #9
   22b5c:	adds	r6, r6, r4
   22b60:	add	r2, sp, #6464	; 0x1940
   22b64:	adc	r7, r7, r5
   22b68:	mov	r4, r8
   22b6c:	mov	r5, r9
   22b70:	strd	r8, [sp, #72]	; 0x48
   22b74:	add	r2, r2, #40	; 0x28
   22b78:	ldrd	r8, [sp, #48]	; 0x30
   22b7c:	str	lr, [r2]
   22b80:	add	r2, sp, #6528	; 0x1980
   22b84:	orr	r3, r3, r9, lsr #7
   22b88:	str	r3, [r2]
   22b8c:	ldrd	r2, [sp, #24]
   22b90:	add	lr, sp, #6464	; 0x1940
   22b94:	and	r4, r4, r0
   22b98:	orr	r2, r2, r8
   22b9c:	orr	r3, r3, r9
   22ba0:	ldrd	r8, [sp, #16]
   22ba4:	and	r5, r5, r1
   22ba8:	add	lr, lr, #24
   22bac:	adds	r8, r8, r6
   22bb0:	adc	r9, r9, r7
   22bb4:	mov	r6, r8
   22bb8:	mov	r7, r9
   22bbc:	ldrd	r8, [sp, #8]
   22bc0:	ldr	ip, [sp, #104]	; 0x68
   22bc4:	eor	r8, r8, r4
   22bc8:	eor	r9, r9, r5
   22bcc:	mov	r0, r8
   22bd0:	mov	r1, r9
   22bd4:	ldrd	r8, [lr]
   22bd8:	add	lr, sp, #6464	; 0x1940
   22bdc:	add	lr, lr, #32
   22be0:	ldrd	r4, [lr]
   22be4:	add	lr, sp, #6528	; 0x1980
   22be8:	add	lr, lr, #8
   22bec:	eor	r8, r8, r4
   22bf0:	eor	r9, r9, r5
   22bf4:	mov	r4, r8
   22bf8:	mov	r5, r9
   22bfc:	ldrd	r8, [sp, #56]	; 0x38
   22c00:	lsr	ip, ip, #1
   22c04:	adds	r0, r0, r6
   22c08:	and	r8, r8, r2
   22c0c:	and	r9, r9, r3
   22c10:	mov	r2, r8
   22c14:	mov	r3, r9
   22c18:	ldrd	r8, [sp, #104]	; 0x68
   22c1c:	adc	r1, r1, r7
   22c20:	orr	ip, ip, r9, lsl #31
   22c24:	str	ip, [lr]
   22c28:	add	lr, sp, #6528	; 0x1980
   22c2c:	lsr	ip, r8, #8
   22c30:	add	lr, lr, #16
   22c34:	orr	ip, ip, r9, lsl #24
   22c38:	str	ip, [lr]
   22c3c:	add	lr, sp, #6464	; 0x1940
   22c40:	add	lr, lr, #48	; 0x30
   22c44:	lsr	ip, r8, #7
   22c48:	str	ip, [sp, #1120]	; 0x460
   22c4c:	lsr	ip, r9, #1
   22c50:	ldrd	r8, [lr]
   22c54:	add	lr, sp, #6464	; 0x1940
   22c58:	add	lr, lr, #56	; 0x38
   22c5c:	ldrd	r6, [lr]
   22c60:	add	lr, sp, #6464	; 0x1940
   22c64:	add	lr, lr, #40	; 0x28
   22c68:	eor	r8, r8, r6
   22c6c:	eor	r9, r9, r7
   22c70:	ldrd	r6, [lr]
   22c74:	add	lr, sp, #6528	; 0x1980
   22c78:	eor	r6, r6, r4
   22c7c:	eor	r7, r7, r5
   22c80:	mov	r4, r6
   22c84:	mov	r5, r7
   22c88:	ldrd	r6, [lr]
   22c8c:	add	lr, sp, #6528	; 0x1980
   22c90:	add	lr, lr, #12
   22c94:	eor	r6, r6, r8
   22c98:	eor	r7, r7, r9
   22c9c:	ldrd	r8, [sp, #48]	; 0x30
   22ca0:	strd	r6, [sp, #16]
   22ca4:	ldrd	r6, [sp, #104]	; 0x68
   22ca8:	adds	r0, r0, r4
   22cac:	adc	r1, r1, r5
   22cb0:	orr	ip, ip, r6, lsl #31
   22cb4:	str	ip, [lr]
   22cb8:	add	lr, sp, #6528	; 0x1980
   22cbc:	lsr	ip, r7, #8
   22cc0:	add	lr, lr, #20
   22cc4:	orr	ip, ip, r6, lsl #24
   22cc8:	str	ip, [lr]
   22ccc:	add	lr, sp, #7232	; 0x1c40
   22cd0:	add	lr, lr, #32
   22cd4:	ldr	ip, [sp, #1120]	; 0x460
   22cd8:	ldr	lr, [lr]
   22cdc:	orr	ip, ip, r7, lsl #25
   22ce0:	str	ip, [sp, #1120]	; 0x460
   22ce4:	lsr	lr, lr, #6
   22ce8:	str	lr, [sp, #1128]	; 0x468
   22cec:	add	ip, sp, #7232	; 0x1c40
   22cf0:	add	lr, sp, #7232	; 0x1c40
   22cf4:	ldrd	r6, [sp, #24]
   22cf8:	add	ip, ip, #32
   22cfc:	add	lr, lr, #36	; 0x24
   22d00:	ldr	ip, [ip]
   22d04:	ldr	lr, [lr]
   22d08:	ldrd	r4, [sp, #16]
   22d0c:	and	r6, r6, r8
   22d10:	orr	r2, r2, r6
   22d14:	adds	r4, r4, r2
   22d18:	mov	r2, r4
   22d1c:	add	r4, sp, #6528	; 0x1980
   22d20:	add	r4, r4, #8
   22d24:	and	r7, r7, r9
   22d28:	ldrd	r8, [r4]
   22d2c:	add	r4, sp, #6528	; 0x1980
   22d30:	add	r4, r4, #16
   22d34:	orr	r3, r3, r7
   22d38:	ldrd	r6, [r4]
   22d3c:	lsr	ip, ip, #19
   22d40:	lsl	lr, lr, #3
   22d44:	eor	r9, r9, r7
   22d48:	ldr	r7, [sp, #108]	; 0x6c
   22d4c:	eor	r8, r8, r6
   22d50:	add	r6, sp, #7232	; 0x1c40
   22d54:	add	r6, r6, #36	; 0x24
   22d58:	lsr	r7, r7, #7
   22d5c:	str	r7, [sp, #1124]	; 0x464
   22d60:	ldr	r7, [r6]
   22d64:	add	r6, sp, #6528	; 0x1980
   22d68:	add	r6, r6, #24
   22d6c:	orr	ip, ip, r7, lsl #13
   22d70:	str	ip, [r6]
   22d74:	add	r6, sp, #7232	; 0x1c40
   22d78:	add	r6, r6, #32
   22d7c:	lsr	ip, r7, #19
   22d80:	ldr	r7, [r6]
   22d84:	add	r6, sp, #6528	; 0x1980
   22d88:	add	r6, r6, #36	; 0x24
   22d8c:	orr	lr, lr, r7, lsr #29
   22d90:	str	lr, [r6]
   22d94:	add	r6, sp, #7232	; 0x1c40
   22d98:	add	r6, r6, #36	; 0x24
   22d9c:	adc	r5, r5, r3
   22da0:	mov	r3, r5
   22da4:	mov	r5, r9
   22da8:	ldr	r9, [r6]
   22dac:	lsl	lr, r7, #3
   22db0:	ldr	r7, [sp, #1128]	; 0x468
   22db4:	adds	r6, sl, r0
   22db8:	orr	r7, r7, r9, lsl #26
   22dbc:	mov	r4, r8
   22dc0:	str	r7, [sp, #1128]	; 0x468
   22dc4:	adc	r7, fp, r1
   22dc8:	adds	r8, r2, r0
   22dcc:	adc	r9, r3, r1
   22dd0:	add	r1, sp, #7232	; 0x1c40
   22dd4:	add	r1, r1, #32
   22dd8:	add	r0, sp, #6528	; 0x1980
   22ddc:	ldr	r1, [r1]
   22de0:	add	r0, r0, #28
   22de4:	add	r3, sp, #1120	; 0x460
   22de8:	orr	r1, ip, r1, lsl #13
   22dec:	str	r1, [r0]
   22df0:	add	r1, sp, #7232	; 0x1c40
   22df4:	add	r1, r1, #36	; 0x24
   22df8:	add	r0, sp, #6528	; 0x1980
   22dfc:	ldr	r1, [r1]
   22e00:	add	r0, r0, #32
   22e04:	ldrd	r2, [r3]
   22e08:	orr	r1, lr, r1, lsr #29
   22e0c:	str	r1, [r0]
   22e10:	add	r1, sp, #7232	; 0x1c40
   22e14:	add	r1, r1, #36	; 0x24
   22e18:	eor	r2, r2, r4
   22e1c:	ldr	r1, [r1]
   22e20:	eor	r3, r3, r5
   22e24:	add	ip, sp, #6528	; 0x1980
   22e28:	lsr	r1, r1, #6
   22e2c:	str	r1, [sp, #1132]	; 0x46c
   22e30:	ldrd	r0, [sp, #40]	; 0x28
   22e34:	add	ip, ip, #32
   22e38:	mov	sl, r8
   22e3c:	adds	r0, r0, r2
   22e40:	adc	r1, r1, r3
   22e44:	mov	r3, r1
   22e48:	add	r1, sp, #6528	; 0x1980
   22e4c:	add	r1, r1, #24
   22e50:	mov	fp, r9
   22e54:	strd	r6, [sp, #32]
   22e58:	ldrd	r8, [ip]
   22e5c:	mov	r2, r0
   22e60:	lsr	lr, r6, #14
   22e64:	ldrd	r0, [r1]
   22e68:	lsr	ip, r6, #18
   22e6c:	add	r6, sp, #7168	; 0x1c00
   22e70:	add	r6, r6, #56	; 0x38
   22e74:	eor	r0, r0, r8
   22e78:	eor	r1, r1, r9
   22e7c:	ldrd	r8, [r6]
   22e80:	add	r6, sp, #1120	; 0x460
   22e84:	add	r6, r6, #8
   22e88:	adds	r8, r8, r2
   22e8c:	adc	r9, r9, r3
   22e90:	mov	r2, r8
   22e94:	mov	r3, r9
   22e98:	ldrd	r8, [r6]
   22e9c:	mov	r4, r0
   22ea0:	mov	r5, r1
   22ea4:	eor	r8, r8, r4
   22ea8:	eor	r9, r9, r5
   22eac:	mov	r4, r8
   22eb0:	mov	r5, r9
   22eb4:	ldrd	r8, [sp, #32]
   22eb8:	add	r7, sp, #6528	; 0x1980
   22ebc:	add	r7, r7, #40	; 0x28
   22ec0:	orr	lr, lr, r9, lsl #18
   22ec4:	str	lr, [r7]
   22ec8:	add	r7, sp, #6528	; 0x1980
   22ecc:	add	r7, r7, #48	; 0x30
   22ed0:	lsr	r6, sl, #28
   22ed4:	orr	ip, ip, r9, lsl #14
   22ed8:	str	ip, [r7]
   22edc:	orr	ip, r6, fp, lsl #4
   22ee0:	add	r6, sp, #6592	; 0x19c0
   22ee4:	lsl	lr, fp, #30
   22ee8:	str	ip, [r6]
   22eec:	orr	ip, lr, sl, lsr #2
   22ef0:	add	lr, sp, #6592	; 0x19c0
   22ef4:	add	lr, lr, #12
   22ef8:	adds	r8, r2, r4
   22efc:	lsr	r6, r9, #14
   22f00:	str	ip, [lr]
   22f04:	lsr	lr, r9, #18
   22f08:	adc	r9, r3, r5
   22f0c:	add	r3, sp, #7232	; 0x1c40
   22f10:	add	r3, r3, #48	; 0x30
   22f14:	strd	r8, [r3]
   22f18:	ldrd	r8, [sp, #32]
   22f1c:	add	r5, sp, #6528	; 0x1980
   22f20:	add	r5, r5, #44	; 0x2c
   22f24:	orr	r3, r6, r8, lsl #18
   22f28:	str	r3, [r5]
   22f2c:	add	r5, sp, #6528	; 0x1980
   22f30:	add	r5, r5, #52	; 0x34
   22f34:	lsr	r4, fp, #28
   22f38:	orr	lr, lr, r8, lsl #14
   22f3c:	str	lr, [r5]
   22f40:	orr	lr, r4, sl, lsl #4
   22f44:	add	r4, sp, #6592	; 0x19c0
   22f48:	add	r4, r4, #4
   22f4c:	str	lr, [r4]
   22f50:	ldrd	r4, [sp, #64]	; 0x40
   22f54:	ldrd	r6, [sp, #72]	; 0x48
   22f58:	lsl	r2, r9, #23
   22f5c:	mov	r8, r4
   22f60:	mov	r9, r5
   22f64:	eor	r8, r8, r6
   22f68:	eor	r9, r9, r7
   22f6c:	add	lr, sp, #6592	; 0x19c0
   22f70:	ldrd	r6, [sp, #32]
   22f74:	lsl	ip, sl, #30
   22f78:	add	lr, lr, #8
   22f7c:	orr	ip, ip, fp, lsr #2
   22f80:	str	ip, [lr]
   22f84:	orr	ip, r2, r6, lsr #9
   22f88:	add	r2, sp, #6528	; 0x1980
   22f8c:	add	r2, r2, #60	; 0x3c
   22f90:	str	ip, [r2]
   22f94:	add	ip, sp, #6592	; 0x19c0
   22f98:	lsl	r3, fp, #25
   22f9c:	add	ip, ip, #20
   22fa0:	orr	r3, r3, sl, lsr #7
   22fa4:	str	r3, [ip]
   22fa8:	add	ip, sp, #7232	; 0x1c40
   22fac:	add	ip, ip, #48	; 0x30
   22fb0:	add	r1, pc, #904	; 0x388
   22fb4:	ldrd	r0, [r1]
   22fb8:	lsl	r2, r6, #23
   22fbc:	ldrd	r6, [ip]
   22fc0:	ldr	ip, [sp, #36]	; 0x24
   22fc4:	lsl	r3, sl, #25
   22fc8:	adds	r6, r6, r0
   22fcc:	adc	r7, r7, r1
   22fd0:	mov	r0, r6
   22fd4:	mov	r1, r7
   22fd8:	orr	ip, r2, ip, lsr #9
   22fdc:	ldrd	r6, [sp, #32]
   22fe0:	add	r2, sp, #6528	; 0x1980
   22fe4:	add	r2, r2, #56	; 0x38
   22fe8:	and	r6, r6, r8
   22fec:	str	ip, [r2]
   22ff0:	and	r7, r7, r9
   22ff4:	add	r2, sp, #6592	; 0x19c0
   22ff8:	mov	r8, r6
   22ffc:	mov	r9, r7
   23000:	add	r2, r2, #16
   23004:	ldrd	r6, [sp, #120]	; 0x78
   23008:	orr	r3, r3, fp, lsr #7
   2300c:	str	r3, [r2]
   23010:	ldrd	r2, [sp, #8]
   23014:	lsr	lr, r6, #1
   23018:	lsr	ip, r6, #8
   2301c:	ldrd	r6, [sp, #48]	; 0x30
   23020:	adds	r2, r2, r0
   23024:	adc	r3, r3, r1
   23028:	orr	r6, r6, sl
   2302c:	orr	r7, r7, fp
   23030:	mov	r0, r2
   23034:	mov	r1, r3
   23038:	mov	r2, r6
   2303c:	mov	r3, r7
   23040:	ldrd	r6, [sp, #24]
   23044:	eor	r4, r4, r8
   23048:	adds	r8, r4, r0
   2304c:	and	r6, r6, r2
   23050:	and	r7, r7, r3
   23054:	add	r2, sp, #6592	; 0x19c0
   23058:	strd	r6, [sp, #8]
   2305c:	ldrd	r6, [sp, #120]	; 0x78
   23060:	add	r2, r2, #24
   23064:	eor	r5, r5, r9
   23068:	orr	r3, lr, r7, lsl #31
   2306c:	str	r3, [r2]
   23070:	add	r2, sp, #6592	; 0x19c0
   23074:	add	r2, r2, #32
   23078:	orr	r3, ip, r7, lsl #24
   2307c:	str	r3, [r2]
   23080:	lsr	r3, r6, #7
   23084:	adc	r9, r5, r1
   23088:	str	r3, [sp, #1136]	; 0x470
   2308c:	add	r1, sp, #6528	; 0x1980
   23090:	add	r3, sp, #6528	; 0x1980
   23094:	add	r3, r3, #40	; 0x28
   23098:	add	r1, r1, #48	; 0x30
   2309c:	ldrd	r2, [r3]
   230a0:	ldrd	r0, [r1]
   230a4:	lsr	lr, r7, #1
   230a8:	lsr	ip, r7, #8
   230ac:	eor	r3, r3, r1
   230b0:	mov	r1, r3
   230b4:	add	r3, sp, #6528	; 0x1980
   230b8:	add	r3, r3, #56	; 0x38
   230bc:	eor	r2, r2, r0
   230c0:	mov	r0, r2
   230c4:	ldrd	r2, [r3]
   230c8:	eor	r2, r2, r0
   230cc:	mov	r0, r2
   230d0:	add	r2, sp, #6592	; 0x19c0
   230d4:	eor	r3, r3, r1
   230d8:	add	r2, r2, #28
   230dc:	mov	r1, r3
   230e0:	orr	r3, lr, r6, lsl #31
   230e4:	add	lr, sp, #6592	; 0x19c0
   230e8:	str	r3, [r2]
   230ec:	add	lr, lr, #8
   230f0:	add	r3, sp, #6592	; 0x19c0
   230f4:	ldrd	r4, [lr]
   230f8:	ldrd	r2, [r3]
   230fc:	adds	r0, r0, r8
   23100:	adc	r1, r1, r9
   23104:	eor	r3, r3, r5
   23108:	mov	r5, r3
   2310c:	add	r3, sp, #6592	; 0x19c0
   23110:	add	r3, r3, #16
   23114:	eor	r2, r2, r4
   23118:	mov	r4, r2
   2311c:	ldrd	r2, [r3]
   23120:	add	lr, sp, #7232	; 0x1c40
   23124:	add	lr, lr, #40	; 0x28
   23128:	eor	r2, r2, r4
   2312c:	mov	r4, r2
   23130:	add	r2, sp, #6592	; 0x19c0
   23134:	eor	r3, r3, r5
   23138:	add	r2, r2, #36	; 0x24
   2313c:	mov	r5, r3
   23140:	orr	r3, ip, r6, lsl #24
   23144:	str	r3, [r2]
   23148:	ldr	r3, [sp, #1136]	; 0x470
   2314c:	add	ip, sp, #7232	; 0x1c40
   23150:	orr	r3, r3, r7, lsl #25
   23154:	str	r3, [sp, #1136]	; 0x470
   23158:	ldrd	r2, [sp, #48]	; 0x30
   2315c:	add	ip, ip, #40	; 0x28
   23160:	ldr	lr, [lr]
   23164:	and	r2, r2, sl
   23168:	and	r3, r3, fp
   2316c:	mov	r6, r2
   23170:	mov	r7, r3
   23174:	ldrd	r2, [sp, #8]
   23178:	ldr	ip, [ip]
   2317c:	lsr	lr, lr, #6
   23180:	orr	r2, r2, r6
   23184:	adds	r2, r2, r4
   23188:	add	r4, sp, #6592	; 0x19c0
   2318c:	add	r4, r4, #24
   23190:	ldrd	r8, [r4]
   23194:	add	r4, sp, #6592	; 0x19c0
   23198:	orr	r3, r3, r7
   2319c:	add	r4, r4, #32
   231a0:	adc	r3, r3, r5
   231a4:	ldr	r5, [sp, #124]	; 0x7c
   231a8:	ldrd	r6, [r4]
   231ac:	add	r4, sp, #7232	; 0x1c40
   231b0:	add	r4, r4, #44	; 0x2c
   231b4:	lsr	r5, r5, #7
   231b8:	str	r5, [sp, #1140]	; 0x474
   231bc:	ldr	r5, [r4]
   231c0:	add	r4, sp, #6592	; 0x19c0
   231c4:	add	r4, r4, #40	; 0x28
   231c8:	lsr	ip, ip, #19
   231cc:	str	lr, [sp, #1144]	; 0x478
   231d0:	orr	ip, ip, r5, lsl #13
   231d4:	add	lr, sp, #7232	; 0x1c40
   231d8:	str	ip, [r4]
   231dc:	add	lr, lr, #44	; 0x2c
   231e0:	add	r4, sp, #7232	; 0x1c40
   231e4:	add	r4, r4, #40	; 0x28
   231e8:	ldr	lr, [lr]
   231ec:	lsr	ip, r5, #19
   231f0:	ldr	r5, [r4]
   231f4:	add	r4, sp, #6592	; 0x19c0
   231f8:	add	r4, r4, #52	; 0x34
   231fc:	lsl	lr, lr, #3
   23200:	orr	lr, lr, r5, lsr #29
   23204:	str	lr, [r4]
   23208:	add	r4, sp, #7232	; 0x1c40
   2320c:	add	r4, r4, #44	; 0x2c
   23210:	eor	r9, r9, r7
   23214:	ldr	r7, [r4]
   23218:	lsl	lr, r5, #3
   2321c:	ldr	r5, [sp, #1144]	; 0x478
   23220:	eor	r8, r8, r6
   23224:	orr	r5, r5, r7, lsl #26
   23228:	ldrd	r6, [sp, #56]	; 0x38
   2322c:	str	r5, [sp, #1144]	; 0x478
   23230:	adds	r6, r6, r0
   23234:	adc	r7, r7, r1
   23238:	adds	r4, r2, r0
   2323c:	adc	r5, r3, r1
   23240:	add	r1, sp, #7232	; 0x1c40
   23244:	add	r1, r1, #40	; 0x28
   23248:	add	r0, sp, #6592	; 0x19c0
   2324c:	ldr	r1, [r1]
   23250:	add	r0, r0, #44	; 0x2c
   23254:	add	r3, sp, #1136	; 0x470
   23258:	orr	r1, ip, r1, lsl #13
   2325c:	str	r1, [r0]
   23260:	add	r1, sp, #7232	; 0x1c40
   23264:	add	r1, r1, #44	; 0x2c
   23268:	add	r0, sp, #6592	; 0x19c0
   2326c:	ldr	r1, [r1]
   23270:	add	r0, r0, #48	; 0x30
   23274:	ldrd	r2, [r3]
   23278:	orr	r1, lr, r1, lsr #29
   2327c:	str	r1, [r0]
   23280:	add	r1, sp, #7232	; 0x1c40
   23284:	add	r1, r1, #44	; 0x2c
   23288:	eor	r2, r2, r8
   2328c:	ldr	r1, [r1]
   23290:	eor	r3, r3, r9
   23294:	add	ip, sp, #6592	; 0x19c0
   23298:	lsr	r1, r1, #6
   2329c:	str	r1, [sp, #1148]	; 0x47c
   232a0:	ldrd	r0, [sp, #104]	; 0x68
   232a4:	add	ip, ip, #48	; 0x30
   232a8:	ldrd	r8, [ip]
   232ac:	adds	r0, r0, r2
   232b0:	adc	r1, r1, r3
   232b4:	mov	r3, r1
   232b8:	add	r1, sp, #6592	; 0x19c0
   232bc:	add	r1, r1, #40	; 0x28
   232c0:	mov	r2, r0
   232c4:	ldrd	r0, [r1]
   232c8:	strd	r4, [sp, #16]
   232cc:	lsr	lr, r6, #14
   232d0:	eor	r1, r1, r9
   232d4:	mov	r5, r1
   232d8:	add	r1, sp, #7232	; 0x1c40
   232dc:	mov	r9, r7
   232e0:	eor	r0, r0, r8
   232e4:	lsr	ip, r6, #18
   232e8:	mov	r8, r6
   232ec:	ldrd	r6, [r1]
   232f0:	add	r1, sp, #1136	; 0x470
   232f4:	add	r1, r1, #8
   232f8:	adds	r6, r6, r2
   232fc:	adc	r7, r7, r3
   23300:	mov	r2, r6
   23304:	mov	r3, r7
   23308:	ldrd	r6, [r1]
   2330c:	ldr	r1, [sp, #16]
   23310:	eor	r6, r6, r0
   23314:	add	r0, sp, #6592	; 0x19c0
   23318:	add	r0, r0, #56	; 0x38
   2331c:	mov	r4, r6
   23320:	lsr	r6, r1, #28
   23324:	orr	r1, lr, r9, lsl #18
   23328:	str	r1, [r0]
   2332c:	ldr	r1, [sp, #20]
   23330:	add	r0, sp, #6656	; 0x1a00
   23334:	eor	r7, r7, r5
   23338:	lsl	lr, r1, #30
   2333c:	b	23350 <dcngettext@plt+0x12360>
   23340:	movwcs	r7, #19844	; 0x4d84
   23344:	ldmcs	fp, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   23348:	smullmi	r2, r7, r3, r4
   2334c:	sbccc	sl, sl, #125952	; 0x1ec00
   23350:	orr	r1, ip, r9, lsl #14
   23354:	str	r1, [r0]
   23358:	ldr	r1, [sp, #20]
   2335c:	add	r0, sp, #6656	; 0x1a00
   23360:	add	r0, r0, #16
   23364:	orr	r1, r6, r1, lsl #4
   23368:	str	r1, [r0]
   2336c:	ldr	r1, [sp, #16]
   23370:	add	r0, sp, #6656	; 0x1a00
   23374:	add	r0, r0, #28
   23378:	orr	r1, lr, r1, lsr #2
   2337c:	str	r1, [r0]
   23380:	adds	r0, r2, r4
   23384:	adc	r1, r3, r7
   23388:	add	r3, sp, #7232	; 0x1c40
   2338c:	add	r3, r3, #56	; 0x38
   23390:	strd	r0, [r3]
   23394:	ldrd	r2, [sp, #16]
   23398:	add	r5, sp, #6592	; 0x19c0
   2339c:	lsr	r6, r9, #14
   233a0:	mov	r1, r3
   233a4:	add	r5, r5, #60	; 0x3c
   233a8:	add	r0, sp, #6656	; 0x1a00
   233ac:	lsr	lr, r9, #18
   233b0:	lsr	r4, r3, #28
   233b4:	add	r0, r0, #4
   233b8:	orr	r3, r6, r8, lsl #18
   233bc:	str	r3, [r5]
   233c0:	lsl	r3, r1, #25
   233c4:	orr	r1, lr, r8, lsl #14
   233c8:	str	r1, [r0]
   233cc:	ldr	r1, [sp, #16]
   233d0:	mov	r6, r8
   233d4:	mov	r7, r9
   233d8:	lsl	ip, r2, #30
   233dc:	orr	r1, r4, r1, lsl #4
   233e0:	lsl	r2, r9, #23
   233e4:	ldrd	r4, [sp, #32]
   233e8:	ldrd	r8, [sp, #72]	; 0x48
   233ec:	add	r0, sp, #6656	; 0x1a00
   233f0:	add	r0, r0, #20
   233f4:	eor	r4, r4, r8
   233f8:	eor	r5, r5, r9
   233fc:	mov	r8, r4
   23400:	mov	r9, r5
   23404:	ldrd	r4, [sp, #16]
   23408:	str	r1, [r0]
   2340c:	add	r0, sp, #6656	; 0x1a00
   23410:	add	r0, r0, #24
   23414:	orr	r1, ip, r5, lsr #2
   23418:	str	r1, [r0]
   2341c:	orr	r1, r2, r6, lsr #9
   23420:	add	r2, sp, #6656	; 0x1a00
   23424:	add	r2, r2, #12
   23428:	str	r1, [r2]
   2342c:	add	r1, sp, #6656	; 0x1a00
   23430:	add	r1, r1, #36	; 0x24
   23434:	orr	r3, r3, r4, lsr #7
   23438:	str	r3, [r1]
   2343c:	add	r1, sp, #7232	; 0x1c40
   23440:	add	r1, r1, #56	; 0x38
   23444:	lsl	r3, r4, #25
   23448:	ldrd	r4, [r1]
   2344c:	sub	r1, pc, #268	; 0x10c
   23450:	ldrd	r0, [r1]
   23454:	lsl	r2, r6, #23
   23458:	strd	r6, [sp, #80]	; 0x50
   2345c:	adds	r0, r0, r4
   23460:	adc	r1, r1, r5
   23464:	mov	r4, r6
   23468:	mov	r5, r7
   2346c:	and	r4, r4, r8
   23470:	and	r5, r5, r9
   23474:	mov	r8, r4
   23478:	mov	r9, r5
   2347c:	ldrd	r4, [sp, #88]	; 0x58
   23480:	lsr	ip, r4, #7
   23484:	str	ip, [sp, #1152]	; 0x480
   23488:	orr	ip, r2, r7, lsr #9
   2348c:	add	r2, sp, #6656	; 0x1a00
   23490:	add	r2, r2, #8
   23494:	lsr	lr, r4, #1
   23498:	str	ip, [r2]
   2349c:	lsr	ip, r4, #8
   234a0:	ldrd	r4, [sp, #64]	; 0x40
   234a4:	ldrd	r6, [sp, #16]
   234a8:	add	r2, sp, #6656	; 0x1a00
   234ac:	adds	r4, r4, r0
   234b0:	adc	r5, r5, r1
   234b4:	mov	r0, r4
   234b8:	mov	r1, r5
   234bc:	ldrd	r4, [sp, #72]	; 0x48
   234c0:	add	r2, r2, #32
   234c4:	orr	r3, r3, r7, lsr #7
   234c8:	eor	r4, r4, r8
   234cc:	eor	r5, r5, r9
   234d0:	mov	r8, r4
   234d4:	mov	r9, r5
   234d8:	ldrd	r4, [sp, #48]	; 0x30
   234dc:	str	r3, [r2]
   234e0:	orr	r2, sl, r6
   234e4:	orr	r3, fp, r7
   234e8:	and	r4, r4, r2
   234ec:	and	r5, r5, r3
   234f0:	add	r2, sp, #6656	; 0x1a00
   234f4:	strd	r4, [sp, #56]	; 0x38
   234f8:	ldrd	r4, [sp, #88]	; 0x58
   234fc:	add	r2, r2, #40	; 0x28
   23500:	orr	r3, lr, r5, lsl #31
   23504:	str	r3, [r2]
   23508:	add	r2, sp, #6656	; 0x1a00
   2350c:	add	r2, r2, #48	; 0x30
   23510:	orr	r3, ip, r5, lsl #24
   23514:	str	r3, [r2]
   23518:	ldr	r3, [sp, #1152]	; 0x480
   2351c:	adds	r2, r8, r0
   23520:	orr	r3, r3, r5, lsl #25
   23524:	str	r3, [sp, #1152]	; 0x480
   23528:	adc	r3, r9, r1
   2352c:	lsr	lr, r5, #1
   23530:	strd	r2, [sp, #40]	; 0x28
   23534:	add	r3, sp, #6592	; 0x19c0
   23538:	add	r3, r3, #56	; 0x38
   2353c:	ldrd	r0, [r3]
   23540:	add	r3, sp, #6656	; 0x1a00
   23544:	add	r2, sp, #6656	; 0x1a00
   23548:	ldrd	r8, [r3]
   2354c:	add	r3, sp, #6656	; 0x1a00
   23550:	add	r3, r3, #8
   23554:	add	r2, r2, #44	; 0x2c
   23558:	eor	r0, r0, r8
   2355c:	eor	r1, r1, r9
   23560:	ldrd	r8, [r3]
   23564:	orr	r3, lr, r4, lsl #31
   23568:	str	r3, [r2]
   2356c:	add	r3, sp, #6656	; 0x1a00
   23570:	add	r3, r3, #16
   23574:	eor	r8, r8, r0
   23578:	eor	r9, r9, r1
   2357c:	lsr	ip, r5, #8
   23580:	mov	r0, r8
   23584:	mov	r1, r9
   23588:	mov	r8, r4
   2358c:	mov	r9, r5
   23590:	ldrd	r4, [r3]
   23594:	add	r3, sp, #6656	; 0x1a00
   23598:	add	r3, r3, #24
   2359c:	strd	sl, [sp, #8]
   235a0:	ldrd	r2, [r3]
   235a4:	and	sl, sl, r6
   235a8:	and	fp, fp, r7
   235ac:	eor	r5, r5, r3
   235b0:	add	r3, sp, #6656	; 0x1a00
   235b4:	add	r3, r3, #32
   235b8:	eor	r4, r4, r2
   235bc:	ldrd	r2, [r3]
   235c0:	ldrd	r6, [sp, #40]	; 0x28
   235c4:	lsr	lr, r9, #7
   235c8:	eor	r2, r2, r4
   235cc:	mov	r4, r2
   235d0:	add	r2, sp, #6656	; 0x1a00
   235d4:	eor	r3, r3, r5
   235d8:	add	r2, r2, #52	; 0x34
   235dc:	mov	r5, r3
   235e0:	orr	r3, ip, r8, lsl #24
   235e4:	str	r3, [r2]
   235e8:	ldrd	r2, [sp, #56]	; 0x38
   235ec:	adds	r6, r6, r0
   235f0:	adc	r7, r7, r1
   235f4:	orr	r2, r2, sl
   235f8:	adds	r2, r2, r4
   235fc:	add	r4, sp, #6656	; 0x1a00
   23600:	add	r4, r4, #40	; 0x28
   23604:	ldrd	r8, [r4]
   23608:	add	r4, sp, #6656	; 0x1a00
   2360c:	add	r4, r4, #48	; 0x30
   23610:	str	lr, [sp, #1156]	; 0x484
   23614:	add	ip, sp, #7232	; 0x1c40
   23618:	add	lr, sp, #7232	; 0x1c40
   2361c:	orr	r3, r3, fp
   23620:	add	ip, ip, #48	; 0x30
   23624:	ldrd	sl, [r4]
   23628:	add	lr, lr, #48	; 0x30
   2362c:	add	r4, sp, #7232	; 0x1c40
   23630:	add	r4, r4, #52	; 0x34
   23634:	ldr	ip, [ip]
   23638:	ldr	lr, [lr]
   2363c:	adc	r3, r3, r5
   23640:	ldr	r5, [r4]
   23644:	add	r4, sp, #6656	; 0x1a00
   23648:	lsr	lr, lr, #6
   2364c:	add	r4, r4, #56	; 0x38
   23650:	lsr	ip, ip, #19
   23654:	str	lr, [sp, #1160]	; 0x488
   23658:	orr	ip, ip, r5, lsl #13
   2365c:	add	lr, sp, #7232	; 0x1c40
   23660:	str	ip, [r4]
   23664:	add	lr, lr, #52	; 0x34
   23668:	add	r4, sp, #7232	; 0x1c40
   2366c:	add	r4, r4, #48	; 0x30
   23670:	ldr	lr, [lr]
   23674:	lsr	ip, r5, #19
   23678:	ldr	r5, [r4]
   2367c:	add	r4, sp, #6720	; 0x1a40
   23680:	add	r4, r4, #4
   23684:	lsl	lr, lr, #3
   23688:	orr	lr, lr, r5, lsr #29
   2368c:	str	lr, [r4]
   23690:	add	r4, sp, #7232	; 0x1c40
   23694:	add	r4, r4, #52	; 0x34
   23698:	mov	r1, r7
   2369c:	ldr	r7, [r4]
   236a0:	lsl	lr, r5, #3
   236a4:	ldr	r5, [sp, #1160]	; 0x488
   236a8:	eor	r8, r8, sl
   236ac:	orr	r5, r5, r7, lsl #26
   236b0:	str	r5, [sp, #1160]	; 0x488
   236b4:	ldrd	r4, [sp, #24]
   236b8:	eor	r9, r9, fp
   236bc:	add	r0, sp, #6656	; 0x1a00
   236c0:	adds	r4, r4, r6
   236c4:	mov	sl, r4
   236c8:	adc	r5, r5, r1
   236cc:	adds	r4, r2, r6
   236d0:	mov	fp, r5
   236d4:	adc	r5, r3, r1
   236d8:	add	r1, sp, #7232	; 0x1c40
   236dc:	add	r1, r1, #48	; 0x30
   236e0:	add	r0, r0, #60	; 0x3c
   236e4:	ldr	r1, [r1]
   236e8:	add	r3, sp, #1152	; 0x480
   236ec:	mov	r7, r5
   236f0:	orr	r1, ip, r1, lsl #13
   236f4:	str	r1, [r0]
   236f8:	add	r1, sp, #7232	; 0x1c40
   236fc:	add	r1, r1, #52	; 0x34
   23700:	ldrd	r2, [r3]
   23704:	ldr	r1, [r1]
   23708:	add	r0, sp, #6720	; 0x1a40
   2370c:	eor	r2, r2, r8
   23710:	orr	r1, lr, r1, lsr #29
   23714:	str	r1, [r0]
   23718:	add	r1, sp, #7232	; 0x1c40
   2371c:	add	r1, r1, #52	; 0x34
   23720:	eor	r3, r3, r9
   23724:	ldr	r1, [r1]
   23728:	add	ip, sp, #6720	; 0x1a40
   2372c:	lsr	lr, sl, #14
   23730:	lsr	r1, r1, #6
   23734:	str	r1, [sp, #1164]	; 0x48c
   23738:	ldrd	r0, [sp, #120]	; 0x78
   2373c:	ldrd	r8, [ip]
   23740:	lsr	ip, sl, #18
   23744:	adds	r0, r0, r2
   23748:	adc	r1, r1, r3
   2374c:	mov	r3, r1
   23750:	add	r1, sp, #6656	; 0x1a00
   23754:	add	r1, r1, #56	; 0x38
   23758:	mov	r2, r0
   2375c:	ldrd	r0, [r1]
   23760:	mov	r6, r4
   23764:	eor	r1, r1, r9
   23768:	mov	r5, r1
   2376c:	add	r1, sp, #7232	; 0x1c40
   23770:	add	r1, r1, #8
   23774:	mov	r9, fp
   23778:	eor	r0, r0, r8
   2377c:	mov	r8, sl
   23780:	ldrd	sl, [r1]
   23784:	add	r1, sp, #1152	; 0x480
   23788:	add	r1, r1, #8
   2378c:	adds	sl, sl, r2
   23790:	adc	fp, fp, r3
   23794:	mov	r2, sl
   23798:	mov	r3, fp
   2379c:	ldrd	sl, [r1]
   237a0:	orr	r1, lr, r9, lsl #18
   237a4:	lsl	lr, r7, #30
   237a8:	eor	sl, sl, r0
   237ac:	add	r0, sp, #6720	; 0x1a40
   237b0:	add	r0, r0, #8
   237b4:	str	r1, [r0]
   237b8:	add	r0, sp, #6720	; 0x1a40
   237bc:	add	r0, r0, #16
   237c0:	orr	r1, ip, r9, lsl #14
   237c4:	str	r1, [r0]
   237c8:	add	r0, sp, #6720	; 0x1a40
   237cc:	mov	r4, sl
   237d0:	add	r0, r0, #32
   237d4:	mov	sl, r6
   237d8:	lsr	r6, r6, #28
   237dc:	orr	r1, r6, r7, lsl #4
   237e0:	str	r1, [r0]
   237e4:	add	r0, sp, #6720	; 0x1a40
   237e8:	add	r0, r0, #44	; 0x2c
   237ec:	orr	r1, lr, sl, lsr #2
   237f0:	eor	fp, fp, r5
   237f4:	str	r1, [r0]
   237f8:	mov	r5, fp
   237fc:	adds	r0, r2, r4
   23800:	adc	r1, r3, r5
   23804:	add	r3, sp, #7296	; 0x1c80
   23808:	lsr	r6, r9, #14
   2380c:	strd	r0, [r3]
   23810:	add	r1, sp, #6720	; 0x1a40
   23814:	add	r1, r1, #12
   23818:	add	r0, sp, #6720	; 0x1a40
   2381c:	orr	r3, r6, r8, lsl #18
   23820:	lsr	lr, r9, #18
   23824:	add	r0, r0, #20
   23828:	str	r3, [r1]
   2382c:	orr	r1, lr, r8, lsl #14
   23830:	mov	r6, sl
   23834:	str	r1, [r0]
   23838:	add	r0, sp, #6720	; 0x1a40
   2383c:	lsr	r4, r7, #28
   23840:	add	r0, r0, #36	; 0x24
   23844:	orr	r1, r4, r6, lsl #4
   23848:	lsl	ip, sl, #30
   2384c:	lsl	r2, r9, #23
   23850:	mov	sl, r8
   23854:	mov	fp, r9
   23858:	str	r1, [r0]
   2385c:	ldrd	r8, [sp, #80]	; 0x50
   23860:	ldrd	r0, [sp, #32]
   23864:	lsl	r3, r7, #25
   23868:	orr	r3, r3, r6, lsr #7
   2386c:	eor	r0, r0, r8
   23870:	mov	r8, r0
   23874:	add	r0, sp, #6720	; 0x1a40
   23878:	eor	r1, r1, r9
   2387c:	add	r0, r0, #40	; 0x28
   23880:	mov	r9, r1
   23884:	orr	r1, ip, r7, lsr #2
   23888:	str	r1, [r0]
   2388c:	orr	r1, r2, sl, lsr #9
   23890:	add	r2, sp, #6720	; 0x1a40
   23894:	add	r2, r2, #28
   23898:	str	r1, [r2]
   2389c:	add	r1, sp, #6720	; 0x1a40
   238a0:	add	r1, r1, #52	; 0x34
   238a4:	str	r3, [r1]
   238a8:	add	r1, sp, #7296	; 0x1c80
   238ac:	mov	r4, sl
   238b0:	mov	r5, fp
   238b4:	lsl	r2, sl, #23
   238b8:	ldrd	sl, [r1]
   238bc:	add	r1, pc, #908	; 0x38c
   238c0:	ldrd	r0, [r1]
   238c4:	lsl	r3, r6, #25
   238c8:	orr	r3, r3, r7, lsr #7
   238cc:	adds	r0, r0, sl
   238d0:	adc	r1, r1, fp
   238d4:	mov	sl, r4
   238d8:	mov	fp, r5
   238dc:	and	r4, r4, r8
   238e0:	and	r5, r5, r9
   238e4:	mov	r8, r4
   238e8:	mov	r9, r5
   238ec:	ldrd	r4, [sp, #152]	; 0x98
   238f0:	mov	r5, r7
   238f4:	strd	sl, [sp, #64]	; 0x40
   238f8:	lsr	ip, r4, #7
   238fc:	str	ip, [sp, #1168]	; 0x490
   23900:	orr	ip, r2, fp, lsr #9
   23904:	add	r2, sp, #6720	; 0x1a40
   23908:	add	r2, r2, #24
   2390c:	str	ip, [r2]
   23910:	add	r2, sp, #6720	; 0x1a40
   23914:	add	r2, r2, #48	; 0x30
   23918:	str	r3, [r2]
   2391c:	ldrd	r2, [sp, #72]	; 0x48
   23920:	lsr	lr, r4, #1
   23924:	lsr	ip, r4, #8
   23928:	mov	r4, r6
   2392c:	ldrd	r6, [sp, #16]
   23930:	adds	r2, r2, r0
   23934:	adc	r3, r3, r1
   23938:	mov	r0, r2
   2393c:	mov	r1, r3
   23940:	orr	r2, r6, r4
   23944:	orr	r3, r7, r5
   23948:	strd	r4, [sp, #56]	; 0x38
   2394c:	ldrd	r4, [sp, #32]
   23950:	ldrd	sl, [sp, #8]
   23954:	eor	r4, r4, r8
   23958:	and	sl, sl, r2
   2395c:	and	fp, fp, r3
   23960:	add	r2, sp, #6720	; 0x1a40
   23964:	strd	sl, [sp, #24]
   23968:	ldrd	sl, [sp, #152]	; 0x98
   2396c:	add	r2, r2, #56	; 0x38
   23970:	eor	r5, r5, r9
   23974:	orr	r3, lr, fp, lsl #31
   23978:	str	r3, [r2]
   2397c:	add	r2, sp, #6784	; 0x1a80
   23980:	orr	r3, ip, fp, lsl #24
   23984:	str	r3, [r2]
   23988:	ldr	r3, [sp, #1168]	; 0x490
   2398c:	adds	r8, r4, r0
   23990:	orr	r3, r3, fp, lsl #25
   23994:	str	r3, [sp, #1168]	; 0x490
   23998:	add	r3, sp, #6720	; 0x1a40
   2399c:	add	r3, r3, #8
   239a0:	mov	r9, r5
   239a4:	adc	r9, r9, r1
   239a8:	ldrd	r0, [r3]
   239ac:	add	r3, sp, #6720	; 0x1a40
   239b0:	add	r3, r3, #16
   239b4:	lsr	lr, fp, #1
   239b8:	ldrd	r2, [r3]
   239bc:	lsr	ip, fp, #8
   239c0:	eor	r1, r1, r3
   239c4:	add	r3, sp, #6720	; 0x1a40
   239c8:	eor	r0, r0, r2
   239cc:	add	r3, r3, #24
   239d0:	add	r2, sp, #6720	; 0x1a40
   239d4:	add	r2, r2, #60	; 0x3c
   239d8:	ldrd	r4, [r3]
   239dc:	orr	r3, lr, sl, lsl #31
   239e0:	str	r3, [r2]
   239e4:	add	r3, sp, #6720	; 0x1a40
   239e8:	add	r3, r3, #32
   239ec:	eor	r4, r4, r0
   239f0:	eor	r5, r5, r1
   239f4:	mov	r0, r4
   239f8:	mov	r1, r5
   239fc:	ldrd	r4, [r3]
   23a00:	add	r3, sp, #6720	; 0x1a40
   23a04:	add	r3, r3, #40	; 0x28
   23a08:	adds	r0, r0, r8
   23a0c:	ldrd	r2, [r3]
   23a10:	adc	r1, r1, r9
   23a14:	ldr	lr, [sp, #156]	; 0x9c
   23a18:	eor	r5, r5, r3
   23a1c:	add	r3, sp, #6720	; 0x1a40
   23a20:	add	r3, r3, #48	; 0x30
   23a24:	eor	r4, r4, r2
   23a28:	ldrd	r2, [r3]
   23a2c:	lsr	lr, lr, #7
   23a30:	str	lr, [sp, #1172]	; 0x494
   23a34:	eor	r2, r2, r4
   23a38:	mov	r4, r2
   23a3c:	add	r2, sp, #6784	; 0x1a80
   23a40:	eor	r3, r3, r5
   23a44:	add	r2, r2, #4
   23a48:	mov	r5, r3
   23a4c:	orr	r3, ip, sl, lsl #24
   23a50:	ldrd	sl, [sp, #56]	; 0x38
   23a54:	str	r3, [r2]
   23a58:	ldrd	r2, [sp, #24]
   23a5c:	and	r6, r6, sl
   23a60:	and	r7, r7, fp
   23a64:	orr	r2, r2, r6
   23a68:	adds	r2, r2, r4
   23a6c:	add	r4, sp, #6720	; 0x1a40
   23a70:	add	r4, r4, #56	; 0x38
   23a74:	ldrd	r8, [r4]
   23a78:	add	r4, sp, #6784	; 0x1a80
   23a7c:	add	ip, sp, #7232	; 0x1c40
   23a80:	add	lr, sp, #7232	; 0x1c40
   23a84:	orr	r3, r3, r7
   23a88:	add	ip, ip, #56	; 0x38
   23a8c:	ldrd	r6, [r4]
   23a90:	add	lr, lr, #56	; 0x38
   23a94:	add	r4, sp, #7232	; 0x1c40
   23a98:	add	r4, r4, #60	; 0x3c
   23a9c:	ldr	ip, [ip]
   23aa0:	ldr	lr, [lr]
   23aa4:	adc	r3, r3, r5
   23aa8:	ldr	r5, [r4]
   23aac:	add	r4, sp, #6784	; 0x1a80
   23ab0:	lsr	lr, lr, #6
   23ab4:	add	r4, r4, #8
   23ab8:	lsr	ip, ip, #19
   23abc:	str	lr, [sp, #1176]	; 0x498
   23ac0:	orr	ip, ip, r5, lsl #13
   23ac4:	add	lr, sp, #7232	; 0x1c40
   23ac8:	str	ip, [r4]
   23acc:	add	lr, lr, #60	; 0x3c
   23ad0:	add	r4, sp, #7232	; 0x1c40
   23ad4:	add	r4, r4, #56	; 0x38
   23ad8:	ldr	lr, [lr]
   23adc:	lsr	ip, r5, #19
   23ae0:	ldr	r5, [r4]
   23ae4:	add	r4, sp, #6784	; 0x1a80
   23ae8:	add	r4, r4, #20
   23aec:	lsl	lr, lr, #3
   23af0:	orr	lr, lr, r5, lsr #29
   23af4:	str	lr, [r4]
   23af8:	add	r4, sp, #7232	; 0x1c40
   23afc:	add	r4, r4, #60	; 0x3c
   23b00:	eor	r9, r9, r7
   23b04:	ldr	r7, [r4]
   23b08:	lsl	lr, r5, #3
   23b0c:	ldr	r5, [sp, #1176]	; 0x498
   23b10:	eor	r8, r8, r6
   23b14:	orr	r5, r5, r7, lsl #26
   23b18:	str	r5, [sp, #1176]	; 0x498
   23b1c:	ldrd	r6, [sp, #48]	; 0x30
   23b20:	adds	r6, r6, r0
   23b24:	adc	r7, r7, r1
   23b28:	adds	r4, r2, r0
   23b2c:	adc	r5, r3, r1
   23b30:	add	r1, sp, #7232	; 0x1c40
   23b34:	add	r1, r1, #56	; 0x38
   23b38:	add	r0, sp, #6784	; 0x1a80
   23b3c:	ldr	r1, [r1]
   23b40:	add	r0, r0, #12
   23b44:	add	r3, sp, #1168	; 0x490
   23b48:	orr	r1, ip, r1, lsl #13
   23b4c:	str	r1, [r0]
   23b50:	add	r1, sp, #7232	; 0x1c40
   23b54:	add	r1, r1, #60	; 0x3c
   23b58:	add	r0, sp, #6784	; 0x1a80
   23b5c:	ldr	r1, [r1]
   23b60:	add	r0, r0, #16
   23b64:	ldrd	r2, [r3]
   23b68:	orr	r1, lr, r1, lsr #29
   23b6c:	str	r1, [r0]
   23b70:	add	r1, sp, #7232	; 0x1c40
   23b74:	add	r1, r1, #60	; 0x3c
   23b78:	eor	r2, r2, r8
   23b7c:	ldr	r1, [r1]
   23b80:	eor	r3, r3, r9
   23b84:	add	ip, sp, #6784	; 0x1a80
   23b88:	lsr	r1, r1, #6
   23b8c:	str	r1, [sp, #1180]	; 0x49c
   23b90:	ldrd	r0, [sp, #88]	; 0x58
   23b94:	add	ip, ip, #16
   23b98:	ldrd	r8, [ip]
   23b9c:	adds	r0, r0, r2
   23ba0:	adc	r1, r1, r3
   23ba4:	mov	r3, r1
   23ba8:	add	r1, sp, #6784	; 0x1a80
   23bac:	add	r1, r1, #8
   23bb0:	mov	r2, r0
   23bb4:	ldrd	r0, [r1]
   23bb8:	mov	fp, r7
   23bbc:	mov	r7, r5
   23bc0:	eor	r0, r0, r8
   23bc4:	add	r8, sp, #7232	; 0x1c40
   23bc8:	add	r8, r8, #16
   23bcc:	eor	r1, r1, r9
   23bd0:	ldrd	r8, [r8]
   23bd4:	mov	r5, r1
   23bd8:	mov	sl, r6
   23bdc:	adds	r8, r8, r2
   23be0:	mov	r2, r8
   23be4:	add	r8, sp, #1168	; 0x490
   23be8:	add	r8, r8, #8
   23bec:	adc	r9, r9, r3
   23bf0:	mov	r3, r9
   23bf4:	ldrd	r8, [r8]
   23bf8:	lsr	lr, sl, #14
   23bfc:	orr	lr, lr, fp, lsl #18
   23c00:	eor	r9, r9, r5
   23c04:	mov	r5, r9
   23c08:	add	r9, sp, #6784	; 0x1a80
   23c0c:	add	r9, r9, #24
   23c10:	mov	r6, r4
   23c14:	str	lr, [r9]
   23c18:	mov	r4, r0
   23c1c:	add	r9, sp, #6784	; 0x1a80
   23c20:	lsr	ip, sl, #18
   23c24:	eor	r8, r8, r4
   23c28:	add	r9, r9, #32
   23c2c:	mov	r4, r8
   23c30:	orr	ip, ip, fp, lsl #14
   23c34:	lsr	r8, r6, #28
   23c38:	str	ip, [r9]
   23c3c:	orr	ip, r8, r7, lsl #4
   23c40:	add	r8, sp, #6784	; 0x1a80
   23c44:	add	r8, r8, #48	; 0x30
   23c48:	b	23c60 <dcngettext@plt+0x12c70>
   23c4c:	nop			; (mov r0, r0)
   23c50:	strbne	fp, [r9, #3772]	; 0xebc
   23c54:	ldccc	14, cr11, [lr], {10}
   23c58:	ldcls	13, cr0, [r0], {76}	; 0x4c
   23c5c:	tstmi	sp, #196, 14	; 0x3100000
   23c60:	lsl	lr, r7, #30
   23c64:	str	ip, [r8]
   23c68:	orr	ip, lr, r6, lsr #2
   23c6c:	add	lr, sp, #6784	; 0x1a80
   23c70:	add	lr, lr, #60	; 0x3c
   23c74:	strd	sl, [sp, #40]	; 0x28
   23c78:	adds	sl, r2, r4
   23c7c:	str	ip, [lr]
   23c80:	lsr	r8, fp, #14
   23c84:	lsr	lr, fp, #18
   23c88:	adc	fp, r3, r5
   23c8c:	add	r3, sp, #7296	; 0x1c80
   23c90:	add	r3, r3, #8
   23c94:	strd	sl, [r3]
   23c98:	ldrd	sl, [sp, #40]	; 0x28
   23c9c:	add	r5, sp, #6784	; 0x1a80
   23ca0:	add	r5, r5, #28
   23ca4:	orr	r3, r8, sl, lsl #18
   23ca8:	str	r3, [r5]
   23cac:	add	r5, sp, #6784	; 0x1a80
   23cb0:	add	r5, r5, #36	; 0x24
   23cb4:	lsr	r4, r7, #28
   23cb8:	orr	lr, lr, sl, lsl #14
   23cbc:	str	lr, [r5]
   23cc0:	orr	lr, r4, r6, lsl #4
   23cc4:	add	r4, sp, #6784	; 0x1a80
   23cc8:	add	r4, r4, #52	; 0x34
   23ccc:	str	lr, [r4]
   23cd0:	add	lr, sp, #6784	; 0x1a80
   23cd4:	lsl	ip, r6, #30
   23cd8:	add	lr, lr, #56	; 0x38
   23cdc:	lsl	r2, fp, #23
   23ce0:	orr	ip, ip, r7, lsr #2
   23ce4:	str	ip, [lr]
   23ce8:	orr	ip, r2, sl, lsr #9
   23cec:	add	r2, sp, #6784	; 0x1a80
   23cf0:	add	r2, r2, #44	; 0x2c
   23cf4:	str	ip, [r2]
   23cf8:	add	r2, sp, #6848	; 0x1ac0
   23cfc:	lsl	r3, r7, #25
   23d00:	add	r2, r2, #4
   23d04:	orr	r3, r3, r6, lsr #7
   23d08:	str	r3, [r2]
   23d0c:	add	r3, sp, #7296	; 0x1c80
   23d10:	add	r3, r3, #8
   23d14:	sub	r1, pc, #196	; 0xc4
   23d18:	ldrd	r0, [r1]
   23d1c:	ldrd	r2, [r3]
   23d20:	ldrd	r4, [sp, #64]	; 0x40
   23d24:	ldrd	r8, [sp, #80]	; 0x50
   23d28:	adds	r2, r2, r0
   23d2c:	adc	r3, r3, r1
   23d30:	eor	r8, r8, r4
   23d34:	eor	r9, r9, r5
   23d38:	mov	r0, sl
   23d3c:	mov	r1, fp
   23d40:	and	r0, r0, r8
   23d44:	and	r1, r1, r9
   23d48:	mov	r8, r0
   23d4c:	mov	r9, r1
   23d50:	ldrd	r0, [sp, #160]	; 0xa0
   23d54:	lsl	r4, sl, #23
   23d58:	lsl	lr, r6, #25
   23d5c:	lsr	r5, r0, #7
   23d60:	str	r5, [sp, #1184]	; 0x4a0
   23d64:	orr	r5, r4, fp, lsr #9
   23d68:	add	r4, sp, #6784	; 0x1a80
   23d6c:	lsr	ip, r0, #1
   23d70:	lsr	r1, r0, #8
   23d74:	add	r4, r4, #40	; 0x28
   23d78:	add	r0, sp, #6848	; 0x1ac0
   23d7c:	orr	lr, lr, r7, lsr #7
   23d80:	str	r5, [r4]
   23d84:	str	lr, [r0]
   23d88:	ldrd	sl, [sp, #32]
   23d8c:	ldrd	r4, [sp, #80]	; 0x50
   23d90:	adds	sl, sl, r2
   23d94:	adc	fp, fp, r3
   23d98:	eor	r4, r4, r8
   23d9c:	ldrd	r2, [sp, #56]	; 0x38
   23da0:	eor	r5, r5, r9
   23da4:	mov	r8, r4
   23da8:	mov	r9, r5
   23dac:	ldrd	r4, [sp, #16]
   23db0:	orr	r2, r2, r6
   23db4:	orr	r3, r3, r7
   23db8:	and	r4, r4, r2
   23dbc:	and	r5, r5, r3
   23dc0:	add	r2, sp, #6848	; 0x1ac0
   23dc4:	strd	r4, [sp, #32]
   23dc8:	ldrd	r4, [sp, #160]	; 0xa0
   23dcc:	add	r2, r2, #8
   23dd0:	adds	r8, r8, sl
   23dd4:	orr	r3, ip, r5, lsl #31
   23dd8:	str	r3, [r2]
   23ddc:	add	r2, sp, #6848	; 0x1ac0
   23de0:	add	r2, r2, #16
   23de4:	orr	r3, r1, r5, lsl #24
   23de8:	str	r3, [r2]
   23dec:	ldr	r3, [sp, #1184]	; 0x4a0
   23df0:	adc	r9, r9, fp
   23df4:	orr	r3, r3, r5, lsl #25
   23df8:	str	r3, [sp, #1184]	; 0x4a0
   23dfc:	add	r3, sp, #6784	; 0x1a80
   23e00:	add	r3, r3, #24
   23e04:	ldrd	r0, [r3]
   23e08:	add	r3, sp, #6784	; 0x1a80
   23e0c:	add	r3, r3, #32
   23e10:	lsr	lr, r5, #1
   23e14:	ldrd	r2, [r3]
   23e18:	lsr	ip, r5, #8
   23e1c:	eor	r1, r1, r3
   23e20:	add	r3, sp, #6784	; 0x1a80
   23e24:	add	r3, r3, #40	; 0x28
   23e28:	eor	r0, r0, r2
   23e2c:	add	r2, sp, #6848	; 0x1ac0
   23e30:	ldrd	sl, [r3]
   23e34:	add	r2, r2, #12
   23e38:	orr	r3, lr, r4, lsl #31
   23e3c:	str	r3, [r2]
   23e40:	add	r3, sp, #6784	; 0x1a80
   23e44:	eor	sl, sl, r0
   23e48:	eor	fp, fp, r1
   23e4c:	add	r3, r3, #48	; 0x30
   23e50:	strd	sl, [sp, #24]
   23e54:	mov	sl, r4
   23e58:	ldrd	r4, [r3]
   23e5c:	add	r3, sp, #6784	; 0x1a80
   23e60:	add	r3, r3, #56	; 0x38
   23e64:	ldrd	r0, [r3]
   23e68:	add	r3, sp, #6848	; 0x1ac0
   23e6c:	add	r2, sp, #6848	; 0x1ac0
   23e70:	eor	r4, r4, r0
   23e74:	eor	r5, r5, r1
   23e78:	ldrd	r0, [r3]
   23e7c:	orr	r3, ip, sl, lsl #24
   23e80:	add	r2, r2, #20
   23e84:	eor	r1, r1, r5
   23e88:	mov	r5, r1
   23e8c:	add	r1, sp, #7296	; 0x1c80
   23e90:	ldrd	sl, [sp, #56]	; 0x38
   23e94:	ldr	r1, [r1]
   23e98:	eor	r0, r0, r4
   23e9c:	mov	r4, r0
   23ea0:	lsr	ip, r1, #19
   23ea4:	ldr	r1, [sp, #164]	; 0xa4
   23ea8:	str	r3, [r2]
   23eac:	ldrd	r2, [sp, #32]
   23eb0:	lsr	r1, r1, #7
   23eb4:	str	r1, [sp, #1188]	; 0x4a4
   23eb8:	add	r1, sp, #7296	; 0x1c80
   23ebc:	and	sl, sl, r6
   23ec0:	ldr	r1, [r1]
   23ec4:	orr	r2, r2, sl
   23ec8:	and	fp, fp, r7
   23ecc:	lsr	r1, r1, #6
   23ed0:	str	r1, [sp, #1192]	; 0x4a8
   23ed4:	ldrd	r0, [sp, #24]
   23ed8:	orr	r3, r3, fp
   23edc:	add	lr, sp, #7296	; 0x1c80
   23ee0:	adds	r0, r0, r8
   23ee4:	adc	r1, r1, r9
   23ee8:	adds	r2, r2, r4
   23eec:	add	r4, sp, #6848	; 0x1ac0
   23ef0:	add	r4, r4, #8
   23ef4:	ldrd	r8, [r4]
   23ef8:	add	r4, sp, #6848	; 0x1ac0
   23efc:	add	r4, r4, #16
   23f00:	adc	r3, r3, r5
   23f04:	ldrd	r4, [r4]
   23f08:	add	lr, lr, #4
   23f0c:	eor	r8, r8, r4
   23f10:	add	r4, sp, #7296	; 0x1c80
   23f14:	add	r4, r4, #4
   23f18:	eor	r9, r9, r5
   23f1c:	ldr	r5, [r4]
   23f20:	add	r4, sp, #6848	; 0x1ac0
   23f24:	add	r4, r4, #24
   23f28:	orr	ip, ip, r5, lsl #13
   23f2c:	str	ip, [r4]
   23f30:	add	r4, sp, #7296	; 0x1c80
   23f34:	ldr	lr, [lr]
   23f38:	lsr	ip, r5, #19
   23f3c:	ldr	r5, [r4]
   23f40:	add	r4, sp, #6848	; 0x1ac0
   23f44:	add	r4, r4, #36	; 0x24
   23f48:	lsl	lr, lr, #3
   23f4c:	orr	lr, lr, r5, lsr #29
   23f50:	str	lr, [r4]
   23f54:	add	r4, sp, #7296	; 0x1c80
   23f58:	add	r4, r4, #4
   23f5c:	ldr	fp, [r4]
   23f60:	lsl	lr, r5, #3
   23f64:	ldr	r5, [sp, #1192]	; 0x4a8
   23f68:	orr	r5, r5, fp, lsl #26
   23f6c:	ldrd	sl, [sp, #8]
   23f70:	str	r5, [sp, #1192]	; 0x4a8
   23f74:	adds	sl, sl, r0
   23f78:	adc	fp, fp, r1
   23f7c:	adds	r4, r2, r0
   23f80:	adc	r5, r3, r1
   23f84:	add	r1, sp, #7296	; 0x1c80
   23f88:	add	r0, sp, #6848	; 0x1ac0
   23f8c:	ldr	r1, [r1]
   23f90:	add	r0, r0, #28
   23f94:	add	r3, sp, #1184	; 0x4a0
   23f98:	orr	r1, ip, r1, lsl #13
   23f9c:	str	r1, [r0]
   23fa0:	add	r1, sp, #7296	; 0x1c80
   23fa4:	add	r1, r1, #4
   23fa8:	add	r0, sp, #6848	; 0x1ac0
   23fac:	ldr	r1, [r1]
   23fb0:	add	r0, r0, #32
   23fb4:	ldrd	r2, [r3]
   23fb8:	orr	r1, lr, r1, lsr #29
   23fbc:	str	r1, [r0]
   23fc0:	add	r1, sp, #7296	; 0x1c80
   23fc4:	add	r1, r1, #4
   23fc8:	eor	r2, r2, r8
   23fcc:	ldr	r1, [r1]
   23fd0:	eor	r3, r3, r9
   23fd4:	add	ip, sp, #6848	; 0x1ac0
   23fd8:	lsr	r1, r1, #6
   23fdc:	str	r1, [sp, #1196]	; 0x4ac
   23fe0:	ldrd	r0, [sp, #152]	; 0x98
   23fe4:	add	ip, ip, #32
   23fe8:	ldrd	r8, [ip]
   23fec:	adds	r0, r0, r2
   23ff0:	adc	r1, r1, r3
   23ff4:	mov	r3, r1
   23ff8:	add	r1, sp, #6848	; 0x1ac0
   23ffc:	add	r1, r1, #24
   24000:	mov	r2, r0
   24004:	ldrd	r0, [r1]
   24008:	strd	r4, [sp, #8]
   2400c:	lsr	lr, sl, #14
   24010:	eor	r0, r0, r8
   24014:	add	r8, sp, #7232	; 0x1c40
   24018:	add	r8, r8, #24
   2401c:	eor	r1, r1, r9
   24020:	ldrd	r8, [r8]
   24024:	mov	r5, r1
   24028:	orr	lr, lr, fp, lsl #18
   2402c:	adds	r8, r8, r2
   24030:	mov	r2, r8
   24034:	add	r8, sp, #1184	; 0x4a0
   24038:	add	r8, r8, #8
   2403c:	adc	r9, r9, r3
   24040:	mov	r3, r9
   24044:	ldrd	r8, [r8]
   24048:	mov	r4, r0
   2404c:	lsr	ip, sl, #18
   24050:	eor	r9, r9, r5
   24054:	mov	r5, r9
   24058:	add	r9, sp, #6848	; 0x1ac0
   2405c:	add	r9, r9, #40	; 0x28
   24060:	str	lr, [r9]
   24064:	add	r9, sp, #6848	; 0x1ac0
   24068:	eor	r8, r8, r4
   2406c:	add	r9, r9, #48	; 0x30
   24070:	mov	r4, r8
   24074:	orr	ip, ip, fp, lsl #14
   24078:	ldr	r8, [sp, #8]
   2407c:	str	ip, [r9]
   24080:	ldr	ip, [sp, #12]
   24084:	lsr	r8, r8, #28
   24088:	ldr	lr, [sp, #12]
   2408c:	orr	ip, r8, ip, lsl #4
   24090:	add	r8, sp, #6912	; 0x1b00
   24094:	lsl	lr, lr, #30
   24098:	str	ip, [r8]
   2409c:	ldr	ip, [sp, #8]
   240a0:	strd	sl, [sp, #24]
   240a4:	adds	sl, r2, r4
   240a8:	orr	ip, lr, ip, lsr #2
   240ac:	add	lr, sp, #6912	; 0x1b00
   240b0:	add	lr, lr, #12
   240b4:	lsr	r8, fp, #14
   240b8:	str	ip, [lr]
   240bc:	lsr	lr, fp, #18
   240c0:	adc	fp, r3, r5
   240c4:	add	r3, sp, #7296	; 0x1c80
   240c8:	add	r3, r3, #16
   240cc:	strd	sl, [r3]
   240d0:	ldrd	sl, [sp, #8]
   240d4:	add	r5, sp, #6848	; 0x1ac0
   240d8:	add	r5, r5, #44	; 0x2c
   240dc:	lsr	r4, fp, #28
   240e0:	lsl	ip, sl, #30
   240e4:	ldrd	sl, [sp, #24]
   240e8:	add	r1, pc, #912	; 0x390
   240ec:	ldrd	r0, [r1]
   240f0:	orr	r3, r8, sl, lsl #18
   240f4:	str	r3, [r5]
   240f8:	ldrd	r8, [sp, #8]
   240fc:	add	r5, sp, #6848	; 0x1ac0
   24100:	add	r5, r5, #52	; 0x34
   24104:	orr	lr, lr, sl, lsl #14
   24108:	str	lr, [r5]
   2410c:	orr	lr, r4, r8, lsl #4
   24110:	add	r4, sp, #6912	; 0x1b00
   24114:	add	r4, r4, #4
   24118:	str	lr, [r4]
   2411c:	ldr	lr, [sp, #12]
   24120:	lsl	r2, fp, #23
   24124:	ldrd	r4, [sp, #40]	; 0x28
   24128:	orr	ip, ip, lr, lsr #2
   2412c:	add	lr, sp, #6912	; 0x1b00
   24130:	add	lr, lr, #8
   24134:	lsl	r3, r9, #25
   24138:	ldrd	r8, [sp, #64]	; 0x40
   2413c:	str	ip, [lr]
   24140:	orr	ip, r2, sl, lsr #9
   24144:	add	r2, sp, #6848	; 0x1ac0
   24148:	add	r2, r2, #60	; 0x3c
   2414c:	eor	r4, r4, r8
   24150:	eor	r5, r5, r9
   24154:	str	ip, [r2]
   24158:	mov	r8, r4
   2415c:	mov	r9, r5
   24160:	lsl	r2, sl, #23
   24164:	mov	r4, sl
   24168:	mov	r5, fp
   2416c:	ldrd	sl, [sp, #8]
   24170:	add	ip, sp, #6912	; 0x1b00
   24174:	add	ip, ip, #20
   24178:	orr	r3, r3, sl, lsr #7
   2417c:	str	r3, [ip]
   24180:	add	ip, sp, #7296	; 0x1c80
   24184:	add	ip, ip, #16
   24188:	lsl	r3, sl, #25
   2418c:	ldrd	sl, [ip]
   24190:	and	r4, r4, r8
   24194:	and	r5, r5, r9
   24198:	adds	sl, sl, r0
   2419c:	adc	fp, fp, r1
   241a0:	mov	r0, sl
   241a4:	mov	r1, fp
   241a8:	ldrd	sl, [sp, #176]	; 0xb0
   241ac:	mov	r8, r4
   241b0:	mov	r9, r5
   241b4:	lsr	ip, sl, #7
   241b8:	str	ip, [sp, #1200]	; 0x4b0
   241bc:	ldr	ip, [sp, #28]
   241c0:	ldrd	r4, [sp, #80]	; 0x50
   241c4:	lsr	lr, sl, #1
   241c8:	orr	ip, r2, ip, lsr #9
   241cc:	add	r2, sp, #6848	; 0x1ac0
   241d0:	add	r2, r2, #56	; 0x38
   241d4:	adds	r4, r4, r0
   241d8:	str	ip, [r2]
   241dc:	ldr	r2, [sp, #12]
   241e0:	adc	r5, r5, r1
   241e4:	mov	r0, r4
   241e8:	mov	r1, r5
   241ec:	ldrd	r4, [sp, #8]
   241f0:	orr	r3, r3, r2, lsr #7
   241f4:	add	r2, sp, #6912	; 0x1b00
   241f8:	add	r2, r2, #16
   241fc:	orr	r4, r4, r6
   24200:	orr	r5, r5, r7
   24204:	str	r3, [r2]
   24208:	mov	r2, r4
   2420c:	mov	r3, r5
   24210:	ldrd	r4, [sp, #64]	; 0x40
   24214:	lsr	ip, sl, #8
   24218:	eor	r4, r4, r8
   2421c:	eor	r5, r5, r9
   24220:	mov	r8, r4
   24224:	mov	r9, r5
   24228:	ldrd	r4, [sp, #56]	; 0x38
   2422c:	adds	r8, r8, r0
   24230:	adc	r9, r9, r1
   24234:	and	r4, r4, r2
   24238:	add	r2, sp, #6912	; 0x1b00
   2423c:	add	r2, r2, #24
   24240:	and	r5, r5, r3
   24244:	orr	r3, lr, fp, lsl #31
   24248:	str	r3, [r2]
   2424c:	add	r2, sp, #6912	; 0x1b00
   24250:	add	r2, r2, #32
   24254:	orr	r3, ip, fp, lsl #24
   24258:	str	r3, [r2]
   2425c:	ldr	r3, [sp, #1200]	; 0x4b0
   24260:	lsr	lr, fp, #1
   24264:	orr	r3, r3, fp, lsl #25
   24268:	str	r3, [sp, #1200]	; 0x4b0
   2426c:	add	r3, sp, #6848	; 0x1ac0
   24270:	add	r3, r3, #40	; 0x28
   24274:	ldrd	r0, [r3]
   24278:	add	r3, sp, #6848	; 0x1ac0
   2427c:	add	r3, r3, #48	; 0x30
   24280:	lsr	ip, fp, #8
   24284:	ldrd	r2, [r3]
   24288:	strd	r4, [sp, #32]
   2428c:	eor	r1, r1, r3
   24290:	add	r3, sp, #6848	; 0x1ac0
   24294:	add	r3, r3, #56	; 0x38
   24298:	eor	r0, r0, r2
   2429c:	ldrd	r2, [r3]
   242a0:	eor	r2, r2, r0
   242a4:	mov	r0, r2
   242a8:	add	r2, sp, #6912	; 0x1b00
   242ac:	eor	r3, r3, r1
   242b0:	add	r2, r2, #28
   242b4:	mov	r1, r3
   242b8:	orr	r3, lr, sl, lsl #31
   242bc:	add	lr, sp, #6912	; 0x1b00
   242c0:	str	r3, [r2]
   242c4:	add	lr, lr, #8
   242c8:	add	r3, sp, #6912	; 0x1b00
   242cc:	ldrd	sl, [lr]
   242d0:	ldrd	r2, [r3]
   242d4:	adds	r0, r0, r8
   242d8:	adc	r1, r1, r9
   242dc:	eor	r3, r3, fp
   242e0:	mov	r5, r3
   242e4:	add	r3, sp, #6912	; 0x1b00
   242e8:	add	r3, r3, #16
   242ec:	eor	r2, r2, sl
   242f0:	mov	r4, r2
   242f4:	ldrd	r2, [r3]
   242f8:	ldrd	sl, [sp, #176]	; 0xb0
   242fc:	strd	r6, [sp, #48]	; 0x30
   24300:	eor	r2, r2, r4
   24304:	mov	r4, r2
   24308:	add	r2, sp, #6912	; 0x1b00
   2430c:	eor	r3, r3, r5
   24310:	add	r2, r2, #36	; 0x24
   24314:	mov	r5, r3
   24318:	orr	r3, ip, sl, lsl #24
   2431c:	str	r3, [r2]
   24320:	ldrd	r2, [sp, #8]
   24324:	lsr	lr, fp, #7
   24328:	str	lr, [sp, #1204]	; 0x4b4
   2432c:	and	r2, r2, r6
   24330:	and	r3, r3, r7
   24334:	mov	r6, r2
   24338:	mov	r7, r3
   2433c:	ldrd	r2, [sp, #32]
   24340:	add	ip, sp, #7296	; 0x1c80
   24344:	add	lr, sp, #7296	; 0x1c80
   24348:	orr	r2, r2, r6
   2434c:	add	r6, sp, #6912	; 0x1b00
   24350:	add	r6, r6, #32
   24354:	add	ip, ip, #8
   24358:	ldrd	r8, [r6]
   2435c:	add	lr, lr, #8
   24360:	add	r6, sp, #7296	; 0x1c80
   24364:	add	r6, r6, #12
   24368:	ldr	ip, [ip]
   2436c:	ldr	lr, [lr]
   24370:	orr	r3, r3, r7
   24374:	ldr	r7, [r6]
   24378:	add	r6, sp, #6912	; 0x1b00
   2437c:	lsr	lr, lr, #6
   24380:	add	r6, r6, #40	; 0x28
   24384:	lsr	ip, ip, #19
   24388:	str	lr, [sp, #1208]	; 0x4b8
   2438c:	orr	ip, ip, r7, lsl #13
   24390:	add	lr, sp, #7296	; 0x1c80
   24394:	str	ip, [r6]
   24398:	add	lr, lr, #12
   2439c:	add	r6, sp, #7296	; 0x1c80
   243a0:	add	r6, r6, #8
   243a4:	ldr	lr, [lr]
   243a8:	adds	r4, r4, r2
   243ac:	lsr	ip, r7, #19
   243b0:	ldr	r7, [r6]
   243b4:	adc	r5, r5, r3
   243b8:	add	r6, sp, #6912	; 0x1b00
   243bc:	add	r3, sp, #6912	; 0x1b00
   243c0:	add	r6, r6, #52	; 0x34
   243c4:	lsl	lr, lr, #3
   243c8:	add	r3, r3, #24
   243cc:	orr	lr, lr, r7, lsr #29
   243d0:	str	lr, [r6]
   243d4:	ldrd	r2, [r3]
   243d8:	add	r6, sp, #7296	; 0x1c80
   243dc:	add	r6, r6, #12
   243e0:	eor	r3, r3, r9
   243e4:	ldr	r9, [r6]
   243e8:	lsl	lr, r7, #3
   243ec:	ldr	r7, [sp, #1208]	; 0x4b8
   243f0:	eor	r2, r2, r8
   243f4:	orr	r7, r7, r9, lsl #26
   243f8:	ldrd	r8, [sp, #16]
   243fc:	str	r7, [sp, #1208]	; 0x4b8
   24400:	adds	r8, r8, r0
   24404:	mov	r6, r8
   24408:	adc	r9, r9, r1
   2440c:	adds	r8, r4, r0
   24410:	mov	r7, r9
   24414:	adc	r9, r5, r1
   24418:	add	r1, sp, #1200	; 0x4b0
   2441c:	mov	r5, r9
   24420:	ldrd	r0, [r1]
   24424:	mov	r4, r8
   24428:	add	r9, pc, #88	; 0x58
   2442c:	ldrd	r8, [r9]
   24430:	eor	r1, r1, r3
   24434:	mov	r3, r1
   24438:	add	r1, sp, #7296	; 0x1c80
   2443c:	add	r1, r1, #8
   24440:	eor	r0, r0, r2
   24444:	ldr	r1, [r1]
   24448:	mov	r2, r0
   2444c:	add	r0, sp, #6912	; 0x1b00
   24450:	add	r0, r0, #44	; 0x2c
   24454:	orr	r1, ip, r1, lsl #13
   24458:	str	r1, [r0]
   2445c:	add	r1, sp, #7296	; 0x1c80
   24460:	add	r1, r1, #12
   24464:	add	r0, sp, #6912	; 0x1b00
   24468:	ldr	r1, [r1]
   2446c:	add	r0, r0, #48	; 0x30
   24470:	add	ip, sp, #6912	; 0x1b00
   24474:	orr	r1, lr, r1, lsr #29
   24478:	b	24490 <dcngettext@plt+0x134a0>
   2447c:	nop			; (mov r0, r0)
   24480:	blgt	fb4f60 <stdout@@GLIBC_2.4+0xf79df4>
   24484:	cfstrdmi	mvd13, [r5], {190}	; 0xbe
   24488:	stc2l	14, cr7, [r5], #-168	; 0xffffff58
   2448c:	ldmdbpl	pc!, {r2, r3, r4, r7, r8, fp, sp}^	; <UNPREDICTABLE>
   24490:	str	r1, [r0]
   24494:	add	r1, sp, #7296	; 0x1c80
   24498:	add	r1, r1, #12
   2449c:	add	ip, ip, #48	; 0x30
   244a0:	ldr	r1, [r1]
   244a4:	ldrd	sl, [ip]
   244a8:	lsr	lr, r6, #14
   244ac:	lsr	r1, r1, #6
   244b0:	str	r1, [sp, #1212]	; 0x4bc
   244b4:	ldrd	r0, [sp, #160]	; 0xa0
   244b8:	lsr	ip, r6, #18
   244bc:	adds	r0, r0, r2
   244c0:	adc	r1, r1, r3
   244c4:	mov	r3, r1
   244c8:	add	r1, sp, #6912	; 0x1b00
   244cc:	add	r1, r1, #40	; 0x28
   244d0:	mov	r2, r0
   244d4:	ldrd	r0, [r1]
   244d8:	eor	r0, r0, sl
   244dc:	mov	sl, r6
   244e0:	add	r6, sp, #7232	; 0x1c40
   244e4:	add	r6, r6, #32
   244e8:	eor	r1, r1, fp
   244ec:	mov	fp, r7
   244f0:	ldrd	r6, [r6]
   244f4:	orr	lr, lr, fp, lsl #18
   244f8:	orr	ip, ip, fp, lsl #14
   244fc:	adds	r6, r6, r2
   24500:	mov	r2, r6
   24504:	add	r6, sp, #1200	; 0x4b0
   24508:	add	r6, r6, #8
   2450c:	adc	r7, r7, r3
   24510:	mov	r3, r7
   24514:	ldrd	r6, [r6]
   24518:	eor	r7, r7, r1
   2451c:	mov	r1, r7
   24520:	mov	r7, r5
   24524:	add	r5, sp, #6912	; 0x1b00
   24528:	add	r5, r5, #56	; 0x38
   2452c:	eor	r6, r6, r0
   24530:	str	lr, [r5]
   24534:	add	r5, sp, #6976	; 0x1b40
   24538:	mov	r0, r6
   2453c:	mov	r6, r4
   24540:	lsr	r4, r4, #28
   24544:	str	ip, [r5]
   24548:	orr	ip, r4, r7, lsl #4
   2454c:	add	r4, sp, #6976	; 0x1b40
   24550:	add	r4, r4, #16
   24554:	lsl	lr, r7, #30
   24558:	str	ip, [r4]
   2455c:	orr	ip, lr, r6, lsr #2
   24560:	add	lr, sp, #6976	; 0x1b40
   24564:	add	lr, lr, #28
   24568:	strd	r6, [sp, #16]
   2456c:	mov	r6, sl
   24570:	adds	sl, r2, r0
   24574:	add	r2, sp, #6912	; 0x1b00
   24578:	str	ip, [lr]
   2457c:	mov	r7, fp
   24580:	lsr	r4, fp, #14
   24584:	lsr	lr, fp, #18
   24588:	add	r2, r2, #60	; 0x3c
   2458c:	adc	fp, r3, r1
   24590:	add	r3, sp, #7296	; 0x1c80
   24594:	orr	r5, r4, r6, lsl #18
   24598:	add	r3, r3, #24
   2459c:	str	r5, [r2]
   245a0:	add	r2, sp, #6976	; 0x1b40
   245a4:	strd	sl, [r3]
   245a8:	add	r2, r2, #4
   245ac:	ldrd	sl, [sp, #16]
   245b0:	orr	lr, lr, r6, lsl #14
   245b4:	str	lr, [r2]
   245b8:	add	lr, sp, #6976	; 0x1b40
   245bc:	lsl	ip, sl, #30
   245c0:	add	r2, sp, #6976	; 0x1b40
   245c4:	add	lr, lr, #24
   245c8:	orr	ip, ip, fp, lsr #2
   245cc:	lsr	r3, fp, #28
   245d0:	add	r2, r2, #20
   245d4:	mov	r4, r6
   245d8:	str	ip, [lr]
   245dc:	orr	r3, r3, sl, lsl #4
   245e0:	add	ip, sp, #6976	; 0x1b40
   245e4:	mov	r5, r7
   245e8:	lsl	r1, r7, #23
   245ec:	str	r3, [r2]
   245f0:	ldrd	r6, [sp, #40]	; 0x28
   245f4:	ldrd	r2, [sp, #24]
   245f8:	add	ip, ip, #12
   245fc:	lsl	r0, fp, #25
   24600:	orr	r1, r1, r4, lsr #9
   24604:	str	r1, [ip]
   24608:	orr	ip, r0, sl, lsr #7
   2460c:	add	r0, sp, #6976	; 0x1b40
   24610:	eor	r6, r6, r2
   24614:	eor	r7, r7, r3
   24618:	add	r0, r0, #36	; 0x24
   2461c:	mov	r2, r6
   24620:	mov	r3, r7
   24624:	str	ip, [r0]
   24628:	mov	fp, r5
   2462c:	lsl	r1, r4, #23
   24630:	lsl	ip, sl, #25
   24634:	and	r5, r5, r3
   24638:	mov	sl, r4
   2463c:	and	r4, r4, r2
   24640:	mov	r2, r4
   24644:	mov	r3, r5
   24648:	ldrd	r4, [sp, #96]	; 0x60
   2464c:	add	r0, sp, #7296	; 0x1c80
   24650:	add	r0, r0, #24
   24654:	lsr	lr, r4, #7
   24658:	str	lr, [sp, #1216]	; 0x4c0
   2465c:	add	lr, sp, #6976	; 0x1b40
   24660:	add	lr, lr, #8
   24664:	ldrd	r6, [r0]
   24668:	orr	r1, r1, fp, lsr #9
   2466c:	str	r1, [lr]
   24670:	lsr	r0, r4, #1
   24674:	lsr	r1, r4, #8
   24678:	ldrd	r4, [sp, #64]	; 0x40
   2467c:	adds	r6, r6, r8
   24680:	adc	r7, r7, r9
   24684:	adds	r4, r4, r6
   24688:	adc	r5, r5, r7
   2468c:	strd	sl, [sp, #32]
   24690:	ldrd	r6, [sp, #8]
   24694:	ldrd	sl, [sp, #16]
   24698:	mov	r8, r4
   2469c:	mov	r9, r5
   246a0:	orr	r6, r6, sl
   246a4:	orr	r7, r7, fp
   246a8:	mov	r4, r6
   246ac:	mov	r5, r7
   246b0:	ldrd	r6, [sp, #48]	; 0x30
   246b4:	add	lr, sp, #6976	; 0x1b40
   246b8:	add	lr, lr, #32
   246bc:	and	r6, r6, r4
   246c0:	and	r7, r7, r5
   246c4:	ldrd	r4, [sp, #96]	; 0x60
   246c8:	orr	ip, ip, fp, lsr #7
   246cc:	str	ip, [lr]
   246d0:	orr	ip, r0, r5, lsl #31
   246d4:	add	r0, sp, #6976	; 0x1b40
   246d8:	add	r0, r0, #40	; 0x28
   246dc:	str	ip, [r0]
   246e0:	add	ip, sp, #6976	; 0x1b40
   246e4:	ldrd	sl, [sp, #40]	; 0x28
   246e8:	add	ip, ip, #48	; 0x30
   246ec:	orr	r1, r1, r5, lsl #24
   246f0:	str	r1, [ip]
   246f4:	ldr	ip, [sp, #1216]	; 0x4c0
   246f8:	eor	sl, sl, r2
   246fc:	adds	sl, r8, sl
   24700:	orr	ip, ip, r5, lsl #25
   24704:	eor	fp, fp, r3
   24708:	add	r3, sp, #6912	; 0x1b00
   2470c:	adc	fp, r9, fp
   24710:	str	ip, [sp, #1216]	; 0x4c0
   24714:	add	r3, r3, #56	; 0x38
   24718:	add	ip, sp, #6976	; 0x1b40
   2471c:	strd	sl, [sp, #64]	; 0x40
   24720:	ldrd	r8, [ip]
   24724:	ldrd	r2, [r3]
   24728:	add	ip, sp, #6976	; 0x1b40
   2472c:	add	ip, ip, #8
   24730:	lsr	r0, r5, #1
   24734:	eor	r2, r2, r8
   24738:	eor	r3, r3, r9
   2473c:	ldrd	r8, [ip]
   24740:	orr	ip, r0, r4, lsl #31
   24744:	add	r0, sp, #6976	; 0x1b40
   24748:	add	r0, r0, #44	; 0x2c
   2474c:	str	ip, [r0]
   24750:	add	r0, sp, #6976	; 0x1b40
   24754:	add	r0, r0, #16
   24758:	eor	r8, r8, r2
   2475c:	eor	r9, r9, r3
   24760:	mov	r2, r8
   24764:	mov	r3, r9
   24768:	ldrd	r8, [r0]
   2476c:	add	r0, sp, #6976	; 0x1b40
   24770:	add	r0, r0, #24
   24774:	ldrd	sl, [r0]
   24778:	add	r0, sp, #6976	; 0x1b40
   2477c:	add	r0, r0, #32
   24780:	eor	r8, r8, sl
   24784:	eor	r9, r9, fp
   24788:	mov	r4, r8
   2478c:	lsr	r1, r5, #8
   24790:	mov	r5, r9
   24794:	ldrd	r8, [r0]
   24798:	add	r0, sp, #6976	; 0x1b40
   2479c:	add	r0, r0, #52	; 0x34
   247a0:	eor	r8, r8, r4
   247a4:	eor	r9, r9, r5
   247a8:	mov	r4, r8
   247ac:	mov	r5, r9
   247b0:	ldrd	r8, [sp, #96]	; 0x60
   247b4:	ldrd	sl, [sp, #8]
   247b8:	add	ip, sp, #7296	; 0x1c80
   247bc:	orr	r1, r1, r8, lsl #24
   247c0:	str	r1, [r0]
   247c4:	ldrd	r0, [sp, #16]
   247c8:	add	ip, ip, #16
   247cc:	lsr	lr, r9, #7
   247d0:	and	fp, fp, r1
   247d4:	add	r1, sp, #6976	; 0x1b40
   247d8:	add	r1, r1, #48	; 0x30
   247dc:	and	sl, sl, r0
   247e0:	orr	r6, r6, sl
   247e4:	orr	r7, r7, fp
   247e8:	ldrd	sl, [r1]
   247ec:	add	r1, sp, #7296	; 0x1c80
   247f0:	add	r1, r1, #20
   247f4:	ldr	ip, [ip]
   247f8:	ldr	r1, [r1]
   247fc:	add	r0, sp, #6976	; 0x1b40
   24800:	lsr	ip, ip, #19
   24804:	add	r0, r0, #56	; 0x38
   24808:	orr	r1, ip, r1, lsl #13
   2480c:	str	r1, [r0]
   24810:	ldrd	r8, [sp, #64]	; 0x40
   24814:	add	r1, sp, #7296	; 0x1c80
   24818:	add	r1, r1, #20
   2481c:	adds	r8, r8, r2
   24820:	str	lr, [sp, #1220]	; 0x4c4
   24824:	ldr	r1, [r1]
   24828:	add	lr, sp, #7296	; 0x1c80
   2482c:	adc	r9, r9, r3
   24830:	add	lr, lr, #16
   24834:	add	r3, sp, #7296	; 0x1c80
   24838:	add	r3, r3, #20
   2483c:	lsr	r0, r1, #19
   24840:	ldr	lr, [lr]
   24844:	add	r1, sp, #7296	; 0x1c80
   24848:	ldr	r3, [r3]
   2484c:	add	r1, r1, #16
   24850:	lsr	lr, lr, #6
   24854:	ldr	r1, [r1]
   24858:	str	lr, [sp, #1224]	; 0x4c8
   2485c:	lsl	lr, r3, #3
   24860:	add	r3, sp, #6976	; 0x1b40
   24864:	add	r3, r3, #40	; 0x28
   24868:	orr	r1, lr, r1, lsr #29
   2486c:	add	lr, sp, #7296	; 0x1c80
   24870:	ldrd	r2, [r3]
   24874:	add	ip, sp, #7040	; 0x1b80
   24878:	add	lr, lr, #20
   2487c:	add	ip, ip, #4
   24880:	ldr	lr, [lr]
   24884:	str	r1, [ip]
   24888:	eor	r2, r2, sl
   2488c:	eor	r3, r3, fp
   24890:	ldr	ip, [sp, #1224]	; 0x4c8
   24894:	ldrd	sl, [sp, #56]	; 0x38
   24898:	adds	r4, r4, r6
   2489c:	orr	ip, ip, lr, lsl #26
   248a0:	adc	r5, r5, r7
   248a4:	str	ip, [sp, #1224]	; 0x4c8
   248a8:	adds	sl, sl, r8
   248ac:	add	ip, sp, #1216	; 0x4c0
   248b0:	adc	fp, fp, r9
   248b4:	adds	r6, r4, r8
   248b8:	adc	r7, r5, r9
   248bc:	ldrd	r8, [ip]
   248c0:	add	ip, sp, #7296	; 0x1c80
   248c4:	add	ip, ip, #16
   248c8:	add	r1, sp, #7296	; 0x1c80
   248cc:	ldr	ip, [ip]
   248d0:	add	r1, r1, #16
   248d4:	add	r4, sp, #7232	; 0x1c40
   248d8:	orr	ip, r0, ip, lsl #13
   248dc:	ldr	r1, [r1]
   248e0:	add	r0, sp, #6976	; 0x1b40
   248e4:	add	r0, r0, #60	; 0x3c
   248e8:	lsl	r1, r1, #3
   248ec:	str	ip, [r0]
   248f0:	add	r0, sp, #7040	; 0x1b80
   248f4:	orr	r1, r1, lr, lsr #29
   248f8:	str	r1, [r0]
   248fc:	lsr	r1, lr, #6
   24900:	str	r1, [sp, #1228]	; 0x4cc
   24904:	add	r4, r4, #40	; 0x28
   24908:	ldrd	r0, [sp, #176]	; 0xb0
   2490c:	ldrd	r4, [r4]
   24910:	eor	r8, r8, r2
   24914:	adds	r0, r0, r8
   24918:	eor	r9, r9, r3
   2491c:	adc	r1, r1, r9
   24920:	mov	r2, r0
   24924:	adds	r4, r4, r2
   24928:	mov	r3, r1
   2492c:	add	r1, sp, #6976	; 0x1b40
   24930:	mov	r2, r4
   24934:	add	ip, sp, #7040	; 0x1b80
   24938:	add	r1, r1, #56	; 0x38
   2493c:	add	r4, sp, #1216	; 0x4c0
   24940:	add	r4, r4, #8
   24944:	ldrd	r8, [ip]
   24948:	ldrd	r0, [r1]
   2494c:	adc	r5, r5, r3
   24950:	mov	r3, r5
   24954:	ldrd	r4, [r4]
   24958:	eor	r1, r1, r9
   2495c:	lsr	lr, sl, #14
   24960:	eor	r5, r5, r1
   24964:	mov	r1, r5
   24968:	add	r5, sp, #7040	; 0x1b80
   2496c:	add	r5, r5, #8
   24970:	orr	lr, lr, fp, lsl #18
   24974:	str	lr, [r5]
   24978:	eor	r0, r0, r8
   2497c:	add	r5, sp, #7040	; 0x1b80
   24980:	lsr	ip, sl, #18
   24984:	eor	r4, r4, r0
   24988:	add	r5, r5, #16
   2498c:	mov	r0, r4
   24990:	orr	ip, ip, fp, lsl #14
   24994:	lsr	r4, r6, #28
   24998:	str	ip, [r5]
   2499c:	orr	ip, r4, r7, lsl #4
   249a0:	add	r4, sp, #7040	; 0x1b80
   249a4:	add	r4, r4, #32
   249a8:	adds	r8, r2, r0
   249ac:	lsl	lr, r7, #30
   249b0:	add	r2, sp, #7040	; 0x1b80
   249b4:	str	ip, [r4]
   249b8:	add	r2, r2, #12
   249bc:	orr	ip, lr, r6, lsr #2
   249c0:	lsr	r4, fp, #14
   249c4:	add	lr, sp, #7040	; 0x1b80
   249c8:	orr	r5, r4, sl, lsl #18
   249cc:	add	lr, lr, #44	; 0x2c
   249d0:	str	r5, [r2]
   249d4:	add	r2, sp, #7040	; 0x1b80
   249d8:	str	ip, [lr]
   249dc:	add	r2, r2, #20
   249e0:	lsr	lr, fp, #18
   249e4:	orr	lr, lr, sl, lsl #14
   249e8:	str	lr, [r2]
   249ec:	add	lr, sp, #7040	; 0x1b80
   249f0:	lsl	ip, r6, #30
   249f4:	add	lr, lr, #40	; 0x28
   249f8:	orr	ip, ip, r7, lsr #2
   249fc:	str	ip, [lr]
   24a00:	add	ip, sp, #7040	; 0x1b80
   24a04:	adc	r9, r3, r1
   24a08:	add	ip, ip, #28
   24a0c:	lsl	r1, fp, #23
   24a10:	lsl	r0, r7, #25
   24a14:	orr	r1, r1, sl, lsr #9
   24a18:	str	r1, [ip]
   24a1c:	orr	ip, r0, r6, lsr #7
   24a20:	add	r0, sp, #7040	; 0x1b80
   24a24:	add	r0, r0, #52	; 0x34
   24a28:	str	ip, [r0]
   24a2c:	add	r0, sp, #7168	; 0x1c00
   24a30:	add	r3, sp, #7296	; 0x1c80
   24a34:	add	r0, r0, #48	; 0x30
   24a38:	add	r3, r3, #32
   24a3c:	ldr	lr, [r0]
   24a40:	add	r2, sp, #7040	; 0x1b80
   24a44:	strd	r8, [r3]
   24a48:	add	r2, r2, #36	; 0x24
   24a4c:	lsr	r3, r7, #28
   24a50:	orr	r3, r3, r6, lsl #4
   24a54:	ldrd	r4, [sp, #32]
   24a58:	lsr	r0, lr, #1
   24a5c:	str	r3, [r2]
   24a60:	add	lr, sp, #7168	; 0x1c00
   24a64:	ldrd	r2, [sp, #24]
   24a68:	add	lr, lr, #48	; 0x30
   24a6c:	lsl	r1, sl, #23
   24a70:	ldr	lr, [lr]
   24a74:	eor	r2, r2, r4
   24a78:	eor	r3, r3, r5
   24a7c:	mov	r4, r8
   24a80:	mov	r5, r9
   24a84:	add	r9, pc, #916	; 0x394
   24a88:	ldrd	r8, [r9]
   24a8c:	lsr	lr, lr, #7
   24a90:	str	lr, [sp, #1232]	; 0x4d0
   24a94:	adds	r8, r8, r4
   24a98:	adc	r9, r9, r5
   24a9c:	add	lr, sp, #7040	; 0x1b80
   24aa0:	mov	r5, fp
   24aa4:	add	lr, lr, #24
   24aa8:	orr	r1, r1, r5, lsr #9
   24aac:	str	r1, [lr]
   24ab0:	add	lr, sp, #7040	; 0x1b80
   24ab4:	lsl	ip, r6, #25
   24ab8:	add	lr, lr, #48	; 0x30
   24abc:	mov	r4, sl
   24ac0:	orr	ip, ip, r7, lsr #7
   24ac4:	and	sl, sl, r2
   24ac8:	and	fp, fp, r3
   24acc:	mov	r2, sl
   24ad0:	mov	r3, fp
   24ad4:	mov	sl, r4
   24ad8:	mov	fp, r5
   24adc:	mov	r4, r6
   24ae0:	mov	r5, r7
   24ae4:	str	ip, [lr]
   24ae8:	ldrd	r6, [sp, #40]	; 0x28
   24aec:	add	ip, sp, #7168	; 0x1c00
   24af0:	add	ip, ip, #52	; 0x34
   24af4:	adds	r6, r6, r8
   24af8:	ldr	ip, [ip]
   24afc:	adc	r7, r7, r9
   24b00:	mov	r8, r6
   24b04:	mov	r9, r7
   24b08:	ldrd	r6, [sp, #16]
   24b0c:	orr	ip, r0, ip, lsl #31
   24b10:	add	r0, sp, #7040	; 0x1b80
   24b14:	add	r0, r0, #56	; 0x38
   24b18:	orr	r6, r6, r4
   24b1c:	orr	r7, r7, r5
   24b20:	strd	r4, [sp, #40]	; 0x28
   24b24:	ldrd	r4, [sp, #24]
   24b28:	str	ip, [r0]
   24b2c:	add	r1, sp, #7168	; 0x1c00
   24b30:	add	r0, sp, #7168	; 0x1c00
   24b34:	add	r0, r0, #52	; 0x34
   24b38:	add	r1, r1, #48	; 0x30
   24b3c:	eor	r4, r4, r2
   24b40:	eor	r5, r5, r3
   24b44:	mov	r2, r4
   24b48:	mov	r3, r5
   24b4c:	ldr	r1, [r1]
   24b50:	ldrd	r4, [sp, #8]
   24b54:	ldr	ip, [r0]
   24b58:	add	lr, sp, #7168	; 0x1c00
   24b5c:	lsr	r1, r1, #8
   24b60:	lsr	r0, ip, #1
   24b64:	add	ip, sp, #7168	; 0x1c00
   24b68:	add	ip, ip, #52	; 0x34
   24b6c:	add	lr, lr, #52	; 0x34
   24b70:	ldr	ip, [ip]
   24b74:	ldr	lr, [lr]
   24b78:	adds	r8, r8, r2
   24b7c:	orr	r1, r1, ip, lsl #24
   24b80:	add	ip, sp, #7104	; 0x1bc0
   24b84:	adc	r9, r9, r3
   24b88:	str	r1, [ip]
   24b8c:	ldr	ip, [sp, #1232]	; 0x4d0
   24b90:	add	r3, sp, #7040	; 0x1b80
   24b94:	orr	ip, ip, lr, lsl #25
   24b98:	str	ip, [sp, #1232]	; 0x4d0
   24b9c:	add	ip, sp, #7040	; 0x1b80
   24ba0:	add	ip, ip, #16
   24ba4:	add	r3, r3, #8
   24ba8:	and	r4, r4, r6
   24bac:	and	r5, r5, r7
   24bb0:	ldrd	r2, [r3]
   24bb4:	mov	r6, r4
   24bb8:	mov	r7, r5
   24bbc:	ldrd	r4, [ip]
   24bc0:	add	ip, sp, #7040	; 0x1b80
   24bc4:	add	ip, ip, #24
   24bc8:	eor	r2, r2, r4
   24bcc:	eor	r3, r3, r5
   24bd0:	ldrd	r4, [ip]
   24bd4:	add	r1, sp, #7168	; 0x1c00
   24bd8:	add	r1, r1, #52	; 0x34
   24bdc:	eor	r5, r5, r3
   24be0:	add	r3, sp, #7168	; 0x1c00
   24be4:	add	r3, r3, #48	; 0x30
   24be8:	eor	r4, r4, r2
   24bec:	ldr	r3, [r3]
   24bf0:	add	r2, sp, #7040	; 0x1b80
   24bf4:	add	r2, r2, #60	; 0x3c
   24bf8:	orr	r3, r0, r3, lsl #31
   24bfc:	str	r3, [r2]
   24c00:	add	r0, sp, #7040	; 0x1b80
   24c04:	add	r3, sp, #7040	; 0x1b80
   24c08:	add	r0, r0, #40	; 0x28
   24c0c:	add	r3, r3, #32
   24c10:	strd	r4, [sp, #56]	; 0x38
   24c14:	ldrd	r2, [r3]
   24c18:	ldrd	r4, [r0]
   24c1c:	ldr	r1, [r1]
   24c20:	eor	r3, r3, r5
   24c24:	mov	r5, r3
   24c28:	add	r3, sp, #7040	; 0x1b80
   24c2c:	add	r3, r3, #48	; 0x30
   24c30:	eor	r2, r2, r4
   24c34:	mov	r4, r2
   24c38:	ldrd	r2, [r3]
   24c3c:	lsr	r1, r1, #8
   24c40:	eor	r3, r3, r5
   24c44:	mov	r5, r3
   24c48:	add	r3, sp, #7168	; 0x1c00
   24c4c:	add	r3, r3, #48	; 0x30
   24c50:	eor	r2, r2, r4
   24c54:	ldr	r3, [r3]
   24c58:	mov	r4, r2
   24c5c:	add	r2, sp, #7104	; 0x1bc0
   24c60:	add	r2, r2, #4
   24c64:	orr	r3, r1, r3, lsl #24
   24c68:	str	r3, [r2]
   24c6c:	ldrd	r0, [sp, #16]
   24c70:	ldrd	r2, [sp, #40]	; 0x28
   24c74:	and	r1, r1, r3
   24c78:	add	r3, sp, #7296	; 0x1c80
   24c7c:	add	r3, r3, #24
   24c80:	and	r0, r0, r2
   24c84:	ldr	r3, [r3]
   24c88:	orr	r6, r6, r0
   24c8c:	orr	r7, r7, r1
   24c90:	lsr	ip, r3, #19
   24c94:	lsr	r3, lr, #7
   24c98:	str	r3, [sp, #1236]	; 0x4d4
   24c9c:	add	r3, sp, #7296	; 0x1c80
   24ca0:	add	r3, r3, #24
   24ca4:	ldrd	r0, [sp, #56]	; 0x38
   24ca8:	ldr	r3, [r3]
   24cac:	adds	r0, r0, r8
   24cb0:	adc	r1, r1, r9
   24cb4:	lsr	r3, r3, #6
   24cb8:	str	r3, [sp, #1240]	; 0x4d8
   24cbc:	mov	r3, r1
   24cc0:	add	r1, sp, #7296	; 0x1c80
   24cc4:	add	r1, r1, #28
   24cc8:	adds	r6, r6, r4
   24ccc:	ldr	r1, [r1]
   24cd0:	adc	r7, r7, r5
   24cd4:	mov	r2, r0
   24cd8:	lsl	r8, r1, #3
   24cdc:	add	r1, sp, #7040	; 0x1b80
   24ce0:	add	r1, r1, #56	; 0x38
   24ce4:	ldrd	r4, [r1]
   24ce8:	add	r1, sp, #7104	; 0x1bc0
   24cec:	ldrd	r0, [r1]
   24cf0:	eor	r5, r5, r1
   24cf4:	add	r1, sp, #7296	; 0x1c80
   24cf8:	add	r1, r1, #28
   24cfc:	eor	r4, r4, r0
   24d00:	ldr	r1, [r1]
   24d04:	add	r0, sp, #7104	; 0x1bc0
   24d08:	add	r0, r0, #8
   24d0c:	orr	r1, ip, r1, lsl #13
   24d10:	str	r1, [r0]
   24d14:	add	r1, sp, #7296	; 0x1c80
   24d18:	add	r1, r1, #28
   24d1c:	add	r0, sp, #7104	; 0x1bc0
   24d20:	ldr	r1, [r1]
   24d24:	add	r0, r0, #20
   24d28:	lsr	lr, r1, #19
   24d2c:	add	r1, sp, #7296	; 0x1c80
   24d30:	add	r1, r1, #24
   24d34:	ldr	r1, [r1]
   24d38:	orr	r1, r8, r1, lsr #29
   24d3c:	str	r1, [r0]
   24d40:	add	r1, sp, #7296	; 0x1c80
   24d44:	add	r1, r1, #24
   24d48:	add	r0, sp, #7296	; 0x1c80
   24d4c:	ldr	r1, [r1]
   24d50:	add	r0, r0, #28
   24d54:	ldr	r9, [r0]
   24d58:	lsl	ip, r1, #3
   24d5c:	ldr	r1, [sp, #1240]	; 0x4d8
   24d60:	orr	r1, r1, r9, lsl #26
   24d64:	ldrd	r8, [sp, #48]	; 0x30
   24d68:	str	r1, [sp, #1240]	; 0x4d8
   24d6c:	adds	r8, r8, r2
   24d70:	adc	r9, r9, r3
   24d74:	adds	r2, r2, r6
   24d78:	add	r6, sp, #1232	; 0x4d0
   24d7c:	mov	r0, r8
   24d80:	mov	r1, r9
   24d84:	ldrd	r8, [r6]
   24d88:	add	r6, sp, #7296	; 0x1c80
   24d8c:	add	r6, r6, #24
   24d90:	adc	r3, r3, r7
   24d94:	ldr	r7, [r6]
   24d98:	add	r6, sp, #7104	; 0x1bc0
   24d9c:	add	r6, r6, #12
   24da0:	orr	lr, lr, r7, lsl #13
   24da4:	str	lr, [r6]
   24da8:	add	lr, sp, #7296	; 0x1c80
   24dac:	add	lr, lr, #28
   24db0:	ldrd	r6, [sp, #96]	; 0x60
   24db4:	ldr	lr, [lr]
   24db8:	eor	r8, r8, r4
   24dbc:	adds	r6, r6, r8
   24dc0:	orr	ip, ip, lr, lsr #29
   24dc4:	add	lr, sp, #7104	; 0x1bc0
   24dc8:	add	lr, lr, #16
   24dcc:	str	ip, [lr]
   24dd0:	add	ip, sp, #7296	; 0x1c80
   24dd4:	add	ip, ip, #28
   24dd8:	eor	r9, r9, r5
   24ddc:	ldr	ip, [ip]
   24de0:	adc	r7, r7, r9
   24de4:	mov	r4, r6
   24de8:	lsr	ip, ip, #6
   24dec:	str	ip, [sp, #1244]	; 0x4dc
   24df0:	add	ip, sp, #7104	; 0x1bc0
   24df4:	add	ip, ip, #8
   24df8:	ldrd	r8, [lr]
   24dfc:	mov	r5, r7
   24e00:	ldrd	r6, [ip]
   24e04:	lsr	ip, r2, #28
   24e08:	str	ip, [sp, #48]	; 0x30
   24e0c:	eor	r6, r6, r8
   24e10:	add	r8, sp, #7232	; 0x1c40
   24e14:	add	r8, r8, #48	; 0x30
   24e18:	eor	r7, r7, r9
   24e1c:	b	24e30 <dcngettext@plt+0x13e40>
   24e20:	bcc	ff5e39d8 <stdout@@GLIBC_2.4+0xff5a886c>
   24e24:	svcpl	0x00cb6fab
   24e28:	bmi	11fae8c <stdout@@GLIBC_2.4+0x11bfd20>
   24e2c:	mcrrvs	9, 8, r1, r4, cr12	; <UNPREDICTABLE>
   24e30:	ldrd	r8, [r8]
   24e34:	lsl	ip, r3, #30
   24e38:	str	ip, [sp, #56]	; 0x38
   24e3c:	adds	r8, r8, r4
   24e40:	add	r4, sp, #1232	; 0x4d0
   24e44:	adc	r9, r9, r5
   24e48:	add	r4, r4, #8
   24e4c:	strd	r8, [sp]
   24e50:	ldrd	r8, [r4]
   24e54:	add	r4, sp, #7104	; 0x1bc0
   24e58:	add	r4, r4, #48	; 0x30
   24e5c:	eor	r9, r9, r7
   24e60:	ldr	r7, [sp, #48]	; 0x30
   24e64:	eor	r8, r8, r6
   24e68:	orr	r7, r7, r3, lsl #4
   24e6c:	str	r7, [r4]
   24e70:	ldr	r6, [sp, #56]	; 0x38
   24e74:	add	r4, sp, #7104	; 0x1bc0
   24e78:	add	r4, r4, #60	; 0x3c
   24e7c:	orr	r6, r6, r2, lsr #2
   24e80:	str	r6, [r4]
   24e84:	add	r4, sp, #7104	; 0x1bc0
   24e88:	lsr	lr, r0, #14
   24e8c:	add	r4, r4, #24
   24e90:	orr	lr, lr, r1, lsl #18
   24e94:	str	lr, [r4]
   24e98:	add	r4, sp, #7104	; 0x1bc0
   24e9c:	lsr	ip, r0, #18
   24ea0:	add	r4, r4, #32
   24ea4:	orr	ip, ip, r1, lsl #14
   24ea8:	str	ip, [r4]
   24eac:	ldrd	r4, [sp]
   24eb0:	strd	sl, [sp, #48]	; 0x30
   24eb4:	lsr	r7, r3, #28
   24eb8:	adds	r4, r4, r8
   24ebc:	adc	r5, r5, r9
   24ec0:	mov	r8, r4
   24ec4:	mov	r9, r5
   24ec8:	lsl	r6, r2, #30
   24ecc:	strd	r8, [sp, #56]	; 0x38
   24ed0:	ldrd	r8, [sp, #32]
   24ed4:	orr	r7, r7, r2, lsl #4
   24ed8:	lsr	lr, r1, #14
   24edc:	eor	fp, fp, r9
   24ee0:	add	r9, sp, #7104	; 0x1bc0
   24ee4:	add	r9, r9, #52	; 0x34
   24ee8:	str	r7, [r9]
   24eec:	orr	r9, r6, r3, lsr #2
   24ef0:	add	r6, sp, #7104	; 0x1bc0
   24ef4:	add	r6, r6, #56	; 0x38
   24ef8:	str	r9, [r6]
   24efc:	add	r6, sp, #7104	; 0x1bc0
   24f00:	add	r6, r6, #28
   24f04:	orr	lr, lr, r0, lsl #18
   24f08:	str	lr, [r6]
   24f0c:	add	lr, sp, #7104	; 0x1bc0
   24f10:	lsr	ip, r1, #18
   24f14:	add	lr, lr, #36	; 0x24
   24f18:	eor	sl, sl, r8
   24f1c:	orr	ip, ip, r0, lsl #14
   24f20:	lsl	r8, r3, #25
   24f24:	str	ip, [lr]
   24f28:	orr	ip, r8, r2, lsr #7
   24f2c:	add	lr, sp, #7168	; 0x1c00
   24f30:	ldrd	r8, [sp, #32]
   24f34:	mov	r4, sl
   24f38:	add	lr, lr, #4
   24f3c:	add	r6, sp, #7104	; 0x1bc0
   24f40:	and	r4, r4, r0
   24f44:	lsl	r7, r1, #23
   24f48:	add	r6, r6, #44	; 0x2c
   24f4c:	str	ip, [lr]
   24f50:	eor	r8, r8, r4
   24f54:	orr	lr, r7, r0, lsr #9
   24f58:	lsl	ip, r2, #25
   24f5c:	add	r4, sp, #7168	; 0x1c00
   24f60:	str	lr, [r6]
   24f64:	orr	ip, ip, r3, lsr #7
   24f68:	lsl	lr, r0, #23
   24f6c:	str	ip, [r4]
   24f70:	orr	ip, lr, r1, lsr #9
   24f74:	add	lr, sp, #7104	; 0x1bc0
   24f78:	add	lr, lr, #40	; 0x28
   24f7c:	str	ip, [lr]
   24f80:	add	ip, sp, #7104	; 0x1bc0
   24f84:	mov	r5, fp
   24f88:	add	ip, ip, #24
   24f8c:	and	r5, r5, r1
   24f90:	eor	r9, r9, r5
   24f94:	ldrd	r4, [ip]
   24f98:	add	ip, sp, #7104	; 0x1bc0
   24f9c:	add	ip, ip, #32
   24fa0:	ldrd	sl, [sp, #40]	; 0x28
   24fa4:	strd	r8, [sp, #40]	; 0x28
   24fa8:	ldrd	r8, [ip]
   24fac:	orr	r6, sl, r2
   24fb0:	orr	r7, fp, r3
   24fb4:	eor	r4, r4, r8
   24fb8:	eor	r5, r5, r9
   24fbc:	mov	r8, r4
   24fc0:	mov	r9, r5
   24fc4:	ldrd	r4, [sp, #16]
   24fc8:	add	ip, sp, #7104	; 0x1bc0
   24fcc:	add	ip, ip, #48	; 0x30
   24fd0:	and	r4, r4, r6
   24fd4:	and	r5, r5, r7
   24fd8:	mov	r6, r4
   24fdc:	mov	r7, r5
   24fe0:	ldrd	r4, [lr]
   24fe4:	add	lr, sp, #1264	; 0x4f0
   24fe8:	eor	r4, r4, r8
   24fec:	eor	r5, r5, r9
   24ff0:	strd	r4, [sp, #64]	; 0x40
   24ff4:	mov	r4, sl
   24ff8:	mov	r5, fp
   24ffc:	and	r4, r4, r2
   25000:	and	r5, r5, r3
   25004:	orr	r8, r6, r4
   25008:	orr	r9, r7, r5
   2500c:	ldrd	r4, [ip]
   25010:	add	ip, sp, #7104	; 0x1bc0
   25014:	add	ip, ip, #56	; 0x38
   25018:	ldrd	r6, [ip]
   2501c:	add	ip, sp, #7168	; 0x1c00
   25020:	eor	r4, r4, r6
   25024:	eor	r5, r5, r7
   25028:	ldrd	r6, [ip]
   2502c:	add	ip, sp, #7168	; 0x1c00
   25030:	add	ip, ip, #8
   25034:	eor	r6, r6, r4
   25038:	eor	r7, r7, r5
   2503c:	mov	r4, r6
   25040:	adds	r6, r8, r4
   25044:	mov	r5, r7
   25048:	adc	r7, r9, r5
   2504c:	mov	r4, r6
   25050:	mov	r5, r7
   25054:	ldrd	r6, [ip]
   25058:	ldr	ip, [sp, #1260]	; 0x4ec
   2505c:	adds	r6, r6, r4
   25060:	adc	r7, r7, r5
   25064:	ldrd	r4, [lr]
   25068:	strd	r6, [sp, #72]	; 0x48
   2506c:	add	ip, ip, #128	; 0x80
   25070:	adds	r6, sl, r4
   25074:	adc	r7, fp, r5
   25078:	ldrd	sl, [sp, #48]	; 0x30
   2507c:	strd	r6, [lr]
   25080:	add	lr, sp, #7168	; 0x1c00
   25084:	add	lr, lr, #24
   25088:	ldrd	r4, [lr]
   2508c:	ldrd	r6, [sp, #16]
   25090:	str	ip, [sp, #1260]	; 0x4ec
   25094:	adds	sl, sl, r4
   25098:	adc	fp, fp, r5
   2509c:	strd	sl, [lr]
   250a0:	add	lr, sp, #1264	; 0x4f0
   250a4:	add	lr, lr, #8
   250a8:	ldrd	r4, [lr]
   250ac:	adds	r6, r6, r4
   250b0:	adc	r7, r7, r5
   250b4:	strd	r6, [lr]
   250b8:	add	lr, sp, #7168	; 0x1c00
   250bc:	add	lr, lr, #32
   250c0:	ldrd	r6, [sp, #32]
   250c4:	ldrd	r4, [lr]
   250c8:	adds	r6, r6, r4
   250cc:	adc	r7, r7, r5
   250d0:	strd	r6, [lr]
   250d4:	add	lr, sp, #7168	; 0x1c00
   250d8:	add	lr, lr, #16
   250dc:	ldrd	r4, [lr]
   250e0:	adds	r4, r4, r0
   250e4:	adc	r5, r5, r1
   250e8:	add	r1, sp, #1248	; 0x4e0
   250ec:	strd	r4, [lr]
   250f0:	ldrd	r0, [r1]
   250f4:	add	lr, sp, #7296	; 0x1c80
   250f8:	add	lr, lr, #40	; 0x28
   250fc:	adds	r0, r0, r2
   25100:	adc	r1, r1, r3
   25104:	add	r3, sp, #1248	; 0x4e0
   25108:	ldrd	r8, [sp, #64]	; 0x40
   2510c:	strd	r0, [r3]
   25110:	sub	r3, pc, #752	; 0x2f0
   25114:	ldrd	r2, [r3]
   25118:	ldrd	r0, [sp, #56]	; 0x38
   2511c:	strd	r0, [lr]
   25120:	adds	r0, r0, r2
   25124:	adc	r1, r1, r3
   25128:	mov	r2, r0
   2512c:	mov	r3, r1
   25130:	ldrd	r0, [sp, #24]
   25134:	adds	r0, r0, r2
   25138:	adc	r1, r1, r3
   2513c:	mov	r2, r0
   25140:	mov	r3, r1
   25144:	ldrd	r0, [sp, #40]	; 0x28
   25148:	adds	r0, r0, r2
   2514c:	adc	r1, r1, r3
   25150:	adds	r8, r8, r0
   25154:	adc	r9, r9, r1
   25158:	add	r1, sp, #1280	; 0x500
   2515c:	ldrd	r2, [sp, #8]
   25160:	ldrd	r0, [r1]
   25164:	adds	r2, r2, r8
   25168:	adc	r3, r3, r9
   2516c:	adds	r0, r0, r2
   25170:	adc	r1, r1, r3
   25174:	mov	r2, r0
   25178:	mov	r3, r1
   2517c:	ldrd	r0, [sp, #72]	; 0x48
   25180:	adds	r0, r0, r8
   25184:	adc	r1, r1, r9
   25188:	mov	r9, r1
   2518c:	add	r1, sp, #7168	; 0x1c00
   25190:	mov	r8, r0
   25194:	add	r1, r1, #8
   25198:	strd	r8, [r1]
   2519c:	add	r1, sp, #7168	; 0x1c00
   251a0:	add	r1, r1, #40	; 0x28
   251a4:	add	r0, sp, #1280	; 0x500
   251a8:	ldr	r1, [r1]
   251ac:	strd	r2, [r0]
   251b0:	cmp	r1, ip
   251b4:	add	r1, sp, #7168	; 0x1c00
   251b8:	add	r1, r1, #44	; 0x2c
   251bc:	strd	r8, [sp, #8]
   251c0:	ldr	r1, [r1]
   251c4:	add	r0, sp, #1264	; 0x4f0
   251c8:	add	r0, r0, #8
   251cc:	strd	r8, [r1]
   251d0:	mov	r8, r2
   251d4:	mov	r9, r3
   251d8:	add	r3, sp, #1248	; 0x4e0
   251dc:	strd	r8, [r1, #32]
   251e0:	ldrd	r8, [r3]
   251e4:	add	r3, sp, #1264	; 0x4f0
   251e8:	strd	sl, [r1, #48]	; 0x30
   251ec:	strd	r8, [r1, #8]
   251f0:	ldrd	r2, [r3]
   251f4:	mov	r8, r4
   251f8:	mov	r9, r5
   251fc:	ldrd	r4, [r0]
   25200:	strd	r8, [r1, #40]	; 0x28
   25204:	strd	r2, [r1, #16]
   25208:	strd	r4, [r1, #24]
   2520c:	strd	r6, [r1, #56]	; 0x38
   25210:	add	r1, sp, #1280	; 0x500
   25214:	strd	r8, [sp, #48]	; 0x30
   25218:	ldrd	r0, [r1]
   2521c:	strd	r2, [sp, #64]	; 0x40
   25220:	mov	r8, r6
   25224:	strd	r0, [sp, #24]
   25228:	add	r1, sp, #1248	; 0x4e0
   2522c:	mov	r9, r7
   25230:	ldrd	r0, [r1]
   25234:	strd	r0, [sp, #40]	; 0x28
   25238:	strd	sl, [sp, #32]
   2523c:	strd	r4, [sp, #16]
   25240:	bhi	12eb8 <dcngettext@plt+0x1ec8>
   25244:	add	sp, sp, #7296	; 0x1c80
   25248:	add	sp, sp, #52	; 0x34
   2524c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25254:	mov	r4, r0
   25258:	ldr	ip, [r0, #80]	; 0x50
   2525c:	ldrd	r0, [r0, #64]	; 0x40
   25260:	cmp	ip, #111	; 0x6f
   25264:	mov	r3, #0
   25268:	movhi	r5, #336	; 0x150
   2526c:	movls	r5, #208	; 0xd0
   25270:	movhi	lr, #328	; 0x148
   25274:	movls	lr, #200	; 0xc8
   25278:	movhi	sl, #256	; 0x100
   2527c:	movls	sl, #128	; 0x80
   25280:	movhi	fp, #240	; 0xf0
   25284:	movls	fp, #112	; 0x70
   25288:	adds	r0, r0, ip
   2528c:	adc	r1, r1, r3
   25290:	cmp	r3, r1
   25294:	cmpeq	ip, r0
   25298:	sub	sp, sp, #20
   2529c:	strd	r0, [r4, #64]	; 0x40
   252a0:	ldrd	r6, [r4, #72]	; 0x48
   252a4:	bls	252b4 <dcngettext@plt+0x142c4>
   252a8:	adds	r6, r6, #1
   252ac:	adc	r7, r7, #0
   252b0:	strd	r6, [r4, #72]	; 0x48
   252b4:	lsl	r3, r7, #3
   252b8:	lsr	r8, r1, #29
   252bc:	orr	r3, r3, r6, lsr #29
   252c0:	lsl	r2, r6, #3
   252c4:	mov	r9, #0
   252c8:	orr	r2, r2, r8
   252cc:	orr	r3, r3, r9
   252d0:	add	r6, sp, #8
   252d4:	rev	r2, r2
   252d8:	rev	r3, r3
   252dc:	str	r2, [sp, #12]
   252e0:	str	r3, [sp, #8]
   252e4:	ldm	r6!, {r0, r1}
   252e8:	add	r3, r4, lr
   252ec:	mov	r6, sp
   252f0:	str	r0, [r4, lr]
   252f4:	str	r1, [r3, #4]
   252f8:	ldr	r3, [r4, #68]	; 0x44
   252fc:	ldr	r2, [r4, #64]	; 0x40
   25300:	add	lr, r4, r5
   25304:	lsl	r3, r3, #3
   25308:	orr	r3, r3, r2, lsr #29
   2530c:	lsl	r2, r2, #3
   25310:	rev	r3, r3
   25314:	rev	r2, r2
   25318:	str	r2, [sp, #4]
   2531c:	str	r3, [sp]
   25320:	ldm	r6!, {r0, r1}
   25324:	add	r6, r4, #88	; 0x58
   25328:	sub	r2, fp, ip
   2532c:	str	r0, [r4, r5]
   25330:	str	r1, [lr, #4]
   25334:	add	r0, r6, ip
   25338:	ldr	r1, [pc, #24]	; 25358 <dcngettext@plt+0x14368>
   2533c:	bl	10dc8 <memcpy@plt>
   25340:	mov	r2, r4
   25344:	mov	r1, sl
   25348:	mov	r0, r6
   2534c:	add	sp, sp, #20
   25350:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25354:	b	12da0 <dcngettext@plt+0x1db0>
   25358:	ldrdeq	r9, [r2], -r8
   2535c:	push	{r4, r5, r6, lr}
   25360:	mov	r5, r1
   25364:	mov	r4, r0
   25368:	bl	25250 <dcngettext@plt+0x14260>
   2536c:	mov	r1, r5
   25370:	mov	r0, r4
   25374:	pop	{r4, r5, r6, lr}
   25378:	b	12cf0 <dcngettext@plt+0x1d00>
   2537c:	push	{r4, r5, r6, lr}
   25380:	mov	r5, r1
   25384:	mov	r4, r0
   25388:	bl	25250 <dcngettext@plt+0x14260>
   2538c:	mov	r1, r5
   25390:	mov	r0, r4
   25394:	pop	{r4, r5, r6, lr}
   25398:	b	12d48 <dcngettext@plt+0x1d58>
   2539c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   253a0:	mov	r6, r2
   253a4:	ldr	r4, [r2, #80]	; 0x50
   253a8:	mov	sl, r0
   253ac:	cmp	r4, #0
   253b0:	mov	r8, r1
   253b4:	bne	2547c <dcngettext@plt+0x1448c>
   253b8:	cmp	r8, #127	; 0x7f
   253bc:	bls	2546c <dcngettext@plt+0x1447c>
   253c0:	tst	sl, #7
   253c4:	beq	25450 <dcngettext@plt+0x14460>
   253c8:	cmp	r8, #128	; 0x80
   253cc:	add	r9, r6, #88	; 0x58
   253d0:	beq	25428 <dcngettext@plt+0x14438>
   253d4:	mov	r5, r8
   253d8:	mov	r4, sl
   253dc:	mov	r7, #128	; 0x80
   253e0:	mov	r1, r4
   253e4:	mov	r2, r7
   253e8:	mov	r0, r9
   253ec:	bl	10dc8 <memcpy@plt>
   253f0:	sub	r5, r5, #128	; 0x80
   253f4:	mov	r2, r6
   253f8:	mov	r1, r7
   253fc:	bl	12da0 <dcngettext@plt+0x1db0>
   25400:	cmp	r5, #128	; 0x80
   25404:	add	r4, r4, #128	; 0x80
   25408:	bhi	253e0 <dcngettext@plt+0x143f0>
   2540c:	sub	r3, r8, #129	; 0x81
   25410:	bic	r2, r3, #127	; 0x7f
   25414:	mov	r3, r2
   25418:	sub	r8, r8, #128	; 0x80
   2541c:	add	r2, r2, #128	; 0x80
   25420:	sub	r8, r8, r3
   25424:	add	sl, sl, r2
   25428:	ldr	r4, [r6, #80]	; 0x50
   2542c:	mov	r1, sl
   25430:	add	r0, r9, r4
   25434:	mov	r2, r8
   25438:	add	r4, r4, r8
   2543c:	bl	10dc8 <memcpy@plt>
   25440:	cmp	r4, #127	; 0x7f
   25444:	bhi	254bc <dcngettext@plt+0x144cc>
   25448:	str	r4, [r6, #80]	; 0x50
   2544c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25450:	bic	r4, r8, #127	; 0x7f
   25454:	mov	r0, sl
   25458:	mov	r1, r4
   2545c:	mov	r2, r6
   25460:	bl	12da0 <dcngettext@plt+0x1db0>
   25464:	and	r8, r8, #127	; 0x7f
   25468:	add	sl, sl, r4
   2546c:	cmp	r8, #0
   25470:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   25474:	add	r9, r6, #88	; 0x58
   25478:	b	25428 <dcngettext@plt+0x14438>
   2547c:	rsb	r5, r4, #256	; 0x100
   25480:	cmp	r5, r1
   25484:	movcs	r5, r1
   25488:	add	r7, r2, #88	; 0x58
   2548c:	mov	r1, sl
   25490:	mov	r2, r5
   25494:	add	r0, r7, r4
   25498:	bl	10dc8 <memcpy@plt>
   2549c:	ldr	r1, [r6, #80]	; 0x50
   254a0:	add	r1, r5, r1
   254a4:	cmp	r1, #128	; 0x80
   254a8:	str	r1, [r6, #80]	; 0x50
   254ac:	bhi	254e8 <dcngettext@plt+0x144f8>
   254b0:	add	sl, sl, r5
   254b4:	sub	r8, r8, r5
   254b8:	b	253b8 <dcngettext@plt+0x143c8>
   254bc:	sub	r4, r4, #128	; 0x80
   254c0:	mov	r2, r6
   254c4:	mov	r1, #128	; 0x80
   254c8:	mov	r0, r9
   254cc:	bl	12da0 <dcngettext@plt+0x1db0>
   254d0:	mov	r0, r9
   254d4:	mov	r2, r4
   254d8:	add	r1, r6, #216	; 0xd8
   254dc:	bl	10dc8 <memcpy@plt>
   254e0:	str	r4, [r6, #80]	; 0x50
   254e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   254e8:	mov	r2, r6
   254ec:	mov	r0, r7
   254f0:	bic	r1, r1, #127	; 0x7f
   254f4:	bl	12da0 <dcngettext@plt+0x1db0>
   254f8:	ldr	r2, [r6, #80]	; 0x50
   254fc:	add	r1, r4, r5
   25500:	and	r2, r2, #127	; 0x7f
   25504:	bic	r1, r1, #127	; 0x7f
   25508:	add	r1, r7, r1
   2550c:	mov	r0, r7
   25510:	str	r2, [r6, #80]	; 0x50
   25514:	bl	10dc8 <memcpy@plt>
   25518:	b	254b0 <dcngettext@plt+0x144c0>
   2551c:	push	{r4, r5, r6, r8, r9, lr}
   25520:	sub	sp, sp, #344	; 0x158
   25524:	add	r5, pc, #156	; 0x9c
   25528:	ldrd	r4, [r5]
   2552c:	mov	r6, r2
   25530:	add	r3, pc, #152	; 0x98
   25534:	ldrd	r2, [r3]
   25538:	strd	r4, [sp]
   2553c:	add	r5, pc, #148	; 0x94
   25540:	ldrd	r4, [r5]
   25544:	strd	r2, [sp, #24]
   25548:	add	r3, pc, #144	; 0x90
   2554c:	ldrd	r2, [r3]
   25550:	strd	r4, [sp, #16]
   25554:	add	r5, pc, #140	; 0x8c
   25558:	ldrd	r4, [r5]
   2555c:	strd	r2, [sp, #40]	; 0x28
   25560:	add	r3, pc, #136	; 0x88
   25564:	ldrd	r2, [r3]
   25568:	strd	r4, [sp, #32]
   2556c:	add	r5, pc, #132	; 0x84
   25570:	ldrd	r4, [r5]
   25574:	add	r9, pc, #132	; 0x84
   25578:	ldrd	r8, [r9]
   2557c:	strd	r2, [sp, #56]	; 0x38
   25580:	strd	r4, [sp, #48]	; 0x30
   25584:	mov	r4, #0
   25588:	mov	r5, #0
   2558c:	mov	r3, #0
   25590:	mov	r2, sp
   25594:	str	r3, [sp, #80]	; 0x50
   25598:	strd	r8, [sp, #8]
   2559c:	strd	r4, [sp, #72]	; 0x48
   255a0:	strd	r4, [sp, #64]	; 0x40
   255a4:	bl	2539c <dcngettext@plt+0x143ac>
   255a8:	mov	r0, sp
   255ac:	bl	25250 <dcngettext@plt+0x14260>
   255b0:	mov	r1, r6
   255b4:	mov	r0, sp
   255b8:	bl	12cf0 <dcngettext@plt+0x1d00>
   255bc:	add	sp, sp, #344	; 0x158
   255c0:	pop	{r4, r5, r6, r8, r9, pc}
   255c4:	nop			; (mov r0, r0)
   255c8:	vtbl.8	d12, {d12-d13}, d8
   255cc:	bvs	29ef70 <stdout@@GLIBC_2.4+0x263e04>
   255d0:	svcpl	0x001d36f1
   255d4:	strbge	pc, [pc, #-1338]	; 250a2 <dcngettext@plt+0x140b2>	; <UNPREDICTABLE>
   255d8:	vcmla.f32	d15, d4, d27[0], #90
   255dc:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   255e0:	blcs	fc0664 <stdout@@GLIBC_2.4+0xf854f8>
   255e4:	blls	17f81c <stdout@@GLIBC_2.4+0x1446b0>
   255e8:	sfmge	f0, 3, [r6, #836]!	; 0x344
   255ec:	tstpl	lr, pc, ror r2
   255f0:	cmnne	lr, #1073741854	; 0x4000001e
   255f4:	blpl	ff858a60 <stdout@@GLIBC_2.4+0xff81d8f4>
   255f8:	blx	1094bae <stdout@@GLIBC_2.4+0x1059a42>
   255fc:	svcne	0x0083d9ab
   25600:	strbhi	sl, [sl], #1851	; 0x73b
   25604:	bllt	1a11020 <stdout@@GLIBC_2.4+0x19d5eb4>
   25608:	push	{r4, r5, r6, r8, r9, lr}
   2560c:	sub	sp, sp, #344	; 0x158
   25610:	add	r5, pc, #152	; 0x98
   25614:	ldrd	r4, [r5]
   25618:	mov	r6, r2
   2561c:	add	r3, pc, #148	; 0x94
   25620:	ldrd	r2, [r3]
   25624:	strd	r4, [sp]
   25628:	add	r5, pc, #144	; 0x90
   2562c:	ldrd	r4, [r5]
   25630:	strd	r2, [sp, #24]
   25634:	add	r3, pc, #140	; 0x8c
   25638:	ldrd	r2, [r3]
   2563c:	strd	r4, [sp, #16]
   25640:	add	r5, pc, #136	; 0x88
   25644:	ldrd	r4, [r5]
   25648:	strd	r2, [sp, #40]	; 0x28
   2564c:	add	r3, pc, #132	; 0x84
   25650:	ldrd	r2, [r3]
   25654:	strd	r4, [sp, #32]
   25658:	add	r5, pc, #128	; 0x80
   2565c:	ldrd	r4, [r5]
   25660:	add	r9, pc, #128	; 0x80
   25664:	ldrd	r8, [r9]
   25668:	strd	r2, [sp, #56]	; 0x38
   2566c:	strd	r4, [sp, #48]	; 0x30
   25670:	mov	r4, #0
   25674:	mov	r5, #0
   25678:	mov	r3, #0
   2567c:	mov	r2, sp
   25680:	str	r3, [sp, #80]	; 0x50
   25684:	strd	r8, [sp, #8]
   25688:	strd	r4, [sp, #72]	; 0x48
   2568c:	strd	r4, [sp, #64]	; 0x40
   25690:	bl	2539c <dcngettext@plt+0x143ac>
   25694:	mov	r0, sp
   25698:	bl	25250 <dcngettext@plt+0x14260>
   2569c:	mov	r1, r6
   256a0:	mov	r0, sp
   256a4:	bl	12d48 <dcngettext@plt+0x1d58>
   256a8:	add	sp, sp, #344	; 0x158
   256ac:	pop	{r4, r5, r6, r8, r9, pc}
   256b0:	ldrdgt	r9, [r5, -r8]
   256b4:	blgt	fef0cc30 <stdout@@GLIBC_2.4+0xfeed1ac4>
   256b8:			; <UNDEFINED> instruction: 0xf70e5939
   256bc:	strne	lr, [pc, #-3288]!	; 249ec <dcngettext@plt+0x139fc>
   256c0:	rsbscc	sp, r0, r7, lsl sp
   256c4:	cmpls	r9, sl, asr r1
   256c8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   256cc:			; <UNDEFINED> instruction: 0x8eb44a87
   256d0:			; <UNDEFINED> instruction: 0xffc00b31
   256d4:	ldrvs	r2, [r3, -r7, ror #12]!
   256d8:	cdplt	15, 15, cr4, cr10, cr4, {5}
   256dc:			; <UNDEFINED> instruction: 0x47b5481d
   256e0:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   256e4:	blle	330f20 <stdout@@GLIBC_2.4+0x2f5db4>
   256e8:	ldrbtcc	sp, [ip], -r7, lsl #10
   256ec:	addsvs	r2, sl, #688128	; 0xa8000
   256f0:	push	{r4, r5}
   256f4:	pop	{r4, r5}
   256f8:	b	10d98 <posix_fadvise64@plt>
   256fc:	cmp	r0, #0
   25700:	bxeq	lr
   25704:	push	{r4, lr}
   25708:	sub	sp, sp, #16
   2570c:	mov	r4, r1
   25710:	bl	10f30 <fileno@plt>
   25714:	mov	r2, #0
   25718:	mov	r3, #0
   2571c:	str	r4, [sp, #8]
   25720:	strd	r2, [sp]
   25724:	bl	10d98 <posix_fadvise64@plt>
   25728:	add	sp, sp, #16
   2572c:	pop	{r4, pc}
   25730:	push	{r4, r5, lr}
   25734:	sub	sp, sp, #12
   25738:	mov	r4, r0
   2573c:	bl	10f30 <fileno@plt>
   25740:	cmp	r0, #0
   25744:	mov	r0, r4
   25748:	blt	257c4 <dcngettext@plt+0x147d4>
   2574c:	bl	10e94 <__freading@plt>
   25750:	cmp	r0, #0
   25754:	bne	25790 <dcngettext@plt+0x147a0>
   25758:	mov	r0, r4
   2575c:	bl	257d0 <dcngettext@plt+0x147e0>
   25760:	cmp	r0, #0
   25764:	beq	257c0 <dcngettext@plt+0x147d0>
   25768:	bl	10ef4 <__errno_location@plt>
   2576c:	mov	r5, r0
   25770:	mov	r0, r4
   25774:	ldr	r4, [r5]
   25778:	bl	10f48 <fclose@plt>
   2577c:	cmp	r4, #0
   25780:	mvnne	r0, #0
   25784:	strne	r4, [r5]
   25788:	add	sp, sp, #12
   2578c:	pop	{r4, r5, pc}
   25790:	mov	r0, r4
   25794:	bl	10f30 <fileno@plt>
   25798:	mov	r3, #1
   2579c:	str	r3, [sp]
   257a0:	mov	r2, #0
   257a4:	mov	r3, #0
   257a8:	bl	10e40 <lseek64@plt>
   257ac:	mvn	r3, #0
   257b0:	mvn	r2, #0
   257b4:	cmp	r1, r3
   257b8:	cmpeq	r0, r2
   257bc:	bne	25758 <dcngettext@plt+0x14768>
   257c0:	mov	r0, r4
   257c4:	add	sp, sp, #12
   257c8:	pop	{r4, r5, lr}
   257cc:	b	10f48 <fclose@plt>
   257d0:	push	{r4, lr}
   257d4:	subs	r4, r0, #0
   257d8:	sub	sp, sp, #8
   257dc:	beq	257f8 <dcngettext@plt+0x14808>
   257e0:	bl	10e94 <__freading@plt>
   257e4:	cmp	r0, #0
   257e8:	beq	257f8 <dcngettext@plt+0x14808>
   257ec:	ldr	r3, [r4]
   257f0:	tst	r3, #256	; 0x100
   257f4:	bne	25808 <dcngettext@plt+0x14818>
   257f8:	mov	r0, r4
   257fc:	add	sp, sp, #8
   25800:	pop	{r4, lr}
   25804:	b	10da4 <fflush@plt>
   25808:	mov	r3, #1
   2580c:	str	r3, [sp]
   25810:	mov	r2, #0
   25814:	mov	r3, #0
   25818:	mov	r0, r4
   2581c:	bl	25920 <dcngettext@plt+0x14930>
   25820:	mov	r0, r4
   25824:	add	sp, sp, #8
   25828:	pop	{r4, lr}
   2582c:	b	10da4 <fflush@plt>
   25830:	push	{r4, r5, r6, lr}
   25834:	mov	r5, r1
   25838:	bl	10fa8 <fopen64@plt>
   2583c:	subs	r4, r0, #0
   25840:	beq	25850 <dcngettext@plt+0x14860>
   25844:	bl	10f30 <fileno@plt>
   25848:	cmp	r0, #2
   2584c:	bls	25858 <dcngettext@plt+0x14868>
   25850:	mov	r0, r4
   25854:	pop	{r4, r5, r6, pc}
   25858:	bl	27898 <dcngettext@plt+0x168a8>
   2585c:	subs	r6, r0, #0
   25860:	blt	258a8 <dcngettext@plt+0x148b8>
   25864:	mov	r0, r4
   25868:	bl	25730 <dcngettext@plt+0x14740>
   2586c:	cmp	r0, #0
   25870:	bne	25888 <dcngettext@plt+0x14898>
   25874:	mov	r1, r5
   25878:	mov	r0, r6
   2587c:	bl	10d50 <fdopen@plt>
   25880:	subs	r4, r0, #0
   25884:	bne	25850 <dcngettext@plt+0x14860>
   25888:	bl	10ef4 <__errno_location@plt>
   2588c:	mov	r4, #0
   25890:	mov	r5, r0
   25894:	mov	r0, r6
   25898:	ldr	r6, [r5]
   2589c:	bl	10fe4 <close@plt>
   258a0:	str	r6, [r5]
   258a4:	b	25850 <dcngettext@plt+0x14860>
   258a8:	bl	10ef4 <__errno_location@plt>
   258ac:	mov	r5, r0
   258b0:	mov	r0, r4
   258b4:	ldr	r6, [r5]
   258b8:	mov	r4, #0
   258bc:	bl	25730 <dcngettext@plt+0x14740>
   258c0:	str	r6, [r5]
   258c4:	b	25850 <dcngettext@plt+0x14860>
   258c8:	push	{r4, r5, lr}
   258cc:	sub	sp, sp, #12
   258d0:	mov	r5, r0
   258d4:	bl	10ef4 <__errno_location@plt>
   258d8:	mov	r2, #0
   258dc:	mov	r4, r0
   258e0:	ldr	r3, [r0]
   258e4:	str	r2, [r4]
   258e8:	mov	r0, r5
   258ec:	str	r3, [sp]
   258f0:	str	r3, [sp, #4]
   258f4:	bl	10db0 <free@plt>
   258f8:	ldr	r3, [r4]
   258fc:	add	r2, sp, #8
   25900:	cmp	r3, #0
   25904:	moveq	r3, #4
   25908:	movne	r3, #0
   2590c:	add	r3, r2, r3
   25910:	ldr	r3, [r3, #-8]
   25914:	str	r3, [r4]
   25918:	add	sp, sp, #12
   2591c:	pop	{r4, r5, pc}
   25920:	push	{r4, r5, r6, r7, r8, lr}
   25924:	sub	sp, sp, #8
   25928:	ldmib	r0, {ip, lr}
   2592c:	mov	r4, r0
   25930:	ldr	r5, [sp, #32]
   25934:	cmp	lr, ip
   25938:	beq	25950 <dcngettext@plt+0x14960>
   2593c:	str	r5, [sp, #32]
   25940:	mov	r0, r4
   25944:	add	sp, sp, #8
   25948:	pop	{r4, r5, r6, r7, r8, lr}
   2594c:	b	10f54 <fseeko64@plt>
   25950:	ldr	lr, [r0, #20]
   25954:	ldr	ip, [r0, #16]
   25958:	cmp	lr, ip
   2595c:	bne	2593c <dcngettext@plt+0x1494c>
   25960:	ldr	r8, [r0, #36]	; 0x24
   25964:	cmp	r8, #0
   25968:	bne	2593c <dcngettext@plt+0x1494c>
   2596c:	mov	r6, r2
   25970:	mov	r7, r3
   25974:	bl	10f30 <fileno@plt>
   25978:	mov	r2, r6
   2597c:	mov	r3, r7
   25980:	str	r5, [sp]
   25984:	bl	10e40 <lseek64@plt>
   25988:	mvn	r3, #0
   2598c:	mvn	r2, #0
   25990:	cmp	r1, r3
   25994:	cmpeq	r0, r2
   25998:	beq	259b8 <dcngettext@plt+0x149c8>
   2599c:	ldr	r3, [r4]
   259a0:	strd	r0, [r4, #80]	; 0x50
   259a4:	mov	r0, r8
   259a8:	bic	r3, r3, #16
   259ac:	str	r3, [r4]
   259b0:	add	sp, sp, #8
   259b4:	pop	{r4, r5, r6, r7, r8, pc}
   259b8:	mvn	r0, #0
   259bc:	b	259b0 <dcngettext@plt+0x149c0>
   259c0:	push	{r4, r5, r6, lr}
   259c4:	subs	r4, r0, #0
   259c8:	beq	25a3c <dcngettext@plt+0x14a4c>
   259cc:	mov	r1, #47	; 0x2f
   259d0:	bl	10f84 <strrchr@plt>
   259d4:	subs	r5, r0, #0
   259d8:	beq	25a28 <dcngettext@plt+0x14a38>
   259dc:	add	r6, r5, #1
   259e0:	sub	r3, r6, r4
   259e4:	cmp	r3, #6
   259e8:	ble	25a28 <dcngettext@plt+0x14a38>
   259ec:	mov	r2, #7
   259f0:	ldr	r1, [pc, #96]	; 25a58 <dcngettext@plt+0x14a68>
   259f4:	sub	r0, r5, #6
   259f8:	bl	10fcc <strncmp@plt>
   259fc:	cmp	r0, #0
   25a00:	bne	25a28 <dcngettext@plt+0x14a38>
   25a04:	mov	r2, #3
   25a08:	ldr	r1, [pc, #76]	; 25a5c <dcngettext@plt+0x14a6c>
   25a0c:	mov	r0, r6
   25a10:	bl	10fcc <strncmp@plt>
   25a14:	cmp	r0, #0
   25a18:	movne	r4, r6
   25a1c:	ldreq	r3, [pc, #60]	; 25a60 <dcngettext@plt+0x14a70>
   25a20:	addeq	r4, r5, #4
   25a24:	streq	r4, [r3]
   25a28:	ldr	r2, [pc, #52]	; 25a64 <dcngettext@plt+0x14a74>
   25a2c:	ldr	r3, [pc, #52]	; 25a68 <dcngettext@plt+0x14a78>
   25a30:	str	r4, [r2]
   25a34:	str	r4, [r3]
   25a38:	pop	{r4, r5, r6, pc}
   25a3c:	ldr	r3, [pc, #40]	; 25a6c <dcngettext@plt+0x14a7c>
   25a40:	mov	r2, #55	; 0x37
   25a44:	mov	r1, #1
   25a48:	ldr	r3, [r3]
   25a4c:	ldr	r0, [pc, #28]	; 25a70 <dcngettext@plt+0x14a80>
   25a50:	bl	10e34 <fwrite@plt>
   25a54:	bl	10fd8 <abort@plt>
   25a58:	muleq	r2, r0, ip
   25a5c:	muleq	r2, r8, ip
   25a60:	andeq	fp, r3, r0, asr r1
   25a64:	andeq	fp, r3, ip, lsl #3
   25a68:	andeq	fp, r3, r4, asr r1
   25a6c:	andeq	fp, r3, r0, ror #2
   25a70:	andeq	r9, r2, r8, asr ip
   25a74:	push	{r4, r5, r6, lr}
   25a78:	mov	r2, #48	; 0x30
   25a7c:	mov	r4, r1
   25a80:	mov	r1, #0
   25a84:	mov	r5, r0
   25a88:	bl	10f18 <memset@plt>
   25a8c:	cmp	r4, #10
   25a90:	beq	25aa0 <dcngettext@plt+0x14ab0>
   25a94:	str	r4, [r5]
   25a98:	mov	r0, r5
   25a9c:	pop	{r4, r5, r6, pc}
   25aa0:	bl	10fd8 <abort@plt>
   25aa4:	push	{r4, r5, r6, lr}
   25aa8:	mov	r4, r0
   25aac:	mov	r5, r1
   25ab0:	bl	2866c <dcngettext@plt+0x1767c>
   25ab4:	ldrb	r3, [r0]
   25ab8:	bic	r3, r3, #32
   25abc:	cmp	r3, #85	; 0x55
   25ac0:	bne	25b20 <dcngettext@plt+0x14b30>
   25ac4:	ldrb	r3, [r0, #1]
   25ac8:	bic	r3, r3, #32
   25acc:	cmp	r3, #84	; 0x54
   25ad0:	bne	25b5c <dcngettext@plt+0x14b6c>
   25ad4:	ldrb	r3, [r0, #2]
   25ad8:	bic	r3, r3, #32
   25adc:	cmp	r3, #70	; 0x46
   25ae0:	bne	25b5c <dcngettext@plt+0x14b6c>
   25ae4:	ldrb	r3, [r0, #3]
   25ae8:	cmp	r3, #45	; 0x2d
   25aec:	bne	25b5c <dcngettext@plt+0x14b6c>
   25af0:	ldrb	r3, [r0, #4]
   25af4:	cmp	r3, #56	; 0x38
   25af8:	bne	25b5c <dcngettext@plt+0x14b6c>
   25afc:	ldrb	r3, [r0, #5]
   25b00:	cmp	r3, #0
   25b04:	bne	25b5c <dcngettext@plt+0x14b6c>
   25b08:	ldrb	r2, [r4]
   25b0c:	ldr	r3, [pc, #152]	; 25bac <dcngettext@plt+0x14bbc>
   25b10:	ldr	r0, [pc, #152]	; 25bb0 <dcngettext@plt+0x14bc0>
   25b14:	cmp	r2, #96	; 0x60
   25b18:	movne	r0, r3
   25b1c:	pop	{r4, r5, r6, pc}
   25b20:	cmp	r3, #71	; 0x47
   25b24:	bne	25b5c <dcngettext@plt+0x14b6c>
   25b28:	ldrb	r3, [r0, #1]
   25b2c:	bic	r3, r3, #32
   25b30:	cmp	r3, #66	; 0x42
   25b34:	bne	25b5c <dcngettext@plt+0x14b6c>
   25b38:	ldrb	r3, [r0, #2]
   25b3c:	cmp	r3, #49	; 0x31
   25b40:	bne	25b5c <dcngettext@plt+0x14b6c>
   25b44:	ldrb	r3, [r0, #3]
   25b48:	cmp	r3, #56	; 0x38
   25b4c:	bne	25b5c <dcngettext@plt+0x14b6c>
   25b50:	ldrb	r3, [r0, #4]
   25b54:	cmp	r3, #48	; 0x30
   25b58:	beq	25b70 <dcngettext@plt+0x14b80>
   25b5c:	ldr	r3, [pc, #80]	; 25bb4 <dcngettext@plt+0x14bc4>
   25b60:	cmp	r5, #9
   25b64:	ldr	r0, [pc, #76]	; 25bb8 <dcngettext@plt+0x14bc8>
   25b68:	movne	r0, r3
   25b6c:	pop	{r4, r5, r6, pc}
   25b70:	ldrb	r3, [r0, #5]
   25b74:	cmp	r3, #51	; 0x33
   25b78:	bne	25b5c <dcngettext@plt+0x14b6c>
   25b7c:	ldrb	r3, [r0, #6]
   25b80:	cmp	r3, #48	; 0x30
   25b84:	bne	25b5c <dcngettext@plt+0x14b6c>
   25b88:	ldrb	r3, [r0, #7]
   25b8c:	cmp	r3, #0
   25b90:	bne	25b5c <dcngettext@plt+0x14b6c>
   25b94:	ldrb	r2, [r4]
   25b98:	ldr	r3, [pc, #28]	; 25bbc <dcngettext@plt+0x14bcc>
   25b9c:	ldr	r0, [pc, #28]	; 25bc0 <dcngettext@plt+0x14bd0>
   25ba0:	cmp	r2, #96	; 0x60
   25ba4:	movne	r0, r3
   25ba8:	pop	{r4, r5, r6, pc}
   25bac:	strdeq	r9, [r2], -r4
   25bb0:	strdeq	r9, [r2], -r0
   25bb4:	andeq	r9, r2, r4, lsl #26
   25bb8:	andeq	r9, r2, r0, lsl #26
   25bbc:	strdeq	r9, [r2], -ip
   25bc0:	strdeq	r9, [r2], -r8
   25bc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25bc8:	sub	sp, sp, #116	; 0x74
   25bcc:	mov	sl, r0
   25bd0:	str	r3, [sp, #24]
   25bd4:	mov	r3, #1
   25bd8:	mov	r8, r1
   25bdc:	str	r2, [sp, #56]	; 0x38
   25be0:	str	r3, [sp, #36]	; 0x24
   25be4:	bl	10e4c <__ctype_get_mb_cur_max@plt>
   25be8:	ldr	r3, [sp, #156]	; 0x9c
   25bec:	mov	fp, r8
   25bf0:	mov	r2, #0
   25bf4:	lsr	r3, r3, #1
   25bf8:	and	r3, r3, #1
   25bfc:	str	r2, [sp, #68]	; 0x44
   25c00:	str	r3, [sp, #28]
   25c04:	str	r2, [sp, #40]	; 0x28
   25c08:	str	r2, [sp, #44]	; 0x2c
   25c0c:	str	r2, [sp, #52]	; 0x34
   25c10:	str	r2, [sp, #64]	; 0x40
   25c14:	str	r2, [sp, #72]	; 0x48
   25c18:	str	sl, [sp, #32]
   25c1c:	str	r0, [sp, #76]	; 0x4c
   25c20:	ldr	r3, [sp, #152]	; 0x98
   25c24:	cmp	r3, #10
   25c28:	ldrls	pc, [pc, r3, lsl #2]
   25c2c:	b	26dec <dcngettext@plt+0x15dfc>
   25c30:	andeq	r5, r2, ip, asr ip
   25c34:	andeq	r5, r2, r4, asr #30
   25c38:	andeq	r5, r2, r8, ror #30
   25c3c:	andeq	r5, r2, ip, lsl #31
   25c40:	strheq	r6, [r2], -r8
   25c44:	andeq	r6, r2, ip, lsl #1
   25c48:	andeq	r6, r2, r4, rrx
   25c4c:	andeq	r5, r2, r0, lsr #31
   25c50:			; <UNDEFINED> instruction: 0x00025fb8
   25c54:			; <UNDEFINED> instruction: 0x00025fb8
   25c58:			; <UNDEFINED> instruction: 0x00025fb8
   25c5c:	mov	r3, #0
   25c60:	mov	r7, r3
   25c64:	str	r3, [sp, #28]
   25c68:	ldr	r3, [sp, #44]	; 0x2c
   25c6c:	mov	sl, #0
   25c70:	eor	r3, r3, #1
   25c74:	str	r3, [sp, #60]	; 0x3c
   25c78:	ldr	r3, [sp, #24]
   25c7c:	cmn	r3, #1
   25c80:	beq	261e4 <dcngettext@plt+0x151f4>
   25c84:	ldr	r3, [sp, #24]
   25c88:	subs	r5, r3, sl
   25c8c:	movne	r5, #1
   25c90:	cmp	r5, #0
   25c94:	beq	261fc <dcngettext@plt+0x1520c>
   25c98:	ldr	r3, [sp, #152]	; 0x98
   25c9c:	ldr	r8, [sp, #44]	; 0x2c
   25ca0:	cmp	r3, #2
   25ca4:	moveq	r8, #0
   25ca8:	andne	r8, r8, #1
   25cac:	ldr	r3, [sp, #52]	; 0x34
   25cb0:	adds	r9, r3, #0
   25cb4:	movne	r9, #1
   25cb8:	ands	r6, r9, r8
   25cbc:	beq	26664 <dcngettext@plt+0x15674>
   25cc0:	ldr	r2, [sp, #52]	; 0x34
   25cc4:	ldr	r1, [sp, #24]
   25cc8:	cmp	r2, #1
   25ccc:	mov	r3, r2
   25cd0:	movls	r3, #0
   25cd4:	movhi	r3, #1
   25cd8:	cmn	r1, #1
   25cdc:	movne	r3, #0
   25ce0:	cmp	r3, #0
   25ce4:	add	r4, sl, r2
   25ce8:	beq	25cf8 <dcngettext@plt+0x14d08>
   25cec:	ldr	r0, [sp, #56]	; 0x38
   25cf0:	bl	10edc <strlen@plt>
   25cf4:	str	r0, [sp, #24]
   25cf8:	ldr	r3, [sp, #24]
   25cfc:	cmp	r3, r4
   25d00:	ldr	r3, [sp, #56]	; 0x38
   25d04:	add	r3, r3, sl
   25d08:	str	r3, [sp, #48]	; 0x30
   25d0c:	bcc	26670 <dcngettext@plt+0x15680>
   25d10:	mov	r0, r3
   25d14:	ldr	r2, [sp, #52]	; 0x34
   25d18:	ldr	r1, [sp, #64]	; 0x40
   25d1c:	bl	10dec <memcmp@plt>
   25d20:	cmp	r0, #0
   25d24:	bne	26670 <dcngettext@plt+0x15680>
   25d28:	ldr	r3, [sp, #28]
   25d2c:	cmp	r3, #0
   25d30:	bne	26eec <dcngettext@plt+0x15efc>
   25d34:	ldr	r3, [sp, #48]	; 0x30
   25d38:	ldrb	r4, [r3]
   25d3c:	cmp	r4, #126	; 0x7e
   25d40:	ldrls	pc, [pc, r4, lsl #2]
   25d44:	b	26604 <dcngettext@plt+0x15614>
   25d48:	andeq	r6, r2, r8, lsr #8
   25d4c:	andeq	r6, r2, r4, lsl #12
   25d50:	andeq	r6, r2, r4, lsl #12
   25d54:	andeq	r6, r2, r4, lsl #12
   25d58:	andeq	r6, r2, r4, lsl #12
   25d5c:	andeq	r6, r2, r4, lsl #12
   25d60:	andeq	r6, r2, r4, lsl #12
   25d64:	andeq	r6, r2, ip, lsl #8
   25d68:	strdeq	r6, [r2], -r0
   25d6c:	andeq	r6, r2, ip, ror #11
   25d70:	andeq	r6, r2, r0, asr r3
   25d74:	andeq	r6, r2, r4, lsr r3
   25d78:	andeq	r6, r2, r8, asr #11
   25d7c:	andeq	r6, r2, r4, lsr #11
   25d80:	andeq	r6, r2, r4, lsl #12
   25d84:	andeq	r6, r2, r4, lsl #12
   25d88:	andeq	r6, r2, r4, lsl #12
   25d8c:	andeq	r6, r2, r4, lsl #12
   25d90:	andeq	r6, r2, r4, lsl #12
   25d94:	andeq	r6, r2, r4, lsl #12
   25d98:	andeq	r6, r2, r4, lsl #12
   25d9c:	andeq	r6, r2, r4, lsl #12
   25da0:	andeq	r6, r2, r4, lsl #12
   25da4:	andeq	r6, r2, r4, lsl #12
   25da8:	andeq	r6, r2, r4, lsl #12
   25dac:	andeq	r6, r2, r4, lsl #12
   25db0:	andeq	r6, r2, r4, lsl #12
   25db4:	andeq	r6, r2, r4, lsl #12
   25db8:	andeq	r6, r2, r4, lsl #12
   25dbc:	andeq	r6, r2, r4, lsl #12
   25dc0:	andeq	r6, r2, r4, lsl #12
   25dc4:	andeq	r6, r2, r4, lsl #12
   25dc8:	andeq	r6, r2, r4, ror #11
   25dcc:	andeq	r6, r2, r8, lsl r5
   25dd0:	andeq	r6, r2, r8, lsl r5
   25dd4:	andeq	r6, r2, r8, lsr #2
   25dd8:	andeq	r6, r2, r8, lsl r5
   25ddc:			; <UNDEFINED> instruction: 0x000265b0
   25de0:	andeq	r6, r2, r8, lsl r5
   25de4:	andeq	r6, r2, r4, lsl #11
   25de8:	andeq	r6, r2, r8, lsl r5
   25dec:	andeq	r6, r2, r8, lsl r5
   25df0:	andeq	r6, r2, r8, lsl r5
   25df4:			; <UNDEFINED> instruction: 0x000265b0
   25df8:			; <UNDEFINED> instruction: 0x000265b0
   25dfc:			; <UNDEFINED> instruction: 0x000265b0
   25e00:			; <UNDEFINED> instruction: 0x000265b0
   25e04:			; <UNDEFINED> instruction: 0x000265b0
   25e08:			; <UNDEFINED> instruction: 0x000265b0
   25e0c:			; <UNDEFINED> instruction: 0x000265b0
   25e10:			; <UNDEFINED> instruction: 0x000265b0
   25e14:			; <UNDEFINED> instruction: 0x000265b0
   25e18:			; <UNDEFINED> instruction: 0x000265b0
   25e1c:			; <UNDEFINED> instruction: 0x000265b0
   25e20:			; <UNDEFINED> instruction: 0x000265b0
   25e24:			; <UNDEFINED> instruction: 0x000265b0
   25e28:			; <UNDEFINED> instruction: 0x000265b0
   25e2c:			; <UNDEFINED> instruction: 0x000265b0
   25e30:			; <UNDEFINED> instruction: 0x000265b0
   25e34:	andeq	r6, r2, r8, lsl r5
   25e38:	andeq	r6, r2, r8, lsl r5
   25e3c:	andeq	r6, r2, r8, lsl r5
   25e40:	andeq	r6, r2, r8, lsl r5
   25e44:	andeq	r6, r2, r4, asr r5
   25e48:	andeq	r6, r2, r4, lsl #12
   25e4c:			; <UNDEFINED> instruction: 0x000265b0
   25e50:			; <UNDEFINED> instruction: 0x000265b0
   25e54:			; <UNDEFINED> instruction: 0x000265b0
   25e58:			; <UNDEFINED> instruction: 0x000265b0
   25e5c:			; <UNDEFINED> instruction: 0x000265b0
   25e60:			; <UNDEFINED> instruction: 0x000265b0
   25e64:			; <UNDEFINED> instruction: 0x000265b0
   25e68:			; <UNDEFINED> instruction: 0x000265b0
   25e6c:			; <UNDEFINED> instruction: 0x000265b0
   25e70:			; <UNDEFINED> instruction: 0x000265b0
   25e74:			; <UNDEFINED> instruction: 0x000265b0
   25e78:			; <UNDEFINED> instruction: 0x000265b0
   25e7c:			; <UNDEFINED> instruction: 0x000265b0
   25e80:			; <UNDEFINED> instruction: 0x000265b0
   25e84:			; <UNDEFINED> instruction: 0x000265b0
   25e88:			; <UNDEFINED> instruction: 0x000265b0
   25e8c:			; <UNDEFINED> instruction: 0x000265b0
   25e90:			; <UNDEFINED> instruction: 0x000265b0
   25e94:			; <UNDEFINED> instruction: 0x000265b0
   25e98:			; <UNDEFINED> instruction: 0x000265b0
   25e9c:			; <UNDEFINED> instruction: 0x000265b0
   25ea0:			; <UNDEFINED> instruction: 0x000265b0
   25ea4:			; <UNDEFINED> instruction: 0x000265b0
   25ea8:			; <UNDEFINED> instruction: 0x000265b0
   25eac:			; <UNDEFINED> instruction: 0x000265b0
   25eb0:			; <UNDEFINED> instruction: 0x000265b0
   25eb4:	andeq	r6, r2, r8, lsl r5
   25eb8:	andeq	r6, r2, r4, ror r2
   25ebc:			; <UNDEFINED> instruction: 0x000265b0
   25ec0:	andeq	r6, r2, r8, lsl r5
   25ec4:			; <UNDEFINED> instruction: 0x000265b0
   25ec8:	andeq	r6, r2, r8, lsl r5
   25ecc:			; <UNDEFINED> instruction: 0x000265b0
   25ed0:			; <UNDEFINED> instruction: 0x000265b0
   25ed4:			; <UNDEFINED> instruction: 0x000265b0
   25ed8:			; <UNDEFINED> instruction: 0x000265b0
   25edc:			; <UNDEFINED> instruction: 0x000265b0
   25ee0:			; <UNDEFINED> instruction: 0x000265b0
   25ee4:			; <UNDEFINED> instruction: 0x000265b0
   25ee8:			; <UNDEFINED> instruction: 0x000265b0
   25eec:			; <UNDEFINED> instruction: 0x000265b0
   25ef0:			; <UNDEFINED> instruction: 0x000265b0
   25ef4:			; <UNDEFINED> instruction: 0x000265b0
   25ef8:			; <UNDEFINED> instruction: 0x000265b0
   25efc:			; <UNDEFINED> instruction: 0x000265b0
   25f00:			; <UNDEFINED> instruction: 0x000265b0
   25f04:			; <UNDEFINED> instruction: 0x000265b0
   25f08:			; <UNDEFINED> instruction: 0x000265b0
   25f0c:			; <UNDEFINED> instruction: 0x000265b0
   25f10:			; <UNDEFINED> instruction: 0x000265b0
   25f14:			; <UNDEFINED> instruction: 0x000265b0
   25f18:			; <UNDEFINED> instruction: 0x000265b0
   25f1c:			; <UNDEFINED> instruction: 0x000265b0
   25f20:			; <UNDEFINED> instruction: 0x000265b0
   25f24:			; <UNDEFINED> instruction: 0x000265b0
   25f28:			; <UNDEFINED> instruction: 0x000265b0
   25f2c:			; <UNDEFINED> instruction: 0x000265b0
   25f30:			; <UNDEFINED> instruction: 0x000265b0
   25f34:	andeq	r6, r2, r8, lsl #2
   25f38:	andeq	r6, r2, r8, lsl r5
   25f3c:	andeq	r6, r2, r8, lsl #2
   25f40:	andeq	r6, r2, r8, lsr #2
   25f44:	mov	r3, #1
   25f48:	str	r3, [sp, #28]
   25f4c:	str	r3, [sp, #52]	; 0x34
   25f50:	ldr	r3, [pc, #4000]	; 26ef8 <dcngettext@plt+0x15f08>
   25f54:	mov	r7, #0
   25f58:	str	r3, [sp, #64]	; 0x40
   25f5c:	mov	r3, #2
   25f60:	str	r3, [sp, #152]	; 0x98
   25f64:	b	25c68 <dcngettext@plt+0x14c78>
   25f68:	ldr	r3, [sp, #28]
   25f6c:	cmp	r3, #0
   25f70:	beq	260cc <dcngettext@plt+0x150dc>
   25f74:	mov	r3, #1
   25f78:	str	r3, [sp, #52]	; 0x34
   25f7c:	ldr	r3, [pc, #3956]	; 26ef8 <dcngettext@plt+0x15f08>
   25f80:	mov	r7, #0
   25f84:	str	r3, [sp, #64]	; 0x40
   25f88:	b	25c68 <dcngettext@plt+0x14c78>
   25f8c:	mov	r3, #1
   25f90:	str	r3, [sp, #44]	; 0x2c
   25f94:	str	r3, [sp, #52]	; 0x34
   25f98:	str	r3, [sp, #28]
   25f9c:	b	25f50 <dcngettext@plt+0x14f60>
   25fa0:	mov	r3, #0
   25fa4:	str	r3, [sp, #28]
   25fa8:	mov	r3, #1
   25fac:	str	r3, [sp, #44]	; 0x2c
   25fb0:	mov	r7, #0
   25fb4:	b	25c68 <dcngettext@plt+0x14c78>
   25fb8:	ldr	r3, [sp, #152]	; 0x98
   25fbc:	cmp	r3, #10
   25fc0:	beq	26004 <dcngettext@plt+0x15014>
   25fc4:	mov	r2, #5
   25fc8:	ldr	r1, [pc, #3884]	; 26efc <dcngettext@plt+0x15f0c>
   25fcc:	mov	r0, #0
   25fd0:	bl	10e04 <dcgettext@plt>
   25fd4:	ldr	r2, [pc, #3872]	; 26efc <dcngettext@plt+0x15f0c>
   25fd8:	cmp	r0, r2
   25fdc:	str	r0, [sp, #164]	; 0xa4
   25fe0:	beq	26fe8 <dcngettext@plt+0x15ff8>
   25fe4:	mov	r2, #5
   25fe8:	ldr	r1, [pc, #3848]	; 26ef8 <dcngettext@plt+0x15f08>
   25fec:	mov	r0, #0
   25ff0:	bl	10e04 <dcgettext@plt>
   25ff4:	ldr	r2, [pc, #3836]	; 26ef8 <dcngettext@plt+0x15f08>
   25ff8:	cmp	r0, r2
   25ffc:	str	r0, [sp, #168]	; 0xa8
   26000:	beq	26fd8 <dcngettext@plt+0x15fe8>
   26004:	ldr	r7, [sp, #28]
   26008:	cmp	r7, #0
   2600c:	movne	r7, #0
   26010:	bne	26044 <dcngettext@plt+0x15054>
   26014:	ldr	r3, [sp, #164]	; 0xa4
   26018:	ldrb	r3, [r3]
   2601c:	cmp	r3, #0
   26020:	beq	26ff8 <dcngettext@plt+0x16008>
   26024:	ldr	r2, [sp, #164]	; 0xa4
   26028:	ldr	r1, [sp, #32]
   2602c:	cmp	fp, r7
   26030:	strbhi	r3, [r1, r7]
   26034:	ldrb	r3, [r2, #1]!
   26038:	add	r7, r7, #1
   2603c:	cmp	r3, #0
   26040:	bne	2602c <dcngettext@plt+0x1503c>
   26044:	ldr	r0, [sp, #168]	; 0xa8
   26048:	bl	10edc <strlen@plt>
   2604c:	ldr	r3, [sp, #168]	; 0xa8
   26050:	str	r3, [sp, #64]	; 0x40
   26054:	mov	r3, #1
   26058:	str	r3, [sp, #44]	; 0x2c
   2605c:	str	r0, [sp, #52]	; 0x34
   26060:	b	25c68 <dcngettext@plt+0x14c78>
   26064:	mov	r3, #1
   26068:	str	r3, [sp, #44]	; 0x2c
   2606c:	str	r3, [sp, #52]	; 0x34
   26070:	str	r3, [sp, #28]
   26074:	ldr	r3, [pc, #3716]	; 26f00 <dcngettext@plt+0x15f10>
   26078:	mov	r7, #0
   2607c:	str	r3, [sp, #64]	; 0x40
   26080:	mov	r3, #5
   26084:	str	r3, [sp, #152]	; 0x98
   26088:	b	25c68 <dcngettext@plt+0x14c78>
   2608c:	ldr	r3, [sp, #28]
   26090:	cmp	r3, #0
   26094:	beq	26d94 <dcngettext@plt+0x15da4>
   26098:	ldr	r3, [sp, #28]
   2609c:	mov	r7, #0
   260a0:	str	r3, [sp, #44]	; 0x2c
   260a4:	mov	r3, #1
   260a8:	str	r3, [sp, #52]	; 0x34
   260ac:	ldr	r3, [pc, #3660]	; 26f00 <dcngettext@plt+0x15f10>
   260b0:	str	r3, [sp, #64]	; 0x40
   260b4:	b	25c68 <dcngettext@plt+0x14c78>
   260b8:	ldr	r3, [sp, #28]
   260bc:	cmp	r3, #0
   260c0:	mov	r3, #1
   260c4:	streq	r3, [sp, #44]	; 0x2c
   260c8:	bne	25f4c <dcngettext@plt+0x14f5c>
   260cc:	cmp	fp, #0
   260d0:	beq	26dc4 <dcngettext@plt+0x15dd4>
   260d4:	ldr	r3, [sp, #32]
   260d8:	mov	r2, #39	; 0x27
   260dc:	mov	r7, #1
   260e0:	strb	r2, [r3]
   260e4:	mov	r3, #0
   260e8:	str	r3, [sp, #28]
   260ec:	mov	r3, #1
   260f0:	str	r3, [sp, #52]	; 0x34
   260f4:	ldr	r3, [pc, #3580]	; 26ef8 <dcngettext@plt+0x15f08>
   260f8:	str	r3, [sp, #64]	; 0x40
   260fc:	mov	r3, #2
   26100:	str	r3, [sp, #152]	; 0x98
   26104:	b	25c68 <dcngettext@plt+0x14c78>
   26108:	ldr	r3, [sp, #24]
   2610c:	cmn	r3, #1
   26110:	beq	26d28 <dcngettext@plt+0x15d38>
   26114:	ldr	r3, [sp, #24]
   26118:	subs	r3, r3, #1
   2611c:	movne	r3, #1
   26120:	cmp	r3, #0
   26124:	bne	26130 <dcngettext@plt+0x15140>
   26128:	cmp	sl, #0
   2612c:	beq	2651c <dcngettext@plt+0x1552c>
   26130:	ldr	r3, [sp, #152]	; 0x98
   26134:	mov	r5, #0
   26138:	sub	r2, r3, #2
   2613c:	mov	r8, r5
   26140:	clz	r2, r2
   26144:	lsr	r2, r2, #5
   26148:	ldr	r3, [sp, #60]	; 0x3c
   2614c:	ldr	r1, [sp, #28]
   26150:	orr	r3, r2, r3
   26154:	eor	r3, r3, #1
   26158:	orr	r3, r1, r3
   2615c:	tst	r3, #255	; 0xff
   26160:	bne	2688c <dcngettext@plt+0x1589c>
   26164:	cmp	r6, #0
   26168:	bne	262b8 <dcngettext@plt+0x152c8>
   2616c:	ldr	r3, [sp, #40]	; 0x28
   26170:	eor	r8, r8, #1
   26174:	and	r8, r8, r3
   26178:	add	sl, sl, #1
   2617c:	uxtb	r6, r8
   26180:	cmp	r6, #0
   26184:	beq	261b8 <dcngettext@plt+0x151c8>
   26188:	cmp	fp, r7
   2618c:	movhi	r2, #39	; 0x27
   26190:	ldrhi	r3, [sp, #32]
   26194:	strbhi	r2, [r3, r7]
   26198:	add	r3, r7, #1
   2619c:	cmp	fp, r3
   261a0:	movhi	r1, #39	; 0x27
   261a4:	ldrhi	r2, [sp, #32]
   261a8:	add	r7, r7, #2
   261ac:	strbhi	r1, [r2, r3]
   261b0:	mov	r3, #0
   261b4:	str	r3, [sp, #40]	; 0x28
   261b8:	cmp	r7, fp
   261bc:	ldrcc	r3, [sp, #32]
   261c0:	strbcc	r4, [r3, r7]
   261c4:	ldr	r3, [sp, #36]	; 0x24
   261c8:	cmp	r5, #0
   261cc:	moveq	r3, #0
   261d0:	str	r3, [sp, #36]	; 0x24
   261d4:	ldr	r3, [sp, #24]
   261d8:	add	r7, r7, #1
   261dc:	cmn	r3, #1
   261e0:	bne	25c84 <dcngettext@plt+0x14c94>
   261e4:	ldr	r3, [sp, #56]	; 0x38
   261e8:	ldrb	r5, [r3, sl]
   261ec:	adds	r5, r5, #0
   261f0:	movne	r5, #1
   261f4:	cmp	r5, #0
   261f8:	bne	25c98 <dcngettext@plt+0x14ca8>
   261fc:	ldr	r3, [sp, #152]	; 0x98
   26200:	ldr	r1, [sp, #28]
   26204:	sub	r3, r3, #2
   26208:	clz	r3, r3
   2620c:	lsr	r3, r3, #5
   26210:	and	r9, r1, r3
   26214:	cmp	r7, #0
   26218:	movne	r2, #0
   2621c:	andeq	r2, r9, #1
   26220:	cmp	r2, #0
   26224:	bne	26c00 <dcngettext@plt+0x15c10>
   26228:	eor	r2, r1, #1
   2622c:	ands	r3, r3, r2
   26230:	beq	270bc <dcngettext@plt+0x160cc>
   26234:	ldr	r2, [sp, #68]	; 0x44
   26238:	cmp	r2, #0
   2623c:	beq	270a8 <dcngettext@plt+0x160b8>
   26240:	ldr	r3, [sp, #36]	; 0x24
   26244:	cmp	r3, #0
   26248:	bne	27060 <dcngettext@plt+0x16070>
   2624c:	ldr	r2, [sp, #72]	; 0x48
   26250:	clz	r3, fp
   26254:	cmp	r2, #0
   26258:	lsr	r3, r3, #5
   2625c:	moveq	r3, #0
   26260:	cmp	r3, #0
   26264:	beq	27000 <dcngettext@plt+0x16010>
   26268:	str	r3, [sp, #68]	; 0x44
   2626c:	ldr	fp, [sp, #72]	; 0x48
   26270:	b	25c20 <dcngettext@plt+0x14c30>
   26274:	ldr	r3, [sp, #152]	; 0x98
   26278:	cmp	r3, #2
   2627c:	beq	268d0 <dcngettext@plt+0x158e0>
   26280:	ldr	r3, [sp, #44]	; 0x2c
   26284:	ldr	r2, [sp, #28]
   26288:	and	r2, r3, r2
   2628c:	ands	r2, r9, r2
   26290:	bne	268dc <dcngettext@plt+0x158ec>
   26294:	mov	r4, #92	; 0x5c
   26298:	mov	r3, r4
   2629c:	ldr	r1, [sp, #44]	; 0x2c
   262a0:	cmp	r1, #0
   262a4:	moveq	r5, #0
   262a8:	moveq	r8, r1
   262ac:	beq	26148 <dcngettext@plt+0x15158>
   262b0:	mov	r4, r3
   262b4:	mov	r5, #0
   262b8:	ldr	r3, [sp, #28]
   262bc:	cmp	r3, #0
   262c0:	bne	268c4 <dcngettext@plt+0x158d4>
   262c4:	ldr	r3, [sp, #40]	; 0x28
   262c8:	eor	r9, r3, #1
   262cc:	and	r9, r9, r2
   262d0:	ands	r9, r9, #255	; 0xff
   262d4:	beq	26318 <dcngettext@plt+0x15328>
   262d8:	cmp	fp, r7
   262dc:	movhi	r2, #39	; 0x27
   262e0:	ldrhi	r3, [sp, #32]
   262e4:	str	r9, [sp, #40]	; 0x28
   262e8:	strbhi	r2, [r3, r7]
   262ec:	add	r3, r7, #1
   262f0:	cmp	fp, r3
   262f4:	movhi	r1, #36	; 0x24
   262f8:	ldrhi	r2, [sp, #32]
   262fc:	strbhi	r1, [r2, r3]
   26300:	add	r3, r7, #2
   26304:	cmp	fp, r3
   26308:	add	r7, r7, #3
   2630c:	ldrhi	r2, [sp, #32]
   26310:	movhi	r1, #39	; 0x27
   26314:	strbhi	r1, [r2, r3]
   26318:	cmp	fp, r7
   2631c:	movhi	r2, #92	; 0x5c
   26320:	ldrhi	r3, [sp, #32]
   26324:	add	sl, sl, #1
   26328:	strbhi	r2, [r3, r7]
   2632c:	add	r7, r7, #1
   26330:	b	261b8 <dcngettext@plt+0x151c8>
   26334:	ldr	r3, [sp, #152]	; 0x98
   26338:	mov	r4, #11
   2633c:	sub	r2, r3, #2
   26340:	mov	r3, #118	; 0x76
   26344:	clz	r2, r2
   26348:	lsr	r2, r2, #5
   2634c:	b	2629c <dcngettext@plt+0x152ac>
   26350:	mov	r4, #10
   26354:	mov	r3, #110	; 0x6e
   26358:	ldr	r2, [sp, #152]	; 0x98
   2635c:	ldr	r1, [sp, #28]
   26360:	sub	r2, r2, #2
   26364:	clz	r2, r2
   26368:	lsr	r2, r2, #5
   2636c:	ands	r1, r1, r2
   26370:	beq	2629c <dcngettext@plt+0x152ac>
   26374:	ldr	sl, [sp, #32]
   26378:	mov	r8, fp
   2637c:	mov	r2, r1
   26380:	mov	r3, #2
   26384:	str	r3, [sp, #152]	; 0x98
   26388:	ldr	r9, [sp, #44]	; 0x2c
   2638c:	ldr	r3, [sp, #152]	; 0x98
   26390:	and	r9, r9, r2
   26394:	tst	r9, #255	; 0xff
   26398:	movne	r3, #4
   2639c:	str	r3, [sp, #152]	; 0x98
   263a0:	ldr	r3, [sp, #156]	; 0x9c
   263a4:	mov	ip, #0
   263a8:	bic	r3, r3, #2
   263ac:	str	r3, [sp, #4]
   263b0:	ldr	r3, [sp, #168]	; 0xa8
   263b4:	ldr	r2, [sp, #56]	; 0x38
   263b8:	str	r3, [sp, #16]
   263bc:	ldr	r3, [sp, #164]	; 0xa4
   263c0:	mov	r1, r8
   263c4:	str	r3, [sp, #12]
   263c8:	ldr	r3, [sp, #152]	; 0x98
   263cc:	mov	r0, sl
   263d0:	str	r3, [sp]
   263d4:	str	ip, [sp, #8]
   263d8:	ldr	r3, [sp, #24]
   263dc:	bl	25bc4 <dcngettext@plt+0x14bd4>
   263e0:	mov	fp, r0
   263e4:	mov	r0, fp
   263e8:	add	sp, sp, #116	; 0x74
   263ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   263f0:	ldr	r3, [sp, #152]	; 0x98
   263f4:	mov	r4, #8
   263f8:	sub	r2, r3, #2
   263fc:	mov	r3, #98	; 0x62
   26400:	clz	r2, r2
   26404:	lsr	r2, r2, #5
   26408:	b	2629c <dcngettext@plt+0x152ac>
   2640c:	ldr	r3, [sp, #152]	; 0x98
   26410:	mov	r4, #7
   26414:	sub	r2, r3, #2
   26418:	mov	r3, #97	; 0x61
   2641c:	clz	r2, r2
   26420:	lsr	r2, r2, #5
   26424:	b	2629c <dcngettext@plt+0x152ac>
   26428:	ldr	r3, [sp, #44]	; 0x2c
   2642c:	cmp	r3, #0
   26430:	beq	26c14 <dcngettext@plt+0x15c24>
   26434:	ldr	r3, [sp, #28]
   26438:	cmp	r3, #0
   2643c:	bne	26eec <dcngettext@plt+0x15efc>
   26440:	ldr	r3, [sp, #152]	; 0x98
   26444:	sub	r2, r3, #2
   26448:	ldr	r3, [sp, #40]	; 0x28
   2644c:	clz	r2, r2
   26450:	eor	r3, r3, #1
   26454:	lsr	r2, r2, #5
   26458:	ands	r3, r2, r3
   2645c:	moveq	r1, r7
   26460:	beq	264a4 <dcngettext@plt+0x154b4>
   26464:	cmp	fp, r7
   26468:	movhi	r0, #39	; 0x27
   2646c:	ldrhi	r1, [sp, #32]
   26470:	str	r3, [sp, #40]	; 0x28
   26474:	strbhi	r0, [r1, r7]
   26478:	add	r1, r7, #1
   2647c:	cmp	fp, r1
   26480:	movhi	ip, #36	; 0x24
   26484:	ldrhi	r0, [sp, #32]
   26488:	strbhi	ip, [r0, r1]
   2648c:	add	r1, r7, #2
   26490:	cmp	fp, r1
   26494:	movhi	ip, #39	; 0x27
   26498:	ldrhi	r0, [sp, #32]
   2649c:	strbhi	ip, [r0, r1]
   264a0:	add	r1, r7, #3
   264a4:	cmp	fp, r1
   264a8:	movhi	r0, #92	; 0x5c
   264ac:	ldrhi	r3, [sp, #32]
   264b0:	add	r7, r1, #1
   264b4:	strbhi	r0, [r3, r1]
   264b8:	cmp	r8, #0
   264bc:	beq	26e00 <dcngettext@plt+0x15e10>
   264c0:	ldr	r0, [sp, #24]
   264c4:	add	r3, sl, #1
   264c8:	cmp	r3, r0
   264cc:	bcs	26d3c <dcngettext@plt+0x15d4c>
   264d0:	ldr	r0, [sp, #56]	; 0x38
   264d4:	ldrb	r3, [r0, r3]
   264d8:	sub	r3, r3, #48	; 0x30
   264dc:	cmp	r3, #9
   264e0:	bhi	26d3c <dcngettext@plt+0x15d4c>
   264e4:	cmp	fp, r7
   264e8:	movhi	r3, #48	; 0x30
   264ec:	ldrhi	r0, [sp, #32]
   264f0:	ldr	r5, [sp, #28]
   264f4:	mov	r4, #48	; 0x30
   264f8:	strbhi	r3, [r0, r7]
   264fc:	add	r3, r1, #2
   26500:	cmp	fp, r3
   26504:	movhi	r0, #48	; 0x30
   26508:	ldrhi	ip, [sp, #32]
   2650c:	add	r7, r1, #3
   26510:	strbhi	r0, [ip, r3]
   26514:	b	26148 <dcngettext@plt+0x15158>
   26518:	mov	r5, #0
   2651c:	ldr	r3, [sp, #152]	; 0x98
   26520:	sub	r2, r3, #2
   26524:	ldr	r3, [sp, #28]
   26528:	clz	r2, r2
   2652c:	lsr	r2, r2, #5
   26530:	ands	r8, r3, r2
   26534:	beq	26148 <dcngettext@plt+0x15158>
   26538:	mov	r3, r8
   2653c:	mov	r2, r3
   26540:	mov	r3, #2
   26544:	ldr	sl, [sp, #32]
   26548:	mov	r8, fp
   2654c:	str	r3, [sp, #152]	; 0x98
   26550:	b	26388 <dcngettext@plt+0x15398>
   26554:	ldr	r3, [sp, #152]	; 0x98
   26558:	cmp	r3, #2
   2655c:	beq	26c80 <dcngettext@plt+0x15c90>
   26560:	cmp	r3, #5
   26564:	beq	26c40 <dcngettext@plt+0x15c50>
   26568:	mov	r5, #0
   2656c:	sub	r2, r3, #2
   26570:	mov	r8, r5
   26574:	clz	r2, r2
   26578:	mov	r4, #63	; 0x3f
   2657c:	lsr	r2, r2, #5
   26580:	b	26148 <dcngettext@plt+0x15158>
   26584:	ldr	r3, [sp, #152]	; 0x98
   26588:	cmp	r3, #2
   2658c:	beq	26ca0 <dcngettext@plt+0x15cb0>
   26590:	mov	r2, #0
   26594:	str	r5, [sp, #68]	; 0x44
   26598:	mov	r8, r2
   2659c:	mov	r4, #39	; 0x27
   265a0:	b	26148 <dcngettext@plt+0x15158>
   265a4:	mov	r4, #13
   265a8:	mov	r3, #114	; 0x72
   265ac:	b	26358 <dcngettext@plt+0x15368>
   265b0:	ldr	r3, [sp, #152]	; 0x98
   265b4:	mov	r8, #0
   265b8:	sub	r2, r3, #2
   265bc:	clz	r2, r2
   265c0:	lsr	r2, r2, #5
   265c4:	b	26148 <dcngettext@plt+0x15158>
   265c8:	ldr	r3, [sp, #152]	; 0x98
   265cc:	mov	r4, #12
   265d0:	sub	r2, r3, #2
   265d4:	mov	r3, #102	; 0x66
   265d8:	clz	r2, r2
   265dc:	lsr	r2, r2, #5
   265e0:	b	2629c <dcngettext@plt+0x152ac>
   265e4:	mov	r5, r6
   265e8:	b	2651c <dcngettext@plt+0x1552c>
   265ec:	ldr	r3, [sp, #152]	; 0x98
   265f0:	sub	r2, r3, #2
   265f4:	mov	r3, #116	; 0x74
   265f8:	clz	r2, r2
   265fc:	lsr	r2, r2, #5
   26600:	b	2629c <dcngettext@plt+0x152ac>
   26604:	ldr	r8, [sp, #76]	; 0x4c
   26608:	cmp	r8, #1
   2660c:	bne	26abc <dcngettext@plt+0x15acc>
   26610:	bl	10ec4 <__ctype_b_loc@plt>
   26614:	sxth	r3, r4
   26618:	mov	ip, r8
   2661c:	lsl	r3, r3, #1
   26620:	ldr	r2, [r0]
   26624:	ldrh	r3, [r2, r3]
   26628:	and	r3, r3, #16384	; 0x4000
   2662c:	cmp	r3, #0
   26630:	movne	r5, #1
   26634:	moveq	r5, #0
   26638:	moveq	r3, #1
   2663c:	movne	r3, #0
   26640:	ldr	r2, [sp, #44]	; 0x2c
   26644:	and	r3, r3, r2
   26648:	ands	r8, r3, #255	; 0xff
   2664c:	bne	26950 <dcngettext@plt+0x15960>
   26650:	ldr	r3, [sp, #152]	; 0x98
   26654:	sub	r2, r3, #2
   26658:	clz	r2, r2
   2665c:	lsr	r2, r2, #5
   26660:	b	26148 <dcngettext@plt+0x15158>
   26664:	ldr	r3, [sp, #56]	; 0x38
   26668:	add	r3, r3, sl
   2666c:	str	r3, [sp, #48]	; 0x30
   26670:	ldr	r3, [sp, #48]	; 0x30
   26674:	mov	r6, #0
   26678:	ldrb	r4, [r3]
   2667c:	cmp	r4, #126	; 0x7e
   26680:	ldrls	pc, [pc, r4, lsl #2]
   26684:	b	26604 <dcngettext@plt+0x15614>
   26688:	andeq	r6, r2, r8, lsr #8
   2668c:	andeq	r6, r2, r4, lsl #12
   26690:	andeq	r6, r2, r4, lsl #12
   26694:	andeq	r6, r2, r4, lsl #12
   26698:	andeq	r6, r2, r4, lsl #12
   2669c:	andeq	r6, r2, r4, lsl #12
   266a0:	andeq	r6, r2, r4, lsl #12
   266a4:	andeq	r6, r2, ip, lsl #8
   266a8:	strdeq	r6, [r2], -r0
   266ac:	andeq	r6, r2, r4, lsl #17
   266b0:	andeq	r6, r2, r0, asr r3
   266b4:	andeq	r6, r2, r4, lsr r3
   266b8:	andeq	r6, r2, r8, asr #11
   266bc:	andeq	r6, r2, r4, lsr #11
   266c0:	andeq	r6, r2, r4, lsl #12
   266c4:	andeq	r6, r2, r4, lsl #12
   266c8:	andeq	r6, r2, r4, lsl #12
   266cc:	andeq	r6, r2, r4, lsl #12
   266d0:	andeq	r6, r2, r4, lsl #12
   266d4:	andeq	r6, r2, r4, lsl #12
   266d8:	andeq	r6, r2, r4, lsl #12
   266dc:	andeq	r6, r2, r4, lsl #12
   266e0:	andeq	r6, r2, r4, lsl #12
   266e4:	andeq	r6, r2, r4, lsl #12
   266e8:	andeq	r6, r2, r4, lsl #12
   266ec:	andeq	r6, r2, r4, lsl #12
   266f0:	andeq	r6, r2, r4, lsl #12
   266f4:	andeq	r6, r2, r4, lsl #12
   266f8:	andeq	r6, r2, r4, lsl #12
   266fc:	andeq	r6, r2, r4, lsl #12
   26700:	andeq	r6, r2, r4, lsl #12
   26704:	andeq	r6, r2, r4, lsl #12
   26708:	andeq	r6, r2, ip, lsl r5
   2670c:	andeq	r6, r2, r8, lsl r5
   26710:	andeq	r6, r2, r8, lsl r5
   26714:	andeq	r6, r2, r8, lsr #2
   26718:	andeq	r6, r2, r8, lsl r5
   2671c:			; <UNDEFINED> instruction: 0x000265b0
   26720:	andeq	r6, r2, r8, lsl r5
   26724:	andeq	r6, r2, r4, lsl #11
   26728:	andeq	r6, r2, r8, lsl r5
   2672c:	andeq	r6, r2, r8, lsl r5
   26730:	andeq	r6, r2, r8, lsl r5
   26734:			; <UNDEFINED> instruction: 0x000265b0
   26738:			; <UNDEFINED> instruction: 0x000265b0
   2673c:			; <UNDEFINED> instruction: 0x000265b0
   26740:			; <UNDEFINED> instruction: 0x000265b0
   26744:			; <UNDEFINED> instruction: 0x000265b0
   26748:			; <UNDEFINED> instruction: 0x000265b0
   2674c:			; <UNDEFINED> instruction: 0x000265b0
   26750:			; <UNDEFINED> instruction: 0x000265b0
   26754:			; <UNDEFINED> instruction: 0x000265b0
   26758:			; <UNDEFINED> instruction: 0x000265b0
   2675c:			; <UNDEFINED> instruction: 0x000265b0
   26760:			; <UNDEFINED> instruction: 0x000265b0
   26764:			; <UNDEFINED> instruction: 0x000265b0
   26768:			; <UNDEFINED> instruction: 0x000265b0
   2676c:			; <UNDEFINED> instruction: 0x000265b0
   26770:			; <UNDEFINED> instruction: 0x000265b0
   26774:	andeq	r6, r2, r8, lsl r5
   26778:	andeq	r6, r2, r8, lsl r5
   2677c:	andeq	r6, r2, r8, lsl r5
   26780:	andeq	r6, r2, r8, lsl r5
   26784:	andeq	r6, r2, r4, asr r5
   26788:	andeq	r6, r2, r4, lsl #12
   2678c:			; <UNDEFINED> instruction: 0x000265b0
   26790:			; <UNDEFINED> instruction: 0x000265b0
   26794:			; <UNDEFINED> instruction: 0x000265b0
   26798:			; <UNDEFINED> instruction: 0x000265b0
   2679c:			; <UNDEFINED> instruction: 0x000265b0
   267a0:			; <UNDEFINED> instruction: 0x000265b0
   267a4:			; <UNDEFINED> instruction: 0x000265b0
   267a8:			; <UNDEFINED> instruction: 0x000265b0
   267ac:			; <UNDEFINED> instruction: 0x000265b0
   267b0:			; <UNDEFINED> instruction: 0x000265b0
   267b4:			; <UNDEFINED> instruction: 0x000265b0
   267b8:			; <UNDEFINED> instruction: 0x000265b0
   267bc:			; <UNDEFINED> instruction: 0x000265b0
   267c0:			; <UNDEFINED> instruction: 0x000265b0
   267c4:			; <UNDEFINED> instruction: 0x000265b0
   267c8:			; <UNDEFINED> instruction: 0x000265b0
   267cc:			; <UNDEFINED> instruction: 0x000265b0
   267d0:			; <UNDEFINED> instruction: 0x000265b0
   267d4:			; <UNDEFINED> instruction: 0x000265b0
   267d8:			; <UNDEFINED> instruction: 0x000265b0
   267dc:			; <UNDEFINED> instruction: 0x000265b0
   267e0:			; <UNDEFINED> instruction: 0x000265b0
   267e4:			; <UNDEFINED> instruction: 0x000265b0
   267e8:			; <UNDEFINED> instruction: 0x000265b0
   267ec:			; <UNDEFINED> instruction: 0x000265b0
   267f0:			; <UNDEFINED> instruction: 0x000265b0
   267f4:	andeq	r6, r2, r8, lsl r5
   267f8:	andeq	r6, r2, r4, ror r2
   267fc:			; <UNDEFINED> instruction: 0x000265b0
   26800:	andeq	r6, r2, r8, lsl r5
   26804:			; <UNDEFINED> instruction: 0x000265b0
   26808:	andeq	r6, r2, r8, lsl r5
   2680c:			; <UNDEFINED> instruction: 0x000265b0
   26810:			; <UNDEFINED> instruction: 0x000265b0
   26814:			; <UNDEFINED> instruction: 0x000265b0
   26818:			; <UNDEFINED> instruction: 0x000265b0
   2681c:			; <UNDEFINED> instruction: 0x000265b0
   26820:			; <UNDEFINED> instruction: 0x000265b0
   26824:			; <UNDEFINED> instruction: 0x000265b0
   26828:			; <UNDEFINED> instruction: 0x000265b0
   2682c:			; <UNDEFINED> instruction: 0x000265b0
   26830:			; <UNDEFINED> instruction: 0x000265b0
   26834:			; <UNDEFINED> instruction: 0x000265b0
   26838:			; <UNDEFINED> instruction: 0x000265b0
   2683c:			; <UNDEFINED> instruction: 0x000265b0
   26840:			; <UNDEFINED> instruction: 0x000265b0
   26844:			; <UNDEFINED> instruction: 0x000265b0
   26848:			; <UNDEFINED> instruction: 0x000265b0
   2684c:			; <UNDEFINED> instruction: 0x000265b0
   26850:			; <UNDEFINED> instruction: 0x000265b0
   26854:			; <UNDEFINED> instruction: 0x000265b0
   26858:			; <UNDEFINED> instruction: 0x000265b0
   2685c:			; <UNDEFINED> instruction: 0x000265b0
   26860:			; <UNDEFINED> instruction: 0x000265b0
   26864:			; <UNDEFINED> instruction: 0x000265b0
   26868:			; <UNDEFINED> instruction: 0x000265b0
   2686c:			; <UNDEFINED> instruction: 0x000265b0
   26870:			; <UNDEFINED> instruction: 0x000265b0
   26874:	andeq	r6, r2, r8, lsl #2
   26878:	andeq	r6, r2, r8, lsl r5
   2687c:	andeq	r6, r2, r8, lsl #2
   26880:	andeq	r6, r2, r8, lsr #2
   26884:	mov	r3, #116	; 0x74
   26888:	b	26358 <dcngettext@plt+0x15368>
   2688c:	ldr	r3, [sp, #160]	; 0xa0
   26890:	cmp	r3, #0
   26894:	beq	26164 <dcngettext@plt+0x15174>
   26898:	lsr	r3, r4, #5
   2689c:	ldr	r0, [sp, #160]	; 0xa0
   268a0:	uxtb	r3, r3
   268a4:	and	r1, r4, #31
   268a8:	ldr	r0, [r0, r3, lsl #2]
   268ac:	lsr	r3, r0, r1
   268b0:	tst	r3, #1
   268b4:	beq	26164 <dcngettext@plt+0x15174>
   268b8:	ldr	r3, [sp, #28]
   268bc:	cmp	r3, #0
   268c0:	beq	262c4 <dcngettext@plt+0x152d4>
   268c4:	ldr	sl, [sp, #32]
   268c8:	mov	r8, fp
   268cc:	b	26388 <dcngettext@plt+0x15398>
   268d0:	ldr	r3, [sp, #28]
   268d4:	cmp	r3, #0
   268d8:	bne	26e2c <dcngettext@plt+0x15e3c>
   268dc:	add	sl, sl, #1
   268e0:	ldr	r6, [sp, #40]	; 0x28
   268e4:	mov	r5, #0
   268e8:	mov	r4, #92	; 0x5c
   268ec:	b	26180 <dcngettext@plt+0x15190>
   268f0:	cmp	r9, r8
   268f4:	bne	26b64 <dcngettext@plt+0x15b74>
   268f8:	ldr	r0, [sp, #100]	; 0x64
   268fc:	bl	10e28 <iswprint@plt>
   26900:	add	r5, r5, r4
   26904:	cmp	r0, #0
   26908:	add	r0, sp, #104	; 0x68
   2690c:	moveq	r6, #0
   26910:	bl	10dd4 <mbsinit@plt>
   26914:	cmp	r0, #0
   26918:	beq	26af8 <dcngettext@plt+0x15b08>
   2691c:	mov	r2, r6
   26920:	mov	ip, r5
   26924:	eor	r5, r2, #1
   26928:	ldr	r4, [sp, #80]	; 0x50
   2692c:	ldr	r6, [sp, #84]	; 0x54
   26930:	ldr	r7, [sp, #88]	; 0x58
   26934:	uxtb	r5, r5
   26938:	cmp	ip, #1
   2693c:	bls	26e3c <dcngettext@plt+0x15e4c>
   26940:	ldr	r3, [sp, #44]	; 0x2c
   26944:	and	r8, r3, r5
   26948:	mov	r5, r2
   2694c:	uxtb	r8, r8
   26950:	add	r2, sl, ip
   26954:	ldr	r0, [sp, #48]	; 0x30
   26958:	mov	r1, #0
   2695c:	str	r5, [sp, #48]	; 0x30
   26960:	ldr	r9, [sp, #28]
   26964:	ldr	ip, [sp, #40]	; 0x28
   26968:	ldr	r3, [sp, #32]
   2696c:	ldr	r5, [sp, #152]	; 0x98
   26970:	b	26a2c <dcngettext@plt+0x15a3c>
   26974:	cmp	r9, #0
   26978:	bne	26d50 <dcngettext@plt+0x15d60>
   2697c:	eor	r1, ip, #1
   26980:	cmp	r5, #2
   26984:	movne	r1, #0
   26988:	andeq	r1, r1, #1
   2698c:	cmp	r1, #0
   26990:	beq	269c8 <dcngettext@plt+0x159d8>
   26994:	cmp	fp, r7
   26998:	movhi	ip, #39	; 0x27
   2699c:	strbhi	ip, [r3, r7]
   269a0:	add	ip, r7, #1
   269a4:	cmp	fp, ip
   269a8:	movhi	lr, #36	; 0x24
   269ac:	strbhi	lr, [r3, ip]
   269b0:	add	ip, r7, #2
   269b4:	cmp	fp, ip
   269b8:	movhi	lr, #39	; 0x27
   269bc:	strbhi	lr, [r3, ip]
   269c0:	add	r7, r7, #3
   269c4:	mov	ip, r1
   269c8:	cmp	fp, r7
   269cc:	movhi	r1, #92	; 0x5c
   269d0:	strbhi	r1, [r3, r7]
   269d4:	add	r1, r7, #1
   269d8:	cmp	fp, r1
   269dc:	lsrhi	lr, r4, #6
   269e0:	addhi	lr, lr, #48	; 0x30
   269e4:	strbhi	lr, [r3, r1]
   269e8:	add	lr, r7, #2
   269ec:	cmp	fp, lr
   269f0:	lsrhi	r1, r4, #3
   269f4:	andhi	r1, r1, #7
   269f8:	addhi	r1, r1, #48	; 0x30
   269fc:	add	sl, sl, #1
   26a00:	strbhi	r1, [r3, lr]
   26a04:	and	r4, r4, #7
   26a08:	cmp	r2, sl
   26a0c:	add	r4, r4, #48	; 0x30
   26a10:	add	r7, r7, #3
   26a14:	bls	26d74 <dcngettext@plt+0x15d84>
   26a18:	mov	r1, r8
   26a1c:	cmp	fp, r7
   26a20:	strbhi	r4, [r3, r7]
   26a24:	ldrb	r4, [r0, #1]!
   26a28:	add	r7, r7, #1
   26a2c:	cmp	r8, #0
   26a30:	bne	26974 <dcngettext@plt+0x15984>
   26a34:	cmp	r6, #0
   26a38:	bne	26a88 <dcngettext@plt+0x15a98>
   26a3c:	eor	r6, r1, #1
   26a40:	and	r6, r6, ip
   26a44:	add	sl, sl, #1
   26a48:	cmp	r2, sl
   26a4c:	uxtb	r6, r6
   26a50:	bls	26ab0 <dcngettext@plt+0x15ac0>
   26a54:	cmp	r6, #0
   26a58:	beq	26a1c <dcngettext@plt+0x15a2c>
   26a5c:	cmp	fp, r7
   26a60:	movhi	ip, #39	; 0x27
   26a64:	strbhi	ip, [r3, r7]
   26a68:	add	ip, r7, #1
   26a6c:	cmp	fp, ip
   26a70:	movhi	lr, #39	; 0x27
   26a74:	strbhi	lr, [r3, ip]
   26a78:	add	r7, r7, #2
   26a7c:	mov	r6, r8
   26a80:	mov	ip, r8
   26a84:	b	26a1c <dcngettext@plt+0x15a2c>
   26a88:	cmp	fp, r7
   26a8c:	eor	r6, r1, #1
   26a90:	movhi	lr, #92	; 0x5c
   26a94:	and	r6, r6, ip
   26a98:	add	sl, sl, #1
   26a9c:	strbhi	lr, [r3, r7]
   26aa0:	cmp	r2, sl
   26aa4:	add	r7, r7, #1
   26aa8:	uxtb	r6, r6
   26aac:	bhi	26a54 <dcngettext@plt+0x15a64>
   26ab0:	str	ip, [sp, #40]	; 0x28
   26ab4:	ldr	r5, [sp, #48]	; 0x30
   26ab8:	b	26180 <dcngettext@plt+0x15190>
   26abc:	ldr	r3, [sp, #24]
   26ac0:	cmn	r3, #1
   26ac4:	mov	r3, #0
   26ac8:	str	r3, [sp, #104]	; 0x68
   26acc:	str	r3, [sp, #108]	; 0x6c
   26ad0:	beq	26df0 <dcngettext@plt+0x15e00>
   26ad4:	mov	r2, r5
   26ad8:	mov	r3, #0
   26adc:	str	r7, [sp, #88]	; 0x58
   26ae0:	ldr	r7, [sp, #152]	; 0x98
   26ae4:	str	r5, [sp, #92]	; 0x5c
   26ae8:	str	r6, [sp, #84]	; 0x54
   26aec:	mov	r5, r3
   26af0:	mov	r6, r2
   26af4:	str	r4, [sp, #80]	; 0x50
   26af8:	ldr	r3, [sp, #56]	; 0x38
   26afc:	add	r9, sl, r5
   26b00:	add	r8, r3, r9
   26b04:	ldr	r3, [sp, #24]
   26b08:	mov	r1, r8
   26b0c:	sub	r2, r3, r9
   26b10:	add	r0, sp, #100	; 0x64
   26b14:	add	r3, sp, #104	; 0x68
   26b18:	bl	286a0 <dcngettext@plt+0x176b0>
   26b1c:	subs	r4, r0, #0
   26b20:	beq	26ec8 <dcngettext@plt+0x15ed8>
   26b24:	cmn	r4, #1
   26b28:	beq	26ea8 <dcngettext@plt+0x15eb8>
   26b2c:	cmn	r4, #2
   26b30:	beq	26e48 <dcngettext@plt+0x15e58>
   26b34:	ldr	r2, [sp, #28]
   26b38:	cmp	r7, #2
   26b3c:	movne	r2, #0
   26b40:	andeq	r2, r2, #1
   26b44:	cmp	r2, #0
   26b48:	beq	268f8 <dcngettext@plt+0x15908>
   26b4c:	cmp	r4, #1
   26b50:	beq	268f8 <dcngettext@plt+0x15908>
   26b54:	sub	r3, r4, #1
   26b58:	add	r9, r3, r9
   26b5c:	ldr	r3, [sp, #56]	; 0x38
   26b60:	add	r9, r3, r9
   26b64:	ldrb	r3, [r8, #1]!
   26b68:	sub	r3, r3, #91	; 0x5b
   26b6c:	cmp	r3, #33	; 0x21
   26b70:	ldrls	pc, [pc, r3, lsl #2]
   26b74:	b	268f0 <dcngettext@plt+0x15900>
   26b78:	andeq	r6, r2, r0, lsl #24
   26b7c:	andeq	r6, r2, r0, lsl #24
   26b80:	strdeq	r6, [r2], -r0
   26b84:	andeq	r6, r2, r0, lsl #24
   26b88:	strdeq	r6, [r2], -r0
   26b8c:	andeq	r6, r2, r0, lsl #24
   26b90:	strdeq	r6, [r2], -r0
   26b94:	strdeq	r6, [r2], -r0
   26b98:	strdeq	r6, [r2], -r0
   26b9c:	strdeq	r6, [r2], -r0
   26ba0:	strdeq	r6, [r2], -r0
   26ba4:	strdeq	r6, [r2], -r0
   26ba8:	strdeq	r6, [r2], -r0
   26bac:	strdeq	r6, [r2], -r0
   26bb0:	strdeq	r6, [r2], -r0
   26bb4:	strdeq	r6, [r2], -r0
   26bb8:	strdeq	r6, [r2], -r0
   26bbc:	strdeq	r6, [r2], -r0
   26bc0:	strdeq	r6, [r2], -r0
   26bc4:	strdeq	r6, [r2], -r0
   26bc8:	strdeq	r6, [r2], -r0
   26bcc:	strdeq	r6, [r2], -r0
   26bd0:	strdeq	r6, [r2], -r0
   26bd4:	strdeq	r6, [r2], -r0
   26bd8:	strdeq	r6, [r2], -r0
   26bdc:	strdeq	r6, [r2], -r0
   26be0:	strdeq	r6, [r2], -r0
   26be4:	strdeq	r6, [r2], -r0
   26be8:	strdeq	r6, [r2], -r0
   26bec:	strdeq	r6, [r2], -r0
   26bf0:	strdeq	r6, [r2], -r0
   26bf4:	strdeq	r6, [r2], -r0
   26bf8:	strdeq	r6, [r2], -r0
   26bfc:	andeq	r6, r2, r0, lsl #24
   26c00:	mov	r3, #2
   26c04:	ldr	sl, [sp, #32]
   26c08:	mov	r8, fp
   26c0c:	str	r3, [sp, #152]	; 0x98
   26c10:	b	26388 <dcngettext@plt+0x15398>
   26c14:	ldr	r3, [sp, #156]	; 0x9c
   26c18:	tst	r3, #1
   26c1c:	bne	26d48 <dcngettext@plt+0x15d58>
   26c20:	ldr	r3, [sp, #152]	; 0x98
   26c24:	ldr	r4, [sp, #44]	; 0x2c
   26c28:	sub	r2, r3, #2
   26c2c:	mov	r5, #0
   26c30:	clz	r2, r2
   26c34:	mov	r8, r4
   26c38:	lsr	r2, r2, #5
   26c3c:	b	26148 <dcngettext@plt+0x15158>
   26c40:	ldr	r3, [sp, #156]	; 0x9c
   26c44:	ands	r9, r3, #4
   26c48:	beq	26d80 <dcngettext@plt+0x15d90>
   26c4c:	ldr	r2, [sp, #24]
   26c50:	add	r3, sl, #2
   26c54:	cmp	r3, r2
   26c58:	bcs	26c6c <dcngettext@plt+0x15c7c>
   26c5c:	ldr	r2, [sp, #48]	; 0x30
   26c60:	ldrb	r4, [r2, #1]
   26c64:	cmp	r4, #63	; 0x3f
   26c68:	beq	26f08 <dcngettext@plt+0x15f18>
   26c6c:	mov	r2, #0
   26c70:	mov	r8, r2
   26c74:	mov	r5, r2
   26c78:	mov	r4, #63	; 0x3f
   26c7c:	b	26148 <dcngettext@plt+0x15158>
   26c80:	ldr	r3, [sp, #28]
   26c84:	cmp	r3, #0
   26c88:	bne	26fac <dcngettext@plt+0x15fbc>
   26c8c:	mov	r2, r5
   26c90:	mov	r8, r3
   26c94:	mov	r5, #0
   26c98:	mov	r4, #63	; 0x3f
   26c9c:	b	26148 <dcngettext@plt+0x15158>
   26ca0:	ldr	r3, [sp, #28]
   26ca4:	cmp	r3, #0
   26ca8:	bne	26fac <dcngettext@plt+0x15fbc>
   26cac:	ldr	r2, [sp, #72]	; 0x48
   26cb0:	adds	r3, fp, #0
   26cb4:	movne	r3, #1
   26cb8:	cmp	r2, #0
   26cbc:	movne	r3, #0
   26cc0:	cmp	r3, #0
   26cc4:	strne	fp, [sp, #72]	; 0x48
   26cc8:	movne	fp, #0
   26ccc:	bne	26d08 <dcngettext@plt+0x15d18>
   26cd0:	cmp	fp, r7
   26cd4:	movhi	r2, #39	; 0x27
   26cd8:	ldrhi	r3, [sp, #32]
   26cdc:	strbhi	r2, [r3, r7]
   26ce0:	add	r3, r7, #1
   26ce4:	cmp	fp, r3
   26ce8:	movhi	r1, #92	; 0x5c
   26cec:	ldrhi	r2, [sp, #32]
   26cf0:	strbhi	r1, [r2, r3]
   26cf4:	add	r3, r7, #2
   26cf8:	cmp	fp, r3
   26cfc:	movhi	r1, #39	; 0x27
   26d00:	ldrhi	r2, [sp, #32]
   26d04:	strbhi	r1, [r2, r3]
   26d08:	ldr	r3, [sp, #28]
   26d0c:	add	r7, r7, #3
   26d10:	mov	r2, r5
   26d14:	mov	r8, r3
   26d18:	str	r5, [sp, #68]	; 0x44
   26d1c:	str	r3, [sp, #40]	; 0x28
   26d20:	mov	r4, #39	; 0x27
   26d24:	b	26148 <dcngettext@plt+0x15158>
   26d28:	ldr	r3, [sp, #56]	; 0x38
   26d2c:	ldrb	r3, [r3, #1]
   26d30:	adds	r3, r3, #0
   26d34:	movne	r3, #1
   26d38:	b	26120 <dcngettext@plt+0x15130>
   26d3c:	ldr	r5, [sp, #28]
   26d40:	mov	r4, #48	; 0x30
   26d44:	b	26148 <dcngettext@plt+0x15158>
   26d48:	add	sl, sl, #1
   26d4c:	b	25c78 <dcngettext@plt+0x14c88>
   26d50:	mov	sl, r3
   26d54:	ldr	r3, [sp, #28]
   26d58:	mov	r8, fp
   26d5c:	str	r3, [sp, #44]	; 0x2c
   26d60:	ldr	r3, [sp, #152]	; 0x98
   26d64:	sub	r2, r3, #2
   26d68:	clz	r2, r2
   26d6c:	lsr	r2, r2, #5
   26d70:	b	26388 <dcngettext@plt+0x15398>
   26d74:	str	ip, [sp, #40]	; 0x28
   26d78:	ldr	r5, [sp, #48]	; 0x30
   26d7c:	b	261b8 <dcngettext@plt+0x151c8>
   26d80:	mov	r2, r9
   26d84:	mov	r8, r9
   26d88:	mov	r5, #0
   26d8c:	mov	r4, #63	; 0x3f
   26d90:	b	26148 <dcngettext@plt+0x15158>
   26d94:	cmp	fp, #0
   26d98:	beq	26e10 <dcngettext@plt+0x15e20>
   26d9c:	ldr	r1, [sp, #32]
   26da0:	mov	r3, #34	; 0x22
   26da4:	mov	r2, #1
   26da8:	strb	r3, [r1]
   26dac:	ldr	r3, [pc, #332]	; 26f00 <dcngettext@plt+0x15f10>
   26db0:	str	r2, [sp, #52]	; 0x34
   26db4:	mov	r7, r2
   26db8:	str	r2, [sp, #44]	; 0x2c
   26dbc:	str	r3, [sp, #64]	; 0x40
   26dc0:	b	25c68 <dcngettext@plt+0x14c78>
   26dc4:	ldr	r3, [pc, #300]	; 26ef8 <dcngettext@plt+0x15f08>
   26dc8:	str	r3, [sp, #64]	; 0x40
   26dcc:	mov	r3, #0
   26dd0:	str	r3, [sp, #28]
   26dd4:	mov	r3, #1
   26dd8:	str	r3, [sp, #52]	; 0x34
   26ddc:	mov	r7, r3
   26de0:	mov	r3, #2
   26de4:	str	r3, [sp, #152]	; 0x98
   26de8:	b	25c68 <dcngettext@plt+0x14c78>
   26dec:	bl	10fd8 <abort@plt>
   26df0:	ldr	r0, [sp, #56]	; 0x38
   26df4:	bl	10edc <strlen@plt>
   26df8:	str	r0, [sp, #24]
   26dfc:	b	26ad4 <dcngettext@plt+0x15ae4>
   26e00:	mov	r5, r8
   26e04:	mov	r4, #48	; 0x30
   26e08:	ldr	r8, [sp, #44]	; 0x2c
   26e0c:	b	26148 <dcngettext@plt+0x15158>
   26e10:	mov	r3, #1
   26e14:	str	r3, [sp, #52]	; 0x34
   26e18:	mov	r7, r3
   26e1c:	str	r3, [sp, #44]	; 0x2c
   26e20:	ldr	r3, [pc, #216]	; 26f00 <dcngettext@plt+0x15f10>
   26e24:	str	r3, [sp, #64]	; 0x40
   26e28:	b	25c68 <dcngettext@plt+0x14c78>
   26e2c:	ldr	sl, [sp, #32]
   26e30:	mov	r8, fp
   26e34:	mov	r2, r3
   26e38:	b	26388 <dcngettext@plt+0x15398>
   26e3c:	mov	r3, r5
   26e40:	mov	r5, r2
   26e44:	b	26640 <dcngettext@plt+0x15650>
   26e48:	ldr	r1, [sp, #24]
   26e4c:	mov	r2, r5
   26e50:	cmp	r1, r9
   26e54:	mov	ip, r5
   26e58:	ldr	r4, [sp, #80]	; 0x50
   26e5c:	ldr	r5, [sp, #92]	; 0x5c
   26e60:	ldr	r6, [sp, #84]	; 0x54
   26e64:	ldr	r7, [sp, #88]	; 0x58
   26e68:	bls	26e9c <dcngettext@plt+0x15eac>
   26e6c:	ldrb	r3, [r8]
   26e70:	cmp	r3, #0
   26e74:	bne	26e88 <dcngettext@plt+0x15e98>
   26e78:	b	26ea0 <dcngettext@plt+0x15eb0>
   26e7c:	ldrb	r3, [r8, #1]!
   26e80:	cmp	r3, #0
   26e84:	beq	26fa0 <dcngettext@plt+0x15fb0>
   26e88:	add	r2, r2, #1
   26e8c:	add	r3, sl, r2
   26e90:	cmp	r1, r3
   26e94:	bhi	26e7c <dcngettext@plt+0x15e8c>
   26e98:	mov	ip, r2
   26e9c:	mov	r3, #0
   26ea0:	mov	r2, r3
   26ea4:	b	26938 <dcngettext@plt+0x15948>
   26ea8:	mov	r3, #0
   26eac:	mov	ip, r5
   26eb0:	ldr	r4, [sp, #80]	; 0x50
   26eb4:	ldr	r5, [sp, #92]	; 0x5c
   26eb8:	ldr	r6, [sp, #84]	; 0x54
   26ebc:	ldr	r7, [sp, #88]	; 0x58
   26ec0:	mov	r2, r3
   26ec4:	b	26938 <dcngettext@plt+0x15948>
   26ec8:	mov	r3, r6
   26ecc:	mov	ip, r5
   26ed0:	eor	r5, r3, #1
   26ed4:	mov	r2, r6
   26ed8:	ldr	r4, [sp, #80]	; 0x50
   26edc:	ldr	r6, [sp, #84]	; 0x54
   26ee0:	ldr	r7, [sp, #88]	; 0x58
   26ee4:	uxtb	r5, r5
   26ee8:	b	26938 <dcngettext@plt+0x15948>
   26eec:	ldr	sl, [sp, #32]
   26ef0:	mov	r8, fp
   26ef4:	b	26d5c <dcngettext@plt+0x15d6c>
   26ef8:	andeq	r9, r2, r4, lsl #26
   26efc:	andeq	r9, r2, r8, lsl #26
   26f00:	andeq	r9, r2, r0, lsl #26
   26f04:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   26f08:	ldr	r2, [sp, #56]	; 0x38
   26f0c:	ldrb	r1, [r2, r3]
   26f10:	sub	r2, r1, #33	; 0x21
   26f14:	uxtb	r2, r2
   26f18:	cmp	r2, #29
   26f1c:	bhi	26fbc <dcngettext@plt+0x15fcc>
   26f20:	ldr	r0, [pc, #-36]	; 26f04 <dcngettext@plt+0x15f14>
   26f24:	mov	ip, #1
   26f28:	ands	r2, r0, ip, lsl r2
   26f2c:	beq	26fcc <dcngettext@plt+0x15fdc>
   26f30:	ldr	r2, [sp, #28]
   26f34:	cmp	r2, #0
   26f38:	bne	270cc <dcngettext@plt+0x160dc>
   26f3c:	cmp	fp, r7
   26f40:	ldr	r8, [sp, #28]
   26f44:	ldrhi	r2, [sp, #32]
   26f48:	mov	sl, r3
   26f4c:	mov	r5, r8
   26f50:	strbhi	r4, [r2, r7]
   26f54:	add	r2, r7, #1
   26f58:	cmp	fp, r2
   26f5c:	movhi	r0, #34	; 0x22
   26f60:	ldrhi	ip, [sp, #32]
   26f64:	mov	r4, r1
   26f68:	strbhi	r0, [ip, r2]
   26f6c:	add	r2, r7, #2
   26f70:	cmp	fp, r2
   26f74:	movhi	r0, #34	; 0x22
   26f78:	ldrhi	ip, [sp, #32]
   26f7c:	strbhi	r0, [ip, r2]
   26f80:	add	r2, r7, #3
   26f84:	cmp	fp, r2
   26f88:	movhi	r0, #63	; 0x3f
   26f8c:	ldrhi	ip, [sp, #32]
   26f90:	add	r7, r7, #4
   26f94:	strbhi	r0, [ip, r2]
   26f98:	mov	r2, r8
   26f9c:	b	26148 <dcngettext@plt+0x15158>
   26fa0:	mov	ip, r2
   26fa4:	mov	r2, r3
   26fa8:	b	26938 <dcngettext@plt+0x15948>
   26fac:	ldr	sl, [sp, #32]
   26fb0:	mov	r8, fp
   26fb4:	ldr	r2, [sp, #28]
   26fb8:	b	26388 <dcngettext@plt+0x15398>
   26fbc:	mov	r2, #0
   26fc0:	mov	r8, r2
   26fc4:	mov	r5, r2
   26fc8:	b	26148 <dcngettext@plt+0x15158>
   26fcc:	mov	r8, r2
   26fd0:	mov	r5, #0
   26fd4:	b	26148 <dcngettext@plt+0x15158>
   26fd8:	ldr	r1, [sp, #152]	; 0x98
   26fdc:	bl	25aa4 <dcngettext@plt+0x14ab4>
   26fe0:	str	r0, [sp, #168]	; 0xa8
   26fe4:	b	26004 <dcngettext@plt+0x15014>
   26fe8:	ldr	r1, [sp, #152]	; 0x98
   26fec:	bl	25aa4 <dcngettext@plt+0x14ab4>
   26ff0:	str	r0, [sp, #164]	; 0xa4
   26ff4:	b	25fe4 <dcngettext@plt+0x14ff4>
   26ff8:	ldr	r7, [sp, #28]
   26ffc:	b	26044 <dcngettext@plt+0x15054>
   27000:	ldr	sl, [sp, #32]
   27004:	ldr	r2, [sp, #68]	; 0x44
   27008:	mov	r8, fp
   2700c:	mov	fp, r7
   27010:	ldr	r3, [sp, #64]	; 0x40
   27014:	cmp	r3, #0
   27018:	moveq	r2, #0
   2701c:	andne	r2, r2, #1
   27020:	cmp	r2, #0
   27024:	beq	27050 <dcngettext@plt+0x16060>
   27028:	mov	r2, r3
   2702c:	ldrb	r3, [r3]
   27030:	cmp	r3, #0
   27034:	beq	27050 <dcngettext@plt+0x16060>
   27038:	cmp	r8, fp
   2703c:	strbhi	r3, [sl, fp]
   27040:	ldrb	r3, [r2, #1]!
   27044:	add	fp, fp, #1
   27048:	cmp	r3, #0
   2704c:	bne	27038 <dcngettext@plt+0x16048>
   27050:	cmp	r8, fp
   27054:	movhi	r3, #0
   27058:	strbhi	r3, [sl, fp]
   2705c:	b	263e4 <dcngettext@plt+0x153f4>
   27060:	ldr	r3, [sp, #168]	; 0xa8
   27064:	ldr	sl, [sp, #32]
   27068:	str	r3, [sp, #16]
   2706c:	ldr	r3, [sp, #164]	; 0xa4
   27070:	mov	ip, #5
   27074:	str	r3, [sp, #12]
   27078:	ldr	r3, [sp, #160]	; 0xa0
   2707c:	ldr	r2, [sp, #56]	; 0x38
   27080:	str	r3, [sp, #8]
   27084:	ldr	r3, [sp, #156]	; 0x9c
   27088:	ldr	r1, [sp, #72]	; 0x48
   2708c:	str	r3, [sp, #4]
   27090:	mov	r0, sl
   27094:	ldr	r3, [sp, #24]
   27098:	str	ip, [sp]
   2709c:	bl	25bc4 <dcngettext@plt+0x14bd4>
   270a0:	mov	fp, r0
   270a4:	b	263e4 <dcngettext@plt+0x153f4>
   270a8:	mov	r8, fp
   270ac:	ldr	sl, [sp, #32]
   270b0:	mov	fp, r7
   270b4:	mov	r2, r3
   270b8:	b	27010 <dcngettext@plt+0x16020>
   270bc:	mov	r8, fp
   270c0:	ldr	sl, [sp, #32]
   270c4:	mov	fp, r7
   270c8:	b	27010 <dcngettext@plt+0x16020>
   270cc:	ldr	sl, [sp, #32]
   270d0:	mov	r8, fp
   270d4:	b	263a0 <dcngettext@plt+0x153b0>
   270d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   270dc:	sub	sp, sp, #52	; 0x34
   270e0:	mov	r4, r0
   270e4:	mov	r5, r3
   270e8:	mov	sl, r1
   270ec:	mov	fp, r2
   270f0:	bl	10ef4 <__errno_location@plt>
   270f4:	ldr	r7, [pc, #412]	; 27298 <dcngettext@plt+0x162a8>
   270f8:	cmn	r4, #-2147483647	; 0x80000001
   270fc:	ldr	r6, [r7]
   27100:	mov	r8, r0
   27104:	movne	r0, #0
   27108:	moveq	r0, #1
   2710c:	ldr	r3, [r8]
   27110:	orrs	r0, r0, r4, lsr #31
   27114:	str	r3, [sp, #24]
   27118:	bne	27294 <dcngettext@plt+0x162a4>
   2711c:	ldr	r2, [r7, #4]
   27120:	cmp	r4, r2
   27124:	blt	27184 <dcngettext@plt+0x16194>
   27128:	add	r9, r7, #8
   2712c:	cmp	r6, r9
   27130:	str	r2, [sp, #44]	; 0x2c
   27134:	beq	27264 <dcngettext@plt+0x16274>
   27138:	mov	r3, #8
   2713c:	sub	r2, r4, r2
   27140:	mov	r0, r6
   27144:	str	r3, [sp]
   27148:	add	r2, r2, #1
   2714c:	mvn	r3, #-2147483648	; 0x80000000
   27150:	add	r1, sp, #44	; 0x2c
   27154:	bl	27f50 <dcngettext@plt+0x16f60>
   27158:	mov	r6, r0
   2715c:	str	r0, [r7]
   27160:	ldr	r0, [r7, #4]
   27164:	ldr	r2, [sp, #44]	; 0x2c
   27168:	mov	r1, #0
   2716c:	sub	r2, r2, r0
   27170:	add	r0, r6, r0, lsl #3
   27174:	lsl	r2, r2, #3
   27178:	bl	10f18 <memset@plt>
   2717c:	ldr	r3, [sp, #44]	; 0x2c
   27180:	str	r3, [r7, #4]
   27184:	add	r3, r6, r4, lsl #3
   27188:	ldr	r1, [r5, #4]
   2718c:	ldr	r7, [r3, #4]
   27190:	ldr	r9, [r6, r4, lsl #3]
   27194:	ldr	r2, [r5, #40]	; 0x28
   27198:	ldr	ip, [r5, #44]	; 0x2c
   2719c:	add	r0, r5, #8
   271a0:	str	r3, [sp, #28]
   271a4:	ldr	r3, [r5]
   271a8:	orr	r1, r1, #1
   271ac:	mov	lr, r0
   271b0:	str	r1, [sp, #32]
   271b4:	str	r0, [sp, #36]	; 0x24
   271b8:	str	r1, [sp, #4]
   271bc:	str	r2, [sp, #12]
   271c0:	str	r3, [sp]
   271c4:	mov	r0, r7
   271c8:	mov	r1, r9
   271cc:	str	ip, [sp, #16]
   271d0:	str	lr, [sp, #8]
   271d4:	mov	r3, fp
   271d8:	mov	r2, sl
   271dc:	bl	25bc4 <dcngettext@plt+0x14bd4>
   271e0:	cmp	r9, r0
   271e4:	bhi	27250 <dcngettext@plt+0x16260>
   271e8:	ldr	r3, [pc, #172]	; 2729c <dcngettext@plt+0x162ac>
   271ec:	add	r9, r0, #1
   271f0:	cmp	r7, r3
   271f4:	str	r9, [r6, r4, lsl #3]
   271f8:	beq	27204 <dcngettext@plt+0x16214>
   271fc:	mov	r0, r7
   27200:	bl	258c8 <dcngettext@plt+0x148d8>
   27204:	mov	r0, r9
   27208:	bl	27dec <dcngettext@plt+0x16dfc>
   2720c:	ldr	lr, [sp, #28]
   27210:	ldr	ip, [r5, #44]	; 0x2c
   27214:	ldr	r4, [r5, #40]	; 0x28
   27218:	mov	r3, fp
   2721c:	mov	r2, sl
   27220:	mov	r1, r9
   27224:	str	r0, [lr, #4]
   27228:	ldr	lr, [r5]
   2722c:	ldr	r5, [sp, #36]	; 0x24
   27230:	str	ip, [sp, #16]
   27234:	str	r5, [sp, #8]
   27238:	ldr	r5, [sp, #32]
   2723c:	str	r4, [sp, #12]
   27240:	str	r5, [sp, #4]
   27244:	str	lr, [sp]
   27248:	mov	r7, r0
   2724c:	bl	25bc4 <dcngettext@plt+0x14bd4>
   27250:	ldr	r3, [sp, #24]
   27254:	mov	r0, r7
   27258:	str	r3, [r8]
   2725c:	add	sp, sp, #52	; 0x34
   27260:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27264:	mov	r3, #8
   27268:	sub	r2, r4, r2
   2726c:	str	r3, [sp]
   27270:	add	r1, sp, #44	; 0x2c
   27274:	add	r2, r2, #1
   27278:	mvn	r3, #-2147483648	; 0x80000000
   2727c:	bl	27f50 <dcngettext@plt+0x16f60>
   27280:	mov	r6, r0
   27284:	ldm	r9, {r0, r1}
   27288:	str	r6, [r7]
   2728c:	stm	r6, {r0, r1}
   27290:	b	27160 <dcngettext@plt+0x16170>
   27294:	bl	10fd8 <abort@plt>
   27298:	andeq	fp, r3, ip, lsl #2
   2729c:	muleq	r3, r0, r1
   272a0:	push	{r4, r5, r6, lr}
   272a4:	mov	r5, r0
   272a8:	bl	10ef4 <__errno_location@plt>
   272ac:	cmp	r5, #0
   272b0:	mov	r1, #48	; 0x30
   272b4:	mov	r4, r0
   272b8:	ldr	r0, [pc, #16]	; 272d0 <dcngettext@plt+0x162e0>
   272bc:	ldr	r6, [r4]
   272c0:	movne	r0, r5
   272c4:	bl	2824c <dcngettext@plt+0x1725c>
   272c8:	str	r6, [r4]
   272cc:	pop	{r4, r5, r6, pc}
   272d0:	muleq	r3, r0, r2
   272d4:	ldr	r3, [pc, #12]	; 272e8 <dcngettext@plt+0x162f8>
   272d8:	cmp	r0, #0
   272dc:	moveq	r0, r3
   272e0:	ldr	r0, [r0]
   272e4:	bx	lr
   272e8:	muleq	r3, r0, r2
   272ec:	ldr	r3, [pc, #12]	; 27300 <dcngettext@plt+0x16310>
   272f0:	cmp	r0, #0
   272f4:	moveq	r0, r3
   272f8:	str	r1, [r0]
   272fc:	bx	lr
   27300:	muleq	r3, r0, r2
   27304:	ldr	r3, [pc, #52]	; 27340 <dcngettext@plt+0x16350>
   27308:	cmp	r0, #0
   2730c:	moveq	r0, r3
   27310:	add	r3, r0, #8
   27314:	push	{lr}		; (str lr, [sp, #-4]!)
   27318:	lsr	lr, r1, #5
   2731c:	and	r1, r1, #31
   27320:	ldr	ip, [r3, lr, lsl #2]
   27324:	lsr	r0, ip, r1
   27328:	eor	r2, r2, r0
   2732c:	and	r2, r2, #1
   27330:	and	r0, r0, #1
   27334:	eor	r1, ip, r2, lsl r1
   27338:	str	r1, [r3, lr, lsl #2]
   2733c:	pop	{pc}		; (ldr pc, [sp], #4)
   27340:	muleq	r3, r0, r2
   27344:	ldr	r3, [pc, #16]	; 2735c <dcngettext@plt+0x1636c>
   27348:	cmp	r0, #0
   2734c:	movne	r3, r0
   27350:	ldr	r0, [r3, #4]
   27354:	str	r1, [r3, #4]
   27358:	bx	lr
   2735c:	muleq	r3, r0, r2
   27360:	ldr	r3, [pc, #44]	; 27394 <dcngettext@plt+0x163a4>
   27364:	cmp	r0, #0
   27368:	moveq	r0, r3
   2736c:	mov	ip, #10
   27370:	cmp	r2, #0
   27374:	cmpne	r1, #0
   27378:	str	ip, [r0]
   2737c:	beq	2738c <dcngettext@plt+0x1639c>
   27380:	str	r1, [r0, #40]	; 0x28
   27384:	str	r2, [r0, #44]	; 0x2c
   27388:	bx	lr
   2738c:	push	{r4, lr}
   27390:	bl	10fd8 <abort@plt>
   27394:	muleq	r3, r0, r2
   27398:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2739c:	sub	sp, sp, #24
   273a0:	ldr	ip, [pc, #108]	; 27414 <dcngettext@plt+0x16424>
   273a4:	ldr	r4, [sp, #56]	; 0x38
   273a8:	mov	r9, r2
   273ac:	cmp	r4, #0
   273b0:	moveq	r4, ip
   273b4:	mov	sl, r3
   273b8:	mov	r7, r0
   273bc:	mov	r8, r1
   273c0:	bl	10ef4 <__errno_location@plt>
   273c4:	ldr	r3, [r4, #44]	; 0x2c
   273c8:	mov	r1, r8
   273cc:	ldr	r6, [r0]
   273d0:	str	r3, [sp, #16]
   273d4:	ldr	r2, [r4, #40]	; 0x28
   273d8:	add	r3, r4, #8
   273dc:	str	r3, [sp, #8]
   273e0:	str	r2, [sp, #12]
   273e4:	ldr	r2, [r4, #4]
   273e8:	mov	r5, r0
   273ec:	str	r2, [sp, #4]
   273f0:	ldr	ip, [r4]
   273f4:	mov	r3, sl
   273f8:	mov	r2, r9
   273fc:	mov	r0, r7
   27400:	str	ip, [sp]
   27404:	bl	25bc4 <dcngettext@plt+0x14bd4>
   27408:	str	r6, [r5]
   2740c:	add	sp, sp, #24
   27410:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27414:	muleq	r3, r0, r2
   27418:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2741c:	cmp	r3, #0
   27420:	sub	sp, sp, #44	; 0x2c
   27424:	ldr	r4, [pc, #192]	; 274ec <dcngettext@plt+0x164fc>
   27428:	mov	r6, r2
   2742c:	movne	r4, r3
   27430:	mov	r9, r1
   27434:	mov	r8, r0
   27438:	bl	10ef4 <__errno_location@plt>
   2743c:	ldr	r3, [r4, #44]	; 0x2c
   27440:	ldr	r5, [r4, #4]
   27444:	add	sl, r4, #8
   27448:	cmp	r6, #0
   2744c:	orreq	r5, r5, #1
   27450:	mov	r1, #0
   27454:	ldr	r2, [r0]
   27458:	str	r3, [sp, #16]
   2745c:	ldr	r3, [r4, #40]	; 0x28
   27460:	stmib	sp, {r5, sl}
   27464:	str	r3, [sp, #12]
   27468:	ldr	r3, [r4]
   2746c:	mov	r7, r0
   27470:	str	r2, [sp, #28]
   27474:	str	r3, [sp]
   27478:	mov	r2, r8
   2747c:	mov	r3, r9
   27480:	mov	r0, r1
   27484:	bl	25bc4 <dcngettext@plt+0x14bd4>
   27488:	add	r1, r0, #1
   2748c:	mov	fp, r0
   27490:	mov	r0, r1
   27494:	str	r1, [sp, #36]	; 0x24
   27498:	bl	27dec <dcngettext@plt+0x16dfc>
   2749c:	ldr	r3, [r4, #44]	; 0x2c
   274a0:	mov	r2, r8
   274a4:	str	r3, [sp, #16]
   274a8:	ldr	r3, [r4, #40]	; 0x28
   274ac:	str	r5, [sp, #4]
   274b0:	str	r3, [sp, #12]
   274b4:	str	sl, [sp, #8]
   274b8:	ldr	ip, [r4]
   274bc:	ldr	r1, [sp, #36]	; 0x24
   274c0:	mov	r3, r9
   274c4:	str	ip, [sp]
   274c8:	str	r0, [sp, #32]
   274cc:	bl	25bc4 <dcngettext@plt+0x14bd4>
   274d0:	ldr	r2, [sp, #28]
   274d4:	cmp	r6, #0
   274d8:	str	r2, [r7]
   274dc:	ldr	r0, [sp, #32]
   274e0:	strne	fp, [r6]
   274e4:	add	sp, sp, #44	; 0x2c
   274e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   274ec:	muleq	r3, r0, r2
   274f0:	mov	r3, r2
   274f4:	mov	r2, #0
   274f8:	b	27418 <dcngettext@plt+0x16428>
   274fc:	push	{r4, r5, r6, r7, r8, lr}
   27500:	ldr	r6, [pc, #116]	; 2757c <dcngettext@plt+0x1658c>
   27504:	ldr	r3, [r6, #4]
   27508:	ldr	r7, [r6]
   2750c:	cmp	r3, #1
   27510:	movgt	r5, r7
   27514:	movgt	r4, #1
   27518:	ble	27538 <dcngettext@plt+0x16548>
   2751c:	ldr	r0, [r5, #12]
   27520:	bl	258c8 <dcngettext@plt+0x148d8>
   27524:	ldr	r3, [r6, #4]
   27528:	add	r4, r4, #1
   2752c:	cmp	r3, r4
   27530:	add	r5, r5, #8
   27534:	bgt	2751c <dcngettext@plt+0x1652c>
   27538:	ldr	r0, [r7, #4]
   2753c:	ldr	r4, [pc, #60]	; 27580 <dcngettext@plt+0x16590>
   27540:	cmp	r0, r4
   27544:	beq	27558 <dcngettext@plt+0x16568>
   27548:	bl	258c8 <dcngettext@plt+0x148d8>
   2754c:	mov	r3, #256	; 0x100
   27550:	str	r4, [r6, #12]
   27554:	str	r3, [r6, #8]
   27558:	ldr	r4, [pc, #36]	; 27584 <dcngettext@plt+0x16594>
   2755c:	cmp	r7, r4
   27560:	beq	27570 <dcngettext@plt+0x16580>
   27564:	mov	r0, r7
   27568:	bl	258c8 <dcngettext@plt+0x148d8>
   2756c:	str	r4, [r6]
   27570:	mov	r3, #1
   27574:	str	r3, [r6, #4]
   27578:	pop	{r4, r5, r6, r7, r8, pc}
   2757c:	andeq	fp, r3, ip, lsl #2
   27580:	muleq	r3, r0, r1
   27584:	andeq	fp, r3, r4, lsl r1
   27588:	ldr	r3, [pc, #4]	; 27594 <dcngettext@plt+0x165a4>
   2758c:	mvn	r2, #0
   27590:	b	270d8 <dcngettext@plt+0x160e8>
   27594:	muleq	r3, r0, r2
   27598:	ldr	r3, [pc]	; 275a0 <dcngettext@plt+0x165b0>
   2759c:	b	270d8 <dcngettext@plt+0x160e8>
   275a0:	muleq	r3, r0, r2
   275a4:	mov	r1, r0
   275a8:	ldr	r3, [pc, #8]	; 275b8 <dcngettext@plt+0x165c8>
   275ac:	mvn	r2, #0
   275b0:	mov	r0, #0
   275b4:	b	270d8 <dcngettext@plt+0x160e8>
   275b8:	muleq	r3, r0, r2
   275bc:	mov	r2, r1
   275c0:	ldr	r3, [pc, #8]	; 275d0 <dcngettext@plt+0x165e0>
   275c4:	mov	r1, r0
   275c8:	mov	r0, #0
   275cc:	b	270d8 <dcngettext@plt+0x160e8>
   275d0:	muleq	r3, r0, r2
   275d4:	push	{r4, r5, lr}
   275d8:	sub	sp, sp, #52	; 0x34
   275dc:	mov	r5, r2
   275e0:	mov	r4, r0
   275e4:	mov	r0, sp
   275e8:	bl	25a74 <dcngettext@plt+0x14a84>
   275ec:	mov	r3, sp
   275f0:	mov	r1, r5
   275f4:	mov	r0, r4
   275f8:	mvn	r2, #0
   275fc:	bl	270d8 <dcngettext@plt+0x160e8>
   27600:	add	sp, sp, #52	; 0x34
   27604:	pop	{r4, r5, pc}
   27608:	push	{r4, r5, r6, lr}
   2760c:	sub	sp, sp, #48	; 0x30
   27610:	mov	r5, r2
   27614:	mov	r6, r3
   27618:	mov	r4, r0
   2761c:	mov	r0, sp
   27620:	bl	25a74 <dcngettext@plt+0x14a84>
   27624:	mov	r3, sp
   27628:	mov	r2, r6
   2762c:	mov	r1, r5
   27630:	mov	r0, r4
   27634:	bl	270d8 <dcngettext@plt+0x160e8>
   27638:	add	sp, sp, #48	; 0x30
   2763c:	pop	{r4, r5, r6, pc}
   27640:	mov	r2, r1
   27644:	mov	r1, r0
   27648:	mov	r0, #0
   2764c:	b	275d4 <dcngettext@plt+0x165e4>
   27650:	mov	r3, r2
   27654:	mov	r2, r1
   27658:	mov	r1, r0
   2765c:	mov	r0, #0
   27660:	b	27608 <dcngettext@plt+0x16618>
   27664:	push	{r4, r5, r6, r7, r8, lr}
   27668:	mov	r7, r0
   2766c:	ldr	lr, [pc, #100]	; 276d8 <dcngettext@plt+0x166e8>
   27670:	mov	r8, r1
   27674:	mov	r4, r2
   27678:	ldm	lr!, {r0, r1, r2, r3}
   2767c:	sub	sp, sp, #48	; 0x30
   27680:	mov	ip, sp
   27684:	lsr	r5, r4, #5
   27688:	stmia	ip!, {r0, r1, r2, r3}
   2768c:	add	r6, sp, #8
   27690:	ldm	lr!, {r0, r1, r2, r3}
   27694:	and	r4, r4, #31
   27698:	stmia	ip!, {r0, r1, r2, r3}
   2769c:	ldm	lr, {r0, r1, r2, r3}
   276a0:	stm	ip, {r0, r1, r2, r3}
   276a4:	mov	r2, r8
   276a8:	ldr	lr, [r6, r5, lsl #2]
   276ac:	mov	r1, r7
   276b0:	mov	r3, sp
   276b4:	lsr	ip, lr, r4
   276b8:	eor	ip, ip, #1
   276bc:	and	ip, ip, #1
   276c0:	mov	r0, #0
   276c4:	eor	r4, lr, ip, lsl r4
   276c8:	str	r4, [r6, r5, lsl #2]
   276cc:	bl	270d8 <dcngettext@plt+0x160e8>
   276d0:	add	sp, sp, #48	; 0x30
   276d4:	pop	{r4, r5, r6, r7, r8, pc}
   276d8:	muleq	r3, r0, r2
   276dc:	mov	r2, r1
   276e0:	mvn	r1, #0
   276e4:	b	27664 <dcngettext@plt+0x16674>
   276e8:	mov	r2, #58	; 0x3a
   276ec:	mvn	r1, #0
   276f0:	b	27664 <dcngettext@plt+0x16674>
   276f4:	mov	r2, #58	; 0x3a
   276f8:	b	27664 <dcngettext@plt+0x16674>
   276fc:	push	{r4, r5, r6, r7, lr}
   27700:	sub	sp, sp, #100	; 0x64
   27704:	mov	r6, r0
   27708:	mov	r0, sp
   2770c:	mov	r7, r2
   27710:	bl	25a74 <dcngettext@plt+0x14a84>
   27714:	mov	ip, sp
   27718:	add	lr, sp, #48	; 0x30
   2771c:	ldm	ip!, {r0, r1, r2, r3}
   27720:	stmia	lr!, {r0, r1, r2, r3}
   27724:	ldm	ip!, {r0, r1, r2, r3}
   27728:	ldr	r5, [sp, #60]	; 0x3c
   2772c:	stmia	lr!, {r0, r1, r2, r3}
   27730:	mvn	r4, r5
   27734:	ldm	ip, {r0, r1, r2, r3}
   27738:	and	ip, r4, #67108864	; 0x4000000
   2773c:	eor	ip, ip, r5
   27740:	str	ip, [sp, #60]	; 0x3c
   27744:	stm	lr, {r0, r1, r2, r3}
   27748:	mov	r1, r7
   2774c:	mov	r0, r6
   27750:	add	r3, sp, #48	; 0x30
   27754:	mvn	r2, #0
   27758:	bl	270d8 <dcngettext@plt+0x160e8>
   2775c:	add	sp, sp, #100	; 0x64
   27760:	pop	{r4, r5, r6, r7, pc}
   27764:	push	{r4, r5, r6, r7, r8, lr}
   27768:	mov	r5, r1
   2776c:	ldr	lr, [pc, #100]	; 277d8 <dcngettext@plt+0x167e8>
   27770:	mov	r4, r2
   27774:	mov	r7, r0
   27778:	mov	r8, r3
   2777c:	ldm	lr!, {r0, r1, r2, r3}
   27780:	sub	sp, sp, #48	; 0x30
   27784:	mov	ip, sp
   27788:	mov	r6, #10
   2778c:	stmia	ip!, {r0, r1, r2, r3}
   27790:	cmp	r4, #0
   27794:	cmpne	r5, #0
   27798:	ldm	lr!, {r0, r1, r2, r3}
   2779c:	str	r6, [sp]
   277a0:	stmia	ip!, {r0, r1, r2, r3}
   277a4:	ldm	lr, {r0, r1, r2, r3}
   277a8:	stm	ip, {r0, r1, r2, r3}
   277ac:	beq	277d4 <dcngettext@plt+0x167e4>
   277b0:	mov	r3, sp
   277b4:	mov	r1, r8
   277b8:	mov	r0, r7
   277bc:	ldr	r2, [sp, #72]	; 0x48
   277c0:	str	r5, [sp, #40]	; 0x28
   277c4:	str	r4, [sp, #44]	; 0x2c
   277c8:	bl	270d8 <dcngettext@plt+0x160e8>
   277cc:	add	sp, sp, #48	; 0x30
   277d0:	pop	{r4, r5, r6, r7, r8, pc}
   277d4:	bl	10fd8 <abort@plt>
   277d8:	muleq	r3, r0, r2
   277dc:	push	{lr}		; (str lr, [sp, #-4]!)
   277e0:	sub	sp, sp, #12
   277e4:	mvn	ip, #0
   277e8:	str	ip, [sp]
   277ec:	bl	27764 <dcngettext@plt+0x16774>
   277f0:	add	sp, sp, #12
   277f4:	pop	{pc}		; (ldr pc, [sp], #4)
   277f8:	push	{lr}		; (str lr, [sp, #-4]!)
   277fc:	sub	sp, sp, #12
   27800:	mvn	ip, #0
   27804:	mov	r3, r2
   27808:	str	ip, [sp]
   2780c:	mov	r2, r1
   27810:	mov	r1, r0
   27814:	mov	r0, #0
   27818:	bl	27764 <dcngettext@plt+0x16774>
   2781c:	add	sp, sp, #12
   27820:	pop	{pc}		; (ldr pc, [sp], #4)
   27824:	push	{lr}		; (str lr, [sp, #-4]!)
   27828:	sub	sp, sp, #12
   2782c:	str	r3, [sp]
   27830:	mov	r3, r2
   27834:	mov	r2, r1
   27838:	mov	r1, r0
   2783c:	mov	r0, #0
   27840:	bl	27764 <dcngettext@plt+0x16774>
   27844:	add	sp, sp, #12
   27848:	pop	{pc}		; (ldr pc, [sp], #4)
   2784c:	ldr	r3, [pc]	; 27854 <dcngettext@plt+0x16864>
   27850:	b	270d8 <dcngettext@plt+0x160e8>
   27854:	andeq	fp, r3, ip, lsl r1
   27858:	mov	r2, r1
   2785c:	ldr	r3, [pc, #8]	; 2786c <dcngettext@plt+0x1687c>
   27860:	mov	r1, r0
   27864:	mov	r0, #0
   27868:	b	270d8 <dcngettext@plt+0x160e8>
   2786c:	andeq	fp, r3, ip, lsl r1
   27870:	ldr	r3, [pc, #4]	; 2787c <dcngettext@plt+0x1688c>
   27874:	mvn	r2, #0
   27878:	b	270d8 <dcngettext@plt+0x160e8>
   2787c:	andeq	fp, r3, ip, lsl r1
   27880:	mov	r1, r0
   27884:	ldr	r3, [pc, #8]	; 27894 <dcngettext@plt+0x168a4>
   27888:	mvn	r2, #0
   2788c:	mov	r0, #0
   27890:	b	270d8 <dcngettext@plt+0x160e8>
   27894:	andeq	fp, r3, ip, lsl r1
   27898:	mov	r2, #3
   2789c:	mov	r1, #0
   278a0:	b	28498 <dcngettext@plt+0x174a8>
   278a4:	push	{r4, r5, r6, lr}
   278a8:	sub	sp, sp, #32
   278ac:	cmp	r1, #0
   278b0:	mov	r4, r0
   278b4:	ldr	r5, [sp, #48]	; 0x30
   278b8:	ldr	r6, [sp, #52]	; 0x34
   278bc:	beq	27bd4 <dcngettext@plt+0x16be4>
   278c0:	stm	sp, {r2, r3}
   278c4:	mov	r3, r1
   278c8:	ldr	r2, [pc, #808]	; 27bf8 <dcngettext@plt+0x16c08>
   278cc:	mov	r1, #1
   278d0:	bl	10f3c <__fprintf_chk@plt>
   278d4:	mov	r2, #5
   278d8:	ldr	r1, [pc, #796]	; 27bfc <dcngettext@plt+0x16c0c>
   278dc:	mov	r0, #0
   278e0:	bl	10e04 <dcgettext@plt>
   278e4:	ldr	r3, [pc, #788]	; 27c00 <dcngettext@plt+0x16c10>
   278e8:	ldr	r2, [pc, #788]	; 27c04 <dcngettext@plt+0x16c14>
   278ec:	str	r3, [sp]
   278f0:	mov	r1, #1
   278f4:	mov	r3, r0
   278f8:	mov	r0, r4
   278fc:	bl	10f3c <__fprintf_chk@plt>
   27900:	mov	r1, r4
   27904:	mov	r0, #10
   27908:	bl	10df8 <fputc_unlocked@plt>
   2790c:	mov	r2, #5
   27910:	ldr	r1, [pc, #752]	; 27c08 <dcngettext@plt+0x16c18>
   27914:	mov	r0, #0
   27918:	bl	10e04 <dcgettext@plt>
   2791c:	mov	r1, #1
   27920:	ldr	r3, [pc, #740]	; 27c0c <dcngettext@plt+0x16c1c>
   27924:	mov	r2, r0
   27928:	mov	r0, r4
   2792c:	bl	10f3c <__fprintf_chk@plt>
   27930:	mov	r1, r4
   27934:	mov	r0, #10
   27938:	bl	10df8 <fputc_unlocked@plt>
   2793c:	cmp	r6, #9
   27940:	ldrls	pc, [pc, r6, lsl #2]
   27944:	b	27bec <dcngettext@plt+0x16bfc>
   27948:	andeq	r7, r2, ip, asr #19
   2794c:	ldrdeq	r7, [r2], -r4
   27950:	andeq	r7, r2, r0, lsl #20
   27954:	andeq	r7, r2, r4, lsr sl
   27958:	andeq	r7, r2, r0, ror sl
   2795c:	andeq	r7, r2, ip, lsr #21
   27960:	andeq	r7, r2, r8, ror #21
   27964:	andeq	r7, r2, ip, lsr #22
   27968:	andeq	r7, r2, ip, ror fp
   2796c:	andeq	r7, r2, r0, ror r9
   27970:	ldr	r1, [pc, #664]	; 27c10 <dcngettext@plt+0x16c20>
   27974:	mov	r2, #5
   27978:	mov	r0, #0
   2797c:	bl	10e04 <dcgettext@plt>
   27980:	ldr	ip, [r5, #32]
   27984:	ldr	r1, [r5, #28]
   27988:	ldr	r2, [r5, #24]
   2798c:	ldr	r3, [r5]
   27990:	ldr	r6, [r5, #20]
   27994:	str	ip, [sp, #28]
   27998:	ldr	lr, [r5, #16]
   2799c:	str	r1, [sp, #24]
   279a0:	ldr	ip, [r5, #12]
   279a4:	str	r2, [sp, #20]
   279a8:	ldr	r1, [r5, #8]
   279ac:	ldr	r2, [r5, #4]
   279b0:	str	r6, [sp, #16]
   279b4:	stmib	sp, {r1, ip, lr}
   279b8:	mov	r1, #1
   279bc:	str	r2, [sp]
   279c0:	mov	r2, r0
   279c4:	mov	r0, r4
   279c8:	bl	10f3c <__fprintf_chk@plt>
   279cc:	add	sp, sp, #32
   279d0:	pop	{r4, r5, r6, pc}
   279d4:	mov	r2, #5
   279d8:	ldr	r1, [pc, #564]	; 27c14 <dcngettext@plt+0x16c24>
   279dc:	mov	r0, #0
   279e0:	bl	10e04 <dcgettext@plt>
   279e4:	ldr	r3, [r5]
   279e8:	mov	r1, #1
   279ec:	mov	r2, r0
   279f0:	mov	r0, r4
   279f4:	add	sp, sp, #32
   279f8:	pop	{r4, r5, r6, lr}
   279fc:	b	10f3c <__fprintf_chk@plt>
   27a00:	mov	r2, #5
   27a04:	ldr	r1, [pc, #524]	; 27c18 <dcngettext@plt+0x16c28>
   27a08:	mov	r0, #0
   27a0c:	bl	10e04 <dcgettext@plt>
   27a10:	ldr	r2, [r5, #4]
   27a14:	ldr	r3, [r5]
   27a18:	mov	r1, #1
   27a1c:	str	r2, [sp, #48]	; 0x30
   27a20:	mov	r2, r0
   27a24:	mov	r0, r4
   27a28:	add	sp, sp, #32
   27a2c:	pop	{r4, r5, r6, lr}
   27a30:	b	10f3c <__fprintf_chk@plt>
   27a34:	mov	r2, #5
   27a38:	ldr	r1, [pc, #476]	; 27c1c <dcngettext@plt+0x16c2c>
   27a3c:	mov	r0, #0
   27a40:	bl	10e04 <dcgettext@plt>
   27a44:	ldr	r1, [r5, #8]
   27a48:	ldr	r2, [r5, #4]
   27a4c:	ldr	r3, [r5]
   27a50:	str	r1, [sp, #52]	; 0x34
   27a54:	str	r2, [sp, #48]	; 0x30
   27a58:	mov	r1, #1
   27a5c:	mov	r2, r0
   27a60:	mov	r0, r4
   27a64:	add	sp, sp, #32
   27a68:	pop	{r4, r5, r6, lr}
   27a6c:	b	10f3c <__fprintf_chk@plt>
   27a70:	mov	r2, #5
   27a74:	ldr	r1, [pc, #420]	; 27c20 <dcngettext@plt+0x16c30>
   27a78:	mov	r0, #0
   27a7c:	bl	10e04 <dcgettext@plt>
   27a80:	ldr	r1, [r5, #8]
   27a84:	ldr	ip, [r5, #12]
   27a88:	ldr	r2, [r5, #4]
   27a8c:	ldr	r3, [r5]
   27a90:	stmib	sp, {r1, ip}
   27a94:	str	r2, [sp]
   27a98:	mov	r1, #1
   27a9c:	mov	r2, r0
   27aa0:	mov	r0, r4
   27aa4:	bl	10f3c <__fprintf_chk@plt>
   27aa8:	b	279cc <dcngettext@plt+0x169dc>
   27aac:	mov	r2, #5
   27ab0:	ldr	r1, [pc, #364]	; 27c24 <dcngettext@plt+0x16c34>
   27ab4:	mov	r0, #0
   27ab8:	bl	10e04 <dcgettext@plt>
   27abc:	add	r1, r5, #8
   27ac0:	ldr	r2, [r5, #4]
   27ac4:	ldm	r1, {r1, ip, lr}
   27ac8:	ldr	r3, [r5]
   27acc:	str	r2, [sp]
   27ad0:	stmib	sp, {r1, ip, lr}
   27ad4:	mov	r1, #1
   27ad8:	mov	r2, r0
   27adc:	mov	r0, r4
   27ae0:	bl	10f3c <__fprintf_chk@plt>
   27ae4:	b	279cc <dcngettext@plt+0x169dc>
   27ae8:	mov	r2, #5
   27aec:	ldr	r1, [pc, #308]	; 27c28 <dcngettext@plt+0x16c38>
   27af0:	mov	r0, #0
   27af4:	bl	10e04 <dcgettext@plt>
   27af8:	add	r1, r5, #8
   27afc:	ldr	r2, [r5, #4]
   27b00:	ldm	r1, {r1, ip, lr}
   27b04:	ldr	r6, [r5, #20]
   27b08:	ldr	r3, [r5]
   27b0c:	stmib	sp, {r1, ip, lr}
   27b10:	mov	r1, #1
   27b14:	str	r2, [sp]
   27b18:	str	r6, [sp, #16]
   27b1c:	mov	r2, r0
   27b20:	mov	r0, r4
   27b24:	bl	10f3c <__fprintf_chk@plt>
   27b28:	b	279cc <dcngettext@plt+0x169dc>
   27b2c:	mov	r2, #5
   27b30:	ldr	r1, [pc, #244]	; 27c2c <dcngettext@plt+0x16c3c>
   27b34:	mov	r0, #0
   27b38:	bl	10e04 <dcgettext@plt>
   27b3c:	ldr	r2, [r5, #24]
   27b40:	ldr	r3, [r5]
   27b44:	ldr	r6, [r5, #20]
   27b48:	ldr	lr, [r5, #16]
   27b4c:	ldr	ip, [r5, #12]
   27b50:	str	r2, [sp, #20]
   27b54:	ldr	r1, [r5, #8]
   27b58:	ldr	r2, [r5, #4]
   27b5c:	str	r6, [sp, #16]
   27b60:	stmib	sp, {r1, ip, lr}
   27b64:	mov	r1, #1
   27b68:	str	r2, [sp]
   27b6c:	mov	r2, r0
   27b70:	mov	r0, r4
   27b74:	bl	10f3c <__fprintf_chk@plt>
   27b78:	b	279cc <dcngettext@plt+0x169dc>
   27b7c:	mov	r2, #5
   27b80:	ldr	r1, [pc, #168]	; 27c30 <dcngettext@plt+0x16c40>
   27b84:	mov	r0, #0
   27b88:	bl	10e04 <dcgettext@plt>
   27b8c:	ldr	r1, [r5, #28]
   27b90:	ldr	r2, [r5, #24]
   27b94:	ldr	r3, [r5]
   27b98:	ldr	r6, [r5, #20]
   27b9c:	ldr	lr, [r5, #16]
   27ba0:	str	r1, [sp, #24]
   27ba4:	ldr	ip, [r5, #12]
   27ba8:	str	r2, [sp, #20]
   27bac:	ldr	r1, [r5, #8]
   27bb0:	ldr	r2, [r5, #4]
   27bb4:	str	r6, [sp, #16]
   27bb8:	stmib	sp, {r1, ip, lr}
   27bbc:	mov	r1, #1
   27bc0:	str	r2, [sp]
   27bc4:	mov	r2, r0
   27bc8:	mov	r0, r4
   27bcc:	bl	10f3c <__fprintf_chk@plt>
   27bd0:	b	279cc <dcngettext@plt+0x169dc>
   27bd4:	str	r3, [sp]
   27bd8:	mov	r1, #1
   27bdc:	mov	r3, r2
   27be0:	ldr	r2, [pc, #76]	; 27c34 <dcngettext@plt+0x16c44>
   27be4:	bl	10f3c <__fprintf_chk@plt>
   27be8:	b	278d4 <dcngettext@plt+0x168e4>
   27bec:	mov	r2, #5
   27bf0:	ldr	r1, [pc, #64]	; 27c38 <dcngettext@plt+0x16c48>
   27bf4:	b	27978 <dcngettext@plt+0x16988>
   27bf8:	andeq	r9, r2, r4, ror sp
   27bfc:	andeq	r9, r2, r8, lsl #27
   27c00:	andeq	r0, r0, r6, ror #15
   27c04:	andeq	sl, r2, r0, rrx
   27c08:	andeq	r9, r2, ip, lsl #27
   27c0c:	andeq	r9, r2, r8, lsr lr
   27c10:	andeq	r9, r2, r8, ror #30
   27c14:	andeq	r9, r2, ip, asr lr
   27c18:	andeq	r9, r2, ip, ror #28
   27c1c:	andeq	r9, r2, r4, lsl #29
   27c20:	andeq	r9, r2, r0, lsr #29
   27c24:	andeq	r9, r2, r0, asr #29
   27c28:	andeq	r9, r2, r4, ror #29
   27c2c:	andeq	r9, r2, ip, lsl #30
   27c30:	andeq	r9, r2, r8, lsr pc
   27c34:	andeq	r9, r2, r0, lsl #27
   27c38:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   27c3c:	push	{r4, r5, lr}
   27c40:	sub	sp, sp, #12
   27c44:	ldr	r5, [sp, #24]
   27c48:	ldr	ip, [r5]
   27c4c:	cmp	ip, #0
   27c50:	beq	27c6c <dcngettext@plt+0x16c7c>
   27c54:	mov	lr, r5
   27c58:	mov	ip, #0
   27c5c:	ldr	r4, [lr, #4]!
   27c60:	add	ip, ip, #1
   27c64:	cmp	r4, #0
   27c68:	bne	27c5c <dcngettext@plt+0x16c6c>
   27c6c:	stm	sp, {r5, ip}
   27c70:	bl	278a4 <dcngettext@plt+0x168b4>
   27c74:	add	sp, sp, #12
   27c78:	pop	{r4, r5, pc}
   27c7c:	push	{r4, r5, lr}
   27c80:	sub	sp, sp, #52	; 0x34
   27c84:	add	r5, sp, #4
   27c88:	ldr	r4, [sp, #64]	; 0x40
   27c8c:	mov	ip, #0
   27c90:	sub	r4, r4, #4
   27c94:	ldr	lr, [r4, #4]!
   27c98:	cmp	lr, #0
   27c9c:	str	lr, [r5, #4]!
   27ca0:	beq	27cb0 <dcngettext@plt+0x16cc0>
   27ca4:	add	ip, ip, #1
   27ca8:	cmp	ip, #10
   27cac:	bne	27c94 <dcngettext@plt+0x16ca4>
   27cb0:	add	lr, sp, #8
   27cb4:	str	ip, [sp, #4]
   27cb8:	str	lr, [sp]
   27cbc:	bl	278a4 <dcngettext@plt+0x168b4>
   27cc0:	add	sp, sp, #52	; 0x34
   27cc4:	pop	{r4, r5, pc}
   27cc8:	push	{r3}		; (str r3, [sp, #-4]!)
   27ccc:	push	{r4, lr}
   27cd0:	sub	sp, sp, #60	; 0x3c
   27cd4:	add	lr, sp, #56	; 0x38
   27cd8:	add	r3, sp, #72	; 0x48
   27cdc:	str	r3, [lr, #-44]!	; 0xffffffd4
   27ce0:	add	r4, sp, #68	; 0x44
   27ce4:	mov	r3, #0
   27ce8:	ldr	ip, [r4, #4]!
   27cec:	cmp	ip, #0
   27cf0:	str	ip, [lr, #4]!
   27cf4:	beq	27d04 <dcngettext@plt+0x16d14>
   27cf8:	add	r3, r3, #1
   27cfc:	cmp	r3, #10
   27d00:	bne	27ce8 <dcngettext@plt+0x16cf8>
   27d04:	add	ip, sp, #16
   27d08:	str	r3, [sp, #4]
   27d0c:	str	ip, [sp]
   27d10:	ldr	r3, [sp, #68]	; 0x44
   27d14:	bl	278a4 <dcngettext@plt+0x168b4>
   27d18:	add	sp, sp, #60	; 0x3c
   27d1c:	pop	{r4, lr}
   27d20:	add	sp, sp, #4
   27d24:	bx	lr
   27d28:	ldr	r3, [pc, #116]	; 27da4 <dcngettext@plt+0x16db4>
   27d2c:	push	{r4, lr}
   27d30:	mov	r0, #10
   27d34:	ldr	r1, [r3]
   27d38:	bl	10df8 <fputc_unlocked@plt>
   27d3c:	mov	r2, #5
   27d40:	ldr	r1, [pc, #96]	; 27da8 <dcngettext@plt+0x16db8>
   27d44:	mov	r0, #0
   27d48:	bl	10e04 <dcgettext@plt>
   27d4c:	ldr	r2, [pc, #88]	; 27dac <dcngettext@plt+0x16dbc>
   27d50:	mov	r1, r0
   27d54:	mov	r0, #1
   27d58:	bl	10f24 <__printf_chk@plt>
   27d5c:	mov	r2, #5
   27d60:	ldr	r1, [pc, #72]	; 27db0 <dcngettext@plt+0x16dc0>
   27d64:	mov	r0, #0
   27d68:	bl	10e04 <dcgettext@plt>
   27d6c:	ldr	r3, [pc, #64]	; 27db4 <dcngettext@plt+0x16dc4>
   27d70:	ldr	r2, [pc, #64]	; 27db8 <dcngettext@plt+0x16dc8>
   27d74:	mov	r1, r0
   27d78:	mov	r0, #1
   27d7c:	bl	10f24 <__printf_chk@plt>
   27d80:	mov	r2, #5
   27d84:	ldr	r1, [pc, #48]	; 27dbc <dcngettext@plt+0x16dcc>
   27d88:	mov	r0, #0
   27d8c:	bl	10e04 <dcgettext@plt>
   27d90:	ldr	r2, [pc, #40]	; 27dc0 <dcngettext@plt+0x16dd0>
   27d94:	pop	{r4, lr}
   27d98:	mov	r1, r0
   27d9c:	mov	r0, #1
   27da0:	b	10f24 <__printf_chk@plt>
   27da4:	andeq	fp, r3, ip, ror #2
   27da8:	ldrdeq	r9, [r2], -r8
   27dac:	andeq	r9, r2, ip, ror #31
   27db0:	andeq	sl, r2, r4
   27db4:	muleq	r2, r0, r5
   27db8:			; <UNDEFINED> instruction: 0x000295b8
   27dbc:	andeq	sl, r2, r8, lsl r0
   27dc0:	andeq	sl, r2, r0, asr #32
   27dc4:	push	{r4, lr}
   27dc8:	bl	28394 <dcngettext@plt+0x173a4>
   27dcc:	cmp	r0, #0
   27dd0:	popne	{r4, pc}
   27dd4:	bl	2830c <dcngettext@plt+0x1731c>
   27dd8:	push	{r4, lr}
   27ddc:	bl	28394 <dcngettext@plt+0x173a4>
   27de0:	cmp	r0, #0
   27de4:	popne	{r4, pc}
   27de8:	bl	2830c <dcngettext@plt+0x1731c>
   27dec:	push	{r4, lr}
   27df0:	bl	28394 <dcngettext@plt+0x173a4>
   27df4:	cmp	r0, #0
   27df8:	popne	{r4, pc}
   27dfc:	bl	2830c <dcngettext@plt+0x1731c>
   27e00:	push	{r4, r5, r6, lr}
   27e04:	mov	r5, r0
   27e08:	mov	r4, r1
   27e0c:	bl	283c0 <dcngettext@plt+0x173d0>
   27e10:	cmp	r0, #0
   27e14:	popne	{r4, r5, r6, pc}
   27e18:	adds	r4, r4, #0
   27e1c:	movne	r4, #1
   27e20:	cmp	r5, #0
   27e24:	orreq	r4, r4, #1
   27e28:	cmp	r4, #0
   27e2c:	popeq	{r4, r5, r6, pc}
   27e30:	bl	2830c <dcngettext@plt+0x1731c>
   27e34:	push	{r4, lr}
   27e38:	cmp	r1, #0
   27e3c:	orreq	r1, r1, #1
   27e40:	bl	283c0 <dcngettext@plt+0x173d0>
   27e44:	cmp	r0, #0
   27e48:	popne	{r4, pc}
   27e4c:	bl	2830c <dcngettext@plt+0x1731c>
   27e50:	push	{r4, r5, r6, lr}
   27e54:	mov	r6, r0
   27e58:	mov	r5, r1
   27e5c:	mov	r4, r2
   27e60:	bl	286f4 <dcngettext@plt+0x17704>
   27e64:	cmp	r0, #0
   27e68:	popne	{r4, r5, r6, pc}
   27e6c:	cmp	r6, #0
   27e70:	beq	27e80 <dcngettext@plt+0x16e90>
   27e74:	cmp	r5, #0
   27e78:	cmpne	r4, #0
   27e7c:	popeq	{r4, r5, r6, pc}
   27e80:	bl	2830c <dcngettext@plt+0x1731c>
   27e84:	b	27e50 <dcngettext@plt+0x16e60>
   27e88:	cmp	r2, #0
   27e8c:	cmpne	r1, #0
   27e90:	moveq	r2, #1
   27e94:	moveq	r1, r2
   27e98:	push	{r4, lr}
   27e9c:	bl	286f4 <dcngettext@plt+0x17704>
   27ea0:	cmp	r0, #0
   27ea4:	popne	{r4, pc}
   27ea8:	bl	2830c <dcngettext@plt+0x1731c>
   27eac:	mov	r2, r1
   27eb0:	mov	r1, r0
   27eb4:	mov	r0, #0
   27eb8:	b	27e50 <dcngettext@plt+0x16e60>
   27ebc:	mov	r2, r1
   27ec0:	mov	r1, r0
   27ec4:	mov	r0, #0
   27ec8:	b	27e88 <dcngettext@plt+0x16e98>
   27ecc:	push	{r4, r5, r6, lr}
   27ed0:	subs	r6, r0, #0
   27ed4:	sub	sp, sp, #8
   27ed8:	mov	r5, r1
   27edc:	ldr	r4, [r1]
   27ee0:	beq	27f1c <dcngettext@plt+0x16f2c>
   27ee4:	lsr	r1, r4, #1
   27ee8:	add	r3, r1, #1
   27eec:	mvn	r3, r3
   27ef0:	cmp	r4, r3
   27ef4:	bhi	27f18 <dcngettext@plt+0x16f28>
   27ef8:	add	r4, r4, #1
   27efc:	add	r4, r4, r1
   27f00:	mov	r0, r6
   27f04:	mov	r1, r4
   27f08:	bl	27e50 <dcngettext@plt+0x16e60>
   27f0c:	str	r4, [r5]
   27f10:	add	sp, sp, #8
   27f14:	pop	{r4, r5, r6, pc}
   27f18:	bl	2830c <dcngettext@plt+0x1731c>
   27f1c:	cmp	r4, #0
   27f20:	bne	27f00 <dcngettext@plt+0x16f10>
   27f24:	mov	r1, r2
   27f28:	mov	r0, #64	; 0x40
   27f2c:	str	r2, [sp, #4]
   27f30:	bl	28834 <dcngettext@plt+0x17844>
   27f34:	ldr	r2, [sp, #4]
   27f38:	cmp	r0, #0
   27f3c:	movne	r4, r0
   27f40:	addeq	r4, r0, #1
   27f44:	b	27f00 <dcngettext@plt+0x16f10>
   27f48:	mov	r2, #1
   27f4c:	b	27ecc <dcngettext@plt+0x16edc>
   27f50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27f54:	sub	sp, sp, #12
   27f58:	ldr	r6, [r1]
   27f5c:	mov	sl, r1
   27f60:	mov	r9, r0
   27f64:	asrs	r4, r6, #1
   27f68:	mov	r5, r2
   27f6c:	mov	fp, r3
   27f70:	ldr	r7, [sp, #48]	; 0x30
   27f74:	bmi	280e0 <dcngettext@plt+0x170f0>
   27f78:	mvn	r3, #-2147483648	; 0x80000000
   27f7c:	sub	r3, r3, r4
   27f80:	cmp	r6, r3
   27f84:	movle	r3, #0
   27f88:	movgt	r3, #1
   27f8c:	mvn	r8, fp
   27f90:	cmp	r3, #0
   27f94:	addeq	r4, r4, r6
   27f98:	mvnne	r4, #-2147483648	; 0x80000000
   27f9c:	lsr	r8, r8, #31
   27fa0:	cmp	fp, r4
   27fa4:	movge	r3, #0
   27fa8:	andlt	r3, r8, #1
   27fac:	cmp	r3, #0
   27fb0:	beq	28098 <dcngettext@plt+0x170a8>
   27fb4:	cmp	r7, #0
   27fb8:	blt	28168 <dcngettext@plt+0x17178>
   27fbc:	bne	28160 <dcngettext@plt+0x17170>
   27fc0:	mov	r2, #64	; 0x40
   27fc4:	mov	r1, r7
   27fc8:	mov	r0, r2
   27fcc:	str	r2, [sp, #4]
   27fd0:	bl	28a40 <dcngettext@plt+0x17a50>
   27fd4:	ldr	r2, [sp, #4]
   27fd8:	mov	r1, r7
   27fdc:	mov	r4, r0
   27fe0:	mov	r0, r2
   27fe4:	bl	28c60 <dcngettext@plt+0x17c70>
   27fe8:	ldr	r2, [sp, #4]
   27fec:	sub	r1, r2, r1
   27ff0:	cmp	r9, #0
   27ff4:	sub	r3, r4, r6
   27ff8:	streq	r9, [sl]
   27ffc:	cmp	r3, r5
   28000:	bge	28084 <dcngettext@plt+0x17094>
   28004:	cmp	r5, #0
   28008:	blt	280f4 <dcngettext@plt+0x17104>
   2800c:	cmp	r6, #0
   28010:	blt	28030 <dcngettext@plt+0x17040>
   28014:	mvn	r3, #-2147483648	; 0x80000000
   28018:	sub	r3, r3, r5
   2801c:	cmp	r6, r3
   28020:	movle	r3, #0
   28024:	movgt	r3, #1
   28028:	cmp	r3, #0
   2802c:	bne	281f0 <dcngettext@plt+0x17200>
   28030:	add	r5, r6, r5
   28034:	cmp	fp, r5
   28038:	movge	r8, #0
   2803c:	andlt	r8, r8, #1
   28040:	cmp	r8, #0
   28044:	mov	r4, r5
   28048:	bne	281f0 <dcngettext@plt+0x17200>
   2804c:	cmp	r7, #0
   28050:	blt	28108 <dcngettext@plt+0x17118>
   28054:	beq	28080 <dcngettext@plt+0x17090>
   28058:	cmp	r5, #0
   2805c:	blt	281b0 <dcngettext@plt+0x171c0>
   28060:	mov	r1, r7
   28064:	mvn	r0, #-2147483648	; 0x80000000
   28068:	bl	28a40 <dcngettext@plt+0x17a50>
   2806c:	cmp	r5, r0
   28070:	movle	r0, #0
   28074:	movgt	r0, #1
   28078:	cmp	r0, #0
   2807c:	bne	281f0 <dcngettext@plt+0x17200>
   28080:	mul	r1, r5, r7
   28084:	mov	r0, r9
   28088:	bl	27e00 <dcngettext@plt+0x16e10>
   2808c:	str	r4, [sl]
   28090:	add	sp, sp, #12
   28094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28098:	cmp	r7, #0
   2809c:	blt	28134 <dcngettext@plt+0x17144>
   280a0:	beq	27fc0 <dcngettext@plt+0x16fd0>
   280a4:	cmp	r4, #0
   280a8:	blt	28170 <dcngettext@plt+0x17180>
   280ac:	mov	r1, r7
   280b0:	mvn	r0, #-2147483648	; 0x80000000
   280b4:	bl	28a40 <dcngettext@plt+0x17a50>
   280b8:	cmp	r0, r4
   280bc:	movge	r0, #0
   280c0:	movlt	r0, #1
   280c4:	cmp	r0, #0
   280c8:	mvnne	r2, #-2147483648	; 0x80000000
   280cc:	bne	27fc4 <dcngettext@plt+0x16fd4>
   280d0:	mul	r1, r7, r4
   280d4:	cmp	r1, #63	; 0x3f
   280d8:	bgt	27ff0 <dcngettext@plt+0x17000>
   280dc:	b	27fc0 <dcngettext@plt+0x16fd0>
   280e0:	rsb	r3, r4, #-2147483648	; 0x80000000
   280e4:	cmp	r6, r3
   280e8:	movge	r3, #0
   280ec:	movlt	r3, #1
   280f0:	b	27f8c <dcngettext@plt+0x16f9c>
   280f4:	rsb	r3, r5, #-2147483648	; 0x80000000
   280f8:	cmp	r6, r3
   280fc:	movge	r3, #0
   28100:	movlt	r3, #1
   28104:	b	28028 <dcngettext@plt+0x17038>
   28108:	cmp	r5, #0
   2810c:	blt	28194 <dcngettext@plt+0x171a4>
   28110:	cmn	r7, #1
   28114:	beq	28080 <dcngettext@plt+0x17090>
   28118:	mov	r1, r7
   2811c:	mov	r0, #-2147483648	; 0x80000000
   28120:	bl	28a40 <dcngettext@plt+0x17a50>
   28124:	cmp	r5, r0
   28128:	movle	r0, #0
   2812c:	movgt	r0, #1
   28130:	b	28078 <dcngettext@plt+0x17088>
   28134:	cmp	r4, #0
   28138:	blt	281d4 <dcngettext@plt+0x171e4>
   2813c:	cmn	r7, #1
   28140:	beq	280d0 <dcngettext@plt+0x170e0>
   28144:	mov	r1, r7
   28148:	mov	r0, #-2147483648	; 0x80000000
   2814c:	bl	28a40 <dcngettext@plt+0x17a50>
   28150:	cmp	r0, r4
   28154:	movge	r0, #0
   28158:	movlt	r0, #1
   2815c:	b	280c4 <dcngettext@plt+0x170d4>
   28160:	mov	r4, fp
   28164:	b	280ac <dcngettext@plt+0x170bc>
   28168:	mov	r4, fp
   2816c:	b	2813c <dcngettext@plt+0x1714c>
   28170:	cmn	r4, #1
   28174:	beq	280d0 <dcngettext@plt+0x170e0>
   28178:	mov	r1, r4
   2817c:	mov	r0, #-2147483648	; 0x80000000
   28180:	bl	28a40 <dcngettext@plt+0x17a50>
   28184:	cmp	r7, r0
   28188:	movle	r0, #0
   2818c:	movgt	r0, #1
   28190:	b	280c4 <dcngettext@plt+0x170d4>
   28194:	mov	r1, r7
   28198:	mvn	r0, #-2147483648	; 0x80000000
   2819c:	bl	28a40 <dcngettext@plt+0x17a50>
   281a0:	cmp	r5, r0
   281a4:	movge	r0, #0
   281a8:	movlt	r0, #1
   281ac:	b	28078 <dcngettext@plt+0x17088>
   281b0:	cmn	r5, #1
   281b4:	beq	28080 <dcngettext@plt+0x17090>
   281b8:	mov	r1, r5
   281bc:	mov	r0, #-2147483648	; 0x80000000
   281c0:	bl	28a40 <dcngettext@plt+0x17a50>
   281c4:	cmp	r7, r0
   281c8:	movle	r0, #0
   281cc:	movgt	r0, #1
   281d0:	b	28078 <dcngettext@plt+0x17088>
   281d4:	mov	r1, r7
   281d8:	mvn	r0, #-2147483648	; 0x80000000
   281dc:	bl	28a40 <dcngettext@plt+0x17a50>
   281e0:	cmp	r0, r4
   281e4:	movle	r0, #0
   281e8:	movgt	r0, #1
   281ec:	b	280c4 <dcngettext@plt+0x170d4>
   281f0:	bl	2830c <dcngettext@plt+0x1731c>
   281f4:	push	{r4, lr}
   281f8:	mov	r1, #1
   281fc:	bl	2834c <dcngettext@plt+0x1735c>
   28200:	cmp	r0, #0
   28204:	popne	{r4, pc}
   28208:	bl	2830c <dcngettext@plt+0x1731c>
   2820c:	push	{r4, lr}
   28210:	mov	r1, #1
   28214:	bl	2834c <dcngettext@plt+0x1735c>
   28218:	cmp	r0, #0
   2821c:	popne	{r4, pc}
   28220:	bl	2830c <dcngettext@plt+0x1731c>
   28224:	push	{r4, lr}
   28228:	bl	2834c <dcngettext@plt+0x1735c>
   2822c:	cmp	r0, #0
   28230:	popne	{r4, pc}
   28234:	bl	2830c <dcngettext@plt+0x1731c>
   28238:	push	{r4, lr}
   2823c:	bl	2834c <dcngettext@plt+0x1735c>
   28240:	cmp	r0, #0
   28244:	popne	{r4, pc}
   28248:	bl	2830c <dcngettext@plt+0x1731c>
   2824c:	push	{r4, r5, r6, lr}
   28250:	mov	r6, r0
   28254:	mov	r0, r1
   28258:	mov	r4, r1
   2825c:	bl	28394 <dcngettext@plt+0x173a4>
   28260:	subs	r5, r0, #0
   28264:	beq	2827c <dcngettext@plt+0x1728c>
   28268:	mov	r2, r4
   2826c:	mov	r1, r6
   28270:	bl	10dc8 <memcpy@plt>
   28274:	mov	r0, r5
   28278:	pop	{r4, r5, r6, pc}
   2827c:	bl	2830c <dcngettext@plt+0x1731c>
   28280:	push	{r4, r5, r6, lr}
   28284:	mov	r6, r0
   28288:	mov	r0, r1
   2828c:	mov	r4, r1
   28290:	bl	28394 <dcngettext@plt+0x173a4>
   28294:	subs	r5, r0, #0
   28298:	beq	282b0 <dcngettext@plt+0x172c0>
   2829c:	mov	r2, r4
   282a0:	mov	r1, r6
   282a4:	bl	10dc8 <memcpy@plt>
   282a8:	mov	r0, r5
   282ac:	pop	{r4, r5, r6, pc}
   282b0:	bl	2830c <dcngettext@plt+0x1731c>
   282b4:	push	{r4, r5, r6, lr}
   282b8:	mov	r6, r0
   282bc:	add	r0, r1, #1
   282c0:	mov	r4, r1
   282c4:	bl	28394 <dcngettext@plt+0x173a4>
   282c8:	subs	r5, r0, #0
   282cc:	beq	282ec <dcngettext@plt+0x172fc>
   282d0:	mov	r3, #0
   282d4:	mov	r1, r6
   282d8:	strb	r3, [r5, r4]
   282dc:	mov	r2, r4
   282e0:	bl	10dc8 <memcpy@plt>
   282e4:	mov	r0, r5
   282e8:	pop	{r4, r5, r6, pc}
   282ec:	bl	2830c <dcngettext@plt+0x1731c>
   282f0:	push	{r4, lr}
   282f4:	mov	r4, r0
   282f8:	bl	10edc <strlen@plt>
   282fc:	add	r1, r0, #1
   28300:	mov	r0, r4
   28304:	pop	{r4, lr}
   28308:	b	2824c <dcngettext@plt+0x1725c>
   2830c:	ldr	r3, [pc, #44]	; 28340 <dcngettext@plt+0x17350>
   28310:	push	{r4, lr}
   28314:	mov	r2, #5
   28318:	ldr	r1, [pc, #36]	; 28344 <dcngettext@plt+0x17354>
   2831c:	mov	r0, #0
   28320:	ldr	r4, [r3]
   28324:	bl	10e04 <dcgettext@plt>
   28328:	ldr	r2, [pc, #24]	; 28348 <dcngettext@plt+0x17358>
   2832c:	mov	r1, #0
   28330:	mov	r3, r0
   28334:	mov	r0, r4
   28338:	bl	10e70 <error@plt>
   2833c:	bl	10fd8 <abort@plt>
   28340:	andeq	fp, r3, r8, lsl #2
   28344:	muleq	r2, r0, r0
   28348:	ldrdeq	r9, [r2], -r4
   2834c:	cmp	r1, #0
   28350:	cmpne	r0, #0
   28354:	moveq	r1, #1
   28358:	moveq	r0, r1
   2835c:	umull	r2, r3, r0, r1
   28360:	adds	r3, r3, #0
   28364:	movne	r3, #1
   28368:	cmp	r2, #0
   2836c:	blt	2837c <dcngettext@plt+0x1738c>
   28370:	cmp	r3, #0
   28374:	bne	2837c <dcngettext@plt+0x1738c>
   28378:	b	10d5c <calloc@plt>
   2837c:	push	{r4, lr}
   28380:	bl	10ef4 <__errno_location@plt>
   28384:	mov	r3, #12
   28388:	str	r3, [r0]
   2838c:	mov	r0, #0
   28390:	pop	{r4, pc}
   28394:	cmp	r0, #0
   28398:	moveq	r0, #1
   2839c:	cmp	r0, #0
   283a0:	blt	283a8 <dcngettext@plt+0x173b8>
   283a4:	b	10e7c <malloc@plt>
   283a8:	push	{r4, lr}
   283ac:	bl	10ef4 <__errno_location@plt>
   283b0:	mov	r3, #12
   283b4:	str	r3, [r0]
   283b8:	mov	r0, #0
   283bc:	pop	{r4, pc}
   283c0:	cmp	r0, #0
   283c4:	beq	283e8 <dcngettext@plt+0x173f8>
   283c8:	cmp	r1, #0
   283cc:	push	{lr}		; (str lr, [sp, #-4]!)
   283d0:	sub	sp, sp, #12
   283d4:	beq	283f0 <dcngettext@plt+0x17400>
   283d8:	blt	28408 <dcngettext@plt+0x17418>
   283dc:	add	sp, sp, #12
   283e0:	pop	{lr}		; (ldr lr, [sp], #4)
   283e4:	b	10e10 <realloc@plt>
   283e8:	mov	r0, r1
   283ec:	b	28394 <dcngettext@plt+0x173a4>
   283f0:	str	r1, [sp, #4]
   283f4:	bl	258c8 <dcngettext@plt+0x148d8>
   283f8:	ldr	r3, [sp, #4]
   283fc:	mov	r0, r3
   28400:	add	sp, sp, #12
   28404:	pop	{pc}		; (ldr pc, [sp], #4)
   28408:	bl	10ef4 <__errno_location@plt>
   2840c:	mov	r2, #12
   28410:	mov	r3, #0
   28414:	str	r2, [r0]
   28418:	b	283fc <dcngettext@plt+0x1740c>
   2841c:	push	{r4, r5, r6, lr}
   28420:	mov	r4, r0
   28424:	bl	10e58 <__fpending@plt>
   28428:	ldr	r5, [r4]
   2842c:	and	r5, r5, #32
   28430:	mov	r6, r0
   28434:	mov	r0, r4
   28438:	bl	25730 <dcngettext@plt+0x14740>
   2843c:	cmp	r5, #0
   28440:	mov	r4, r0
   28444:	bne	28464 <dcngettext@plt+0x17474>
   28448:	cmp	r0, #0
   2844c:	beq	2845c <dcngettext@plt+0x1746c>
   28450:	cmp	r6, #0
   28454:	beq	28480 <dcngettext@plt+0x17490>
   28458:	mvn	r4, #0
   2845c:	mov	r0, r4
   28460:	pop	{r4, r5, r6, pc}
   28464:	cmp	r0, #0
   28468:	bne	28458 <dcngettext@plt+0x17468>
   2846c:	bl	10ef4 <__errno_location@plt>
   28470:	str	r4, [r0]
   28474:	mvn	r4, #0
   28478:	mov	r0, r4
   2847c:	pop	{r4, r5, r6, pc}
   28480:	bl	10ef4 <__errno_location@plt>
   28484:	ldr	r4, [r0]
   28488:	subs	r4, r4, #9
   2848c:	mvnne	r4, #0
   28490:	mov	r0, r4
   28494:	pop	{r4, r5, r6, pc}
   28498:	push	{r1, r2, r3}
   2849c:	push	{r4, r5, r6, r7, lr}
   284a0:	sub	sp, sp, #8
   284a4:	add	r3, sp, #32
   284a8:	ldr	r1, [sp, #28]
   284ac:	str	r3, [sp, #4]
   284b0:	cmp	r1, #0
   284b4:	beq	2854c <dcngettext@plt+0x1755c>
   284b8:	ldr	r2, [pc, #412]	; 2865c <dcngettext@plt+0x1766c>
   284bc:	mov	r5, r0
   284c0:	cmp	r1, r2
   284c4:	bne	28510 <dcngettext@plt+0x17520>
   284c8:	ldr	r6, [pc, #400]	; 28660 <dcngettext@plt+0x17670>
   284cc:	ldr	r7, [r3]
   284d0:	add	r2, sp, #36	; 0x24
   284d4:	ldr	r3, [r6]
   284d8:	str	r2, [sp, #4]
   284dc:	cmp	r3, #0
   284e0:	mov	r2, r7
   284e4:	blt	28610 <dcngettext@plt+0x17620>
   284e8:	bl	10f60 <fcntl64@plt>
   284ec:	subs	r4, r0, #0
   284f0:	blt	28594 <dcngettext@plt+0x175a4>
   284f4:	mov	r3, #1
   284f8:	str	r3, [r6]
   284fc:	mov	r0, r4
   28500:	add	sp, sp, #8
   28504:	pop	{r4, r5, r6, r7, lr}
   28508:	add	sp, sp, #12
   2850c:	bx	lr
   28510:	cmp	r1, #11
   28514:	beq	2853c <dcngettext@plt+0x1754c>
   28518:	bgt	2855c <dcngettext@plt+0x1756c>
   2851c:	cmp	r1, #3
   28520:	beq	2853c <dcngettext@plt+0x1754c>
   28524:	ble	28650 <dcngettext@plt+0x17660>
   28528:	cmp	r1, #8
   2852c:	beq	2857c <dcngettext@plt+0x1758c>
   28530:	ble	2857c <dcngettext@plt+0x1758c>
   28534:	cmp	r1, #9
   28538:	bne	2857c <dcngettext@plt+0x1758c>
   2853c:	mov	r0, r5
   28540:	bl	10f60 <fcntl64@plt>
   28544:	mov	r4, r0
   28548:	b	284fc <dcngettext@plt+0x1750c>
   2854c:	ldr	r2, [sp, #32]
   28550:	bl	10f60 <fcntl64@plt>
   28554:	mov	r4, r0
   28558:	b	284fc <dcngettext@plt+0x1750c>
   2855c:	ldr	r3, [pc, #256]	; 28664 <dcngettext@plt+0x17674>
   28560:	cmp	r1, r3
   28564:	bgt	28630 <dcngettext@plt+0x17640>
   28568:	cmp	r1, r2
   2856c:	bge	2857c <dcngettext@plt+0x1758c>
   28570:	sub	r3, r3, #6
   28574:	cmp	r1, r3
   28578:	beq	2853c <dcngettext@plt+0x1754c>
   2857c:	ldr	r3, [sp, #4]
   28580:	mov	r0, r5
   28584:	ldr	r2, [r3]
   28588:	bl	10f60 <fcntl64@plt>
   2858c:	mov	r4, r0
   28590:	b	284fc <dcngettext@plt+0x1750c>
   28594:	bl	10ef4 <__errno_location@plt>
   28598:	ldr	r3, [r0]
   2859c:	cmp	r3, #22
   285a0:	bne	284f4 <dcngettext@plt+0x17504>
   285a4:	mov	r2, r7
   285a8:	mov	r0, r5
   285ac:	mov	r1, #0
   285b0:	bl	10f60 <fcntl64@plt>
   285b4:	subs	r4, r0, #0
   285b8:	blt	284fc <dcngettext@plt+0x1750c>
   285bc:	mvn	r3, #0
   285c0:	str	r3, [r6]
   285c4:	mov	r1, #1
   285c8:	mov	r0, r4
   285cc:	bl	10f60 <fcntl64@plt>
   285d0:	subs	r2, r0, #0
   285d4:	blt	285f0 <dcngettext@plt+0x17600>
   285d8:	orr	r2, r2, #1
   285dc:	mov	r1, #2
   285e0:	mov	r0, r4
   285e4:	bl	10f60 <fcntl64@plt>
   285e8:	cmn	r0, #1
   285ec:	bne	284fc <dcngettext@plt+0x1750c>
   285f0:	bl	10ef4 <__errno_location@plt>
   285f4:	mov	r5, r0
   285f8:	mov	r0, r4
   285fc:	ldr	r6, [r5]
   28600:	mvn	r4, #0
   28604:	bl	10fe4 <close@plt>
   28608:	str	r6, [r5]
   2860c:	b	284fc <dcngettext@plt+0x1750c>
   28610:	mov	r1, #0
   28614:	bl	10f60 <fcntl64@plt>
   28618:	subs	r4, r0, #0
   2861c:	blt	284fc <dcngettext@plt+0x1750c>
   28620:	ldr	r3, [r6]
   28624:	cmn	r3, #1
   28628:	beq	285c4 <dcngettext@plt+0x175d4>
   2862c:	b	284fc <dcngettext@plt+0x1750c>
   28630:	ldr	r3, [pc, #48]	; 28668 <dcngettext@plt+0x17678>
   28634:	cmp	r1, r3
   28638:	beq	2857c <dcngettext@plt+0x1758c>
   2863c:	blt	2853c <dcngettext@plt+0x1754c>
   28640:	add	r3, r3, #1
   28644:	cmp	r1, r3
   28648:	bne	2857c <dcngettext@plt+0x1758c>
   2864c:	b	2853c <dcngettext@plt+0x1754c>
   28650:	cmp	r1, #1
   28654:	bne	2857c <dcngettext@plt+0x1758c>
   28658:	b	2853c <dcngettext@plt+0x1754c>
   2865c:	andeq	r0, r0, r6, lsl #8
   28660:	andeq	fp, r3, r0, asr #5
   28664:	andeq	r0, r0, r7, lsl #8
   28668:	andeq	r0, r0, r9, lsl #8
   2866c:	push	{r4, lr}
   28670:	mov	r0, #14
   28674:	bl	10f90 <nl_langinfo@plt>
   28678:	cmp	r0, #0
   2867c:	beq	28694 <dcngettext@plt+0x176a4>
   28680:	ldrb	r2, [r0]
   28684:	ldr	r3, [pc, #16]	; 2869c <dcngettext@plt+0x176ac>
   28688:	cmp	r2, #0
   2868c:	moveq	r0, r3
   28690:	pop	{r4, pc}
   28694:	ldr	r0, [pc]	; 2869c <dcngettext@plt+0x176ac>
   28698:	pop	{r4, pc}
   2869c:	andeq	sl, r2, r4, lsr #1
   286a0:	push	{r4, r5, r6, r7, lr}
   286a4:	subs	r6, r0, #0
   286a8:	sub	sp, sp, #12
   286ac:	addeq	r6, sp, #4
   286b0:	mov	r0, r6
   286b4:	mov	r5, r2
   286b8:	mov	r7, r1
   286bc:	bl	10e64 <mbrtowc@plt>
   286c0:	cmp	r5, #0
   286c4:	cmnne	r0, #3
   286c8:	mov	r4, r0
   286cc:	bls	286e8 <dcngettext@plt+0x176f8>
   286d0:	mov	r0, #0
   286d4:	bl	28740 <dcngettext@plt+0x17750>
   286d8:	cmp	r0, #0
   286dc:	moveq	r4, #1
   286e0:	ldrbeq	r3, [r7]
   286e4:	streq	r3, [r6]
   286e8:	mov	r0, r4
   286ec:	add	sp, sp, #12
   286f0:	pop	{r4, r5, r6, r7, pc}
   286f4:	push	{r4, r5, r6, lr}
   286f8:	subs	r4, r2, #0
   286fc:	mov	r6, r0
   28700:	mov	r5, r1
   28704:	beq	28730 <dcngettext@plt+0x17740>
   28708:	mov	r1, r4
   2870c:	mvn	r0, #0
   28710:	bl	28834 <dcngettext@plt+0x17844>
   28714:	cmp	r0, r5
   28718:	bcs	28730 <dcngettext@plt+0x17740>
   2871c:	bl	10ef4 <__errno_location@plt>
   28720:	mov	r3, #12
   28724:	str	r3, [r0]
   28728:	mov	r0, #0
   2872c:	pop	{r4, r5, r6, pc}
   28730:	mul	r1, r5, r4
   28734:	mov	r0, r6
   28738:	pop	{r4, r5, r6, lr}
   2873c:	b	283c0 <dcngettext@plt+0x173d0>
   28740:	push	{lr}		; (str lr, [sp, #-4]!)
   28744:	sub	sp, sp, #268	; 0x10c
   28748:	add	r1, sp, #4
   2874c:	ldr	r2, [pc, #60]	; 28790 <dcngettext@plt+0x177a0>
   28750:	bl	2879c <dcngettext@plt+0x177ac>
   28754:	cmp	r0, #0
   28758:	movne	r0, #0
   2875c:	bne	28788 <dcngettext@plt+0x17798>
   28760:	ldr	r1, [pc, #44]	; 28794 <dcngettext@plt+0x177a4>
   28764:	add	r0, sp, #4
   28768:	bl	10d8c <strcmp@plt>
   2876c:	cmp	r0, #0
   28770:	beq	28788 <dcngettext@plt+0x17798>
   28774:	add	r0, sp, #4
   28778:	ldr	r1, [pc, #24]	; 28798 <dcngettext@plt+0x177a8>
   2877c:	bl	10d8c <strcmp@plt>
   28780:	adds	r0, r0, #0
   28784:	movne	r0, #1
   28788:	add	sp, sp, #268	; 0x10c
   2878c:	pop	{pc}		; (ldr pc, [sp], #4)
   28790:	andeq	r0, r0, r1, lsl #2
   28794:	andeq	sl, r2, ip, lsr #1
   28798:	strheq	sl, [r2], -r0
   2879c:	push	{r4, r5, r6, lr}
   287a0:	mov	r5, r1
   287a4:	mov	r1, #0
   287a8:	mov	r4, r2
   287ac:	bl	10f78 <setlocale@plt>
   287b0:	subs	r6, r0, #0
   287b4:	beq	28810 <dcngettext@plt+0x17820>
   287b8:	bl	10edc <strlen@plt>
   287bc:	cmp	r4, r0
   287c0:	bhi	287f8 <dcngettext@plt+0x17808>
   287c4:	cmp	r4, #0
   287c8:	bne	287d4 <dcngettext@plt+0x177e4>
   287cc:	mov	r0, #34	; 0x22
   287d0:	pop	{r4, r5, r6, pc}
   287d4:	sub	r4, r4, #1
   287d8:	mov	r1, r6
   287dc:	mov	r2, r4
   287e0:	mov	r0, r5
   287e4:	bl	10dc8 <memcpy@plt>
   287e8:	mov	r3, #0
   287ec:	strb	r3, [r5, r4]
   287f0:	mov	r0, #34	; 0x22
   287f4:	pop	{r4, r5, r6, pc}
   287f8:	add	r2, r0, #1
   287fc:	mov	r1, r6
   28800:	mov	r0, r5
   28804:	bl	10dc8 <memcpy@plt>
   28808:	mov	r0, #0
   2880c:	pop	{r4, r5, r6, pc}
   28810:	cmp	r4, #0
   28814:	beq	28824 <dcngettext@plt+0x17834>
   28818:	strb	r6, [r5]
   2881c:	mov	r0, #22
   28820:	pop	{r4, r5, r6, pc}
   28824:	mov	r0, #22
   28828:	pop	{r4, r5, r6, pc}
   2882c:	mov	r1, #0
   28830:	b	10f78 <setlocale@plt>
   28834:	subs	r2, r1, #1
   28838:	bxeq	lr
   2883c:	bcc	28a14 <dcngettext@plt+0x17a24>
   28840:	cmp	r0, r1
   28844:	bls	289f8 <dcngettext@plt+0x17a08>
   28848:	tst	r1, r2
   2884c:	beq	28a04 <dcngettext@plt+0x17a14>
   28850:	clz	r3, r0
   28854:	clz	r2, r1
   28858:	sub	r3, r2, r3
   2885c:	rsbs	r3, r3, #31
   28860:	addne	r3, r3, r3, lsl #1
   28864:	mov	r2, #0
   28868:	addne	pc, pc, r3, lsl #2
   2886c:	nop			; (mov r0, r0)
   28870:	cmp	r0, r1, lsl #31
   28874:	adc	r2, r2, r2
   28878:	subcs	r0, r0, r1, lsl #31
   2887c:	cmp	r0, r1, lsl #30
   28880:	adc	r2, r2, r2
   28884:	subcs	r0, r0, r1, lsl #30
   28888:	cmp	r0, r1, lsl #29
   2888c:	adc	r2, r2, r2
   28890:	subcs	r0, r0, r1, lsl #29
   28894:	cmp	r0, r1, lsl #28
   28898:	adc	r2, r2, r2
   2889c:	subcs	r0, r0, r1, lsl #28
   288a0:	cmp	r0, r1, lsl #27
   288a4:	adc	r2, r2, r2
   288a8:	subcs	r0, r0, r1, lsl #27
   288ac:	cmp	r0, r1, lsl #26
   288b0:	adc	r2, r2, r2
   288b4:	subcs	r0, r0, r1, lsl #26
   288b8:	cmp	r0, r1, lsl #25
   288bc:	adc	r2, r2, r2
   288c0:	subcs	r0, r0, r1, lsl #25
   288c4:	cmp	r0, r1, lsl #24
   288c8:	adc	r2, r2, r2
   288cc:	subcs	r0, r0, r1, lsl #24
   288d0:	cmp	r0, r1, lsl #23
   288d4:	adc	r2, r2, r2
   288d8:	subcs	r0, r0, r1, lsl #23
   288dc:	cmp	r0, r1, lsl #22
   288e0:	adc	r2, r2, r2
   288e4:	subcs	r0, r0, r1, lsl #22
   288e8:	cmp	r0, r1, lsl #21
   288ec:	adc	r2, r2, r2
   288f0:	subcs	r0, r0, r1, lsl #21
   288f4:	cmp	r0, r1, lsl #20
   288f8:	adc	r2, r2, r2
   288fc:	subcs	r0, r0, r1, lsl #20
   28900:	cmp	r0, r1, lsl #19
   28904:	adc	r2, r2, r2
   28908:	subcs	r0, r0, r1, lsl #19
   2890c:	cmp	r0, r1, lsl #18
   28910:	adc	r2, r2, r2
   28914:	subcs	r0, r0, r1, lsl #18
   28918:	cmp	r0, r1, lsl #17
   2891c:	adc	r2, r2, r2
   28920:	subcs	r0, r0, r1, lsl #17
   28924:	cmp	r0, r1, lsl #16
   28928:	adc	r2, r2, r2
   2892c:	subcs	r0, r0, r1, lsl #16
   28930:	cmp	r0, r1, lsl #15
   28934:	adc	r2, r2, r2
   28938:	subcs	r0, r0, r1, lsl #15
   2893c:	cmp	r0, r1, lsl #14
   28940:	adc	r2, r2, r2
   28944:	subcs	r0, r0, r1, lsl #14
   28948:	cmp	r0, r1, lsl #13
   2894c:	adc	r2, r2, r2
   28950:	subcs	r0, r0, r1, lsl #13
   28954:	cmp	r0, r1, lsl #12
   28958:	adc	r2, r2, r2
   2895c:	subcs	r0, r0, r1, lsl #12
   28960:	cmp	r0, r1, lsl #11
   28964:	adc	r2, r2, r2
   28968:	subcs	r0, r0, r1, lsl #11
   2896c:	cmp	r0, r1, lsl #10
   28970:	adc	r2, r2, r2
   28974:	subcs	r0, r0, r1, lsl #10
   28978:	cmp	r0, r1, lsl #9
   2897c:	adc	r2, r2, r2
   28980:	subcs	r0, r0, r1, lsl #9
   28984:	cmp	r0, r1, lsl #8
   28988:	adc	r2, r2, r2
   2898c:	subcs	r0, r0, r1, lsl #8
   28990:	cmp	r0, r1, lsl #7
   28994:	adc	r2, r2, r2
   28998:	subcs	r0, r0, r1, lsl #7
   2899c:	cmp	r0, r1, lsl #6
   289a0:	adc	r2, r2, r2
   289a4:	subcs	r0, r0, r1, lsl #6
   289a8:	cmp	r0, r1, lsl #5
   289ac:	adc	r2, r2, r2
   289b0:	subcs	r0, r0, r1, lsl #5
   289b4:	cmp	r0, r1, lsl #4
   289b8:	adc	r2, r2, r2
   289bc:	subcs	r0, r0, r1, lsl #4
   289c0:	cmp	r0, r1, lsl #3
   289c4:	adc	r2, r2, r2
   289c8:	subcs	r0, r0, r1, lsl #3
   289cc:	cmp	r0, r1, lsl #2
   289d0:	adc	r2, r2, r2
   289d4:	subcs	r0, r0, r1, lsl #2
   289d8:	cmp	r0, r1, lsl #1
   289dc:	adc	r2, r2, r2
   289e0:	subcs	r0, r0, r1, lsl #1
   289e4:	cmp	r0, r1
   289e8:	adc	r2, r2, r2
   289ec:	subcs	r0, r0, r1
   289f0:	mov	r0, r2
   289f4:	bx	lr
   289f8:	moveq	r0, #1
   289fc:	movne	r0, #0
   28a00:	bx	lr
   28a04:	clz	r2, r1
   28a08:	rsb	r2, r2, #31
   28a0c:	lsr	r0, r0, r2
   28a10:	bx	lr
   28a14:	cmp	r0, #0
   28a18:	mvnne	r0, #0
   28a1c:	b	28cbc <dcngettext@plt+0x17ccc>
   28a20:	cmp	r1, #0
   28a24:	beq	28a14 <dcngettext@plt+0x17a24>
   28a28:	push	{r0, r1, lr}
   28a2c:	bl	28834 <dcngettext@plt+0x17844>
   28a30:	pop	{r1, r2, lr}
   28a34:	mul	r3, r2, r0
   28a38:	sub	r1, r1, r3
   28a3c:	bx	lr
   28a40:	cmp	r1, #0
   28a44:	beq	28c50 <dcngettext@plt+0x17c60>
   28a48:	eor	ip, r0, r1
   28a4c:	rsbmi	r1, r1, #0
   28a50:	subs	r2, r1, #1
   28a54:	beq	28c1c <dcngettext@plt+0x17c2c>
   28a58:	movs	r3, r0
   28a5c:	rsbmi	r3, r0, #0
   28a60:	cmp	r3, r1
   28a64:	bls	28c28 <dcngettext@plt+0x17c38>
   28a68:	tst	r1, r2
   28a6c:	beq	28c38 <dcngettext@plt+0x17c48>
   28a70:	clz	r2, r3
   28a74:	clz	r0, r1
   28a78:	sub	r2, r0, r2
   28a7c:	rsbs	r2, r2, #31
   28a80:	addne	r2, r2, r2, lsl #1
   28a84:	mov	r0, #0
   28a88:	addne	pc, pc, r2, lsl #2
   28a8c:	nop			; (mov r0, r0)
   28a90:	cmp	r3, r1, lsl #31
   28a94:	adc	r0, r0, r0
   28a98:	subcs	r3, r3, r1, lsl #31
   28a9c:	cmp	r3, r1, lsl #30
   28aa0:	adc	r0, r0, r0
   28aa4:	subcs	r3, r3, r1, lsl #30
   28aa8:	cmp	r3, r1, lsl #29
   28aac:	adc	r0, r0, r0
   28ab0:	subcs	r3, r3, r1, lsl #29
   28ab4:	cmp	r3, r1, lsl #28
   28ab8:	adc	r0, r0, r0
   28abc:	subcs	r3, r3, r1, lsl #28
   28ac0:	cmp	r3, r1, lsl #27
   28ac4:	adc	r0, r0, r0
   28ac8:	subcs	r3, r3, r1, lsl #27
   28acc:	cmp	r3, r1, lsl #26
   28ad0:	adc	r0, r0, r0
   28ad4:	subcs	r3, r3, r1, lsl #26
   28ad8:	cmp	r3, r1, lsl #25
   28adc:	adc	r0, r0, r0
   28ae0:	subcs	r3, r3, r1, lsl #25
   28ae4:	cmp	r3, r1, lsl #24
   28ae8:	adc	r0, r0, r0
   28aec:	subcs	r3, r3, r1, lsl #24
   28af0:	cmp	r3, r1, lsl #23
   28af4:	adc	r0, r0, r0
   28af8:	subcs	r3, r3, r1, lsl #23
   28afc:	cmp	r3, r1, lsl #22
   28b00:	adc	r0, r0, r0
   28b04:	subcs	r3, r3, r1, lsl #22
   28b08:	cmp	r3, r1, lsl #21
   28b0c:	adc	r0, r0, r0
   28b10:	subcs	r3, r3, r1, lsl #21
   28b14:	cmp	r3, r1, lsl #20
   28b18:	adc	r0, r0, r0
   28b1c:	subcs	r3, r3, r1, lsl #20
   28b20:	cmp	r3, r1, lsl #19
   28b24:	adc	r0, r0, r0
   28b28:	subcs	r3, r3, r1, lsl #19
   28b2c:	cmp	r3, r1, lsl #18
   28b30:	adc	r0, r0, r0
   28b34:	subcs	r3, r3, r1, lsl #18
   28b38:	cmp	r3, r1, lsl #17
   28b3c:	adc	r0, r0, r0
   28b40:	subcs	r3, r3, r1, lsl #17
   28b44:	cmp	r3, r1, lsl #16
   28b48:	adc	r0, r0, r0
   28b4c:	subcs	r3, r3, r1, lsl #16
   28b50:	cmp	r3, r1, lsl #15
   28b54:	adc	r0, r0, r0
   28b58:	subcs	r3, r3, r1, lsl #15
   28b5c:	cmp	r3, r1, lsl #14
   28b60:	adc	r0, r0, r0
   28b64:	subcs	r3, r3, r1, lsl #14
   28b68:	cmp	r3, r1, lsl #13
   28b6c:	adc	r0, r0, r0
   28b70:	subcs	r3, r3, r1, lsl #13
   28b74:	cmp	r3, r1, lsl #12
   28b78:	adc	r0, r0, r0
   28b7c:	subcs	r3, r3, r1, lsl #12
   28b80:	cmp	r3, r1, lsl #11
   28b84:	adc	r0, r0, r0
   28b88:	subcs	r3, r3, r1, lsl #11
   28b8c:	cmp	r3, r1, lsl #10
   28b90:	adc	r0, r0, r0
   28b94:	subcs	r3, r3, r1, lsl #10
   28b98:	cmp	r3, r1, lsl #9
   28b9c:	adc	r0, r0, r0
   28ba0:	subcs	r3, r3, r1, lsl #9
   28ba4:	cmp	r3, r1, lsl #8
   28ba8:	adc	r0, r0, r0
   28bac:	subcs	r3, r3, r1, lsl #8
   28bb0:	cmp	r3, r1, lsl #7
   28bb4:	adc	r0, r0, r0
   28bb8:	subcs	r3, r3, r1, lsl #7
   28bbc:	cmp	r3, r1, lsl #6
   28bc0:	adc	r0, r0, r0
   28bc4:	subcs	r3, r3, r1, lsl #6
   28bc8:	cmp	r3, r1, lsl #5
   28bcc:	adc	r0, r0, r0
   28bd0:	subcs	r3, r3, r1, lsl #5
   28bd4:	cmp	r3, r1, lsl #4
   28bd8:	adc	r0, r0, r0
   28bdc:	subcs	r3, r3, r1, lsl #4
   28be0:	cmp	r3, r1, lsl #3
   28be4:	adc	r0, r0, r0
   28be8:	subcs	r3, r3, r1, lsl #3
   28bec:	cmp	r3, r1, lsl #2
   28bf0:	adc	r0, r0, r0
   28bf4:	subcs	r3, r3, r1, lsl #2
   28bf8:	cmp	r3, r1, lsl #1
   28bfc:	adc	r0, r0, r0
   28c00:	subcs	r3, r3, r1, lsl #1
   28c04:	cmp	r3, r1
   28c08:	adc	r0, r0, r0
   28c0c:	subcs	r3, r3, r1
   28c10:	cmp	ip, #0
   28c14:	rsbmi	r0, r0, #0
   28c18:	bx	lr
   28c1c:	teq	ip, r0
   28c20:	rsbmi	r0, r0, #0
   28c24:	bx	lr
   28c28:	movcc	r0, #0
   28c2c:	asreq	r0, ip, #31
   28c30:	orreq	r0, r0, #1
   28c34:	bx	lr
   28c38:	clz	r2, r1
   28c3c:	rsb	r2, r2, #31
   28c40:	cmp	ip, #0
   28c44:	lsr	r0, r3, r2
   28c48:	rsbmi	r0, r0, #0
   28c4c:	bx	lr
   28c50:	cmp	r0, #0
   28c54:	mvngt	r0, #-2147483648	; 0x80000000
   28c58:	movlt	r0, #-2147483648	; 0x80000000
   28c5c:	b	28cbc <dcngettext@plt+0x17ccc>
   28c60:	cmp	r1, #0
   28c64:	beq	28c50 <dcngettext@plt+0x17c60>
   28c68:	push	{r0, r1, lr}
   28c6c:	bl	28a48 <dcngettext@plt+0x17a58>
   28c70:	pop	{r1, r2, lr}
   28c74:	mul	r3, r2, r0
   28c78:	sub	r1, r1, r3
   28c7c:	bx	lr
   28c80:	cmp	r3, #0
   28c84:	cmpeq	r2, #0
   28c88:	bne	28ca0 <dcngettext@plt+0x17cb0>
   28c8c:	cmp	r1, #0
   28c90:	cmpeq	r0, #0
   28c94:	mvnne	r1, #0
   28c98:	mvnne	r0, #0
   28c9c:	b	28cbc <dcngettext@plt+0x17ccc>
   28ca0:	sub	sp, sp, #8
   28ca4:	push	{sp, lr}
   28ca8:	bl	28ccc <dcngettext@plt+0x17cdc>
   28cac:	ldr	lr, [sp, #4]
   28cb0:	add	sp, sp, #8
   28cb4:	pop	{r2, r3}
   28cb8:	bx	lr
   28cbc:	push	{r1, lr}
   28cc0:	mov	r0, #8
   28cc4:	bl	10d74 <raise@plt>
   28cc8:	pop	{r1, pc}
   28ccc:	cmp	r1, r3
   28cd0:	push	{r4, r5, r6, r7, r8, r9, lr}
   28cd4:	cmpeq	r0, r2
   28cd8:	mov	r4, r0
   28cdc:	mov	r5, r1
   28ce0:	ldr	r9, [sp, #28]
   28ce4:	movcc	r0, #0
   28ce8:	movcc	r1, #0
   28cec:	bcc	28de4 <dcngettext@plt+0x17df4>
   28cf0:	cmp	r3, #0
   28cf4:	clzeq	ip, r2
   28cf8:	clzne	ip, r3
   28cfc:	addeq	ip, ip, #32
   28d00:	cmp	r5, #0
   28d04:	clzeq	r1, r4
   28d08:	addeq	r1, r1, #32
   28d0c:	clzne	r1, r5
   28d10:	sub	ip, ip, r1
   28d14:	sub	lr, ip, #32
   28d18:	lsl	r7, r3, ip
   28d1c:	rsb	r8, ip, #32
   28d20:	orr	r7, r7, r2, lsl lr
   28d24:	orr	r7, r7, r2, lsr r8
   28d28:	lsl	r6, r2, ip
   28d2c:	cmp	r5, r7
   28d30:	cmpeq	r4, r6
   28d34:	movcc	r0, #0
   28d38:	movcc	r1, #0
   28d3c:	bcc	28d58 <dcngettext@plt+0x17d68>
   28d40:	mov	r3, #1
   28d44:	subs	r4, r4, r6
   28d48:	lsl	r1, r3, lr
   28d4c:	lsl	r0, r3, ip
   28d50:	orr	r1, r1, r3, lsr r8
   28d54:	sbc	r5, r5, r7
   28d58:	cmp	ip, #0
   28d5c:	beq	28de4 <dcngettext@plt+0x17df4>
   28d60:	lsrs	r3, r7, #1
   28d64:	rrx	r2, r6
   28d68:	mov	r6, ip
   28d6c:	b	28d90 <dcngettext@plt+0x17da0>
   28d70:	subs	r4, r4, r2
   28d74:	sbc	r5, r5, r3
   28d78:	adds	r4, r4, r4
   28d7c:	adc	r5, r5, r5
   28d80:	adds	r4, r4, #1
   28d84:	adc	r5, r5, #0
   28d88:	subs	r6, r6, #1
   28d8c:	beq	28dac <dcngettext@plt+0x17dbc>
   28d90:	cmp	r5, r3
   28d94:	cmpeq	r4, r2
   28d98:	bcs	28d70 <dcngettext@plt+0x17d80>
   28d9c:	adds	r4, r4, r4
   28da0:	adc	r5, r5, r5
   28da4:	subs	r6, r6, #1
   28da8:	bne	28d90 <dcngettext@plt+0x17da0>
   28dac:	lsr	r6, r4, ip
   28db0:	lsr	r7, r5, ip
   28db4:	orr	r6, r6, r5, lsl r8
   28db8:	adds	r2, r0, r4
   28dbc:	orr	r6, r6, r5, lsr lr
   28dc0:	adc	r3, r1, r5
   28dc4:	lsl	r1, r7, ip
   28dc8:	orr	r1, r1, r6, lsl lr
   28dcc:	lsl	r0, r6, ip
   28dd0:	orr	r1, r1, r6, lsr r8
   28dd4:	subs	r0, r2, r0
   28dd8:	mov	r4, r6
   28ddc:	mov	r5, r7
   28de0:	sbc	r1, r3, r1
   28de4:	cmp	r9, #0
   28de8:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   28dec:	strd	r4, [r9]
   28df0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   28df4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   28df8:	mov	r7, r0
   28dfc:	ldr	r6, [pc, #72]	; 28e4c <dcngettext@plt+0x17e5c>
   28e00:	ldr	r5, [pc, #72]	; 28e50 <dcngettext@plt+0x17e60>
   28e04:	add	r6, pc, r6
   28e08:	add	r5, pc, r5
   28e0c:	sub	r6, r6, r5
   28e10:	mov	r8, r1
   28e14:	mov	r9, r2
   28e18:	bl	10d30 <fdopen@plt-0x20>
   28e1c:	asrs	r6, r6, #2
   28e20:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   28e24:	mov	r4, #0
   28e28:	add	r4, r4, #1
   28e2c:	ldr	r3, [r5], #4
   28e30:	mov	r2, r9
   28e34:	mov	r1, r8
   28e38:	mov	r0, r7
   28e3c:	blx	r3
   28e40:	cmp	r6, r4
   28e44:	bne	28e28 <dcngettext@plt+0x17e38>
   28e48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28e4c:	andeq	r2, r1, r4, lsl #2
   28e50:	strdeq	r2, [r1], -ip
   28e54:	bx	lr
   28e58:	ldr	r3, [pc, #12]	; 28e6c <dcngettext@plt+0x17e7c>
   28e5c:	mov	r1, #0
   28e60:	add	r3, pc, r3
   28e64:	ldr	r2, [r3]
   28e68:	b	10f00 <__cxa_atexit@plt>
   28e6c:	muleq	r1, r0, r2

Disassembly of section .fini:

00028e70 <.fini>:
   28e70:	push	{r3, lr}
   28e74:	pop	{r3, pc}
