#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun  7 17:31:56 2019
# Process ID: 2612
# Current directory: C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1
# Command line: vivado.exe -log n4fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source n4fpga.tcl
# Log file: C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/n4fpga.vds
# Journal file: C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Ryan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source n4fpga.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:/Vivado/vivado_board_files/new/board_files' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Ryan/ECE-544/project_final/ip_repo/CameraIP_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Ryan/ECE-544/project_final/ip_repo/CameraIP_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Ryan/ECE-544/project_final/ip_repo/CameraIP_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Ryan Bornhorst/Desktop/ECE544/ProjectGS/repositories/digilentip-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Ryan Bornhorst/Desktop/ECE544/ProjectGS/repositories/ece544ip-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'embsys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
embsys_CameraIP_0_3
embsys_nexys4IO_0_0

add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 325.945 ; gain = 61.484
Command: synth_design -top n4fpga -part xc7a100tcsg324-1 -directive FewerCarryChains -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 435.848 ; gain = 102.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'n4fpga' [C:/Users/Ryan/ECE-544/project_final/hdl/n4fpga.sv:13]
INFO: [Synth 8-6157] synthesizing module 'embsys' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:13]
INFO: [Synth 8-6157] synthesizing module 'embsys_CameraIP_0_3' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_CameraIP_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_CameraIP_0_3' (1#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_CameraIP_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_timer_0_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_timer_0_0' (2#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'embsys_axi_timer_0_0' requires 26 connections, but only 24 given [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:326]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_uartlite_0_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_uartlite_0_0' (3#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'embsys_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:351]
INFO: [Synth 8-6157] synthesizing module 'embsys_blk_mem_gen_0_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_blk_mem_gen_0_0' (4#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_clk_wiz_1_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'embsys_clk_wiz_1_0' (5#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'embsys_fit_timer_0_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_fit_timer_0_0' (6#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_mdm_1_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_mdm_1_0' (7#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_0' (8#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_axi_intc_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_axi_intc_0' (9#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_axi_periph_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:685]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_OEGTNN' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:1721]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_OEGTNN' (10#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:1721]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1X988FM' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:1853]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1X988FM' (11#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:1853]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1LSUSSG' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:1999]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1LSUSSG' (12#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:1999]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_Z0V64X' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2145]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_Z0V64X' (13#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2145]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_10K59R8' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2291]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_10K59R8' (14#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2291]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_CO79RP' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2423]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_CO79RP' (15#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2423]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_QRRRG2' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2789]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_QRRRG2' (16#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2789]
INFO: [Synth 8-6157] synthesizing module 'embsys_xbar_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_xbar_0' (17#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arprot' does not match port width (18) of module 'embsys_xbar_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:1682]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awprot' does not match port width (18) of module 'embsys_xbar_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:1686]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_axi_periph_0' (18#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:685]
WARNING: [Synth 8-350] instance 'microblaze_0_axi_periph' of module 'embsys_microblaze_0_axi_periph_0' requires 143 connections, but only 132 given [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:483]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1SR2TDT' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2555]
INFO: [Synth 8-6157] synthesizing module 'embsys_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_dlmb_bram_if_cntlr_0' (19#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_dlmb_v10_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_dlmb_v10_0' (20#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'embsys_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2701]
INFO: [Synth 8-6157] synthesizing module 'embsys_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_ilmb_bram_if_cntlr_0' (21#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_ilmb_v10_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_ilmb_v10_0' (22#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'embsys_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2747]
INFO: [Synth 8-6157] synthesizing module 'embsys_lmb_bram_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_lmb_bram_0' (23#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'embsys_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2772]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1SR2TDT' (24#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:2555]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_xlconcat_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_xlconcat_0' (25#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_nexys4IO_0_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_nexys4IO_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_nexys4IO_0_0' (26#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_nexys4IO_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'nexys4IO_0' of module 'embsys_nexys4IO_0_0' requires 38 connections, but only 29 given [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:642]
INFO: [Synth 8-6157] synthesizing module 'embsys_rst_clk_wiz_1_100M_0' [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_rst_clk_wiz_1_100M_0' (27#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/.Xil/Vivado-2612-Computer/realtime/embsys_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys' (28#1) [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/synth/embsys.v:13]
INFO: [Synth 8-6155] done synthesizing module 'n4fpga' (29#1) [C:/Users/Ryan/ECE-544/project_final/hdl/n4fpga.sv:13]
WARNING: [Synth 8-3331] design s00_couplers_imp_QRRRG2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_QRRRG2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_QRRRG2 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_QRRRG2 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_CO79RP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_CO79RP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_CO79RP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_CO79RP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_10K59R8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_10K59R8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_10K59R8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_10K59R8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_Z0V64X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_Z0V64X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_Z0V64X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_Z0V64X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1LSUSSG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1LSUSSG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1LSUSSG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1LSUSSG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1X988FM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1X988FM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1X988FM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1X988FM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OEGTNN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_OEGTNN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OEGTNN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_OEGTNN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[15]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[14]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[13]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[12]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[11]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[10]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[9]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[8]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[7]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[6]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[5]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[4]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[3]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[2]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.074 ; gain = 157.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.074 ; gain = 157.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.074 ; gain = 157.215
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_nexys4IO_0_0/embsys_nexys4IO_0_0/embsys_nexys4IO_0_0_in_context.xdc] for cell 'embsys/nexys4IO_0'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_nexys4IO_0_0/embsys_nexys4IO_0_0/embsys_nexys4IO_0_0_in_context.xdc] for cell 'embsys/nexys4IO_0'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0/embsys_axi_timer_0_0_in_context.xdc] for cell 'embsys/axi_timer_0'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0/embsys_axi_timer_0_0_in_context.xdc] for cell 'embsys/axi_timer_0'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0/embsys_fit_timer_0_0_in_context.xdc] for cell 'embsys/fit_timer_0'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0/embsys_fit_timer_0_0_in_context.xdc] for cell 'embsys/fit_timer_0'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0_in_context.xdc] for cell 'embsys/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0_in_context.xdc] for cell 'embsys/axi_uartlite_0'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0/embsys_microblaze_0_0_in_context.xdc] for cell 'embsys/microblaze_0'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0/embsys_microblaze_0_0_in_context.xdc] for cell 'embsys/microblaze_0'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_in_context.xdc] for cell 'embsys/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_in_context.xdc] for cell 'embsys/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/embsys_microblaze_0_xlconcat_0/embsys_microblaze_0_xlconcat_0_in_context.xdc] for cell 'embsys/microblaze_0_xlconcat'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/embsys_microblaze_0_xlconcat_0/embsys_microblaze_0_xlconcat_0_in_context.xdc] for cell 'embsys/microblaze_0_xlconcat'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0/embsys_mdm_1_0_in_context.xdc] for cell 'embsys/mdm_1'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0/embsys_mdm_1_0_in_context.xdc] for cell 'embsys/mdm_1'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc] for cell 'embsys/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc] for cell 'embsys/clk_wiz_1'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'embsys/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'embsys/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_CameraIP_0_3/embsys_CameraIP_0_3/embsys_CameraIP_0_3_in_context.xdc] for cell 'embsys/CameraIP_0'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_CameraIP_0_3/embsys_CameraIP_0_3/embsys_CameraIP_0_3_in_context.xdc] for cell 'embsys/CameraIP_0'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_blk_mem_gen_0_0/embsys_blk_mem_gen_0_0/embsys_blk_mem_gen_0_0_in_context.xdc] for cell 'embsys/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_blk_mem_gen_0_0/embsys_blk_mem_gen_0_0/embsys_blk_mem_gen_0_0_in_context.xdc] for cell 'embsys/blk_mem_gen_0'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_xbar_0/embsys_xbar_0/embsys_xbar_0_in_context.xdc] for cell 'embsys/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_xbar_0/embsys_xbar_0/embsys_xbar_0_in_context.xdc] for cell 'embsys/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_dlmb_v10_0/embsys_dlmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_dlmb_v10_0/embsys_dlmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_ilmb_v10_0/embsys_ilmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_ilmb_v10_0/embsys_ilmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_lmb_bram_0/embsys_lmb_bram_0/embsys_lmb_bram_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_lmb_bram_0/embsys_lmb_bram_0/embsys_lmb_bram_0_in_context.xdc] for cell 'embsys/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Ryan/ECE-544/project_final/constraints/n4DDRfpga.xdc]
Finished Parsing XDC File [C:/Users/Ryan/ECE-544/project_final/constraints/n4DDRfpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ryan/ECE-544/project_final/constraints/n4DDRfpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/n4fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/n4fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 811.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 811.777 ; gain = 478.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 811.777 ; gain = 478.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Ryan/ECE-544/project_final/vivado/project_1.srcs/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for embsys. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/nexys4IO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/fit_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/CameraIP_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embsys/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 811.777 ; gain = 478.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 811.777 ; gain = 478.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design embsys_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[15]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[14]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[13]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[12]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[11]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[10]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[9]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[8]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[7]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[6]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[5]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[4]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[3]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[2]
WARNING: [Synth 8-3331] design n4fpga has unconnected port led[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 811.777 ; gain = 478.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'embsys/mdm_1/Dbg_Clk_0' to pin 'embsys/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embsys/mdm_1/Dbg_Update_0' to pin 'embsys/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embsys/clk_wiz_1/clk_out1' to pin 'embsys/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embsys/clk_wiz_1/clk_out2' to pin 'embsys/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embsys/clk_wiz_1/clk_out3' to pin 'embsys/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embsys/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'embsys/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embsys/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'embsys/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 819.934 ; gain = 487.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 820.156 ; gain = 487.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `embsys_microblaze_0_axi_periph_0`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `embsys_microblaze_0_axi_periph_0' done


INFO: [Synth 8-5816] Retiming module `embsys`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `embsys' done


INFO: [Synth 8-5816] Retiming module `n4fpga`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `n4fpga' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 821.762 ; gain = 488.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 822.250 ; gain = 489.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 822.250 ; gain = 489.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 822.250 ; gain = 489.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 822.250 ; gain = 489.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 822.250 ; gain = 489.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 822.250 ; gain = 489.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |embsys_xbar_0                  |         1|
|2     |embsys_CameraIP_0_3            |         1|
|3     |embsys_axi_timer_0_0           |         1|
|4     |embsys_axi_uartlite_0_0        |         1|
|5     |embsys_blk_mem_gen_0_0         |         1|
|6     |embsys_clk_wiz_1_0             |         1|
|7     |embsys_fit_timer_0_0           |         1|
|8     |embsys_mdm_1_0                 |         1|
|9     |embsys_microblaze_0_0          |         1|
|10    |embsys_microblaze_0_axi_intc_0 |         1|
|11    |embsys_microblaze_0_xlconcat_0 |         1|
|12    |embsys_nexys4IO_0_0            |         1|
|13    |embsys_rst_clk_wiz_1_100M_0    |         1|
|14    |embsys_dlmb_bram_if_cntlr_0    |         1|
|15    |embsys_dlmb_v10_0              |         1|
|16    |embsys_ilmb_bram_if_cntlr_0    |         1|
|17    |embsys_ilmb_v10_0              |         1|
|18    |embsys_lmb_bram_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |embsys_CameraIP_0_3            |     1|
|2     |embsys_axi_timer_0_0           |     1|
|3     |embsys_axi_uartlite_0_0        |     1|
|4     |embsys_blk_mem_gen_0_0         |     1|
|5     |embsys_clk_wiz_1_0             |     1|
|6     |embsys_dlmb_bram_if_cntlr_0    |     1|
|7     |embsys_dlmb_v10_0              |     1|
|8     |embsys_fit_timer_0_0           |     1|
|9     |embsys_ilmb_bram_if_cntlr_0    |     1|
|10    |embsys_ilmb_v10_0              |     1|
|11    |embsys_lmb_bram_0              |     1|
|12    |embsys_mdm_1_0                 |     1|
|13    |embsys_microblaze_0_0          |     1|
|14    |embsys_microblaze_0_axi_intc_0 |     1|
|15    |embsys_microblaze_0_xlconcat_0 |     1|
|16    |embsys_nexys4IO_0_0            |     1|
|17    |embsys_rst_clk_wiz_1_100M_0    |     1|
|18    |embsys_xbar_0                  |     1|
|19    |IBUF                           |    34|
|20    |OBUF                           |    20|
|21    |OBUFT                          |    15|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1883|
|2     |  embsys                      |embsys                                |  1814|
|3     |    microblaze_0_axi_periph   |embsys_microblaze_0_axi_periph_0      |   707|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1SR2TDT |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 822.250 ; gain = 489.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 822.254 ; gain = 167.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 822.254 ; gain = 489.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 842.199 ; gain = 516.254
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/ECE-544/project_final/vivado/project_1.runs/synth_1/n4fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file n4fpga_utilization_synth.rpt -pb n4fpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 842.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 17:33:03 2019...
