#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x578c7ac8b680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x578c7ac954c0 .param/l "OPCODE_CHSH_TRIAL" 1 3 18, C4<00001001>;
P_0x578c7ac95500 .param/l "OPCODE_EMIT" 1 3 23, C4<00001110>;
P_0x578c7ac95540 .param/l "OPCODE_HALT" 1 3 26, C4<11111111>;
P_0x578c7ac95580 .param/l "OPCODE_LASSERT" 1 3 12, C4<00000011>;
P_0x578c7ac955c0 .param/l "OPCODE_LJOIN" 1 3 13, C4<00000100>;
P_0x578c7ac95600 .param/l "OPCODE_MDLACC" 1 3 14, C4<00000101>;
P_0x578c7ac95640 .param/l "OPCODE_ORACLE_HALTS" 1 3 25, C4<00010000>;
P_0x578c7ac95680 .param/l "OPCODE_PDISCOVER" 1 3 15, C4<00000110>;
P_0x578c7ac956c0 .param/l "OPCODE_PMERGE" 1 3 11, C4<00000010>;
P_0x578c7ac95700 .param/l "OPCODE_PNEW" 1 3 9, C4<00000000>;
P_0x578c7ac95740 .param/l "OPCODE_PSPLIT" 1 3 10, C4<00000001>;
P_0x578c7ac95780 .param/l "OPCODE_PYEXEC" 1 3 17, C4<00001000>;
P_0x578c7ac957c0 .param/l "OPCODE_REVEAL" 1 3 24, C4<00001111>;
P_0x578c7ac95800 .param/l "OPCODE_XFER" 1 3 16, C4<00000111>;
P_0x578c7ac95840 .param/l "OPCODE_XOR_ADD" 1 3 20, C4<00001011>;
P_0x578c7ac95880 .param/l "OPCODE_XOR_LOAD" 1 3 19, C4<00001010>;
P_0x578c7ac958c0 .param/l "OPCODE_XOR_RANK" 1 3 22, C4<00001101>;
P_0x578c7ac95900 .param/l "OPCODE_XOR_SWAP" 1 3 21, C4<00001100>;
S_0x578c7ac68030 .scope module, "thiele_cpu_tb" "thiele_cpu_tb" 4 15;
 .timescale -9 -12;
P_0x578c7abaa090 .param/l "NUM_MODULES" 1 4 20, +C4<00000000000000000000000001000000>;
v0x578c7acba6f0_0 .net *"_ivl_3", 29 0, L_0x578c7accde20;  1 drivers
v0x578c7acba7f0_0 .net "cert_addr", 31 0, L_0x578c7ac6d2b0;  1 drivers
v0x578c7acba8e0_0 .var "clk", 0 0;
v0x578c7acba9b0_0 .var "data_hex_path", 1023 0;
v0x578c7acbaa50 .array "data_memory", 255 0, 31 0;
v0x578c7acbab10_0 .net "error_code", 31 0, L_0x578c7ac54a80;  1 drivers
v0x578c7acbabd0_0 .var/i "have_data_hex", 31 0;
v0x578c7acbac90_0 .var/i "have_program_hex", 31 0;
v0x578c7acbad70_0 .var/i "i", 31 0;
v0x578c7acbaee0_0 .net "info_gain", 31 0, L_0x578c7acbc670;  1 drivers
v0x578c7acbafd0 .array "instr_memory", 255 0, 31 0;
v0x578c7acbb070_0 .var "logic_ack", 0 0;
v0x578c7acbb140_0 .net "logic_addr", 31 0, L_0x578c7accd610;  1 drivers
v0x578c7acbb210_0 .var "logic_data", 31 0;
v0x578c7acbb2e0_0 .net "logic_req", 0 0, L_0x578c7accd2f0;  1 drivers
v0x578c7acbb3b0_0 .net "mdl_ops", 31 0, L_0x578c7acbc5b0;  1 drivers
v0x578c7acbb480_0 .net "mem_addr", 31 0, L_0x578c7accdb30;  1 drivers
L_0x767ac539a330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x578c7acbb550_0 .net "mem_en", 0 0, L_0x767ac539a330;  1 drivers
v0x578c7acbb620_0 .var "mem_rdata", 31 0;
L_0x767ac539a2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578c7acbb6f0_0 .net "mem_wdata", 31 0, L_0x767ac539a2a0;  1 drivers
L_0x767ac539a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578c7acbb7c0_0 .net "mem_we", 0 0, L_0x767ac539a2e8;  1 drivers
v0x578c7acbb890_0 .net "mu", 31 0, L_0x578c7acbc780;  1 drivers
v0x578c7acbb960_0 .net "partition_ops", 31 0, L_0x578c7abe21d0;  1 drivers
v0x578c7acbba30_0 .net "pc", 31 0, L_0x578c7ac87f80;  1 drivers
v0x578c7acbbb00_0 .var "program_hex_path", 1023 0;
v0x578c7acbbba0_0 .var "py_ack", 0 0;
v0x578c7acbbc70_0 .net "py_code_addr", 31 0, L_0x578c7accd9d0;  1 drivers
v0x578c7acbbd40_0 .net "py_req", 0 0, L_0x578c7accd750;  1 drivers
v0x578c7acbbe10_0 .var "py_result", 31 0;
v0x578c7acbbee0_0 .var "rst_n", 0 0;
v0x578c7acbbf80_0 .net "status", 31 0, L_0x578c7ac61450;  1 drivers
E_0x578c7aba5e40 .event posedge, v0x578c7acafe40_0;
E_0x578c7aba6330 .event anyedge, v0x578c7acba150_0, v0x578c7acb8930_0;
L_0x578c7accdd30 .array/port v0x578c7acbafd0, L_0x578c7accde20;
L_0x578c7accde20 .part L_0x578c7ac87f80, 2, 30;
S_0x578c7ac3e9d0 .scope begin, "$unm_blk_206" "$unm_blk_206" 4 281, 4 281 0, S_0x578c7ac68030;
 .timescale -9 -12;
v0x578c7ac88fe0_0 .var/i "k", 31 0;
S_0x578c7ac3ed20 .scope module, "dut" "thiele_cpu" 4 78, 5 24 0, S_0x578c7ac68030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mu";
    .port_info 9 /OUTPUT 32 "mem_addr";
    .port_info 10 /OUTPUT 32 "mem_wdata";
    .port_info 11 /INPUT 32 "mem_rdata";
    .port_info 12 /OUTPUT 1 "mem_we";
    .port_info 13 /OUTPUT 1 "mem_en";
    .port_info 14 /OUTPUT 1 "logic_req";
    .port_info 15 /OUTPUT 32 "logic_addr";
    .port_info 16 /INPUT 1 "logic_ack";
    .port_info 17 /INPUT 32 "logic_data";
    .port_info 18 /OUTPUT 1 "py_req";
    .port_info 19 /OUTPUT 32 "py_code_addr";
    .port_info 20 /INPUT 1 "py_ack";
    .port_info 21 /INPUT 32 "py_result";
    .port_info 22 /INPUT 32 "instr_data";
    .port_info 23 /OUTPUT 32 "pc";
P_0x578c7aca9980 .param/l "ALU_CTX_MDLACC" 1 5 175, C4<00000001>;
P_0x578c7aca99c0 .param/l "ALU_CTX_ORACLE" 1 5 178, C4<00000100>;
P_0x578c7aca9a00 .param/l "ALU_CTX_PDISCOVER1" 1 5 176, C4<00000010>;
P_0x578c7aca9a40 .param/l "ALU_CTX_PDISCOVER2" 1 5 177, C4<00000011>;
P_0x578c7aca9a80 .param/l "CSR_CERT_ADDR" 1 5 79, C4<00000000>;
P_0x578c7aca9ac0 .param/l "CSR_ERROR" 1 5 81, C4<00000010>;
P_0x578c7aca9b00 .param/l "CSR_INFO_GAIN" 1 5 84, C4<00000101>;
P_0x578c7aca9b40 .param/l "CSR_MDL_OPS" 1 5 83, C4<00000100>;
P_0x578c7aca9b80 .param/l "CSR_PARTITION_OPS" 1 5 82, C4<00000011>;
P_0x578c7aca9bc0 .param/l "CSR_STATUS" 1 5 80, C4<00000001>;
P_0x578c7aca9c00 .param/l "MAX_MU" 1 5 72, C4<11111111111111111111111111111111>;
P_0x578c7aca9c40 .param/l "NUM_MODULES" 1 5 69, +C4<00000000000000000000000001000000>;
P_0x578c7aca9c80 .param/l "OPCODE_CHSH_TRIAL" 1 3 18, C4<00001001>;
P_0x578c7aca9cc0 .param/l "OPCODE_EMIT" 1 3 23, C4<00001110>;
P_0x578c7aca9d00 .param/l "OPCODE_HALT" 1 3 26, C4<11111111>;
P_0x578c7aca9d40 .param/l "OPCODE_LASSERT" 1 3 12, C4<00000011>;
P_0x578c7aca9d80 .param/l "OPCODE_LJOIN" 1 3 13, C4<00000100>;
P_0x578c7aca9dc0 .param/l "OPCODE_MDLACC" 1 3 14, C4<00000101>;
P_0x578c7aca9e00 .param/l "OPCODE_ORACLE_HALTS" 1 3 25, C4<00010000>;
P_0x578c7aca9e40 .param/l "OPCODE_PDISCOVER" 1 3 15, C4<00000110>;
P_0x578c7aca9e80 .param/l "OPCODE_PMERGE" 1 3 11, C4<00000010>;
P_0x578c7aca9ec0 .param/l "OPCODE_PNEW" 1 3 9, C4<00000000>;
P_0x578c7aca9f00 .param/l "OPCODE_PSPLIT" 1 3 10, C4<00000001>;
P_0x578c7aca9f40 .param/l "OPCODE_PYEXEC" 1 3 17, C4<00001000>;
P_0x578c7aca9f80 .param/l "OPCODE_REVEAL" 1 3 24, C4<00001111>;
P_0x578c7aca9fc0 .param/l "OPCODE_XFER" 1 3 16, C4<00000111>;
P_0x578c7acaa000 .param/l "OPCODE_XOR_ADD" 1 3 20, C4<00001011>;
P_0x578c7acaa040 .param/l "OPCODE_XOR_LOAD" 1 3 19, C4<00001010>;
P_0x578c7acaa080 .param/l "OPCODE_XOR_RANK" 1 3 22, C4<00001101>;
P_0x578c7acaa0c0 .param/l "OPCODE_XOR_SWAP" 1 3 21, C4<00001100>;
P_0x578c7acaa100 .param/l "REGION_SIZE" 1 5 70, +C4<00000000000000000000010000000000>;
P_0x578c7acaa140 .param/l "STATE_ALU_WAIT" 1 5 168, C4<0111>;
P_0x578c7acaa180 .param/l "STATE_ALU_WAIT2" 1 5 169, C4<1000>;
P_0x578c7acaa1c0 .param/l "STATE_COMPLETE" 1 5 167, C4<0110>;
P_0x578c7acaa200 .param/l "STATE_DECODE" 1 5 162, C4<0001>;
P_0x578c7acaa240 .param/l "STATE_EXECUTE" 1 5 163, C4<0010>;
P_0x578c7acaa280 .param/l "STATE_FETCH" 1 5 161, C4<0000>;
P_0x578c7acaa2c0 .param/l "STATE_LOGIC" 1 5 165, C4<0100>;
P_0x578c7acaa300 .param/l "STATE_MEMORY" 1 5 164, C4<0011>;
P_0x578c7acaa340 .param/l "STATE_PDISCOVER_ARM2" 1 5 172, C4<1011>;
P_0x578c7acaa380 .param/l "STATE_PDISCOVER_LAUNCH2" 1 5 171, C4<1010>;
P_0x578c7acaa3c0 .param/l "STATE_PYTHON" 1 5 166, C4<0101>;
P_0x578c7acaa400 .param/l "STATE_RECEIPT_HOLD" 1 5 170, C4<1001>;
L_0x578c7ac87f80 .functor BUFZ 32, v0x578c7acb93d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578c7ac88e80 .functor BUFZ 32, L_0x578c7accdd30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578c7ac6d2b0 .functor BUFZ 32, v0x578c7acb67b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578c7ac61450 .functor BUFZ 32, v0x578c7acb6930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578c7ac54a80 .functor BUFZ 32, v0x578c7acb6850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578c7abe21d0 .functor BUFZ 32, v0x578c7acb9210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578c7acbc5b0 .functor BUFZ 32, v0x578c7acb79e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578c7acbc670 .functor BUFZ 32, v0x578c7acb70b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578c7acbc780 .functor BUFZ 32, v0x578c7acb8160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x578c7acbd170 .functor OR 1, L_0x578c7acbce70, L_0x578c7acbcfc0, C4<0>, C4<0>;
L_0x578c7accdb30 .functor BUFZ 32, v0x578c7acb93d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x767ac539a0a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x578c7acb5760_0 .net/2u *"_ivl_26", 3 0, L_0x767ac539a0a8;  1 drivers
v0x578c7acb5860_0 .net *"_ivl_28", 0 0, L_0x578c7acbce70;  1 drivers
L_0x767ac539a0f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x578c7acb5920_0 .net/2u *"_ivl_30", 3 0, L_0x767ac539a0f0;  1 drivers
v0x578c7acb59e0_0 .net *"_ivl_32", 0 0, L_0x578c7acbcfc0;  1 drivers
L_0x767ac539a180 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x578c7acb5aa0_0 .net/2u *"_ivl_38", 3 0, L_0x767ac539a180;  1 drivers
L_0x767ac539a1c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578c7acb5bd0_0 .net/2u *"_ivl_42", 23 0, L_0x767ac539a1c8;  1 drivers
v0x578c7acb5cb0_0 .net *"_ivl_44", 39 0, L_0x578c7accd430;  1 drivers
L_0x767ac539a210 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x578c7acb5d90_0 .net/2u *"_ivl_48", 3 0, L_0x767ac539a210;  1 drivers
L_0x767ac539a258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578c7acb5e70_0 .net/2u *"_ivl_52", 23 0, L_0x767ac539a258;  1 drivers
v0x578c7acb5f50_0 .net *"_ivl_54", 39 0, L_0x578c7accd930;  1 drivers
v0x578c7acb6030_0 .var "alu_context", 7 0;
v0x578c7acb6110_0 .var "alu_return_state", 3 0;
v0x578c7acb61f0_0 .net "cert_addr", 31 0, L_0x578c7ac6d2b0;  alias, 1 drivers
v0x578c7acb62d0_0 .net "clk", 0 0, v0x578c7acba8e0_0;  1 drivers
v0x578c7acb6370_0 .var "clz8_in", 7 0;
v0x578c7acb6430_0 .net "clz8_out", 3 0, v0x578c7ac61570_0;  1 drivers
v0x578c7acb6500_0 .net "core_status", 31 0, v0x578c7acb4120_0;  1 drivers
v0x578c7acb66e0_0 .net "cost_gate_open", 0 0, v0x578c7acb42a0_0;  1 drivers
v0x578c7acb67b0_0 .var "csr_cert_addr", 31 0;
v0x578c7acb6850_0 .var "csr_error", 31 0;
v0x578c7acb6930_0 .var "csr_status", 31 0;
v0x578c7acb6a10_0 .net "current_instr", 31 0, L_0x578c7ac88e80;  1 drivers
v0x578c7acb6b00_0 .var "current_module", 5 0;
v0x578c7acb6bc0 .array "data_mem", 255 0, 31 0;
v0x578c7acb6c80_0 .net "enforcement_active", 0 0, v0x578c7acb44b0_0;  1 drivers
v0x578c7acb6d50_0 .net "error_code", 31 0, L_0x578c7ac54a80;  alias, 1 drivers
v0x578c7acb6e10_0 .var "even_count", 31 0;
v0x578c7acb6ef0_0 .var "i", 31 0;
v0x578c7acb6fd0_0 .net "info_gain", 31 0, L_0x578c7acbc670;  alias, 1 drivers
v0x578c7acb70b0_0 .var "info_gain_counter", 31 0;
v0x578c7acb7190_0 .var "info_gain_value", 31 0;
v0x578c7acb7270_0 .net "instr_allowed", 0 0, v0x578c7acb4630_0;  1 drivers
v0x578c7acb7340_0 .net "instr_data", 31 0, L_0x578c7accdd30;  1 drivers
v0x578c7acb7400_0 .var "j", 31 0;
v0x578c7acb74e0_0 .net "logic_ack", 0 0, v0x578c7acbb070_0;  1 drivers
v0x578c7acb75a0_0 .net "logic_addr", 31 0, L_0x578c7accd610;  alias, 1 drivers
v0x578c7acb7680_0 .net "logic_data", 31 0, v0x578c7acbb210_0;  1 drivers
v0x578c7acb7760_0 .net "logic_req", 0 0, L_0x578c7accd2f0;  alias, 1 drivers
v0x578c7acb7820_0 .var "mdl_cost", 31 0;
v0x578c7acb7900_0 .net "mdl_ops", 31 0, L_0x578c7acbc5b0;  alias, 1 drivers
v0x578c7acb79e0_0 .var "mdl_ops_counter", 31 0;
v0x578c7acb7ac0_0 .net "mem_addr", 31 0, L_0x578c7accdb30;  alias, 1 drivers
v0x578c7acb7ba0_0 .net "mem_en", 0 0, L_0x767ac539a330;  alias, 1 drivers
v0x578c7acb7c60_0 .net "mem_rdata", 31 0, v0x578c7acbb620_0;  1 drivers
v0x578c7acb7d40_0 .net "mem_wdata", 31 0, L_0x767ac539a2a0;  alias, 1 drivers
v0x578c7acb7e20_0 .net "mem_we", 0 0, L_0x767ac539a2e8;  alias, 1 drivers
v0x578c7acb7ee0_0 .var "module_size", 31 0;
v0x578c7acb7fc0 .array "module_table", 63 0, 31 0;
v0x578c7acb8080_0 .net "mu", 31 0, L_0x578c7acbc780;  alias, 1 drivers
v0x578c7acb8160_0 .var "mu_accumulator", 31 0;
v0x578c7acb8220_0 .var "mu_alu_op", 2 0;
v0x578c7acb82e0_0 .var "mu_alu_operand_a", 31 0;
v0x578c7acb83b0_0 .var "mu_alu_operand_b", 31 0;
v0x578c7acb8480_0 .net "mu_alu_overflow", 0 0, v0x578c7acb02e0_0;  1 drivers
v0x578c7acb8550_0 .net "mu_alu_ready", 0 0, v0x578c7acb03a0_0;  1 drivers
v0x578c7acb8620_0 .net "mu_alu_result", 31 0, v0x578c7acb0460_0;  1 drivers
v0x578c7acb86f0_0 .var "mu_alu_valid", 0 0;
v0x578c7acb87c0_0 .var "next_module_id", 5 0;
v0x578c7acb8890_0 .var "odd_count", 31 0;
v0x578c7acb8930_0 .net "opcode", 7 0, L_0x578c7acbc050;  1 drivers
v0x578c7acb89d0_0 .net "operand_a", 7 0, L_0x578c7acbc120;  1 drivers
v0x578c7acb8ab0_0 .net "operand_b", 7 0, L_0x578c7acbc280;  1 drivers
v0x578c7acb8b90_0 .net "operand_cost", 7 0, L_0x578c7acbc350;  1 drivers
v0x578c7acb8c70_0 .net "partition_gate_open", 0 0, v0x578c7acb4db0_0;  1 drivers
v0x578c7acb8d40_0 .net "partition_ops", 31 0, L_0x578c7abe21d0;  alias, 1 drivers
v0x578c7acb9210_0 .var "partition_ops_counter", 31 0;
v0x578c7acb92f0_0 .net "pc", 31 0, L_0x578c7ac87f80;  alias, 1 drivers
v0x578c7acb93d0_0 .var "pc_reg", 31 0;
v0x578c7acb94b0_0 .var "pdiscover_mu_next", 31 0;
v0x578c7acb9590_0 .var "proposed_cost", 31 0;
v0x578c7acb96a0_0 .net "py_ack", 0 0, v0x578c7acbbba0_0;  1 drivers
v0x578c7acb9760_0 .net "py_code_addr", 31 0, L_0x578c7accd9d0;  alias, 1 drivers
v0x578c7acb9840_0 .net "py_req", 0 0, L_0x578c7accd750;  alias, 1 drivers
v0x578c7acb9900_0 .net "py_result", 31 0, v0x578c7acbbe10_0;  1 drivers
v0x578c7acb99e0_0 .net "receipt_accepted", 0 0, v0x578c7acb50f0_0;  1 drivers
v0x578c7acb9a80_0 .net "receipt_required", 0 0, v0x578c7acb5260_0;  1 drivers
v0x578c7acb9b50_0 .var "receipt_valid", 0 0;
v0x578c7acb9c20_0 .var "receipt_value", 31 0;
v0x578c7acb9cf0 .array "reg_file", 31 0, 31 0;
v0x578c7acb9d90_0 .var "region_size", 31 0;
v0x578c7acb9e30 .array "region_table", 65535 0, 31 0;
v0x578c7acb9ef0_0 .net "rst_n", 0 0, v0x578c7acbbee0_0;  1 drivers
v0x578c7acb9f90_0 .var "size_a", 31 0;
v0x578c7acba070_0 .var "size_b", 31 0;
v0x578c7acba150_0 .var "state", 3 0;
v0x578c7acba230_0 .net "status", 31 0, L_0x578c7ac61450;  alias, 1 drivers
v0x578c7acba310_0 .var "total_size", 31 0;
L_0x578c7acbc050 .part L_0x578c7ac88e80, 24, 8;
L_0x578c7acbc120 .part L_0x578c7ac88e80, 16, 8;
L_0x578c7acbc280 .part L_0x578c7ac88e80, 8, 8;
L_0x578c7acbc350 .part L_0x578c7ac88e80, 0, 8;
L_0x578c7acbce70 .cmp/eq 4, v0x578c7acba150_0, L_0x767ac539a0a8;
L_0x578c7acbcfc0 .cmp/eq 4, v0x578c7acba150_0, L_0x767ac539a0f0;
L_0x578c7accd2f0 .cmp/eq 4, v0x578c7acba150_0, L_0x767ac539a180;
L_0x578c7accd430 .concat [ 8 8 24 0], L_0x578c7acbc280, L_0x578c7acbc120, L_0x767ac539a1c8;
L_0x578c7accd610 .part L_0x578c7accd430, 0, 32;
L_0x578c7accd750 .cmp/eq 4, v0x578c7acba150_0, L_0x767ac539a210;
L_0x578c7accd930 .concat [ 8 8 24 0], L_0x578c7acbc280, L_0x578c7acbc120, L_0x767ac539a258;
L_0x578c7accd9d0 .part L_0x578c7accd930, 0, 32;
S_0x578c7ac3f100 .scope autofunction.vec4.u32, "ceil_log2_8" "ceil_log2_8" 5 991, 5 991 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
; Variable ceil_log2_8 is vec4 return value of scope S_0x578c7ac3f100
v0x578c7ac80440_0 .var/i "x", 31 0;
TD_thiele_cpu_tb.dut.ceil_log2_8 ;
    %load/vec4 v0x578c7ac80440_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x578c7ac80440_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x578c7ac80440_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x578c7ac80440_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x578c7ac80440_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 4, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x578c7ac80440_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 5, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x578c7ac80440_0;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 6, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x578c7ac80440_0;
    %cmpi/s 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.14, 5;
    %pushi/vec4 7, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %end;
S_0x578c7ac3f4e0 .scope module, "clz8_inst" "clz8" 5 988, 5 1027 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 4 "out";
v0x578c7ac61570_0 .var "out", 3 0;
v0x578c7ac61610_0 .net "x", 7 0, v0x578c7acb6370_0;  1 drivers
E_0x578c7abb15b0 .event anyedge, v0x578c7ac61610_0;
S_0x578c7ac3f8c0 .scope task, "execute_emit" "execute_emit" 5 854, 5 854 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7ac54ba0_0 .var "value_a", 7 0;
v0x578c7ac54c40_0 .var "value_b", 7 0;
TD_thiele_cpu_tb.dut.execute_emit ;
    %load/vec4 v0x578c7acb70b0_0;
    %load/vec4 v0x578c7ac54c40_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x578c7acb70b0_0, 0;
    %load/vec4 v0x578c7ac54ba0_0;
    %load/vec4 v0x578c7ac54c40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %end;
S_0x578c7ac3fca0 .scope task, "execute_ljoin" "execute_ljoin" 5 775, 5 775 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acaba60_0 .var "cert_a", 7 0;
v0x578c7acabb60_0 .var "cert_b", 7 0;
TD_thiele_cpu_tb.dut.execute_ljoin ;
    %load/vec4 v0x578c7acaba60_0;
    %load/vec4 v0x578c7acabb60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x578c7acb67b0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %end;
S_0x578c7ac3d080 .scope task, "execute_mdlacc" "execute_mdlacc" 5 786, 5 786 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acac180_0 .var "module_id", 7 0;
TD_thiele_cpu_tb.dut.execute_mdlacc ;
    %load/vec4 v0x578c7acac180_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_3.16, 5;
    %ix/getv 4, v0x578c7acac180_0;
    %load/vec4a v0x578c7acb7fc0, 4;
    %store/vec4 v0x578c7acb7ee0_0, 0, 32;
    %load/vec4 v0x578c7acb7ee0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.18, 5;
    %fork t_1, S_0x578c7acabce0;
    %jmp t_0;
    .scope S_0x578c7acabce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acac0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acabfe0_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x578c7acabfe0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x578c7acabfe0_0;
    %load/vec4 v0x578c7acb7ee0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.24, 5;
    %load/vec4 v0x578c7acac0c0_0;
    %load/vec4 v0x578c7acac180_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x578c7acabfe0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9e30, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v0x578c7acac180_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x578c7acabfe0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9e30, 4;
    %store/vec4 v0x578c7acac0c0_0, 0, 32;
T_3.22 ;
    %load/vec4 v0x578c7acabfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acabfe0_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
    %alloc S_0x578c7ac3f100;
    %load/vec4 v0x578c7acac0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7ac80440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.ceil_log2_8, S_0x578c7ac3f100;
    %free S_0x578c7ac3f100;
    %store/vec4 v0x578c7acabee0_0, 0, 32;
    %load/vec4 v0x578c7acabee0_0;
    %load/vec4 v0x578c7acb7ee0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x578c7acb7820_0, 0, 32;
    %end;
    .scope S_0x578c7ac3d080;
t_0 %join;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb7820_0, 0, 32;
T_3.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x578c7acb8220_0, 0;
    %load/vec4 v0x578c7acb8160_0;
    %assign/vec4 v0x578c7acb82e0_0, 0;
    %load/vec4 v0x578c7acb7820_0;
    %assign/vec4 v0x578c7acb83b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb86f0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x578c7acb6030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acb6110_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
T_3.17 ;
    %end;
S_0x578c7acabce0 .scope begin, "$unm_blk_92" "$unm_blk_92" 5 794, 5 794 0, S_0x578c7ac3d080;
 .timescale -9 -12;
v0x578c7acabee0_0 .var/i "bit_length", 31 0;
v0x578c7acabfe0_0 .var/i "k", 31 0;
v0x578c7acac0c0_0 .var/i "max_element", 31 0;
S_0x578c7acac280 .scope task, "execute_oracle_halts" "execute_oracle_halts" 5 924, 5 924 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acac460_0 .var "desc_ptr_a", 7 0;
v0x578c7acac560_0 .var "desc_ptr_b", 7 0;
TD_thiele_cpu_tb.dut.execute_oracle_halts ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x578c7acb8220_0, 0;
    %load/vec4 v0x578c7acb8160_0;
    %assign/vec4 v0x578c7acb82e0_0, 0;
    %pushi/vec4 1000000, 0, 32;
    %assign/vec4 v0x578c7acb83b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb86f0_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x578c7acb6030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acb6110_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %end;
S_0x578c7acac640 .scope task, "execute_pdiscover" "execute_pdiscover" 5 832, 5 832 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acac820_0 .var "after_count", 7 0;
v0x578c7acac920_0 .var "before_count", 7 0;
TD_thiele_cpu_tb.dut.execute_pdiscover ;
    %load/vec4 v0x578c7acac920_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.28, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x578c7acac820_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.27, 9;
    %load/vec4 v0x578c7acac820_0;
    %load/vec4 v0x578c7acac920_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_5.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x578c7acb8220_0, 0;
    %load/vec4 v0x578c7acac920_0;
    %pad/u 32;
    %assign/vec4 v0x578c7acb82e0_0, 0;
    %load/vec4 v0x578c7acac820_0;
    %pad/u 32;
    %assign/vec4 v0x578c7acb83b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb86f0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x578c7acb6030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acb6110_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
T_5.26 ;
    %end;
S_0x578c7acaca00 .scope task, "execute_pmerge" "execute_pmerge" 5 731, 5 731 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acacbe0_0 .var "module_a", 7 0;
v0x578c7acacce0_0 .var "module_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pmerge ;
    %load/vec4 v0x578c7acacbe0_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.32, 5;
    %load/vec4 v0x578c7acacce0_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.31, 9;
    %load/vec4 v0x578c7acacbe0_0;
    %load/vec4 v0x578c7acacce0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.29, 8;
    %ix/getv 4, v0x578c7acacbe0_0;
    %load/vec4a v0x578c7acb7fc0, 4;
    %store/vec4 v0x578c7acb9f90_0, 0, 32;
    %ix/getv 4, v0x578c7acacce0_0;
    %load/vec4a v0x578c7acb7fc0, 4;
    %store/vec4 v0x578c7acba070_0, 0, 32;
    %load/vec4 v0x578c7acb9f90_0;
    %load/vec4 v0x578c7acba070_0;
    %add;
    %store/vec4 v0x578c7acba310_0, 0, 32;
    %load/vec4 v0x578c7acba310_0;
    %cmpi/u 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.33, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
T_6.35 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_6.36, 5;
    %load/vec4 v0x578c7acb6ef0_0;
    %load/vec4 v0x578c7acb9f90_0;
    %cmp/u;
    %jmp/0xz  T_6.37, 5;
    %load/vec4 v0x578c7acacbe0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x578c7acb6ef0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9e30, 4;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x578c7acb6ef0_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9e30, 0, 4;
T_6.37 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
    %jmp T_6.35;
T_6.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
T_6.39 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_6.40, 5;
    %load/vec4 v0x578c7acb6ef0_0;
    %load/vec4 v0x578c7acba070_0;
    %cmp/u;
    %jmp/0xz  T_6.41, 5;
    %load/vec4 v0x578c7acacce0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x578c7acb6ef0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9e30, 4;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x578c7acb6ef0_0;
    %load/vec4 v0x578c7acb9f90_0;
    %add;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9e30, 0, 4;
T_6.41 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
    %jmp T_6.39;
T_6.40 ;
    %load/vec4 v0x578c7acba310_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x578c7acacbe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x578c7acacce0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb7fc0, 0, 4;
    %load/vec4 v0x578c7acb87c0_0;
    %assign/vec4 v0x578c7acb6b00_0, 0;
    %load/vec4 v0x578c7acb87c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x578c7acb87c0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %load/vec4 v0x578c7acb9210_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x578c7acb9210_0, 0;
    %jmp T_6.34;
T_6.33 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
T_6.34 ;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
T_6.30 ;
    %end;
S_0x578c7acacdc0 .scope task, "execute_pnew" "execute_pnew" 5 623, 5 623 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acad330_0 .var "region_spec_a", 7 0;
v0x578c7acad430_0 .var "region_spec_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pnew ;
    %fork t_3, S_0x578c7acacfa0;
    %jmp t_2;
    .scope S_0x578c7acacfa0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acad150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acad250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
T_7.43 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_7.44, 5;
    %load/vec4 v0x578c7acb6ef0_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.45, 5;
    %ix/getv 4, v0x578c7acb6ef0_0;
    %load/vec4a v0x578c7acb7fc0, 4;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.49, 4;
    %load/vec4 v0x578c7acb6ef0_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9e30, 4;
    %load/vec4 v0x578c7acad330_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x578c7acad150_0, 0, 32;
    %load/vec4 v0x578c7acb6ef0_0;
    %store/vec4 v0x578c7acad250_0, 0, 32;
T_7.47 ;
T_7.45 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
    %jmp T_7.43;
T_7.44 ;
    %load/vec4 v0x578c7acad150_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.50, 4;
    %load/vec4 v0x578c7acad250_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x578c7acb6b00_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %vpi_call/w 5 647 "$display", "PNEW dedup: region={%0d} -> module %0d", v0x578c7acad330_0, v0x578c7acad250_0 {0 0 0};
    %jmp T_7.51;
T_7.50 ;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_7.52, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb7fc0, 0, 4;
    %load/vec4 v0x578c7acad330_0;
    %pad/u 32;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9e30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
T_7.54 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_7.55, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x578c7acb6ef0_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9e30, 0, 4;
    %load/vec4 v0x578c7acb6ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
    %jmp T_7.54;
T_7.55 ;
    %load/vec4 v0x578c7acb87c0_0;
    %assign/vec4 v0x578c7acb6b00_0, 0;
    %load/vec4 v0x578c7acb87c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x578c7acb87c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %load/vec4 v0x578c7acb9210_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x578c7acb9210_0, 0;
    %vpi_call/w 5 659 "$display", "PNEW new: region={%0d} -> module %0d", v0x578c7acad330_0, v0x578c7acb87c0_0 {0 0 0};
    %jmp T_7.53;
T_7.52 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
T_7.53 ;
T_7.51 ;
    %end;
    .scope S_0x578c7acacdc0;
t_2 %join;
    %end;
S_0x578c7acacfa0 .scope begin, "$unm_blk_65" "$unm_blk_65" 5 626, 5 626 0, S_0x578c7acacdc0;
 .timescale -9 -12;
v0x578c7acad150_0 .var/i "found", 31 0;
v0x578c7acad250_0 .var/i "found_id", 31 0;
S_0x578c7acad510 .scope task, "execute_psplit" "execute_psplit" 5 666, 5 666 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acad6f0_0 .var "element_value", 31 0;
v0x578c7acad7f0_0 .var "matches_predicate", 0 0;
v0x578c7acad8b0_0 .var "module_id", 7 0;
v0x578c7acad9a0_0 .var "pred_mode", 1 0;
v0x578c7acada80_0 .var "pred_param", 5 0;
v0x578c7acadbb0_0 .var "predicate", 7 0;
TD_thiele_cpu_tb.dut.execute_psplit ;
    %load/vec4 v0x578c7acad8b0_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_8.58, 5;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_8.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.56, 8;
    %ix/getv 4, v0x578c7acad8b0_0;
    %load/vec4a v0x578c7acb7fc0, 4;
    %store/vec4 v0x578c7acb9d90_0, 0, 32;
    %load/vec4 v0x578c7acadbb0_0;
    %parti/s 2, 6, 4;
    %store/vec4 v0x578c7acad9a0_0, 0, 2;
    %load/vec4 v0x578c7acadbb0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x578c7acada80_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb6e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb8890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
T_8.59 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_8.60, 5;
    %load/vec4 v0x578c7acb6ef0_0;
    %load/vec4 v0x578c7acb9d90_0;
    %cmp/u;
    %jmp/0xz  T_8.61, 5;
    %load/vec4 v0x578c7acad8b0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x578c7acb6ef0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9e30, 4;
    %store/vec4 v0x578c7acad6f0_0, 0, 32;
    %load/vec4 v0x578c7acad9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.63, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.64, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.65, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.66, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578c7acad7f0_0, 0, 1;
    %jmp T_8.68;
T_8.63 ;
    %load/vec4 v0x578c7acad6f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x578c7acada80_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x578c7acad7f0_0, 0, 1;
    %jmp T_8.68;
T_8.64 ;
    %load/vec4 v0x578c7acada80_0;
    %pad/u 32;
    %load/vec4 v0x578c7acad6f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x578c7acad7f0_0, 0, 1;
    %jmp T_8.68;
T_8.65 ;
    %load/vec4 v0x578c7acad6f0_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x578c7acada80_0;
    %shiftl 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x578c7acad7f0_0, 0, 1;
    %jmp T_8.68;
T_8.66 ;
    %load/vec4 v0x578c7acada80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x578c7acada80_0;
    %pad/u 32;
    %and;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.69, 8;
    %load/vec4 v0x578c7acad6f0_0;
    %load/vec4 v0x578c7acada80_0;
    %pad/u 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_8.70, 8;
T_8.69 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.70, 8;
 ; End of false expr.
    %blend;
T_8.70;
    %store/vec4 v0x578c7acad7f0_0, 0, 1;
    %jmp T_8.68;
T_8.68 ;
    %pop/vec4 1;
    %load/vec4 v0x578c7acad7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.71, 8;
    %load/vec4 v0x578c7acad6f0_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x578c7acb6e10_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9e30, 0, 4;
    %load/vec4 v0x578c7acb6e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb6e10_0, 0, 32;
    %jmp T_8.72;
T_8.71 ;
    %load/vec4 v0x578c7acad6f0_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x578c7acb8890_0;
    %pad/u 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9e30, 0, 4;
    %load/vec4 v0x578c7acb8890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb8890_0, 0, 32;
T_8.72 ;
T_8.61 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
    %jmp T_8.59;
T_8.60 ;
    %load/vec4 v0x578c7acb6e10_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb7fc0, 0, 4;
    %load/vec4 v0x578c7acb8890_0;
    %load/vec4 v0x578c7acb87c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x578c7acad8b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb7fc0, 0, 4;
    %load/vec4 v0x578c7acb87c0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x578c7acb87c0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %load/vec4 v0x578c7acb9210_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x578c7acb9210_0, 0;
    %jmp T_8.57;
T_8.56 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
T_8.57 ;
    %end;
S_0x578c7acadc90 .scope task, "execute_xfer" "execute_xfer" 5 865, 5 865 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acade70_0 .var "dest", 7 0;
v0x578c7acadf70_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xfer ;
    %load/vec4 v0x578c7acadf70_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9cf0, 4;
    %load/vec4 v0x578c7acade70_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9cf0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %end;
S_0x578c7acae050 .scope task, "execute_xor_add" "execute_xor_add" 5 888, 5 888 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acae230_0 .var "dest", 7 0;
v0x578c7acae330_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_add ;
    %load/vec4 v0x578c7acae230_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9cf0, 4;
    %load/vec4 v0x578c7acae330_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9cf0, 4;
    %xor;
    %load/vec4 v0x578c7acae230_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9cf0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %end;
S_0x578c7acae410 .scope task, "execute_xor_load" "execute_xor_load" 5 879, 5 879 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acae5f0_0 .var "addr", 7 0;
v0x578c7acae6f0_0 .var "dest", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_load ;
    %load/vec4 v0x578c7acae5f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb6bc0, 4;
    %load/vec4 v0x578c7acae6f0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9cf0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %end;
S_0x578c7acae7d0 .scope task, "execute_xor_rank" "execute_xor_rank" 5 907, 5 907 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acae9b0_0 .var "cnt", 31 0;
v0x578c7acaeab0_0 .var "dest", 7 0;
v0x578c7acaeb90_0 .var/i "k", 31 0;
v0x578c7acaec50_0 .var "src", 7 0;
v0x578c7acaed30_0 .var "v", 31 0;
TD_thiele_cpu_tb.dut.execute_xor_rank ;
    %load/vec4 v0x578c7acaec50_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9cf0, 4;
    %store/vec4 v0x578c7acaed30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acae9b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acaeb90_0, 0, 32;
T_12.73 ;
    %load/vec4 v0x578c7acaeb90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.74, 5;
    %load/vec4 v0x578c7acae9b0_0;
    %load/vec4 v0x578c7acaed30_0;
    %load/vec4 v0x578c7acaeb90_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x578c7acae9b0_0, 0, 32;
    %load/vec4 v0x578c7acaeb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acaeb90_0, 0, 32;
    %jmp T_12.73;
T_12.74 ;
    %load/vec4 v0x578c7acae9b0_0;
    %load/vec4 v0x578c7acaeab0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9cf0, 0, 4;
    %load/vec4 v0x578c7acae9b0_0;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %end;
S_0x578c7acaee60 .scope task, "execute_xor_swap" "execute_xor_swap" 5 897, 5 897 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
v0x578c7acaf040_0 .var "a", 7 0;
v0x578c7acaf140_0 .var "b", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_swap ;
    %load/vec4 v0x578c7acaf140_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9cf0, 4;
    %load/vec4 v0x578c7acaf040_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9cf0, 0, 4;
    %load/vec4 v0x578c7acaf040_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x578c7acb9cf0, 4;
    %load/vec4 v0x578c7acaf140_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9cf0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %end;
S_0x578c7acaf220 .scope module, "mu_alu_inst" "mu_alu" 5 952, 6 19 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 32 "operand_a";
    .port_info 4 /INPUT 32 "operand_b";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "overflow";
P_0x578c7ac8d2f0 .param/l "OP_ADD" 1 6 45, C4<000>;
P_0x578c7ac8d330 .param/l "OP_CLAIM_FACTOR" 1 6 51, C4<110>;
P_0x578c7ac8d370 .param/l "OP_DIV" 1 6 48, C4<011>;
P_0x578c7ac8d3b0 .param/l "OP_INFO_GAIN" 1 6 50, C4<101>;
P_0x578c7ac8d3f0 .param/l "OP_LOG2" 1 6 49, C4<100>;
P_0x578c7ac8d430 .param/l "OP_MUL" 1 6 47, C4<010>;
P_0x578c7ac8d470 .param/l "OP_SUB" 1 6 46, C4<001>;
P_0x578c7ac8d4b0 .param/l "Q16_MAX" 1 6 41, C4<01111111111111111111111111111111>;
P_0x578c7ac8d4f0 .param/l "Q16_MIN" 1 6 42, +C4<10000000000000000000000000000000>;
P_0x578c7ac8d530 .param/l "Q16_ONE" 1 6 40, C4<00000000000000010000000000000000>;
P_0x578c7ac8d570 .param/l "Q16_SHIFT" 1 6 39, +C4<00000000000000000000000000010000>;
v0x578c7acafe40_0 .net "clk", 0 0, v0x578c7acba8e0_0;  alias, 1 drivers
v0x578c7acaff20 .array "factor_lut", 3 0, 31 0;
v0x578c7acaffe0_0 .net "op", 2 0, v0x578c7acb8220_0;  1 drivers
v0x578c7acb00d0_0 .net "operand_a", 31 0, v0x578c7acb82e0_0;  1 drivers
v0x578c7acb01b0_0 .net "operand_b", 31 0, v0x578c7acb83b0_0;  1 drivers
v0x578c7acb02e0_0 .var "overflow", 0 0;
v0x578c7acb03a0_0 .var "ready", 0 0;
v0x578c7acb0460_0 .var "result", 31 0;
v0x578c7acb0540_0 .net "rst_n", 0 0, v0x578c7acbbee0_0;  alias, 1 drivers
v0x578c7acb0600_0 .net "valid", 0 0, v0x578c7acb86f0_0;  1 drivers
E_0x578c7ac948e0/0 .event negedge, v0x578c7acb0540_0;
E_0x578c7ac948e0/1 .event posedge, v0x578c7acafe40_0;
E_0x578c7ac948e0 .event/or E_0x578c7ac948e0/0, E_0x578c7ac948e0/1;
S_0x578c7acaf970 .scope function.vec4.s32, "simple_log2_approx" "simple_log2_approx" 6 57, 6 57 0, S_0x578c7acaf220;
 .timescale -9 -12;
v0x578c7acafb70_0 .var "msb_pos", 5 0;
; Variable simple_log2_approx is vec4 return value of scope S_0x578c7acaf970
v0x578c7acafd50_0 .var "x", 31 0;
TD_thiele_cpu_tb.dut.mu_alu_inst.simple_log2_approx ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.75, 8;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.76;
T_14.75 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.77, 8;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.78;
T_14.77 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 29, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.79, 8;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.80;
T_14.79 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 28, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.81, 8;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.82;
T_14.81 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.83, 8;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.84;
T_14.83 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 26, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.85, 8;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.86;
T_14.85 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.87, 8;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.88;
T_14.87 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.89, 8;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.90;
T_14.89 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.91, 8;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.92;
T_14.91 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.93, 8;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.94;
T_14.93 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.95, 8;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.96;
T_14.95 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.97, 8;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.98;
T_14.97 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 19, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.99, 8;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.100;
T_14.99 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 18, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.101, 8;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.102;
T_14.101 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.103, 8;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.104;
T_14.103 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.105, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.106;
T_14.105 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.107, 8;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.108;
T_14.107 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.109, 8;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.110;
T_14.109 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.111, 8;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.112;
T_14.111 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.113, 8;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.114;
T_14.113 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.115, 8;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.116;
T_14.115 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.117, 8;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.118;
T_14.117 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.119, 8;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.120;
T_14.119 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.121, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.122;
T_14.121 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.123, 8;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.124;
T_14.123 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.125, 8;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.126;
T_14.125 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.127, 8;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.128;
T_14.127 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.129, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.130;
T_14.129 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.131, 8;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.132;
T_14.131 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.133, 8;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.134;
T_14.133 ;
    %load/vec4 v0x578c7acafd50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.135, 8;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
    %jmp T_14.136;
T_14.135 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x578c7acafb70_0, 0, 6;
T_14.136 ;
T_14.134 ;
T_14.132 ;
T_14.130 ;
T_14.128 ;
T_14.126 ;
T_14.124 ;
T_14.122 ;
T_14.120 ;
T_14.118 ;
T_14.116 ;
T_14.114 ;
T_14.112 ;
T_14.110 ;
T_14.108 ;
T_14.106 ;
T_14.104 ;
T_14.102 ;
T_14.100 ;
T_14.98 ;
T_14.96 ;
T_14.94 ;
T_14.92 ;
T_14.90 ;
T_14.88 ;
T_14.86 ;
T_14.84 ;
T_14.82 ;
T_14.80 ;
T_14.78 ;
T_14.76 ;
    %load/vec4 v0x578c7acafb70_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ret/vec4 0, 0, 32;  Assign to simple_log2_approx (store_vec4_to_lval)
    %end;
S_0x578c7acb07e0 .scope module, "mu_core_inst" "mu_core" 5 965, 7 25 0, S_0x578c7ac3ed20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "instr_valid";
    .port_info 4 /OUTPUT 1 "instr_allowed";
    .port_info 5 /OUTPUT 1 "receipt_required";
    .port_info 6 /INPUT 32 "current_mu_cost";
    .port_info 7 /INPUT 32 "proposed_cost";
    .port_info 8 /INPUT 6 "partition_count";
    .port_info 9 /INPUT 32 "memory_isolation";
    .port_info 10 /INPUT 32 "receipt_value";
    .port_info 11 /INPUT 1 "receipt_valid";
    .port_info 12 /OUTPUT 1 "receipt_accepted";
    .port_info 13 /OUTPUT 1 "cost_gate_open";
    .port_info 14 /OUTPUT 1 "partition_gate_open";
    .port_info 15 /OUTPUT 32 "core_status";
    .port_info 16 /OUTPUT 1 "enforcement_active";
P_0x578c7ac92de0 .param/l "OPCODE_HALT" 1 7 66, C4<11111111>;
P_0x578c7ac92e20 .param/l "OPCODE_MDLACC" 1 7 63, C4<00000101>;
P_0x578c7ac92e60 .param/l "OPCODE_PDISCOVER" 1 7 62, C4<00000110>;
P_0x578c7ac92ea0 .param/l "OPCODE_PMERGE" 1 7 61, C4<00000010>;
P_0x578c7ac92ee0 .param/l "OPCODE_PMOD" 1 7 64, C4<00000011>;
P_0x578c7ac92f20 .param/l "OPCODE_PNEW" 1 7 59, C4<00000000>;
P_0x578c7ac92f60 .param/l "OPCODE_PQUERY" 1 7 65, C4<00000100>;
P_0x578c7ac92fa0 .param/l "OPCODE_PSPLIT" 1 7 60, C4<00000001>;
P_0x578c7ac92fe0 .param/l "STATUS_ALLOWED" 1 7 71, C4<00000000000000000000000000000010>;
P_0x578c7ac93020 .param/l "STATUS_CHECKING" 1 7 70, C4<00000000000000000000000000000001>;
P_0x578c7ac93060 .param/l "STATUS_DENIED_COST" 1 7 72, C4<00000000000000000000000000000011>;
P_0x578c7ac930a0 .param/l "STATUS_DENIED_ISO" 1 7 73, C4<00000000000000000000000000000100>;
P_0x578c7ac930e0 .param/l "STATUS_IDLE" 1 7 69, C4<00000000000000000000000000000000>;
P_0x578c7ac93120 .param/l "STATUS_RECEIPT_OK" 1 7 74, C4<00000000000000000000000000000101>;
L_0x578c7acbcd30 .functor AND 1, L_0x578c7acbd170, L_0x578c7acbcc30, C4<1>, C4<1>;
v0x578c7acb3c10_0 .net *"_ivl_11", 0 0, L_0x578c7acbcc30;  1 drivers
L_0x767ac539a018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x578c7acb3cf0_0 .net/2u *"_ivl_2", 7 0, L_0x767ac539a018;  1 drivers
v0x578c7acb3dd0_0 .net *"_ivl_5", 23 0, L_0x578c7acbc8e0;  1 drivers
v0x578c7acb3ec0_0 .net "chain_continuity_ok", 0 0, v0x578c7acb2fa0_0;  1 drivers
v0x578c7acb3f90_0 .net "clk", 0 0, v0x578c7acba8e0_0;  alias, 1 drivers
v0x578c7acb4080_0 .net "computed_instruction_cost", 31 0, v0x578c7acb3240_0;  1 drivers
v0x578c7acb4120_0 .var "core_status", 31 0;
v0x578c7acb41e0_0 .var "cost_decreasing", 0 0;
v0x578c7acb42a0_0 .var "cost_gate_open", 0 0;
v0x578c7acb43f0_0 .net "current_mu_cost", 31 0, v0x578c7acb8160_0;  1 drivers
v0x578c7acb44b0_0 .var "enforcement_active", 0 0;
v0x578c7acb4550_0 .var "expected_cost", 31 0;
v0x578c7acb4630_0 .var "instr_allowed", 0 0;
v0x578c7acb46f0_0 .net "instr_valid", 0 0, L_0x578c7acbd170;  1 drivers
v0x578c7acb47c0_0 .net "instruction", 31 0, L_0x578c7ac88e80;  alias, 1 drivers
v0x578c7acb4880_0 .var "last_instr_valid", 0 0;
v0x578c7acb4940_0 .var "last_instruction", 31 0;
L_0x767ac539a138 .functor BUFT 1, C4<11001010111111101011101010111110>, C4<0>, C4<0>, C4<0>;
v0x578c7acb4b30_0 .net "memory_isolation", 31 0, L_0x767ac539a138;  1 drivers
v0x578c7acb4c10_0 .net "new_instruction_cycle", 0 0, L_0x578c7acbcd30;  1 drivers
v0x578c7acb4cd0_0 .net "partition_count", 5 0, v0x578c7acb87c0_0;  1 drivers
v0x578c7acb4db0_0 .var "partition_gate_open", 0 0;
v0x578c7acb4e70_0 .var "partition_independent", 0 0;
v0x578c7acb4f30_0 .var "prev_post_mu", 31 0;
v0x578c7acb5020_0 .net "proposed_cost", 31 0, v0x578c7acb9590_0;  1 drivers
v0x578c7acb50f0_0 .var "receipt_accepted", 0 0;
v0x578c7acb5190_0 .net "receipt_integrity_ok", 0 0, v0x578c7acb34f0_0;  1 drivers
v0x578c7acb5260_0 .var "receipt_required", 0 0;
v0x578c7acb5300_0 .net "receipt_valid", 0 0, v0x578c7acb9b50_0;  1 drivers
v0x578c7acb53c0_0 .net "receipt_value", 31 0, v0x578c7acb9c20_0;  1 drivers
v0x578c7acb54a0_0 .net "rst_n", 0 0, v0x578c7acbbee0_0;  alias, 1 drivers
L_0x578c7acbc840 .part L_0x578c7ac88e80, 24, 8;
L_0x578c7acbc8e0 .part L_0x578c7ac88e80, 0, 24;
L_0x578c7acbcac0 .concat [ 24 8 0 0], L_0x578c7acbc8e0, L_0x767ac539a018;
L_0x578c7acbcc30 .reduce/nor v0x578c7acb4880_0;
S_0x578c7acb1160 .scope function.vec4.s1, "check_partition_independence" "check_partition_independence" 7 240, 7 240 0, S_0x578c7acb07e0;
 .timescale -9 -12;
; Variable check_partition_independence is vec4 return value of scope S_0x578c7acb1160
v0x578c7acb1440_0 .var "instr", 31 0;
v0x578c7acb1520_0 .var "mem_iso", 31 0;
v0x578c7acb1610_0 .var "part_count", 5 0;
TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence ;
    %load/vec4 v0x578c7acb1440_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_15.137, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.138, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_15.139, 6;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_15.141;
T_15.137 ;
    %load/vec4 v0x578c7acb1610_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_15.141;
T_15.138 ;
    %load/vec4 v0x578c7acb1440_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x578c7acb1610_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_15.142, 5;
    %load/vec4 v0x578c7acb1610_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_15.142;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_15.141;
T_15.139 ;
    %load/vec4 v0x578c7acb1440_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x578c7acb1610_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_15.144, 5;
    %load/vec4 v0x578c7acb1440_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x578c7acb1610_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_15.144;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_15.143, 8;
    %load/vec4 v0x578c7acb1440_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x578c7acb1440_0;
    %parti/s 8, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.143;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_15.141;
T_15.141 ;
    %pop/vec4 1;
    %retload/vec4 0; Load check_partition_independence (draw_signal_vec4)
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_15.145, 8;
    %load/vec4 v0x578c7acb1520_0;
    %pushi/vec4 3405691582, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.145;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %end;
S_0x578c7acb16f0 .scope module, "integrity_checker" "receipt_integrity_checker" 7 96, 8 19 0, S_0x578c7acb07e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "receipt_valid";
    .port_info 3 /INPUT 32 "receipt_pre_mu";
    .port_info 4 /INPUT 32 "receipt_post_mu";
    .port_info 5 /INPUT 8 "receipt_opcode";
    .port_info 6 /INPUT 32 "receipt_operand";
    .port_info 7 /INPUT 1 "chain_mode";
    .port_info 8 /INPUT 32 "prev_post_mu";
    .port_info 9 /OUTPUT 1 "receipt_integrity_ok";
    .port_info 10 /OUTPUT 1 "chain_continuity_ok";
    .port_info 11 /OUTPUT 32 "computed_cost";
    .port_info 12 /OUTPUT 32 "error_code";
P_0x578c7acb18f0 .param/l "ERR_CHAIN_BREAK" 1 8 68, C4<00000000000000000000000000000010>;
P_0x578c7acb1930 .param/l "ERR_MU_MISMATCH" 1 8 67, C4<00000000000000000000000000000001>;
P_0x578c7acb1970 .param/l "ERR_NONE" 1 8 66, C4<00000000000000000000000000000000>;
P_0x578c7acb19b0 .param/l "ERR_OVERFLOW" 1 8 70, C4<00000000000000000000000000000100>;
P_0x578c7acb19f0 .param/l "ERR_UNKNOWN_OPCODE" 1 8 69, C4<00000000000000000000000000000011>;
P_0x578c7acb1a30 .param/l "OPCODE_CHSH_TRIAL" 1 8 55, C4<00001001>;
P_0x578c7acb1a70 .param/l "OPCODE_EMIT" 1 8 60, C4<00001110>;
P_0x578c7acb1ab0 .param/l "OPCODE_HALT" 1 8 63, C4<11111111>;
P_0x578c7acb1af0 .param/l "OPCODE_LASSERT" 1 8 49, C4<00000011>;
P_0x578c7acb1b30 .param/l "OPCODE_LJOIN" 1 8 50, C4<00000100>;
P_0x578c7acb1b70 .param/l "OPCODE_MDLACC" 1 8 51, C4<00000101>;
P_0x578c7acb1bb0 .param/l "OPCODE_ORACLE_HALTS" 1 8 62, C4<00010000>;
P_0x578c7acb1bf0 .param/l "OPCODE_PDISCOVER" 1 8 52, C4<00000110>;
P_0x578c7acb1c30 .param/l "OPCODE_PMERGE" 1 8 48, C4<00000010>;
P_0x578c7acb1c70 .param/l "OPCODE_PNEW" 1 8 46, C4<00000000>;
P_0x578c7acb1cb0 .param/l "OPCODE_PSPLIT" 1 8 47, C4<00000001>;
P_0x578c7acb1cf0 .param/l "OPCODE_PYEXEC" 1 8 54, C4<00001000>;
P_0x578c7acb1d30 .param/l "OPCODE_REVEAL" 1 8 61, C4<00001111>;
P_0x578c7acb1d70 .param/l "OPCODE_XFER" 1 8 53, C4<00000111>;
P_0x578c7acb1db0 .param/l "OPCODE_XOR_ADD" 1 8 57, C4<00001011>;
P_0x578c7acb1df0 .param/l "OPCODE_XOR_LOAD" 1 8 56, C4<00001010>;
P_0x578c7acb1e30 .param/l "OPCODE_XOR_RANK" 1 8 59, C4<00001101>;
P_0x578c7acb1e70 .param/l "OPCODE_XOR_SWAP" 1 8 58, C4<00001100>;
v0x578c7acb2fa0_0 .var "chain_continuity_ok", 0 0;
L_0x767ac539a060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x578c7acb3080_0 .net "chain_mode", 0 0, L_0x767ac539a060;  1 drivers
v0x578c7acb3140_0 .net "clk", 0 0, v0x578c7acba8e0_0;  alias, 1 drivers
v0x578c7acb3240_0 .var "computed_cost", 31 0;
v0x578c7acb32e0_0 .var "error_code", 31 0;
v0x578c7acb3410_0 .net "prev_post_mu", 31 0, v0x578c7acb4f30_0;  1 drivers
v0x578c7acb34f0_0 .var "receipt_integrity_ok", 0 0;
v0x578c7acb35b0_0 .net "receipt_opcode", 7 0, L_0x578c7acbc840;  1 drivers
v0x578c7acb3690_0 .net "receipt_operand", 31 0, L_0x578c7acbcac0;  1 drivers
v0x578c7acb3770_0 .net "receipt_post_mu", 31 0, v0x578c7acb9590_0;  alias, 1 drivers
v0x578c7acb3850_0 .net "receipt_pre_mu", 31 0, v0x578c7acb8160_0;  alias, 1 drivers
v0x578c7acb3930_0 .net "receipt_valid", 0 0, L_0x578c7acbd170;  alias, 1 drivers
v0x578c7acb39f0_0 .net "rst_n", 0 0, v0x578c7acbbee0_0;  alias, 1 drivers
S_0x578c7acb2b00 .scope function.vec4.s32, "compute_instruction_cost" "compute_instruction_cost" 8 82, 8 82 0, S_0x578c7acb16f0;
 .timescale -9 -12;
; Variable compute_instruction_cost is vec4 return value of scope S_0x578c7acb2b00
v0x578c7acb2e00_0 .var "opcode", 7 0;
v0x578c7acb2ee0_0 .var "operand", 31 0;
TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost ;
    %load/vec4 v0x578c7acb2e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_16.146, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_16.147, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_16.148, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_16.149, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_16.150, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_16.151, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_16.152, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_16.153, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_16.154, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_16.155, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_16.156, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_16.157, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_16.158, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_16.159, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_16.160, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_16.161, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_16.162, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_16.163, 6;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.146 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.147 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.148 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.149 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.150 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.151 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.152 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.153 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.154 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.155 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.156 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.157 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.158 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.159 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.160 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.161 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.162 ;
    %load/vec4 v0x578c7acb2ee0_0;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.163 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to compute_instruction_cost (store_vec4_to_lval)
    %jmp T_16.165;
T_16.165 ;
    %pop/vec4 1;
    %end;
    .scope S_0x578c7acaf220;
T_17 ;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acaff20, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acaff20, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acaff20, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acaff20, 4, 0;
    %end;
    .thread T_17;
    .scope S_0x578c7acaf220;
T_18 ;
    %wait E_0x578c7ac948e0;
    %load/vec4 v0x578c7acb0540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb03a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x578c7acb0600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0x578c7acb03a0_0;
    %nor/r;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb03a0_0, 0;
    %load/vec4 v0x578c7acaffe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %jmp T_18.13;
T_18.5 ;
    %load/vec4 v0x578c7acb00d0_0;
    %pad/s 33;
    %load/vec4 v0x578c7acb01b0_0;
    %pad/s 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %load/vec4 v0x578c7acb02e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %load/vec4 v0x578c7acb00d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x578c7acb01b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_18.16, 8;
    %load/vec4 v0x578c7acb00d0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 9;
    %jmp/0 T_18.18, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.19, 9;
T_18.18 ; End of true expr.
    %pushi/vec4 2147483647, 0, 32;
    %jmp/0 T_18.19, 9;
 ; End of false expr.
    %blend;
T_18.19;
    %jmp/1 T_18.17, 8;
T_18.16 ; End of true expr.
    %load/vec4 v0x578c7acb0460_0;
    %jmp/0 T_18.17, 8;
 ; End of false expr.
    %blend;
T_18.17;
    %assign/vec4 v0x578c7acb0460_0, 0;
T_18.14 ;
    %jmp T_18.13;
T_18.6 ;
    %load/vec4 v0x578c7acb00d0_0;
    %pad/s 33;
    %load/vec4 v0x578c7acb01b0_0;
    %pad/s 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %load/vec4 v0x578c7acb02e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %load/vec4 v0x578c7acb00d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x578c7acb01b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_18.22, 8;
    %load/vec4 v0x578c7acb00d0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 9;
    %jmp/0 T_18.24, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.25, 9;
T_18.24 ; End of true expr.
    %pushi/vec4 2147483647, 0, 32;
    %jmp/0 T_18.25, 9;
 ; End of false expr.
    %blend;
T_18.25;
    %jmp/1 T_18.23, 8;
T_18.22 ; End of true expr.
    %load/vec4 v0x578c7acb0460_0;
    %jmp/0 T_18.23, 8;
 ; End of false expr.
    %blend;
T_18.23;
    %assign/vec4 v0x578c7acb0460_0, 0;
T_18.20 ;
    %jmp T_18.13;
T_18.7 ;
    %load/vec4 v0x578c7acb00d0_0;
    %load/vec4 v0x578c7acb01b0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %jmp T_18.13;
T_18.8 ;
    %load/vec4 v0x578c7acb01b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.26, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %jmp T_18.27;
T_18.26 ;
    %load/vec4 v0x578c7acb00d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
T_18.27 ;
    %jmp T_18.13;
T_18.9 ;
    %load/vec4 v0x578c7acb00d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_18.30, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x578c7acb00d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_18.30;
    %jmp/0xz  T_18.28, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %jmp T_18.29;
T_18.28 ;
    %load/vec4 v0x578c7acb00d0_0;
    %store/vec4 v0x578c7acafd50_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_alu_inst.simple_log2_approx, S_0x578c7acaf970;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
T_18.29 ;
    %jmp T_18.13;
T_18.10 ;
    %load/vec4 v0x578c7acb01b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.31, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x578c7acb00d0_0;
    %load/vec4 v0x578c7acb01b0_0;
    %sub;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
T_18.32 ;
    %jmp T_18.13;
T_18.11 ;
    %load/vec4 v0x578c7acb00d0_0;
    %load/vec4 v0x578c7acb01b0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 30, 0, 33;
    %cmp/u;
    %jmp/1 T_18.33, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 33;
    %cmp/u;
    %jmp/1 T_18.34, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 33;
    %cmp/u;
    %jmp/1 T_18.35, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 33;
    %cmp/u;
    %jmp/1 T_18.36, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
    %jmp T_18.38;
T_18.33 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x578c7acaff20, 4;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %jmp T_18.38;
T_18.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x578c7acaff20, 4;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %jmp T_18.38;
T_18.35 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x578c7acaff20, 4;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %jmp T_18.38;
T_18.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x578c7acaff20, 4;
    %assign/vec4 v0x578c7acb0460_0, 0;
    %jmp T_18.38;
T_18.38 ;
    %pop/vec4 1;
    %jmp T_18.13;
T_18.13 ;
    %pop/vec4 1;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x578c7acb0600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.39, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb03a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb02e0_0, 0;
T_18.39 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x578c7acb16f0;
T_19 ;
    %wait E_0x578c7ac948e0;
    %load/vec4 v0x578c7acb39f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb34f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb2fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb3240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb32e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x578c7acb3930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x578c7acb35b0_0;
    %load/vec4 v0x578c7acb3690_0;
    %store/vec4 v0x578c7acb2ee0_0, 0, 32;
    %store/vec4 v0x578c7acb2e00_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x578c7acb2b00;
    %assign/vec4 v0x578c7acb3240_0, 0;
    %load/vec4 v0x578c7acb35b0_0;
    %load/vec4 v0x578c7acb3690_0;
    %store/vec4 v0x578c7acb2ee0_0, 0, 32;
    %store/vec4 v0x578c7acb2e00_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x578c7acb2b00;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb34f0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x578c7acb32e0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x578c7acb3240_0;
    %sub;
    %load/vec4 v0x578c7acb3850_0;
    %cmp/u;
    %jmp/0xz  T_19.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb34f0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x578c7acb32e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x578c7acb3770_0;
    %load/vec4 v0x578c7acb3850_0;
    %load/vec4 v0x578c7acb35b0_0;
    %load/vec4 v0x578c7acb3690_0;
    %store/vec4 v0x578c7acb2ee0_0, 0, 32;
    %store/vec4 v0x578c7acb2e00_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x578c7acb2b00;
    %add;
    %cmp/e;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb34f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb32e0_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb34f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x578c7acb32e0_0, 0;
    %load/vec4 v0x578c7acb3850_0;
    %load/vec4 v0x578c7acb35b0_0;
    %load/vec4 v0x578c7acb3690_0;
    %store/vec4 v0x578c7acb2ee0_0, 0, 32;
    %store/vec4 v0x578c7acb2e00_0, 0, 8;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.integrity_checker.compute_instruction_cost, S_0x578c7acb2b00;
    %add;
    %vpi_call/w 8 182 "$display", "FORGERY DETECTED: pre_mu=%d, post_mu=%d, expected=%d", v0x578c7acb3850_0, v0x578c7acb3770_0, S<0,vec4,u32> {1 0 0};
T_19.9 ;
T_19.7 ;
T_19.5 ;
    %load/vec4 v0x578c7acb3080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x578c7acb3850_0;
    %load/vec4 v0x578c7acb3410_0;
    %cmp/e;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb2fa0_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb2fa0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x578c7acb32e0_0, 0;
    %vpi_call/w 8 194 "$display", "CHAIN BREAK: prev_post_mu=%d, this_pre_mu=%d", v0x578c7acb3410_0, v0x578c7acb3850_0 {0 0 0};
T_19.13 ;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb2fa0_0, 0;
T_19.11 ;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb34f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb2fa0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x578c7acb07e0;
T_20 ;
    %wait E_0x578c7ac948e0;
    %load/vec4 v0x578c7acb54a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb5260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb50f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb42a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb4db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb44b0_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x578c7acb4940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb4550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb4e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb41e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb4880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb4f30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x578c7acb46f0_0;
    %assign/vec4 v0x578c7acb4880_0, 0;
    %load/vec4 v0x578c7acb4c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x578c7acb47c0_0;
    %assign/vec4 v0x578c7acb4940_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb5260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb4db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb42a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %jmp T_20.10;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb5260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %assign/vec4 v0x578c7acb4e70_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %assign/vec4 v0x578c7acb4db0_0, 0;
    %load/vec4 v0x578c7acb43f0_0;
    %load/vec4 v0x578c7acb5020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x578c7acb41e0_0, 0;
    %load/vec4 v0x578c7acb43f0_0;
    %load/vec4 v0x578c7acb5020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x578c7acb42a0_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.13, 9;
    %load/vec4 v0x578c7acb43f0_0;
    %load/vec4 v0x578c7acb5020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x578c7acb5020_0;
    %assign/vec4 v0x578c7acb4550_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
T_20.15 ;
T_20.12 ;
    %jmp T_20.10;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb5260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %assign/vec4 v0x578c7acb4e70_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %assign/vec4 v0x578c7acb4db0_0, 0;
    %load/vec4 v0x578c7acb43f0_0;
    %load/vec4 v0x578c7acb5020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x578c7acb41e0_0, 0;
    %load/vec4 v0x578c7acb43f0_0;
    %load/vec4 v0x578c7acb5020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x578c7acb42a0_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.18, 9;
    %load/vec4 v0x578c7acb43f0_0;
    %load/vec4 v0x578c7acb5020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %load/vec4 v0x578c7acb5020_0;
    %assign/vec4 v0x578c7acb4550_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %jmp T_20.17;
T_20.16 ;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %jmp T_20.20;
T_20.19 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
T_20.20 ;
T_20.17 ;
    %jmp T_20.10;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb5260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %assign/vec4 v0x578c7acb4e70_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %assign/vec4 v0x578c7acb4db0_0, 0;
    %load/vec4 v0x578c7acb43f0_0;
    %load/vec4 v0x578c7acb5020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x578c7acb41e0_0, 0;
    %load/vec4 v0x578c7acb43f0_0;
    %load/vec4 v0x578c7acb5020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x578c7acb42a0_0, 0;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.23, 9;
    %load/vec4 v0x578c7acb43f0_0;
    %load/vec4 v0x578c7acb5020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.21, 8;
    %load/vec4 v0x578c7acb5020_0;
    %assign/vec4 v0x578c7acb4550_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %jmp T_20.22;
T_20.21 ;
    %load/vec4 v0x578c7acb47c0_0;
    %load/vec4 v0x578c7acb4cd0_0;
    %load/vec4 v0x578c7acb4b30_0;
    %store/vec4 v0x578c7acb1520_0, 0, 32;
    %store/vec4 v0x578c7acb1610_0, 0, 6;
    %store/vec4 v0x578c7acb1440_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x578c7acb1160;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.24, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %jmp T_20.25;
T_20.24 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
T_20.25 ;
T_20.22 ;
    %jmp T_20.10;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb5260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb4db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb42a0_0, 0;
    %load/vec4 v0x578c7acb5020_0;
    %assign/vec4 v0x578c7acb4550_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %jmp T_20.10;
T_20.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb5260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb4db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb42a0_0, 0;
    %load/vec4 v0x578c7acb5020_0;
    %assign/vec4 v0x578c7acb4550_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.2 ;
    %load/vec4 v0x578c7acb5300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.28, 9;
    %load/vec4 v0x578c7acb5260_0;
    %and;
T_20.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.26, 8;
    %load/vec4 v0x578c7acb53c0_0;
    %load/vec4 v0x578c7acb4550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_20.32, 4;
    %load/vec4 v0x578c7acb5190_0;
    %and;
T_20.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.31, 9;
    %load/vec4 v0x578c7acb3ec0_0;
    %and;
T_20.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb50f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %load/vec4 v0x578c7acb5020_0;
    %assign/vec4 v0x578c7acb4f30_0, 0;
    %load/vec4 v0x578c7acb53c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 7 207 "$display", "\316\274-Core: Receipt accepted for instruction %h, cost=%0d", v0x578c7acb47c0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_20.30;
T_20.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb50f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %load/vec4 v0x578c7acb5190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.33, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %vpi_call/w 7 213 "$display", "\316\274-Core: Receipt DENIED - integrity check FAILED (forged cost?)" {0 0 0};
    %jmp T_20.34;
T_20.33 ;
    %load/vec4 v0x578c7acb3ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %vpi_call/w 7 216 "$display", "\316\274-Core: Receipt DENIED - chain continuity FAILED" {0 0 0};
    %jmp T_20.36;
T_20.35 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
    %load/vec4 v0x578c7acb4550_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x578c7acb53c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 7 219 "$display", "\316\274-Core: Receipt DENIED for instruction %h, expected=%0d, got=%0d", v0x578c7acb47c0_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_20.36 ;
T_20.34 ;
T_20.30 ;
T_20.26 ;
    %load/vec4 v0x578c7acb46f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb5260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb50f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb42a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb4db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb4120_0, 0;
T_20.37 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x578c7ac3f4e0;
T_21 ;
    %wait E_0x578c7abb15b0;
    %load/vec4 v0x578c7ac61610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x578c7ac61610_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.2, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x578c7ac61610_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.4, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x578c7ac61610_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.6, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x578c7ac61610_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.8, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x578c7ac61610_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.10, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x578c7ac61610_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.12, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0x578c7ac61610_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.14, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0x578c7ac61610_0;
    %pad/u 32;
    %cmpi/u 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.16, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
    %jmp T_21.17;
T_21.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x578c7ac61570_0, 0, 4;
T_21.17 ;
T_21.15 ;
T_21.13 ;
T_21.11 ;
T_21.9 ;
T_21.7 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x578c7ac3ed20;
T_22 ;
    %wait E_0x578c7ac948e0;
    %load/vec4 v0x578c7acb9ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb67b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb9210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb79e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578c7acb70b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578c7acb6b00_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x578c7acb87c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x578c7acb6ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb7400_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x578c7acb7400_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x578c7acb6ef0_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x578c7acb7400_0;
    %pad/u 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9e30, 0, 4;
    %load/vec4 v0x578c7acb7400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb7400_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x578c7acb6ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb9cf0, 0, 4;
    %load/vec4 v0x578c7acb6ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
T_22.8 ;
    %load/vec4 v0x578c7acb6ef0_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x578c7acb6ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acb6bc0, 0, 4;
    %load/vec4 v0x578c7acb6ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acb6ef0_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x578c7acba150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.21;
T_22.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.21;
T_22.11 ;
    %load/vec4 v0x578c7acb8160_0;
    %load/vec4 v0x578c7acb8b90_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x578c7acb9590_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.21;
T_22.12 ;
    %load/vec4 v0x578c7acb8930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_22.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_22.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_22.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_22.26, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_22.27, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_22.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_22.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_22.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_22.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_22.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_22.33, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_22.34, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_22.35, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_22.36, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_22.37, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_22.38, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_22.39, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.22 ;
    %load/vec4 v0x578c7acb7270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.44, 9;
    %load/vec4 v0x578c7acb8c70_0;
    %and;
T_22.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.42, 8;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acad330_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acad430_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pnew, S_0x578c7acacdc0;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.43;
T_22.42 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
T_22.43 ;
    %jmp T_22.41;
T_22.23 ;
    %load/vec4 v0x578c7acb7270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.47, 9;
    %load/vec4 v0x578c7acb8c70_0;
    %and;
T_22.47;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.45, 8;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acad8b0_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acadbb0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_psplit, S_0x578c7acad510;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.46;
T_22.45 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
T_22.46 ;
    %jmp T_22.41;
T_22.24 ;
    %load/vec4 v0x578c7acb7270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.50, 9;
    %load/vec4 v0x578c7acb8c70_0;
    %and;
T_22.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.48, 8;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acacbe0_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acacce0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pmerge, S_0x578c7acaca00;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.49;
T_22.48 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
T_22.49 ;
    %jmp T_22.41;
T_22.25 ;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.26 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acaba60_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acabb60_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_ljoin, S_0x578c7ac3fca0;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.27 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7ac54ba0_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7ac54c40_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_emit, S_0x578c7ac3f8c0;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.28 ;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x578c7acb89d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8ab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x578c7acb67b0_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.29 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acade70_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acadf70_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xfer, S_0x578c7acadc90;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.30 ;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.31 ;
    %load/vec4 v0x578c7acb89d0_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %jmp/1 T_22.53, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x578c7acb8ab0_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %flag_or 4, 8;
T_22.53;
    %jmp/0xz  T_22.51, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
T_22.51 ;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.32 ;
    %load/vec4 v0x578c7acb89d0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_22.54, 4;
    %load/vec4 v0x578c7acb6b00_0;
    %pad/u 8;
    %store/vec4 v0x578c7acac180_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x578c7ac3d080;
    %join;
    %jmp T_22.55;
T_22.54 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acac180_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x578c7ac3d080;
    %join;
T_22.55 ;
    %jmp T_22.41;
T_22.33 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acac920_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acac820_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pdiscover, S_0x578c7acac640;
    %join;
    %jmp T_22.41;
T_22.34 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acae6f0_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acae5f0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_load, S_0x578c7acae410;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.35 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acae230_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acae330_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_add, S_0x578c7acae050;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.36 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acaf040_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acaf140_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_swap, S_0x578c7acaee60;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.37 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acaeab0_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acaec50_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_rank, S_0x578c7acae7d0;
    %join;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.38 ;
    %load/vec4 v0x578c7acb89d0_0;
    %store/vec4 v0x578c7acac460_0, 0, 8;
    %load/vec4 v0x578c7acb8ab0_0;
    %store/vec4 v0x578c7acac560_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_oracle_halts, S_0x578c7acac280;
    %join;
    %jmp T_22.41;
T_22.39 ;
    %load/vec4 v0x578c7acb8160_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x578c7acb8b90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.41;
T_22.41 ;
    %pop/vec4 1;
    %jmp T_22.21;
T_22.13 ;
    %load/vec4 v0x578c7acb74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.56, 8;
    %load/vec4 v0x578c7acb7680_0;
    %assign/vec4 v0x578c7acb67b0_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
T_22.56 ;
    %jmp T_22.21;
T_22.14 ;
    %load/vec4 v0x578c7acb96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.58, 8;
    %load/vec4 v0x578c7acb9900_0;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
T_22.58 ;
    %jmp T_22.21;
T_22.15 ;
    %load/vec4 v0x578c7acb8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb86f0_0, 0;
    %load/vec4 v0x578c7acb6030_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_22.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_22.63, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_22.64, 6;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %load/vec4 v0x578c7acb6110_0;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.66;
T_22.62 ;
    %load/vec4 v0x578c7acb8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.67, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.68;
T_22.67 ;
    %load/vec4 v0x578c7acb7820_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x578c7acb8160_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x578c7acb8620_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 502 "$display", "MDLACC size=%0d mdl_cost=%0d mu_acc(before)=%0d mu_acc(after)=%0d", v0x578c7acb7ee0_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x578c7acb8620_0;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %load/vec4 v0x578c7acb79e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x578c7acb79e0_0, 0;
    %load/vec4 v0x578c7acb8620_0;
    %assign/vec4 v0x578c7acb9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb9b50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
T_22.68 ;
    %jmp T_22.66;
T_22.63 ;
    %load/vec4 v0x578c7acb8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.69, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.70;
T_22.69 ;
    %load/vec4 v0x578c7acb8620_0;
    %assign/vec4 v0x578c7acb7190_0, 0;
    %load/vec4 v0x578c7acb8160_0;
    %load/vec4 v0x578c7acb8620_0;
    %add;
    %store/vec4 v0x578c7acb94b0_0, 0, 32;
    %load/vec4 v0x578c7acb8620_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x578c7acb8160_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x578c7acb94b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 527 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x578c7acb94b0_0;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %load/vec4 v0x578c7acb9210_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x578c7acb9210_0, 0;
    %load/vec4 v0x578c7acb94b0_0;
    %assign/vec4 v0x578c7acb9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb9b50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
T_22.70 ;
    %jmp T_22.66;
T_22.64 ;
    %load/vec4 v0x578c7acb8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.71, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
    %jmp T_22.72;
T_22.71 ;
    %load/vec4 v0x578c7acb8620_0;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %pushi/vec4 66, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %vpi_call/w 5 546 "$display", "ORACLE_HALTS invoked - Hyper-Thiele transition" {0 0 0};
T_22.72 ;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.66;
T_22.66 ;
    %pop/vec4 1;
T_22.60 ;
    %jmp T_22.21;
T_22.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x578c7acb8220_0, 0;
    %load/vec4 v0x578c7acb8160_0;
    %assign/vec4 v0x578c7acb82e0_0, 0;
    %load/vec4 v0x578c7acb7190_0;
    %assign/vec4 v0x578c7acb83b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb86f0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x578c7acb6030_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.21;
T_22.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.21;
T_22.18 ;
    %load/vec4 v0x578c7acb8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.73, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb86f0_0, 0;
    %load/vec4 v0x578c7acb6030_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_22.75, 4;
    %load/vec4 v0x578c7acb8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.77, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x578c7acb6850_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.78;
T_22.77 ;
    %load/vec4 v0x578c7acb7190_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x578c7acb8160_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x578c7acb8620_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 5 587 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x578c7acb8620_0;
    %assign/vec4 v0x578c7acb8160_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x578c7acb6930_0, 0;
    %load/vec4 v0x578c7acb9210_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x578c7acb9210_0, 0;
    %load/vec4 v0x578c7acb8620_0;
    %assign/vec4 v0x578c7acb9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acb9b50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
T_22.78 ;
    %jmp T_22.76;
T_22.75 ;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %load/vec4 v0x578c7acb6110_0;
    %assign/vec4 v0x578c7acba150_0, 0;
T_22.76 ;
T_22.73 ;
    %jmp T_22.21;
T_22.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acb9b50_0, 0;
    %load/vec4 v0x578c7acb93d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x578c7acb93d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c7acba150_0, 0;
    %jmp T_22.21;
T_22.21 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x578c7ac68030;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578c7acba8e0_0, 0, 1;
T_23.0 ;
    %delay 5000, 0;
    %load/vec4 v0x578c7acba8e0_0;
    %inv;
    %store/vec4 v0x578c7acba8e0_0, 0, 1;
    %jmp T_23.0;
    %end;
    .thread T_23;
    .scope S_0x578c7ac68030;
T_24 ;
    %vpi_func 4 119 "$value$plusargs" 32, "PROGRAM=%s", v0x578c7acbbb00_0 {0 0 0};
    %store/vec4 v0x578c7acbac90_0, 0, 32;
    %vpi_func 4 120 "$value$plusargs" 32, "DATA=%s", v0x578c7acba9b0_0 {0 0 0};
    %store/vec4 v0x578c7acbabd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x578c7acbad70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x578c7acbad70_0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %load/vec4 v0x578c7acbad70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %load/vec4 v0x578c7acbac90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %vpi_call/w 4 128 "$display", "Loading PROGRAM=%0s", v0x578c7acbbb00_0 {0 0 0};
    %vpi_call/w 4 129 "$readmemh", v0x578c7acbbb00_0, v0x578c7acbafd0 {0 0 0};
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 167772160, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 167837952, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 167903744, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 167969536, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 184745984, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 184746240, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 201327360, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 117703168, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 218432512, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 234882048, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbafd0, 4, 0;
T_24.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x578c7acbad70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x578c7acbad70_0;
    %store/vec4a v0x578c7acbaa50, 4, 0;
    %load/vec4 v0x578c7acbad70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %load/vec4 v0x578c7acbabd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %vpi_call/w 4 165 "$display", "Loading DATA=%0s", v0x578c7acba9b0_0 {0 0 0};
    %vpi_call/w 4 166 "$readmemh", v0x578c7acba9b0_0, v0x578c7acbaa50 {0 0 0};
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbaa50, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbaa50, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbaa50, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x578c7acbaa50, 4, 0;
T_24.7 ;
    %end;
    .thread T_24;
    .scope S_0x578c7ac68030;
T_25 ;
    %wait E_0x578c7aba5e40;
    %load/vec4 v0x578c7acbb550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x578c7acbb7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x578c7acbb6f0_0;
    %load/vec4 v0x578c7acbb480_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x578c7acbaa50, 0, 4;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x578c7acbb480_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x578c7acbaa50, 4;
    %assign/vec4 v0x578c7acbb620_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x578c7ac68030;
T_26 ;
    %wait E_0x578c7aba5e40;
    %load/vec4 v0x578c7acbb2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x578c7acbb070_0;
    %nor/r;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %delay 10000, 0;
    %pushi/vec4 2882343476, 0, 32;
    %assign/vec4 v0x578c7acbb210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acbb070_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acbb070_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x578c7ac68030;
T_27 ;
    %wait E_0x578c7aba5e40;
    %load/vec4 v0x578c7acbbd40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x578c7acbbba0_0;
    %nor/r;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %delay 15000, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x578c7acbbe10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c7acbbba0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c7acbbba0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x578c7ac68030;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578c7acbbee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578c7acbb070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578c7acbbba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acbb620_0, 0, 32;
    %vpi_call/w 4 228 "$dumpfile", "thiele_cpu_tb.vcd" {0 0 0};
    %vpi_call/w 4 229 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x578c7ac68030 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578c7acbbee0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x578c7acbad70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_28.1, 5;
    %ix/getv/s 4, v0x578c7acbad70_0;
    %load/vec4a v0x578c7acbaa50, 4;
    %ix/getv/s 4, v0x578c7acbad70_0;
    %store/vec4a v0x578c7acb6bc0, 4, 0;
    %load/vec4 v0x578c7acbad70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %fork t_5, S_0x578c7ac68030;
    %fork t_6, S_0x578c7ac68030;
    %join;
    %join;
    %jmp t_4;
t_5 ;
    %delay 10000000, 0;
    %vpi_call/w 4 244 "$display", "Simulation timed out" {0 0 0};
    %vpi_call/w 4 245 "$finish" {0 0 0};
    %end;
t_6 ;
T_28.2 ;
    %load/vec4 v0x578c7acba150_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_28.4, 4;
    %load/vec4 v0x578c7acb8930_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_28.3, 6;
    %wait E_0x578c7aba6330;
    %jmp T_28.2;
T_28.3 ;
    %delay 10000, 0;
    %vpi_call/w 4 253 "$display", "Test completed!" {0 0 0};
    %vpi_call/w 4 254 "$display", "Final PC: %h", v0x578c7acbba30_0 {0 0 0};
    %vpi_call/w 4 255 "$display", "Status: %h", v0x578c7acbbf80_0 {0 0 0};
    %vpi_call/w 4 256 "$display", "Error: %h", v0x578c7acbab10_0 {0 0 0};
    %vpi_call/w 4 257 "$display", "Cert Addr: %h", v0x578c7acba7f0_0 {0 0 0};
    %vpi_call/w 4 258 "$display", "Partition Ops: %d", v0x578c7acbb960_0 {0 0 0};
    %vpi_call/w 4 259 "$display", "MDL Ops: %d", v0x578c7acbb3b0_0 {0 0 0};
    %vpi_call/w 4 260 "$display", "Info Gain: %d", v0x578c7acbaee0_0 {0 0 0};
    %vpi_call/w 4 261 "$display", "{" {0 0 0};
    %vpi_call/w 4 262 "$display", "  \042status\042: %d,", v0x578c7acbbf80_0 {0 0 0};
    %vpi_call/w 4 263 "$display", "  \042partition_ops\042: %d,", v0x578c7acbb960_0 {0 0 0};
    %vpi_call/w 4 264 "$display", "  \042mdl_ops\042: %d,", v0x578c7acbb3b0_0 {0 0 0};
    %vpi_call/w 4 265 "$display", "  \042info_gain\042: %d,", v0x578c7acbaee0_0 {0 0 0};
    %vpi_call/w 4 266 "$display", "  \042mu\042: %d,", v0x578c7acbb890_0 {0 0 0};
    %vpi_call/w 4 267 "$display", "  \042regs\042: [" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
T_28.5 ;
    %load/vec4 v0x578c7acbad70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.6, 5;
    %load/vec4 v0x578c7acbad70_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz  T_28.7, 5;
    %vpi_call/w 4 269 "$display", "    %0d,", &A<v0x578c7acb9cf0, v0x578c7acbad70_0 > {0 0 0};
    %jmp T_28.8;
T_28.7 ;
    %vpi_call/w 4 270 "$display", "    %0d", &A<v0x578c7acb9cf0, v0x578c7acbad70_0 > {0 0 0};
T_28.8 ;
    %load/vec4 v0x578c7acbad70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
    %jmp T_28.5;
T_28.6 ;
    %vpi_call/w 4 272 "$display", "  ]," {0 0 0};
    %vpi_call/w 4 273 "$display", "  \042mem\042: [" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
T_28.9 ;
    %load/vec4 v0x578c7acbad70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_28.10, 5;
    %load/vec4 v0x578c7acbad70_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz  T_28.11, 5;
    %vpi_call/w 4 275 "$display", "    %0d,", &A<v0x578c7acb6bc0, v0x578c7acbad70_0 > {0 0 0};
    %jmp T_28.12;
T_28.11 ;
    %vpi_call/w 4 276 "$display", "    %0d", &A<v0x578c7acb6bc0, v0x578c7acbad70_0 > {0 0 0};
T_28.12 ;
    %load/vec4 v0x578c7acbad70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
    %jmp T_28.9;
T_28.10 ;
    %vpi_call/w 4 278 "$display", "  ]," {0 0 0};
    %vpi_call/w 4 279 "$display", "  \042modules\042: [" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
T_28.13 ;
    %load/vec4 v0x578c7acbad70_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_28.14, 5;
    %ix/getv/s 4, v0x578c7acbad70_0;
    %load/vec4a v0x578c7acb7fc0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_28.15, 4;
    %fork t_8, S_0x578c7ac3e9d0;
    %jmp t_7;
    .scope S_0x578c7ac3e9d0;
t_8 ;
    %vpi_call/w 4 283 "$display", "    {\042id\042: %0d, \042region\042: [", v0x578c7acbad70_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578c7ac88fe0_0, 0, 32;
T_28.17 ;
    %load/vec4 v0x578c7ac88fe0_0;
    %ix/getv/s 4, v0x578c7acbad70_0;
    %load/vec4a v0x578c7acb7fc0, 4;
    %cmp/u;
    %jmp/0xz T_28.18, 5;
    %load/vec4 v0x578c7ac88fe0_0;
    %ix/getv/s 4, v0x578c7acbad70_0;
    %load/vec4a v0x578c7acb7fc0, 4;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_28.19, 5;
    %load/vec4 v0x578c7acbad70_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0x578c7ac88fe0_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x578c7acb9e30, 4;
    %vpi_call/w 4 285 "$display", "      %0d,", S<0,vec4,u32> {1 0 0};
    %jmp T_28.20;
T_28.19 ;
    %load/vec4 v0x578c7acbad70_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0x578c7ac88fe0_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x578c7acb9e30, 4;
    %vpi_call/w 4 286 "$display", "      %0d", S<0,vec4,u32> {1 0 0};
T_28.20 ;
    %load/vec4 v0x578c7ac88fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7ac88fe0_0, 0, 32;
    %jmp T_28.17;
T_28.18 ;
    %vpi_call/w 4 288 "$display", "    ]}," {0 0 0};
    %end;
    .scope S_0x578c7ac68030;
t_7 %join;
T_28.15 ;
    %load/vec4 v0x578c7acbad70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578c7acbad70_0, 0, 32;
    %jmp T_28.13;
T_28.14 ;
    %vpi_call/w 4 291 "$display", "    {\042id\042: -1, \042region\042: []}" {0 0 0};
    %vpi_call/w 4 292 "$display", "  ]" {0 0 0};
    %vpi_call/w 4 293 "$display", "}" {0 0 0};
    %vpi_call/w 4 294 "$finish" {0 0 0};
    %end;
    .scope S_0x578c7ac68030;
t_4 ;
    %end;
    .thread T_28;
    .scope S_0x578c7ac68030;
T_29 ;
    %wait E_0x578c7aba5e40;
    %load/vec4 v0x578c7acbbee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x578c7acba150_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_29.4, 4;
    %load/vec4 v0x578c7acb8930_0;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %vpi_call/w 4 319 "$display", "CHSH_TRIAL %0d %0d %0d %0d", &PV<v0x578c7acb89d0_0, 1, 1>, &PV<v0x578c7acb89d0_0, 0, 1>, &PV<v0x578c7acb8ab0_0, 1, 1>, &PV<v0x578c7acb8ab0_0, 0, 1> {0 0 0};
T_29.2 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/generated_opcodes.vh";
    "testbench/thiele_cpu_tb.v";
    "rtl/thiele_cpu.v";
    "rtl/mu_alu.v";
    "rtl/mu_core.v";
    "rtl/receipt_integrity_checker.v";
