circuit Tile :
  module CSR :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip cmd : UInt<3>, flip in : UInt<32>, out : UInt<32>, flip pc : UInt<32>, flip addr : UInt<32>, flip inst : UInt<32>, flip illegal : UInt<1>, flip st_type : UInt<2>, flip ld_type : UInt<3>, flip pc_check : UInt<1>, expt : UInt<1>, evec : UInt<32>, epc : UInt<32>, host : { flip fromhost : { valid : UInt<1>, bits : UInt<32>}, tohost : UInt<32>}} @[src/main/scala/mini/CSR.scala 122:14]

    node csr_addr = bits(io.inst, 31, 20) @[src/main/scala/mini/CSR.scala 124:25]
    node rs1_addr = bits(io.inst, 19, 15) @[src/main/scala/mini/CSR.scala 125:25]
    reg time : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/mini/CSR.scala 128:21]
    reg timeh : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/mini/CSR.scala 129:22]
    reg cycle : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/mini/CSR.scala 130:22]
    reg cycleh : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/mini/CSR.scala 131:23]
    reg instret : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/mini/CSR.scala 132:24]
    reg instreth : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/mini/CSR.scala 133:25]
    node mcpuid_hi = cat(UInt<2>("h0"), UInt<4>("h0")) @[src/main/scala/mini/CSR.scala 135:19]
    node mcpuid = cat(mcpuid_hi, UInt<26>("h100100")) @[src/main/scala/mini/CSR.scala 135:19]
    reg PRV : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[src/main/scala/mini/CSR.scala 145:20]
    reg PRV1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[src/main/scala/mini/CSR.scala 146:21]
    reg IE : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 149:19]
    reg IE1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 150:20]
    node mstatus_lo_lo_hi = cat(IE1, PRV) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_lo_lo = cat(mstatus_lo_lo_hi, IE) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_lo_hi_lo = cat(UInt<1>("h0"), PRV1) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_lo_hi_hi = cat(UInt<1>("h0"), UInt<2>("h0")) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_lo_hi = cat(mstatus_lo_hi_hi, mstatus_lo_hi_lo) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_lo = cat(mstatus_lo_hi, mstatus_lo_lo) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_hi_lo_hi = cat(UInt<2>("h0"), UInt<2>("h0")) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_hi_lo = cat(mstatus_hi_lo_hi, UInt<2>("h0")) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_hi_hi_lo = cat(UInt<5>("h0"), UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_hi_hi_hi = cat(UInt<1>("h0"), UInt<9>("h0")) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_hi_hi = cat(mstatus_hi_hi_hi, mstatus_hi_hi_lo) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus_hi = cat(mstatus_hi_hi, mstatus_hi_lo) @[src/main/scala/mini/CSR.scala 161:20]
    node mstatus = cat(mstatus_hi, mstatus_lo) @[src/main/scala/mini/CSR.scala 161:20]
    reg MTIP : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 166:21]
    reg MTIE : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 169:21]
    reg MSIP : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 172:21]
    reg MSIE : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 175:21]
    node mip_lo_lo = cat(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 178:16]
    node mip_lo_hi = cat(MSIP, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 178:16]
    node mip_lo = cat(mip_lo_hi, mip_lo_lo) @[src/main/scala/mini/CSR.scala 178:16]
    node mip_hi_lo = cat(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 178:16]
    node mip_hi_hi_hi = cat(UInt<24>("h0"), MTIP) @[src/main/scala/mini/CSR.scala 178:16]
    node mip_hi_hi = cat(mip_hi_hi_hi, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 178:16]
    node mip_hi = cat(mip_hi_hi, mip_hi_lo) @[src/main/scala/mini/CSR.scala 178:16]
    node mip = cat(mip_hi, mip_lo) @[src/main/scala/mini/CSR.scala 178:16]
    node mie_lo_lo = cat(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 179:16]
    node mie_lo_hi = cat(MSIE, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 179:16]
    node mie_lo = cat(mie_lo_hi, mie_lo_lo) @[src/main/scala/mini/CSR.scala 179:16]
    node mie_hi_lo = cat(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 179:16]
    node mie_hi_hi_hi = cat(UInt<24>("h0"), MTIE) @[src/main/scala/mini/CSR.scala 179:16]
    node mie_hi_hi = cat(mie_hi_hi_hi, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 179:16]
    node mie_hi = cat(mie_hi_hi, mie_hi_lo) @[src/main/scala/mini/CSR.scala 179:16]
    node mie = cat(mie_hi, mie_lo) @[src/main/scala/mini/CSR.scala 179:16]
    reg mtimecmp : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mtimecmp) @[src/main/scala/mini/CSR.scala 181:21]
    reg mscratch : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mscratch) @[src/main/scala/mini/CSR.scala 183:21]
    reg mepc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mepc) @[src/main/scala/mini/CSR.scala 185:17]
    reg mcause : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcause) @[src/main/scala/mini/CSR.scala 186:19]
    reg mbadaddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mbadaddr) @[src/main/scala/mini/CSR.scala 187:21]
    reg mtohost : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/mini/CSR.scala 189:24]
    reg mfromhost : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mfromhost) @[src/main/scala/mini/CSR.scala 190:22]
    io.host.tohost <= mtohost @[src/main/scala/mini/CSR.scala 191:18]
    when io.host.fromhost.valid : @[src/main/scala/mini/CSR.scala 192:32]
      mfromhost <= io.host.fromhost.bits @[src/main/scala/mini/CSR.scala 193:15]
    node _io_out_T = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_1 = eq(UInt<12>("hc00"), _io_out_T) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_2 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_3 = eq(UInt<12>("hc01"), _io_out_T_2) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_4 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_5 = eq(UInt<12>("hc02"), _io_out_T_4) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_6 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_7 = eq(UInt<12>("hc80"), _io_out_T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_8 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_9 = eq(UInt<12>("hc81"), _io_out_T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_10 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_11 = eq(UInt<12>("hc82"), _io_out_T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_12 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_13 = eq(UInt<12>("h900"), _io_out_T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_14 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_15 = eq(UInt<12>("h901"), _io_out_T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_16 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_17 = eq(UInt<12>("h902"), _io_out_T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_18 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_19 = eq(UInt<12>("h980"), _io_out_T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_20 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_21 = eq(UInt<12>("h981"), _io_out_T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_22 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_23 = eq(UInt<12>("h982"), _io_out_T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_24 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_25 = eq(UInt<12>("hf00"), _io_out_T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_26 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_27 = eq(UInt<12>("hf01"), _io_out_T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_28 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_29 = eq(UInt<12>("hf10"), _io_out_T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_30 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_31 = eq(UInt<10>("h301"), _io_out_T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_32 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_33 = eq(UInt<10>("h302"), _io_out_T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_34 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_35 = eq(UInt<10>("h304"), _io_out_T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_36 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_37 = eq(UInt<10>("h321"), _io_out_T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_38 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_39 = eq(UInt<11>("h701"), _io_out_T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_40 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_41 = eq(UInt<11>("h741"), _io_out_T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_42 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_43 = eq(UInt<10>("h340"), _io_out_T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_44 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_45 = eq(UInt<10>("h341"), _io_out_T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_46 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_47 = eq(UInt<10>("h342"), _io_out_T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_48 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_49 = eq(UInt<10>("h343"), _io_out_T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_50 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_51 = eq(UInt<10>("h344"), _io_out_T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_52 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_53 = eq(UInt<11>("h780"), _io_out_T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_54 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_55 = eq(UInt<11>("h781"), _io_out_T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_56 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_57 = eq(UInt<10>("h300"), _io_out_T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _io_out_T_58 = mux(_io_out_T_57, mstatus, UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_59 = mux(_io_out_T_55, mfromhost, _io_out_T_58) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_60 = mux(_io_out_T_53, mtohost, _io_out_T_59) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_61 = mux(_io_out_T_51, mip, _io_out_T_60) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_62 = mux(_io_out_T_49, mbadaddr, _io_out_T_61) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_63 = mux(_io_out_T_47, mcause, _io_out_T_62) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_64 = mux(_io_out_T_45, mepc, _io_out_T_63) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_65 = mux(_io_out_T_43, mscratch, _io_out_T_64) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_66 = mux(_io_out_T_41, timeh, _io_out_T_65) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_67 = mux(_io_out_T_39, time, _io_out_T_66) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_68 = mux(_io_out_T_37, mtimecmp, _io_out_T_67) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_69 = mux(_io_out_T_35, mie, _io_out_T_68) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_70 = mux(_io_out_T_33, UInt<32>("h0"), _io_out_T_69) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_71 = mux(_io_out_T_31, UInt<32>("h100"), _io_out_T_70) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_72 = mux(_io_out_T_29, UInt<32>("h0"), _io_out_T_71) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_73 = mux(_io_out_T_27, UInt<32>("h0"), _io_out_T_72) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_74 = mux(_io_out_T_25, mcpuid, _io_out_T_73) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_75 = mux(_io_out_T_23, instreth, _io_out_T_74) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_76 = mux(_io_out_T_21, timeh, _io_out_T_75) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_77 = mux(_io_out_T_19, cycleh, _io_out_T_76) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_78 = mux(_io_out_T_17, instret, _io_out_T_77) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_79 = mux(_io_out_T_15, time, _io_out_T_78) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_80 = mux(_io_out_T_13, cycle, _io_out_T_79) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_81 = mux(_io_out_T_11, instreth, _io_out_T_80) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_82 = mux(_io_out_T_9, timeh, _io_out_T_81) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_83 = mux(_io_out_T_7, cycleh, _io_out_T_82) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_84 = mux(_io_out_T_5, instret, _io_out_T_83) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_85 = mux(_io_out_T_3, time, _io_out_T_84) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _io_out_T_86 = mux(_io_out_T_1, cycle, _io_out_T_85) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    io.out <= _io_out_T_86 @[src/main/scala/mini/CSR.scala 228:10]
    node _privValid_T = bits(csr_addr, 9, 8) @[src/main/scala/mini/CSR.scala 230:27]
    node privValid = leq(_privValid_T, PRV) @[src/main/scala/mini/CSR.scala 230:34]
    node privInst = eq(io.cmd, UInt<3>("h4")) @[src/main/scala/mini/CSR.scala 231:25]
    node _isEcall_T = bits(csr_addr, 0, 0) @[src/main/scala/mini/CSR.scala 232:38]
    node _isEcall_T_1 = eq(_isEcall_T, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 232:29]
    node _isEcall_T_2 = and(privInst, _isEcall_T_1) @[src/main/scala/mini/CSR.scala 232:26]
    node _isEcall_T_3 = bits(csr_addr, 8, 8) @[src/main/scala/mini/CSR.scala 232:54]
    node _isEcall_T_4 = eq(_isEcall_T_3, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 232:45]
    node isEcall = and(_isEcall_T_2, _isEcall_T_4) @[src/main/scala/mini/CSR.scala 232:42]
    node _isEbreak_T = bits(csr_addr, 0, 0) @[src/main/scala/mini/CSR.scala 233:38]
    node _isEbreak_T_1 = and(privInst, _isEbreak_T) @[src/main/scala/mini/CSR.scala 233:27]
    node _isEbreak_T_2 = bits(csr_addr, 8, 8) @[src/main/scala/mini/CSR.scala 233:54]
    node _isEbreak_T_3 = eq(_isEbreak_T_2, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 233:45]
    node isEbreak = and(_isEbreak_T_1, _isEbreak_T_3) @[src/main/scala/mini/CSR.scala 233:42]
    node _isEret_T = bits(csr_addr, 0, 0) @[src/main/scala/mini/CSR.scala 234:37]
    node _isEret_T_1 = eq(_isEret_T, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 234:28]
    node _isEret_T_2 = and(privInst, _isEret_T_1) @[src/main/scala/mini/CSR.scala 234:25]
    node _isEret_T_3 = bits(csr_addr, 8, 8) @[src/main/scala/mini/CSR.scala 234:52]
    node isEret = and(_isEret_T_2, _isEret_T_3) @[src/main/scala/mini/CSR.scala 234:41]
    node _csrValid_T = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_1 = eq(UInt<12>("hc00"), _csrValid_T) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_2 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_3 = eq(UInt<12>("hc01"), _csrValid_T_2) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_4 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_5 = eq(UInt<12>("hc02"), _csrValid_T_4) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_6 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_7 = eq(UInt<12>("hc80"), _csrValid_T_6) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_8 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_9 = eq(UInt<12>("hc81"), _csrValid_T_8) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_10 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_11 = eq(UInt<12>("hc82"), _csrValid_T_10) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_12 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_13 = eq(UInt<12>("h900"), _csrValid_T_12) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_14 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_15 = eq(UInt<12>("h901"), _csrValid_T_14) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_16 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_17 = eq(UInt<12>("h902"), _csrValid_T_16) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_18 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_19 = eq(UInt<12>("h980"), _csrValid_T_18) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_20 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_21 = eq(UInt<12>("h981"), _csrValid_T_20) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_22 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_23 = eq(UInt<12>("h982"), _csrValid_T_22) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_24 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_25 = eq(UInt<12>("hf00"), _csrValid_T_24) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_26 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_27 = eq(UInt<12>("hf01"), _csrValid_T_26) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_28 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_29 = eq(UInt<12>("hf10"), _csrValid_T_28) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_30 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_31 = eq(UInt<10>("h301"), _csrValid_T_30) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_32 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_33 = eq(UInt<10>("h302"), _csrValid_T_32) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_34 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_35 = eq(UInt<10>("h304"), _csrValid_T_34) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_36 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_37 = eq(UInt<10>("h321"), _csrValid_T_36) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_38 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_39 = eq(UInt<11>("h701"), _csrValid_T_38) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_40 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_41 = eq(UInt<11>("h741"), _csrValid_T_40) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_42 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_43 = eq(UInt<10>("h340"), _csrValid_T_42) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_44 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_45 = eq(UInt<10>("h341"), _csrValid_T_44) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_46 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_47 = eq(UInt<10>("h342"), _csrValid_T_46) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_48 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_49 = eq(UInt<10>("h343"), _csrValid_T_48) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_50 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_51 = eq(UInt<10>("h344"), _csrValid_T_50) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_52 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_53 = eq(UInt<11>("h780"), _csrValid_T_52) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_54 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_55 = eq(UInt<11>("h781"), _csrValid_T_54) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_56 = and(csr_addr, UInt<12>("hfff")) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_57 = eq(UInt<10>("h300"), _csrValid_T_56) @[src/main/scala/mini/CSR.scala 235:35]
    node _csrValid_T_58 = or(_csrValid_T_1, _csrValid_T_3) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_59 = or(_csrValid_T_58, _csrValid_T_5) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_60 = or(_csrValid_T_59, _csrValid_T_7) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_61 = or(_csrValid_T_60, _csrValid_T_9) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_62 = or(_csrValid_T_61, _csrValid_T_11) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_63 = or(_csrValid_T_62, _csrValid_T_13) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_64 = or(_csrValid_T_63, _csrValid_T_15) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_65 = or(_csrValid_T_64, _csrValid_T_17) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_66 = or(_csrValid_T_65, _csrValid_T_19) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_67 = or(_csrValid_T_66, _csrValid_T_21) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_68 = or(_csrValid_T_67, _csrValid_T_23) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_69 = or(_csrValid_T_68, _csrValid_T_25) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_70 = or(_csrValid_T_69, _csrValid_T_27) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_71 = or(_csrValid_T_70, _csrValid_T_29) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_72 = or(_csrValid_T_71, _csrValid_T_31) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_73 = or(_csrValid_T_72, _csrValid_T_33) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_74 = or(_csrValid_T_73, _csrValid_T_35) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_75 = or(_csrValid_T_74, _csrValid_T_37) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_76 = or(_csrValid_T_75, _csrValid_T_39) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_77 = or(_csrValid_T_76, _csrValid_T_41) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_78 = or(_csrValid_T_77, _csrValid_T_43) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_79 = or(_csrValid_T_78, _csrValid_T_45) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_80 = or(_csrValid_T_79, _csrValid_T_47) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_81 = or(_csrValid_T_80, _csrValid_T_49) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_82 = or(_csrValid_T_81, _csrValid_T_51) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_83 = or(_csrValid_T_82, _csrValid_T_53) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrValid_T_84 = or(_csrValid_T_83, _csrValid_T_55) @[src/main/scala/mini/CSR.scala 235:58]
    node csrValid = or(_csrValid_T_84, _csrValid_T_57) @[src/main/scala/mini/CSR.scala 235:58]
    node _csrRO_T = bits(csr_addr, 11, 10) @[src/main/scala/mini/CSR.scala 236:23]
    node _csrRO_T_1 = andr(_csrRO_T) @[src/main/scala/mini/CSR.scala 236:32]
    node _csrRO_T_2 = eq(csr_addr, UInt<12>("h301")) @[src/main/scala/mini/CSR.scala 236:49]
    node _csrRO_T_3 = or(_csrRO_T_1, _csrRO_T_2) @[src/main/scala/mini/CSR.scala 236:37]
    node _csrRO_T_4 = eq(csr_addr, UInt<12>("h302")) @[src/main/scala/mini/CSR.scala 236:75]
    node csrRO = or(_csrRO_T_3, _csrRO_T_4) @[src/main/scala/mini/CSR.scala 236:63]
    node _wen_T = eq(io.cmd, UInt<3>("h1")) @[src/main/scala/mini/CSR.scala 237:20]
    node _wen_T_1 = bits(io.cmd, 1, 1) @[src/main/scala/mini/CSR.scala 237:39]
    node _wen_T_2 = orr(rs1_addr) @[src/main/scala/mini/CSR.scala 237:55]
    node _wen_T_3 = and(_wen_T_1, _wen_T_2) @[src/main/scala/mini/CSR.scala 237:43]
    node wen = or(_wen_T, _wen_T_3) @[src/main/scala/mini/CSR.scala 237:30]
    node _wdata_T = or(io.out, io.in) @[src/main/scala/mini/CSR.scala 241:24]
    node _wdata_T_1 = not(io.in) @[src/main/scala/mini/CSR.scala 242:26]
    node _wdata_T_2 = and(io.out, _wdata_T_1) @[src/main/scala/mini/CSR.scala 242:24]
    node _wdata_T_3 = eq(UInt<3>("h1"), io.cmd) @[src/main/scala/mini/CSR.scala 238:37]
    node _wdata_T_4 = mux(_wdata_T_3, io.in, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 238:37]
    node _wdata_T_5 = eq(UInt<3>("h2"), io.cmd) @[src/main/scala/mini/CSR.scala 238:37]
    node _wdata_T_6 = mux(_wdata_T_5, _wdata_T, _wdata_T_4) @[src/main/scala/mini/CSR.scala 238:37]
    node _wdata_T_7 = eq(UInt<3>("h3"), io.cmd) @[src/main/scala/mini/CSR.scala 238:37]
    node wdata = mux(_wdata_T_7, _wdata_T_2, _wdata_T_6) @[src/main/scala/mini/CSR.scala 238:37]
    node _iaddrInvalid_T = bits(io.addr, 1, 1) @[src/main/scala/mini/CSR.scala 245:44]
    node iaddrInvalid = and(io.pc_check, _iaddrInvalid_T) @[src/main/scala/mini/CSR.scala 245:34]
    node _laddrInvalid_T = bits(io.addr, 1, 0) @[src/main/scala/mini/CSR.scala 247:33]
    node _laddrInvalid_T_1 = orr(_laddrInvalid_T) @[src/main/scala/mini/CSR.scala 247:40]
    node _laddrInvalid_T_2 = bits(io.addr, 0, 0) @[src/main/scala/mini/CSR.scala 247:69]
    node _laddrInvalid_T_3 = bits(io.addr, 0, 0) @[src/main/scala/mini/CSR.scala 247:99]
    node _laddrInvalid_T_4 = eq(UInt<3>("h1"), io.ld_type) @[src/main/scala/mini/CSR.scala 246:52]
    node _laddrInvalid_T_5 = mux(_laddrInvalid_T_4, _laddrInvalid_T_1, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 246:52]
    node _laddrInvalid_T_6 = eq(UInt<3>("h2"), io.ld_type) @[src/main/scala/mini/CSR.scala 246:52]
    node _laddrInvalid_T_7 = mux(_laddrInvalid_T_6, _laddrInvalid_T_2, _laddrInvalid_T_5) @[src/main/scala/mini/CSR.scala 246:52]
    node _laddrInvalid_T_8 = eq(UInt<3>("h4"), io.ld_type) @[src/main/scala/mini/CSR.scala 246:52]
    node laddrInvalid = mux(_laddrInvalid_T_8, _laddrInvalid_T_3, _laddrInvalid_T_7) @[src/main/scala/mini/CSR.scala 246:52]
    node _saddrInvalid_T = bits(io.addr, 1, 0) @[src/main/scala/mini/CSR.scala 250:64]
    node _saddrInvalid_T_1 = orr(_saddrInvalid_T) @[src/main/scala/mini/CSR.scala 250:71]
    node _saddrInvalid_T_2 = bits(io.addr, 0, 0) @[src/main/scala/mini/CSR.scala 250:100]
    node _saddrInvalid_T_3 = eq(UInt<2>("h1"), io.st_type) @[src/main/scala/mini/CSR.scala 250:35]
    node _saddrInvalid_T_4 = mux(_saddrInvalid_T_3, _saddrInvalid_T_1, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 250:35]
    node _saddrInvalid_T_5 = eq(UInt<2>("h2"), io.st_type) @[src/main/scala/mini/CSR.scala 250:35]
    node saddrInvalid = mux(_saddrInvalid_T_5, _saddrInvalid_T_2, _saddrInvalid_T_4) @[src/main/scala/mini/CSR.scala 250:35]
    node _io_expt_T = or(io.illegal, iaddrInvalid) @[src/main/scala/mini/CSR.scala 251:25]
    node _io_expt_T_1 = or(_io_expt_T, laddrInvalid) @[src/main/scala/mini/CSR.scala 251:41]
    node _io_expt_T_2 = or(_io_expt_T_1, saddrInvalid) @[src/main/scala/mini/CSR.scala 251:57]
    node _io_expt_T_3 = bits(io.cmd, 1, 0) @[src/main/scala/mini/CSR.scala 252:11]
    node _io_expt_T_4 = orr(_io_expt_T_3) @[src/main/scala/mini/CSR.scala 252:18]
    node _io_expt_T_5 = eq(csrValid, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 252:26]
    node _io_expt_T_6 = eq(privValid, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 252:39]
    node _io_expt_T_7 = or(_io_expt_T_5, _io_expt_T_6) @[src/main/scala/mini/CSR.scala 252:36]
    node _io_expt_T_8 = and(_io_expt_T_4, _io_expt_T_7) @[src/main/scala/mini/CSR.scala 252:22]
    node _io_expt_T_9 = or(_io_expt_T_2, _io_expt_T_8) @[src/main/scala/mini/CSR.scala 251:73]
    node _io_expt_T_10 = and(wen, csrRO) @[src/main/scala/mini/CSR.scala 252:58]
    node _io_expt_T_11 = or(_io_expt_T_9, _io_expt_T_10) @[src/main/scala/mini/CSR.scala 252:51]
    node _io_expt_T_12 = eq(privValid, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 253:18]
    node _io_expt_T_13 = and(privInst, _io_expt_T_12) @[src/main/scala/mini/CSR.scala 253:15]
    node _io_expt_T_14 = or(_io_expt_T_11, _io_expt_T_13) @[src/main/scala/mini/CSR.scala 252:67]
    node _io_expt_T_15 = or(_io_expt_T_14, isEcall) @[src/main/scala/mini/CSR.scala 253:30]
    node _io_expt_T_16 = or(_io_expt_T_15, isEbreak) @[src/main/scala/mini/CSR.scala 253:41]
    io.expt <= _io_expt_T_16 @[src/main/scala/mini/CSR.scala 251:11]
    node _io_evec_T = shl(PRV, 6) @[src/main/scala/mini/CSR.scala 254:27]
    node _io_evec_T_1 = add(UInt<32>("h100"), _io_evec_T) @[src/main/scala/mini/CSR.scala 254:20]
    node _io_evec_T_2 = tail(_io_evec_T_1, 1) @[src/main/scala/mini/CSR.scala 254:20]
    io.evec <= _io_evec_T_2 @[src/main/scala/mini/CSR.scala 254:11]
    io.epc <= mepc @[src/main/scala/mini/CSR.scala 255:10]
    node _time_T = add(time, UInt<1>("h1")) @[src/main/scala/mini/CSR.scala 258:16]
    node _time_T_1 = tail(_time_T, 1) @[src/main/scala/mini/CSR.scala 258:16]
    time <= _time_T_1 @[src/main/scala/mini/CSR.scala 258:8]
    node _T = andr(time) @[src/main/scala/mini/CSR.scala 259:13]
    when _T : @[src/main/scala/mini/CSR.scala 259:19]
      node _timeh_T = add(timeh, UInt<1>("h1")) @[src/main/scala/mini/CSR.scala 259:36]
      node _timeh_T_1 = tail(_timeh_T, 1) @[src/main/scala/mini/CSR.scala 259:36]
      timeh <= _timeh_T_1 @[src/main/scala/mini/CSR.scala 259:27]
    node _cycle_T = add(cycle, UInt<1>("h1")) @[src/main/scala/mini/CSR.scala 260:18]
    node _cycle_T_1 = tail(_cycle_T, 1) @[src/main/scala/mini/CSR.scala 260:18]
    cycle <= _cycle_T_1 @[src/main/scala/mini/CSR.scala 260:9]
    node _T_1 = andr(cycle) @[src/main/scala/mini/CSR.scala 261:14]
    when _T_1 : @[src/main/scala/mini/CSR.scala 261:20]
      node _cycleh_T = add(cycleh, UInt<1>("h1")) @[src/main/scala/mini/CSR.scala 261:39]
      node _cycleh_T_1 = tail(_cycleh_T, 1) @[src/main/scala/mini/CSR.scala 261:39]
      cycleh <= _cycleh_T_1 @[src/main/scala/mini/CSR.scala 261:29]
    node _isInstRet_T = neq(io.inst, UInt<32>("h13")) @[src/main/scala/mini/CSR.scala 262:27]
    node _isInstRet_T_1 = eq(io.expt, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 262:52]
    node _isInstRet_T_2 = or(_isInstRet_T_1, isEcall) @[src/main/scala/mini/CSR.scala 262:61]
    node _isInstRet_T_3 = or(_isInstRet_T_2, isEbreak) @[src/main/scala/mini/CSR.scala 262:72]
    node _isInstRet_T_4 = and(_isInstRet_T, _isInstRet_T_3) @[src/main/scala/mini/CSR.scala 262:48]
    node _isInstRet_T_5 = eq(io.stall, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 262:88]
    node isInstRet = and(_isInstRet_T_4, _isInstRet_T_5) @[src/main/scala/mini/CSR.scala 262:85]
    when isInstRet : @[src/main/scala/mini/CSR.scala 263:19]
      node _instret_T = add(instret, UInt<1>("h1")) @[src/main/scala/mini/CSR.scala 263:40]
      node _instret_T_1 = tail(_instret_T, 1) @[src/main/scala/mini/CSR.scala 263:40]
      instret <= _instret_T_1 @[src/main/scala/mini/CSR.scala 263:29]
    node _T_2 = andr(instret) @[src/main/scala/mini/CSR.scala 264:29]
    node _T_3 = and(isInstRet, _T_2) @[src/main/scala/mini/CSR.scala 264:18]
    when _T_3 : @[src/main/scala/mini/CSR.scala 264:35]
      node _instreth_T = add(instreth, UInt<1>("h1")) @[src/main/scala/mini/CSR.scala 264:58]
      node _instreth_T_1 = tail(_instreth_T, 1) @[src/main/scala/mini/CSR.scala 264:58]
      instreth <= _instreth_T_1 @[src/main/scala/mini/CSR.scala 264:46]
    node _T_4 = eq(io.stall, UInt<1>("h0")) @[src/main/scala/mini/CSR.scala 266:8]
    when _T_4 : @[src/main/scala/mini/CSR.scala 266:19]
      when io.expt : @[src/main/scala/mini/CSR.scala 267:19]
        node _mepc_T = shr(io.pc, 2) @[src/main/scala/mini/CSR.scala 268:21]
        node _mepc_T_1 = shl(_mepc_T, 2) @[src/main/scala/mini/CSR.scala 268:26]
        mepc <= _mepc_T_1 @[src/main/scala/mini/CSR.scala 268:12]
        node _mcause_T = add(UInt<4>("h8"), PRV) @[src/main/scala/mini/CSR.scala 278:38]
        node _mcause_T_1 = tail(_mcause_T, 1) @[src/main/scala/mini/CSR.scala 278:38]
        node _mcause_T_2 = mux(isEbreak, UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/mini/CSR.scala 278:48]
        node _mcause_T_3 = mux(isEcall, _mcause_T_1, _mcause_T_2) @[src/main/scala/mini/CSR.scala 278:16]
        node _mcause_T_4 = mux(saddrInvalid, UInt<3>("h6"), _mcause_T_3) @[src/main/scala/mini/CSR.scala 275:14]
        node _mcause_T_5 = mux(laddrInvalid, UInt<3>("h4"), _mcause_T_4) @[src/main/scala/mini/CSR.scala 272:12]
        node _mcause_T_6 = mux(iaddrInvalid, UInt<1>("h0"), _mcause_T_5) @[src/main/scala/mini/CSR.scala 269:20]
        mcause <= _mcause_T_6 @[src/main/scala/mini/CSR.scala 269:14]
        PRV <= UInt<2>("h3") @[src/main/scala/mini/CSR.scala 282:11]
        IE <= UInt<1>("h0") @[src/main/scala/mini/CSR.scala 283:10]
        PRV1 <= PRV @[src/main/scala/mini/CSR.scala 284:12]
        IE1 <= IE @[src/main/scala/mini/CSR.scala 285:11]
        node _T_5 = or(iaddrInvalid, laddrInvalid) @[src/main/scala/mini/CSR.scala 286:25]
        node _T_6 = or(_T_5, saddrInvalid) @[src/main/scala/mini/CSR.scala 286:41]
        when _T_6 : @[src/main/scala/mini/CSR.scala 286:58]
          mbadaddr <= io.addr @[src/main/scala/mini/CSR.scala 286:69]
      else :
        when isEret : @[src/main/scala/mini/CSR.scala 287:24]
          PRV <= PRV1 @[src/main/scala/mini/CSR.scala 288:11]
          IE <= IE1 @[src/main/scala/mini/CSR.scala 289:10]
          PRV1 <= UInt<2>("h0") @[src/main/scala/mini/CSR.scala 290:12]
          IE1 <= UInt<1>("h1") @[src/main/scala/mini/CSR.scala 291:11]
        else :
          when wen : @[src/main/scala/mini/CSR.scala 292:21]
            node _T_7 = eq(csr_addr, UInt<12>("h300")) @[src/main/scala/mini/CSR.scala 293:21]
            when _T_7 : @[src/main/scala/mini/CSR.scala 293:38]
              node _PRV1_T = bits(wdata, 5, 4) @[src/main/scala/mini/CSR.scala 294:22]
              PRV1 <= _PRV1_T @[src/main/scala/mini/CSR.scala 294:14]
              node _IE1_T = bits(wdata, 3, 3) @[src/main/scala/mini/CSR.scala 295:21]
              IE1 <= _IE1_T @[src/main/scala/mini/CSR.scala 295:13]
              node _PRV_T = bits(wdata, 2, 1) @[src/main/scala/mini/CSR.scala 296:21]
              PRV <= _PRV_T @[src/main/scala/mini/CSR.scala 296:13]
              node _IE_T = bits(wdata, 0, 0) @[src/main/scala/mini/CSR.scala 297:20]
              IE <= _IE_T @[src/main/scala/mini/CSR.scala 297:12]
            else :
              node _T_8 = eq(csr_addr, UInt<12>("h344")) @[src/main/scala/mini/CSR.scala 299:28]
              when _T_8 : @[src/main/scala/mini/CSR.scala 299:41]
                node _MTIP_T = bits(wdata, 7, 7) @[src/main/scala/mini/CSR.scala 300:24]
                MTIP <= _MTIP_T @[src/main/scala/mini/CSR.scala 300:16]
                node _MSIP_T = bits(wdata, 3, 3) @[src/main/scala/mini/CSR.scala 301:24]
                MSIP <= _MSIP_T @[src/main/scala/mini/CSR.scala 301:16]
              else :
                node _T_9 = eq(csr_addr, UInt<12>("h304")) @[src/main/scala/mini/CSR.scala 303:28]
                when _T_9 : @[src/main/scala/mini/CSR.scala 303:41]
                  node _MTIE_T = bits(wdata, 7, 7) @[src/main/scala/mini/CSR.scala 304:24]
                  MTIE <= _MTIE_T @[src/main/scala/mini/CSR.scala 304:16]
                  node _MSIE_T = bits(wdata, 3, 3) @[src/main/scala/mini/CSR.scala 305:24]
                  MSIE <= _MSIE_T @[src/main/scala/mini/CSR.scala 305:16]
                else :
                  node _T_10 = eq(csr_addr, UInt<12>("h701")) @[src/main/scala/mini/CSR.scala 307:28]
                  when _T_10 : @[src/main/scala/mini/CSR.scala 307:43]
                    time <= wdata @[src/main/scala/mini/CSR.scala 307:50]
                  else :
                    node _T_11 = eq(csr_addr, UInt<12>("h741")) @[src/main/scala/mini/CSR.scala 308:28]
                    when _T_11 : @[src/main/scala/mini/CSR.scala 308:44]
                      timeh <= wdata @[src/main/scala/mini/CSR.scala 308:52]
                    else :
                      node _T_12 = eq(csr_addr, UInt<12>("h321")) @[src/main/scala/mini/CSR.scala 309:28]
                      when _T_12 : @[src/main/scala/mini/CSR.scala 309:46]
                        mtimecmp <= wdata @[src/main/scala/mini/CSR.scala 309:57]
                      else :
                        node _T_13 = eq(csr_addr, UInt<12>("h340")) @[src/main/scala/mini/CSR.scala 310:28]
                        when _T_13 : @[src/main/scala/mini/CSR.scala 310:46]
                          mscratch <= wdata @[src/main/scala/mini/CSR.scala 310:57]
                        else :
                          node _T_14 = eq(csr_addr, UInt<12>("h341")) @[src/main/scala/mini/CSR.scala 311:28]
                          when _T_14 : @[src/main/scala/mini/CSR.scala 311:42]
                            node _mepc_T_2 = dshr(wdata, UInt<2>("h2")) @[src/main/scala/mini/CSR.scala 311:58]
                            node _mepc_T_3 = dshl(_mepc_T_2, UInt<2>("h2")) @[src/main/scala/mini/CSR.scala 311:65]
                            mepc <= _mepc_T_3 @[src/main/scala/mini/CSR.scala 311:49]
                          else :
                            node _T_15 = eq(csr_addr, UInt<12>("h342")) @[src/main/scala/mini/CSR.scala 312:28]
                            when _T_15 : @[src/main/scala/mini/CSR.scala 312:44]
                              node _mcause_T_7 = and(wdata, UInt<32>("h8000000f")) @[src/main/scala/mini/CSR.scala 312:62]
                              mcause <= _mcause_T_7 @[src/main/scala/mini/CSR.scala 312:53]
                            else :
                              node _T_16 = eq(csr_addr, UInt<12>("h343")) @[src/main/scala/mini/CSR.scala 313:28]
                              when _T_16 : @[src/main/scala/mini/CSR.scala 313:46]
                                mbadaddr <= wdata @[src/main/scala/mini/CSR.scala 313:57]
                              else :
                                node _T_17 = eq(csr_addr, UInt<12>("h780")) @[src/main/scala/mini/CSR.scala 314:28]
                                when _T_17 : @[src/main/scala/mini/CSR.scala 314:45]
                                  mtohost <= wdata @[src/main/scala/mini/CSR.scala 314:55]
                                else :
                                  node _T_18 = eq(csr_addr, UInt<12>("h781")) @[src/main/scala/mini/CSR.scala 315:28]
                                  when _T_18 : @[src/main/scala/mini/CSR.scala 315:47]
                                    mfromhost <= wdata @[src/main/scala/mini/CSR.scala 315:59]
                                  else :
                                    node _T_19 = eq(csr_addr, UInt<12>("h900")) @[src/main/scala/mini/CSR.scala 316:28]
                                    when _T_19 : @[src/main/scala/mini/CSR.scala 316:44]
                                      cycle <= wdata @[src/main/scala/mini/CSR.scala 316:52]
                                    else :
                                      node _T_20 = eq(csr_addr, UInt<12>("h901")) @[src/main/scala/mini/CSR.scala 317:28]
                                      when _T_20 : @[src/main/scala/mini/CSR.scala 317:43]
                                        time <= wdata @[src/main/scala/mini/CSR.scala 317:50]
                                      else :
                                        node _T_21 = eq(csr_addr, UInt<12>("h902")) @[src/main/scala/mini/CSR.scala 318:28]
                                        when _T_21 : @[src/main/scala/mini/CSR.scala 318:46]
                                          instret <= wdata @[src/main/scala/mini/CSR.scala 318:56]
                                        else :
                                          node _T_22 = eq(csr_addr, UInt<12>("h980")) @[src/main/scala/mini/CSR.scala 319:28]
                                          when _T_22 : @[src/main/scala/mini/CSR.scala 319:45]
                                            cycleh <= wdata @[src/main/scala/mini/CSR.scala 319:54]
                                          else :
                                            node _T_23 = eq(csr_addr, UInt<12>("h981")) @[src/main/scala/mini/CSR.scala 320:28]
                                            when _T_23 : @[src/main/scala/mini/CSR.scala 320:44]
                                              timeh <= wdata @[src/main/scala/mini/CSR.scala 320:52]
                                            else :
                                              node _T_24 = eq(csr_addr, UInt<12>("h982")) @[src/main/scala/mini/CSR.scala 321:28]
                                              when _T_24 : @[src/main/scala/mini/CSR.scala 321:47]
                                                instreth <= wdata @[src/main/scala/mini/CSR.scala 321:58]


  module RegFile :
    input clock : Clock
    input reset : Reset
    output io : { flip raddr1 : UInt<5>, flip raddr2 : UInt<5>, rdata1 : UInt<32>, rdata2 : UInt<32>, flip wen : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<32>} @[src/main/scala/mini/RegFile.scala 18:14]

    cmem regs : UInt<32> [32] @[src/main/scala/mini/RegFile.scala 19:17]
    node _io_rdata1_T = orr(io.raddr1) @[src/main/scala/mini/RegFile.scala 20:30]
    infer mport io_rdata1_MPORT = regs[io.raddr1], clock @[src/main/scala/mini/RegFile.scala 20:39]
    node _io_rdata1_T_1 = mux(_io_rdata1_T, io_rdata1_MPORT, UInt<1>("h0")) @[src/main/scala/mini/RegFile.scala 20:19]
    io.rdata1 <= _io_rdata1_T_1 @[src/main/scala/mini/RegFile.scala 20:13]
    node _io_rdata2_T = orr(io.raddr2) @[src/main/scala/mini/RegFile.scala 21:30]
    infer mport io_rdata2_MPORT = regs[io.raddr2], clock @[src/main/scala/mini/RegFile.scala 21:39]
    node _io_rdata2_T_1 = mux(_io_rdata2_T, io_rdata2_MPORT, UInt<1>("h0")) @[src/main/scala/mini/RegFile.scala 21:19]
    io.rdata2 <= _io_rdata2_T_1 @[src/main/scala/mini/RegFile.scala 21:13]
    node _T = orr(io.waddr) @[src/main/scala/mini/RegFile.scala 22:26]
    node _T_1 = and(io.wen, _T) @[src/main/scala/mini/RegFile.scala 22:15]
    when _T_1 : @[src/main/scala/mini/RegFile.scala 22:31]
      infer mport MPORT = regs[io.waddr], clock @[src/main/scala/mini/RegFile.scala 23:9]
      MPORT <= io.wdata @[src/main/scala/mini/RegFile.scala 23:20]


  module AluArea :
    input clock : Clock
    input reset : Reset
    output io : { flip A : UInt<32>, flip B : UInt<32>, flip alu_op : UInt<4>, out : UInt<32>, sum : UInt<32>} @[src/main/scala/mini/Alu.scala 64:14]

    node _sum_T = bits(io.alu_op, 0, 0) @[src/main/scala/mini/Alu.scala 65:33]
    node _sum_T_1 = sub(UInt<1>("h0"), io.B) @[src/main/scala/mini/Alu.scala 65:38]
    node _sum_T_2 = tail(_sum_T_1, 1) @[src/main/scala/mini/Alu.scala 65:38]
    node _sum_T_3 = mux(_sum_T, _sum_T_2, io.B) @[src/main/scala/mini/Alu.scala 65:23]
    node _sum_T_4 = add(io.A, _sum_T_3) @[src/main/scala/mini/Alu.scala 65:18]
    node sum = tail(_sum_T_4, 1) @[src/main/scala/mini/Alu.scala 65:18]
    node _cmp_T = bits(io.A, 31, 31) @[src/main/scala/mini/Alu.scala 67:13]
    node _cmp_T_1 = bits(io.B, 31, 31) @[src/main/scala/mini/Alu.scala 67:33]
    node _cmp_T_2 = eq(_cmp_T, _cmp_T_1) @[src/main/scala/mini/Alu.scala 67:25]
    node _cmp_T_3 = bits(sum, 31, 31) @[src/main/scala/mini/Alu.scala 67:49]
    node _cmp_T_4 = bits(io.alu_op, 1, 1) @[src/main/scala/mini/Alu.scala 67:75]
    node _cmp_T_5 = bits(io.B, 31, 31) @[src/main/scala/mini/Alu.scala 67:84]
    node _cmp_T_6 = bits(io.A, 31, 31) @[src/main/scala/mini/Alu.scala 67:101]
    node _cmp_T_7 = mux(_cmp_T_4, _cmp_T_5, _cmp_T_6) @[src/main/scala/mini/Alu.scala 67:65]
    node cmp = mux(_cmp_T_2, _cmp_T_3, _cmp_T_7) @[src/main/scala/mini/Alu.scala 67:8]
    node shamt = bits(io.B, 4, 0) @[src/main/scala/mini/Alu.scala 68:19]
    node _shin_T = bits(io.alu_op, 3, 3) @[src/main/scala/mini/Alu.scala 69:27]
    node _shin_T_1 = shl(UInt<16>("hffff"), 16) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_2 = xor(UInt<32>("hffffffff"), _shin_T_1) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_3 = shr(io.A, 16) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_4 = and(_shin_T_3, _shin_T_2) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_5 = bits(io.A, 15, 0) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_6 = shl(_shin_T_5, 16) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_7 = not(_shin_T_2) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_8 = and(_shin_T_6, _shin_T_7) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_9 = or(_shin_T_4, _shin_T_8) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_10 = bits(_shin_T_2, 23, 0) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_11 = shl(_shin_T_10, 8) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_12 = xor(_shin_T_2, _shin_T_11) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_13 = shr(_shin_T_9, 8) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_14 = and(_shin_T_13, _shin_T_12) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_15 = bits(_shin_T_9, 23, 0) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_16 = shl(_shin_T_15, 8) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_17 = not(_shin_T_12) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_18 = and(_shin_T_16, _shin_T_17) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_19 = or(_shin_T_14, _shin_T_18) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_20 = bits(_shin_T_12, 27, 0) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_21 = shl(_shin_T_20, 4) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_22 = xor(_shin_T_12, _shin_T_21) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_23 = shr(_shin_T_19, 4) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_24 = and(_shin_T_23, _shin_T_22) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_25 = bits(_shin_T_19, 27, 0) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_26 = shl(_shin_T_25, 4) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_27 = not(_shin_T_22) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_28 = and(_shin_T_26, _shin_T_27) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_29 = or(_shin_T_24, _shin_T_28) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_30 = bits(_shin_T_22, 29, 0) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_31 = shl(_shin_T_30, 2) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_32 = xor(_shin_T_22, _shin_T_31) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_33 = shr(_shin_T_29, 2) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_34 = and(_shin_T_33, _shin_T_32) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_35 = bits(_shin_T_29, 29, 0) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_36 = shl(_shin_T_35, 2) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_37 = not(_shin_T_32) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_38 = and(_shin_T_36, _shin_T_37) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_39 = or(_shin_T_34, _shin_T_38) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_40 = bits(_shin_T_32, 30, 0) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_41 = shl(_shin_T_40, 1) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_42 = xor(_shin_T_32, _shin_T_41) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_43 = shr(_shin_T_39, 1) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_44 = and(_shin_T_43, _shin_T_42) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_45 = bits(_shin_T_39, 30, 0) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_46 = shl(_shin_T_45, 1) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_47 = not(_shin_T_42) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_48 = and(_shin_T_46, _shin_T_47) @[src/main/scala/mini/Alu.scala 69:45]
    node _shin_T_49 = or(_shin_T_44, _shin_T_48) @[src/main/scala/mini/Alu.scala 69:45]
    node shin = mux(_shin_T, io.A, _shin_T_49) @[src/main/scala/mini/Alu.scala 69:17]
    node _shiftr_T = bits(io.alu_op, 0, 0) @[src/main/scala/mini/Alu.scala 70:30]
    node _shiftr_T_1 = bits(shin, 31, 31) @[src/main/scala/mini/Alu.scala 70:41]
    node _shiftr_T_2 = and(_shiftr_T, _shiftr_T_1) @[src/main/scala/mini/Alu.scala 70:34]
    node _shiftr_T_3 = cat(_shiftr_T_2, shin) @[src/main/scala/mini/Alu.scala 70:20]
    node _shiftr_T_4 = asSInt(_shiftr_T_3) @[src/main/scala/mini/Alu.scala 70:60]
    node _shiftr_T_5 = dshr(_shiftr_T_4, shamt) @[src/main/scala/mini/Alu.scala 70:67]
    node shiftr = bits(_shiftr_T_5, 31, 0) @[src/main/scala/mini/Alu.scala 70:76]
    node _shiftl_T = shl(UInt<16>("hffff"), 16) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_1 = xor(UInt<32>("hffffffff"), _shiftl_T) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_2 = shr(shiftr, 16) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_3 = and(_shiftl_T_2, _shiftl_T_1) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_4 = bits(shiftr, 15, 0) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_5 = shl(_shiftl_T_4, 16) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_6 = not(_shiftl_T_1) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_7 = and(_shiftl_T_5, _shiftl_T_6) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_8 = or(_shiftl_T_3, _shiftl_T_7) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_9 = bits(_shiftl_T_1, 23, 0) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_10 = shl(_shiftl_T_9, 8) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_11 = xor(_shiftl_T_1, _shiftl_T_10) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_12 = shr(_shiftl_T_8, 8) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_13 = and(_shiftl_T_12, _shiftl_T_11) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_14 = bits(_shiftl_T_8, 23, 0) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_15 = shl(_shiftl_T_14, 8) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_16 = not(_shiftl_T_11) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_17 = and(_shiftl_T_15, _shiftl_T_16) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_18 = or(_shiftl_T_13, _shiftl_T_17) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_19 = bits(_shiftl_T_11, 27, 0) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_20 = shl(_shiftl_T_19, 4) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_21 = xor(_shiftl_T_11, _shiftl_T_20) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_22 = shr(_shiftl_T_18, 4) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_23 = and(_shiftl_T_22, _shiftl_T_21) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_24 = bits(_shiftl_T_18, 27, 0) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_25 = shl(_shiftl_T_24, 4) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_26 = not(_shiftl_T_21) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_27 = and(_shiftl_T_25, _shiftl_T_26) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_28 = or(_shiftl_T_23, _shiftl_T_27) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_29 = bits(_shiftl_T_21, 29, 0) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_30 = shl(_shiftl_T_29, 2) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_31 = xor(_shiftl_T_21, _shiftl_T_30) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_32 = shr(_shiftl_T_28, 2) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_33 = and(_shiftl_T_32, _shiftl_T_31) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_34 = bits(_shiftl_T_28, 29, 0) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_35 = shl(_shiftl_T_34, 2) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_36 = not(_shiftl_T_31) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_37 = and(_shiftl_T_35, _shiftl_T_36) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_38 = or(_shiftl_T_33, _shiftl_T_37) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_39 = bits(_shiftl_T_31, 30, 0) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_40 = shl(_shiftl_T_39, 1) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_41 = xor(_shiftl_T_31, _shiftl_T_40) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_42 = shr(_shiftl_T_38, 1) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_43 = and(_shiftl_T_42, _shiftl_T_41) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_44 = bits(_shiftl_T_38, 30, 0) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_45 = shl(_shiftl_T_44, 1) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_46 = not(_shiftl_T_41) @[src/main/scala/mini/Alu.scala 71:23]
    node _shiftl_T_47 = and(_shiftl_T_45, _shiftl_T_46) @[src/main/scala/mini/Alu.scala 71:23]
    node shiftl = or(_shiftl_T_43, _shiftl_T_47) @[src/main/scala/mini/Alu.scala 71:23]
    node _out_T = eq(io.alu_op, UInt<4>("h0")) @[src/main/scala/mini/Alu.scala 75:17]
    node _out_T_1 = eq(io.alu_op, UInt<4>("h1")) @[src/main/scala/mini/Alu.scala 75:42]
    node _out_T_2 = or(_out_T, _out_T_1) @[src/main/scala/mini/Alu.scala 75:29]
    node _out_T_3 = eq(io.alu_op, UInt<4>("h5")) @[src/main/scala/mini/Alu.scala 78:19]
    node _out_T_4 = eq(io.alu_op, UInt<4>("h7")) @[src/main/scala/mini/Alu.scala 78:44]
    node _out_T_5 = or(_out_T_3, _out_T_4) @[src/main/scala/mini/Alu.scala 78:31]
    node _out_T_6 = eq(io.alu_op, UInt<4>("h9")) @[src/main/scala/mini/Alu.scala 81:21]
    node _out_T_7 = eq(io.alu_op, UInt<4>("h8")) @[src/main/scala/mini/Alu.scala 81:46]
    node _out_T_8 = or(_out_T_6, _out_T_7) @[src/main/scala/mini/Alu.scala 81:33]
    node _out_T_9 = eq(io.alu_op, UInt<4>("h6")) @[src/main/scala/mini/Alu.scala 84:23]
    node _out_T_10 = eq(io.alu_op, UInt<4>("h2")) @[src/main/scala/mini/Alu.scala 87:25]
    node _out_T_11 = and(io.A, io.B) @[src/main/scala/mini/Alu.scala 88:20]
    node _out_T_12 = eq(io.alu_op, UInt<4>("h3")) @[src/main/scala/mini/Alu.scala 90:27]
    node _out_T_13 = or(io.A, io.B) @[src/main/scala/mini/Alu.scala 91:22]
    node _out_T_14 = eq(io.alu_op, UInt<4>("h4")) @[src/main/scala/mini/Alu.scala 92:31]
    node _out_T_15 = xor(io.A, io.B) @[src/main/scala/mini/Alu.scala 92:49]
    node _out_T_16 = eq(io.alu_op, UInt<4>("ha")) @[src/main/scala/mini/Alu.scala 92:71]
    node _out_T_17 = mux(_out_T_16, io.A, io.B) @[src/main/scala/mini/Alu.scala 92:60]
    node _out_T_18 = mux(_out_T_14, _out_T_15, _out_T_17) @[src/main/scala/mini/Alu.scala 92:20]
    node _out_T_19 = mux(_out_T_12, _out_T_13, _out_T_18) @[src/main/scala/mini/Alu.scala 89:18]
    node _out_T_20 = mux(_out_T_10, _out_T_11, _out_T_19) @[src/main/scala/mini/Alu.scala 86:16]
    node _out_T_21 = mux(_out_T_9, shiftl, _out_T_20) @[src/main/scala/mini/Alu.scala 83:14]
    node _out_T_22 = mux(_out_T_8, shiftr, _out_T_21) @[src/main/scala/mini/Alu.scala 80:12]
    node _out_T_23 = mux(_out_T_5, cmp, _out_T_22) @[src/main/scala/mini/Alu.scala 77:10]
    node out = mux(_out_T_2, sum, _out_T_23) @[src/main/scala/mini/Alu.scala 74:8]
    io.out <= out @[src/main/scala/mini/Alu.scala 100:10]
    io.sum <= sum @[src/main/scala/mini/Alu.scala 101:10]

  module ImmGenWire :
    input clock : Clock
    input reset : Reset
    output io : { flip inst : UInt<32>, flip sel : UInt<3>, out : UInt<32>} @[src/main/scala/mini/ImmGen.scala 21:14]

    node _Iimm_T = bits(io.inst, 31, 20) @[src/main/scala/mini/ImmGen.scala 22:21]
    node Iimm = asSInt(_Iimm_T) @[src/main/scala/mini/ImmGen.scala 22:30]
    node _Simm_T = bits(io.inst, 31, 25) @[src/main/scala/mini/ImmGen.scala 23:25]
    node _Simm_T_1 = bits(io.inst, 11, 7) @[src/main/scala/mini/ImmGen.scala 23:42]
    node _Simm_T_2 = cat(_Simm_T, _Simm_T_1) @[src/main/scala/mini/ImmGen.scala 23:17]
    node Simm = asSInt(_Simm_T_2) @[src/main/scala/mini/ImmGen.scala 23:51]
    node _Bimm_T = bits(io.inst, 31, 31) @[src/main/scala/mini/ImmGen.scala 24:25]
    node _Bimm_T_1 = bits(io.inst, 7, 7) @[src/main/scala/mini/ImmGen.scala 24:38]
    node _Bimm_T_2 = bits(io.inst, 30, 25) @[src/main/scala/mini/ImmGen.scala 24:50]
    node _Bimm_T_3 = bits(io.inst, 11, 8) @[src/main/scala/mini/ImmGen.scala 24:67]
    node Bimm_lo = cat(_Bimm_T_3, UInt<1>("h0")) @[src/main/scala/mini/ImmGen.scala 24:17]
    node Bimm_hi_hi = cat(_Bimm_T, _Bimm_T_1) @[src/main/scala/mini/ImmGen.scala 24:17]
    node Bimm_hi = cat(Bimm_hi_hi, _Bimm_T_2) @[src/main/scala/mini/ImmGen.scala 24:17]
    node _Bimm_T_4 = cat(Bimm_hi, Bimm_lo) @[src/main/scala/mini/ImmGen.scala 24:17]
    node Bimm = asSInt(_Bimm_T_4) @[src/main/scala/mini/ImmGen.scala 24:86]
    node _Uimm_T = bits(io.inst, 31, 12) @[src/main/scala/mini/ImmGen.scala 25:25]
    node _Uimm_T_1 = cat(_Uimm_T, UInt<12>("h0")) @[src/main/scala/mini/ImmGen.scala 25:17]
    node Uimm = asSInt(_Uimm_T_1) @[src/main/scala/mini/ImmGen.scala 25:46]
    node _Jimm_T = bits(io.inst, 31, 31) @[src/main/scala/mini/ImmGen.scala 26:25]
    node _Jimm_T_1 = bits(io.inst, 19, 12) @[src/main/scala/mini/ImmGen.scala 26:38]
    node _Jimm_T_2 = bits(io.inst, 20, 20) @[src/main/scala/mini/ImmGen.scala 26:55]
    node _Jimm_T_3 = bits(io.inst, 30, 25) @[src/main/scala/mini/ImmGen.scala 26:68]
    node _Jimm_T_4 = bits(io.inst, 24, 21) @[src/main/scala/mini/ImmGen.scala 26:85]
    node Jimm_lo_hi = cat(_Jimm_T_3, _Jimm_T_4) @[src/main/scala/mini/ImmGen.scala 26:17]
    node Jimm_lo = cat(Jimm_lo_hi, UInt<1>("h0")) @[src/main/scala/mini/ImmGen.scala 26:17]
    node Jimm_hi_hi = cat(_Jimm_T, _Jimm_T_1) @[src/main/scala/mini/ImmGen.scala 26:17]
    node Jimm_hi = cat(Jimm_hi_hi, _Jimm_T_2) @[src/main/scala/mini/ImmGen.scala 26:17]
    node _Jimm_T_5 = cat(Jimm_hi, Jimm_lo) @[src/main/scala/mini/ImmGen.scala 26:17]
    node Jimm = asSInt(_Jimm_T_5) @[src/main/scala/mini/ImmGen.scala 26:105]
    node _Zimm_T = bits(io.inst, 19, 15) @[src/main/scala/mini/ImmGen.scala 27:21]
    node Zimm = cvt(_Zimm_T) @[src/main/scala/mini/ImmGen.scala 27:30]
    node _io_out_T = and(Iimm, asSInt(UInt<2>("h2"))) @[src/main/scala/mini/ImmGen.scala 29:36]
    node _io_out_T_1 = asSInt(_io_out_T) @[src/main/scala/mini/ImmGen.scala 29:36]
    node _io_out_T_2 = eq(UInt<3>("h1"), io.sel) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_3 = mux(_io_out_T_2, Iimm, _io_out_T_1) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_4 = eq(UInt<3>("h2"), io.sel) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_5 = mux(_io_out_T_4, Simm, _io_out_T_3) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_6 = eq(UInt<3>("h5"), io.sel) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_7 = mux(_io_out_T_6, Bimm, _io_out_T_5) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_8 = eq(UInt<3>("h3"), io.sel) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_9 = mux(_io_out_T_8, Uimm, _io_out_T_7) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_10 = eq(UInt<3>("h4"), io.sel) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_11 = mux(_io_out_T_10, Jimm, _io_out_T_9) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_12 = eq(UInt<3>("h6"), io.sel) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_13 = mux(_io_out_T_12, Zimm, _io_out_T_11) @[src/main/scala/mini/ImmGen.scala 29:45]
    node _io_out_T_14 = asUInt(_io_out_T_13) @[src/main/scala/mini/ImmGen.scala 31:5]
    io.out <= _io_out_T_14 @[src/main/scala/mini/ImmGen.scala 29:10]

  module BrCondArea :
    input clock : Clock
    input reset : Reset
    output io : { flip rs1 : UInt<32>, flip rs2 : UInt<32>, flip br_type : UInt<3>, taken : UInt<1>} @[src/main/scala/mini/BrCond.scala 38:14]

    node _diff_T = sub(io.rs1, io.rs2) @[src/main/scala/mini/BrCond.scala 39:21]
    node diff = tail(_diff_T, 1) @[src/main/scala/mini/BrCond.scala 39:21]
    node neq = orr(diff) @[src/main/scala/mini/BrCond.scala 40:18]
    node eq = eq(neq, UInt<1>("h0")) @[src/main/scala/mini/BrCond.scala 41:12]
    node _isSameSign_T = bits(io.rs1, 31, 31) @[src/main/scala/mini/BrCond.scala 42:26]
    node _isSameSign_T_1 = bits(io.rs2, 31, 31) @[src/main/scala/mini/BrCond.scala 42:47]
    node isSameSign = eq(_isSameSign_T, _isSameSign_T_1) @[src/main/scala/mini/BrCond.scala 42:37]
    node _lt_T = bits(diff, 31, 31) @[src/main/scala/mini/BrCond.scala 43:32]
    node _lt_T_1 = bits(io.rs1, 31, 31) @[src/main/scala/mini/BrCond.scala 43:50]
    node lt = mux(isSameSign, _lt_T, _lt_T_1) @[src/main/scala/mini/BrCond.scala 43:15]
    node _ltu_T = bits(diff, 31, 31) @[src/main/scala/mini/BrCond.scala 44:33]
    node _ltu_T_1 = bits(io.rs2, 31, 31) @[src/main/scala/mini/BrCond.scala 44:51]
    node ltu = mux(isSameSign, _ltu_T, _ltu_T_1) @[src/main/scala/mini/BrCond.scala 44:16]
    node ge = eq(lt, UInt<1>("h0")) @[src/main/scala/mini/BrCond.scala 45:12]
    node geu = eq(ltu, UInt<1>("h0")) @[src/main/scala/mini/BrCond.scala 46:13]
    node _io_taken_T = eq(io.br_type, UInt<3>("h3")) @[src/main/scala/mini/BrCond.scala 48:18]
    node _io_taken_T_1 = and(_io_taken_T, eq) @[src/main/scala/mini/BrCond.scala 48:29]
    node _io_taken_T_2 = eq(io.br_type, UInt<3>("h6")) @[src/main/scala/mini/BrCond.scala 49:20]
    node _io_taken_T_3 = and(_io_taken_T_2, neq) @[src/main/scala/mini/BrCond.scala 49:31]
    node _io_taken_T_4 = or(_io_taken_T_1, _io_taken_T_3) @[src/main/scala/mini/BrCond.scala 48:36]
    node _io_taken_T_5 = eq(io.br_type, UInt<3>("h2")) @[src/main/scala/mini/BrCond.scala 50:20]
    node _io_taken_T_6 = and(_io_taken_T_5, lt) @[src/main/scala/mini/BrCond.scala 50:31]
    node _io_taken_T_7 = or(_io_taken_T_4, _io_taken_T_6) @[src/main/scala/mini/BrCond.scala 49:39]
    node _io_taken_T_8 = eq(io.br_type, UInt<3>("h5")) @[src/main/scala/mini/BrCond.scala 51:20]
    node _io_taken_T_9 = and(_io_taken_T_8, ge) @[src/main/scala/mini/BrCond.scala 51:31]
    node _io_taken_T_10 = or(_io_taken_T_7, _io_taken_T_9) @[src/main/scala/mini/BrCond.scala 50:38]
    node _io_taken_T_11 = eq(io.br_type, UInt<3>("h1")) @[src/main/scala/mini/BrCond.scala 52:20]
    node _io_taken_T_12 = and(_io_taken_T_11, ltu) @[src/main/scala/mini/BrCond.scala 52:32]
    node _io_taken_T_13 = or(_io_taken_T_10, _io_taken_T_12) @[src/main/scala/mini/BrCond.scala 51:38]
    node _io_taken_T_14 = eq(io.br_type, UInt<3>("h4")) @[src/main/scala/mini/BrCond.scala 53:20]
    node _io_taken_T_15 = and(_io_taken_T_14, geu) @[src/main/scala/mini/BrCond.scala 53:32]
    node _io_taken_T_16 = or(_io_taken_T_13, _io_taken_T_15) @[src/main/scala/mini/BrCond.scala 52:40]
    io.taken <= _io_taken_T_16 @[src/main/scala/mini/BrCond.scala 47:12]

  module Datapath :
    input clock : Clock
    input reset : Reset
    output io : { host : { flip fromhost : { valid : UInt<1>, bits : UInt<32>}, tohost : UInt<32>}, flip icache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, flip dcache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, flip ctrl : { flip inst : UInt<32>, pc_sel : UInt<2>, inst_kill : UInt<1>, A_sel : UInt<1>, B_sel : UInt<1>, imm_sel : UInt<3>, alu_op : UInt<4>, br_type : UInt<3>, st_type : UInt<2>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, csr_cmd : UInt<3>, illegal : UInt<1>}} @[src/main/scala/mini/Datapath.scala 34:14]

    inst csr of CSR @[src/main/scala/mini/Datapath.scala 35:19]
    csr.clock <= clock
    csr.reset <= reset
    inst regFile of RegFile @[src/main/scala/mini/Datapath.scala 36:23]
    regFile.clock <= clock
    regFile.reset <= reset
    inst alu of AluArea @[src/main/scala/mini/Datapath.scala 37:19]
    alu.clock <= clock
    alu.reset <= reset
    inst immGen of ImmGenWire @[src/main/scala/mini/Datapath.scala 38:22]
    immGen.clock <= clock
    immGen.reset <= reset
    inst brCond of BrCondArea @[src/main/scala/mini/Datapath.scala 39:22]
    brCond.clock <= clock
    brCond.reset <= reset
    wire _fe_reg_WIRE : { inst : UInt<32>, pc : UInt<32>}
    _fe_reg_WIRE.pc <= UInt<1>("h0")
    _fe_reg_WIRE.inst <= UInt<32>("h13")
    reg fe_reg : { inst : UInt<32>, pc : UInt<32>}, clock with :
      reset => (reset, _fe_reg_WIRE) @[src/main/scala/mini/Datapath.scala 47:23]
    wire _ew_reg_WIRE : { inst : UInt<32>, pc : UInt<32>, alu : UInt<32>, csr_in : UInt<32>}
    _ew_reg_WIRE.csr_in <= UInt<1>("h0")
    _ew_reg_WIRE.alu <= UInt<1>("h0")
    _ew_reg_WIRE.pc <= UInt<1>("h0")
    _ew_reg_WIRE.inst <= UInt<32>("h13")
    reg ew_reg : { inst : UInt<32>, pc : UInt<32>, alu : UInt<32>, csr_in : UInt<32>}, clock with :
      reset => (reset, _ew_reg_WIRE) @[src/main/scala/mini/Datapath.scala 56:23]
    reg st_type : UInt<2>, clock with :
      reset => (UInt<1>("h0"), st_type) @[src/main/scala/mini/Datapath.scala 67:20]
    reg ld_type : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ld_type) @[src/main/scala/mini/Datapath.scala 68:20]
    reg wb_sel : UInt<2>, clock with :
      reset => (UInt<1>("h0"), wb_sel) @[src/main/scala/mini/Datapath.scala 69:19]
    reg wb_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wb_en) @[src/main/scala/mini/Datapath.scala 70:18]
    reg csr_cmd : UInt<3>, clock with :
      reset => (UInt<1>("h0"), csr_cmd) @[src/main/scala/mini/Datapath.scala 71:20]
    reg illegal : UInt<1>, clock with :
      reset => (UInt<1>("h0"), illegal) @[src/main/scala/mini/Datapath.scala 72:20]
    reg pc_check : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pc_check) @[src/main/scala/mini/Datapath.scala 73:21]
    node _started_T = asUInt(reset) @[src/main/scala/mini/Datapath.scala 77:31]
    reg started : UInt<1>, clock with :
      reset => (UInt<1>("h0"), started) @[src/main/scala/mini/Datapath.scala 77:24]
    started <= _started_T @[src/main/scala/mini/Datapath.scala 77:24]
    node _stall_T = eq(io.icache.resp.valid, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 78:15]
    node _stall_T_1 = eq(io.dcache.resp.valid, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 78:40]
    node stall = or(_stall_T, _stall_T_1) @[src/main/scala/mini/Datapath.scala 78:37]
    node _pc_T = sub(UInt<32>("h200"), UInt<32>("h4")) @[src/main/scala/mini/Datapath.scala 79:50]
    node _pc_T_1 = tail(_pc_T, 1) @[src/main/scala/mini/Datapath.scala 79:50]
    reg pc : UInt, clock with :
      reset => (reset, _pc_T_1) @[src/main/scala/mini/Datapath.scala 79:19]
    node _next_pc_T = add(pc, UInt<3>("h4")) @[src/main/scala/mini/Datapath.scala 82:8]
    node _next_pc_T_1 = tail(_next_pc_T, 1) @[src/main/scala/mini/Datapath.scala 82:8]
    node _next_pc_T_2 = eq(io.ctrl.pc_sel, UInt<2>("h3")) @[src/main/scala/mini/Datapath.scala 86:23]
    node _next_pc_T_3 = eq(io.ctrl.pc_sel, UInt<2>("h1")) @[src/main/scala/mini/Datapath.scala 87:24]
    node _next_pc_T_4 = or(_next_pc_T_3, brCond.io.taken) @[src/main/scala/mini/Datapath.scala 87:36]
    node _next_pc_T_5 = dshr(alu.io.sum, UInt<1>("h1")) @[src/main/scala/mini/Datapath.scala 87:73]
    node _next_pc_T_6 = dshl(_next_pc_T_5, UInt<1>("h1")) @[src/main/scala/mini/Datapath.scala 87:80]
    node _next_pc_T_7 = eq(io.ctrl.pc_sel, UInt<2>("h2")) @[src/main/scala/mini/Datapath.scala 88:23]
    node _next_pc_T_8 = mux(_next_pc_T_7, pc, _next_pc_T_1) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _next_pc_T_9 = mux(_next_pc_T_4, _next_pc_T_6, _next_pc_T_8) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _next_pc_T_10 = mux(_next_pc_T_2, csr.io.epc, _next_pc_T_9) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _next_pc_T_11 = mux(csr.io.expt, csr.io.evec, _next_pc_T_10) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node next_pc = mux(stall, pc, _next_pc_T_11) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _inst_T = or(started, io.ctrl.inst_kill) @[src/main/scala/mini/Datapath.scala 92:17]
    node _inst_T_1 = or(_inst_T, brCond.io.taken) @[src/main/scala/mini/Datapath.scala 92:38]
    node _inst_T_2 = or(_inst_T_1, csr.io.expt) @[src/main/scala/mini/Datapath.scala 92:57]
    node inst = mux(_inst_T_2, UInt<32>("h13"), io.icache.resp.bits.data) @[src/main/scala/mini/Datapath.scala 92:8]
    pc <= next_pc @[src/main/scala/mini/Datapath.scala 93:6]
    io.icache.req.bits.addr <= next_pc @[src/main/scala/mini/Datapath.scala 94:27]
    io.icache.req.bits.data <= UInt<1>("h0") @[src/main/scala/mini/Datapath.scala 95:27]
    io.icache.req.bits.mask <= UInt<1>("h0") @[src/main/scala/mini/Datapath.scala 96:27]
    node _io_icache_req_valid_T = eq(stall, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 97:26]
    io.icache.req.valid <= _io_icache_req_valid_T @[src/main/scala/mini/Datapath.scala 97:23]
    io.icache.abort <= UInt<1>("h0") @[src/main/scala/mini/Datapath.scala 98:19]
    node _T = eq(stall, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 101:8]
    when _T : @[src/main/scala/mini/Datapath.scala 101:16]
      fe_reg.pc <= pc @[src/main/scala/mini/Datapath.scala 102:15]
      fe_reg.inst <= inst @[src/main/scala/mini/Datapath.scala 103:17]
    io.ctrl.inst <= fe_reg.inst @[src/main/scala/mini/Datapath.scala 108:16]
    node rd_addr = bits(fe_reg.inst, 11, 7) @[src/main/scala/mini/Datapath.scala 111:28]
    node rs1_addr = bits(fe_reg.inst, 19, 15) @[src/main/scala/mini/Datapath.scala 112:29]
    node rs2_addr = bits(fe_reg.inst, 24, 20) @[src/main/scala/mini/Datapath.scala 113:29]
    regFile.io.raddr1 <= rs1_addr @[src/main/scala/mini/Datapath.scala 114:21]
    regFile.io.raddr2 <= rs2_addr @[src/main/scala/mini/Datapath.scala 115:21]
    immGen.io.inst <= fe_reg.inst @[src/main/scala/mini/Datapath.scala 118:18]
    immGen.io.sel <= io.ctrl.imm_sel @[src/main/scala/mini/Datapath.scala 119:17]
    node wb_rd_addr = bits(ew_reg.inst, 11, 7) @[src/main/scala/mini/Datapath.scala 122:31]
    node _rs1hazard_T = orr(rs1_addr) @[src/main/scala/mini/Datapath.scala 123:37]
    node _rs1hazard_T_1 = and(wb_en, _rs1hazard_T) @[src/main/scala/mini/Datapath.scala 123:25]
    node _rs1hazard_T_2 = eq(rs1_addr, wb_rd_addr) @[src/main/scala/mini/Datapath.scala 123:54]
    node rs1hazard = and(_rs1hazard_T_1, _rs1hazard_T_2) @[src/main/scala/mini/Datapath.scala 123:41]
    node _rs2hazard_T = orr(rs2_addr) @[src/main/scala/mini/Datapath.scala 124:37]
    node _rs2hazard_T_1 = and(wb_en, _rs2hazard_T) @[src/main/scala/mini/Datapath.scala 124:25]
    node _rs2hazard_T_2 = eq(rs2_addr, wb_rd_addr) @[src/main/scala/mini/Datapath.scala 124:54]
    node rs2hazard = and(_rs2hazard_T_1, _rs2hazard_T_2) @[src/main/scala/mini/Datapath.scala 124:41]
    node _rs1_T = eq(wb_sel, UInt<2>("h0")) @[src/main/scala/mini/Datapath.scala 125:24]
    node _rs1_T_1 = and(_rs1_T, rs1hazard) @[src/main/scala/mini/Datapath.scala 125:35]
    node rs1 = mux(_rs1_T_1, ew_reg.alu, regFile.io.rdata1) @[src/main/scala/mini/Datapath.scala 125:16]
    node _rs2_T = eq(wb_sel, UInt<2>("h0")) @[src/main/scala/mini/Datapath.scala 126:24]
    node _rs2_T_1 = and(_rs2_T, rs2hazard) @[src/main/scala/mini/Datapath.scala 126:35]
    node rs2 = mux(_rs2_T_1, ew_reg.alu, regFile.io.rdata2) @[src/main/scala/mini/Datapath.scala 126:16]
    node _alu_io_A_T = eq(io.ctrl.A_sel, UInt<1>("h1")) @[src/main/scala/mini/Datapath.scala 129:33]
    node _alu_io_A_T_1 = mux(_alu_io_A_T, rs1, fe_reg.pc) @[src/main/scala/mini/Datapath.scala 129:18]
    alu.io.A <= _alu_io_A_T_1 @[src/main/scala/mini/Datapath.scala 129:12]
    node _alu_io_B_T = eq(io.ctrl.B_sel, UInt<1>("h1")) @[src/main/scala/mini/Datapath.scala 130:33]
    node _alu_io_B_T_1 = mux(_alu_io_B_T, rs2, immGen.io.out) @[src/main/scala/mini/Datapath.scala 130:18]
    alu.io.B <= _alu_io_B_T_1 @[src/main/scala/mini/Datapath.scala 130:12]
    alu.io.alu_op <= io.ctrl.alu_op @[src/main/scala/mini/Datapath.scala 131:17]
    brCond.io.rs1 <= rs1 @[src/main/scala/mini/Datapath.scala 134:17]
    brCond.io.rs2 <= rs2 @[src/main/scala/mini/Datapath.scala 135:17]
    brCond.io.br_type <= io.ctrl.br_type @[src/main/scala/mini/Datapath.scala 136:21]
    node _daddr_T = mux(stall, ew_reg.alu, alu.io.sum) @[src/main/scala/mini/Datapath.scala 139:18]
    node _daddr_T_1 = dshr(_daddr_T, UInt<2>("h2")) @[src/main/scala/mini/Datapath.scala 139:50]
    node daddr = dshl(_daddr_T_1, UInt<2>("h2")) @[src/main/scala/mini/Datapath.scala 139:57]
    node _woffset_T = bits(alu.io.sum, 1, 1) @[src/main/scala/mini/Datapath.scala 140:28]
    node _woffset_T_1 = dshl(_woffset_T, UInt<3>("h4")) @[src/main/scala/mini/Datapath.scala 140:32]
    node _woffset_T_2 = bits(alu.io.sum, 0, 0) @[src/main/scala/mini/Datapath.scala 140:60]
    node _woffset_T_3 = dshl(_woffset_T_2, UInt<2>("h3")) @[src/main/scala/mini/Datapath.scala 140:64]
    node woffset = or(_woffset_T_1, _woffset_T_3) @[src/main/scala/mini/Datapath.scala 140:47]
    node _io_dcache_req_valid_T = eq(stall, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 141:26]
    node _io_dcache_req_valid_T_1 = orr(io.ctrl.st_type) @[src/main/scala/mini/Datapath.scala 141:53]
    node _io_dcache_req_valid_T_2 = orr(io.ctrl.ld_type) @[src/main/scala/mini/Datapath.scala 141:76]
    node _io_dcache_req_valid_T_3 = or(_io_dcache_req_valid_T_1, _io_dcache_req_valid_T_2) @[src/main/scala/mini/Datapath.scala 141:57]
    node _io_dcache_req_valid_T_4 = and(_io_dcache_req_valid_T, _io_dcache_req_valid_T_3) @[src/main/scala/mini/Datapath.scala 141:33]
    io.dcache.req.valid <= _io_dcache_req_valid_T_4 @[src/main/scala/mini/Datapath.scala 141:23]
    io.dcache.req.bits.addr <= daddr @[src/main/scala/mini/Datapath.scala 142:27]
    node _io_dcache_req_bits_data_T = dshl(rs2, woffset) @[src/main/scala/mini/Datapath.scala 143:34]
    io.dcache.req.bits.data <= _io_dcache_req_bits_data_T @[src/main/scala/mini/Datapath.scala 143:27]
    node _io_dcache_req_bits_mask_T = mux(stall, st_type, io.ctrl.st_type) @[src/main/scala/mini/Datapath.scala 144:43]
    node _io_dcache_req_bits_mask_T_1 = bits(alu.io.sum, 1, 0) @[src/main/scala/mini/Datapath.scala 145:60]
    node _io_dcache_req_bits_mask_T_2 = dshl(UInt<2>("h3"), _io_dcache_req_bits_mask_T_1) @[src/main/scala/mini/Datapath.scala 145:47]
    node _io_dcache_req_bits_mask_T_3 = bits(alu.io.sum, 1, 0) @[src/main/scala/mini/Datapath.scala 145:99]
    node _io_dcache_req_bits_mask_T_4 = dshl(UInt<1>("h1"), _io_dcache_req_bits_mask_T_3) @[src/main/scala/mini/Datapath.scala 145:86]
    node _io_dcache_req_bits_mask_T_5 = eq(UInt<2>("h1"), _io_dcache_req_bits_mask_T) @[src/main/scala/mini/Datapath.scala 144:88]
    node _io_dcache_req_bits_mask_T_6 = mux(_io_dcache_req_bits_mask_T_5, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 144:88]
    node _io_dcache_req_bits_mask_T_7 = eq(UInt<2>("h2"), _io_dcache_req_bits_mask_T) @[src/main/scala/mini/Datapath.scala 144:88]
    node _io_dcache_req_bits_mask_T_8 = mux(_io_dcache_req_bits_mask_T_7, _io_dcache_req_bits_mask_T_2, _io_dcache_req_bits_mask_T_6) @[src/main/scala/mini/Datapath.scala 144:88]
    node _io_dcache_req_bits_mask_T_9 = eq(UInt<2>("h3"), _io_dcache_req_bits_mask_T) @[src/main/scala/mini/Datapath.scala 144:88]
    node _io_dcache_req_bits_mask_T_10 = mux(_io_dcache_req_bits_mask_T_9, _io_dcache_req_bits_mask_T_4, _io_dcache_req_bits_mask_T_8) @[src/main/scala/mini/Datapath.scala 144:88]
    io.dcache.req.bits.mask <= _io_dcache_req_bits_mask_T_10 @[src/main/scala/mini/Datapath.scala 144:27]
    node _T_1 = asUInt(reset) @[src/main/scala/mini/Datapath.scala 149:14]
    node _T_2 = eq(stall, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 149:24]
    node _T_3 = and(_T_2, csr.io.expt) @[src/main/scala/mini/Datapath.scala 149:31]
    node _T_4 = or(_T_1, _T_3) @[src/main/scala/mini/Datapath.scala 149:21]
    when _T_4 : @[src/main/scala/mini/Datapath.scala 149:47]
      st_type <= UInt<1>("h0") @[src/main/scala/mini/Datapath.scala 150:13]
      ld_type <= UInt<1>("h0") @[src/main/scala/mini/Datapath.scala 151:13]
      wb_en <= UInt<1>("h0") @[src/main/scala/mini/Datapath.scala 152:11]
      csr_cmd <= UInt<1>("h0") @[src/main/scala/mini/Datapath.scala 153:13]
      illegal <= UInt<1>("h0") @[src/main/scala/mini/Datapath.scala 154:13]
      pc_check <= UInt<1>("h0") @[src/main/scala/mini/Datapath.scala 155:14]
    else :
      node _T_5 = eq(stall, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 156:14]
      node _T_6 = eq(csr.io.expt, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 156:24]
      node _T_7 = and(_T_5, _T_6) @[src/main/scala/mini/Datapath.scala 156:21]
      when _T_7 : @[src/main/scala/mini/Datapath.scala 156:38]
        ew_reg.pc <= fe_reg.pc @[src/main/scala/mini/Datapath.scala 157:15]
        ew_reg.inst <= fe_reg.inst @[src/main/scala/mini/Datapath.scala 158:17]
        ew_reg.alu <= alu.io.out @[src/main/scala/mini/Datapath.scala 159:16]
        node _ew_reg_csr_in_T = eq(io.ctrl.imm_sel, UInt<3>("h6")) @[src/main/scala/mini/Datapath.scala 160:42]
        node _ew_reg_csr_in_T_1 = mux(_ew_reg_csr_in_T, immGen.io.out, rs1) @[src/main/scala/mini/Datapath.scala 160:25]
        ew_reg.csr_in <= _ew_reg_csr_in_T_1 @[src/main/scala/mini/Datapath.scala 160:19]
        st_type <= io.ctrl.st_type @[src/main/scala/mini/Datapath.scala 161:13]
        ld_type <= io.ctrl.ld_type @[src/main/scala/mini/Datapath.scala 162:13]
        wb_sel <= io.ctrl.wb_sel @[src/main/scala/mini/Datapath.scala 163:12]
        wb_en <= io.ctrl.wb_en @[src/main/scala/mini/Datapath.scala 164:11]
        csr_cmd <= io.ctrl.csr_cmd @[src/main/scala/mini/Datapath.scala 165:13]
        illegal <= io.ctrl.illegal @[src/main/scala/mini/Datapath.scala 166:13]
        node _pc_check_T = eq(io.ctrl.pc_sel, UInt<2>("h1")) @[src/main/scala/mini/Datapath.scala 167:32]
        pc_check <= _pc_check_T @[src/main/scala/mini/Datapath.scala 167:14]
    node _loffset_T = bits(ew_reg.alu, 1, 1) @[src/main/scala/mini/Datapath.scala 171:28]
    node _loffset_T_1 = dshl(_loffset_T, UInt<3>("h4")) @[src/main/scala/mini/Datapath.scala 171:32]
    node _loffset_T_2 = bits(ew_reg.alu, 0, 0) @[src/main/scala/mini/Datapath.scala 171:60]
    node _loffset_T_3 = dshl(_loffset_T_2, UInt<2>("h3")) @[src/main/scala/mini/Datapath.scala 171:64]
    node loffset = or(_loffset_T_1, _loffset_T_3) @[src/main/scala/mini/Datapath.scala 171:47]
    node lshift = dshr(io.dcache.resp.bits.data, loffset) @[src/main/scala/mini/Datapath.scala 172:41]
    node _load_T = cvt(io.dcache.resp.bits.data) @[src/main/scala/mini/Datapath.scala 173:58]
    node _load_T_1 = bits(lshift, 15, 0) @[src/main/scala/mini/Datapath.scala 175:22]
    node _load_T_2 = asSInt(_load_T_1) @[src/main/scala/mini/Datapath.scala 175:30]
    node _load_T_3 = bits(lshift, 7, 0) @[src/main/scala/mini/Datapath.scala 176:22]
    node _load_T_4 = asSInt(_load_T_3) @[src/main/scala/mini/Datapath.scala 176:29]
    node _load_T_5 = bits(lshift, 15, 0) @[src/main/scala/mini/Datapath.scala 177:23]
    node _load_T_6 = cvt(_load_T_5) @[src/main/scala/mini/Datapath.scala 177:31]
    node _load_T_7 = bits(lshift, 7, 0) @[src/main/scala/mini/Datapath.scala 178:23]
    node _load_T_8 = cvt(_load_T_7) @[src/main/scala/mini/Datapath.scala 178:30]
    node _load_T_9 = eq(UInt<3>("h2"), ld_type) @[src/main/scala/mini/Datapath.scala 173:63]
    node _load_T_10 = mux(_load_T_9, _load_T_2, _load_T) @[src/main/scala/mini/Datapath.scala 173:63]
    node _load_T_11 = eq(UInt<3>("h3"), ld_type) @[src/main/scala/mini/Datapath.scala 173:63]
    node _load_T_12 = mux(_load_T_11, _load_T_4, _load_T_10) @[src/main/scala/mini/Datapath.scala 173:63]
    node _load_T_13 = eq(UInt<3>("h4"), ld_type) @[src/main/scala/mini/Datapath.scala 173:63]
    node _load_T_14 = mux(_load_T_13, _load_T_6, _load_T_12) @[src/main/scala/mini/Datapath.scala 173:63]
    node _load_T_15 = eq(UInt<3>("h5"), ld_type) @[src/main/scala/mini/Datapath.scala 173:63]
    node load = mux(_load_T_15, _load_T_8, _load_T_14) @[src/main/scala/mini/Datapath.scala 173:63]
    csr.io.stall <= stall @[src/main/scala/mini/Datapath.scala 183:16]
    csr.io.in <= ew_reg.csr_in @[src/main/scala/mini/Datapath.scala 184:13]
    csr.io.cmd <= csr_cmd @[src/main/scala/mini/Datapath.scala 185:14]
    csr.io.inst <= ew_reg.inst @[src/main/scala/mini/Datapath.scala 186:15]
    csr.io.pc <= ew_reg.pc @[src/main/scala/mini/Datapath.scala 187:13]
    csr.io.addr <= ew_reg.alu @[src/main/scala/mini/Datapath.scala 188:15]
    csr.io.illegal <= illegal @[src/main/scala/mini/Datapath.scala 189:18]
    csr.io.pc_check <= pc_check @[src/main/scala/mini/Datapath.scala 190:19]
    csr.io.ld_type <= ld_type @[src/main/scala/mini/Datapath.scala 191:18]
    csr.io.st_type <= st_type @[src/main/scala/mini/Datapath.scala 192:18]
    io.host.tohost <= csr.io.host.tohost @[src/main/scala/mini/Datapath.scala 193:11]
    csr.io.host.fromhost <= io.host.fromhost @[src/main/scala/mini/Datapath.scala 193:11]
    node _regWrite_T = cvt(ew_reg.alu) @[src/main/scala/mini/Datapath.scala 197:34]
    node _regWrite_T_1 = add(ew_reg.pc, UInt<3>("h4")) @[src/main/scala/mini/Datapath.scala 198:48]
    node _regWrite_T_2 = tail(_regWrite_T_1, 1) @[src/main/scala/mini/Datapath.scala 198:48]
    node _regWrite_T_3 = cvt(_regWrite_T_2) @[src/main/scala/mini/Datapath.scala 198:55]
    node _regWrite_T_4 = cvt(csr.io.out) @[src/main/scala/mini/Datapath.scala 198:82]
    node _regWrite_T_5 = eq(UInt<2>("h1"), wb_sel) @[src/main/scala/mini/Datapath.scala 197:39]
    node _regWrite_T_6 = mux(_regWrite_T_5, load, _regWrite_T) @[src/main/scala/mini/Datapath.scala 197:39]
    node _regWrite_T_7 = eq(UInt<2>("h2"), wb_sel) @[src/main/scala/mini/Datapath.scala 197:39]
    node _regWrite_T_8 = mux(_regWrite_T_7, _regWrite_T_3, _regWrite_T_6) @[src/main/scala/mini/Datapath.scala 197:39]
    node _regWrite_T_9 = eq(UInt<2>("h3"), wb_sel) @[src/main/scala/mini/Datapath.scala 197:39]
    node _regWrite_T_10 = mux(_regWrite_T_9, _regWrite_T_4, _regWrite_T_8) @[src/main/scala/mini/Datapath.scala 197:39]
    node regWrite = asUInt(_regWrite_T_10) @[src/main/scala/mini/Datapath.scala 199:7]
    node _regFile_io_wen_T = eq(stall, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 201:30]
    node _regFile_io_wen_T_1 = and(wb_en, _regFile_io_wen_T) @[src/main/scala/mini/Datapath.scala 201:27]
    node _regFile_io_wen_T_2 = eq(csr.io.expt, UInt<1>("h0")) @[src/main/scala/mini/Datapath.scala 201:40]
    node _regFile_io_wen_T_3 = and(_regFile_io_wen_T_1, _regFile_io_wen_T_2) @[src/main/scala/mini/Datapath.scala 201:37]
    regFile.io.wen <= _regFile_io_wen_T_3 @[src/main/scala/mini/Datapath.scala 201:18]
    regFile.io.waddr <= wb_rd_addr @[src/main/scala/mini/Datapath.scala 202:20]
    regFile.io.wdata <= regWrite @[src/main/scala/mini/Datapath.scala 203:20]
    io.dcache.abort <= csr.io.expt @[src/main/scala/mini/Datapath.scala 206:19]

  module Control :
    input clock : Clock
    input reset : Reset
    output io : { flip inst : UInt<32>, pc_sel : UInt<2>, inst_kill : UInt<1>, A_sel : UInt<1>, B_sel : UInt<1>, imm_sel : UInt<3>, alu_op : UInt<4>, br_type : UInt<3>, st_type : UInt<2>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, csr_cmd : UInt<3>, illegal : UInt<1>} @[src/main/scala/mini/Control.scala 146:14]

    node _ctrlSignals_T = and(io.inst, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_1 = eq(UInt<6>("h37"), _ctrlSignals_T) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_2 = and(io.inst, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_3 = eq(UInt<5>("h17"), _ctrlSignals_T_2) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_4 = and(io.inst, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_5 = eq(UInt<7>("h6f"), _ctrlSignals_T_4) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_6 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_7 = eq(UInt<7>("h67"), _ctrlSignals_T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_8 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_9 = eq(UInt<7>("h63"), _ctrlSignals_T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_10 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_11 = eq(UInt<13>("h1063"), _ctrlSignals_T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_12 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_13 = eq(UInt<15>("h4063"), _ctrlSignals_T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_14 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_15 = eq(UInt<15>("h5063"), _ctrlSignals_T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_16 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_17 = eq(UInt<15>("h6063"), _ctrlSignals_T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_18 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_19 = eq(UInt<15>("h7063"), _ctrlSignals_T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_20 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_21 = eq(UInt<2>("h3"), _ctrlSignals_T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_22 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_23 = eq(UInt<13>("h1003"), _ctrlSignals_T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_24 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_25 = eq(UInt<14>("h2003"), _ctrlSignals_T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_26 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_27 = eq(UInt<15>("h4003"), _ctrlSignals_T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_28 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_29 = eq(UInt<15>("h5003"), _ctrlSignals_T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_30 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_31 = eq(UInt<6>("h23"), _ctrlSignals_T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_32 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_33 = eq(UInt<13>("h1023"), _ctrlSignals_T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_34 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_35 = eq(UInt<14>("h2023"), _ctrlSignals_T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_36 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_37 = eq(UInt<5>("h13"), _ctrlSignals_T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_38 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_39 = eq(UInt<14>("h2013"), _ctrlSignals_T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_40 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_41 = eq(UInt<14>("h3013"), _ctrlSignals_T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_42 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_43 = eq(UInt<15>("h4013"), _ctrlSignals_T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_44 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_45 = eq(UInt<15>("h6013"), _ctrlSignals_T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_46 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_47 = eq(UInt<15>("h7013"), _ctrlSignals_T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_48 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_49 = eq(UInt<13>("h1013"), _ctrlSignals_T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_50 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_51 = eq(UInt<15>("h5013"), _ctrlSignals_T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_52 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_53 = eq(UInt<31>("h40005013"), _ctrlSignals_T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_54 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_55 = eq(UInt<6>("h33"), _ctrlSignals_T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_56 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_57 = eq(UInt<31>("h40000033"), _ctrlSignals_T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_58 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_59 = eq(UInt<13>("h1033"), _ctrlSignals_T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_60 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_61 = eq(UInt<14>("h2033"), _ctrlSignals_T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_62 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_63 = eq(UInt<14>("h3033"), _ctrlSignals_T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_64 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_65 = eq(UInt<15>("h4033"), _ctrlSignals_T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_66 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_67 = eq(UInt<15>("h5033"), _ctrlSignals_T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_68 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_69 = eq(UInt<31>("h40005033"), _ctrlSignals_T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_70 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_71 = eq(UInt<15>("h6033"), _ctrlSignals_T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_72 = and(io.inst, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_73 = eq(UInt<15>("h7033"), _ctrlSignals_T_72) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_74 = and(io.inst, UInt<32>("hf00fffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_75 = eq(UInt<4>("hf"), _ctrlSignals_T_74) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_76 = and(io.inst, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_77 = eq(UInt<13>("h100f"), _ctrlSignals_T_76) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_78 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_79 = eq(UInt<13>("h1073"), _ctrlSignals_T_78) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_80 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_81 = eq(UInt<14>("h2073"), _ctrlSignals_T_80) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_82 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_83 = eq(UInt<14>("h3073"), _ctrlSignals_T_82) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_84 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_85 = eq(UInt<15>("h5073"), _ctrlSignals_T_84) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_86 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_87 = eq(UInt<15>("h6073"), _ctrlSignals_T_86) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_88 = and(io.inst, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_89 = eq(UInt<15>("h7073"), _ctrlSignals_T_88) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_90 = and(io.inst, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_91 = eq(UInt<7>("h73"), _ctrlSignals_T_90) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_92 = and(io.inst, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_93 = eq(UInt<21>("h100073"), _ctrlSignals_T_92) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_94 = and(io.inst, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_95 = eq(UInt<29>("h10000073"), _ctrlSignals_T_94) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_96 = and(io.inst, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_97 = eq(UInt<29>("h10200073"), _ctrlSignals_T_96) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _ctrlSignals_T_98 = mux(_ctrlSignals_T_97, UInt<2>("h0"), UInt<2>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_99 = mux(_ctrlSignals_T_95, UInt<2>("h3"), _ctrlSignals_T_98) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_100 = mux(_ctrlSignals_T_93, UInt<2>("h0"), _ctrlSignals_T_99) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_101 = mux(_ctrlSignals_T_91, UInt<2>("h0"), _ctrlSignals_T_100) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_102 = mux(_ctrlSignals_T_89, UInt<2>("h2"), _ctrlSignals_T_101) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_103 = mux(_ctrlSignals_T_87, UInt<2>("h2"), _ctrlSignals_T_102) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_104 = mux(_ctrlSignals_T_85, UInt<2>("h2"), _ctrlSignals_T_103) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_105 = mux(_ctrlSignals_T_83, UInt<2>("h2"), _ctrlSignals_T_104) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_106 = mux(_ctrlSignals_T_81, UInt<2>("h2"), _ctrlSignals_T_105) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_107 = mux(_ctrlSignals_T_79, UInt<2>("h2"), _ctrlSignals_T_106) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_108 = mux(_ctrlSignals_T_77, UInt<2>("h2"), _ctrlSignals_T_107) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_109 = mux(_ctrlSignals_T_75, UInt<2>("h0"), _ctrlSignals_T_108) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_110 = mux(_ctrlSignals_T_73, UInt<2>("h0"), _ctrlSignals_T_109) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_111 = mux(_ctrlSignals_T_71, UInt<2>("h0"), _ctrlSignals_T_110) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_112 = mux(_ctrlSignals_T_69, UInt<2>("h0"), _ctrlSignals_T_111) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_113 = mux(_ctrlSignals_T_67, UInt<2>("h0"), _ctrlSignals_T_112) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_114 = mux(_ctrlSignals_T_65, UInt<2>("h0"), _ctrlSignals_T_113) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_115 = mux(_ctrlSignals_T_63, UInt<2>("h0"), _ctrlSignals_T_114) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_116 = mux(_ctrlSignals_T_61, UInt<2>("h0"), _ctrlSignals_T_115) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_117 = mux(_ctrlSignals_T_59, UInt<2>("h0"), _ctrlSignals_T_116) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_118 = mux(_ctrlSignals_T_57, UInt<2>("h0"), _ctrlSignals_T_117) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_119 = mux(_ctrlSignals_T_55, UInt<2>("h0"), _ctrlSignals_T_118) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_120 = mux(_ctrlSignals_T_53, UInt<2>("h0"), _ctrlSignals_T_119) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_121 = mux(_ctrlSignals_T_51, UInt<2>("h0"), _ctrlSignals_T_120) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_122 = mux(_ctrlSignals_T_49, UInt<2>("h0"), _ctrlSignals_T_121) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_123 = mux(_ctrlSignals_T_47, UInt<2>("h0"), _ctrlSignals_T_122) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_124 = mux(_ctrlSignals_T_45, UInt<2>("h0"), _ctrlSignals_T_123) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_125 = mux(_ctrlSignals_T_43, UInt<2>("h0"), _ctrlSignals_T_124) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_126 = mux(_ctrlSignals_T_41, UInt<2>("h0"), _ctrlSignals_T_125) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_127 = mux(_ctrlSignals_T_39, UInt<2>("h0"), _ctrlSignals_T_126) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_128 = mux(_ctrlSignals_T_37, UInt<2>("h0"), _ctrlSignals_T_127) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_129 = mux(_ctrlSignals_T_35, UInt<2>("h0"), _ctrlSignals_T_128) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_130 = mux(_ctrlSignals_T_33, UInt<2>("h0"), _ctrlSignals_T_129) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_131 = mux(_ctrlSignals_T_31, UInt<2>("h0"), _ctrlSignals_T_130) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_132 = mux(_ctrlSignals_T_29, UInt<2>("h2"), _ctrlSignals_T_131) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_133 = mux(_ctrlSignals_T_27, UInt<2>("h2"), _ctrlSignals_T_132) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_134 = mux(_ctrlSignals_T_25, UInt<2>("h2"), _ctrlSignals_T_133) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_135 = mux(_ctrlSignals_T_23, UInt<2>("h2"), _ctrlSignals_T_134) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_136 = mux(_ctrlSignals_T_21, UInt<2>("h2"), _ctrlSignals_T_135) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_137 = mux(_ctrlSignals_T_19, UInt<2>("h0"), _ctrlSignals_T_136) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_138 = mux(_ctrlSignals_T_17, UInt<2>("h0"), _ctrlSignals_T_137) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_139 = mux(_ctrlSignals_T_15, UInt<2>("h0"), _ctrlSignals_T_138) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_140 = mux(_ctrlSignals_T_13, UInt<2>("h0"), _ctrlSignals_T_139) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_141 = mux(_ctrlSignals_T_11, UInt<2>("h0"), _ctrlSignals_T_140) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_142 = mux(_ctrlSignals_T_9, UInt<2>("h0"), _ctrlSignals_T_141) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_143 = mux(_ctrlSignals_T_7, UInt<2>("h1"), _ctrlSignals_T_142) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_144 = mux(_ctrlSignals_T_5, UInt<2>("h1"), _ctrlSignals_T_143) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_145 = mux(_ctrlSignals_T_3, UInt<2>("h0"), _ctrlSignals_T_144) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_0 = mux(_ctrlSignals_T_1, UInt<2>("h0"), _ctrlSignals_T_145) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_146 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_147 = mux(_ctrlSignals_T_95, UInt<1>("h0"), _ctrlSignals_T_146) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_148 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_147) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_149 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_148) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_150 = mux(_ctrlSignals_T_89, UInt<1>("h0"), _ctrlSignals_T_149) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_151 = mux(_ctrlSignals_T_87, UInt<1>("h0"), _ctrlSignals_T_150) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_152 = mux(_ctrlSignals_T_85, UInt<1>("h0"), _ctrlSignals_T_151) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_153 = mux(_ctrlSignals_T_83, UInt<1>("h1"), _ctrlSignals_T_152) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_154 = mux(_ctrlSignals_T_81, UInt<1>("h1"), _ctrlSignals_T_153) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_155 = mux(_ctrlSignals_T_79, UInt<1>("h1"), _ctrlSignals_T_154) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_156 = mux(_ctrlSignals_T_77, UInt<1>("h0"), _ctrlSignals_T_155) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_157 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_156) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_158 = mux(_ctrlSignals_T_73, UInt<1>("h1"), _ctrlSignals_T_157) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_159 = mux(_ctrlSignals_T_71, UInt<1>("h1"), _ctrlSignals_T_158) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_160 = mux(_ctrlSignals_T_69, UInt<1>("h1"), _ctrlSignals_T_159) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_161 = mux(_ctrlSignals_T_67, UInt<1>("h1"), _ctrlSignals_T_160) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_162 = mux(_ctrlSignals_T_65, UInt<1>("h1"), _ctrlSignals_T_161) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_163 = mux(_ctrlSignals_T_63, UInt<1>("h1"), _ctrlSignals_T_162) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_164 = mux(_ctrlSignals_T_61, UInt<1>("h1"), _ctrlSignals_T_163) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_165 = mux(_ctrlSignals_T_59, UInt<1>("h1"), _ctrlSignals_T_164) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_166 = mux(_ctrlSignals_T_57, UInt<1>("h1"), _ctrlSignals_T_165) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_167 = mux(_ctrlSignals_T_55, UInt<1>("h1"), _ctrlSignals_T_166) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_168 = mux(_ctrlSignals_T_53, UInt<1>("h1"), _ctrlSignals_T_167) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_169 = mux(_ctrlSignals_T_51, UInt<1>("h1"), _ctrlSignals_T_168) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_170 = mux(_ctrlSignals_T_49, UInt<1>("h1"), _ctrlSignals_T_169) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_171 = mux(_ctrlSignals_T_47, UInt<1>("h1"), _ctrlSignals_T_170) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_172 = mux(_ctrlSignals_T_45, UInt<1>("h1"), _ctrlSignals_T_171) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_173 = mux(_ctrlSignals_T_43, UInt<1>("h1"), _ctrlSignals_T_172) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_174 = mux(_ctrlSignals_T_41, UInt<1>("h1"), _ctrlSignals_T_173) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_175 = mux(_ctrlSignals_T_39, UInt<1>("h1"), _ctrlSignals_T_174) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_176 = mux(_ctrlSignals_T_37, UInt<1>("h1"), _ctrlSignals_T_175) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_177 = mux(_ctrlSignals_T_35, UInt<1>("h1"), _ctrlSignals_T_176) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_178 = mux(_ctrlSignals_T_33, UInt<1>("h1"), _ctrlSignals_T_177) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_179 = mux(_ctrlSignals_T_31, UInt<1>("h1"), _ctrlSignals_T_178) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_180 = mux(_ctrlSignals_T_29, UInt<1>("h1"), _ctrlSignals_T_179) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_181 = mux(_ctrlSignals_T_27, UInt<1>("h1"), _ctrlSignals_T_180) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_182 = mux(_ctrlSignals_T_25, UInt<1>("h1"), _ctrlSignals_T_181) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_183 = mux(_ctrlSignals_T_23, UInt<1>("h1"), _ctrlSignals_T_182) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_184 = mux(_ctrlSignals_T_21, UInt<1>("h1"), _ctrlSignals_T_183) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_185 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_184) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_186 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_185) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_187 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_186) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_188 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_187) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_189 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_188) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_190 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_189) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_191 = mux(_ctrlSignals_T_7, UInt<1>("h1"), _ctrlSignals_T_190) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_192 = mux(_ctrlSignals_T_5, UInt<1>("h0"), _ctrlSignals_T_191) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_193 = mux(_ctrlSignals_T_3, UInt<1>("h0"), _ctrlSignals_T_192) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_1 = mux(_ctrlSignals_T_1, UInt<1>("h0"), _ctrlSignals_T_193) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_194 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_195 = mux(_ctrlSignals_T_95, UInt<1>("h0"), _ctrlSignals_T_194) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_196 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_195) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_197 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_196) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_198 = mux(_ctrlSignals_T_89, UInt<1>("h0"), _ctrlSignals_T_197) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_199 = mux(_ctrlSignals_T_87, UInt<1>("h0"), _ctrlSignals_T_198) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_200 = mux(_ctrlSignals_T_85, UInt<1>("h0"), _ctrlSignals_T_199) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_201 = mux(_ctrlSignals_T_83, UInt<1>("h0"), _ctrlSignals_T_200) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_202 = mux(_ctrlSignals_T_81, UInt<1>("h0"), _ctrlSignals_T_201) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_203 = mux(_ctrlSignals_T_79, UInt<1>("h0"), _ctrlSignals_T_202) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_204 = mux(_ctrlSignals_T_77, UInt<1>("h0"), _ctrlSignals_T_203) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_205 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_204) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_206 = mux(_ctrlSignals_T_73, UInt<1>("h1"), _ctrlSignals_T_205) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_207 = mux(_ctrlSignals_T_71, UInt<1>("h1"), _ctrlSignals_T_206) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_208 = mux(_ctrlSignals_T_69, UInt<1>("h1"), _ctrlSignals_T_207) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_209 = mux(_ctrlSignals_T_67, UInt<1>("h1"), _ctrlSignals_T_208) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_210 = mux(_ctrlSignals_T_65, UInt<1>("h1"), _ctrlSignals_T_209) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_211 = mux(_ctrlSignals_T_63, UInt<1>("h1"), _ctrlSignals_T_210) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_212 = mux(_ctrlSignals_T_61, UInt<1>("h1"), _ctrlSignals_T_211) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_213 = mux(_ctrlSignals_T_59, UInt<1>("h1"), _ctrlSignals_T_212) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_214 = mux(_ctrlSignals_T_57, UInt<1>("h1"), _ctrlSignals_T_213) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_215 = mux(_ctrlSignals_T_55, UInt<1>("h1"), _ctrlSignals_T_214) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_216 = mux(_ctrlSignals_T_53, UInt<1>("h0"), _ctrlSignals_T_215) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_217 = mux(_ctrlSignals_T_51, UInt<1>("h0"), _ctrlSignals_T_216) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_218 = mux(_ctrlSignals_T_49, UInt<1>("h0"), _ctrlSignals_T_217) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_219 = mux(_ctrlSignals_T_47, UInt<1>("h0"), _ctrlSignals_T_218) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_220 = mux(_ctrlSignals_T_45, UInt<1>("h0"), _ctrlSignals_T_219) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_221 = mux(_ctrlSignals_T_43, UInt<1>("h0"), _ctrlSignals_T_220) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_222 = mux(_ctrlSignals_T_41, UInt<1>("h0"), _ctrlSignals_T_221) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_223 = mux(_ctrlSignals_T_39, UInt<1>("h0"), _ctrlSignals_T_222) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_224 = mux(_ctrlSignals_T_37, UInt<1>("h0"), _ctrlSignals_T_223) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_225 = mux(_ctrlSignals_T_35, UInt<1>("h0"), _ctrlSignals_T_224) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_226 = mux(_ctrlSignals_T_33, UInt<1>("h0"), _ctrlSignals_T_225) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_227 = mux(_ctrlSignals_T_31, UInt<1>("h0"), _ctrlSignals_T_226) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_228 = mux(_ctrlSignals_T_29, UInt<1>("h0"), _ctrlSignals_T_227) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_229 = mux(_ctrlSignals_T_27, UInt<1>("h0"), _ctrlSignals_T_228) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_230 = mux(_ctrlSignals_T_25, UInt<1>("h0"), _ctrlSignals_T_229) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_231 = mux(_ctrlSignals_T_23, UInt<1>("h0"), _ctrlSignals_T_230) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_232 = mux(_ctrlSignals_T_21, UInt<1>("h0"), _ctrlSignals_T_231) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_233 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_232) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_234 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_233) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_235 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_234) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_236 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_235) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_237 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_236) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_238 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_237) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_239 = mux(_ctrlSignals_T_7, UInt<1>("h0"), _ctrlSignals_T_238) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_240 = mux(_ctrlSignals_T_5, UInt<1>("h0"), _ctrlSignals_T_239) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_241 = mux(_ctrlSignals_T_3, UInt<1>("h0"), _ctrlSignals_T_240) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_2 = mux(_ctrlSignals_T_1, UInt<1>("h0"), _ctrlSignals_T_241) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_242 = mux(_ctrlSignals_T_97, UInt<3>("h0"), UInt<3>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_243 = mux(_ctrlSignals_T_95, UInt<3>("h0"), _ctrlSignals_T_242) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_244 = mux(_ctrlSignals_T_93, UInt<3>("h0"), _ctrlSignals_T_243) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_245 = mux(_ctrlSignals_T_91, UInt<3>("h0"), _ctrlSignals_T_244) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_246 = mux(_ctrlSignals_T_89, UInt<3>("h6"), _ctrlSignals_T_245) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_247 = mux(_ctrlSignals_T_87, UInt<3>("h6"), _ctrlSignals_T_246) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_248 = mux(_ctrlSignals_T_85, UInt<3>("h6"), _ctrlSignals_T_247) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_249 = mux(_ctrlSignals_T_83, UInt<3>("h0"), _ctrlSignals_T_248) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_250 = mux(_ctrlSignals_T_81, UInt<3>("h0"), _ctrlSignals_T_249) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_251 = mux(_ctrlSignals_T_79, UInt<3>("h0"), _ctrlSignals_T_250) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_252 = mux(_ctrlSignals_T_77, UInt<3>("h0"), _ctrlSignals_T_251) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_253 = mux(_ctrlSignals_T_75, UInt<3>("h0"), _ctrlSignals_T_252) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_254 = mux(_ctrlSignals_T_73, UInt<3>("h0"), _ctrlSignals_T_253) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_255 = mux(_ctrlSignals_T_71, UInt<3>("h0"), _ctrlSignals_T_254) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_256 = mux(_ctrlSignals_T_69, UInt<3>("h0"), _ctrlSignals_T_255) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_257 = mux(_ctrlSignals_T_67, UInt<3>("h0"), _ctrlSignals_T_256) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_258 = mux(_ctrlSignals_T_65, UInt<3>("h0"), _ctrlSignals_T_257) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_259 = mux(_ctrlSignals_T_63, UInt<3>("h0"), _ctrlSignals_T_258) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_260 = mux(_ctrlSignals_T_61, UInt<3>("h0"), _ctrlSignals_T_259) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_261 = mux(_ctrlSignals_T_59, UInt<3>("h0"), _ctrlSignals_T_260) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_262 = mux(_ctrlSignals_T_57, UInt<3>("h0"), _ctrlSignals_T_261) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_263 = mux(_ctrlSignals_T_55, UInt<3>("h0"), _ctrlSignals_T_262) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_264 = mux(_ctrlSignals_T_53, UInt<3>("h1"), _ctrlSignals_T_263) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_265 = mux(_ctrlSignals_T_51, UInt<3>("h1"), _ctrlSignals_T_264) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_266 = mux(_ctrlSignals_T_49, UInt<3>("h1"), _ctrlSignals_T_265) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_267 = mux(_ctrlSignals_T_47, UInt<3>("h1"), _ctrlSignals_T_266) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_268 = mux(_ctrlSignals_T_45, UInt<3>("h1"), _ctrlSignals_T_267) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_269 = mux(_ctrlSignals_T_43, UInt<3>("h1"), _ctrlSignals_T_268) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_270 = mux(_ctrlSignals_T_41, UInt<3>("h1"), _ctrlSignals_T_269) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_271 = mux(_ctrlSignals_T_39, UInt<3>("h1"), _ctrlSignals_T_270) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_272 = mux(_ctrlSignals_T_37, UInt<3>("h1"), _ctrlSignals_T_271) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_273 = mux(_ctrlSignals_T_35, UInt<3>("h2"), _ctrlSignals_T_272) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_274 = mux(_ctrlSignals_T_33, UInt<3>("h2"), _ctrlSignals_T_273) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_275 = mux(_ctrlSignals_T_31, UInt<3>("h2"), _ctrlSignals_T_274) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_276 = mux(_ctrlSignals_T_29, UInt<3>("h1"), _ctrlSignals_T_275) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_277 = mux(_ctrlSignals_T_27, UInt<3>("h1"), _ctrlSignals_T_276) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_278 = mux(_ctrlSignals_T_25, UInt<3>("h1"), _ctrlSignals_T_277) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_279 = mux(_ctrlSignals_T_23, UInt<3>("h1"), _ctrlSignals_T_278) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_280 = mux(_ctrlSignals_T_21, UInt<3>("h1"), _ctrlSignals_T_279) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_281 = mux(_ctrlSignals_T_19, UInt<3>("h5"), _ctrlSignals_T_280) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_282 = mux(_ctrlSignals_T_17, UInt<3>("h5"), _ctrlSignals_T_281) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_283 = mux(_ctrlSignals_T_15, UInt<3>("h5"), _ctrlSignals_T_282) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_284 = mux(_ctrlSignals_T_13, UInt<3>("h5"), _ctrlSignals_T_283) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_285 = mux(_ctrlSignals_T_11, UInt<3>("h5"), _ctrlSignals_T_284) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_286 = mux(_ctrlSignals_T_9, UInt<3>("h5"), _ctrlSignals_T_285) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_287 = mux(_ctrlSignals_T_7, UInt<3>("h1"), _ctrlSignals_T_286) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_288 = mux(_ctrlSignals_T_5, UInt<3>("h4"), _ctrlSignals_T_287) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_289 = mux(_ctrlSignals_T_3, UInt<3>("h3"), _ctrlSignals_T_288) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_3 = mux(_ctrlSignals_T_1, UInt<3>("h3"), _ctrlSignals_T_289) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_290 = mux(_ctrlSignals_T_97, UInt<4>("hf"), UInt<4>("hf")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_291 = mux(_ctrlSignals_T_95, UInt<4>("hf"), _ctrlSignals_T_290) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_292 = mux(_ctrlSignals_T_93, UInt<4>("hf"), _ctrlSignals_T_291) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_293 = mux(_ctrlSignals_T_91, UInt<4>("hf"), _ctrlSignals_T_292) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_294 = mux(_ctrlSignals_T_89, UInt<4>("hf"), _ctrlSignals_T_293) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_295 = mux(_ctrlSignals_T_87, UInt<4>("hf"), _ctrlSignals_T_294) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_296 = mux(_ctrlSignals_T_85, UInt<4>("hf"), _ctrlSignals_T_295) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_297 = mux(_ctrlSignals_T_83, UInt<4>("ha"), _ctrlSignals_T_296) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_298 = mux(_ctrlSignals_T_81, UInt<4>("ha"), _ctrlSignals_T_297) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_299 = mux(_ctrlSignals_T_79, UInt<4>("ha"), _ctrlSignals_T_298) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_300 = mux(_ctrlSignals_T_77, UInt<4>("hf"), _ctrlSignals_T_299) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_301 = mux(_ctrlSignals_T_75, UInt<4>("hf"), _ctrlSignals_T_300) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_302 = mux(_ctrlSignals_T_73, UInt<4>("h2"), _ctrlSignals_T_301) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_303 = mux(_ctrlSignals_T_71, UInt<4>("h3"), _ctrlSignals_T_302) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_304 = mux(_ctrlSignals_T_69, UInt<4>("h9"), _ctrlSignals_T_303) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_305 = mux(_ctrlSignals_T_67, UInt<4>("h8"), _ctrlSignals_T_304) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_306 = mux(_ctrlSignals_T_65, UInt<4>("h4"), _ctrlSignals_T_305) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_307 = mux(_ctrlSignals_T_63, UInt<4>("h7"), _ctrlSignals_T_306) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_308 = mux(_ctrlSignals_T_61, UInt<4>("h5"), _ctrlSignals_T_307) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_309 = mux(_ctrlSignals_T_59, UInt<4>("h6"), _ctrlSignals_T_308) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_310 = mux(_ctrlSignals_T_57, UInt<4>("h1"), _ctrlSignals_T_309) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_311 = mux(_ctrlSignals_T_55, UInt<4>("h0"), _ctrlSignals_T_310) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_312 = mux(_ctrlSignals_T_53, UInt<4>("h9"), _ctrlSignals_T_311) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_313 = mux(_ctrlSignals_T_51, UInt<4>("h8"), _ctrlSignals_T_312) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_314 = mux(_ctrlSignals_T_49, UInt<4>("h6"), _ctrlSignals_T_313) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_315 = mux(_ctrlSignals_T_47, UInt<4>("h2"), _ctrlSignals_T_314) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_316 = mux(_ctrlSignals_T_45, UInt<4>("h3"), _ctrlSignals_T_315) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_317 = mux(_ctrlSignals_T_43, UInt<4>("h4"), _ctrlSignals_T_316) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_318 = mux(_ctrlSignals_T_41, UInt<4>("h7"), _ctrlSignals_T_317) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_319 = mux(_ctrlSignals_T_39, UInt<4>("h5"), _ctrlSignals_T_318) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_320 = mux(_ctrlSignals_T_37, UInt<4>("h0"), _ctrlSignals_T_319) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_321 = mux(_ctrlSignals_T_35, UInt<4>("h0"), _ctrlSignals_T_320) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_322 = mux(_ctrlSignals_T_33, UInt<4>("h0"), _ctrlSignals_T_321) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_323 = mux(_ctrlSignals_T_31, UInt<4>("h0"), _ctrlSignals_T_322) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_324 = mux(_ctrlSignals_T_29, UInt<4>("h0"), _ctrlSignals_T_323) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_325 = mux(_ctrlSignals_T_27, UInt<4>("h0"), _ctrlSignals_T_324) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_326 = mux(_ctrlSignals_T_25, UInt<4>("h0"), _ctrlSignals_T_325) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_327 = mux(_ctrlSignals_T_23, UInt<4>("h0"), _ctrlSignals_T_326) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_328 = mux(_ctrlSignals_T_21, UInt<4>("h0"), _ctrlSignals_T_327) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_329 = mux(_ctrlSignals_T_19, UInt<4>("h0"), _ctrlSignals_T_328) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_330 = mux(_ctrlSignals_T_17, UInt<4>("h0"), _ctrlSignals_T_329) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_331 = mux(_ctrlSignals_T_15, UInt<4>("h0"), _ctrlSignals_T_330) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_332 = mux(_ctrlSignals_T_13, UInt<4>("h0"), _ctrlSignals_T_331) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_333 = mux(_ctrlSignals_T_11, UInt<4>("h0"), _ctrlSignals_T_332) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_334 = mux(_ctrlSignals_T_9, UInt<4>("h0"), _ctrlSignals_T_333) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_335 = mux(_ctrlSignals_T_7, UInt<4>("h0"), _ctrlSignals_T_334) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_336 = mux(_ctrlSignals_T_5, UInt<4>("h0"), _ctrlSignals_T_335) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_337 = mux(_ctrlSignals_T_3, UInt<4>("h0"), _ctrlSignals_T_336) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_4 = mux(_ctrlSignals_T_1, UInt<4>("hb"), _ctrlSignals_T_337) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_338 = mux(_ctrlSignals_T_97, UInt<3>("h0"), UInt<3>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_339 = mux(_ctrlSignals_T_95, UInt<3>("h0"), _ctrlSignals_T_338) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_340 = mux(_ctrlSignals_T_93, UInt<3>("h0"), _ctrlSignals_T_339) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_341 = mux(_ctrlSignals_T_91, UInt<3>("h0"), _ctrlSignals_T_340) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_342 = mux(_ctrlSignals_T_89, UInt<3>("h0"), _ctrlSignals_T_341) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_343 = mux(_ctrlSignals_T_87, UInt<3>("h0"), _ctrlSignals_T_342) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_344 = mux(_ctrlSignals_T_85, UInt<3>("h0"), _ctrlSignals_T_343) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_345 = mux(_ctrlSignals_T_83, UInt<3>("h0"), _ctrlSignals_T_344) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_346 = mux(_ctrlSignals_T_81, UInt<3>("h0"), _ctrlSignals_T_345) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_347 = mux(_ctrlSignals_T_79, UInt<3>("h0"), _ctrlSignals_T_346) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_348 = mux(_ctrlSignals_T_77, UInt<3>("h0"), _ctrlSignals_T_347) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_349 = mux(_ctrlSignals_T_75, UInt<3>("h0"), _ctrlSignals_T_348) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_350 = mux(_ctrlSignals_T_73, UInt<3>("h0"), _ctrlSignals_T_349) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_351 = mux(_ctrlSignals_T_71, UInt<3>("h0"), _ctrlSignals_T_350) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_352 = mux(_ctrlSignals_T_69, UInt<3>("h0"), _ctrlSignals_T_351) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_353 = mux(_ctrlSignals_T_67, UInt<3>("h0"), _ctrlSignals_T_352) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_354 = mux(_ctrlSignals_T_65, UInt<3>("h0"), _ctrlSignals_T_353) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_355 = mux(_ctrlSignals_T_63, UInt<3>("h0"), _ctrlSignals_T_354) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_356 = mux(_ctrlSignals_T_61, UInt<3>("h0"), _ctrlSignals_T_355) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_357 = mux(_ctrlSignals_T_59, UInt<3>("h0"), _ctrlSignals_T_356) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_358 = mux(_ctrlSignals_T_57, UInt<3>("h0"), _ctrlSignals_T_357) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_359 = mux(_ctrlSignals_T_55, UInt<3>("h0"), _ctrlSignals_T_358) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_360 = mux(_ctrlSignals_T_53, UInt<3>("h0"), _ctrlSignals_T_359) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_361 = mux(_ctrlSignals_T_51, UInt<3>("h0"), _ctrlSignals_T_360) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_362 = mux(_ctrlSignals_T_49, UInt<3>("h0"), _ctrlSignals_T_361) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_363 = mux(_ctrlSignals_T_47, UInt<3>("h0"), _ctrlSignals_T_362) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_364 = mux(_ctrlSignals_T_45, UInt<3>("h0"), _ctrlSignals_T_363) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_365 = mux(_ctrlSignals_T_43, UInt<3>("h0"), _ctrlSignals_T_364) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_366 = mux(_ctrlSignals_T_41, UInt<3>("h0"), _ctrlSignals_T_365) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_367 = mux(_ctrlSignals_T_39, UInt<3>("h0"), _ctrlSignals_T_366) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_368 = mux(_ctrlSignals_T_37, UInt<3>("h0"), _ctrlSignals_T_367) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_369 = mux(_ctrlSignals_T_35, UInt<3>("h0"), _ctrlSignals_T_368) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_370 = mux(_ctrlSignals_T_33, UInt<3>("h0"), _ctrlSignals_T_369) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_371 = mux(_ctrlSignals_T_31, UInt<3>("h0"), _ctrlSignals_T_370) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_372 = mux(_ctrlSignals_T_29, UInt<3>("h0"), _ctrlSignals_T_371) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_373 = mux(_ctrlSignals_T_27, UInt<3>("h0"), _ctrlSignals_T_372) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_374 = mux(_ctrlSignals_T_25, UInt<3>("h0"), _ctrlSignals_T_373) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_375 = mux(_ctrlSignals_T_23, UInt<3>("h0"), _ctrlSignals_T_374) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_376 = mux(_ctrlSignals_T_21, UInt<3>("h0"), _ctrlSignals_T_375) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_377 = mux(_ctrlSignals_T_19, UInt<3>("h4"), _ctrlSignals_T_376) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_378 = mux(_ctrlSignals_T_17, UInt<3>("h1"), _ctrlSignals_T_377) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_379 = mux(_ctrlSignals_T_15, UInt<3>("h5"), _ctrlSignals_T_378) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_380 = mux(_ctrlSignals_T_13, UInt<3>("h2"), _ctrlSignals_T_379) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_381 = mux(_ctrlSignals_T_11, UInt<3>("h6"), _ctrlSignals_T_380) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_382 = mux(_ctrlSignals_T_9, UInt<3>("h3"), _ctrlSignals_T_381) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_383 = mux(_ctrlSignals_T_7, UInt<3>("h0"), _ctrlSignals_T_382) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_384 = mux(_ctrlSignals_T_5, UInt<3>("h0"), _ctrlSignals_T_383) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_385 = mux(_ctrlSignals_T_3, UInt<3>("h0"), _ctrlSignals_T_384) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_5 = mux(_ctrlSignals_T_1, UInt<3>("h0"), _ctrlSignals_T_385) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_386 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_387 = mux(_ctrlSignals_T_95, UInt<1>("h1"), _ctrlSignals_T_386) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_388 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_387) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_389 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_388) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_390 = mux(_ctrlSignals_T_89, UInt<1>("h1"), _ctrlSignals_T_389) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_391 = mux(_ctrlSignals_T_87, UInt<1>("h1"), _ctrlSignals_T_390) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_392 = mux(_ctrlSignals_T_85, UInt<1>("h1"), _ctrlSignals_T_391) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_393 = mux(_ctrlSignals_T_83, UInt<1>("h1"), _ctrlSignals_T_392) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_394 = mux(_ctrlSignals_T_81, UInt<1>("h1"), _ctrlSignals_T_393) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_395 = mux(_ctrlSignals_T_79, UInt<1>("h1"), _ctrlSignals_T_394) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_396 = mux(_ctrlSignals_T_77, UInt<1>("h1"), _ctrlSignals_T_395) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_397 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_396) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_398 = mux(_ctrlSignals_T_73, UInt<1>("h0"), _ctrlSignals_T_397) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_399 = mux(_ctrlSignals_T_71, UInt<1>("h0"), _ctrlSignals_T_398) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_400 = mux(_ctrlSignals_T_69, UInt<1>("h0"), _ctrlSignals_T_399) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_401 = mux(_ctrlSignals_T_67, UInt<1>("h0"), _ctrlSignals_T_400) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_402 = mux(_ctrlSignals_T_65, UInt<1>("h0"), _ctrlSignals_T_401) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_403 = mux(_ctrlSignals_T_63, UInt<1>("h0"), _ctrlSignals_T_402) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_404 = mux(_ctrlSignals_T_61, UInt<1>("h0"), _ctrlSignals_T_403) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_405 = mux(_ctrlSignals_T_59, UInt<1>("h0"), _ctrlSignals_T_404) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_406 = mux(_ctrlSignals_T_57, UInt<1>("h0"), _ctrlSignals_T_405) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_407 = mux(_ctrlSignals_T_55, UInt<1>("h0"), _ctrlSignals_T_406) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_408 = mux(_ctrlSignals_T_53, UInt<1>("h0"), _ctrlSignals_T_407) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_409 = mux(_ctrlSignals_T_51, UInt<1>("h0"), _ctrlSignals_T_408) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_410 = mux(_ctrlSignals_T_49, UInt<1>("h0"), _ctrlSignals_T_409) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_411 = mux(_ctrlSignals_T_47, UInt<1>("h0"), _ctrlSignals_T_410) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_412 = mux(_ctrlSignals_T_45, UInt<1>("h0"), _ctrlSignals_T_411) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_413 = mux(_ctrlSignals_T_43, UInt<1>("h0"), _ctrlSignals_T_412) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_414 = mux(_ctrlSignals_T_41, UInt<1>("h0"), _ctrlSignals_T_413) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_415 = mux(_ctrlSignals_T_39, UInt<1>("h0"), _ctrlSignals_T_414) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_416 = mux(_ctrlSignals_T_37, UInt<1>("h0"), _ctrlSignals_T_415) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_417 = mux(_ctrlSignals_T_35, UInt<1>("h0"), _ctrlSignals_T_416) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_418 = mux(_ctrlSignals_T_33, UInt<1>("h0"), _ctrlSignals_T_417) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_419 = mux(_ctrlSignals_T_31, UInt<1>("h0"), _ctrlSignals_T_418) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_420 = mux(_ctrlSignals_T_29, UInt<1>("h1"), _ctrlSignals_T_419) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_421 = mux(_ctrlSignals_T_27, UInt<1>("h1"), _ctrlSignals_T_420) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_422 = mux(_ctrlSignals_T_25, UInt<1>("h1"), _ctrlSignals_T_421) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_423 = mux(_ctrlSignals_T_23, UInt<1>("h1"), _ctrlSignals_T_422) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_424 = mux(_ctrlSignals_T_21, UInt<1>("h1"), _ctrlSignals_T_423) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_425 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_424) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_426 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_425) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_427 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_426) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_428 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_427) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_429 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_428) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_430 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_429) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_431 = mux(_ctrlSignals_T_7, UInt<1>("h1"), _ctrlSignals_T_430) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_432 = mux(_ctrlSignals_T_5, UInt<1>("h1"), _ctrlSignals_T_431) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_433 = mux(_ctrlSignals_T_3, UInt<1>("h0"), _ctrlSignals_T_432) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_6 = mux(_ctrlSignals_T_1, UInt<1>("h0"), _ctrlSignals_T_433) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_434 = mux(_ctrlSignals_T_97, UInt<2>("h0"), UInt<2>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_435 = mux(_ctrlSignals_T_95, UInt<2>("h0"), _ctrlSignals_T_434) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_436 = mux(_ctrlSignals_T_93, UInt<2>("h0"), _ctrlSignals_T_435) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_437 = mux(_ctrlSignals_T_91, UInt<2>("h0"), _ctrlSignals_T_436) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_438 = mux(_ctrlSignals_T_89, UInt<2>("h0"), _ctrlSignals_T_437) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_439 = mux(_ctrlSignals_T_87, UInt<2>("h0"), _ctrlSignals_T_438) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_440 = mux(_ctrlSignals_T_85, UInt<2>("h0"), _ctrlSignals_T_439) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_441 = mux(_ctrlSignals_T_83, UInt<2>("h0"), _ctrlSignals_T_440) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_442 = mux(_ctrlSignals_T_81, UInt<2>("h0"), _ctrlSignals_T_441) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_443 = mux(_ctrlSignals_T_79, UInt<2>("h0"), _ctrlSignals_T_442) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_444 = mux(_ctrlSignals_T_77, UInt<2>("h0"), _ctrlSignals_T_443) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_445 = mux(_ctrlSignals_T_75, UInt<2>("h0"), _ctrlSignals_T_444) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_446 = mux(_ctrlSignals_T_73, UInt<2>("h0"), _ctrlSignals_T_445) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_447 = mux(_ctrlSignals_T_71, UInt<2>("h0"), _ctrlSignals_T_446) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_448 = mux(_ctrlSignals_T_69, UInt<2>("h0"), _ctrlSignals_T_447) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_449 = mux(_ctrlSignals_T_67, UInt<2>("h0"), _ctrlSignals_T_448) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_450 = mux(_ctrlSignals_T_65, UInt<2>("h0"), _ctrlSignals_T_449) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_451 = mux(_ctrlSignals_T_63, UInt<2>("h0"), _ctrlSignals_T_450) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_452 = mux(_ctrlSignals_T_61, UInt<2>("h0"), _ctrlSignals_T_451) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_453 = mux(_ctrlSignals_T_59, UInt<2>("h0"), _ctrlSignals_T_452) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_454 = mux(_ctrlSignals_T_57, UInt<2>("h0"), _ctrlSignals_T_453) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_455 = mux(_ctrlSignals_T_55, UInt<2>("h0"), _ctrlSignals_T_454) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_456 = mux(_ctrlSignals_T_53, UInt<2>("h0"), _ctrlSignals_T_455) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_457 = mux(_ctrlSignals_T_51, UInt<2>("h0"), _ctrlSignals_T_456) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_458 = mux(_ctrlSignals_T_49, UInt<2>("h0"), _ctrlSignals_T_457) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_459 = mux(_ctrlSignals_T_47, UInt<2>("h0"), _ctrlSignals_T_458) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_460 = mux(_ctrlSignals_T_45, UInt<2>("h0"), _ctrlSignals_T_459) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_461 = mux(_ctrlSignals_T_43, UInt<2>("h0"), _ctrlSignals_T_460) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_462 = mux(_ctrlSignals_T_41, UInt<2>("h0"), _ctrlSignals_T_461) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_463 = mux(_ctrlSignals_T_39, UInt<2>("h0"), _ctrlSignals_T_462) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_464 = mux(_ctrlSignals_T_37, UInt<2>("h0"), _ctrlSignals_T_463) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_465 = mux(_ctrlSignals_T_35, UInt<2>("h1"), _ctrlSignals_T_464) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_466 = mux(_ctrlSignals_T_33, UInt<2>("h2"), _ctrlSignals_T_465) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_467 = mux(_ctrlSignals_T_31, UInt<2>("h3"), _ctrlSignals_T_466) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_468 = mux(_ctrlSignals_T_29, UInt<2>("h0"), _ctrlSignals_T_467) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_469 = mux(_ctrlSignals_T_27, UInt<2>("h0"), _ctrlSignals_T_468) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_470 = mux(_ctrlSignals_T_25, UInt<2>("h0"), _ctrlSignals_T_469) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_471 = mux(_ctrlSignals_T_23, UInt<2>("h0"), _ctrlSignals_T_470) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_472 = mux(_ctrlSignals_T_21, UInt<2>("h0"), _ctrlSignals_T_471) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_473 = mux(_ctrlSignals_T_19, UInt<2>("h0"), _ctrlSignals_T_472) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_474 = mux(_ctrlSignals_T_17, UInt<2>("h0"), _ctrlSignals_T_473) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_475 = mux(_ctrlSignals_T_15, UInt<2>("h0"), _ctrlSignals_T_474) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_476 = mux(_ctrlSignals_T_13, UInt<2>("h0"), _ctrlSignals_T_475) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_477 = mux(_ctrlSignals_T_11, UInt<2>("h0"), _ctrlSignals_T_476) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_478 = mux(_ctrlSignals_T_9, UInt<2>("h0"), _ctrlSignals_T_477) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_479 = mux(_ctrlSignals_T_7, UInt<2>("h0"), _ctrlSignals_T_478) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_480 = mux(_ctrlSignals_T_5, UInt<2>("h0"), _ctrlSignals_T_479) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_481 = mux(_ctrlSignals_T_3, UInt<2>("h0"), _ctrlSignals_T_480) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_7 = mux(_ctrlSignals_T_1, UInt<2>("h0"), _ctrlSignals_T_481) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_482 = mux(_ctrlSignals_T_97, UInt<3>("h0"), UInt<3>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_483 = mux(_ctrlSignals_T_95, UInt<3>("h0"), _ctrlSignals_T_482) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_484 = mux(_ctrlSignals_T_93, UInt<3>("h0"), _ctrlSignals_T_483) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_485 = mux(_ctrlSignals_T_91, UInt<3>("h0"), _ctrlSignals_T_484) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_486 = mux(_ctrlSignals_T_89, UInt<3>("h0"), _ctrlSignals_T_485) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_487 = mux(_ctrlSignals_T_87, UInt<3>("h0"), _ctrlSignals_T_486) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_488 = mux(_ctrlSignals_T_85, UInt<3>("h0"), _ctrlSignals_T_487) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_489 = mux(_ctrlSignals_T_83, UInt<3>("h0"), _ctrlSignals_T_488) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_490 = mux(_ctrlSignals_T_81, UInt<3>("h0"), _ctrlSignals_T_489) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_491 = mux(_ctrlSignals_T_79, UInt<3>("h0"), _ctrlSignals_T_490) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_492 = mux(_ctrlSignals_T_77, UInt<3>("h0"), _ctrlSignals_T_491) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_493 = mux(_ctrlSignals_T_75, UInt<3>("h0"), _ctrlSignals_T_492) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_494 = mux(_ctrlSignals_T_73, UInt<3>("h0"), _ctrlSignals_T_493) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_495 = mux(_ctrlSignals_T_71, UInt<3>("h0"), _ctrlSignals_T_494) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_496 = mux(_ctrlSignals_T_69, UInt<3>("h0"), _ctrlSignals_T_495) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_497 = mux(_ctrlSignals_T_67, UInt<3>("h0"), _ctrlSignals_T_496) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_498 = mux(_ctrlSignals_T_65, UInt<3>("h0"), _ctrlSignals_T_497) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_499 = mux(_ctrlSignals_T_63, UInt<3>("h0"), _ctrlSignals_T_498) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_500 = mux(_ctrlSignals_T_61, UInt<3>("h0"), _ctrlSignals_T_499) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_501 = mux(_ctrlSignals_T_59, UInt<3>("h0"), _ctrlSignals_T_500) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_502 = mux(_ctrlSignals_T_57, UInt<3>("h0"), _ctrlSignals_T_501) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_503 = mux(_ctrlSignals_T_55, UInt<3>("h0"), _ctrlSignals_T_502) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_504 = mux(_ctrlSignals_T_53, UInt<3>("h0"), _ctrlSignals_T_503) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_505 = mux(_ctrlSignals_T_51, UInt<3>("h0"), _ctrlSignals_T_504) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_506 = mux(_ctrlSignals_T_49, UInt<3>("h0"), _ctrlSignals_T_505) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_507 = mux(_ctrlSignals_T_47, UInt<3>("h0"), _ctrlSignals_T_506) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_508 = mux(_ctrlSignals_T_45, UInt<3>("h0"), _ctrlSignals_T_507) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_509 = mux(_ctrlSignals_T_43, UInt<3>("h0"), _ctrlSignals_T_508) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_510 = mux(_ctrlSignals_T_41, UInt<3>("h0"), _ctrlSignals_T_509) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_511 = mux(_ctrlSignals_T_39, UInt<3>("h0"), _ctrlSignals_T_510) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_512 = mux(_ctrlSignals_T_37, UInt<3>("h0"), _ctrlSignals_T_511) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_513 = mux(_ctrlSignals_T_35, UInt<3>("h0"), _ctrlSignals_T_512) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_514 = mux(_ctrlSignals_T_33, UInt<3>("h0"), _ctrlSignals_T_513) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_515 = mux(_ctrlSignals_T_31, UInt<3>("h0"), _ctrlSignals_T_514) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_516 = mux(_ctrlSignals_T_29, UInt<3>("h4"), _ctrlSignals_T_515) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_517 = mux(_ctrlSignals_T_27, UInt<3>("h5"), _ctrlSignals_T_516) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_518 = mux(_ctrlSignals_T_25, UInt<3>("h1"), _ctrlSignals_T_517) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_519 = mux(_ctrlSignals_T_23, UInt<3>("h2"), _ctrlSignals_T_518) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_520 = mux(_ctrlSignals_T_21, UInt<3>("h3"), _ctrlSignals_T_519) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_521 = mux(_ctrlSignals_T_19, UInt<3>("h0"), _ctrlSignals_T_520) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_522 = mux(_ctrlSignals_T_17, UInt<3>("h0"), _ctrlSignals_T_521) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_523 = mux(_ctrlSignals_T_15, UInt<3>("h0"), _ctrlSignals_T_522) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_524 = mux(_ctrlSignals_T_13, UInt<3>("h0"), _ctrlSignals_T_523) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_525 = mux(_ctrlSignals_T_11, UInt<3>("h0"), _ctrlSignals_T_524) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_526 = mux(_ctrlSignals_T_9, UInt<3>("h0"), _ctrlSignals_T_525) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_527 = mux(_ctrlSignals_T_7, UInt<3>("h0"), _ctrlSignals_T_526) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_528 = mux(_ctrlSignals_T_5, UInt<3>("h0"), _ctrlSignals_T_527) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_529 = mux(_ctrlSignals_T_3, UInt<3>("h0"), _ctrlSignals_T_528) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_8 = mux(_ctrlSignals_T_1, UInt<3>("h0"), _ctrlSignals_T_529) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_530 = mux(_ctrlSignals_T_97, UInt<2>("h0"), UInt<2>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_531 = mux(_ctrlSignals_T_95, UInt<2>("h3"), _ctrlSignals_T_530) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_532 = mux(_ctrlSignals_T_93, UInt<2>("h3"), _ctrlSignals_T_531) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_533 = mux(_ctrlSignals_T_91, UInt<2>("h3"), _ctrlSignals_T_532) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_534 = mux(_ctrlSignals_T_89, UInt<2>("h3"), _ctrlSignals_T_533) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_535 = mux(_ctrlSignals_T_87, UInt<2>("h3"), _ctrlSignals_T_534) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_536 = mux(_ctrlSignals_T_85, UInt<2>("h3"), _ctrlSignals_T_535) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_537 = mux(_ctrlSignals_T_83, UInt<2>("h3"), _ctrlSignals_T_536) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_538 = mux(_ctrlSignals_T_81, UInt<2>("h3"), _ctrlSignals_T_537) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_539 = mux(_ctrlSignals_T_79, UInt<2>("h3"), _ctrlSignals_T_538) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_540 = mux(_ctrlSignals_T_77, UInt<2>("h0"), _ctrlSignals_T_539) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_541 = mux(_ctrlSignals_T_75, UInt<2>("h0"), _ctrlSignals_T_540) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_542 = mux(_ctrlSignals_T_73, UInt<2>("h0"), _ctrlSignals_T_541) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_543 = mux(_ctrlSignals_T_71, UInt<2>("h0"), _ctrlSignals_T_542) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_544 = mux(_ctrlSignals_T_69, UInt<2>("h0"), _ctrlSignals_T_543) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_545 = mux(_ctrlSignals_T_67, UInt<2>("h0"), _ctrlSignals_T_544) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_546 = mux(_ctrlSignals_T_65, UInt<2>("h0"), _ctrlSignals_T_545) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_547 = mux(_ctrlSignals_T_63, UInt<2>("h0"), _ctrlSignals_T_546) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_548 = mux(_ctrlSignals_T_61, UInt<2>("h0"), _ctrlSignals_T_547) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_549 = mux(_ctrlSignals_T_59, UInt<2>("h0"), _ctrlSignals_T_548) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_550 = mux(_ctrlSignals_T_57, UInt<2>("h0"), _ctrlSignals_T_549) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_551 = mux(_ctrlSignals_T_55, UInt<2>("h0"), _ctrlSignals_T_550) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_552 = mux(_ctrlSignals_T_53, UInt<2>("h0"), _ctrlSignals_T_551) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_553 = mux(_ctrlSignals_T_51, UInt<2>("h0"), _ctrlSignals_T_552) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_554 = mux(_ctrlSignals_T_49, UInt<2>("h0"), _ctrlSignals_T_553) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_555 = mux(_ctrlSignals_T_47, UInt<2>("h0"), _ctrlSignals_T_554) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_556 = mux(_ctrlSignals_T_45, UInt<2>("h0"), _ctrlSignals_T_555) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_557 = mux(_ctrlSignals_T_43, UInt<2>("h0"), _ctrlSignals_T_556) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_558 = mux(_ctrlSignals_T_41, UInt<2>("h0"), _ctrlSignals_T_557) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_559 = mux(_ctrlSignals_T_39, UInt<2>("h0"), _ctrlSignals_T_558) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_560 = mux(_ctrlSignals_T_37, UInt<2>("h0"), _ctrlSignals_T_559) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_561 = mux(_ctrlSignals_T_35, UInt<2>("h0"), _ctrlSignals_T_560) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_562 = mux(_ctrlSignals_T_33, UInt<2>("h0"), _ctrlSignals_T_561) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_563 = mux(_ctrlSignals_T_31, UInt<2>("h0"), _ctrlSignals_T_562) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_564 = mux(_ctrlSignals_T_29, UInt<2>("h1"), _ctrlSignals_T_563) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_565 = mux(_ctrlSignals_T_27, UInt<2>("h1"), _ctrlSignals_T_564) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_566 = mux(_ctrlSignals_T_25, UInt<2>("h1"), _ctrlSignals_T_565) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_567 = mux(_ctrlSignals_T_23, UInt<2>("h1"), _ctrlSignals_T_566) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_568 = mux(_ctrlSignals_T_21, UInt<2>("h1"), _ctrlSignals_T_567) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_569 = mux(_ctrlSignals_T_19, UInt<2>("h0"), _ctrlSignals_T_568) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_570 = mux(_ctrlSignals_T_17, UInt<2>("h0"), _ctrlSignals_T_569) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_571 = mux(_ctrlSignals_T_15, UInt<2>("h0"), _ctrlSignals_T_570) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_572 = mux(_ctrlSignals_T_13, UInt<2>("h0"), _ctrlSignals_T_571) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_573 = mux(_ctrlSignals_T_11, UInt<2>("h0"), _ctrlSignals_T_572) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_574 = mux(_ctrlSignals_T_9, UInt<2>("h0"), _ctrlSignals_T_573) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_575 = mux(_ctrlSignals_T_7, UInt<2>("h2"), _ctrlSignals_T_574) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_576 = mux(_ctrlSignals_T_5, UInt<2>("h2"), _ctrlSignals_T_575) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_577 = mux(_ctrlSignals_T_3, UInt<2>("h0"), _ctrlSignals_T_576) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_9 = mux(_ctrlSignals_T_1, UInt<2>("h0"), _ctrlSignals_T_577) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_578 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_579 = mux(_ctrlSignals_T_95, UInt<1>("h0"), _ctrlSignals_T_578) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_580 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_579) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_581 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_580) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_582 = mux(_ctrlSignals_T_89, UInt<1>("h1"), _ctrlSignals_T_581) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_583 = mux(_ctrlSignals_T_87, UInt<1>("h1"), _ctrlSignals_T_582) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_584 = mux(_ctrlSignals_T_85, UInt<1>("h1"), _ctrlSignals_T_583) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_585 = mux(_ctrlSignals_T_83, UInt<1>("h1"), _ctrlSignals_T_584) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_586 = mux(_ctrlSignals_T_81, UInt<1>("h1"), _ctrlSignals_T_585) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_587 = mux(_ctrlSignals_T_79, UInt<1>("h1"), _ctrlSignals_T_586) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_588 = mux(_ctrlSignals_T_77, UInt<1>("h0"), _ctrlSignals_T_587) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_589 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_588) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_590 = mux(_ctrlSignals_T_73, UInt<1>("h1"), _ctrlSignals_T_589) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_591 = mux(_ctrlSignals_T_71, UInt<1>("h1"), _ctrlSignals_T_590) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_592 = mux(_ctrlSignals_T_69, UInt<1>("h1"), _ctrlSignals_T_591) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_593 = mux(_ctrlSignals_T_67, UInt<1>("h1"), _ctrlSignals_T_592) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_594 = mux(_ctrlSignals_T_65, UInt<1>("h1"), _ctrlSignals_T_593) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_595 = mux(_ctrlSignals_T_63, UInt<1>("h1"), _ctrlSignals_T_594) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_596 = mux(_ctrlSignals_T_61, UInt<1>("h1"), _ctrlSignals_T_595) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_597 = mux(_ctrlSignals_T_59, UInt<1>("h1"), _ctrlSignals_T_596) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_598 = mux(_ctrlSignals_T_57, UInt<1>("h1"), _ctrlSignals_T_597) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_599 = mux(_ctrlSignals_T_55, UInt<1>("h1"), _ctrlSignals_T_598) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_600 = mux(_ctrlSignals_T_53, UInt<1>("h1"), _ctrlSignals_T_599) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_601 = mux(_ctrlSignals_T_51, UInt<1>("h1"), _ctrlSignals_T_600) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_602 = mux(_ctrlSignals_T_49, UInt<1>("h1"), _ctrlSignals_T_601) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_603 = mux(_ctrlSignals_T_47, UInt<1>("h1"), _ctrlSignals_T_602) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_604 = mux(_ctrlSignals_T_45, UInt<1>("h1"), _ctrlSignals_T_603) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_605 = mux(_ctrlSignals_T_43, UInt<1>("h1"), _ctrlSignals_T_604) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_606 = mux(_ctrlSignals_T_41, UInt<1>("h1"), _ctrlSignals_T_605) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_607 = mux(_ctrlSignals_T_39, UInt<1>("h1"), _ctrlSignals_T_606) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_608 = mux(_ctrlSignals_T_37, UInt<1>("h1"), _ctrlSignals_T_607) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_609 = mux(_ctrlSignals_T_35, UInt<1>("h0"), _ctrlSignals_T_608) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_610 = mux(_ctrlSignals_T_33, UInt<1>("h0"), _ctrlSignals_T_609) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_611 = mux(_ctrlSignals_T_31, UInt<1>("h0"), _ctrlSignals_T_610) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_612 = mux(_ctrlSignals_T_29, UInt<1>("h1"), _ctrlSignals_T_611) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_613 = mux(_ctrlSignals_T_27, UInt<1>("h1"), _ctrlSignals_T_612) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_614 = mux(_ctrlSignals_T_25, UInt<1>("h1"), _ctrlSignals_T_613) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_615 = mux(_ctrlSignals_T_23, UInt<1>("h1"), _ctrlSignals_T_614) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_616 = mux(_ctrlSignals_T_21, UInt<1>("h1"), _ctrlSignals_T_615) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_617 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_616) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_618 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_617) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_619 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_618) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_620 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_619) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_621 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_620) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_622 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_621) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_623 = mux(_ctrlSignals_T_7, UInt<1>("h1"), _ctrlSignals_T_622) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_624 = mux(_ctrlSignals_T_5, UInt<1>("h1"), _ctrlSignals_T_623) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_625 = mux(_ctrlSignals_T_3, UInt<1>("h1"), _ctrlSignals_T_624) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_10 = mux(_ctrlSignals_T_1, UInt<1>("h1"), _ctrlSignals_T_625) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_626 = mux(_ctrlSignals_T_97, UInt<3>("h0"), UInt<3>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_627 = mux(_ctrlSignals_T_95, UInt<3>("h4"), _ctrlSignals_T_626) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_628 = mux(_ctrlSignals_T_93, UInt<3>("h4"), _ctrlSignals_T_627) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_629 = mux(_ctrlSignals_T_91, UInt<3>("h4"), _ctrlSignals_T_628) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_630 = mux(_ctrlSignals_T_89, UInt<3>("h3"), _ctrlSignals_T_629) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_631 = mux(_ctrlSignals_T_87, UInt<3>("h2"), _ctrlSignals_T_630) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_632 = mux(_ctrlSignals_T_85, UInt<3>("h1"), _ctrlSignals_T_631) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_633 = mux(_ctrlSignals_T_83, UInt<3>("h3"), _ctrlSignals_T_632) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_634 = mux(_ctrlSignals_T_81, UInt<3>("h2"), _ctrlSignals_T_633) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_635 = mux(_ctrlSignals_T_79, UInt<3>("h1"), _ctrlSignals_T_634) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_636 = mux(_ctrlSignals_T_77, UInt<3>("h0"), _ctrlSignals_T_635) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_637 = mux(_ctrlSignals_T_75, UInt<3>("h0"), _ctrlSignals_T_636) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_638 = mux(_ctrlSignals_T_73, UInt<3>("h0"), _ctrlSignals_T_637) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_639 = mux(_ctrlSignals_T_71, UInt<3>("h0"), _ctrlSignals_T_638) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_640 = mux(_ctrlSignals_T_69, UInt<3>("h0"), _ctrlSignals_T_639) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_641 = mux(_ctrlSignals_T_67, UInt<3>("h0"), _ctrlSignals_T_640) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_642 = mux(_ctrlSignals_T_65, UInt<3>("h0"), _ctrlSignals_T_641) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_643 = mux(_ctrlSignals_T_63, UInt<3>("h0"), _ctrlSignals_T_642) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_644 = mux(_ctrlSignals_T_61, UInt<3>("h0"), _ctrlSignals_T_643) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_645 = mux(_ctrlSignals_T_59, UInt<3>("h0"), _ctrlSignals_T_644) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_646 = mux(_ctrlSignals_T_57, UInt<3>("h0"), _ctrlSignals_T_645) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_647 = mux(_ctrlSignals_T_55, UInt<3>("h0"), _ctrlSignals_T_646) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_648 = mux(_ctrlSignals_T_53, UInt<3>("h0"), _ctrlSignals_T_647) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_649 = mux(_ctrlSignals_T_51, UInt<3>("h0"), _ctrlSignals_T_648) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_650 = mux(_ctrlSignals_T_49, UInt<3>("h0"), _ctrlSignals_T_649) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_651 = mux(_ctrlSignals_T_47, UInt<3>("h0"), _ctrlSignals_T_650) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_652 = mux(_ctrlSignals_T_45, UInt<3>("h0"), _ctrlSignals_T_651) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_653 = mux(_ctrlSignals_T_43, UInt<3>("h0"), _ctrlSignals_T_652) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_654 = mux(_ctrlSignals_T_41, UInt<3>("h0"), _ctrlSignals_T_653) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_655 = mux(_ctrlSignals_T_39, UInt<3>("h0"), _ctrlSignals_T_654) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_656 = mux(_ctrlSignals_T_37, UInt<3>("h0"), _ctrlSignals_T_655) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_657 = mux(_ctrlSignals_T_35, UInt<3>("h0"), _ctrlSignals_T_656) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_658 = mux(_ctrlSignals_T_33, UInt<3>("h0"), _ctrlSignals_T_657) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_659 = mux(_ctrlSignals_T_31, UInt<3>("h0"), _ctrlSignals_T_658) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_660 = mux(_ctrlSignals_T_29, UInt<3>("h0"), _ctrlSignals_T_659) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_661 = mux(_ctrlSignals_T_27, UInt<3>("h0"), _ctrlSignals_T_660) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_662 = mux(_ctrlSignals_T_25, UInt<3>("h0"), _ctrlSignals_T_661) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_663 = mux(_ctrlSignals_T_23, UInt<3>("h0"), _ctrlSignals_T_662) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_664 = mux(_ctrlSignals_T_21, UInt<3>("h0"), _ctrlSignals_T_663) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_665 = mux(_ctrlSignals_T_19, UInt<3>("h0"), _ctrlSignals_T_664) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_666 = mux(_ctrlSignals_T_17, UInt<3>("h0"), _ctrlSignals_T_665) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_667 = mux(_ctrlSignals_T_15, UInt<3>("h0"), _ctrlSignals_T_666) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_668 = mux(_ctrlSignals_T_13, UInt<3>("h0"), _ctrlSignals_T_667) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_669 = mux(_ctrlSignals_T_11, UInt<3>("h0"), _ctrlSignals_T_668) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_670 = mux(_ctrlSignals_T_9, UInt<3>("h0"), _ctrlSignals_T_669) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_671 = mux(_ctrlSignals_T_7, UInt<3>("h0"), _ctrlSignals_T_670) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_672 = mux(_ctrlSignals_T_5, UInt<3>("h0"), _ctrlSignals_T_671) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_673 = mux(_ctrlSignals_T_3, UInt<3>("h0"), _ctrlSignals_T_672) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_11 = mux(_ctrlSignals_T_1, UInt<3>("h0"), _ctrlSignals_T_673) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_674 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_675 = mux(_ctrlSignals_T_95, UInt<1>("h0"), _ctrlSignals_T_674) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_676 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_675) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_677 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_676) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_678 = mux(_ctrlSignals_T_89, UInt<1>("h0"), _ctrlSignals_T_677) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_679 = mux(_ctrlSignals_T_87, UInt<1>("h0"), _ctrlSignals_T_678) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_680 = mux(_ctrlSignals_T_85, UInt<1>("h0"), _ctrlSignals_T_679) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_681 = mux(_ctrlSignals_T_83, UInt<1>("h0"), _ctrlSignals_T_680) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_682 = mux(_ctrlSignals_T_81, UInt<1>("h0"), _ctrlSignals_T_681) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_683 = mux(_ctrlSignals_T_79, UInt<1>("h0"), _ctrlSignals_T_682) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_684 = mux(_ctrlSignals_T_77, UInt<1>("h0"), _ctrlSignals_T_683) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_685 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_684) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_686 = mux(_ctrlSignals_T_73, UInt<1>("h0"), _ctrlSignals_T_685) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_687 = mux(_ctrlSignals_T_71, UInt<1>("h0"), _ctrlSignals_T_686) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_688 = mux(_ctrlSignals_T_69, UInt<1>("h0"), _ctrlSignals_T_687) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_689 = mux(_ctrlSignals_T_67, UInt<1>("h0"), _ctrlSignals_T_688) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_690 = mux(_ctrlSignals_T_65, UInt<1>("h0"), _ctrlSignals_T_689) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_691 = mux(_ctrlSignals_T_63, UInt<1>("h0"), _ctrlSignals_T_690) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_692 = mux(_ctrlSignals_T_61, UInt<1>("h0"), _ctrlSignals_T_691) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_693 = mux(_ctrlSignals_T_59, UInt<1>("h0"), _ctrlSignals_T_692) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_694 = mux(_ctrlSignals_T_57, UInt<1>("h0"), _ctrlSignals_T_693) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_695 = mux(_ctrlSignals_T_55, UInt<1>("h0"), _ctrlSignals_T_694) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_696 = mux(_ctrlSignals_T_53, UInt<1>("h0"), _ctrlSignals_T_695) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_697 = mux(_ctrlSignals_T_51, UInt<1>("h0"), _ctrlSignals_T_696) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_698 = mux(_ctrlSignals_T_49, UInt<1>("h0"), _ctrlSignals_T_697) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_699 = mux(_ctrlSignals_T_47, UInt<1>("h0"), _ctrlSignals_T_698) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_700 = mux(_ctrlSignals_T_45, UInt<1>("h0"), _ctrlSignals_T_699) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_701 = mux(_ctrlSignals_T_43, UInt<1>("h0"), _ctrlSignals_T_700) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_702 = mux(_ctrlSignals_T_41, UInt<1>("h0"), _ctrlSignals_T_701) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_703 = mux(_ctrlSignals_T_39, UInt<1>("h0"), _ctrlSignals_T_702) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_704 = mux(_ctrlSignals_T_37, UInt<1>("h0"), _ctrlSignals_T_703) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_705 = mux(_ctrlSignals_T_35, UInt<1>("h0"), _ctrlSignals_T_704) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_706 = mux(_ctrlSignals_T_33, UInt<1>("h0"), _ctrlSignals_T_705) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_707 = mux(_ctrlSignals_T_31, UInt<1>("h0"), _ctrlSignals_T_706) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_708 = mux(_ctrlSignals_T_29, UInt<1>("h0"), _ctrlSignals_T_707) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_709 = mux(_ctrlSignals_T_27, UInt<1>("h0"), _ctrlSignals_T_708) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_710 = mux(_ctrlSignals_T_25, UInt<1>("h0"), _ctrlSignals_T_709) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_711 = mux(_ctrlSignals_T_23, UInt<1>("h0"), _ctrlSignals_T_710) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_712 = mux(_ctrlSignals_T_21, UInt<1>("h0"), _ctrlSignals_T_711) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_713 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_712) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_714 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_713) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_715 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_714) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_716 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_715) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_717 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_716) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_718 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_717) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_719 = mux(_ctrlSignals_T_7, UInt<1>("h0"), _ctrlSignals_T_718) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_720 = mux(_ctrlSignals_T_5, UInt<1>("h0"), _ctrlSignals_T_719) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _ctrlSignals_T_721 = mux(_ctrlSignals_T_3, UInt<1>("h0"), _ctrlSignals_T_720) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node ctrlSignals_12 = mux(_ctrlSignals_T_1, UInt<1>("h0"), _ctrlSignals_T_721) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    io.pc_sel <= ctrlSignals_0 @[src/main/scala/mini/Control.scala 150:13]
    node _io_inst_kill_T = bits(ctrlSignals_6, 0, 0) @[src/main/scala/mini/Control.scala 151:34]
    io.inst_kill <= _io_inst_kill_T @[src/main/scala/mini/Control.scala 151:16]
    io.A_sel <= ctrlSignals_1 @[src/main/scala/mini/Control.scala 154:12]
    io.B_sel <= ctrlSignals_2 @[src/main/scala/mini/Control.scala 155:12]
    io.imm_sel <= ctrlSignals_3 @[src/main/scala/mini/Control.scala 156:14]
    io.alu_op <= ctrlSignals_4 @[src/main/scala/mini/Control.scala 157:13]
    io.br_type <= ctrlSignals_5 @[src/main/scala/mini/Control.scala 158:14]
    io.st_type <= ctrlSignals_7 @[src/main/scala/mini/Control.scala 159:14]
    io.ld_type <= ctrlSignals_8 @[src/main/scala/mini/Control.scala 162:14]
    io.wb_sel <= ctrlSignals_9 @[src/main/scala/mini/Control.scala 163:13]
    node _io_wb_en_T = bits(ctrlSignals_10, 0, 0) @[src/main/scala/mini/Control.scala 164:31]
    io.wb_en <= _io_wb_en_T @[src/main/scala/mini/Control.scala 164:12]
    io.csr_cmd <= ctrlSignals_11 @[src/main/scala/mini/Control.scala 165:14]
    io.illegal <= ctrlSignals_12 @[src/main/scala/mini/Control.scala 166:14]

  module Core :
    input clock : Clock
    input reset : Reset
    output io : { host : { flip fromhost : { valid : UInt<1>, bits : UInt<32>}, tohost : UInt<32>}, flip icache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, flip dcache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}} @[src/main/scala/mini/Core.scala 26:14]

    inst dpath of Datapath @[src/main/scala/mini/Core.scala 27:21]
    dpath.clock <= clock
    dpath.reset <= reset
    inst ctrl of Control @[src/main/scala/mini/Core.scala 28:20]
    ctrl.clock <= clock
    ctrl.reset <= reset
    io.host.tohost <= dpath.io.host.tohost @[src/main/scala/mini/Core.scala 30:11]
    dpath.io.host.fromhost <= io.host.fromhost @[src/main/scala/mini/Core.scala 30:11]
    dpath.io.icache <= io.icache @[src/main/scala/mini/Core.scala 31:19]
    dpath.io.dcache <= io.dcache @[src/main/scala/mini/Core.scala 32:19]
    dpath.io.ctrl <= ctrl.io @[src/main/scala/mini/Core.scala 33:17]

  module Cache :
    input clock : Clock
    input reset : Reset
    output io : { cpu : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, nasti : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}} @[src/main/scala/mini/Cache.scala 53:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 57:22]
    reg v : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[src/main/scala/mini/Cache.scala 59:18]
    reg d : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[src/main/scala/mini/Cache.scala 60:18]
    smem metaMem : { tag : UInt<20>} [256] @[src/main/scala/mini/Cache.scala 61:28]
    smem dataMem_0 : UInt<8>[4] [256] @[src/main/scala/mini/Cache.scala 62:45]
    smem dataMem_1 : UInt<8>[4] [256] @[src/main/scala/mini/Cache.scala 62:45]
    smem dataMem_2 : UInt<8>[4] [256] @[src/main/scala/mini/Cache.scala 62:45]
    smem dataMem_3 : UInt<8>[4] [256] @[src/main/scala/mini/Cache.scala 62:45]
    reg addr_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr_reg) @[src/main/scala/mini/Cache.scala 64:21]
    reg cpu_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), cpu_data) @[src/main/scala/mini/Cache.scala 65:21]
    reg cpu_mask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cpu_mask) @[src/main/scala/mini/Cache.scala 66:21]
    node _T = and(io.nasti.r.ready, io.nasti.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg read_count : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire read_wrap_out : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    read_wrap_out <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(read_count, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(read_count, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      read_count <= _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      read_wrap_out <= wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _T_1 = and(io.nasti.w.ready, io.nasti.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg write_count : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire write_wrap_out : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    write_wrap_out <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T_1 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(write_count, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(write_count, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      write_count <= _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      write_wrap_out <= wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node is_idle = eq(state, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 73:23]
    node is_read = eq(state, UInt<1>("h1")) @[src/main/scala/mini/Cache.scala 74:23]
    node is_write = eq(state, UInt<2>("h2")) @[src/main/scala/mini/Cache.scala 75:24]
    node _is_alloc_T = eq(state, UInt<3>("h6")) @[src/main/scala/mini/Cache.scala 76:24]
    node is_alloc = and(_is_alloc_T, read_wrap_out) @[src/main/scala/mini/Cache.scala 76:36]
    reg is_alloc_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), is_alloc_reg) @[src/main/scala/mini/Cache.scala 77:29]
    is_alloc_reg <= is_alloc @[src/main/scala/mini/Cache.scala 77:29]
    wire hit : UInt<1> @[src/main/scala/mini/Cache.scala 79:17]
    node _wen_T = or(hit, is_alloc_reg) @[src/main/scala/mini/Cache.scala 80:30]
    node _wen_T_1 = and(is_write, _wen_T) @[src/main/scala/mini/Cache.scala 80:22]
    node _wen_T_2 = eq(io.cpu.abort, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 80:50]
    node _wen_T_3 = and(_wen_T_1, _wen_T_2) @[src/main/scala/mini/Cache.scala 80:47]
    node wen = or(_wen_T_3, is_alloc) @[src/main/scala/mini/Cache.scala 80:64]
    node _ren_T = eq(wen, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 81:13]
    node _ren_T_1 = or(is_idle, is_read) @[src/main/scala/mini/Cache.scala 81:30]
    node _ren_T_2 = and(_ren_T, _ren_T_1) @[src/main/scala/mini/Cache.scala 81:18]
    node ren = and(_ren_T_2, io.cpu.req.valid) @[src/main/scala/mini/Cache.scala 81:42]
    reg ren_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_reg) @[src/main/scala/mini/Cache.scala 82:24]
    ren_reg <= ren @[src/main/scala/mini/Cache.scala 82:24]
    node idx = bits(io.cpu.req.bits.addr, 11, 4) @[src/main/scala/mini/Cache.scala 85:17]
    node tag_reg = bits(addr_reg, 31, 12) @[src/main/scala/mini/Cache.scala 86:25]
    node idx_reg = bits(addr_reg, 11, 4) @[src/main/scala/mini/Cache.scala 87:25]
    node off_reg = bits(addr_reg, 3, 2) @[src/main/scala/mini/Cache.scala 88:25]
    wire _rmeta_WIRE : UInt<8> @[src/main/scala/mini/Cache.scala 90:27]
    _rmeta_WIRE is invalid @[src/main/scala/mini/Cache.scala 90:27]
    when ren : @[src/main/scala/mini/Cache.scala 90:27]
      _rmeta_WIRE <= idx @[src/main/scala/mini/Cache.scala 90:27]
      read mport rmeta = metaMem[_rmeta_WIRE], clock @[src/main/scala/mini/Cache.scala 90:27]
    wire _rdata_WIRE : UInt<8> @[src/main/scala/mini/Cache.scala 91:38]
    _rdata_WIRE is invalid @[src/main/scala/mini/Cache.scala 91:38]
    when ren : @[src/main/scala/mini/Cache.scala 91:38]
      _rdata_WIRE <= idx @[src/main/scala/mini/Cache.scala 91:38]
      read mport rdata_MPORT = dataMem_0[_rdata_WIRE], clock @[src/main/scala/mini/Cache.scala 91:38]
    node rdata_lo = cat(rdata_MPORT[1], rdata_MPORT[0]) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_hi = cat(rdata_MPORT[3], rdata_MPORT[2]) @[src/main/scala/mini/Cache.scala 91:49]
    node _rdata_T = cat(rdata_hi, rdata_lo) @[src/main/scala/mini/Cache.scala 91:49]
    wire _rdata_WIRE_1 : UInt<8> @[src/main/scala/mini/Cache.scala 91:38]
    _rdata_WIRE_1 is invalid @[src/main/scala/mini/Cache.scala 91:38]
    when ren : @[src/main/scala/mini/Cache.scala 91:38]
      _rdata_WIRE_1 <= idx @[src/main/scala/mini/Cache.scala 91:38]
      read mport rdata_MPORT_1 = dataMem_1[_rdata_WIRE_1], clock @[src/main/scala/mini/Cache.scala 91:38]
    node rdata_lo_1 = cat(rdata_MPORT_1[1], rdata_MPORT_1[0]) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_hi_1 = cat(rdata_MPORT_1[3], rdata_MPORT_1[2]) @[src/main/scala/mini/Cache.scala 91:49]
    node _rdata_T_1 = cat(rdata_hi_1, rdata_lo_1) @[src/main/scala/mini/Cache.scala 91:49]
    wire _rdata_WIRE_2 : UInt<8> @[src/main/scala/mini/Cache.scala 91:38]
    _rdata_WIRE_2 is invalid @[src/main/scala/mini/Cache.scala 91:38]
    when ren : @[src/main/scala/mini/Cache.scala 91:38]
      _rdata_WIRE_2 <= idx @[src/main/scala/mini/Cache.scala 91:38]
      read mport rdata_MPORT_2 = dataMem_2[_rdata_WIRE_2], clock @[src/main/scala/mini/Cache.scala 91:38]
    node rdata_lo_2 = cat(rdata_MPORT_2[1], rdata_MPORT_2[0]) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_hi_2 = cat(rdata_MPORT_2[3], rdata_MPORT_2[2]) @[src/main/scala/mini/Cache.scala 91:49]
    node _rdata_T_2 = cat(rdata_hi_2, rdata_lo_2) @[src/main/scala/mini/Cache.scala 91:49]
    wire _rdata_WIRE_3 : UInt<8> @[src/main/scala/mini/Cache.scala 91:38]
    _rdata_WIRE_3 is invalid @[src/main/scala/mini/Cache.scala 91:38]
    when ren : @[src/main/scala/mini/Cache.scala 91:38]
      _rdata_WIRE_3 <= idx @[src/main/scala/mini/Cache.scala 91:38]
      read mport rdata_MPORT_3 = dataMem_3[_rdata_WIRE_3], clock @[src/main/scala/mini/Cache.scala 91:38]
    node rdata_lo_3 = cat(rdata_MPORT_3[1], rdata_MPORT_3[0]) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_hi_3 = cat(rdata_MPORT_3[3], rdata_MPORT_3[2]) @[src/main/scala/mini/Cache.scala 91:49]
    node _rdata_T_3 = cat(rdata_hi_3, rdata_lo_3) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_lo_4 = cat(_rdata_T_1, _rdata_T) @[src/main/scala/mini/Cache.scala 91:18]
    node rdata_hi_4 = cat(_rdata_T_3, _rdata_T_2) @[src/main/scala/mini/Cache.scala 91:18]
    node rdata = cat(rdata_hi_4, rdata_lo_4) @[src/main/scala/mini/Cache.scala 91:18]
    reg rdata_buf : UInt<128>, clock with :
      reset => (UInt<1>("h0"), rdata_buf) @[src/main/scala/mini/Cache.scala 92:28]
    when ren_reg : @[src/main/scala/mini/Cache.scala 92:28]
      rdata_buf <= rdata @[src/main/scala/mini/Cache.scala 92:28]
    reg refill_buf : UInt<64>[2], clock with :
      reset => (UInt<1>("h0"), refill_buf) @[src/main/scala/mini/Cache.scala 93:23]
    node _read_T = cat(refill_buf[1], refill_buf[0]) @[src/main/scala/mini/Cache.scala 94:43]
    node _read_T_1 = mux(ren_reg, rdata, rdata_buf) @[src/main/scala/mini/Cache.scala 94:54]
    node read = mux(is_alloc_reg, _read_T, _read_T_1) @[src/main/scala/mini/Cache.scala 94:17]
    node _hit_T = dshr(v, idx_reg) @[src/main/scala/mini/Cache.scala 96:11]
    node _hit_T_1 = bits(_hit_T, 0, 0) @[src/main/scala/mini/Cache.scala 96:11]
    node _hit_T_2 = eq(rmeta.tag, tag_reg) @[src/main/scala/mini/Cache.scala 96:34]
    node _hit_T_3 = and(_hit_T_1, _hit_T_2) @[src/main/scala/mini/Cache.scala 96:21]
    hit <= _hit_T_3 @[src/main/scala/mini/Cache.scala 96:7]
    node _io_cpu_resp_bits_data_T = bits(read, 31, 0) @[src/main/scala/mini/Cache.scala 99:62]
    node _io_cpu_resp_bits_data_T_1 = bits(read, 63, 32) @[src/main/scala/mini/Cache.scala 99:62]
    node _io_cpu_resp_bits_data_T_2 = bits(read, 95, 64) @[src/main/scala/mini/Cache.scala 99:62]
    node _io_cpu_resp_bits_data_T_3 = bits(read, 127, 96) @[src/main/scala/mini/Cache.scala 99:62]
    wire _io_cpu_resp_bits_data_WIRE : UInt<32>[4] @[src/main/scala/mini/Cache.scala 99:52]
    _io_cpu_resp_bits_data_WIRE[0] <= _io_cpu_resp_bits_data_T @[src/main/scala/mini/Cache.scala 99:52]
    _io_cpu_resp_bits_data_WIRE[1] <= _io_cpu_resp_bits_data_T_1 @[src/main/scala/mini/Cache.scala 99:52]
    _io_cpu_resp_bits_data_WIRE[2] <= _io_cpu_resp_bits_data_T_2 @[src/main/scala/mini/Cache.scala 99:52]
    _io_cpu_resp_bits_data_WIRE[3] <= _io_cpu_resp_bits_data_T_3 @[src/main/scala/mini/Cache.scala 99:52]
    io.cpu.resp.bits.data <= _io_cpu_resp_bits_data_WIRE[off_reg] @[src/main/scala/mini/Cache.scala 99:25]
    node _io_cpu_resp_valid_T = and(is_read, hit) @[src/main/scala/mini/Cache.scala 100:43]
    node _io_cpu_resp_valid_T_1 = or(is_idle, _io_cpu_resp_valid_T) @[src/main/scala/mini/Cache.scala 100:32]
    node _io_cpu_resp_valid_T_2 = orr(cpu_mask) @[src/main/scala/mini/Cache.scala 100:79]
    node _io_cpu_resp_valid_T_3 = eq(_io_cpu_resp_valid_T_2, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 100:69]
    node _io_cpu_resp_valid_T_4 = and(is_alloc_reg, _io_cpu_resp_valid_T_3) @[src/main/scala/mini/Cache.scala 100:66]
    node _io_cpu_resp_valid_T_5 = or(_io_cpu_resp_valid_T_1, _io_cpu_resp_valid_T_4) @[src/main/scala/mini/Cache.scala 100:50]
    io.cpu.resp.valid <= _io_cpu_resp_valid_T_5 @[src/main/scala/mini/Cache.scala 100:21]
    when io.cpu.resp.valid : @[src/main/scala/mini/Cache.scala 102:27]
      addr_reg <= io.cpu.req.bits.addr @[src/main/scala/mini/Cache.scala 103:14]
      cpu_data <= io.cpu.req.bits.data @[src/main/scala/mini/Cache.scala 104:14]
      cpu_mask <= io.cpu.req.bits.mask @[src/main/scala/mini/Cache.scala 105:14]
    wire wmeta : { tag : UInt<20>} @[src/main/scala/mini/Cache.scala 108:19]
    wmeta.tag <= tag_reg @[src/main/scala/mini/Cache.scala 109:13]
    node _wmask_T = eq(is_alloc, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 111:19]
    node _wmask_T_1 = cat(off_reg, UInt<2>("h0")) @[src/main/scala/mini/Cache.scala 111:46]
    node _wmask_T_2 = dshl(cpu_mask, _wmask_T_1) @[src/main/scala/mini/Cache.scala 111:40]
    node _wmask_T_3 = cvt(_wmask_T_2) @[src/main/scala/mini/Cache.scala 111:80]
    node wmask = mux(_wmask_T, _wmask_T_3, asSInt(UInt<1>("h1"))) @[src/main/scala/mini/Cache.scala 111:18]
    node _wdata_T = eq(is_alloc, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 113:5]
    node _wdata_T_1 = cat(cpu_data, cpu_data) @[src/main/scala/mini/Cache.scala 114:9]
    node _wdata_T_2 = cat(_wdata_T_1, _wdata_T_1) @[src/main/scala/mini/Cache.scala 114:9]
    node _wdata_T_3 = cat(io.nasti.r.bits.data, refill_buf[0]) @[src/main/scala/mini/Cache.scala 116:13]
    node wdata = mux(_wdata_T, _wdata_T_2, _wdata_T_3) @[src/main/scala/mini/Cache.scala 112:18]
    when wen : @[src/main/scala/mini/Cache.scala 118:13]
      node _v_T = dshl(UInt<1>("h1"), idx_reg) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_1 = or(v, _v_T) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_2 = not(v) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_3 = or(_v_T_2, _v_T) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_4 = not(_v_T_3) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_5 = mux(UInt<1>("h1"), _v_T_1, _v_T_4) @[src/main/scala/mini/Cache.scala 119:18]
      v <= _v_T_5 @[src/main/scala/mini/Cache.scala 119:7]
      node _d_T = eq(is_alloc, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 120:28]
      node _d_T_1 = dshl(UInt<1>("h1"), idx_reg) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_2 = or(d, _d_T_1) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_3 = not(d) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_4 = or(_d_T_3, _d_T_1) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_5 = not(_d_T_4) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_6 = mux(_d_T, _d_T_2, _d_T_5) @[src/main/scala/mini/Cache.scala 120:18]
      d <= _d_T_6 @[src/main/scala/mini/Cache.scala 120:7]
      when is_alloc : @[src/main/scala/mini/Cache.scala 121:20]
        write mport MPORT = metaMem[idx_reg], clock @[src/main/scala/mini/Cache.scala 122:20]
        MPORT <= wmeta @[src/main/scala/mini/Cache.scala 122:20]
      node _data_T = bits(wdata, 7, 0) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_1 = bits(wdata, 15, 8) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_2 = bits(wdata, 23, 16) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_3 = bits(wdata, 31, 24) @[src/main/scala/mini/Cache.scala 126:55]
      wire data : UInt<8>[4] @[src/main/scala/mini/Cache.scala 126:44]
      data[0] <= _data_T @[src/main/scala/mini/Cache.scala 126:44]
      data[1] <= _data_T_1 @[src/main/scala/mini/Cache.scala 126:44]
      data[2] <= _data_T_2 @[src/main/scala/mini/Cache.scala 126:44]
      data[3] <= _data_T_3 @[src/main/scala/mini/Cache.scala 126:44]
      node _T_2 = bits(wmask, 3, 0) @[src/main/scala/mini/Cache.scala 127:39]
      node _T_3 = bits(_T_2, 0, 0) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_4 = bits(_T_2, 1, 1) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_5 = bits(_T_2, 2, 2) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_6 = bits(_T_2, 3, 3) @[src/main/scala/mini/Cache.scala 127:74]
      write mport MPORT_1 = dataMem_0[idx_reg], clock @[src/main/scala/mini/Cache.scala 127:18]
      when _T_3 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_1[0] <= data[0] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_4 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_1[1] <= data[1] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_5 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_1[2] <= data[2] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_6 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_1[3] <= data[3] @[src/main/scala/mini/Cache.scala 127:18]
      node _data_T_4 = bits(wdata, 39, 32) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_5 = bits(wdata, 47, 40) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_6 = bits(wdata, 55, 48) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_7 = bits(wdata, 63, 56) @[src/main/scala/mini/Cache.scala 126:55]
      wire data_1 : UInt<8>[4] @[src/main/scala/mini/Cache.scala 126:44]
      data_1[0] <= _data_T_4 @[src/main/scala/mini/Cache.scala 126:44]
      data_1[1] <= _data_T_5 @[src/main/scala/mini/Cache.scala 126:44]
      data_1[2] <= _data_T_6 @[src/main/scala/mini/Cache.scala 126:44]
      data_1[3] <= _data_T_7 @[src/main/scala/mini/Cache.scala 126:44]
      node _T_7 = bits(wmask, 7, 4) @[src/main/scala/mini/Cache.scala 127:39]
      node _T_8 = bits(_T_7, 0, 0) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_9 = bits(_T_7, 1, 1) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_10 = bits(_T_7, 2, 2) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_11 = bits(_T_7, 3, 3) @[src/main/scala/mini/Cache.scala 127:74]
      write mport MPORT_2 = dataMem_1[idx_reg], clock @[src/main/scala/mini/Cache.scala 127:18]
      when _T_8 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_2[0] <= data_1[0] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_9 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_2[1] <= data_1[1] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_10 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_2[2] <= data_1[2] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_11 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_2[3] <= data_1[3] @[src/main/scala/mini/Cache.scala 127:18]
      node _data_T_8 = bits(wdata, 71, 64) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_9 = bits(wdata, 79, 72) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_10 = bits(wdata, 87, 80) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_11 = bits(wdata, 95, 88) @[src/main/scala/mini/Cache.scala 126:55]
      wire data_2 : UInt<8>[4] @[src/main/scala/mini/Cache.scala 126:44]
      data_2[0] <= _data_T_8 @[src/main/scala/mini/Cache.scala 126:44]
      data_2[1] <= _data_T_9 @[src/main/scala/mini/Cache.scala 126:44]
      data_2[2] <= _data_T_10 @[src/main/scala/mini/Cache.scala 126:44]
      data_2[3] <= _data_T_11 @[src/main/scala/mini/Cache.scala 126:44]
      node _T_12 = bits(wmask, 11, 8) @[src/main/scala/mini/Cache.scala 127:39]
      node _T_13 = bits(_T_12, 0, 0) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_14 = bits(_T_12, 1, 1) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_15 = bits(_T_12, 2, 2) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_16 = bits(_T_12, 3, 3) @[src/main/scala/mini/Cache.scala 127:74]
      write mport MPORT_3 = dataMem_2[idx_reg], clock @[src/main/scala/mini/Cache.scala 127:18]
      when _T_13 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_3[0] <= data_2[0] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_14 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_3[1] <= data_2[1] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_15 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_3[2] <= data_2[2] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_16 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_3[3] <= data_2[3] @[src/main/scala/mini/Cache.scala 127:18]
      node _data_T_12 = bits(wdata, 103, 96) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_13 = bits(wdata, 111, 104) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_14 = bits(wdata, 119, 112) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_15 = bits(wdata, 127, 120) @[src/main/scala/mini/Cache.scala 126:55]
      wire data_3 : UInt<8>[4] @[src/main/scala/mini/Cache.scala 126:44]
      data_3[0] <= _data_T_12 @[src/main/scala/mini/Cache.scala 126:44]
      data_3[1] <= _data_T_13 @[src/main/scala/mini/Cache.scala 126:44]
      data_3[2] <= _data_T_14 @[src/main/scala/mini/Cache.scala 126:44]
      data_3[3] <= _data_T_15 @[src/main/scala/mini/Cache.scala 126:44]
      node _T_17 = bits(wmask, 15, 12) @[src/main/scala/mini/Cache.scala 127:39]
      node _T_18 = bits(_T_17, 0, 0) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_19 = bits(_T_17, 1, 1) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_20 = bits(_T_17, 2, 2) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_21 = bits(_T_17, 3, 3) @[src/main/scala/mini/Cache.scala 127:74]
      write mport MPORT_4 = dataMem_3[idx_reg], clock @[src/main/scala/mini/Cache.scala 127:18]
      when _T_18 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_4[0] <= data_3[0] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_19 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_4[1] <= data_3[1] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_20 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_4[2] <= data_3[2] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_21 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_4[3] <= data_3[3] @[src/main/scala/mini/Cache.scala 127:18]
    node _io_nasti_ar_bits_T = cat(tag_reg, idx_reg) @[src/main/scala/mini/Cache.scala 134:9]
    node _io_nasti_ar_bits_T_1 = dshl(_io_nasti_ar_bits_T, UInt<3>("h4")) @[src/main/scala/mini/Cache.scala 134:28]
    wire io_nasti_ar_bits_aw : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>} @[src/main/scala/junctions/nasti.scala 63:18]
    io_nasti_ar_bits_aw.id <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 64:11]
    io_nasti_ar_bits_aw.addr <= _io_nasti_ar_bits_T_1 @[src/main/scala/junctions/nasti.scala 65:13]
    io_nasti_ar_bits_aw.len <= UInt<1>("h1") @[src/main/scala/junctions/nasti.scala 66:12]
    io_nasti_ar_bits_aw.size <= UInt<2>("h3") @[src/main/scala/junctions/nasti.scala 67:13]
    io_nasti_ar_bits_aw.burst <= UInt<2>("h1") @[src/main/scala/junctions/nasti.scala 68:14]
    io_nasti_ar_bits_aw.lock <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 69:13]
    io_nasti_ar_bits_aw.cache <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 70:14]
    io_nasti_ar_bits_aw.prot <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 71:13]
    io_nasti_ar_bits_aw.qos <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 72:12]
    io.nasti.ar.bits <= io_nasti_ar_bits_aw @[src/main/scala/mini/Cache.scala 132:20]
    io.nasti.ar.valid <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 138:21]
    node _io_nasti_r_ready_T = eq(state, UInt<3>("h6")) @[src/main/scala/mini/Cache.scala 140:29]
    io.nasti.r.ready <= _io_nasti_r_ready_T @[src/main/scala/mini/Cache.scala 140:20]
    node _T_22 = and(io.nasti.r.ready, io.nasti.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_22 : @[src/main/scala/mini/Cache.scala 141:25]
      refill_buf[read_count] <= io.nasti.r.bits.data @[src/main/scala/mini/Cache.scala 142:28]
    node _io_nasti_aw_bits_T = cat(rmeta.tag, idx_reg) @[src/main/scala/mini/Cache.scala 148:9]
    node _io_nasti_aw_bits_T_1 = dshl(_io_nasti_aw_bits_T, UInt<3>("h4")) @[src/main/scala/mini/Cache.scala 148:30]
    wire io_nasti_aw_bits_aw : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>} @[src/main/scala/junctions/nasti.scala 63:18]
    io_nasti_aw_bits_aw.id <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 64:11]
    io_nasti_aw_bits_aw.addr <= _io_nasti_aw_bits_T_1 @[src/main/scala/junctions/nasti.scala 65:13]
    io_nasti_aw_bits_aw.len <= UInt<1>("h1") @[src/main/scala/junctions/nasti.scala 66:12]
    io_nasti_aw_bits_aw.size <= UInt<2>("h3") @[src/main/scala/junctions/nasti.scala 67:13]
    io_nasti_aw_bits_aw.burst <= UInt<2>("h1") @[src/main/scala/junctions/nasti.scala 68:14]
    io_nasti_aw_bits_aw.lock <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 69:13]
    io_nasti_aw_bits_aw.cache <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 70:14]
    io_nasti_aw_bits_aw.prot <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 71:13]
    io_nasti_aw_bits_aw.qos <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 72:12]
    io.nasti.aw.bits <= io_nasti_aw_bits_aw @[src/main/scala/mini/Cache.scala 146:20]
    io.nasti.aw.valid <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 152:21]
    node _io_nasti_w_bits_T = bits(read, 63, 0) @[src/main/scala/mini/Cache.scala 155:42]
    node _io_nasti_w_bits_T_1 = bits(read, 127, 64) @[src/main/scala/mini/Cache.scala 155:42]
    wire _io_nasti_w_bits_WIRE : UInt<64>[2] @[src/main/scala/mini/Cache.scala 155:32]
    _io_nasti_w_bits_WIRE[0] <= _io_nasti_w_bits_T @[src/main/scala/mini/Cache.scala 155:32]
    _io_nasti_w_bits_WIRE[1] <= _io_nasti_w_bits_T_1 @[src/main/scala/mini/Cache.scala 155:32]
    wire io_nasti_w_bits_w : { data : UInt<64>, strb : UInt<8>, last : UInt<1>} @[src/main/scala/junctions/nasti.scala 92:17]
    node _io_nasti_w_bits_w_strb_T = mux(UInt<1>("h1"), UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/junctions/nasti.scala 93:34]
    io_nasti_w_bits_w.strb <= _io_nasti_w_bits_w_strb_T @[src/main/scala/junctions/nasti.scala 93:12]
    io_nasti_w_bits_w.data <= _io_nasti_w_bits_WIRE[write_count] @[src/main/scala/junctions/nasti.scala 94:12]
    io_nasti_w_bits_w.last <= write_wrap_out @[src/main/scala/junctions/nasti.scala 95:12]
    io.nasti.w.bits <= io_nasti_w_bits_w @[src/main/scala/mini/Cache.scala 154:19]
    io.nasti.w.valid <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 159:20]
    io.nasti.b.ready <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 161:20]
    node _is_dirty_T = dshr(v, idx_reg) @[src/main/scala/mini/Cache.scala 164:19]
    node _is_dirty_T_1 = bits(_is_dirty_T, 0, 0) @[src/main/scala/mini/Cache.scala 164:19]
    node _is_dirty_T_2 = dshr(d, idx_reg) @[src/main/scala/mini/Cache.scala 164:33]
    node _is_dirty_T_3 = bits(_is_dirty_T_2, 0, 0) @[src/main/scala/mini/Cache.scala 164:33]
    node is_dirty = and(_is_dirty_T_1, _is_dirty_T_3) @[src/main/scala/mini/Cache.scala 164:29]
    node _T_23 = asUInt(UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 165:17]
    node _T_24 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
    node _T_25 = eq(_T_23, _T_24) @[src/main/scala/mini/Cache.scala 165:17]
    when _T_25 : @[src/main/scala/mini/Cache.scala 165:17]
      when io.cpu.req.valid : @[src/main/scala/mini/Cache.scala 167:30]
        node _state_T = orr(io.cpu.req.bits.mask) @[src/main/scala/mini/Cache.scala 168:43]
        node _state_T_1 = mux(_state_T, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/mini/Cache.scala 168:21]
        state <= _state_T_1 @[src/main/scala/mini/Cache.scala 168:15]
    else :
      node _T_26 = asUInt(UInt<1>("h1")) @[src/main/scala/mini/Cache.scala 165:17]
      node _T_27 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
      node _T_28 = eq(_T_26, _T_27) @[src/main/scala/mini/Cache.scala 165:17]
      when _T_28 : @[src/main/scala/mini/Cache.scala 165:17]
        when hit : @[src/main/scala/mini/Cache.scala 172:17]
          when io.cpu.req.valid : @[src/main/scala/mini/Cache.scala 173:32]
            node _state_T_2 = orr(io.cpu.req.bits.mask) @[src/main/scala/mini/Cache.scala 174:45]
            node _state_T_3 = mux(_state_T_2, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/mini/Cache.scala 174:23]
            state <= _state_T_3 @[src/main/scala/mini/Cache.scala 174:17]
          else :
            state <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 176:17]
        else :
          io.nasti.aw.valid <= is_dirty @[src/main/scala/mini/Cache.scala 179:27]
          node _io_nasti_ar_valid_T = eq(is_dirty, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 180:30]
          io.nasti.ar.valid <= _io_nasti_ar_valid_T @[src/main/scala/mini/Cache.scala 180:27]
          node _T_29 = and(io.nasti.aw.ready, io.nasti.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
          when _T_29 : @[src/main/scala/mini/Cache.scala 181:32]
            state <= UInt<2>("h3") @[src/main/scala/mini/Cache.scala 182:17]
          else :
            node _T_30 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
            when _T_30 : @[src/main/scala/mini/Cache.scala 183:38]
              state <= UInt<3>("h6") @[src/main/scala/mini/Cache.scala 184:17]
      else :
        node _T_31 = asUInt(UInt<2>("h2")) @[src/main/scala/mini/Cache.scala 165:17]
        node _T_32 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
        node _T_33 = eq(_T_31, _T_32) @[src/main/scala/mini/Cache.scala 165:17]
        when _T_33 : @[src/main/scala/mini/Cache.scala 165:17]
          node _T_34 = or(hit, is_alloc_reg) @[src/main/scala/mini/Cache.scala 189:16]
          node _T_35 = or(_T_34, io.cpu.abort) @[src/main/scala/mini/Cache.scala 189:32]
          when _T_35 : @[src/main/scala/mini/Cache.scala 189:49]
            state <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 190:15]
          else :
            io.nasti.aw.valid <= is_dirty @[src/main/scala/mini/Cache.scala 192:27]
            node _io_nasti_ar_valid_T_1 = eq(is_dirty, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 193:30]
            io.nasti.ar.valid <= _io_nasti_ar_valid_T_1 @[src/main/scala/mini/Cache.scala 193:27]
            node _T_36 = and(io.nasti.aw.ready, io.nasti.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
            when _T_36 : @[src/main/scala/mini/Cache.scala 194:32]
              state <= UInt<2>("h3") @[src/main/scala/mini/Cache.scala 195:17]
            else :
              node _T_37 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
              when _T_37 : @[src/main/scala/mini/Cache.scala 196:38]
                state <= UInt<3>("h6") @[src/main/scala/mini/Cache.scala 197:17]
        else :
          node _T_38 = asUInt(UInt<2>("h3")) @[src/main/scala/mini/Cache.scala 165:17]
          node _T_39 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
          node _T_40 = eq(_T_38, _T_39) @[src/main/scala/mini/Cache.scala 165:17]
          when _T_40 : @[src/main/scala/mini/Cache.scala 165:17]
            io.nasti.w.valid <= UInt<1>("h1") @[src/main/scala/mini/Cache.scala 202:24]
            when write_wrap_out : @[src/main/scala/mini/Cache.scala 203:28]
              state <= UInt<3>("h4") @[src/main/scala/mini/Cache.scala 204:15]
          else :
            node _T_41 = asUInt(UInt<3>("h4")) @[src/main/scala/mini/Cache.scala 165:17]
            node _T_42 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
            node _T_43 = eq(_T_41, _T_42) @[src/main/scala/mini/Cache.scala 165:17]
            when _T_43 : @[src/main/scala/mini/Cache.scala 165:17]
              io.nasti.b.ready <= UInt<1>("h1") @[src/main/scala/mini/Cache.scala 208:24]
              node _T_44 = and(io.nasti.b.ready, io.nasti.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
              when _T_44 : @[src/main/scala/mini/Cache.scala 209:29]
                state <= UInt<3>("h5") @[src/main/scala/mini/Cache.scala 210:15]
            else :
              node _T_45 = asUInt(UInt<3>("h5")) @[src/main/scala/mini/Cache.scala 165:17]
              node _T_46 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
              node _T_47 = eq(_T_45, _T_46) @[src/main/scala/mini/Cache.scala 165:17]
              when _T_47 : @[src/main/scala/mini/Cache.scala 165:17]
                io.nasti.ar.valid <= UInt<1>("h1") @[src/main/scala/mini/Cache.scala 214:25]
                node _T_48 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
                when _T_48 : @[src/main/scala/mini/Cache.scala 215:30]
                  state <= UInt<3>("h6") @[src/main/scala/mini/Cache.scala 216:15]
              else :
                node _T_49 = asUInt(UInt<3>("h6")) @[src/main/scala/mini/Cache.scala 165:17]
                node _T_50 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
                node _T_51 = eq(_T_49, _T_50) @[src/main/scala/mini/Cache.scala 165:17]
                when _T_51 : @[src/main/scala/mini/Cache.scala 165:17]
                  when read_wrap_out : @[src/main/scala/mini/Cache.scala 220:27]
                    node _state_T_4 = orr(cpu_mask) @[src/main/scala/mini/Cache.scala 221:31]
                    node _state_T_5 = mux(_state_T_4, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 221:21]
                    state <= _state_T_5 @[src/main/scala/mini/Cache.scala 221:15]


  module Cache_1 :
    input clock : Clock
    input reset : Reset
    output io : { cpu : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, nasti : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}} @[src/main/scala/mini/Cache.scala 53:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 57:22]
    reg v : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[src/main/scala/mini/Cache.scala 59:18]
    reg d : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[src/main/scala/mini/Cache.scala 60:18]
    smem metaMem : { tag : UInt<20>} [256] @[src/main/scala/mini/Cache.scala 61:28]
    smem dataMem_0 : UInt<8>[4] [256] @[src/main/scala/mini/Cache.scala 62:45]
    smem dataMem_1 : UInt<8>[4] [256] @[src/main/scala/mini/Cache.scala 62:45]
    smem dataMem_2 : UInt<8>[4] [256] @[src/main/scala/mini/Cache.scala 62:45]
    smem dataMem_3 : UInt<8>[4] [256] @[src/main/scala/mini/Cache.scala 62:45]
    reg addr_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr_reg) @[src/main/scala/mini/Cache.scala 64:21]
    reg cpu_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), cpu_data) @[src/main/scala/mini/Cache.scala 65:21]
    reg cpu_mask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cpu_mask) @[src/main/scala/mini/Cache.scala 66:21]
    node _T = and(io.nasti.r.ready, io.nasti.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg read_count : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire read_wrap_out : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    read_wrap_out <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(read_count, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(read_count, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      read_count <= _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      read_wrap_out <= wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _T_1 = and(io.nasti.w.ready, io.nasti.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg write_count : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire write_wrap_out : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    write_wrap_out <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T_1 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(write_count, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(write_count, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      write_count <= _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      write_wrap_out <= wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node is_idle = eq(state, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 73:23]
    node is_read = eq(state, UInt<1>("h1")) @[src/main/scala/mini/Cache.scala 74:23]
    node is_write = eq(state, UInt<2>("h2")) @[src/main/scala/mini/Cache.scala 75:24]
    node _is_alloc_T = eq(state, UInt<3>("h6")) @[src/main/scala/mini/Cache.scala 76:24]
    node is_alloc = and(_is_alloc_T, read_wrap_out) @[src/main/scala/mini/Cache.scala 76:36]
    reg is_alloc_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), is_alloc_reg) @[src/main/scala/mini/Cache.scala 77:29]
    is_alloc_reg <= is_alloc @[src/main/scala/mini/Cache.scala 77:29]
    wire hit : UInt<1> @[src/main/scala/mini/Cache.scala 79:17]
    node _wen_T = or(hit, is_alloc_reg) @[src/main/scala/mini/Cache.scala 80:30]
    node _wen_T_1 = and(is_write, _wen_T) @[src/main/scala/mini/Cache.scala 80:22]
    node _wen_T_2 = eq(io.cpu.abort, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 80:50]
    node _wen_T_3 = and(_wen_T_1, _wen_T_2) @[src/main/scala/mini/Cache.scala 80:47]
    node wen = or(_wen_T_3, is_alloc) @[src/main/scala/mini/Cache.scala 80:64]
    node _ren_T = eq(wen, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 81:13]
    node _ren_T_1 = or(is_idle, is_read) @[src/main/scala/mini/Cache.scala 81:30]
    node _ren_T_2 = and(_ren_T, _ren_T_1) @[src/main/scala/mini/Cache.scala 81:18]
    node ren = and(_ren_T_2, io.cpu.req.valid) @[src/main/scala/mini/Cache.scala 81:42]
    reg ren_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_reg) @[src/main/scala/mini/Cache.scala 82:24]
    ren_reg <= ren @[src/main/scala/mini/Cache.scala 82:24]
    node idx = bits(io.cpu.req.bits.addr, 11, 4) @[src/main/scala/mini/Cache.scala 85:17]
    node tag_reg = bits(addr_reg, 31, 12) @[src/main/scala/mini/Cache.scala 86:25]
    node idx_reg = bits(addr_reg, 11, 4) @[src/main/scala/mini/Cache.scala 87:25]
    node off_reg = bits(addr_reg, 3, 2) @[src/main/scala/mini/Cache.scala 88:25]
    wire _rmeta_WIRE : UInt<8> @[src/main/scala/mini/Cache.scala 90:27]
    _rmeta_WIRE is invalid @[src/main/scala/mini/Cache.scala 90:27]
    when ren : @[src/main/scala/mini/Cache.scala 90:27]
      _rmeta_WIRE <= idx @[src/main/scala/mini/Cache.scala 90:27]
      read mport rmeta = metaMem[_rmeta_WIRE], clock @[src/main/scala/mini/Cache.scala 90:27]
    wire _rdata_WIRE : UInt<8> @[src/main/scala/mini/Cache.scala 91:38]
    _rdata_WIRE is invalid @[src/main/scala/mini/Cache.scala 91:38]
    when ren : @[src/main/scala/mini/Cache.scala 91:38]
      _rdata_WIRE <= idx @[src/main/scala/mini/Cache.scala 91:38]
      read mport rdata_MPORT = dataMem_0[_rdata_WIRE], clock @[src/main/scala/mini/Cache.scala 91:38]
    node rdata_lo = cat(rdata_MPORT[1], rdata_MPORT[0]) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_hi = cat(rdata_MPORT[3], rdata_MPORT[2]) @[src/main/scala/mini/Cache.scala 91:49]
    node _rdata_T = cat(rdata_hi, rdata_lo) @[src/main/scala/mini/Cache.scala 91:49]
    wire _rdata_WIRE_1 : UInt<8> @[src/main/scala/mini/Cache.scala 91:38]
    _rdata_WIRE_1 is invalid @[src/main/scala/mini/Cache.scala 91:38]
    when ren : @[src/main/scala/mini/Cache.scala 91:38]
      _rdata_WIRE_1 <= idx @[src/main/scala/mini/Cache.scala 91:38]
      read mport rdata_MPORT_1 = dataMem_1[_rdata_WIRE_1], clock @[src/main/scala/mini/Cache.scala 91:38]
    node rdata_lo_1 = cat(rdata_MPORT_1[1], rdata_MPORT_1[0]) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_hi_1 = cat(rdata_MPORT_1[3], rdata_MPORT_1[2]) @[src/main/scala/mini/Cache.scala 91:49]
    node _rdata_T_1 = cat(rdata_hi_1, rdata_lo_1) @[src/main/scala/mini/Cache.scala 91:49]
    wire _rdata_WIRE_2 : UInt<8> @[src/main/scala/mini/Cache.scala 91:38]
    _rdata_WIRE_2 is invalid @[src/main/scala/mini/Cache.scala 91:38]
    when ren : @[src/main/scala/mini/Cache.scala 91:38]
      _rdata_WIRE_2 <= idx @[src/main/scala/mini/Cache.scala 91:38]
      read mport rdata_MPORT_2 = dataMem_2[_rdata_WIRE_2], clock @[src/main/scala/mini/Cache.scala 91:38]
    node rdata_lo_2 = cat(rdata_MPORT_2[1], rdata_MPORT_2[0]) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_hi_2 = cat(rdata_MPORT_2[3], rdata_MPORT_2[2]) @[src/main/scala/mini/Cache.scala 91:49]
    node _rdata_T_2 = cat(rdata_hi_2, rdata_lo_2) @[src/main/scala/mini/Cache.scala 91:49]
    wire _rdata_WIRE_3 : UInt<8> @[src/main/scala/mini/Cache.scala 91:38]
    _rdata_WIRE_3 is invalid @[src/main/scala/mini/Cache.scala 91:38]
    when ren : @[src/main/scala/mini/Cache.scala 91:38]
      _rdata_WIRE_3 <= idx @[src/main/scala/mini/Cache.scala 91:38]
      read mport rdata_MPORT_3 = dataMem_3[_rdata_WIRE_3], clock @[src/main/scala/mini/Cache.scala 91:38]
    node rdata_lo_3 = cat(rdata_MPORT_3[1], rdata_MPORT_3[0]) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_hi_3 = cat(rdata_MPORT_3[3], rdata_MPORT_3[2]) @[src/main/scala/mini/Cache.scala 91:49]
    node _rdata_T_3 = cat(rdata_hi_3, rdata_lo_3) @[src/main/scala/mini/Cache.scala 91:49]
    node rdata_lo_4 = cat(_rdata_T_1, _rdata_T) @[src/main/scala/mini/Cache.scala 91:18]
    node rdata_hi_4 = cat(_rdata_T_3, _rdata_T_2) @[src/main/scala/mini/Cache.scala 91:18]
    node rdata = cat(rdata_hi_4, rdata_lo_4) @[src/main/scala/mini/Cache.scala 91:18]
    reg rdata_buf : UInt<128>, clock with :
      reset => (UInt<1>("h0"), rdata_buf) @[src/main/scala/mini/Cache.scala 92:28]
    when ren_reg : @[src/main/scala/mini/Cache.scala 92:28]
      rdata_buf <= rdata @[src/main/scala/mini/Cache.scala 92:28]
    reg refill_buf : UInt<64>[2], clock with :
      reset => (UInt<1>("h0"), refill_buf) @[src/main/scala/mini/Cache.scala 93:23]
    node _read_T = cat(refill_buf[1], refill_buf[0]) @[src/main/scala/mini/Cache.scala 94:43]
    node _read_T_1 = mux(ren_reg, rdata, rdata_buf) @[src/main/scala/mini/Cache.scala 94:54]
    node read = mux(is_alloc_reg, _read_T, _read_T_1) @[src/main/scala/mini/Cache.scala 94:17]
    node _hit_T = dshr(v, idx_reg) @[src/main/scala/mini/Cache.scala 96:11]
    node _hit_T_1 = bits(_hit_T, 0, 0) @[src/main/scala/mini/Cache.scala 96:11]
    node _hit_T_2 = eq(rmeta.tag, tag_reg) @[src/main/scala/mini/Cache.scala 96:34]
    node _hit_T_3 = and(_hit_T_1, _hit_T_2) @[src/main/scala/mini/Cache.scala 96:21]
    hit <= _hit_T_3 @[src/main/scala/mini/Cache.scala 96:7]
    node _io_cpu_resp_bits_data_T = bits(read, 31, 0) @[src/main/scala/mini/Cache.scala 99:62]
    node _io_cpu_resp_bits_data_T_1 = bits(read, 63, 32) @[src/main/scala/mini/Cache.scala 99:62]
    node _io_cpu_resp_bits_data_T_2 = bits(read, 95, 64) @[src/main/scala/mini/Cache.scala 99:62]
    node _io_cpu_resp_bits_data_T_3 = bits(read, 127, 96) @[src/main/scala/mini/Cache.scala 99:62]
    wire _io_cpu_resp_bits_data_WIRE : UInt<32>[4] @[src/main/scala/mini/Cache.scala 99:52]
    _io_cpu_resp_bits_data_WIRE[0] <= _io_cpu_resp_bits_data_T @[src/main/scala/mini/Cache.scala 99:52]
    _io_cpu_resp_bits_data_WIRE[1] <= _io_cpu_resp_bits_data_T_1 @[src/main/scala/mini/Cache.scala 99:52]
    _io_cpu_resp_bits_data_WIRE[2] <= _io_cpu_resp_bits_data_T_2 @[src/main/scala/mini/Cache.scala 99:52]
    _io_cpu_resp_bits_data_WIRE[3] <= _io_cpu_resp_bits_data_T_3 @[src/main/scala/mini/Cache.scala 99:52]
    io.cpu.resp.bits.data <= _io_cpu_resp_bits_data_WIRE[off_reg] @[src/main/scala/mini/Cache.scala 99:25]
    node _io_cpu_resp_valid_T = and(is_read, hit) @[src/main/scala/mini/Cache.scala 100:43]
    node _io_cpu_resp_valid_T_1 = or(is_idle, _io_cpu_resp_valid_T) @[src/main/scala/mini/Cache.scala 100:32]
    node _io_cpu_resp_valid_T_2 = orr(cpu_mask) @[src/main/scala/mini/Cache.scala 100:79]
    node _io_cpu_resp_valid_T_3 = eq(_io_cpu_resp_valid_T_2, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 100:69]
    node _io_cpu_resp_valid_T_4 = and(is_alloc_reg, _io_cpu_resp_valid_T_3) @[src/main/scala/mini/Cache.scala 100:66]
    node _io_cpu_resp_valid_T_5 = or(_io_cpu_resp_valid_T_1, _io_cpu_resp_valid_T_4) @[src/main/scala/mini/Cache.scala 100:50]
    io.cpu.resp.valid <= _io_cpu_resp_valid_T_5 @[src/main/scala/mini/Cache.scala 100:21]
    when io.cpu.resp.valid : @[src/main/scala/mini/Cache.scala 102:27]
      addr_reg <= io.cpu.req.bits.addr @[src/main/scala/mini/Cache.scala 103:14]
      cpu_data <= io.cpu.req.bits.data @[src/main/scala/mini/Cache.scala 104:14]
      cpu_mask <= io.cpu.req.bits.mask @[src/main/scala/mini/Cache.scala 105:14]
    wire wmeta : { tag : UInt<20>} @[src/main/scala/mini/Cache.scala 108:19]
    wmeta.tag <= tag_reg @[src/main/scala/mini/Cache.scala 109:13]
    node _wmask_T = eq(is_alloc, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 111:19]
    node _wmask_T_1 = cat(off_reg, UInt<2>("h0")) @[src/main/scala/mini/Cache.scala 111:46]
    node _wmask_T_2 = dshl(cpu_mask, _wmask_T_1) @[src/main/scala/mini/Cache.scala 111:40]
    node _wmask_T_3 = cvt(_wmask_T_2) @[src/main/scala/mini/Cache.scala 111:80]
    node wmask = mux(_wmask_T, _wmask_T_3, asSInt(UInt<1>("h1"))) @[src/main/scala/mini/Cache.scala 111:18]
    node _wdata_T = eq(is_alloc, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 113:5]
    node _wdata_T_1 = cat(cpu_data, cpu_data) @[src/main/scala/mini/Cache.scala 114:9]
    node _wdata_T_2 = cat(_wdata_T_1, _wdata_T_1) @[src/main/scala/mini/Cache.scala 114:9]
    node _wdata_T_3 = cat(io.nasti.r.bits.data, refill_buf[0]) @[src/main/scala/mini/Cache.scala 116:13]
    node wdata = mux(_wdata_T, _wdata_T_2, _wdata_T_3) @[src/main/scala/mini/Cache.scala 112:18]
    when wen : @[src/main/scala/mini/Cache.scala 118:13]
      node _v_T = dshl(UInt<1>("h1"), idx_reg) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_1 = or(v, _v_T) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_2 = not(v) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_3 = or(_v_T_2, _v_T) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_4 = not(_v_T_3) @[src/main/scala/mini/Cache.scala 119:18]
      node _v_T_5 = mux(UInt<1>("h1"), _v_T_1, _v_T_4) @[src/main/scala/mini/Cache.scala 119:18]
      v <= _v_T_5 @[src/main/scala/mini/Cache.scala 119:7]
      node _d_T = eq(is_alloc, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 120:28]
      node _d_T_1 = dshl(UInt<1>("h1"), idx_reg) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_2 = or(d, _d_T_1) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_3 = not(d) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_4 = or(_d_T_3, _d_T_1) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_5 = not(_d_T_4) @[src/main/scala/mini/Cache.scala 120:18]
      node _d_T_6 = mux(_d_T, _d_T_2, _d_T_5) @[src/main/scala/mini/Cache.scala 120:18]
      d <= _d_T_6 @[src/main/scala/mini/Cache.scala 120:7]
      when is_alloc : @[src/main/scala/mini/Cache.scala 121:20]
        write mport MPORT = metaMem[idx_reg], clock @[src/main/scala/mini/Cache.scala 122:20]
        MPORT <= wmeta @[src/main/scala/mini/Cache.scala 122:20]
      node _data_T = bits(wdata, 7, 0) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_1 = bits(wdata, 15, 8) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_2 = bits(wdata, 23, 16) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_3 = bits(wdata, 31, 24) @[src/main/scala/mini/Cache.scala 126:55]
      wire data : UInt<8>[4] @[src/main/scala/mini/Cache.scala 126:44]
      data[0] <= _data_T @[src/main/scala/mini/Cache.scala 126:44]
      data[1] <= _data_T_1 @[src/main/scala/mini/Cache.scala 126:44]
      data[2] <= _data_T_2 @[src/main/scala/mini/Cache.scala 126:44]
      data[3] <= _data_T_3 @[src/main/scala/mini/Cache.scala 126:44]
      node _T_2 = bits(wmask, 3, 0) @[src/main/scala/mini/Cache.scala 127:39]
      node _T_3 = bits(_T_2, 0, 0) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_4 = bits(_T_2, 1, 1) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_5 = bits(_T_2, 2, 2) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_6 = bits(_T_2, 3, 3) @[src/main/scala/mini/Cache.scala 127:74]
      write mport MPORT_1 = dataMem_0[idx_reg], clock @[src/main/scala/mini/Cache.scala 127:18]
      when _T_3 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_1[0] <= data[0] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_4 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_1[1] <= data[1] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_5 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_1[2] <= data[2] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_6 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_1[3] <= data[3] @[src/main/scala/mini/Cache.scala 127:18]
      node _data_T_4 = bits(wdata, 39, 32) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_5 = bits(wdata, 47, 40) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_6 = bits(wdata, 55, 48) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_7 = bits(wdata, 63, 56) @[src/main/scala/mini/Cache.scala 126:55]
      wire data_1 : UInt<8>[4] @[src/main/scala/mini/Cache.scala 126:44]
      data_1[0] <= _data_T_4 @[src/main/scala/mini/Cache.scala 126:44]
      data_1[1] <= _data_T_5 @[src/main/scala/mini/Cache.scala 126:44]
      data_1[2] <= _data_T_6 @[src/main/scala/mini/Cache.scala 126:44]
      data_1[3] <= _data_T_7 @[src/main/scala/mini/Cache.scala 126:44]
      node _T_7 = bits(wmask, 7, 4) @[src/main/scala/mini/Cache.scala 127:39]
      node _T_8 = bits(_T_7, 0, 0) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_9 = bits(_T_7, 1, 1) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_10 = bits(_T_7, 2, 2) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_11 = bits(_T_7, 3, 3) @[src/main/scala/mini/Cache.scala 127:74]
      write mport MPORT_2 = dataMem_1[idx_reg], clock @[src/main/scala/mini/Cache.scala 127:18]
      when _T_8 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_2[0] <= data_1[0] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_9 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_2[1] <= data_1[1] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_10 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_2[2] <= data_1[2] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_11 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_2[3] <= data_1[3] @[src/main/scala/mini/Cache.scala 127:18]
      node _data_T_8 = bits(wdata, 71, 64) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_9 = bits(wdata, 79, 72) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_10 = bits(wdata, 87, 80) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_11 = bits(wdata, 95, 88) @[src/main/scala/mini/Cache.scala 126:55]
      wire data_2 : UInt<8>[4] @[src/main/scala/mini/Cache.scala 126:44]
      data_2[0] <= _data_T_8 @[src/main/scala/mini/Cache.scala 126:44]
      data_2[1] <= _data_T_9 @[src/main/scala/mini/Cache.scala 126:44]
      data_2[2] <= _data_T_10 @[src/main/scala/mini/Cache.scala 126:44]
      data_2[3] <= _data_T_11 @[src/main/scala/mini/Cache.scala 126:44]
      node _T_12 = bits(wmask, 11, 8) @[src/main/scala/mini/Cache.scala 127:39]
      node _T_13 = bits(_T_12, 0, 0) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_14 = bits(_T_12, 1, 1) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_15 = bits(_T_12, 2, 2) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_16 = bits(_T_12, 3, 3) @[src/main/scala/mini/Cache.scala 127:74]
      write mport MPORT_3 = dataMem_2[idx_reg], clock @[src/main/scala/mini/Cache.scala 127:18]
      when _T_13 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_3[0] <= data_2[0] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_14 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_3[1] <= data_2[1] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_15 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_3[2] <= data_2[2] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_16 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_3[3] <= data_2[3] @[src/main/scala/mini/Cache.scala 127:18]
      node _data_T_12 = bits(wdata, 103, 96) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_13 = bits(wdata, 111, 104) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_14 = bits(wdata, 119, 112) @[src/main/scala/mini/Cache.scala 126:55]
      node _data_T_15 = bits(wdata, 127, 120) @[src/main/scala/mini/Cache.scala 126:55]
      wire data_3 : UInt<8>[4] @[src/main/scala/mini/Cache.scala 126:44]
      data_3[0] <= _data_T_12 @[src/main/scala/mini/Cache.scala 126:44]
      data_3[1] <= _data_T_13 @[src/main/scala/mini/Cache.scala 126:44]
      data_3[2] <= _data_T_14 @[src/main/scala/mini/Cache.scala 126:44]
      data_3[3] <= _data_T_15 @[src/main/scala/mini/Cache.scala 126:44]
      node _T_17 = bits(wmask, 15, 12) @[src/main/scala/mini/Cache.scala 127:39]
      node _T_18 = bits(_T_17, 0, 0) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_19 = bits(_T_17, 1, 1) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_20 = bits(_T_17, 2, 2) @[src/main/scala/mini/Cache.scala 127:74]
      node _T_21 = bits(_T_17, 3, 3) @[src/main/scala/mini/Cache.scala 127:74]
      write mport MPORT_4 = dataMem_3[idx_reg], clock @[src/main/scala/mini/Cache.scala 127:18]
      when _T_18 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_4[0] <= data_3[0] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_19 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_4[1] <= data_3[1] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_20 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_4[2] <= data_3[2] @[src/main/scala/mini/Cache.scala 127:18]
      when _T_21 : @[src/main/scala/mini/Cache.scala 127:18]
        MPORT_4[3] <= data_3[3] @[src/main/scala/mini/Cache.scala 127:18]
    node _io_nasti_ar_bits_T = cat(tag_reg, idx_reg) @[src/main/scala/mini/Cache.scala 134:9]
    node _io_nasti_ar_bits_T_1 = dshl(_io_nasti_ar_bits_T, UInt<3>("h4")) @[src/main/scala/mini/Cache.scala 134:28]
    wire io_nasti_ar_bits_aw : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>} @[src/main/scala/junctions/nasti.scala 63:18]
    io_nasti_ar_bits_aw.id <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 64:11]
    io_nasti_ar_bits_aw.addr <= _io_nasti_ar_bits_T_1 @[src/main/scala/junctions/nasti.scala 65:13]
    io_nasti_ar_bits_aw.len <= UInt<1>("h1") @[src/main/scala/junctions/nasti.scala 66:12]
    io_nasti_ar_bits_aw.size <= UInt<2>("h3") @[src/main/scala/junctions/nasti.scala 67:13]
    io_nasti_ar_bits_aw.burst <= UInt<2>("h1") @[src/main/scala/junctions/nasti.scala 68:14]
    io_nasti_ar_bits_aw.lock <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 69:13]
    io_nasti_ar_bits_aw.cache <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 70:14]
    io_nasti_ar_bits_aw.prot <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 71:13]
    io_nasti_ar_bits_aw.qos <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 72:12]
    io.nasti.ar.bits <= io_nasti_ar_bits_aw @[src/main/scala/mini/Cache.scala 132:20]
    io.nasti.ar.valid <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 138:21]
    node _io_nasti_r_ready_T = eq(state, UInt<3>("h6")) @[src/main/scala/mini/Cache.scala 140:29]
    io.nasti.r.ready <= _io_nasti_r_ready_T @[src/main/scala/mini/Cache.scala 140:20]
    node _T_22 = and(io.nasti.r.ready, io.nasti.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    when _T_22 : @[src/main/scala/mini/Cache.scala 141:25]
      refill_buf[read_count] <= io.nasti.r.bits.data @[src/main/scala/mini/Cache.scala 142:28]
    node _io_nasti_aw_bits_T = cat(rmeta.tag, idx_reg) @[src/main/scala/mini/Cache.scala 148:9]
    node _io_nasti_aw_bits_T_1 = dshl(_io_nasti_aw_bits_T, UInt<3>("h4")) @[src/main/scala/mini/Cache.scala 148:30]
    wire io_nasti_aw_bits_aw : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>} @[src/main/scala/junctions/nasti.scala 63:18]
    io_nasti_aw_bits_aw.id <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 64:11]
    io_nasti_aw_bits_aw.addr <= _io_nasti_aw_bits_T_1 @[src/main/scala/junctions/nasti.scala 65:13]
    io_nasti_aw_bits_aw.len <= UInt<1>("h1") @[src/main/scala/junctions/nasti.scala 66:12]
    io_nasti_aw_bits_aw.size <= UInt<2>("h3") @[src/main/scala/junctions/nasti.scala 67:13]
    io_nasti_aw_bits_aw.burst <= UInt<2>("h1") @[src/main/scala/junctions/nasti.scala 68:14]
    io_nasti_aw_bits_aw.lock <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 69:13]
    io_nasti_aw_bits_aw.cache <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 70:14]
    io_nasti_aw_bits_aw.prot <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 71:13]
    io_nasti_aw_bits_aw.qos <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 72:12]
    io.nasti.aw.bits <= io_nasti_aw_bits_aw @[src/main/scala/mini/Cache.scala 146:20]
    io.nasti.aw.valid <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 152:21]
    node _io_nasti_w_bits_T = bits(read, 63, 0) @[src/main/scala/mini/Cache.scala 155:42]
    node _io_nasti_w_bits_T_1 = bits(read, 127, 64) @[src/main/scala/mini/Cache.scala 155:42]
    wire _io_nasti_w_bits_WIRE : UInt<64>[2] @[src/main/scala/mini/Cache.scala 155:32]
    _io_nasti_w_bits_WIRE[0] <= _io_nasti_w_bits_T @[src/main/scala/mini/Cache.scala 155:32]
    _io_nasti_w_bits_WIRE[1] <= _io_nasti_w_bits_T_1 @[src/main/scala/mini/Cache.scala 155:32]
    wire io_nasti_w_bits_w : { data : UInt<64>, strb : UInt<8>, last : UInt<1>} @[src/main/scala/junctions/nasti.scala 92:17]
    node _io_nasti_w_bits_w_strb_T = mux(UInt<1>("h1"), UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/junctions/nasti.scala 93:34]
    io_nasti_w_bits_w.strb <= _io_nasti_w_bits_w_strb_T @[src/main/scala/junctions/nasti.scala 93:12]
    io_nasti_w_bits_w.data <= _io_nasti_w_bits_WIRE[write_count] @[src/main/scala/junctions/nasti.scala 94:12]
    io_nasti_w_bits_w.last <= write_wrap_out @[src/main/scala/junctions/nasti.scala 95:12]
    io.nasti.w.bits <= io_nasti_w_bits_w @[src/main/scala/mini/Cache.scala 154:19]
    io.nasti.w.valid <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 159:20]
    io.nasti.b.ready <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 161:20]
    node _is_dirty_T = dshr(v, idx_reg) @[src/main/scala/mini/Cache.scala 164:19]
    node _is_dirty_T_1 = bits(_is_dirty_T, 0, 0) @[src/main/scala/mini/Cache.scala 164:19]
    node _is_dirty_T_2 = dshr(d, idx_reg) @[src/main/scala/mini/Cache.scala 164:33]
    node _is_dirty_T_3 = bits(_is_dirty_T_2, 0, 0) @[src/main/scala/mini/Cache.scala 164:33]
    node is_dirty = and(_is_dirty_T_1, _is_dirty_T_3) @[src/main/scala/mini/Cache.scala 164:29]
    node _T_23 = asUInt(UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 165:17]
    node _T_24 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
    node _T_25 = eq(_T_23, _T_24) @[src/main/scala/mini/Cache.scala 165:17]
    when _T_25 : @[src/main/scala/mini/Cache.scala 165:17]
      when io.cpu.req.valid : @[src/main/scala/mini/Cache.scala 167:30]
        node _state_T = orr(io.cpu.req.bits.mask) @[src/main/scala/mini/Cache.scala 168:43]
        node _state_T_1 = mux(_state_T, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/mini/Cache.scala 168:21]
        state <= _state_T_1 @[src/main/scala/mini/Cache.scala 168:15]
    else :
      node _T_26 = asUInt(UInt<1>("h1")) @[src/main/scala/mini/Cache.scala 165:17]
      node _T_27 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
      node _T_28 = eq(_T_26, _T_27) @[src/main/scala/mini/Cache.scala 165:17]
      when _T_28 : @[src/main/scala/mini/Cache.scala 165:17]
        when hit : @[src/main/scala/mini/Cache.scala 172:17]
          when io.cpu.req.valid : @[src/main/scala/mini/Cache.scala 173:32]
            node _state_T_2 = orr(io.cpu.req.bits.mask) @[src/main/scala/mini/Cache.scala 174:45]
            node _state_T_3 = mux(_state_T_2, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/mini/Cache.scala 174:23]
            state <= _state_T_3 @[src/main/scala/mini/Cache.scala 174:17]
          else :
            state <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 176:17]
        else :
          io.nasti.aw.valid <= is_dirty @[src/main/scala/mini/Cache.scala 179:27]
          node _io_nasti_ar_valid_T = eq(is_dirty, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 180:30]
          io.nasti.ar.valid <= _io_nasti_ar_valid_T @[src/main/scala/mini/Cache.scala 180:27]
          node _T_29 = and(io.nasti.aw.ready, io.nasti.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
          when _T_29 : @[src/main/scala/mini/Cache.scala 181:32]
            state <= UInt<2>("h3") @[src/main/scala/mini/Cache.scala 182:17]
          else :
            node _T_30 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
            when _T_30 : @[src/main/scala/mini/Cache.scala 183:38]
              state <= UInt<3>("h6") @[src/main/scala/mini/Cache.scala 184:17]
      else :
        node _T_31 = asUInt(UInt<2>("h2")) @[src/main/scala/mini/Cache.scala 165:17]
        node _T_32 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
        node _T_33 = eq(_T_31, _T_32) @[src/main/scala/mini/Cache.scala 165:17]
        when _T_33 : @[src/main/scala/mini/Cache.scala 165:17]
          node _T_34 = or(hit, is_alloc_reg) @[src/main/scala/mini/Cache.scala 189:16]
          node _T_35 = or(_T_34, io.cpu.abort) @[src/main/scala/mini/Cache.scala 189:32]
          when _T_35 : @[src/main/scala/mini/Cache.scala 189:49]
            state <= UInt<1>("h0") @[src/main/scala/mini/Cache.scala 190:15]
          else :
            io.nasti.aw.valid <= is_dirty @[src/main/scala/mini/Cache.scala 192:27]
            node _io_nasti_ar_valid_T_1 = eq(is_dirty, UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 193:30]
            io.nasti.ar.valid <= _io_nasti_ar_valid_T_1 @[src/main/scala/mini/Cache.scala 193:27]
            node _T_36 = and(io.nasti.aw.ready, io.nasti.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
            when _T_36 : @[src/main/scala/mini/Cache.scala 194:32]
              state <= UInt<2>("h3") @[src/main/scala/mini/Cache.scala 195:17]
            else :
              node _T_37 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
              when _T_37 : @[src/main/scala/mini/Cache.scala 196:38]
                state <= UInt<3>("h6") @[src/main/scala/mini/Cache.scala 197:17]
        else :
          node _T_38 = asUInt(UInt<2>("h3")) @[src/main/scala/mini/Cache.scala 165:17]
          node _T_39 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
          node _T_40 = eq(_T_38, _T_39) @[src/main/scala/mini/Cache.scala 165:17]
          when _T_40 : @[src/main/scala/mini/Cache.scala 165:17]
            io.nasti.w.valid <= UInt<1>("h1") @[src/main/scala/mini/Cache.scala 202:24]
            when write_wrap_out : @[src/main/scala/mini/Cache.scala 203:28]
              state <= UInt<3>("h4") @[src/main/scala/mini/Cache.scala 204:15]
          else :
            node _T_41 = asUInt(UInt<3>("h4")) @[src/main/scala/mini/Cache.scala 165:17]
            node _T_42 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
            node _T_43 = eq(_T_41, _T_42) @[src/main/scala/mini/Cache.scala 165:17]
            when _T_43 : @[src/main/scala/mini/Cache.scala 165:17]
              io.nasti.b.ready <= UInt<1>("h1") @[src/main/scala/mini/Cache.scala 208:24]
              node _T_44 = and(io.nasti.b.ready, io.nasti.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
              when _T_44 : @[src/main/scala/mini/Cache.scala 209:29]
                state <= UInt<3>("h5") @[src/main/scala/mini/Cache.scala 210:15]
            else :
              node _T_45 = asUInt(UInt<3>("h5")) @[src/main/scala/mini/Cache.scala 165:17]
              node _T_46 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
              node _T_47 = eq(_T_45, _T_46) @[src/main/scala/mini/Cache.scala 165:17]
              when _T_47 : @[src/main/scala/mini/Cache.scala 165:17]
                io.nasti.ar.valid <= UInt<1>("h1") @[src/main/scala/mini/Cache.scala 214:25]
                node _T_48 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
                when _T_48 : @[src/main/scala/mini/Cache.scala 215:30]
                  state <= UInt<3>("h6") @[src/main/scala/mini/Cache.scala 216:15]
              else :
                node _T_49 = asUInt(UInt<3>("h6")) @[src/main/scala/mini/Cache.scala 165:17]
                node _T_50 = asUInt(state) @[src/main/scala/mini/Cache.scala 165:17]
                node _T_51 = eq(_T_49, _T_50) @[src/main/scala/mini/Cache.scala 165:17]
                when _T_51 : @[src/main/scala/mini/Cache.scala 165:17]
                  when read_wrap_out : @[src/main/scala/mini/Cache.scala 220:27]
                    node _state_T_4 = orr(cpu_mask) @[src/main/scala/mini/Cache.scala 221:31]
                    node _state_T_5 = mux(_state_T_4, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/mini/Cache.scala 221:21]
                    state <= _state_T_5 @[src/main/scala/mini/Cache.scala 221:15]


  module MemArbiter :
    input clock : Clock
    input reset : Reset
    output io : { flip icache : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip dcache : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, nasti : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}} @[src/main/scala/mini/Tile.scala 20:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/mini/Tile.scala 23:22]
    io.nasti.aw.bits <= io.dcache.aw.bits @[src/main/scala/mini/Tile.scala 26:20]
    node _io_nasti_aw_valid_T = eq(state, UInt<1>("h0")) @[src/main/scala/mini/Tile.scala 27:52]
    node _io_nasti_aw_valid_T_1 = and(io.dcache.aw.valid, _io_nasti_aw_valid_T) @[src/main/scala/mini/Tile.scala 27:43]
    io.nasti.aw.valid <= _io_nasti_aw_valid_T_1 @[src/main/scala/mini/Tile.scala 27:21]
    node _io_dcache_aw_ready_T = eq(state, UInt<1>("h0")) @[src/main/scala/mini/Tile.scala 28:52]
    node _io_dcache_aw_ready_T_1 = and(io.nasti.aw.ready, _io_dcache_aw_ready_T) @[src/main/scala/mini/Tile.scala 28:43]
    io.dcache.aw.ready <= _io_dcache_aw_ready_T_1 @[src/main/scala/mini/Tile.scala 28:22]
    io.icache.aw.bits.qos is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.bits.prot is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.bits.cache is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.bits.lock is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.bits.burst is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.bits.size is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.bits.len is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.bits.addr is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.bits.id is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.valid is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.icache.aw.ready is invalid @[src/main/scala/mini/Tile.scala 29:16]
    io.nasti.w.bits <= io.dcache.w.bits @[src/main/scala/mini/Tile.scala 32:19]
    node _io_nasti_w_valid_T = eq(state, UInt<2>("h3")) @[src/main/scala/mini/Tile.scala 33:50]
    node _io_nasti_w_valid_T_1 = and(io.dcache.w.valid, _io_nasti_w_valid_T) @[src/main/scala/mini/Tile.scala 33:41]
    io.nasti.w.valid <= _io_nasti_w_valid_T_1 @[src/main/scala/mini/Tile.scala 33:20]
    node _io_dcache_w_ready_T = eq(state, UInt<2>("h3")) @[src/main/scala/mini/Tile.scala 34:50]
    node _io_dcache_w_ready_T_1 = and(io.nasti.w.ready, _io_dcache_w_ready_T) @[src/main/scala/mini/Tile.scala 34:41]
    io.dcache.w.ready <= _io_dcache_w_ready_T_1 @[src/main/scala/mini/Tile.scala 34:21]
    io.icache.w.bits.last is invalid @[src/main/scala/mini/Tile.scala 35:15]
    io.icache.w.bits.strb is invalid @[src/main/scala/mini/Tile.scala 35:15]
    io.icache.w.bits.data is invalid @[src/main/scala/mini/Tile.scala 35:15]
    io.icache.w.valid is invalid @[src/main/scala/mini/Tile.scala 35:15]
    io.icache.w.ready is invalid @[src/main/scala/mini/Tile.scala 35:15]
    io.dcache.b.bits <= io.nasti.b.bits @[src/main/scala/mini/Tile.scala 38:20]
    node _io_dcache_b_valid_T = eq(state, UInt<3>("h4")) @[src/main/scala/mini/Tile.scala 39:50]
    node _io_dcache_b_valid_T_1 = and(io.nasti.b.valid, _io_dcache_b_valid_T) @[src/main/scala/mini/Tile.scala 39:41]
    io.dcache.b.valid <= _io_dcache_b_valid_T_1 @[src/main/scala/mini/Tile.scala 39:21]
    node _io_nasti_b_ready_T = eq(state, UInt<3>("h4")) @[src/main/scala/mini/Tile.scala 40:50]
    node _io_nasti_b_ready_T_1 = and(io.dcache.b.ready, _io_nasti_b_ready_T) @[src/main/scala/mini/Tile.scala 40:41]
    io.nasti.b.ready <= _io_nasti_b_ready_T_1 @[src/main/scala/mini/Tile.scala 40:20]
    io.icache.b.bits.resp is invalid @[src/main/scala/mini/Tile.scala 41:15]
    io.icache.b.bits.id is invalid @[src/main/scala/mini/Tile.scala 41:15]
    io.icache.b.valid is invalid @[src/main/scala/mini/Tile.scala 41:15]
    io.icache.b.ready is invalid @[src/main/scala/mini/Tile.scala 41:15]
    node _io_nasti_ar_bits_T = mux(io.dcache.ar.valid, io.dcache.ar.bits.id, io.icache.ar.bits.id) @[src/main/scala/mini/Tile.scala 45:8]
    node _io_nasti_ar_bits_T_1 = mux(io.dcache.ar.valid, io.dcache.ar.bits.addr, io.icache.ar.bits.addr) @[src/main/scala/mini/Tile.scala 46:8]
    node _io_nasti_ar_bits_T_2 = mux(io.dcache.ar.valid, io.dcache.ar.bits.size, io.icache.ar.bits.size) @[src/main/scala/mini/Tile.scala 47:8]
    node _io_nasti_ar_bits_T_3 = mux(io.dcache.ar.valid, io.dcache.ar.bits.len, io.icache.ar.bits.len) @[src/main/scala/mini/Tile.scala 48:8]
    wire io_nasti_ar_bits_aw : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>} @[src/main/scala/junctions/nasti.scala 63:18]
    io_nasti_ar_bits_aw.id <= _io_nasti_ar_bits_T @[src/main/scala/junctions/nasti.scala 64:11]
    io_nasti_ar_bits_aw.addr <= _io_nasti_ar_bits_T_1 @[src/main/scala/junctions/nasti.scala 65:13]
    io_nasti_ar_bits_aw.len <= _io_nasti_ar_bits_T_3 @[src/main/scala/junctions/nasti.scala 66:12]
    io_nasti_ar_bits_aw.size <= _io_nasti_ar_bits_T_2 @[src/main/scala/junctions/nasti.scala 67:13]
    io_nasti_ar_bits_aw.burst <= UInt<2>("h1") @[src/main/scala/junctions/nasti.scala 68:14]
    io_nasti_ar_bits_aw.lock <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 69:13]
    io_nasti_ar_bits_aw.cache <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 70:14]
    io_nasti_ar_bits_aw.prot <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 71:13]
    io_nasti_ar_bits_aw.qos <= UInt<1>("h0") @[src/main/scala/junctions/nasti.scala 72:12]
    io.nasti.ar.bits <= io_nasti_ar_bits_aw @[src/main/scala/mini/Tile.scala 44:20]
    node _io_nasti_ar_valid_T = or(io.icache.ar.valid, io.dcache.ar.valid) @[src/main/scala/mini/Tile.scala 50:44]
    node _io_nasti_ar_valid_T_1 = eq(io.nasti.aw.valid, UInt<1>("h0")) @[src/main/scala/mini/Tile.scala 51:5]
    node _io_nasti_ar_valid_T_2 = and(_io_nasti_ar_valid_T, _io_nasti_ar_valid_T_1) @[src/main/scala/mini/Tile.scala 50:67]
    node _io_nasti_ar_valid_T_3 = eq(state, UInt<1>("h0")) @[src/main/scala/mini/Tile.scala 51:33]
    node _io_nasti_ar_valid_T_4 = and(_io_nasti_ar_valid_T_2, _io_nasti_ar_valid_T_3) @[src/main/scala/mini/Tile.scala 51:24]
    io.nasti.ar.valid <= _io_nasti_ar_valid_T_4 @[src/main/scala/mini/Tile.scala 50:21]
    node _io_dcache_ar_ready_T = eq(io.nasti.aw.valid, UInt<1>("h0")) @[src/main/scala/mini/Tile.scala 52:46]
    node _io_dcache_ar_ready_T_1 = and(io.nasti.ar.ready, _io_dcache_ar_ready_T) @[src/main/scala/mini/Tile.scala 52:43]
    node _io_dcache_ar_ready_T_2 = eq(state, UInt<1>("h0")) @[src/main/scala/mini/Tile.scala 52:74]
    node _io_dcache_ar_ready_T_3 = and(_io_dcache_ar_ready_T_1, _io_dcache_ar_ready_T_2) @[src/main/scala/mini/Tile.scala 52:65]
    io.dcache.ar.ready <= _io_dcache_ar_ready_T_3 @[src/main/scala/mini/Tile.scala 52:22]
    node _io_icache_ar_ready_T = eq(io.dcache.ar.valid, UInt<1>("h0")) @[src/main/scala/mini/Tile.scala 53:47]
    node _io_icache_ar_ready_T_1 = and(io.dcache.ar.ready, _io_icache_ar_ready_T) @[src/main/scala/mini/Tile.scala 53:44]
    io.icache.ar.ready <= _io_icache_ar_ready_T_1 @[src/main/scala/mini/Tile.scala 53:22]
    io.icache.r.bits <= io.nasti.r.bits @[src/main/scala/mini/Tile.scala 56:20]
    io.dcache.r.bits <= io.nasti.r.bits @[src/main/scala/mini/Tile.scala 57:20]
    node _io_icache_r_valid_T = eq(state, UInt<1>("h1")) @[src/main/scala/mini/Tile.scala 58:50]
    node _io_icache_r_valid_T_1 = and(io.nasti.r.valid, _io_icache_r_valid_T) @[src/main/scala/mini/Tile.scala 58:41]
    io.icache.r.valid <= _io_icache_r_valid_T_1 @[src/main/scala/mini/Tile.scala 58:21]
    node _io_dcache_r_valid_T = eq(state, UInt<2>("h2")) @[src/main/scala/mini/Tile.scala 59:50]
    node _io_dcache_r_valid_T_1 = and(io.nasti.r.valid, _io_dcache_r_valid_T) @[src/main/scala/mini/Tile.scala 59:41]
    io.dcache.r.valid <= _io_dcache_r_valid_T_1 @[src/main/scala/mini/Tile.scala 59:21]
    node _io_nasti_r_ready_T = eq(state, UInt<1>("h1")) @[src/main/scala/mini/Tile.scala 60:50]
    node _io_nasti_r_ready_T_1 = and(io.icache.r.ready, _io_nasti_r_ready_T) @[src/main/scala/mini/Tile.scala 60:41]
    node _io_nasti_r_ready_T_2 = eq(state, UInt<2>("h2")) @[src/main/scala/mini/Tile.scala 61:32]
    node _io_nasti_r_ready_T_3 = and(io.dcache.r.ready, _io_nasti_r_ready_T_2) @[src/main/scala/mini/Tile.scala 61:23]
    node _io_nasti_r_ready_T_4 = or(_io_nasti_r_ready_T_1, _io_nasti_r_ready_T_3) @[src/main/scala/mini/Tile.scala 60:66]
    io.nasti.r.ready <= _io_nasti_r_ready_T_4 @[src/main/scala/mini/Tile.scala 60:20]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/mini/Tile.scala 63:17]
    node _T_1 = asUInt(state) @[src/main/scala/mini/Tile.scala 63:17]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/mini/Tile.scala 63:17]
    when _T_2 : @[src/main/scala/mini/Tile.scala 63:17]
      node _T_3 = and(io.dcache.aw.ready, io.dcache.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
      when _T_3 : @[src/main/scala/mini/Tile.scala 65:31]
        state <= UInt<2>("h3") @[src/main/scala/mini/Tile.scala 66:15]
      else :
        node _T_4 = and(io.dcache.ar.ready, io.dcache.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
        when _T_4 : @[src/main/scala/mini/Tile.scala 67:37]
          state <= UInt<2>("h2") @[src/main/scala/mini/Tile.scala 68:15]
        else :
          node _T_5 = and(io.icache.ar.ready, io.icache.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
          when _T_5 : @[src/main/scala/mini/Tile.scala 69:37]
            state <= UInt<1>("h1") @[src/main/scala/mini/Tile.scala 70:15]
    else :
      node _T_6 = asUInt(UInt<1>("h1")) @[src/main/scala/mini/Tile.scala 63:17]
      node _T_7 = asUInt(state) @[src/main/scala/mini/Tile.scala 63:17]
      node _T_8 = eq(_T_6, _T_7) @[src/main/scala/mini/Tile.scala 63:17]
      when _T_8 : @[src/main/scala/mini/Tile.scala 63:17]
        node _T_9 = and(io.nasti.r.ready, io.nasti.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
        node _T_10 = and(_T_9, io.nasti.r.bits.last) @[src/main/scala/mini/Tile.scala 74:28]
        when _T_10 : @[src/main/scala/mini/Tile.scala 74:53]
          state <= UInt<1>("h0") @[src/main/scala/mini/Tile.scala 75:15]
      else :
        node _T_11 = asUInt(UInt<2>("h2")) @[src/main/scala/mini/Tile.scala 63:17]
        node _T_12 = asUInt(state) @[src/main/scala/mini/Tile.scala 63:17]
        node _T_13 = eq(_T_11, _T_12) @[src/main/scala/mini/Tile.scala 63:17]
        when _T_13 : @[src/main/scala/mini/Tile.scala 63:17]
          node _T_14 = and(io.nasti.r.ready, io.nasti.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
          node _T_15 = and(_T_14, io.nasti.r.bits.last) @[src/main/scala/mini/Tile.scala 79:28]
          when _T_15 : @[src/main/scala/mini/Tile.scala 79:53]
            state <= UInt<1>("h0") @[src/main/scala/mini/Tile.scala 80:15]
        else :
          node _T_16 = asUInt(UInt<2>("h3")) @[src/main/scala/mini/Tile.scala 63:17]
          node _T_17 = asUInt(state) @[src/main/scala/mini/Tile.scala 63:17]
          node _T_18 = eq(_T_16, _T_17) @[src/main/scala/mini/Tile.scala 63:17]
          when _T_18 : @[src/main/scala/mini/Tile.scala 63:17]
            node _T_19 = and(io.dcache.w.ready, io.dcache.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
            node _T_20 = and(_T_19, io.dcache.w.bits.last) @[src/main/scala/mini/Tile.scala 84:29]
            when _T_20 : @[src/main/scala/mini/Tile.scala 84:55]
              state <= UInt<3>("h4") @[src/main/scala/mini/Tile.scala 85:15]
          else :
            node _T_21 = asUInt(UInt<3>("h4")) @[src/main/scala/mini/Tile.scala 63:17]
            node _T_22 = asUInt(state) @[src/main/scala/mini/Tile.scala 63:17]
            node _T_23 = eq(_T_21, _T_22) @[src/main/scala/mini/Tile.scala 63:17]
            when _T_23 : @[src/main/scala/mini/Tile.scala 63:17]
              node _T_24 = and(io.nasti.b.ready, io.nasti.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
              when _T_24 : @[src/main/scala/mini/Tile.scala 89:29]
                state <= UInt<1>("h0") @[src/main/scala/mini/Tile.scala 90:15]


  module Tile :
    input clock : Clock
    input reset : UInt<1>
    output io : { host : { flip fromhost : { valid : UInt<1>, bits : UInt<32>}, tohost : UInt<32>}, nasti : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<5>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}} @[src/main/scala/mini/Tile.scala 107:14]

    inst core of Core @[src/main/scala/mini/Tile.scala 108:20]
    core.clock <= clock
    core.reset <= reset
    inst icache of Cache @[src/main/scala/mini/Tile.scala 109:22]
    icache.clock <= clock
    icache.reset <= reset
    inst dcache of Cache_1 @[src/main/scala/mini/Tile.scala 110:22]
    dcache.clock <= clock
    dcache.reset <= reset
    inst arb of MemArbiter @[src/main/scala/mini/Tile.scala 111:19]
    arb.clock <= clock
    arb.reset <= reset
    io.host.tohost <= core.io.host.tohost @[src/main/scala/mini/Tile.scala 113:11]
    core.io.host.fromhost <= io.host.fromhost @[src/main/scala/mini/Tile.scala 113:11]
    core.io.icache <= icache.io.cpu @[src/main/scala/mini/Tile.scala 114:18]
    core.io.dcache <= dcache.io.cpu @[src/main/scala/mini/Tile.scala 115:18]
    arb.io.icache <= icache.io.nasti @[src/main/scala/mini/Tile.scala 116:17]
    arb.io.dcache <= dcache.io.nasti @[src/main/scala/mini/Tile.scala 117:17]
    arb.io.nasti.r <= io.nasti.r @[src/main/scala/mini/Tile.scala 118:12]
    io.nasti.ar.bits <= arb.io.nasti.ar.bits @[src/main/scala/mini/Tile.scala 118:12]
    io.nasti.ar.valid <= arb.io.nasti.ar.valid @[src/main/scala/mini/Tile.scala 118:12]
    arb.io.nasti.ar.ready <= io.nasti.ar.ready @[src/main/scala/mini/Tile.scala 118:12]
    arb.io.nasti.b <= io.nasti.b @[src/main/scala/mini/Tile.scala 118:12]
    io.nasti.w.bits <= arb.io.nasti.w.bits @[src/main/scala/mini/Tile.scala 118:12]
    io.nasti.w.valid <= arb.io.nasti.w.valid @[src/main/scala/mini/Tile.scala 118:12]
    arb.io.nasti.w.ready <= io.nasti.w.ready @[src/main/scala/mini/Tile.scala 118:12]
    io.nasti.aw.bits <= arb.io.nasti.aw.bits @[src/main/scala/mini/Tile.scala 118:12]
    io.nasti.aw.valid <= arb.io.nasti.aw.valid @[src/main/scala/mini/Tile.scala 118:12]
    arb.io.nasti.aw.ready <= io.nasti.aw.ready @[src/main/scala/mini/Tile.scala 118:12]

