main:
    addi s0 x0 2
    slli s0 s0 2

    addi s1 x0 -2
    slli s1 s1 2

