Reading OpenROAD database at '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/31-openroad-repairdesignpostgpl/serdes_8bit.odb'…
Reading library file at '/home/kevinlim/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/dygnx4pddrv785rmrg7jb5gks9z6hrx7-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            4301.6 u
legalized HPWL           4464.2 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 91 instances
[INFO DPL-0021] HPWL before            4464.2 u
[INFO DPL-0022] HPWL after             4301.6 u
[INFO DPL-0023] HPWL delta               -3.6 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                62     232.72
  Tap cell                                 99     123.87
  Timing Repair Buffer                     31     147.64
  Inverter                                 10      37.54
  Sequential cell                          85    1669.10
  Multi-Input combinational cell          198    1582.77
  Total                                   485    3793.64
Writing OpenROAD database to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/33-openroad-detailedplacement/serdes_8bit.odb'…
Writing netlist to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/33-openroad-detailedplacement/serdes_8bit.nl.v'…
Writing powered netlist to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/33-openroad-detailedplacement/serdes_8bit.pnl.v'…
Writing layout to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/33-openroad-detailedplacement/serdes_8bit.def'…
Writing timing constraints to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/33-openroad-detailedplacement/serdes_8bit.sdc'…
