# compile vhdl design source files
vhdl xil_defaultlib  "../../../../cnt4.vhd"
vhdl xil_defaultlib  "../../../../../utils/mpis.vhd"
vhdl xil_defaultlib  "../../../../../utils/dyn_ind_controler.vhd"
vhdl xil_defaultlib  "../../../../../utils/clock_divider.vhd"
vhdl xil_defaultlib  "../../../../counter.vhd"
vhdl xil_defaultlib  "../../../../cnt16_experiment.vhd"
vhdl xil_defaultlib  "../../../../cnt4_test.vhd"
vhdl xil_defaultlib  "../../../../counter_8bit_test.vhd"

# Do not sort compile order
nosort
