

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Wed Dec 18 16:28:38 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolution2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   70|   70|   70|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   69|   69|        23|          -|          -|     3|    no    |
        | + Loop 1.1  |   21|   21|         7|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     27|       0|    747|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    164|
|Register         |        -|      -|     648|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     27|     648|    911|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     12|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_0_1_fu_568_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_2_fu_587_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_1_fu_609_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_2_fu_615_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_fu_592_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_1_fu_626_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_2_fu_631_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_fu_620_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_1_fu_550_p2               |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_335_p2                 |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_383_p2                 |     +    |      0|  0|  10|           2|           1|
    |output_r_d0                   |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_663_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_605_p2                |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_636_p2                |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_653_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_640_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_648_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_644_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_10_fu_497_p2              |     +    |      0|  0|  12|           3|           3|
    |tmp_11_fu_507_p2              |     +    |      0|  0|  12|           3|           3|
    |tmp_12_fu_541_p2              |     +    |      0|  0|  12|           3|           3|
    |tmp_4_2_fu_367_p2             |     +    |      0|  0|  12|           3|           2|
    |tmp_4_fu_393_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_8_0_2_fu_452_p2           |     +    |      0|  0|  12|           2|           3|
    |tmp_3_fu_357_p2               |     -    |      0|  0|  15|           5|           5|
    |cond2_fu_476_p2               |   icmp   |      0|  0|   9|           3|           2|
    |exitcond2_fu_377_p2           |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_329_p2           |   icmp   |      0|  0|   8|           2|           2|
    |grp_fu_303_p3                 |  select  |      0|  0|  32|           1|          32|
    |grp_fu_310_p3                 |  select  |      0|  0|  32|           1|          32|
    |input_load_0_2_phi_fu_574_p3  |  select  |      0|  0|  32|           1|          32|
    |input_load_1_2_phi_fu_580_p3  |  select  |      0|  0|  32|           1|          32|
    |input_load_2_2_phi_fu_598_p3  |  select  |      0|  0|  32|           1|          32|
    |newIndex_trunc1_fu_424_p2     |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |     27|  0| 747|         585|         738|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |i_reg_280         |   9|          2|    2|          4|
    |input_0_address0  |  21|          4|    4|         16|
    |input_0_address1  |  21|          4|    4|         16|
    |input_1_address0  |  21|          4|    4|         16|
    |input_1_address1  |  21|          4|    4|         16|
    |input_2_address0  |  15|          3|    3|          9|
    |j_reg_292         |   9|          2|    2|          4|
    +------------------+----+-----------+-----+-----------+
    |Total             | 164|         33|   24|         91|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |cond2_reg_761               |   1|   0|    1|          0|
    |i_1_reg_681                 |   2|   0|    2|          0|
    |i_cast_reg_673              |   2|   0|    3|          1|
    |i_reg_280                   |   2|   0|    2|          0|
    |input_1_load_reg_793        |  32|   0|   32|          0|
    |input_load_0_2_phi_reg_843  |  32|   0|   32|          0|
    |input_load_1_2_phi_reg_848  |  32|   0|   32|          0|
    |input_load_2_1_phi_reg_863  |  32|   0|   32|          0|
    |input_load_2_2_phi_reg_868  |  32|   0|   32|          0|
    |j_1_reg_708                 |   2|   0|    2|          0|
    |j_reg_292                   |   2|   0|    2|          0|
    |newIndex_cast_reg_768       |   1|   0|    3|          2|
    |newIndex_trunc1_reg_740     |   1|   0|    1|          0|
    |reg_317                     |  32|   0|   32|          0|
    |reg_321                     |  32|   0|   32|          0|
    |tmp2_reg_873                |  32|   0|   32|          0|
    |tmp3_reg_903                |  32|   0|   32|          0|
    |tmp4_reg_908                |  32|   0|   32|          0|
    |tmp_13_reg_735              |   1|   0|    1|          0|
    |tmp_1_0_1_reg_838           |  32|   0|   32|          0|
    |tmp_1_0_2_reg_853           |  32|   0|   32|          0|
    |tmp_1_1_1_reg_878           |  32|   0|   32|          0|
    |tmp_1_1_2_reg_883           |  32|   0|   32|          0|
    |tmp_1_1_reg_858             |  32|   0|   32|          0|
    |tmp_1_2_1_reg_893           |  32|   0|   32|          0|
    |tmp_1_2_2_reg_898           |  32|   0|   32|          0|
    |tmp_1_2_reg_888             |  32|   0|   32|          0|
    |tmp_1_reg_823               |  32|   0|   32|          0|
    |tmp_20_reg_756              |   1|   0|    1|          0|
    |tmp_3_reg_688               |   5|   0|    5|          0|
    |tmp_4_2_reg_698             |   3|   0|    3|          0|
    |tmp_4_reg_713               |   5|   0|    5|          0|
    |tmp_5_1_cast_reg_693        |   2|   0|    3|          1|
    |tmp_reg_718                 |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 648|   0|  652|          4|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_start           |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_done            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_idle            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_ready           | out |    1| ap_ctrl_hs | convolution2D | return value |
|input_0_address0   | out |    4|  ap_memory |    input_0    |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0    |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0    |     array    |
|input_0_address1   | out |    4|  ap_memory |    input_0    |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0    |     array    |
|input_0_q1         |  in |   32|  ap_memory |    input_0    |     array    |
|input_1_address0   | out |    4|  ap_memory |    input_1    |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1    |     array    |
|input_1_q0         |  in |   32|  ap_memory |    input_1    |     array    |
|input_1_address1   | out |    4|  ap_memory |    input_1    |     array    |
|input_1_ce1        | out |    1|  ap_memory |    input_1    |     array    |
|input_1_q1         |  in |   32|  ap_memory |    input_1    |     array    |
|input_2_address0   | out |    3|  ap_memory |    input_2    |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2    |     array    |
|input_2_q0         |  in |   32|  ap_memory |    input_2    |     array    |
|input_2_address1   | out |    3|  ap_memory |    input_2    |     array    |
|input_2_ce1        | out |    1|  ap_memory |    input_2    |     array    |
|input_2_q1         |  in |   32|  ap_memory |    input_2    |     array    |
|kernel_0_0         |  in |   32|   ap_none  |   kernel_0_0  |    pointer   |
|kernel_0_1         |  in |   32|   ap_none  |   kernel_0_1  |    pointer   |
|kernel_0_2         |  in |   32|   ap_none  |   kernel_0_2  |    pointer   |
|kernel_1_0         |  in |   32|   ap_none  |   kernel_1_0  |    pointer   |
|kernel_1_1         |  in |   32|   ap_none  |   kernel_1_1  |    pointer   |
|kernel_1_2         |  in |   32|   ap_none  |   kernel_1_2  |    pointer   |
|kernel_2_0         |  in |   32|   ap_none  |   kernel_2_0  |    pointer   |
|kernel_2_1         |  in |   32|   ap_none  |   kernel_2_1  |    pointer   |
|kernel_2_2         |  in |   32|   ap_none  |   kernel_2_2  |    pointer   |
|output_r_address0  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

