# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do OV5640_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl {C:/fpga/workspace/fpga-exps/OV5640/rtl/TFT_CTRL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl" C:/fpga/workspace/fpga-exps/OV5640/rtl/TFT_CTRL.v 
# -- Compiling module TFT_CTRL
# 
# Top level modules:
# 	TFT_CTRL
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl {C:/fpga/workspace/fpga-exps/OV5640/rtl/ov5640_init_table_rgb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl" C:/fpga/workspace/fpga-exps/OV5640/rtl/ov5640_init_table_rgb.v 
# -- Compiling module ov5640_init_table_rgb
# 
# Top level modules:
# 	ov5640_init_table_rgb
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl {C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl" C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_control.v 
# -- Compiling module i2c_control
# 
# Top level modules:
# 	i2c_control
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl {C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_bit_shift.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl" C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_bit_shift.v 
# -- Compiling module i2c_bit_shift
# 
# Top level modules:
# 	i2c_bit_shift
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl {C:/fpga/workspace/fpga-exps/OV5640/rtl/camera_init.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl" C:/fpga/workspace/fpga-exps/OV5640/rtl/camera_init.v 
# -- Compiling module camera_init
# 
# Top level modules:
# 	camera_init
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl {C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl" C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v 
# -- Compiling module OV5640
# 
# Top level modules:
# 	OV5640
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl {C:/fpga/workspace/fpga-exps/OV5640/rtl/DVP_capture.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/rtl" C:/fpga/workspace/fpga-exps/OV5640/rtl/DVP_capture.v 
# -- Compiling module DVP_capture
# 
# Top level modules:
# 	DVP_capture
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/ip/dpram {C:/fpga/workspace/fpga-exps/OV5640/ip/dpram/dpram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/ip/dpram" C:/fpga/workspace/fpga-exps/OV5640/ip/dpram/dpram.v 
# -- Compiling module dpram
# 
# Top level modules:
# 	dpram
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/ip/pll {C:/fpga/workspace/fpga-exps/OV5640/ip/pll/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/ip/pll" C:/fpga/workspace/fpga-exps/OV5640/ip/pll/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/proj/db {C:/fpga/workspace/fpga-exps/OV5640/proj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/proj/db" C:/fpga/workspace/fpga-exps/OV5640/proj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/OV5640/proj/../testbench {C:/fpga/workspace/fpga-exps/OV5640/proj/../testbench/OV5640_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:08 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/OV5640/proj/../testbench" C:/fpga/workspace/fpga-exps/OV5640/proj/../testbench/OV5640_tb.v 
# -- Compiling module OV5640_tb
# 
# Top level modules:
# 	OV5640_tb
# End time: 19:45:08 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  OV5640_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" OV5640_tb 
# Start time: 19:45:08 on Dec 05,2023
# Loading work.OV5640_tb
# Loading work.OV5640
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.camera_init
# Loading work.i2c_control
# Loading work.i2c_bit_shift
# Loading work.DVP_capture
# Loading work.dpram
# Loading altera_mf_ver.altsyncram
# Loading work.TFT_CTRL
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.ov5640_init_table_rgb
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/fpga/workspace/fpga-exps/OV5640/rtl/camera_init.v(180): [PCDPC] - Port size (1) does not match connection size (32) for port 'rdreg_req'. The port definition is at: C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_control.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /OV5640_tb/OV5640/camera_init/i2c_control File: C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_control.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 60000  Instance: OV5640_tb.OV5640.pll.altpll_component.cycloneiii_pll.pll3
# End time: 19:48:36 on Dec 05,2023, Elapsed time: 0:03:28
# Errors: 0, Warnings: 1
