#define FPGA_IOMG_000 (0xFED02000 + 0x000)
#define FPGA_IOMG_001 (0xFED02000 + 0x004)
#define FPGA_IOMG_002 (0xFED02000 + 0x008)
#define FPGA_IOMG_003 (0xFED02000 + 0x00C)
#define FPGA_IOMG_004 (0xFED02000 + 0x010)
#define FPGA_IOMG_005 (0xFED02000 + 0x014)
#define FPGA_IOMG_006 (0xFED02000 + 0x018)
#define FPGA_IOMG_007 (0xFED02000 + 0x01C)
#define FPGA_IOMG_008 (0xFED02000 + 0x020)
#define FPGA_IOMG_009 (0xFED02000 + 0x024)
#define FPGA_IOMG_010 (0xFED02000 + 0x028)
#define FPGA_IOMG_011 (0xFED02000 + 0x02C)
#define FPGA_IOMG_012 (0xFED02000 + 0x030)
#define FPGA_IOMG_013 (0xFED02000 + 0x034)
#define FPGA_IOMG_014 (0xFED02000 + 0x038)
#define FPGA_IOMG_015 (0xFED02000 + 0x03C)
#define FPGA_IOMG_016 (0xFED02000 + 0x040)
#define FPGA_IOMG_017 (0xFED02000 + 0x044)
#define FPGA_IOMG_018 (0xFED02000 + 0x048)
#define FPGA_IOMG_019 (0xFED02000 + 0x04C)
#define FPGA_IOMG_020 (0xFED02000 + 0x050)
#define FPGA_IOMG_021 (0xFED02000 + 0x054)
#define FPGA_IOMG_SE_00 (0xFED02000 + 0x700)
#define FPGA_IOMG_SE_01 (0xFED02000 + 0x704)
#define FPGA_IOMG_SE_02 (0xFED02000 + 0x708)
#define FPGA_IOMG_022 (0xFED02000 + 0x058)
#define FPGA_IOMG_SE_03 (0xFED02000 + 0x70C)
#define FPGA_IOMG_SE_04 (0xFED02000 + 0x710)
#define FPGA_IOMG_SE_05 (0xFED02000 + 0x714)
#define FPGA_IOMG_SE_06 (0xFED02000 + 0x718)
#define FPGA_IOMG_023 (0xFED02000 + 0x05C)
#define FPGA_IOMG_024 (0xFED02000 + 0x060)
#define FPGA_IOMG_025 (0xFED02000 + 0x064)
#define FPGA_IOMG_026 (0xFED02000 + 0x068)
#define FPGA_IOMG_027 (0xFED02000 + 0x06C)
#define FPGA_IOMG_028 (0xFED02000 + 0x070)
#define FPGA_IOMG_029 (0xFED02000 + 0x074)
#define FPGA_IOMG_030 (0xFED02000 + 0x078)
#define FPGA_IOMG_031 (0xFED02000 + 0x07C)
#define FPGA_IOMG_032 (0xFED02000 + 0x080)
#define FPGA_IOMG_033 (0xFED02000 + 0x084)
#define FPGA_IOMG_034 (0xFED02000 + 0x088)
#define FPGA_IOMG_035 (0xFED02000 + 0x08C)
#define FPGA_IOMG_036 (0xFED02000 + 0x090)
#define FPGA_IOMG_037 (0xFED02000 + 0x094)
#define FPGA_IOMG_038 (0xFED02000 + 0x098)
#define FPGA_IOMG_039 (0xFED02000 + 0x09C)
#define FPGA_IOMG_SE_07 (0xFED02000 + 0x71C)
#define FPGA_IOMG_040 (0xFED02000 + 0x0A0)
#define FPGA_IOMG_041 (0xFED02000 + 0x0A4)
#define FPGA_IOMG_042 (0xFED02000 + 0x0A8)
#define FPGA_IOMG_043 (0xFED02000 + 0x0AC)
#define FPGA_IOMG_044 (0xFED02000 + 0x0B0)
#define FPGA_IOMG_045 (0xFED02000 + 0x0B4)
#define FPGA_IOMG_046 (0xFED02000 + 0x0B8)
#define FPGA_IOMG_047 (0xFED02000 + 0x0BC)
#define FPGA_IOMG_048 (0xFED02000 + 0x0C0)
#define FPGA_IOMG_049 (0xFED02000 + 0x0C4)
#define FPGA_IOMG_050 (0xFED02000 + 0x0C8)
#define FPGA_IOMG_051 (0xFED02000 + 0x0CC)
#define FPGA_IOMG_052 (0xFED02000 + 0x0D0)
#define FPGA_IOMG_053 (0xFED02000 + 0x0D4)
#define FPGA_IOMG_054 (0xFED02000 + 0x0D8)
#define FPGA_IOMG_055 (0xFED02000 + 0x0DC)
#define FPGA_IOMG_056 (0xFED02000 + 0x0E0)
#define FPGA_IOMG_057 (0xFED02000 + 0x0E4)
#define FPGA_IOMG_058 (0xFED02000 + 0x0E8)
#define FPGA_IOMG_059 (0xFED02000 + 0x0EC)
#define FPGA_IOMG_060 (0xFED02000 + 0x0F0)
#define FPGA_IOMG_061 (0xFED02000 + 0x0F4)
#define FPGA_IOMG_062 (0xFED02000 + 0x0F8)
#define FPGA_IOMG_063 (0xFED02000 + 0x0FC)
#define FPGA_IOMG_064 (0xFED02000 + 0x100)
#define FPGA_IOMG_065 (0xFED02000 + 0x104)
#define FPGA_IOMG_066 (0xFED02000 + 0x108)
#define FPGA_IOMG_067 (0xFED02000 + 0x10C)
#define FPGA_IOMG_068 (0xFED02000 + 0x110)
#define FPGA_IOMG_069 (0xFED02000 + 0x114)
#define FPGA_IOMG_MMC0_000 (0xF8580000 + 0x000)
#define FPGA_IOMG_MMC0_001 (0xF8580000 + 0x004)
#define FPGA_IOMG_MMC0_002 (0xF8580000 + 0x008)
#define FPGA_IOMG_MMC0_003 (0xF8580000 + 0x00C)
#define FPGA_IOMG_MMC0_004 (0xF8580000 + 0x010)
#define FPGA_IOMG_MMC0_005 (0xF8580000 + 0x014)
#define FPGA_IOMG_MMC0_006 (0xF8580000 + 0x018)
#define FPGA_IOMG_MMC0_007 (0xF8580000 + 0x01C)
#define FPGA_IOMG_MMC0_008 (0xF8580000 + 0x020)
#define FPGA_IOMG_MMC0_009 (0xF8580000 + 0x024)
#define FPGA_IOMG_MMC0_010 (0xF8580000 + 0x028)
#define FPGA_IOMG_MMC0_011 (0xF8580000 + 0x02C)
#define FPGA_IOMG_MMC1_000 (0xF8105000 + 0x000)
#define FPGA_IOMG_MMC1_001 (0xF8105000 + 0x004)
#define FPGA_IOMG_MMC1_002 (0xF8105000 + 0x008)
#define FPGA_IOMG_MMC1_003 (0xF8105000 + 0x00C)
#define FPGA_IOMG_MMC1_004 (0xF8105000 + 0x010)
#define FPGA_IOMG_MMC1_005 (0xF8105000 + 0x014)
#define FPGA_IOMG_AO_000 (0xFA89C000 + 0x000)
#define FPGA_IOMG_AO_001 (0xFA89C000 + 0x004)
#define FPGA_IOMG_AO_002 (0xFA89C000 + 0x008)
#define FPGA_IOMG_AO_003 (0xFA89C000 + 0x00C)
#define FPGA_IOMG_AO_004 (0xFA89C000 + 0x010)
#define FPGA_IOMG_AO_SE_00 (0xFA89C000 + 0x700)
#define FPGA_IOMG_AO_SE_01 (0xFA89C000 + 0x704)
#define FPGA_IOMG_AO_SE_02 (0xFA89C000 + 0x708)
#define FPGA_IOMG_AO_SE_03 (0xFA89C000 + 0x70C)
#define FPGA_IOMG_AO_SE_04 (0xFA89C000 + 0x710)
#define FPGA_IOMG_AO_SE_05 (0xFA89C000 + 0x714)
#define FPGA_IOMG_AO_SE_06 (0xFA89C000 + 0x718)
#define FPGA_IOMG_AO_SE_07 (0xFA89C000 + 0x71C)
#define FPGA_IOMG_AO_SE_08 (0xFA89C000 + 0x720)
#define FPGA_IOMG_AO_SE_09 (0xFA89C000 + 0x724)
#define FPGA_IOMG_AO_SE_10 (0xFA89C000 + 0x728)
#define FPGA_IOMG_AO_SE_11 (0xFA89C000 + 0x72C)
#define FPGA_IOMG_AO_SE_12 (0xFA89C000 + 0x730)
#define FPGA_IOMG_AO_SE_13 (0xFA89C000 + 0x734)
#define FPGA_IOMG_AO_SE_14 (0xFA89C000 + 0x738)
#define FPGA_IOMG_AO_SE_15 (0xFA89C000 + 0x73C)
#define FPGA_IOMG_AO_SE_16 (0xFA89C000 + 0x740)
#define FPGA_IOMG_AO_SE_17 (0xFA89C000 + 0x744)
#define FPGA_IOMG_AO_SE_18 (0xFA89C000 + 0x748)
#define FPGA_IOMG_AO_SE_19 (0xFA89C000 + 0x74C)
#define FPGA_IOMG_AO_SE_20 (0xFA89C000 + 0x750)
#define FPGA_IOMG_AO_SE_21 (0xFA89C000 + 0x754)
#define FPGA_IOMG_AO_SE_22 (0xFA89C000 + 0x758)
#define FPGA_IOMG_AO_SE_23 (0xFA89C000 + 0x75C)
#define FPGA_IOMG_AO_SE_24 (0xFA89C000 + 0x760)
#define FPGA_IOMG_AO_SE_25 (0xFA89C000 + 0x764)
#define FPGA_IOMG_AO_SE_26 (0xFA89C000 + 0x768)
#define FPGA_IOMG_AO_SE_27 (0xFA89C000 + 0x76C)
#define FPGA_IOMG_AO_SE_28 (0xFA89C000 + 0x770)
#define FPGA_IOMG_AO_SE_29 (0xFA89C000 + 0x774)
#define FPGA_IOMG_AO_SE_30 (0xFA89C000 + 0x778)
#define FPGA_IOMG_AO_SE_31 (0xFA89C000 + 0x77C)
#define FPGA_IOMG_AO_SE_32 (0xFA89C000 + 0x780)
#define FPGA_IOMG_AO_SE_33 (0xFA89C000 + 0x784)
#define FPGA_IOMG_AO_SE_34 (0xFA89C000 + 0x788)
#define FPGA_IOMG_AO_SE_35 (0xFA89C000 + 0x78C)
#define FPGA_IOMG_AO_SE_36 (0xFA89C000 + 0x790)
#define FPGA_IOMG_AO_SE_37 (0xFA89C000 + 0x794)
#define FPGA_IOMG_AO_SE_38 (0xFA89C000 + 0x798)
#define FPGA_IOMG_AO_005 (0xFA89C000 + 0x014)
#define FPGA_IOMG_AO_006 (0xFA89C000 + 0x018)
#define FPGA_IOMG_AO_007 (0xFA89C000 + 0x01C)
#define FPGA_IOMG_AO_008 (0xFA89C000 + 0x020)
#define FPGA_IOMG_AO_009 (0xFA89C000 + 0x024)
#define FPGA_IOMG_AO_010 (0xFA89C000 + 0x028)
#define FPGA_IOMG_AO_011 (0xFA89C000 + 0x02C)
#define FPGA_IOMG_AO_012 (0xFA89C000 + 0x030)
#define FPGA_IOMG_AO_013 (0xFA89C000 + 0x034)
#define FPGA_IOMG_AO_014 (0xFA89C000 + 0x038)
#define FPGA_IOMG_AO_015 (0xFA89C000 + 0x03C)
#define FPGA_IOMG_AO_016 (0xFA89C000 + 0x040)
#define FPGA_IOMG_AO_017 (0xFA89C000 + 0x044)
#define FPGA_IOMG_AO_018 (0xFA89C000 + 0x048)
#define FPGA_IOMG_AO_019 (0xFA89C000 + 0x04C)
#define FPGA_IOMG_AO_020 (0xFA89C000 + 0x050)
#define FPGA_IOMG_AO_021 (0xFA89C000 + 0x054)
#define FPGA_IOMG_AO_022 (0xFA89C000 + 0x058)
#define FPGA_IOMG_AO_023 (0xFA89C000 + 0x05C)
#define FPGA_IOMG_AO_024 (0xFA89C000 + 0x060)
#define FPGA_IOMG_AO_025 (0xFA89C000 + 0x064)
#define FPGA_IOMG_AO_SE_39 (0xFA89C000 + 0x79C)
#define FPGA_IOMG_AO_SE_40 (0xFA89C000 + 0x7A0)
#define FPGA_IOMG_AO_026 (0xFA89C000 + 0x068)
#define FPGA_IOMG_AO_027 (0xFA89C000 + 0x06C)
#define FPGA_IOMG_AO_028 (0xFA89C000 + 0x070)
#define FPGA_IOMG_AO_029 (0xFA89C000 + 0x074)
#define FPGA_IOMG_AO_030 (0xFA89C000 + 0x078)
#define FPGA_IOMG_AO_031 (0xFA89C000 + 0x07C)
#define FPGA_IOMG_AO_032 (0xFA89C000 + 0x080)
#define FPGA_IOMG_AO_033 (0xFA89C000 + 0x084)
#define FPGA_IOMG_AO_SE_41 (0xFA89C000 + 0x7A4)
#define FPGA_IOMG_AO_SE_42 (0xFA89C000 + 0x7A8)
#define FPGA_IOMG_AO_SE_43 (0xFA89C000 + 0x7AC)
#define FPGA_IOMG_AO_SE_44 (0xFA89C000 + 0x7B0)
#define FPGA_IOMG_AO_SE_45 (0xFA89C000 + 0x7B4)
#define FPGA_IOMG_AO_SE_46 (0xFA89C000 + 0x7B8)
#define FPGA_IOMG_AO_SE_47 (0xFA89C000 + 0x7BC)
#define FPGA_IOMG_AO_SE_48 (0xFA89C000 + 0x7C0)
#define FPGA_IOCG_000 (0xFED02800 + 0x000)
#define FPGA_IOCG_001 (0xFED02800 + 0x004)
#define FPGA_IOCG_002 (0xFED02800 + 0x008)
#define FPGA_IOCG_003 (0xFED02800 + 0x00C)
#define FPGA_IOCG_004 (0xFED02800 + 0x010)
#define FPGA_IOCG_005 (0xFED02800 + 0x014)
#define FPGA_IOCG_006 (0xFED02800 + 0x018)
#define FPGA_IOCG_007 (0xFED02800 + 0x01C)
#define FPGA_IOCG_008 (0xFED02800 + 0x020)
#define FPGA_IOCG_009 (0xFED02800 + 0x024)
#define FPGA_IOCG_010 (0xFED02800 + 0x028)
#define FPGA_IOCG_011 (0xFED02800 + 0x02C)
#define FPGA_IOCG_012 (0xFED02800 + 0x030)
#define FPGA_IOCG_013 (0xFED02800 + 0x034)
#define FPGA_IOCG_014 (0xFED02800 + 0x038)
#define FPGA_IOCG_015 (0xFED02800 + 0x03C)
#define FPGA_IOCG_016 (0xFED02800 + 0x040)
#define FPGA_IOCG_017 (0xFED02800 + 0x044)
#define FPGA_IOCG_018 (0xFED02800 + 0x048)
#define FPGA_IOCG_019 (0xFED02800 + 0x04C)
#define FPGA_IOCG_020 (0xFED02800 + 0x050)
#define FPGA_IOCG_021 (0xFED02800 + 0x054)
#define FPGA_IOCG_SE_00 (0xFED02800 + 0x700)
#define FPGA_IOCG_SE_01 (0xFED02800 + 0x704)
#define FPGA_IOCG_SE_02 (0xFED02800 + 0x708)
#define FPGA_IOCG_022 (0xFED02800 + 0x058)
#define FPGA_IOCG_SE_03 (0xFED02800 + 0x70C)
#define FPGA_IOCG_SE_04 (0xFED02800 + 0x710)
#define FPGA_IOCG_SE_05 (0xFED02800 + 0x714)
#define FPGA_IOCG_SE_06 (0xFED02800 + 0x718)
#define FPGA_IOCG_023 (0xFED02800 + 0x05C)
#define FPGA_IOCG_024 (0xFED02800 + 0x060)
#define FPGA_IOCG_025 (0xFED02800 + 0x064)
#define FPGA_IOCG_026 (0xFED02800 + 0x068)
#define FPGA_IOCG_027 (0xFED02800 + 0x06C)
#define FPGA_IOCG_028 (0xFED02800 + 0x070)
#define FPGA_IOCG_029 (0xFED02800 + 0x074)
#define FPGA_IOCG_030 (0xFED02800 + 0x078)
#define FPGA_IOCG_031 (0xFED02800 + 0x07C)
#define FPGA_IOCG_032 (0xFED02800 + 0x080)
#define FPGA_IOCG_033 (0xFED02800 + 0x084)
#define FPGA_IOCG_034 (0xFED02800 + 0x088)
#define FPGA_IOCG_035 (0xFED02800 + 0x08C)
#define FPGA_IOCG_036 (0xFED02800 + 0x090)
#define FPGA_IOCG_037 (0xFED02800 + 0x094)
#define FPGA_IOCG_038 (0xFED02800 + 0x098)
#define FPGA_IOCG_039 (0xFED02800 + 0x09C)
#define FPGA_IOCG_SE_07 (0xFED02800 + 0x71C)
#define FPGA_IOCG_040 (0xFED02800 + 0x0A0)
#define FPGA_IOCG_041 (0xFED02800 + 0x0A4)
#define FPGA_IOCG_042 (0xFED02800 + 0x0A8)
#define FPGA_IOCG_043 (0xFED02800 + 0x0AC)
#define FPGA_IOCG_044 (0xFED02800 + 0x0B0)
#define FPGA_IOCG_045 (0xFED02800 + 0x0B4)
#define FPGA_IOCG_046 (0xFED02800 + 0x0B8)
#define FPGA_IOCG_047 (0xFED02800 + 0x0BC)
#define FPGA_IOCG_048 (0xFED02800 + 0x0C0)
#define FPGA_IOCG_049 (0xFED02800 + 0x0C4)
#define FPGA_IOCG_050 (0xFED02800 + 0x0C8)
#define FPGA_IOCG_051 (0xFED02800 + 0x0CC)
#define FPGA_IOCG_052 (0xFED02800 + 0x0D0)
#define FPGA_IOCG_053 (0xFED02800 + 0x0D4)
#define FPGA_IOCG_054 (0xFED02800 + 0x0D8)
#define FPGA_IOCG_055 (0xFED02800 + 0x0DC)
#define FPGA_IOCG_056 (0xFED02800 + 0x0E0)
#define FPGA_IOCG_057 (0xFED02800 + 0x0E4)
#define FPGA_IOCG_058 (0xFED02800 + 0x0E8)
#define FPGA_IOCG_059 (0xFED02800 + 0x0EC)
#define FPGA_IOCG_060 (0xFED02800 + 0x0F0)
#define FPGA_IOCG_061 (0xFED02800 + 0x0F4)
#define FPGA_IOCG_062 (0xFED02800 + 0x0F8)
#define FPGA_IOCG_063 (0xFED02800 + 0x0FC)
#define FPGA_IOCG_064 (0xFED02800 + 0x100)
#define FPGA_IOCG_065 (0xFED02800 + 0x104)
#define FPGA_IOCG_066 (0xFED02800 + 0x108)
#define FPGA_IOCG_067 (0xFED02800 + 0x10C)
#define FPGA_IOCG_068 (0xFED02800 + 0x110)
#define FPGA_IOCG_069 (0xFED02800 + 0x114)
#define FPGA_IOCG_070 (0xFED02800 + 0x118)
#define FPGA_IOCG_MMC0_000 (0xF8580800 + 0x000)
#define FPGA_IOCG_MMC0_001 (0xF8580800 + 0x004)
#define FPGA_IOCG_MMC0_002 (0xF8580800 + 0x008)
#define FPGA_IOCG_MMC0_003 (0xF8580800 + 0x00C)
#define FPGA_IOCG_MMC0_004 (0xF8580800 + 0x010)
#define FPGA_IOCG_MMC0_005 (0xF8580800 + 0x014)
#define FPGA_IOCG_MMC0_006 (0xF8580800 + 0x018)
#define FPGA_IOCG_MMC0_007 (0xF8580800 + 0x01C)
#define FPGA_IOCG_MMC0_008 (0xF8580800 + 0x020)
#define FPGA_IOCG_MMC0_009 (0xF8580800 + 0x024)
#define FPGA_IOCG_MMC0_010 (0xF8580800 + 0x028)
#define FPGA_IOCG_MMC0_011 (0xF8580800 + 0x02C)
#define FPGA_IOCG_MMC1_000 (0xF8105800 + 0x000)
#define FPGA_IOCG_MMC1_001 (0xF8105800 + 0x004)
#define FPGA_IOCG_MMC1_002 (0xF8105800 + 0x008)
#define FPGA_IOCG_MMC1_003 (0xF8105800 + 0x00C)
#define FPGA_IOCG_MMC1_004 (0xF8105800 + 0x010)
#define FPGA_IOCG_MMC1_005 (0xF8105800 + 0x014)
#define FPGA_IOCG_AO_008 (0xFA89C800 + 0x020)
#define FPGA_IOCG_AO_009 (0xFA89C800 + 0x024)
#define FPGA_IOCG_AO_010 (0xFA89C800 + 0x028)
#define FPGA_IOCG_AO_011 (0xFA89C800 + 0x02C)
#define FPGA_IOCG_AO_012 (0xFA89C800 + 0x030)
#define FPGA_IOCG_AO_013 (0xFA89C800 + 0x034)
#define FPGA_IOCG_AO_014 (0xFA89C800 + 0x038)
#define FPGA_IOCG_AO_SE_00 (0xFA89C800 + 0x700)
#define FPGA_IOCG_AO_SE_01 (0xFA89C800 + 0x704)
#define FPGA_IOCG_AO_SE_02 (0xFA89C800 + 0x708)
#define FPGA_IOCG_AO_SE_03 (0xFA89C800 + 0x70C)
#define FPGA_IOCG_AO_SE_04 (0xFA89C800 + 0x710)
#define FPGA_IOCG_AO_SE_05 (0xFA89C800 + 0x714)
#define FPGA_IOCG_AO_SE_06 (0xFA89C800 + 0x718)
#define FPGA_IOCG_AO_SE_07 (0xFA89C800 + 0x71C)
#define FPGA_IOCG_AO_SE_08 (0xFA89C800 + 0x720)
#define FPGA_IOCG_AO_SE_09 (0xFA89C800 + 0x724)
#define FPGA_IOCG_AO_SE_10 (0xFA89C800 + 0x728)
#define FPGA_IOCG_AO_SE_11 (0xFA89C800 + 0x72C)
#define FPGA_IOCG_AO_SE_12 (0xFA89C800 + 0x730)
#define FPGA_IOCG_AO_SE_13 (0xFA89C800 + 0x734)
#define FPGA_IOCG_AO_SE_14 (0xFA89C800 + 0x738)
#define FPGA_IOCG_AO_SE_15 (0xFA89C800 + 0x73C)
#define FPGA_IOCG_AO_SE_16 (0xFA89C800 + 0x740)
#define FPGA_IOCG_AO_SE_17 (0xFA89C800 + 0x744)
#define FPGA_IOCG_AO_SE_18 (0xFA89C800 + 0x748)
#define FPGA_IOCG_AO_SE_19 (0xFA89C800 + 0x74C)
#define FPGA_IOCG_AO_SE_20 (0xFA89C800 + 0x750)
#define FPGA_IOCG_AO_SE_21 (0xFA89C800 + 0x754)
#define FPGA_IOCG_AO_015 (0xFA89C800 + 0x03C)
#define FPGA_IOCG_AO_016 (0xFA89C800 + 0x040)
#define FPGA_IOCG_AO_SE_22 (0xFA89C800 + 0x758)
#define FPGA_IOCG_AO_SE_23 (0xFA89C800 + 0x75C)
#define FPGA_IOCG_AO_017 (0xFA89C800 + 0x044)
#define FPGA_IOCG_AO_SE_24 (0xFA89C800 + 0x760)
#define FPGA_IOCG_AO_SE_25 (0xFA89C800 + 0x764)
#define FPGA_IOCG_AO_SE_26 (0xFA89C800 + 0x768)
#define FPGA_IOCG_AO_SE_27 (0xFA89C800 + 0x76C)
#define FPGA_IOCG_AO_SE_28 (0xFA89C800 + 0x770)
#define FPGA_IOCG_AO_SE_29 (0xFA89C800 + 0x774)
#define FPGA_IOCG_AO_SE_30 (0xFA89C800 + 0x778)
#define FPGA_IOCG_AO_SE_31 (0xFA89C800 + 0x77C)
#define FPGA_IOCG_AO_SE_32 (0xFA89C800 + 0x780)
#define FPGA_IOCG_AO_SE_33 (0xFA89C800 + 0x784)
#define FPGA_IOCG_AO_SE_34 (0xFA89C800 + 0x788)
#define FPGA_IOCG_AO_SE_35 (0xFA89C800 + 0x78C)
#define FPGA_IOCG_AO_SE_36 (0xFA89C800 + 0x790)
#define FPGA_IOCG_AO_SE_37 (0xFA89C800 + 0x794)
#define FPGA_IOCG_AO_SE_38 (0xFA89C800 + 0x798)
#define FPGA_IOCG_AO_018 (0xFA89C800 + 0x048)
#define FPGA_IOCG_AO_019 (0xFA89C800 + 0x04C)
#define FPGA_IOCG_AO_020 (0xFA89C800 + 0x050)
#define FPGA_IOCG_AO_021 (0xFA89C800 + 0x054)
#define FPGA_IOCG_AO_022 (0xFA89C800 + 0x058)
#define FPGA_IOCG_AO_023 (0xFA89C800 + 0x05C)
#define FPGA_IOCG_AO_024 (0xFA89C800 + 0x060)
#define FPGA_IOCG_AO_025 (0xFA89C800 + 0x064)
#define FPGA_IOCG_AO_026 (0xFA89C800 + 0x068)
#define FPGA_IOCG_AO_027 (0xFA89C800 + 0x06C)
#define FPGA_IOCG_AO_028 (0xFA89C800 + 0x070)
#define FPGA_IOCG_AO_029 (0xFA89C800 + 0x074)
#define FPGA_IOCG_AO_030 (0xFA89C800 + 0x078)
#define FPGA_IOCG_AO_031 (0xFA89C800 + 0x07C)
#define FPGA_IOCG_AO_032 (0xFA89C800 + 0x080)
#define FPGA_IOCG_AO_033 (0xFA89C800 + 0x084)
#define FPGA_IOCG_AO_034 (0xFA89C800 + 0x088)
#define FPGA_IOCG_AO_035 (0xFA89C800 + 0x08C)
#define FPGA_IOCG_AO_036 (0xFA89C800 + 0x090)
#define FPGA_IOCG_AO_037 (0xFA89C800 + 0x094)
#define FPGA_IOCG_AO_038 (0xFA89C800 + 0x098)
#define FPGA_IOCG_AO_SE_39 (0xFA89C800 + 0x79C)
#define FPGA_IOCG_AO_SE_40 (0xFA89C800 + 0x7A0)
#define FPGA_IOCG_AO_039 (0xFA89C800 + 0x09C)
#define FPGA_IOCG_AO_040 (0xFA89C800 + 0x0A0)
#define FPGA_IOCG_AO_041 (0xFA89C800 + 0x0A4)
#define FPGA_IOCG_AO_042 (0xFA89C800 + 0x0A8)
#define FPGA_IOCG_AO_043 (0xFA89C800 + 0x0AC)
#define FPGA_IOCG_AO_044 (0xFA89C800 + 0x0B0)
#define FPGA_IOCG_AO_045 (0xFA89C800 + 0x0B4)
#define FPGA_IOCG_AO_046 (0xFA89C800 + 0x0B8)
#define FPGA_IOCG_AO_SE_41 (0xFA89C800 + 0x7A4)
#define FPGA_IOCG_AO_SE_42 (0xFA89C800 + 0x7A8)
#define FPGA_IOCG_AO_SE_43 (0xFA89C800 + 0x7AC)
#define FPGA_IOCG_AO_SE_44 (0xFA89C800 + 0x7B0)
#define FPGA_IOCG_AO_SE_45 (0xFA89C800 + 0x7B4)
#define FPGA_IOCG_AO_SE_46 (0xFA89C800 + 0x7B8)
#define FPGA_IOCG_AO_SE_47 (0xFA89C800 + 0x7BC)
#define FPGA_IOCG_AO_SE_48 (0xFA89C800 + 0x7C0)
