module top_module( 
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output out_or_logical,
    output [5:0] out_not
);

    // Compute bitwise OR of a and b
    assign out_or_bitwise = a | b;
    
    // Compute the logical OR of a and b.
    // In Verilog, using "||" on non-zero numbers returns 1.
    assign out_or_logical = a || b;
    
    // Compute NOT of both inputs.
    // Place ~b in the upper half (bits [5:3]) and ~a in the lower half (bits [2:0])
    assign out_not[5:3] = ~b;
    assign out_not[2:0] = ~a;

endmodule