

================================================================
== Vitis HLS Report for 'adi'
================================================================
* Date:           Fri Jul 25 16:31:50 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        adi
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.031 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |        ?|        ?|     14846|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../SYN_dataset/adi/generate/adi.cpp:1]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tsteps"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tsteps, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %u, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %u"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %v"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %q, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %q"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tsteps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tsteps" [../SYN_dataset/adi/generate/adi.cpp:1]   --->   Operation 19 'read' 'tsteps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln39 = icmp_sgt  i32 %tsteps_read, i32 0" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 20 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.end208, void %for.body.lr.ph" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 21 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 22 'alloca' 't' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%add_ln39 = add i32 %tsteps_read, i32 1" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 23 'add' 'add_ln39' <Predicate = (icmp_ln39)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln39 = store i32 1, i32 %t" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 24 'store' 'store_ln39' <Predicate = (icmp_ln39)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_41_2" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 25 'br' 'br_ln39' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_2 = load i32 %t" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 26 'load' 't_2' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln39_1 = icmp_eq  i32 %t_2, i32 %add_ln39" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 27 'icmp' 'icmp_ln39_1' <Predicate = (icmp_ln39)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39_1, void %VITIS_LOOP_41_2.split, void %for.end208.loopexit" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 28 'br' 'br_ln39' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adi_Pipeline_VITIS_LOOP_41_2, i64 %u, i64 %v, i64 %p, i64 %q"   --->   Operation 29 'call' 'call_ln0' <Predicate = (icmp_ln39 & !icmp_ln39_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.88ns)   --->   "%t_3 = add i32 %t_2, i32 1" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 30 'add' 't_3' <Predicate = (icmp_ln39 & !icmp_ln39_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln39 = store i32 %t_3, i32 %t" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 31 'store' 'store_ln39' <Predicate = (icmp_ln39 & !icmp_ln39_1)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end208"   --->   Operation 32 'br' 'br_ln0' <Predicate = (icmp_ln39 & icmp_ln39_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [../SYN_dataset/adi/generate/adi.cpp:78]   --->   Operation 33 'ret' 'ret_ln78' <Predicate = (icmp_ln39_1) | (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adi_Pipeline_VITIS_LOOP_41_2, i64 %u, i64 %v, i64 %p, i64 %q"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adi_Pipeline_VITIS_LOOP_60_5, i64 %u, i64 %v, i64 %p, i64 %q"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln3 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../SYN_dataset/adi/generate/adi.cpp:3]   --->   Operation 36 'specloopname' 'specloopname_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adi_Pipeline_VITIS_LOOP_60_5, i64 %u, i64 %v, i64 %p, i64 %q"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_41_2" [../SYN_dataset/adi/generate/adi.cpp:39]   --->   Operation 38 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	wire read operation ('tsteps', ../SYN_dataset/adi/generate/adi.cpp:1) on port 'tsteps' (../SYN_dataset/adi/generate/adi.cpp:1) [20]  (0 ns)
	'add' operation ('add_ln39', ../SYN_dataset/adi/generate/adi.cpp:39) [25]  (0.88 ns)
	blocking operation 0.366 ns on control path)

 <State 2>: 1.27ns
The critical path consists of the following:
	'load' operation ('t', ../SYN_dataset/adi/generate/adi.cpp:39) on local variable 't' [29]  (0 ns)
	'add' operation ('t', ../SYN_dataset/adi/generate/adi.cpp:39) [36]  (0.88 ns)
	'store' operation ('store_ln39', ../SYN_dataset/adi/generate/adi.cpp:39) of variable 't', ../SYN_dataset/adi/generate/adi.cpp:39 on local variable 't' [37]  (0.387 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
