$date
	Thu Nov 20 15:03:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module im_tb $end
$var wire 32 ! inst [31:0] $end
$var reg 32 " addr [31:0] $end
$scope module uut $end
$var wire 32 # addr [31:0] $end
$var wire 32 $ inst [31:0] $end
$scope begin $unm_blk_3 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000000 %
b100000000000010010011 $
b0 #
b0 "
b100000000000010010011 !
$end
#10000
b11000000000000100010011 !
b11000000000000100010011 $
b100 "
b100 #
#20000
b100011000000110110011 !
b100011000000110110011 $
b10000 "
b10000 #
#30000
b11111110001000001100110011100011 !
b11111110001000001100110011100011 $
b11000 "
b11000 #
#40000
b1100100010000000100011 !
b1100100010000000100011 $
b11100 "
b11100 #
#50000
b100000000000000011101111 !
b100000000000000011101111 $
b10010100 "
b10010100 #
#60000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 $
b10011000 "
b10011000 #
#70000
b1010000000000001010010011 !
b1010000000000001010010011 $
b10011100 "
b10011100 #
#80000
b10011 !
b10011 $
b10100000 "
b10100000 #
#90000
b100000000000010010011 !
b100000000000010010011 $
b10 "
b10 #
#100000
b11000000000000100010011 !
b11000000000000100010011 $
b110 "
b110 #
#110000
