design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/sys,sys,RUN_2025.05.24_14.37.30,flow completed,0h53m20s0ms,0h6m47s0ms,6775.0,4.0,1693.75,-1,3.80613,3614.31,6243,0,0,0,0,0,0,0,44,42,0,0,549508,52256,0.0,0.0,0.0,0.0,-0.53,0.0,0.0,0.0,0.0,-1.37,420606005.0,0.0,4.75,4.17,0.42,0.84,0.0,2980,4401,55,1383,0,0,0,4138,2,32,16,36,321,87,7,2305,1138,1120,16,278183,56133,546,57183,6775,398820,3932297.6351999994,0.0097,0.00515,5.49e-05,0.0121,0.00661,2.34e-07,0.0138,0.00784,2.65e-07,3.64,10.53,94.9667616334283,10,1,25,25,25,0.3,1,10,0.2,0,sky130_fd_sc_hd,AREA 0
