<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="149" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="305" />
   <clocksource preferredWidth="304" />
   <frequency preferredWidth="285" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1894" height="1107" x="43" y="411" />
 <hdlexample language="VERILOG" />
 <generation synthesis="VERILOG" simulation="VHDL" mixed_lang_simulation="0" />
</preferences>
