// Seed: 3228200546
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    input tri id_3,
    input wor id_4,
    output wand id_5,
    output supply1 id_6,
    output supply1 id_7
    , id_15,
    input tri id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wor id_11,
    output tri id_12,
    output tri0 id_13
);
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  uwire id_3,
    output uwire id_4
);
  always @(negedge -1) id_0 <= id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_2,
      id_4,
      id_1,
      id_4,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
