Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  9 01:55:15 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sample_control_TOP_control_sets_placed.rpt
| Design       : sample_control_TOP
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           10 |
| No           | No                    | Yes                    |              17 |            6 |
| No           | Yes                   | No                     |              51 |           20 |
| Yes          | No                    | No                     |              80 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------------------+----------------------------------+------------------+----------------+--------------+
|          Clock Signal          |            Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+-------------------------------------+----------------------------------+------------------+----------------+--------------+
|  MEM_DIST1/CLK_TO_MEM_DIST_OUT |                                     | MEM_DIST1/w_RUN_i_2_n_0          |                1 |              1 |         1.00 |
|  MEM_DIST1/o_SET               |                                     | ext_memRW/w_RUN0                 |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1           | ext_memRW/o_IO_BUF_CTRL5_out        | ext_memRW/o_IO_BUF_CTRL7_out     |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1           | ext_memRW/o_nOE10_out               | ext_memRW/o_nOE_i_1_n_0          |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1           | ext_memRW/o_nWE9_out                | ext_memRW/o_nWE_i_1_n_0          |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1           |                                     |                                  |                3 |              4 |         1.33 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/s_byte[3]_i_2_n_0         | MEM_DIST1/s_byte[3]_i_1_n_0      |                2 |              4 |         2.00 |
| ~IV_SAVER/CLK                  |                                     | IV_SAVER/p_1_in[14]              |                3 |              5 |         1.67 |
| ~divOut                        |                                     | count[0]_i_1_n_0                 |                2 |              8 |         4.00 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/o_DATA_EMEM[7]_i_2_n_0    | MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  PLL_1/inst/clk_out1           | ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0 |                                  |                2 |              8 |         4.00 |
|  PLL_1/inst/clk_out1           | ext_memRW/w_oDATA                   |                                  |                2 |              8 |         4.00 |
| ~IV_SAVER/CLK                  |                                     | IV_SAVER/p_1_in[13]              |                5 |             10 |         2.00 |
|  PLL_1/inst/clk_out1           |                                     | count2[0]_i_1_n_0                |                3 |             12 |         4.00 |
| ~i_COMM_CLK_IBUF_BUFG          |                                     | i_ADC_RDY_IBUF                   |                4 |             15 |         3.75 |
|  i_COMM_RW_IBUF_BUFG           |                                     |                                  |                7 |             16 |         2.29 |
|  PLL_1/inst/clk_out1           |                                     | ext_memRW/clear                  |                7 |             16 |         2.29 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/o_ADDR[18]_i_1_n_0        |                                  |                3 |             16 |         5.33 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/v_Count                   | MEM_DIST1/s_byte[3]_i_1_n_0      |                5 |             16 |         3.20 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/w_iHiBYTE                 |                                  |                4 |             16 |         4.00 |
|  PLL_1/inst/clk_out1           | MEM_DIST1/w_iLoBYTE                 |                                  |                5 |             16 |         3.20 |
|  PLL_1/inst/clk_out1           | ext_memRW/w_oADDR                   |                                  |                3 |             16 |         5.33 |
+--------------------------------+-------------------------------------+----------------------------------+------------------+----------------+--------------+


