0.6
2018.3
Dec  7 2018
00:33:28
D:/project/lab3/lab3.sim/sim_1/synth/timing/xsim/test_time_synth.v,1714118911,verilog,,D:/project/lab3/lab3.srcs/sim_1/new/test.v,,dff1;dff2;glbl;top,,,,,,,,
D:/project/lab3/lab3.srcs/sim_1/new/test.v,1714118591,verilog,,,,test,,,,,,,,
