# Tiny Tapeout project information
  project:
  title:        "Rock-Paper-Scissors Game"  # Project title
  author:       "Nika Z"                  # Your name
  discord:      "nzmade"       # Your Discord username (optional)
  description:  "A simple Rock-Paper-Scissors game"  # One line description
  language:     "SystemVerilog"             # Language used
  clock_hz:     50000000                    # Clock frequency in Hz (adjust to your FPGA clock frequency)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Design occupies 1x1 tile

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_nzps"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "src/rock_paper_scissors_game.sv"
    - "src/seven_segment_display.sv"
  

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Player1_Switch0"
  ui[1]: "Player1_Switch1"
  ui[2]: "Player2_Switch0"
  ui[3]: "Player2_Switch1"
  ui[4]: "Start_Button"
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "Seg_A"
  uo[1]: "Seg_B"
  uo[2]: "Seg_C"
  uo[3]: "Seg_D"
  uo[4]: "Seg_E"
  uo[5]: "Seg_F"
  uo[6]: "Seg_G"
  uo[7]: "Anode"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6

