Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Oct 05 11:11:24 2016
| Host         : DESKTOP-C1GVFD3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fifoctlr_icmw1_control_sets_placed.rpt
| Design       : fifoctlr_icmw1
| Device       : xc7vx485t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              26 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------+------------------+------------------+----------------+
| Clock Signal |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+-----------------------+------------------+------------------+----------------+
|  gclkread/O  | read_allow_minor      | fifo_gsr_in_IBUF |                1 |              2 |
|  gclkwrite/O | fifostatus[7]_i_1_n_0 | fifo_gsr_in_IBUF |                1 |              4 |
|  gclkread/O  |                       | fifo_gsr_in_IBUF |                3 |              9 |
|  gclkwrite/O |                       | fifo_gsr_in_IBUF |                4 |             17 |
|  gclkwrite/O | write_allow           | fifo_gsr_in_IBUF |                5 |             24 |
|  gclkread/O  | read_allow            | fifo_gsr_in_IBUF |                7 |             32 |
+--------------+-----------------------+------------------+------------------+----------------+


