<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPU::SIModeRegisterDefaults Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;12.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a></li><li class="navelem"><a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::AMDGPU::SIModeRegisterDefaults Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AMDGPUBaseInfo_8h_source.html">Target/AMDGPU/Utils/AMDGPUBaseInfo.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::AMDGPU::SIModeRegisterDefaults:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults__coll__graph.png" border="0" usemap="#allvm_1_1AMDGPU_1_1SIModeRegisterDefaults_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1AMDGPU_1_1SIModeRegisterDefaults_coll__map" id="allvm_1_1AMDGPU_1_1SIModeRegisterDefaults_coll__map">
<area shape="rect" title=" " alt="" coords="5,169,220,210"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="90,5,135,31"/>
<area shape="poly" title=" " alt="" coords="115,46,115,168,110,168,110,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a51007be6be1ef9dfe8e094f67ea3bdf7" id="r_a51007be6be1ef9dfe8e094f67ea3bdf7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51007be6be1ef9dfe8e094f67ea3bdf7">SIModeRegisterDefaults</a> ()</td></tr>
<tr class="separator:a51007be6be1ef9dfe8e094f67ea3bdf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417e2bc80e2a1c28a950b41cff01a54d" id="r_a417e2bc80e2a1c28a950b41cff01a54d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a417e2bc80e2a1c28a950b41cff01a54d">SIModeRegisterDefaults</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a417e2bc80e2a1c28a950b41cff01a54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd213a55a88123608450a55fa5ab06d" id="r_a0bd213a55a88123608450a55fa5ab06d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bd213a55a88123608450a55fa5ab06d">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0bd213a55a88123608450a55fa5ab06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef164720b5caf7cfa0f82014098052f" id="r_a0ef164720b5caf7cfa0f82014098052f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ef164720b5caf7cfa0f82014098052f">allFP32Denormals</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0ef164720b5caf7cfa0f82014098052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d440dcf070de6b886a26184866b78b5" id="r_a3d440dcf070de6b886a26184866b78b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d440dcf070de6b886a26184866b78b5">allFP64FP16Denormals</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3d440dcf070de6b886a26184866b78b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33395e6880c4cf1246f33be9f4c425f6" id="r_a33395e6880c4cf1246f33be9f4c425f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33395e6880c4cf1246f33be9f4c425f6">fpDenormModeSPValue</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a33395e6880c4cf1246f33be9f4c425f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the encoding value for the FP_DENORM bits of the mode register for the FP32 denormal mode.  <br /></td></tr>
<tr class="separator:a33395e6880c4cf1246f33be9f4c425f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50758a26941727ddb61933212a347c0" id="r_aa50758a26941727ddb61933212a347c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa50758a26941727ddb61933212a347c0">fpDenormModeDPValue</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa50758a26941727ddb61933212a347c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the encoding value for the FP_DENORM bits of the mode register for the FP64/FP16 denormal mode.  <br /></td></tr>
<tr class="separator:aa50758a26941727ddb61933212a347c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216ed9f9fcdbe63878b3037a2ff8ea92" id="r_a216ed9f9fcdbe63878b3037a2ff8ea92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a216ed9f9fcdbe63878b3037a2ff8ea92">isInlineCompatible</a> (<a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a216ed9f9fcdbe63878b3037a2ff8ea92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:abe833a679a06403df070be07f8acf93b" id="r_abe833a679a06403df070be07f8acf93b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe833a679a06403df070be07f8acf93b">getDefaultForCallingConv</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:abe833a679a06403df070be07f8acf93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20673115c4cf7e8d2a660b5fbe47c49" id="r_ac20673115c4cf7e8d2a660b5fbe47c49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac20673115c4cf7e8d2a660b5fbe47c49">oneWayCompatible</a> (<a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CallerMode</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CalleeMode</a>)</td></tr>
<tr class="memdesc:ac20673115c4cf7e8d2a660b5fbe47c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a flag is compatible if it's enabled in the callee, but disabled in the caller.  <br /></td></tr>
<tr class="separator:ac20673115c4cf7e8d2a660b5fbe47c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a05d4f9c4d9e486f4fd3d69a89121e107" id="r_a05d4f9c4d9e486f4fd3d69a89121e107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a>: 1</td></tr>
<tr class="memdesc:a05d4f9c4d9e486f4fd3d69a89121e107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs per IEEE 754-2008.  <br /></td></tr>
<tr class="separator:a05d4f9c4d9e486f4fd3d69a89121e107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad261de8c9788fcacfda7ea1b58820aee" id="r_ad261de8c9788fcacfda7ea1b58820aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>: 1</td></tr>
<tr class="memdesc:ad261de8c9788fcacfda7ea1b58820aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise, pass NaN through.  <br /></td></tr>
<tr class="separator:ad261de8c9788fcacfda7ea1b58820aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ff3623163fd8a485b7d350f9617343" id="r_a10ff3623163fd8a485b7d350f9617343"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a>: 1</td></tr>
<tr class="memdesc:a10ff3623163fd8a485b7d350f9617343"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is set, neither input or output denormals are flushed for most f32 instructions.  <br /></td></tr>
<tr class="separator:a10ff3623163fd8a485b7d350f9617343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52fafedccdcc6384282a94d226f7150e" id="r_a52fafedccdcc6384282a94d226f7150e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a>: 1</td></tr>
<tr class="separator:a52fafedccdcc6384282a94d226f7150e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6369220093c23b778c9251bbf74203e" id="r_af6369220093c23b778c9251bbf74203e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6369220093c23b778c9251bbf74203e">FP64FP16InputDenormals</a>: 1</td></tr>
<tr class="memdesc:af6369220093c23b778c9251bbf74203e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions.  <br /></td></tr>
<tr class="separator:af6369220093c23b778c9251bbf74203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60815a772a23fdd5c0bb05dfaaf015a4" id="r_a60815a772a23fdd5c0bb05dfaaf015a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60815a772a23fdd5c0bb05dfaaf015a4">FP64FP16OutputDenormals</a>: 1</td></tr>
<tr class="separator:a60815a772a23fdd5c0bb05dfaaf015a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00854">854</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a51007be6be1ef9dfe8e094f67ea3bdf7" name="a51007be6be1ef9dfe8e094f67ea3bdf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51007be6be1ef9dfe8e094f67ea3bdf7">&#9670;&#160;</a></span>SIModeRegisterDefaults() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00875">875</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a417e2bc80e2a1c28a950b41cff01a54d" name="a417e2bc80e2a1c28a950b41cff01a54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417e2bc80e2a1c28a950b41cff01a54d">&#9670;&#160;</a></span>SIModeRegisterDefaults() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>F</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01711">1711</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00863">DX10Clamp</a>, <a class="el" href="MD5_8cpp_source.html#l00056">F</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00867">FP32InputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00868">FP32OutputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00872">FP64FP16InputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00873">FP64FP16OutputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00885">getDefaultForCallingConv()</a>, <a class="el" href="FloatingPointMode_8h_source.html#l00074">llvm::DenormalMode::IEEE</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00859">IEEE</a>, and <a class="el" href="FloatingPointMode_8h_source.html#l00174">llvm::parseDenormalFPAttribute()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a0ef164720b5caf7cfa0f82014098052f" name="a0ef164720b5caf7cfa0f82014098052f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef164720b5caf7cfa0f82014098052f">&#9670;&#160;</a></span>allFP32Denormals()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::allFP32Denormals </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00899">899</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00867">FP32InputDenormals</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00868">FP32OutputDenormals</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00053">hasFP32Denormals()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02442">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01654">llvm::AMDGPUTargetLowering::LowerDIVREM24()</a>, and <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01765">llvm::AMDGPUTargetLowering::LowerUDIVREM64()</a>.</p>

</div>
</div>
<a id="a3d440dcf070de6b886a26184866b78b5" name="a3d440dcf070de6b886a26184866b78b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d440dcf070de6b886a26184866b78b5">&#9670;&#160;</a></span>allFP64FP16Denormals()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::allFP64FP16Denormals </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00903">903</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00872">FP64FP16InputDenormals</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00873">FP64FP16OutputDenormals</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00058">hasFP64FP16Denormals()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02442">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>.</p>

</div>
</div>
<a id="aa50758a26941727ddb61933212a347c0" name="aa50758a26941727ddb61933212a347c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50758a26941727ddb61933212a347c0">&#9670;&#160;</a></span>fpDenormModeDPValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint32__t.html">uint32_t</a> llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeDPValue </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the encoding value for the FP_DENORM bits of the mode register for the FP64/FP16 denormal mode. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00921">921</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00872">FP64FP16InputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00873">FP64FP16OutputDenormals</a>, <a class="el" href="SIDefines_8h_source.html#l00843">FP_DENORM_FLUSH_IN</a>, <a class="el" href="SIDefines_8h_source.html#l00841">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>, <a class="el" href="SIDefines_8h_source.html#l00844">FP_DENORM_FLUSH_NONE</a>, and <a class="el" href="SIDefines_8h_source.html#l00842">FP_DENORM_FLUSH_OUT</a>.</p>

</div>
</div>
<a id="a33395e6880c4cf1246f33be9f4c425f6" name="a33395e6880c4cf1246f33be9f4c425f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33395e6880c4cf1246f33be9f4c425f6">&#9670;&#160;</a></span>fpDenormModeSPValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint32__t.html">uint32_t</a> llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeSPValue </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the encoding value for the FP_DENORM bits of the mode register for the FP32 denormal mode. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00909">909</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00867">FP32InputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00868">FP32OutputDenormals</a>, <a class="el" href="SIDefines_8h_source.html#l00843">FP_DENORM_FLUSH_IN</a>, <a class="el" href="SIDefines_8h_source.html#l00841">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>, <a class="el" href="SIDefines_8h_source.html#l00844">FP_DENORM_FLUSH_NONE</a>, and <a class="el" href="SIDefines_8h_source.html#l00842">FP_DENORM_FLUSH_OUT</a>.</p>

</div>
</div>
<a id="abe833a679a06403df070be07f8acf93b" name="abe833a679a06403df070be07f8acf93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe833a679a06403df070be07f8acf93b">&#9670;&#160;</a></span>getDefaultForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00885">885</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00859">IEEE</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01159">llvm::AMDGPU::isShader()</a>, and <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00208">Mode</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01711">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="a216ed9f9fcdbe63878b3037a2ff8ea92" name="a216ed9f9fcdbe63878b3037a2ff8ea92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216ed9f9fcdbe63878b3037a2ff8ea92">&#9670;&#160;</a></span>isInlineCompatible()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::isInlineCompatible </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a></td>          <td class="paramname"><span class="paramname"><em>CalleeMode</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00939">939</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00863">DX10Clamp</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00867">FP32InputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00868">FP32OutputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00872">FP64FP16InputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00873">FP64FP16OutputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00859">IEEE</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00933">oneWayCompatible()</a>.</p>

</div>
</div>
<a id="ac20673115c4cf7e8d2a660b5fbe47c49" name="ac20673115c4cf7e8d2a660b5fbe47c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20673115c4cf7e8d2a660b5fbe47c49">&#9670;&#160;</a></span>oneWayCompatible()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::oneWayCompatible </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>CallerMode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>CalleeMode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if a flag is compatible if it's enabled in the callee, but disabled in the caller. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00933">933</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00939">isInlineCompatible()</a>.</p>

</div>
</div>
<a id="a0bd213a55a88123608450a55fa5ab06d" name="a0bd213a55a88123608450a55fa5ab06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bd213a55a88123608450a55fa5ab06d">&#9670;&#160;</a></span>operator==()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a></td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00891">891</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00863">DX10Clamp</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00867">FP32InputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00868">FP32OutputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00872">FP64FP16InputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00873">FP64FP16OutputDenormals</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00859">IEEE</a>, and <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ad261de8c9788fcacfda7ea1b58820aee" name="ad261de8c9788fcacfda7ea1b58820aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad261de8c9788fcacfda7ea1b58820aee">&#9670;&#160;</a></span>DX10Clamp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise, pass NaN through. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00863">863</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00939">isInlineCompatible()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00891">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01224">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01711">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="a10ff3623163fd8a485b7d350f9617343" name="a10ff3623163fd8a485b7d350f9617343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ff3623163fd8a485b7d350f9617343">&#9670;&#160;</a></span>FP32InputDenormals</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If this is set, neither input or output denormals are flushed for most f32 instructions. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00867">867</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00899">allFP32Denormals()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00909">fpDenormModeSPValue()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00939">isInlineCompatible()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00891">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01224">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01711">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="a52fafedccdcc6384282a94d226f7150e" name="a52fafedccdcc6384282a94d226f7150e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52fafedccdcc6384282a94d226f7150e">&#9670;&#160;</a></span>FP32OutputDenormals</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00868">868</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00899">allFP32Denormals()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00909">fpDenormModeSPValue()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00939">isInlineCompatible()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00891">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01224">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01711">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="af6369220093c23b778c9251bbf74203e" name="af6369220093c23b778c9251bbf74203e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6369220093c23b778c9251bbf74203e">&#9670;&#160;</a></span>FP64FP16InputDenormals</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00872">872</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00903">allFP64FP16Denormals()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00921">fpDenormModeDPValue()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00939">isInlineCompatible()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00891">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01224">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01711">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="a60815a772a23fdd5c0bb05dfaaf015a4" name="a60815a772a23fdd5c0bb05dfaaf015a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60815a772a23fdd5c0bb05dfaaf015a4">&#9670;&#160;</a></span>FP64FP16OutputDenormals</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00873">873</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00903">allFP64FP16Denormals()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00921">fpDenormModeDPValue()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00939">isInlineCompatible()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00891">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01224">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01711">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<a id="a05d4f9c4d9e486f4fd3d69a89121e107" name="a05d4f9c4d9e486f4fd3d69a89121e107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05d4f9c4d9e486f4fd3d69a89121e107">&#9670;&#160;</a></span>IEEE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::SIModeRegisterDefaults::IEEE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs per IEEE 754-2008. </p>
<p>Min_dx10 and max_dx10 become IEEE 754- 2008 compliant due to signaling NaN propagation and quieting. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00859">859</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00885">getDefaultForCallingConv()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00939">isInlineCompatible()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02565">llvm::AMDGPULegalizerInfo::legalizeFFloor()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02057">llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03385">llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00891">operator==()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01224">llvm::GCNTargetMachine::parseMachineFunctionInfo()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01711">SIModeRegisterDefaults()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>lib/Target/AMDGPU/Utils/<a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a></li>
<li>lib/Target/AMDGPU/Utils/<a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:08:04 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
