module display (
    input clk,  // clock
    input rst,  // reset
    input score[16],
    output seg[14]



  ) {

  always {
  
    case(score){
      b0000000000000000://0
      seg=b00000010000001;
      b0000000000000001://1
        seg=b00000011001111;
      b0000000000000010://2
        seg=b00000010010010;
      b0000000000000011://3
        seg=b00000010000110;
      b0000000000000100://4
        seg=b00000011001100;
      b0000000000000101://5
        seg=b00000010100100;
      b0000000000000110://6
        seg=b00000010100000;
      b0000000000000111://7
        seg=b00000010001111;
      b0000000000001000://8
        seg=b00000010000000;
      b0000000000001001://9
        seg=b00000010000100;
      b0000000000001010://10
        seg=b10011110000001;     
      b0000000000001011://11
        seg=b10011111001111;
      b0000000000001100://12
        seg=b10011110010010;
      b0000000000001101://13
        seg=b10011110000110;
      b0000000000001110://14
        seg=b10011111001100;
      b0000000000001111://15
        seg=b10011110100100;
      b0000000000010000://16
        seg=b10011110100000;
      b0000000000010001://17
        seg=b10011110001111;
      b0000000000010010://18
        seg=b10011110000000;
      b0000000000010011://19
        seg=b10011110000100;
      b0000000000010100://20
        seg=b00100100000001;
      b0000000000010101://21
        seg=b00100101001111;
      b0000000000010110://22
        seg=b00100100010010;
      b0000000000010111://23
        seg=b00100100000110;
      b0000000000011000://24
        seg=b00100101001100;
      b0000000000011001://25
        seg=b00100100100100;
      b0000000000011010://26
        seg=b00100100100000;
      b0000000000011011://27
        seg=b00100100001111;
      b0000000000011100://28
        seg=b00100100000000;
      b0000000000011101://29
        seg=b00100100000100;
      b0000000000011110://30
        seg=b00001100000001;
      b0000000000011111://31
        seg=b00001101001111;
      b0000000000100000://32
        seg=b00001100010010;
      b0000000000100001://33
        seg=b00001100000110;
      b0000000000100010://34
        seg=b00001101001100;
      b0000000000100011://35
        seg=b00001100100100;
      b0000000000100100://36
        seg=b00001100100000;
      b0000000000100101://37
        seg=b00001100001111;
      b0000000000100110://38
        seg=b00001100000000;
      b0000000000100111://39
        seg=b00001100000100;
      b0000000000101000://40
        seg=b10011000000001;
    
    
      
      default:seg=14b0; 

    
    
    
    }
  }
}