v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 2100 -510 2120 -510 { lab=#net1}
N 1220 -680 1300 -680 { lab=#net2}
N 1220 -310 1300 -310 { lab=#net3}
N 1220 -210 1310 -210 { lab=#net3}
N 1220 -310 1220 -210 { lab=#net3}
N 1220 -710 1220 -680 { lab=#net2}
N 1360 -310 1470 -310 { lab=Voutp}
N 1370 -210 1470 -210 { lab=Voutp}
N 1470 -310 1470 -210 { lab=Voutp}
N 920 -600 960 -600 { lab=V1}
N 920 -430 960 -430 { lab=V2}
N 1080 -960 1080 -940 { lab=#net4}
N 1020 -910 1050 -910 { lab=Vbp}
N 1020 -990 1020 -910 { lab=Vbp}
N 1020 -990 1050 -990 { lab=Vbp}
N 980 -990 1020 -990 { lab=Vbp}
N 1080 -880 1080 -840 { lab=#net5}
N 1220 -810 1220 -770 { lab=#net5}
N 1110 -810 1220 -810 { lab=#net5}
N 1130 -850 1130 -810 { lab=#net5}
N 1080 -850 1130 -850 { lab=#net5}
N -530 -670 -530 -640 { lab=Vbp}
N -530 -640 -500 -640 { lab=Vbp}
N -530 -670 -420 -670 { lab=Vbp}
N -420 -640 -420 -610 { lab=Vbn}
N -420 -640 -390 -640 { lab=Vbn}
N 1740 -680 1740 -500 { lab=Voutn}
N 1650 -500 1740 -500 { lab=Voutn}
N 1740 -500 1780 -500 { lab=Voutn}
N 1650 -460 1780 -460 { lab=Voutp}
N 1740 -460 1740 -310 { lab=Voutp}
N 1470 -310 1740 -310 { lab=Voutp}
N 1360 -680 1740 -680 { lab=Voutn}
N 1020 -430 1120 -430 { lab=#net6}
N 1020 -600 1120 -600 { lab=#net7}
N 1180 -600 1220 -600 { lab=#net2}
N 1220 -530 1520 -530 { lab=#net2}
N 1220 -680 1220 -530 { lab=#net2}
N 1220 -430 1220 -310 { lab=#net3}
N 1220 -430 1520 -430 { lab=#net3}
N 1180 -430 1220 -430 { lab=#net3}
N 2300 -480 2450 -480 { lab=Vout2}
N 2430 -460 2490 -460 { lab=Vout2}
N 2430 -480 2430 -460 { lab=Vout2}
N 2560 -450 2590 -450 { lab=#net8}
N 2590 -450 2590 -370 { lab=#net8}
N 2890 -390 2890 -370 { lab=#net8}
N 2920 -480 2950 -480 { lab=Q0}
N 2940 -510 2940 -480 { lab=Q0}
N 3040 -430 3100 -430 { lab=Qn0}
N 3100 -570 3100 -430 { lab=Qn0}
N 2800 -570 3100 -570 { lab=Qn0}
N 2800 -570 2800 -480 { lab=Qn0}
N 2800 -480 2830 -480 { lab=Qn0}
N 3010 -390 3010 -370 { lab=#net9}
N 3010 -270 3010 -250 { lab=#net8}
N 2890 -250 3010 -250 { lab=#net8}
N 2890 -370 2890 -250 { lab=#net8}
N 3290 -480 3320 -480 { lab=Q1}
N 3410 -430 3470 -430 { lab=Qn1}
N 3470 -570 3470 -430 { lab=Qn1}
N 3170 -570 3470 -570 { lab=Qn1}
N 3170 -570 3170 -480 { lab=Qn1}
N 3170 -480 3200 -480 { lab=Qn1}
N 3660 -480 3690 -480 { lab=Q2}
N 3780 -430 3840 -430 { lab=Qn2}
N 3840 -570 3840 -430 { lab=Qn2}
N 3540 -570 3840 -570 { lab=Qn2}
N 3540 -570 3540 -480 { lab=Qn2}
N 3540 -480 3570 -480 { lab=Qn2}
N 4030 -480 4060 -480 { lab=Q3}
N 4150 -430 4210 -430 { lab=Qn3}
N 4210 -570 4210 -430 { lab=Qn3}
N 3910 -570 4210 -570 { lab=Qn3}
N 3910 -570 3910 -480 { lab=Qn3}
N 3910 -480 3940 -480 { lab=Qn3}
N 4400 -480 4430 -480 { lab=Q4}
N 4520 -430 4580 -430 { lab=Qn4}
N 4580 -570 4580 -430 { lab=Qn4}
N 4280 -570 4580 -570 { lab=Qn4}
N 4280 -570 4280 -480 { lab=Qn4}
N 4280 -480 4310 -480 { lab=Qn4}
N 3310 -610 3310 -480 { lab=Q1}
N 3670 -610 3670 -480 { lab=Q2}
N 4040 -610 4040 -480 { lab=Q3}
N 4410 -610 4410 -480 { lab=Q4}
N 3380 -390 3380 -250 { lab=0clk}
N 3100 -250 3380 -250 { lab=0clk}
N 3260 -290 3260 -250 { lab=0clk}
N 3750 -390 3750 -250 { lab=1clk}
N 3470 -250 3750 -250 { lab=1clk}
N 3630 -290 3630 -250 { lab=1clk}
N 4120 -390 4120 -250 { lab=2clk}
N 3840 -250 4120 -250 { lab=2clk}
N 4000 -290 4000 -250 { lab=2clk}
N 4490 -390 4490 -250 { lab=3clk}
N 4210 -250 4490 -250 { lab=3clk}
N 4370 -290 4370 -250 { lab=3clk}
N 4790 -480 4820 -480 { lab=Q5}
N 4910 -430 4970 -430 { lab=Qn5}
N 4970 -570 4970 -430 { lab=Qn5}
N 4670 -570 4970 -570 { lab=Qn5}
N 4670 -570 4670 -480 { lab=Qn5}
N 4670 -480 4700 -480 { lab=Qn5}
N 5160 -480 5190 -480 { lab=Q6}
N 5280 -430 5340 -430 { lab=Qn6}
N 5340 -570 5340 -430 { lab=Qn6}
N 5040 -570 5340 -570 { lab=Qn6}
N 5040 -570 5040 -480 { lab=Qn6}
N 5040 -480 5070 -480 { lab=Qn6}
N 4800 -610 4800 -480 { lab=Q5}
N 5170 -610 5170 -480 { lab=Q6}
N 4880 -390 4880 -250 { lab=4clk}
N 4600 -250 4880 -250 { lab=4clk}
N 4760 -290 4760 -250 { lab=4clk}
N 5250 -390 5250 -250 { lab=5clk}
N 4970 -250 5250 -250 { lab=5clk}
N 5130 -290 5130 -250 { lab=5clk}
N 2590 -370 2890 -370 { lab=#net8}
N 890 -490 920 -490 { lab=V2}
N 770 -550 920 -550 { lab=V1}
N 730 -510 730 -320 { lab=#net10}
N 850 -450 850 -390 { lab=#net10}
N 730 -390 850 -390 { lab=#net10}
N 920 -600 920 -550 { lab=V1}
N 920 -490 920 -430 { lab=V2}
N 1780 -460 1780 -420 { lab=Voutp}
N 1780 -450 2120 -450 { lab=Voutp}
N 730 -340 850 -340 { lab=#net10}
N 850 -340 850 -40 { lab=#net10}
N 850 -40 2060 -40 { lab=#net10}
N 2060 -470 2060 -40 { lab=#net10}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/diff_amp.sym} 2090 -480 0 0 {name=X2}
C {madvlsi/gnd.sym} 2200 -380 0 0 {name=l3 lab=GND}
C {madvlsi/vdd.sym} 2200 -580 0 0 {name=l6 lab=VDD}
C {madvlsi/vsource.sym} 320 -780 0 0 {name=Vdd
value=1.8}
C {madvlsi/gnd.sym} 320 -750 0 0 {name=l23 lab=GND}
C {madvlsi/vdd.sym} 320 -810 0 0 {name=l26 lab=VDD}
C {madvlsi/vsource.sym} 420 -790 0 0 {name=VCLK
value="pulse(0 1.8 5n 1n 1n 5n 10n)"}
C {madvlsi/gnd.sym} 420 -760 0 0 {name=l22 lab=GND}
C {devices/lab_pin.sym} 420 -820 0 0 {name=l25 sig_type=std_logic lab=CLK}
C {madvlsi/vsource.sym} 120 -780 0 0 {name=Vdd1
value=0.05}
C {madvlsi/gnd.sym} 120 -750 0 0 {name=l11 lab=GND}
C {madvlsi/vsource.sym} 210 -780 0 0 {name=Vin
value=0.4}
C {madvlsi/gnd.sym} 210 -750 0 0 {name=l13 lab=GND}
C {devices/lab_pin.sym} 120 -810 1 0 {name=l12 sig_type=std_logic lab=Vcomp_ref}
C {devices/lab_pin.sym} 210 -810 1 0 {name=l14 sig_type=std_logic lab=Vin}
C {madvlsi/isource.sym} 2140 -400 1 0 {name=I2
value=1u}
C {madvlsi/gnd.sym} 2110 -400 0 0 {name=l39 lab=GND}
C {devices/code_shown.sym} 650 -1010 0 0 {name=SPICE only_toplevel=false value=".param Wp=12 Lp=0.5 WW=12 LL=0.5
.ic v(Vout)=0
.ic v(Q0)=0 v(Qn0)=1.8
.ic v(Q1)=0 v(Qn1)=1.8
.ic v(Q2)=0 v(Qn2)=1.8
.ic v(Q3)=0 v(Qn3)=1.8
.ic v(Q4)=0 v(Qn4)=1.8
.ic v(Q5)=0 v(Qn5)=1.8
.ic v(Q6)=0 v(Qn6)=1.8
.control
  save all
  tran 1n 10u
  plot v(Q0) v(Q1)
  plot v(Q2) v(Q3)
  plot v(Q4) v(Q5)
  plot v(Q6)
.endc"}
C {madvlsi/vsource.sym} 40 -780 0 0 {name=Vref
value=1}
C {madvlsi/gnd.sym} 40 -750 0 0 {name=l55 lab=GND}
C {devices/lab_pin.sym} 40 -810 1 0 {name=l56 sig_type=std_logic lab=Vref}
C {madvlsi/tt_models.sym} 120 -620 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 2060 -510 0 0 {name=X13}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/fully_differential_sc_amp.sym} 1630 -520 0 0 {name=X36 Wp=12 Lp=0.5 WW=12 LL=0.5}
C {madvlsi/capacitor.sym} 1080 -400 2 0 {name=C5
value=1600f
m=1}
C {madvlsi/capacitor.sym} 1330 -680 1 0 {name=C6
value=10f
m=1}
C {madvlsi/capacitor.sym} 1330 -310 1 0 {name=C7
value=10f
m=1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 990 -430 0 0 {name=X38}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1150 -430 0 0 {name=X40}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1220 -740 1 0 {name=X41}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1340 -210 0 0 {name=X42}
C {devices/lab_pin.sym} 920 -600 0 0 {name=l7 sig_type=std_logic lab=V1}
C {devices/lab_pin.sym} 920 -430 0 0 {name=l87 sig_type=std_logic lab=V2}
C {devices/lab_pin.sym} 1200 -750 0 0 {name=l88 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1200 -730 0 0 {name=l89 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 1330 -190 3 0 {name=l90 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1350 -190 3 0 {name=l91 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 980 -410 3 0 {name=l92 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1000 -410 3 0 {name=l93 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 1140 -410 3 0 {name=l98 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 1160 -410 3 0 {name=l100 sig_type=std_logic lab=Vnphi2}
C {madvlsi/pmos3.sym} 1080 -990 0 0 {name=M7
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 1080 -910 0 0 {name=M8
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 980 -990 0 0 {name=l101 sig_type=std_logic lab=Vbp}
C {madvlsi/vdd.sym} 1080 -1020 0 0 {name=l102 lab=VDD}
C {madvlsi/nmos3.sym} 1080 -810 2 0 {name=M6
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 1080 -780 0 0 {name=l103 lab=GND}
C {madvlsi/vsource.sym} -500 -390 0 0 {name=Vphi1
value="pulse(1.8, 0, 0, 0.01n, 0.01n, 0.5n, 1n)"}
C {madvlsi/gnd.sym} -500 -360 0 0 {name=l112 lab=GND}
C {devices/lab_pin.sym} -500 -420 1 0 {name=l113 sig_type=std_logic lab=Vphi1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -500 -200 0 0 {name=X43}
C {madvlsi/vdd.sym} -500 -240 0 0 {name=l114 lab=VDD}
C {madvlsi/gnd.sym} -500 -160 0 0 {name=l116 lab=GND}
C {devices/lab_pin.sym} -540 -200 0 0 {name=l118 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} -440 -200 2 0 {name=l119 sig_type=std_logic lab=Vnphi1}
C {madvlsi/vsource.sym} -220 -390 0 0 {name=Vphi2
value="pulse(1.8, 0, 0, 0.01n, 0.01n, 0.5n, 1n)"}
C {madvlsi/gnd.sym} -220 -360 0 0 {name=l120 lab=GND}
C {devices/lab_pin.sym} -220 -420 1 0 {name=l121 sig_type=std_logic lab=Vphi2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -220 -200 0 0 {name=X44}
C {madvlsi/vdd.sym} -220 -240 0 0 {name=l126 lab=VDD}
C {madvlsi/gnd.sym} -220 -160 0 0 {name=l127 lab=GND}
C {devices/lab_pin.sym} -260 -200 0 0 {name=l128 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} -160 -200 2 0 {name=l129 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} -530 -670 1 0 {name=l132 sig_type=std_logic lab=Vbp}
C {madvlsi/pmos3.sym} -500 -670 0 0 {name=M5
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/isource.sym} -500 -610 0 0 {name=I1
value=1u}
C {madvlsi/vdd.sym} -500 -700 0 0 {name=l133 lab=VDD}
C {madvlsi/gnd.sym} -500 -580 0 0 {name=l134 lab=GND}
C {devices/lab_pin.sym} 1520 -480 0 0 {name=l135 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 1520 -500 0 0 {name=l136 sig_type=std_logic lab=Vbp}
C {devices/lab_pin.sym} 1520 -460 0 0 {name=l137 sig_type=std_logic lab=Vbn}
C {madvlsi/pmos3.sym} -390 -670 0 0 {name=M1
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} -390 -700 0 0 {name=l138 lab=VDD}
C {madvlsi/nmos3.sym} -390 -610 0 0 {name=M2
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} -420 -610 0 0 {name=l139 sig_type=std_logic lab=Vbn}
C {madvlsi/gnd.sym} -390 -580 0 0 {name=l140 lab=GND}
C {devices/lab_pin.sym} 1780 -500 2 0 {name=l141 sig_type=std_logic lab=Voutn}
C {devices/lab_pin.sym} 1780 -420 2 0 {name=l142 sig_type=std_logic lab=Voutp}
C {madvlsi/gnd.sym} 1080 -370 0 0 {name=l4 lab=GND}
C {madvlsi/capacitor.sym} 1080 -570 2 0 {name=C4
value=1600f
m=1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 990 -600 0 0 {name=X37}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1150 -600 0 0 {name=X39}
C {devices/lab_pin.sym} 980 -580 3 0 {name=l1 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1000 -580 3 0 {name=l94 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 1140 -580 3 0 {name=l95 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 1160 -580 3 0 {name=l96 sig_type=std_logic lab=Vnphi2}
C {madvlsi/gnd.sym} 1080 -540 0 0 {name=l97 lab=GND}
C {devices/lab_pin.sym} 2020 -490 0 0 {name=l143 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 2020 -530 0 0 {name=l144 sig_type=std_logic lab=Vcomp_ref}
C {devices/lab_pin.sym} 2490 -440 0 0 {name=l145 sig_type=std_logic lab=CLK}
C {devices/lab_pin.sym} 2450 -480 2 0 {name=l146 sig_type=std_logic lab=Vout2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/and2.sym} 2460 -450 0 0 {name=X45}
C {madvlsi/vdd.sym} 2520 -480 0 0 {name=l147 lab=VDD}
C {madvlsi/gnd.sym} 2520 -420 0 0 {name=l148 lab=GND}
C {devices/lab_pin.sym} 2940 -510 1 0 {name=l149 sig_type=std_logic lab=Q0}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2780 -450 0 0 {name=X46}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2900 -450 0 0 {name=X47}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3010 -310 3 0 {name=X48 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2970 -310 3 0 {name=l150 lab=VDD}
C {madvlsi/gnd.sym} 3050 -310 3 0 {name=l151 lab=GND}
C {devices/lab_pin.sym} 3310 -610 1 0 {name=l152 sig_type=std_logic lab=Q1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3150 -450 0 0 {name=X49}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3270 -450 0 0 {name=X50}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3260 -330 3 0 {name=X51 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3220 -330 3 0 {name=l153 lab=VDD}
C {madvlsi/gnd.sym} 3300 -330 3 0 {name=l154 lab=GND}
C {devices/lab_pin.sym} 3100 -430 2 0 {name=l155 sig_type=std_logic lab=Qn0}
C {devices/lab_pin.sym} 3470 -430 2 0 {name=l156 sig_type=std_logic lab=Qn1}
C {devices/lab_pin.sym} 3670 -610 1 0 {name=l157 sig_type=std_logic lab=Q2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3520 -450 0 0 {name=X52}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3640 -450 0 0 {name=X53}
C {devices/lab_pin.sym} 3840 -430 2 0 {name=l158 sig_type=std_logic lab=Qn2}
C {devices/lab_pin.sym} 4040 -610 1 0 {name=l159 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3890 -450 0 0 {name=X54}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 4010 -450 0 0 {name=X55}
C {devices/lab_pin.sym} 4210 -430 2 0 {name=l160 sig_type=std_logic lab=Qn3}
C {devices/lab_pin.sym} 4410 -610 1 0 {name=l161 sig_type=std_logic lab=Q4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 4260 -450 0 0 {name=X56}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 4380 -450 0 0 {name=X57}
C {devices/lab_pin.sym} 4580 -430 2 0 {name=l162 sig_type=std_logic lab=Qn4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3630 -330 3 0 {name=X58 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3590 -330 3 0 {name=l163 lab=VDD}
C {madvlsi/gnd.sym} 3670 -330 3 0 {name=l164 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 4000 -330 3 0 {name=X59 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3960 -330 3 0 {name=l165 lab=VDD}
C {madvlsi/gnd.sym} 4040 -330 3 0 {name=l166 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 4370 -330 3 0 {name=X60 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 4330 -330 3 0 {name=l167 lab=VDD}
C {madvlsi/gnd.sym} 4410 -330 3 0 {name=l168 lab=GND}
C {devices/lab_pin.sym} 2920 -430 2 0 {name=l169 sig_type=std_logic lab=0clk}
C {devices/lab_pin.sym} 3290 -430 2 0 {name=l170 sig_type=std_logic lab=1clk}
C {devices/lab_pin.sym} 3660 -430 2 0 {name=l171 sig_type=std_logic lab=2clk}
C {devices/lab_pin.sym} 4030 -430 2 0 {name=l172 sig_type=std_logic lab=3clk}
C {devices/lab_pin.sym} 4400 -430 2 0 {name=l173 sig_type=std_logic lab=4clk}
C {devices/lab_pin.sym} 3100 -250 0 0 {name=l174 sig_type=std_logic lab=0clk}
C {devices/lab_pin.sym} 3470 -250 0 0 {name=l175 sig_type=std_logic lab=1clk}
C {devices/lab_pin.sym} 3840 -250 0 0 {name=l176 sig_type=std_logic lab=2clk}
C {devices/lab_pin.sym} 4210 -250 0 0 {name=l177 sig_type=std_logic lab=3clk}
C {devices/lab_pin.sym} 4800 -610 1 0 {name=l178 sig_type=std_logic lab=Q5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 4650 -450 0 0 {name=X61}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 4770 -450 0 0 {name=X62}
C {devices/lab_pin.sym} 4970 -430 2 0 {name=l179 sig_type=std_logic lab=Qn5}
C {devices/lab_pin.sym} 5170 -610 1 0 {name=l180 sig_type=std_logic lab=Q6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 5020 -450 0 0 {name=X63}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 5140 -450 0 0 {name=X64}
C {devices/lab_pin.sym} 5340 -430 2 0 {name=l181 sig_type=std_logic lab=Qn6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 4760 -330 3 0 {name=X65 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 4720 -330 3 0 {name=l182 lab=VDD}
C {madvlsi/gnd.sym} 4800 -330 3 0 {name=l183 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 5130 -330 3 0 {name=X66 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 5090 -330 3 0 {name=l184 lab=VDD}
C {madvlsi/gnd.sym} 5170 -330 3 0 {name=l185 lab=GND}
C {devices/lab_pin.sym} 4790 -430 2 0 {name=l186 sig_type=std_logic lab=5clk}
C {devices/lab_pin.sym} 5160 -430 2 0 {name=l187 sig_type=std_logic lab=6clk}
C {devices/lab_pin.sym} 4600 -250 0 0 {name=l188 sig_type=std_logic lab=4clk}
C {devices/lab_pin.sym} 4970 -250 0 0 {name=l189 sig_type=std_logic lab=5clk}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 730 -160 3 0 {name=X1 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 730 -260 3 0 {name=X6 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 770 -160 3 0 {name=l2 lab=GND}
C {madvlsi/gnd.sym} 770 -260 3 0 {name=l8 lab=GND}
C {madvlsi/vdd.sym} 690 -260 3 0 {name=l10 lab=VDD}
C {madvlsi/vdd.sym} 690 -160 3 0 {name=l18 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 730 -550 0 0 {name=X7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 850 -490 0 0 {name=X8}
C {devices/lab_pin.sym} 690 -530 0 0 {name=l19 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 810 -470 0 0 {name=l20 sig_type=std_logic lab=Vin}
C {madvlsi/gnd.sym} 690 -570 1 0 {name=l21 lab=GND}
C {devices/lab_pin.sym} 810 -510 0 0 {name=l24 sig_type=std_logic lab=Vref}
C {madvlsi/gnd.sym} 730 -120 0 0 {name=l5 lab=GND}
