
Firefighter-Robot_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fc4  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080020f4  080020f4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080020f4  080020f4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080020f4  080020f4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020f4  080020f4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020f4  080020f4  000120f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020f8  080020f8  000120f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080020fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000004  08002100  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000d4  08002100  000200d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000338a  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001165  00000000  00000000  000233b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000400  00000000  00000000  00024520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000338  00000000  00000000  00024920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003ee6  00000000  00000000  00024c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005db3  00000000  00000000  00028b3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000db38  00000000  00000000  0002e8f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0003c429  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e6c  00000000  00000000  0003c47c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000004 	.word	0x20000004
 800014c:	00000000 	.word	0x00000000
 8000150:	080020dc 	.word	0x080020dc

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000008 	.word	0x20000008
 800016c:	080020dc 	.word	0x080020dc

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	; 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	3c01      	subs	r4, #1
 80002ac:	bf28      	it	cs
 80002ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b2:	d2e9      	bcs.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__aeabi_d2f>:
 800090c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000910:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000914:	bf24      	itt	cs
 8000916:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800091a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800091e:	d90d      	bls.n	800093c <__aeabi_d2f+0x30>
 8000920:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000924:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000928:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800092c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000930:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000934:	bf08      	it	eq
 8000936:	f020 0001 	biceq.w	r0, r0, #1
 800093a:	4770      	bx	lr
 800093c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000940:	d121      	bne.n	8000986 <__aeabi_d2f+0x7a>
 8000942:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000946:	bfbc      	itt	lt
 8000948:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800094c:	4770      	bxlt	lr
 800094e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000952:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000956:	f1c2 0218 	rsb	r2, r2, #24
 800095a:	f1c2 0c20 	rsb	ip, r2, #32
 800095e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000962:	fa20 f002 	lsr.w	r0, r0, r2
 8000966:	bf18      	it	ne
 8000968:	f040 0001 	orrne.w	r0, r0, #1
 800096c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000970:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000974:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000978:	ea40 000c 	orr.w	r0, r0, ip
 800097c:	fa23 f302 	lsr.w	r3, r3, r2
 8000980:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000984:	e7cc      	b.n	8000920 <__aeabi_d2f+0x14>
 8000986:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800098a:	d107      	bne.n	800099c <__aeabi_d2f+0x90>
 800098c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000990:	bf1e      	ittt	ne
 8000992:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000996:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800099a:	4770      	bxne	lr
 800099c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <__aeabi_fmul>:
 80009ac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009b0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009b4:	bf1e      	ittt	ne
 80009b6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009ba:	ea92 0f0c 	teqne	r2, ip
 80009be:	ea93 0f0c 	teqne	r3, ip
 80009c2:	d06f      	beq.n	8000aa4 <__aeabi_fmul+0xf8>
 80009c4:	441a      	add	r2, r3
 80009c6:	ea80 0c01 	eor.w	ip, r0, r1
 80009ca:	0240      	lsls	r0, r0, #9
 80009cc:	bf18      	it	ne
 80009ce:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009d2:	d01e      	beq.n	8000a12 <__aeabi_fmul+0x66>
 80009d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80009d8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80009dc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80009e0:	fba0 3101 	umull	r3, r1, r0, r1
 80009e4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80009e8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80009ec:	bf3e      	ittt	cc
 80009ee:	0049      	lslcc	r1, r1, #1
 80009f0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80009f4:	005b      	lslcc	r3, r3, #1
 80009f6:	ea40 0001 	orr.w	r0, r0, r1
 80009fa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80009fe:	2afd      	cmp	r2, #253	; 0xfd
 8000a00:	d81d      	bhi.n	8000a3e <__aeabi_fmul+0x92>
 8000a02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000a06:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a0a:	bf08      	it	eq
 8000a0c:	f020 0001 	biceq.w	r0, r0, #1
 8000a10:	4770      	bx	lr
 8000a12:	f090 0f00 	teq	r0, #0
 8000a16:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a1a:	bf08      	it	eq
 8000a1c:	0249      	lsleq	r1, r1, #9
 8000a1e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a22:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a26:	3a7f      	subs	r2, #127	; 0x7f
 8000a28:	bfc2      	ittt	gt
 8000a2a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a2e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a32:	4770      	bxgt	lr
 8000a34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a38:	f04f 0300 	mov.w	r3, #0
 8000a3c:	3a01      	subs	r2, #1
 8000a3e:	dc5d      	bgt.n	8000afc <__aeabi_fmul+0x150>
 8000a40:	f112 0f19 	cmn.w	r2, #25
 8000a44:	bfdc      	itt	le
 8000a46:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000a4a:	4770      	bxle	lr
 8000a4c:	f1c2 0200 	rsb	r2, r2, #0
 8000a50:	0041      	lsls	r1, r0, #1
 8000a52:	fa21 f102 	lsr.w	r1, r1, r2
 8000a56:	f1c2 0220 	rsb	r2, r2, #32
 8000a5a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a5e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a62:	f140 0000 	adc.w	r0, r0, #0
 8000a66:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a6a:	bf08      	it	eq
 8000a6c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a70:	4770      	bx	lr
 8000a72:	f092 0f00 	teq	r2, #0
 8000a76:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a7a:	bf02      	ittt	eq
 8000a7c:	0040      	lsleq	r0, r0, #1
 8000a7e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a82:	3a01      	subeq	r2, #1
 8000a84:	d0f9      	beq.n	8000a7a <__aeabi_fmul+0xce>
 8000a86:	ea40 000c 	orr.w	r0, r0, ip
 8000a8a:	f093 0f00 	teq	r3, #0
 8000a8e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a92:	bf02      	ittt	eq
 8000a94:	0049      	lsleq	r1, r1, #1
 8000a96:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a9a:	3b01      	subeq	r3, #1
 8000a9c:	d0f9      	beq.n	8000a92 <__aeabi_fmul+0xe6>
 8000a9e:	ea41 010c 	orr.w	r1, r1, ip
 8000aa2:	e78f      	b.n	80009c4 <__aeabi_fmul+0x18>
 8000aa4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000aa8:	ea92 0f0c 	teq	r2, ip
 8000aac:	bf18      	it	ne
 8000aae:	ea93 0f0c 	teqne	r3, ip
 8000ab2:	d00a      	beq.n	8000aca <__aeabi_fmul+0x11e>
 8000ab4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ab8:	bf18      	it	ne
 8000aba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000abe:	d1d8      	bne.n	8000a72 <__aeabi_fmul+0xc6>
 8000ac0:	ea80 0001 	eor.w	r0, r0, r1
 8000ac4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ac8:	4770      	bx	lr
 8000aca:	f090 0f00 	teq	r0, #0
 8000ace:	bf17      	itett	ne
 8000ad0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ad4:	4608      	moveq	r0, r1
 8000ad6:	f091 0f00 	teqne	r1, #0
 8000ada:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ade:	d014      	beq.n	8000b0a <__aeabi_fmul+0x15e>
 8000ae0:	ea92 0f0c 	teq	r2, ip
 8000ae4:	d101      	bne.n	8000aea <__aeabi_fmul+0x13e>
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	d10f      	bne.n	8000b0a <__aeabi_fmul+0x15e>
 8000aea:	ea93 0f0c 	teq	r3, ip
 8000aee:	d103      	bne.n	8000af8 <__aeabi_fmul+0x14c>
 8000af0:	024b      	lsls	r3, r1, #9
 8000af2:	bf18      	it	ne
 8000af4:	4608      	movne	r0, r1
 8000af6:	d108      	bne.n	8000b0a <__aeabi_fmul+0x15e>
 8000af8:	ea80 0001 	eor.w	r0, r0, r1
 8000afc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000b00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b08:	4770      	bx	lr
 8000b0a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_fdiv>:
 8000b14:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b18:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b1c:	bf1e      	ittt	ne
 8000b1e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b22:	ea92 0f0c 	teqne	r2, ip
 8000b26:	ea93 0f0c 	teqne	r3, ip
 8000b2a:	d069      	beq.n	8000c00 <__aeabi_fdiv+0xec>
 8000b2c:	eba2 0203 	sub.w	r2, r2, r3
 8000b30:	ea80 0c01 	eor.w	ip, r0, r1
 8000b34:	0249      	lsls	r1, r1, #9
 8000b36:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b3a:	d037      	beq.n	8000bac <__aeabi_fdiv+0x98>
 8000b3c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000b40:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b44:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b48:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b4c:	428b      	cmp	r3, r1
 8000b4e:	bf38      	it	cc
 8000b50:	005b      	lslcc	r3, r3, #1
 8000b52:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000b56:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000b5a:	428b      	cmp	r3, r1
 8000b5c:	bf24      	itt	cs
 8000b5e:	1a5b      	subcs	r3, r3, r1
 8000b60:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b64:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b68:	bf24      	itt	cs
 8000b6a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b6e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b72:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000b76:	bf24      	itt	cs
 8000b78:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000b7c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b80:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000b84:	bf24      	itt	cs
 8000b86:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b8a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b8e:	011b      	lsls	r3, r3, #4
 8000b90:	bf18      	it	ne
 8000b92:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b96:	d1e0      	bne.n	8000b5a <__aeabi_fdiv+0x46>
 8000b98:	2afd      	cmp	r2, #253	; 0xfd
 8000b9a:	f63f af50 	bhi.w	8000a3e <__aeabi_fmul+0x92>
 8000b9e:	428b      	cmp	r3, r1
 8000ba0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000bb0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bb4:	327f      	adds	r2, #127	; 0x7f
 8000bb6:	bfc2      	ittt	gt
 8000bb8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000bbc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bc0:	4770      	bxgt	lr
 8000bc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc6:	f04f 0300 	mov.w	r3, #0
 8000bca:	3a01      	subs	r2, #1
 8000bcc:	e737      	b.n	8000a3e <__aeabi_fmul+0x92>
 8000bce:	f092 0f00 	teq	r2, #0
 8000bd2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000bd6:	bf02      	ittt	eq
 8000bd8:	0040      	lsleq	r0, r0, #1
 8000bda:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000bde:	3a01      	subeq	r2, #1
 8000be0:	d0f9      	beq.n	8000bd6 <__aeabi_fdiv+0xc2>
 8000be2:	ea40 000c 	orr.w	r0, r0, ip
 8000be6:	f093 0f00 	teq	r3, #0
 8000bea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bee:	bf02      	ittt	eq
 8000bf0:	0049      	lsleq	r1, r1, #1
 8000bf2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000bf6:	3b01      	subeq	r3, #1
 8000bf8:	d0f9      	beq.n	8000bee <__aeabi_fdiv+0xda>
 8000bfa:	ea41 010c 	orr.w	r1, r1, ip
 8000bfe:	e795      	b.n	8000b2c <__aeabi_fdiv+0x18>
 8000c00:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c04:	ea92 0f0c 	teq	r2, ip
 8000c08:	d108      	bne.n	8000c1c <__aeabi_fdiv+0x108>
 8000c0a:	0242      	lsls	r2, r0, #9
 8000c0c:	f47f af7d 	bne.w	8000b0a <__aeabi_fmul+0x15e>
 8000c10:	ea93 0f0c 	teq	r3, ip
 8000c14:	f47f af70 	bne.w	8000af8 <__aeabi_fmul+0x14c>
 8000c18:	4608      	mov	r0, r1
 8000c1a:	e776      	b.n	8000b0a <__aeabi_fmul+0x15e>
 8000c1c:	ea93 0f0c 	teq	r3, ip
 8000c20:	d104      	bne.n	8000c2c <__aeabi_fdiv+0x118>
 8000c22:	024b      	lsls	r3, r1, #9
 8000c24:	f43f af4c 	beq.w	8000ac0 <__aeabi_fmul+0x114>
 8000c28:	4608      	mov	r0, r1
 8000c2a:	e76e      	b.n	8000b0a <__aeabi_fmul+0x15e>
 8000c2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c30:	bf18      	it	ne
 8000c32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c36:	d1ca      	bne.n	8000bce <__aeabi_fdiv+0xba>
 8000c38:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000c3c:	f47f af5c 	bne.w	8000af8 <__aeabi_fmul+0x14c>
 8000c40:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000c44:	f47f af3c 	bne.w	8000ac0 <__aeabi_fmul+0x114>
 8000c48:	e75f      	b.n	8000b0a <__aeabi_fmul+0x15e>
 8000c4a:	bf00      	nop

08000c4c <__aeabi_f2uiz>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	d20e      	bcs.n	8000c6e <__aeabi_f2uiz+0x22>
 8000c50:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000c54:	d30b      	bcc.n	8000c6e <__aeabi_f2uiz+0x22>
 8000c56:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000c5a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000c5e:	d409      	bmi.n	8000c74 <__aeabi_f2uiz+0x28>
 8000c60:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000c64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c68:	fa23 f002 	lsr.w	r0, r3, r2
 8000c6c:	4770      	bx	lr
 8000c6e:	f04f 0000 	mov.w	r0, #0
 8000c72:	4770      	bx	lr
 8000c74:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000c78:	d101      	bne.n	8000c7e <__aeabi_f2uiz+0x32>
 8000c7a:	0242      	lsls	r2, r0, #9
 8000c7c:	d102      	bne.n	8000c84 <__aeabi_f2uiz+0x38>
 8000c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8000c82:	4770      	bx	lr
 8000c84:	f04f 0000 	mov.w	r0, #0
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop

08000c8c <HAL_DC_Motors_init>:


TIMx_config_t Timer2;

void HAL_DC_Motors_init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
	Timer2.MODE = TIMx_MODE_PWM1;
 8000c90:	4b15      	ldr	r3, [pc, #84]	; (8000ce8 <HAL_DC_Motors_init+0x5c>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	801a      	strh	r2, [r3, #0]
	Timer2.COUNT_MODE = TIMx_COUNT_MODE_UP;
 8000c96:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <HAL_DC_Motors_init+0x5c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	805a      	strh	r2, [r3, #2]
	Timer2.Prescalers =7;      // 1M
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <HAL_DC_Motors_init+0x5c>)
 8000c9e:	2207      	movs	r2, #7
 8000ca0:	809a      	strh	r2, [r3, #4]
	// init 4 Channels with 0 duty cycle
	Timer2.TopValue = Top_Value;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <HAL_DC_Motors_init+0x5c>)
 8000ca4:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ca8:	609a      	str	r2, [r3, #8]
	Timer2.CompareValue = Top_Value;
 8000caa:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <HAL_DC_Motors_init+0x5c>)
 8000cac:	f242 7210 	movw	r2, #10000	; 0x2710
 8000cb0:	60da      	str	r2, [r3, #12]

	// set Channel 1 as an Alternative output with speed 10M
	MCAL_TIMx_Init(TIM2, &Timer2, Front_Left_Motor);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	490c      	ldr	r1, [pc, #48]	; (8000ce8 <HAL_DC_Motors_init+0x5c>)
 8000cb6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cba:	f000 ff9f 	bl	8001bfc <MCAL_TIMx_Init>

	// set Channel 2 as an Alternative output with speed 10M
	MCAL_TIMx_Init(TIM2, &Timer2, Front_Right_Motor);
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	4909      	ldr	r1, [pc, #36]	; (8000ce8 <HAL_DC_Motors_init+0x5c>)
 8000cc2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cc6:	f000 ff99 	bl	8001bfc <MCAL_TIMx_Init>

	// set Channel 3 as an Alternative output with speed 10M
	MCAL_TIMx_Init(TIM2, &Timer2, Back_Left_Motor);
 8000cca:	2202      	movs	r2, #2
 8000ccc:	4906      	ldr	r1, [pc, #24]	; (8000ce8 <HAL_DC_Motors_init+0x5c>)
 8000cce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cd2:	f000 ff93 	bl	8001bfc <MCAL_TIMx_Init>

	// set Channel 4 as an Alternative output with speed 10M
	MCAL_TIMx_Init(TIM2, &Timer2, Back_Right_Motor);
 8000cd6:	2203      	movs	r2, #3
 8000cd8:	4903      	ldr	r1, [pc, #12]	; (8000ce8 <HAL_DC_Motors_init+0x5c>)
 8000cda:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cde:	f000 ff8d 	bl	8001bfc <MCAL_TIMx_Init>
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000020 	.word	0x20000020

08000cec <Car_Routation>:



void Car_Routation(char angle , char direction)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	460a      	mov	r2, r1
 8000cf6:	71fb      	strb	r3, [r7, #7]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	71bb      	strb	r3, [r7, #6]

	// todo equation to calculate the duty cycle from angle

	if(direction == HAL_Car_TurnLeft)
 8000cfc:	79bb      	ldrb	r3, [r7, #6]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d121      	bne.n	8000d46 <Car_Routation+0x5a>
	{
		// by iteration set the duty cycle  according to specific angle to the Front_Right_Motor
		MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(70),Front_Right_Motor);
 8000d02:	2201      	movs	r2, #1
 8000d04:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000d08:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d0c:	f001 f952 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>

		MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(15),Front_Left_Motor);
 8000d10:	2200      	movs	r2, #0
 8000d12:	f242 1134 	movw	r1, #8500	; 0x2134
 8000d16:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d1a:	f001 f94b 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>

		MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(15),Back_Left_Motor);
 8000d1e:	2202      	movs	r2, #2
 8000d20:	f242 1134 	movw	r1, #8500	; 0x2134
 8000d24:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d28:	f001 f944 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>

		MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(15),Back_Right_Motor);
 8000d2c:	2203      	movs	r2, #3
 8000d2e:	f242 1134 	movw	r1, #8500	; 0x2134
 8000d32:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d36:	f001 f93d 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>


		// by iteration set delay to specific rotation
		delay_ms(100);
 8000d3a:	2064      	movs	r0, #100	; 0x64
 8000d3c:	f000 faf4 	bl	8001328 <delay_ms>

		// stop the movement
		Car_Stop_Moving();
 8000d40:	f000 f857 	bl	8000df2 <Car_Stop_Moving>
		// stop the movement
		Car_Stop_Moving();


	}
}
 8000d44:	e023      	b.n	8000d8e <Car_Routation+0xa2>
	else if(direction == HAL_Car_TurnRight)
 8000d46:	79bb      	ldrb	r3, [r7, #6]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d120      	bne.n	8000d8e <Car_Routation+0xa2>
		MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(50),Front_Left_Motor);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000d52:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d56:	f001 f92d 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
		MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(15),Front_Right_Motor);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f242 1134 	movw	r1, #8500	; 0x2134
 8000d60:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d64:	f001 f926 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
		MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(15),Back_Left_Motor);
 8000d68:	2202      	movs	r2, #2
 8000d6a:	f242 1134 	movw	r1, #8500	; 0x2134
 8000d6e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d72:	f001 f91f 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
		MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(15),Back_Right_Motor);
 8000d76:	2203      	movs	r2, #3
 8000d78:	f242 1134 	movw	r1, #8500	; 0x2134
 8000d7c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d80:	f001 f918 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
		delay_ms(100);
 8000d84:	2064      	movs	r0, #100	; 0x64
 8000d86:	f000 facf 	bl	8001328 <delay_ms>
		Car_Stop_Moving();
 8000d8a:	f000 f832 	bl	8000df2 <Car_Stop_Moving>
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <Car_Move>:



void Car_Move(uint16_t speed , char distance)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	460a      	mov	r2, r1
 8000da0:	80fb      	strh	r3, [r7, #6]
 8000da2:	4613      	mov	r3, r2
 8000da4:	717b      	strb	r3, [r7, #5]
	// by iteration set duty cycle to specific speed
	MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(50),Front_Left_Motor);
 8000da6:	2200      	movs	r2, #0
 8000da8:	f241 3188 	movw	r1, #5000	; 0x1388
 8000dac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000db0:	f001 f900 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
	MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(50),Front_Right_Motor);
 8000db4:	2201      	movs	r2, #1
 8000db6:	f241 3188 	movw	r1, #5000	; 0x1388
 8000dba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000dbe:	f001 f8f9 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
	MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(50),Back_Left_Motor);
 8000dc2:	2202      	movs	r2, #2
 8000dc4:	f241 3188 	movw	r1, #5000	; 0x1388
 8000dc8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000dcc:	f001 f8f2 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
	MCAL_TIMx_Set_Compare_Value(TIM2,_Duty_Cycle(50),Back_Right_Motor);
 8000dd0:	2203      	movs	r2, #3
 8000dd2:	f241 3188 	movw	r1, #5000	; 0x1388
 8000dd6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000dda:	f001 f8eb 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>

	// by iteration set delay to specific distance
	delay_ms(2000);
 8000dde:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000de2:	f000 faa1 	bl	8001328 <delay_ms>

	// stop the movement
	Car_Stop_Moving();
 8000de6:	f000 f804 	bl	8000df2 <Car_Stop_Moving>

}
 8000dea:	bf00      	nop
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <Car_Stop_Moving>:
void Car_Stop_Moving(void)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	af00      	add	r7, sp, #0
	MCAL_TIMx_DeInit(TIM2);
 8000df6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000dfa:	f001 f91d 	bl	8002038 <MCAL_TIMx_DeInit>
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <HAL_Flame_init>:

ADC_config_t ADC_Pin;


void HAL_Flame_init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
	ADC_Pin.MODE=ADC_MODE_Single;
 8000e08:	4b30      	ldr	r3, [pc, #192]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]
	ADC_Pin.Data_alignment=ADC_Data_alignment_Right;
 8000e0e:	4b2f      	ldr	r3, [pc, #188]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e10:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8000e14:	609a      	str	r2, [r3, #8]
	ADC_Pin.sampling_time=ADC_sampling_time_1_5;
 8000e16:	4b2d      	ldr	r3, [pc, #180]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	611a      	str	r2, [r3, #16]
	ADC_Pin.Channel=Ch0;
 8000e1c:	4b2b      	ldr	r3, [pc, #172]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	711a      	strb	r2, [r3, #4]
	MCAL_ADC_Init(&ADC_Pin);
 8000e22:	482a      	ldr	r0, [pc, #168]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e24:	f000 faa6 	bl	8001374 <MCAL_ADC_Init>
	ADC_Pin.MODE=ADC_MODE_Single;
 8000e28:	4b28      	ldr	r3, [pc, #160]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
	ADC_Pin.Data_alignment=ADC_Data_alignment_Right;
 8000e2e:	4b27      	ldr	r3, [pc, #156]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e30:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8000e34:	609a      	str	r2, [r3, #8]
	ADC_Pin.sampling_time=ADC_sampling_time_1_5;
 8000e36:	4b25      	ldr	r3, [pc, #148]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	611a      	str	r2, [r3, #16]
	ADC_Pin.Channel=Ch1;
 8000e3c:	4b23      	ldr	r3, [pc, #140]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	711a      	strb	r2, [r3, #4]
        MCAL_ADC_Init(&ADC_Pin);
 8000e42:	4822      	ldr	r0, [pc, #136]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e44:	f000 fa96 	bl	8001374 <MCAL_ADC_Init>
	ADC_Pin.MODE=ADC_MODE_Single;
 8000e48:	4b20      	ldr	r3, [pc, #128]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
	ADC_Pin.Data_alignment=ADC_Data_alignment_Right;
 8000e4e:	4b1f      	ldr	r3, [pc, #124]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e50:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8000e54:	609a      	str	r2, [r3, #8]
	ADC_Pin.sampling_time=ADC_sampling_time_1_5;
 8000e56:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
	ADC_Pin.Channel=Ch2;
 8000e5c:	4b1b      	ldr	r3, [pc, #108]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e5e:	2202      	movs	r2, #2
 8000e60:	711a      	strb	r2, [r3, #4]
	MCAL_ADC_Init(&ADC_Pin);
 8000e62:	481a      	ldr	r0, [pc, #104]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e64:	f000 fa86 	bl	8001374 <MCAL_ADC_Init>
	ADC_Pin.MODE=ADC_MODE_Single;
 8000e68:	4b18      	ldr	r3, [pc, #96]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
	ADC_Pin.Data_alignment=ADC_Data_alignment_Right;
 8000e6e:	4b17      	ldr	r3, [pc, #92]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e70:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8000e74:	609a      	str	r2, [r3, #8]
	ADC_Pin.sampling_time=ADC_sampling_time_1_5;
 8000e76:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	611a      	str	r2, [r3, #16]
	ADC_Pin.Channel=Ch3;
 8000e7c:	4b13      	ldr	r3, [pc, #76]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e7e:	2203      	movs	r2, #3
 8000e80:	711a      	strb	r2, [r3, #4]
	MCAL_ADC_Init(&ADC_Pin);
 8000e82:	4812      	ldr	r0, [pc, #72]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e84:	f000 fa76 	bl	8001374 <MCAL_ADC_Init>
	ADC_Pin.MODE=ADC_MODE_Single;
 8000e88:	4b10      	ldr	r3, [pc, #64]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
	ADC_Pin.Data_alignment=ADC_Data_alignment_Right;
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e90:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8000e94:	609a      	str	r2, [r3, #8]
	ADC_Pin.sampling_time=ADC_sampling_time_1_5;
 8000e96:	4b0d      	ldr	r3, [pc, #52]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
	ADC_Pin.Channel=Ch4;
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000e9e:	2204      	movs	r2, #4
 8000ea0:	711a      	strb	r2, [r3, #4]
	MCAL_ADC_Init(&ADC_Pin);
 8000ea2:	480a      	ldr	r0, [pc, #40]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000ea4:	f000 fa66 	bl	8001374 <MCAL_ADC_Init>
	ADC_Pin.MODE=ADC_MODE_Single;
 8000ea8:	4b08      	ldr	r3, [pc, #32]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
	ADC_Pin.Data_alignment=ADC_Data_alignment_Right;
 8000eae:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000eb0:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8000eb4:	609a      	str	r2, [r3, #8]
	ADC_Pin.sampling_time=ADC_sampling_time_1_5;
 8000eb6:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	611a      	str	r2, [r3, #16]
	ADC_Pin.Channel=Ch5;
 8000ebc:	4b03      	ldr	r3, [pc, #12]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000ebe:	2205      	movs	r2, #5
 8000ec0:	711a      	strb	r2, [r3, #4]
	MCAL_ADC_Init(&ADC_Pin);
 8000ec2:	4802      	ldr	r0, [pc, #8]	; (8000ecc <HAL_Flame_init+0xc8>)
 8000ec4:	f000 fa56 	bl	8001374 <MCAL_ADC_Init>
}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000030 	.word	0x20000030

08000ed0 <Flame_Frontmid_Read>:
int Flame_Frontmid_Read()
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
	return MCAL_ADC_Read(0);
 8000ed4:	2000      	movs	r0, #0
 8000ed6:	f000 fab7 	bl	8001448 <MCAL_ADC_Read>
 8000eda:	4603      	mov	r3, r0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <Flame_FrontRight_Read>:
int Flame_FrontRight_Read()
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
	return MCAL_ADC_Read(1);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f000 faaf 	bl	8001448 <MCAL_ADC_Read>
 8000eea:	4603      	mov	r3, r0
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <Flame_FrontLeft_Read>:
int Flame_FrontLeft_Read()
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	return MCAL_ADC_Read(2);
 8000ef4:	2002      	movs	r0, #2
 8000ef6:	f000 faa7 	bl	8001448 <MCAL_ADC_Read>
 8000efa:	4603      	mov	r3, r0
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <Flame_Back_Read>:
int Flame_Back_Read()
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
	return MCAL_ADC_Read(3);
 8000f04:	2003      	movs	r0, #3
 8000f06:	f000 fa9f 	bl	8001448 <MCAL_ADC_Read>
 8000f0a:	4603      	mov	r3, r0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <Flame_Right_Read>:
int Flame_Right_Read()
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
	return MCAL_ADC_Read(4);
 8000f14:	2004      	movs	r0, #4
 8000f16:	f000 fa97 	bl	8001448 <MCAL_ADC_Read>
 8000f1a:	4603      	mov	r3, r0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <Flame_Left_Read>:
int Flame_Left_Read()
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	return MCAL_ADC_Read(5);
 8000f24:	2005      	movs	r0, #5
 8000f26:	f000 fa8f 	bl	8001448 <MCAL_ADC_Read>
 8000f2a:	4603      	mov	r3, r0
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <HAL_Ultrasonic_init>:

GPIO_Pinconfig_t GPIO_Pin;


void HAL_Ultrasonic_init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0

	// set timer 4 configuration
	MCAL_TIM4_CAP_Init();
 8000f34:	f000 ffd4 	bl	8001ee0 <MCAL_TIM4_CAP_Init>

	// set trigger as an output
	GPIO_Pin.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000f38:	4b07      	ldr	r3, [pc, #28]	; (8000f58 <HAL_Ultrasonic_init+0x28>)
 8000f3a:	2206      	movs	r2, #6
 8000f3c:	709a      	strb	r2, [r3, #2]
	GPIO_Pin.GPIO_OUTPUT_Speed = GPIO_speed_10M;
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <HAL_Ultrasonic_init+0x28>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	70da      	strb	r2, [r3, #3]
	GPIO_Pin.pinNumber = Trigger_Pin;
 8000f44:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <HAL_Ultrasonic_init+0x28>)
 8000f46:	2220      	movs	r2, #32
 8000f48:	801a      	strh	r2, [r3, #0]
	MCAL_GPIO_Init(PORT,&GPIO_Pin);
 8000f4a:	4903      	ldr	r1, [pc, #12]	; (8000f58 <HAL_Ultrasonic_init+0x28>)
 8000f4c:	4803      	ldr	r0, [pc, #12]	; (8000f5c <HAL_Ultrasonic_init+0x2c>)
 8000f4e:	f000 fc83 	bl	8001858 <MCAL_GPIO_Init>

}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20000048 	.word	0x20000048
 8000f5c:	40010c00 	.word	0x40010c00

08000f60 <Ultrasnic_Read>:

uint8_t Ultrasnic_Read(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
	uint8_t Distance;

	MCAL_TIM4_CAP_Init();
 8000f66:	f000 ffbb 	bl	8001ee0 <MCAL_TIM4_CAP_Init>

	//trigger pulse for 10ms to start the ultrasonic
	MCAL_GPIO_WritePin(PORT, Trigger_Pin, GPIO_PIN_SET);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2120      	movs	r1, #32
 8000f6e:	480e      	ldr	r0, [pc, #56]	; (8000fa8 <Ultrasnic_Read+0x48>)
 8000f70:	f000 fcf1 	bl	8001956 <MCAL_GPIO_WritePin>
	delay_ms(10);
 8000f74:	200a      	movs	r0, #10
 8000f76:	f000 f9d7 	bl	8001328 <delay_ms>
	MCAL_GPIO_WritePin(PORT, Trigger_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2120      	movs	r1, #32
 8000f7e:	480a      	ldr	r0, [pc, #40]	; (8000fa8 <Ultrasnic_Read+0x48>)
 8000f80:	f000 fce9 	bl	8001956 <MCAL_GPIO_WritePin>

	// The speed of sound in free space is 340 m/s = 34000 cm/s
	// the speed = Distance / time
	// the Distance = speed * time = 34000 * time (the time of pulse on ECHO pin)
	Distance = (MCAL_TIM4_CAP_Get_High() * 34000);
 8000f84:	f000 ffd0 	bl	8001f28 <MCAL_TIM4_CAP_Get_High>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4908      	ldr	r1, [pc, #32]	; (8000fac <Ultrasnic_Read+0x4c>)
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fd0d 	bl	80009ac <__aeabi_fmul>
 8000f92:	4603      	mov	r3, r0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff fe59 	bl	8000c4c <__aeabi_f2uiz>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]

	return Distance;
 8000f9e:	79fb      	ldrb	r3, [r7, #7]

}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40010c00 	.word	0x40010c00
 8000fac:	4704d000 	.word	0x4704d000

08000fb0 <Clock_INIT>:
}Redirection;



void Clock_INIT(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
    //set on the clock for PORTA
    RCC_GPIOA_CLK_EN();
 8000fb4:	4b19      	ldr	r3, [pc, #100]	; (800101c <Clock_INIT+0x6c>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	4a18      	ldr	r2, [pc, #96]	; (800101c <Clock_INIT+0x6c>)
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	6193      	str	r3, [r2, #24]
    //set on the clock for PORTB
    RCC_GPIOB_CLK_EN();
 8000fc0:	4b16      	ldr	r3, [pc, #88]	; (800101c <Clock_INIT+0x6c>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a15      	ldr	r2, [pc, #84]	; (800101c <Clock_INIT+0x6c>)
 8000fc6:	f043 0308 	orr.w	r3, r3, #8
 8000fca:	6193      	str	r3, [r2, #24]
    //set on the clock for AFIO
    RCC_GPIOC_CLK_EN();
 8000fcc:	4b13      	ldr	r3, [pc, #76]	; (800101c <Clock_INIT+0x6c>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	4a12      	ldr	r2, [pc, #72]	; (800101c <Clock_INIT+0x6c>)
 8000fd2:	f043 0310 	orr.w	r3, r3, #16
 8000fd6:	6193      	str	r3, [r2, #24]
    RCC_AFIO_CLK_EN();
 8000fd8:	4b10      	ldr	r3, [pc, #64]	; (800101c <Clock_INIT+0x6c>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	4a0f      	ldr	r2, [pc, #60]	; (800101c <Clock_INIT+0x6c>)
 8000fde:	f043 0301 	orr.w	r3, r3, #1
 8000fe2:	6193      	str	r3, [r2, #24]
    RCC_TIM2_CLK_Enable();
 8000fe4:	4b0d      	ldr	r3, [pc, #52]	; (800101c <Clock_INIT+0x6c>)
 8000fe6:	69db      	ldr	r3, [r3, #28]
 8000fe8:	4a0c      	ldr	r2, [pc, #48]	; (800101c <Clock_INIT+0x6c>)
 8000fea:	f043 0301 	orr.w	r3, r3, #1
 8000fee:	61d3      	str	r3, [r2, #28]
    RCC_TIM3_CLK_Enable();
 8000ff0:	4b0a      	ldr	r3, [pc, #40]	; (800101c <Clock_INIT+0x6c>)
 8000ff2:	69db      	ldr	r3, [r3, #28]
 8000ff4:	4a09      	ldr	r2, [pc, #36]	; (800101c <Clock_INIT+0x6c>)
 8000ff6:	f043 0302 	orr.w	r3, r3, #2
 8000ffa:	61d3      	str	r3, [r2, #28]
    RCC_TIM4_CLK_Enable();
 8000ffc:	4b07      	ldr	r3, [pc, #28]	; (800101c <Clock_INIT+0x6c>)
 8000ffe:	69db      	ldr	r3, [r3, #28]
 8001000:	4a06      	ldr	r2, [pc, #24]	; (800101c <Clock_INIT+0x6c>)
 8001002:	f043 0304 	orr.w	r3, r3, #4
 8001006:	61d3      	str	r3, [r2, #28]
    RCC_ADC1_CLK_Enable();
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <Clock_INIT+0x6c>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	4a03      	ldr	r2, [pc, #12]	; (800101c <Clock_INIT+0x6c>)
 800100e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001012:	6193      	str	r3, [r2, #24]
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	bc80      	pop	{r7}
 800101a:	4770      	bx	lr
 800101c:	40021000 	.word	0x40021000

08001020 <Flame_MaxReading>:




Redirection Flame_MaxReading()
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
	int FrontMid = Flame_Frontmid_Read() - (int)Flame_Threshold;
 8001026:	f7ff ff53 	bl	8000ed0 <Flame_Frontmid_Read>
 800102a:	4603      	mov	r3, r0
 800102c:	3b28      	subs	r3, #40	; 0x28
 800102e:	617b      	str	r3, [r7, #20]
	int FrontRight = Flame_FrontRight_Read() - (int)Flame_Threshold;
 8001030:	f7ff ff56 	bl	8000ee0 <Flame_FrontRight_Read>
 8001034:	4603      	mov	r3, r0
 8001036:	3b28      	subs	r3, #40	; 0x28
 8001038:	613b      	str	r3, [r7, #16]
	int FrontLeft = Flame_FrontLeft_Read() - (int)Flame_Threshold;
 800103a:	f7ff ff59 	bl	8000ef0 <Flame_FrontLeft_Read>
 800103e:	4603      	mov	r3, r0
 8001040:	3b28      	subs	r3, #40	; 0x28
 8001042:	60fb      	str	r3, [r7, #12]
	int Back = Flame_Back_Read() - (int)Flame_Threshold;
 8001044:	f7ff ff5c 	bl	8000f00 <Flame_Back_Read>
 8001048:	4603      	mov	r3, r0
 800104a:	3b28      	subs	r3, #40	; 0x28
 800104c:	60bb      	str	r3, [r7, #8]
	int Right = Flame_Right_Read() - (int)Flame_Threshold;
 800104e:	f7ff ff5f 	bl	8000f10 <Flame_Right_Read>
 8001052:	4603      	mov	r3, r0
 8001054:	3b28      	subs	r3, #40	; 0x28
 8001056:	607b      	str	r3, [r7, #4]
	int Left = Flame_Left_Read() - (int)Flame_Threshold;
 8001058:	f7ff ff62 	bl	8000f20 <Flame_Left_Read>
 800105c:	4603      	mov	r3, r0
 800105e:	3b28      	subs	r3, #40	; 0x28
 8001060:	603b      	str	r3, [r7, #0]

	if ((FrontMid > FrontRight) && (FrontMid > FrontLeft) && (FrontMid > Back) && (FrontMid > Right) && (FrontMid > Left))
 8001062:	697a      	ldr	r2, [r7, #20]
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	429a      	cmp	r2, r3
 8001068:	dd11      	ble.n	800108e <Flame_MaxReading+0x6e>
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	429a      	cmp	r2, r3
 8001070:	dd0d      	ble.n	800108e <Flame_MaxReading+0x6e>
 8001072:	697a      	ldr	r2, [r7, #20]
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	429a      	cmp	r2, r3
 8001078:	dd09      	ble.n	800108e <Flame_MaxReading+0x6e>
 800107a:	697a      	ldr	r2, [r7, #20]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	429a      	cmp	r2, r3
 8001080:	dd05      	ble.n	800108e <Flame_MaxReading+0x6e>
 8001082:	697a      	ldr	r2, [r7, #20]
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	429a      	cmp	r2, r3
 8001088:	dd01      	ble.n	800108e <Flame_MaxReading+0x6e>
	{
		return Front_mid_en;
 800108a:	2300      	movs	r3, #0
 800108c:	e030      	b.n	80010f0 <Flame_MaxReading+0xd0>
	}
	else if ((FrontRight > FrontLeft) && (FrontRight > Back) && (FrontRight > Right) && (FrontRight > Left))
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	429a      	cmp	r2, r3
 8001094:	dd0d      	ble.n	80010b2 <Flame_MaxReading+0x92>
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	429a      	cmp	r2, r3
 800109c:	dd09      	ble.n	80010b2 <Flame_MaxReading+0x92>
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	dd05      	ble.n	80010b2 <Flame_MaxReading+0x92>
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	dd01      	ble.n	80010b2 <Flame_MaxReading+0x92>
	{
		return Front_Right_en;
 80010ae:	2302      	movs	r3, #2
 80010b0:	e01e      	b.n	80010f0 <Flame_MaxReading+0xd0>
	}
	else if ((FrontLeft > Back) && (FrontLeft > Right) && (FrontLeft > Left))
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	dd09      	ble.n	80010ce <Flame_MaxReading+0xae>
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	429a      	cmp	r2, r3
 80010c0:	dd05      	ble.n	80010ce <Flame_MaxReading+0xae>
 80010c2:	68fa      	ldr	r2, [r7, #12]
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	dd01      	ble.n	80010ce <Flame_MaxReading+0xae>
	{
		return Front_Left_en;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e010      	b.n	80010f0 <Flame_MaxReading+0xd0>
	}
	else if ((Back > Right) && (Back > Left))
 80010ce:	68ba      	ldr	r2, [r7, #8]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	dd05      	ble.n	80010e2 <Flame_MaxReading+0xc2>
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	429a      	cmp	r2, r3
 80010dc:	dd01      	ble.n	80010e2 <Flame_MaxReading+0xc2>
	{
		return Back_en;
 80010de:	2305      	movs	r3, #5
 80010e0:	e006      	b.n	80010f0 <Flame_MaxReading+0xd0>
	}
	else if ((Right > Left))
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	dd01      	ble.n	80010ee <Flame_MaxReading+0xce>
	{
		return Right_en;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e000      	b.n	80010f0 <Flame_MaxReading+0xd0>
	}
	else
	{
		return Left_en;
 80010ee:	2304      	movs	r3, #4
	}
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <CarAdjustament>:

void CarAdjustament (Redirection MaxReading)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
	switch (MaxReading)
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	3b01      	subs	r3, #1
 8001106:	2b04      	cmp	r3, #4
 8001108:	d81f      	bhi.n	800114a <CarAdjustament+0x52>
 800110a:	a201      	add	r2, pc, #4	; (adr r2, 8001110 <CarAdjustament+0x18>)
 800110c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001110:	0800112d 	.word	0x0800112d
 8001114:	08001141 	.word	0x08001141
 8001118:	08001141 	.word	0x08001141
 800111c:	0800112d 	.word	0x0800112d
 8001120:	08001141 	.word	0x08001141
	case Front_Left_en :
	case Left_en :
		//turn left
		while(Flame_MaxReading() != Front_mid_en)
		{
			Car_Routation( angle_step , Car_TurnLeft);
 8001124:	2101      	movs	r1, #1
 8001126:	2032      	movs	r0, #50	; 0x32
 8001128:	f7ff fde0 	bl	8000cec <Car_Routation>
		while(Flame_MaxReading() != Front_mid_en)
 800112c:	f7ff ff78 	bl	8001020 <Flame_MaxReading>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1f6      	bne.n	8001124 <CarAdjustament+0x2c>
		}
	case Front_Right_en :
	case Right_en :
	case Back_en :
		//turn right
		while(Flame_MaxReading() != Front_mid_en)
 8001136:	e003      	b.n	8001140 <CarAdjustament+0x48>
		{
			Car_Routation( angle_step , Car_TurnRight);
 8001138:	2100      	movs	r1, #0
 800113a:	2032      	movs	r0, #50	; 0x32
 800113c:	f7ff fdd6 	bl	8000cec <Car_Routation>
		while(Flame_MaxReading() != Front_mid_en)
 8001140:	f7ff ff6e 	bl	8001020 <Flame_MaxReading>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1f6      	bne.n	8001138 <CarAdjustament+0x40>
		}
	}
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop

08001154 <CarMovements>:


void CarMovements()
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	//turn_right -> n * count
	Car_Routation( 90 , Car_TurnRight);
 8001158:	2100      	movs	r1, #0
 800115a:	205a      	movs	r0, #90	; 0x5a
 800115c:	f7ff fdc6 	bl	8000cec <Car_Routation>
	Car_Move(Car_Speed_70 , n * DISTANCE);
 8001160:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <CarMovements+0x6c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	b2db      	uxtb	r3, r3
 8001166:	461a      	mov	r2, r3
 8001168:	0092      	lsls	r2, r2, #2
 800116a:	4413      	add	r3, r2
 800116c:	461a      	mov	r2, r3
 800116e:	0091      	lsls	r1, r2, #2
 8001170:	461a      	mov	r2, r3
 8001172:	460b      	mov	r3, r1
 8001174:	4413      	add	r3, r2
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	b2db      	uxtb	r3, r3
 800117a:	4619      	mov	r1, r3
 800117c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001180:	f7ff fe09 	bl	8000d96 <Car_Move>
	//turn right -> n * count
	Car_Routation( 90 , Car_TurnRight);
 8001184:	2100      	movs	r1, #0
 8001186:	205a      	movs	r0, #90	; 0x5a
 8001188:	f7ff fdb0 	bl	8000cec <Car_Routation>
	Car_Move(Car_Speed_70 , n * DISTANCE);
 800118c:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <CarMovements+0x6c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	b2db      	uxtb	r3, r3
 8001192:	461a      	mov	r2, r3
 8001194:	0092      	lsls	r2, r2, #2
 8001196:	4413      	add	r3, r2
 8001198:	461a      	mov	r2, r3
 800119a:	0091      	lsls	r1, r2, #2
 800119c:	461a      	mov	r2, r3
 800119e:	460b      	mov	r3, r1
 80011a0:	4413      	add	r3, r2
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	4619      	mov	r1, r3
 80011a8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80011ac:	f7ff fdf3 	bl	8000d96 <Car_Move>
	n++;
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <CarMovements+0x6c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	4a02      	ldr	r2, [pc, #8]	; (80011c0 <CarMovements+0x6c>)
 80011b8:	6013      	str	r3, [r2, #0]

}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000000 	.word	0x20000000

080011c4 <CarAction>:

void CarAction ()
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	while(!(Ultrasnic_Read() <= ULTRA_Threshold))
 80011c8:	e004      	b.n	80011d4 <CarAction+0x10>
	{
		//move forward
		Car_Move(Car_Speed_70 , distance_step);
 80011ca:	210a      	movs	r1, #10
 80011cc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80011d0:	f7ff fde1 	bl	8000d96 <Car_Move>
	while(!(Ultrasnic_Read() <= ULTRA_Threshold))
 80011d4:	f7ff fec4 	bl	8000f60 <Ultrasnic_Read>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b14      	cmp	r3, #20
 80011dc:	d8f5      	bhi.n	80011ca <CarAction+0x6>
	}
	//Routate the servo
	//Servo_RotationAngle(char angle , char dirction);
	//pumb on
	while(Flame_Frontmid_Read() >= Flame_Threshold)
 80011de:	bf00      	nop
 80011e0:	f7ff fe76 	bl	8000ed0 <Flame_Frontmid_Read>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b27      	cmp	r3, #39	; 0x27
 80011e8:	dcfa      	bgt.n	80011e0 <CarAction+0x1c>
	{
		pumb(pumb_on);
	}
	pumb(pumb_off);
}
 80011ea:	bf00      	nop
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <HAL_Driver_init>:



void HAL_Driver_init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
	HAL_Flame_init();
 80011f4:	f7ff fe06 	bl	8000e04 <HAL_Flame_init>
	HAL_DC_Motors_init();
 80011f8:	f7ff fd48 	bl	8000c8c <HAL_DC_Motors_init>
	HAL_Ultrasonic_init();
 80011fc:	f7ff fe98 	bl	8000f30 <HAL_Ultrasonic_init>
	//Init_servo();
	//Init_pumb();

}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}

08001204 <main>:


int main (){
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0

	Clock_INIT();
 800120a:	f7ff fed1 	bl	8000fb0 <Clock_INIT>
	HAL_Driver_init();
 800120e:	f7ff ffef 	bl	80011f0 <HAL_Driver_init>
	unsigned char object_detected ;
	unsigned char flame_detected ;

	while(1)
	{
		object_detected = (Ultrasnic_Read() <= ULTRA_Threshold);
 8001212:	f7ff fea5 	bl	8000f60 <Ultrasnic_Read>
 8001216:	4603      	mov	r3, r0
 8001218:	2b14      	cmp	r3, #20
 800121a:	bf94      	ite	ls
 800121c:	2301      	movls	r3, #1
 800121e:	2300      	movhi	r3, #0
 8001220:	b2db      	uxtb	r3, r3
 8001222:	71fb      	strb	r3, [r7, #7]
		flame_detected = ((Flame_Frontmid_Read() >= Flame_Threshold) || (Flame_FrontRight_Read() >= Flame_Threshold) || (Flame_FrontLeft_Read() >= Flame_Threshold) || (Flame_Back_Read() >= Flame_Threshold) || (Flame_Right_Read() >= Flame_Threshold) || (Flame_Left_Read() >= Flame_Threshold) );
 8001224:	f7ff fe54 	bl	8000ed0 <Flame_Frontmid_Read>
 8001228:	4603      	mov	r3, r0
 800122a:	2b27      	cmp	r3, #39	; 0x27
 800122c:	dc18      	bgt.n	8001260 <main+0x5c>
 800122e:	f7ff fe57 	bl	8000ee0 <Flame_FrontRight_Read>
 8001232:	4603      	mov	r3, r0
 8001234:	2b27      	cmp	r3, #39	; 0x27
 8001236:	dc13      	bgt.n	8001260 <main+0x5c>
 8001238:	f7ff fe5a 	bl	8000ef0 <Flame_FrontLeft_Read>
 800123c:	4603      	mov	r3, r0
 800123e:	2b27      	cmp	r3, #39	; 0x27
 8001240:	dc0e      	bgt.n	8001260 <main+0x5c>
 8001242:	f7ff fe5d 	bl	8000f00 <Flame_Back_Read>
 8001246:	4603      	mov	r3, r0
 8001248:	2b27      	cmp	r3, #39	; 0x27
 800124a:	dc09      	bgt.n	8001260 <main+0x5c>
 800124c:	f7ff fe60 	bl	8000f10 <Flame_Right_Read>
 8001250:	4603      	mov	r3, r0
 8001252:	2b27      	cmp	r3, #39	; 0x27
 8001254:	dc04      	bgt.n	8001260 <main+0x5c>
 8001256:	f7ff fe63 	bl	8000f20 <Flame_Left_Read>
 800125a:	4603      	mov	r3, r0
 800125c:	2b27      	cmp	r3, #39	; 0x27
 800125e:	dd01      	ble.n	8001264 <main+0x60>
 8001260:	2301      	movs	r3, #1
 8001262:	e000      	b.n	8001266 <main+0x62>
 8001264:	2300      	movs	r3, #0
 8001266:	71bb      	strb	r3, [r7, #6]
		if(!(object_detected || flame_detected))
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d105      	bne.n	800127a <main+0x76>
 800126e:	79bb      	ldrb	r3, [r7, #6]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d102      	bne.n	800127a <main+0x76>
		{
			CarMovements();
 8001274:	f7ff ff6e 	bl	8001154 <CarMovements>
 8001278:	e028      	b.n	80012cc <main+0xc8>
		}
		else if(object_detected && flame_detected) // detected object
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d00e      	beq.n	800129e <main+0x9a>
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d00b      	beq.n	800129e <main+0x9a>
		{
			CarAdjustament (Flame_MaxReading());
 8001286:	f7ff fecb 	bl	8001020 <Flame_MaxReading>
 800128a:	4603      	mov	r3, r0
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff33 	bl	80010f8 <CarAdjustament>
			CarAction();
 8001292:	f7ff ff97 	bl	80011c4 <CarAction>
			n = 1;
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <main+0xcc>)
 8001298:	2201      	movs	r2, #1
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	e016      	b.n	80012cc <main+0xc8>
		}
		else if (object_detected)
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d005      	beq.n	80012b0 <main+0xac>
		{
			n = 1;
 80012a4:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <main+0xcc>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	601a      	str	r2, [r3, #0]
			CarMovements();
 80012aa:	f7ff ff53 	bl	8001154 <CarMovements>
 80012ae:	e7b0      	b.n	8001212 <main+0xe>
			//todo

		}
		else if (flame_detected)
 80012b0:	79bb      	ldrb	r3, [r7, #6]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d0ad      	beq.n	8001212 <main+0xe>
		{
			CarAdjustament (Flame_MaxReading());
 80012b6:	f7ff feb3 	bl	8001020 <Flame_MaxReading>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff1b 	bl	80010f8 <CarAdjustament>
			CarAction();
 80012c2:	f7ff ff7f 	bl	80011c4 <CarAction>
			n = 1;
 80012c6:	4b02      	ldr	r3, [pc, #8]	; (80012d0 <main+0xcc>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	601a      	str	r2, [r3, #0]
		object_detected = (Ultrasnic_Read() <= ULTRA_Threshold);
 80012cc:	e7a1      	b.n	8001212 <main+0xe>
 80012ce:	bf00      	nop
 80012d0:	20000000 	.word	0x20000000

080012d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012d4:	480d      	ldr	r0, [pc, #52]	; (800130c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012d6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012d8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012dc:	480c      	ldr	r0, [pc, #48]	; (8001310 <LoopForever+0x6>)
  ldr r1, =_edata
 80012de:	490d      	ldr	r1, [pc, #52]	; (8001314 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012e0:	4a0d      	ldr	r2, [pc, #52]	; (8001318 <LoopForever+0xe>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e4:	e002      	b.n	80012ec <LoopCopyDataInit>

080012e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ea:	3304      	adds	r3, #4

080012ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f0:	d3f9      	bcc.n	80012e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012f2:	4a0a      	ldr	r2, [pc, #40]	; (800131c <LoopForever+0x12>)
  ldr r4, =_ebss
 80012f4:	4c0a      	ldr	r4, [pc, #40]	; (8001320 <LoopForever+0x16>)
  movs r3, #0
 80012f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f8:	e001      	b.n	80012fe <LoopFillZerobss>

080012fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012fc:	3204      	adds	r2, #4

080012fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001300:	d3fb      	bcc.n	80012fa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001302:	f000 fec7 	bl	8002094 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001306:	f7ff ff7d 	bl	8001204 <main>

0800130a <LoopForever>:

LoopForever:
    b LoopForever
 800130a:	e7fe      	b.n	800130a <LoopForever>
  ldr   r0, =_estack
 800130c:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8001310:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001314:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001318:	080020fc 	.word	0x080020fc
  ldr r2, =_sbss
 800131c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001320:	200000d4 	.word	0x200000d4

08001324 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001324:	e7fe      	b.n	8001324 <ADC1_2_IRQHandler>
	...

08001328 <delay_ms>:

#include "delay.h"


void delay_ms(int ms)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	// timer2 work at 8 MHZ set psc 7999 ( each increment take 1ms )
	TIM3->PSC=7999;
 8001330:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <delay_ms+0x48>)
 8001332:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001336:	629a      	str	r2, [r3, #40]	; 0x28
	// timer count at ms-1
	TIM3->ARR=ms-1;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	1e5a      	subs	r2, r3, #1
 800133c:	4b0c      	ldr	r3, [pc, #48]	; (8001370 <delay_ms+0x48>)
 800133e:	62da      	str	r2, [r3, #44]	; 0x2c
	// enable counter
	TIM3->CR1 |=1<<0;
 8001340:	4b0b      	ldr	r3, [pc, #44]	; (8001370 <delay_ms+0x48>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <delay_ms+0x48>)
 8001346:	f043 0301 	orr.w	r3, r3, #1
 800134a:	6013      	str	r3, [r2, #0]
	// wait until counter reached compared register
	while(!(TIM3->SR & 1<<0));
 800134c:	bf00      	nop
 800134e:	4b08      	ldr	r3, [pc, #32]	; (8001370 <delay_ms+0x48>)
 8001350:	691b      	ldr	r3, [r3, #16]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f9      	beq.n	800134e <delay_ms+0x26>
	// clear flag
	TIM3->SR=0;
 800135a:	4b05      	ldr	r3, [pc, #20]	; (8001370 <delay_ms+0x48>)
 800135c:	2200      	movs	r2, #0
 800135e:	611a      	str	r2, [r3, #16]
	// disable counter
	TIM3->CR1 =0;
 8001360:	4b03      	ldr	r3, [pc, #12]	; (8001370 <delay_ms+0x48>)
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr
 8001370:	40000400 	.word	0x40000400

08001374 <MCAL_ADC_Init>:
* @retval 			-none
* Note				-none
*/

void MCAL_ADC_Init( ADC_config_t* ADC_Config )
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	//set  Data alignment
	if(ADC_Config->Data_alignment==ADC_Data_alignment_Left)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001384:	d105      	bne.n	8001392 <MCAL_ADC_Init+0x1e>
	{
		ADC1->CR2|=ADC_Data_alignment_Left;
 8001386:	4b2d      	ldr	r3, [pc, #180]	; (800143c <MCAL_ADC_Init+0xc8>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	4a2c      	ldr	r2, [pc, #176]	; (800143c <MCAL_ADC_Init+0xc8>)
 800138c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001390:	6093      	str	r3, [r2, #8]
	else
	{
		//be default is right
	}
	//set mode
	if(ADC_Config->MODE==ADC_MODE_continuous)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2b02      	cmp	r3, #2
 8001398:	d105      	bne.n	80013a6 <MCAL_ADC_Init+0x32>
	{
		ADC1->CR2|=ADC_MODE_continuous;
 800139a:	4b28      	ldr	r3, [pc, #160]	; (800143c <MCAL_ADC_Init+0xc8>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	4a27      	ldr	r2, [pc, #156]	; (800143c <MCAL_ADC_Init+0xc8>)
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	6093      	str	r3, [r2, #8]
	else
	{
		//be default single mode
	}
	//set sampling_time
	if(ADC_Config->sampling_time!=ADC_sampling_time_1_5)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	691b      	ldr	r3, [r3, #16]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d023      	beq.n	80013f6 <MCAL_ADC_Init+0x82>
	{
		if(ADC_Config->Channel<10)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	791b      	ldrb	r3, [r3, #4]
 80013b2:	2b09      	cmp	r3, #9
 80013b4:	d80f      	bhi.n	80013d6 <MCAL_ADC_Init+0x62>
			ADC1->SMPR1 |=ADC_Config->sampling_time<<(ADC_Config->Channel*3);
 80013b6:	4b21      	ldr	r3, [pc, #132]	; (800143c <MCAL_ADC_Init+0xc8>)
 80013b8:	68da      	ldr	r2, [r3, #12]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6919      	ldr	r1, [r3, #16]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	791b      	ldrb	r3, [r3, #4]
 80013c2:	4618      	mov	r0, r3
 80013c4:	4603      	mov	r3, r0
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	4403      	add	r3, r0
 80013ca:	fa01 f303 	lsl.w	r3, r1, r3
 80013ce:	491b      	ldr	r1, [pc, #108]	; (800143c <MCAL_ADC_Init+0xc8>)
 80013d0:	4313      	orrs	r3, r2
 80013d2:	60cb      	str	r3, [r1, #12]
 80013d4:	e00f      	b.n	80013f6 <MCAL_ADC_Init+0x82>
		else
			ADC1->SMPR2 |=ADC_Config->sampling_time<<((ADC_Config->Channel-10)*3);
 80013d6:	4b19      	ldr	r3, [pc, #100]	; (800143c <MCAL_ADC_Init+0xc8>)
 80013d8:	6919      	ldr	r1, [r3, #16]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6918      	ldr	r0, [r3, #16]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	791b      	ldrb	r3, [r3, #4]
 80013e2:	f1a3 020a 	sub.w	r2, r3, #10
 80013e6:	4613      	mov	r3, r2
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	4413      	add	r3, r2
 80013ec:	fa00 f303 	lsl.w	r3, r0, r3
 80013f0:	4a12      	ldr	r2, [pc, #72]	; (800143c <MCAL_ADC_Init+0xc8>)
 80013f2:	430b      	orrs	r3, r1
 80013f4:	6113      	str	r3, [r2, #16]
	}
	else
	{
		//be default 1.5 cycle
	}
	if(ADC_Config->IRQ_EN==ADC_IRQ_ENABLE_Enable)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	2b20      	cmp	r3, #32
 80013fc:	d10c      	bne.n	8001418 <MCAL_ADC_Init+0xa4>
	{
		ADC1->CR1 |=ADC_IRQ_ENABLE_Enable;
 80013fe:	4b0f      	ldr	r3, [pc, #60]	; (800143c <MCAL_ADC_Init+0xc8>)
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	4a0e      	ldr	r2, [pc, #56]	; (800143c <MCAL_ADC_Init+0xc8>)
 8001404:	f043 0320 	orr.w	r3, r3, #32
 8001408:	6053      	str	r3, [r2, #4]
		NVIC_IRQ18_ADC_Enable();
 800140a:	4b0d      	ldr	r3, [pc, #52]	; (8001440 <MCAL_ADC_Init+0xcc>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a0c      	ldr	r2, [pc, #48]	; (8001440 <MCAL_ADC_Init+0xcc>)
 8001410:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001414:	6013      	str	r3, [r2, #0]
	else
	{
		ADC1->CR1 &=ADC_IRQ_ENABLE_Disable;
		NVIC_IRQ18_ADC_Disable();
	}
}
 8001416:	e00b      	b.n	8001430 <MCAL_ADC_Init+0xbc>
		ADC1->CR1 &=ADC_IRQ_ENABLE_Disable;
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <MCAL_ADC_Init+0xc8>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	4a07      	ldr	r2, [pc, #28]	; (800143c <MCAL_ADC_Init+0xc8>)
 800141e:	f023 0320 	bic.w	r3, r3, #32
 8001422:	6053      	str	r3, [r2, #4]
		NVIC_IRQ18_ADC_Disable();
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <MCAL_ADC_Init+0xd0>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a06      	ldr	r2, [pc, #24]	; (8001444 <MCAL_ADC_Init+0xd0>)
 800142a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800142e:	6013      	str	r3, [r2, #0]
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40012400 	.word	0x40012400
 8001440:	e000e100 	.word	0xe000e100
 8001444:	e000e180 	.word	0xe000e180

08001448 <MCAL_ADC_Read>:
* @param [in]		-enum NUM_CH CH :Select ADC channel {CH0 TO CH17}
* @retval 			-ADC value
* Note				-Support CH0 TO CH17 (Single_Mode Data_alignment_Right )
*/
uint16_t MCAL_ADC_Read( enum NUM_CH CH )
{
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	71fb      	strb	r3, [r7, #7]
	uint16_t data;
	//Channel selection
	ADC1->SQR3=CH;
 8001452:	4a1c      	ldr	r2, [pc, #112]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	6353      	str	r3, [r2, #52]	; 0x34
	//Enable adc
	ADC1->CR2 |=1<<0;
 8001458:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	4a19      	ldr	r2, [pc, #100]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |=1<<0;
 8001464:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	4a16      	ldr	r2, [pc, #88]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	6093      	str	r3, [r2, #8]
	//Start conversion
	ADC1->CR2 |=1<<22;
 8001470:	4b14      	ldr	r3, [pc, #80]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	4a13      	ldr	r2, [pc, #76]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 8001476:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800147a:	6093      	str	r3, [r2, #8]
	while(!(ADC1->SR & (1<<4)));
 800147c:	bf00      	nop
 800147e:	4b11      	ldr	r3, [pc, #68]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0310 	and.w	r3, r3, #16
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0f9      	beq.n	800147e <MCAL_ADC_Read+0x36>
	ADC1->SR &=~(1<<4);
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a0d      	ldr	r2, [pc, #52]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 8001490:	f023 0310 	bic.w	r3, r3, #16
 8001494:	6013      	str	r3, [r2, #0]
	while(!(ADC1->SR & (1<<1)));
 8001496:	bf00      	nop
 8001498:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0f9      	beq.n	8001498 <MCAL_ADC_Read+0x50>
	data=ADC1->DR;
 80014a4:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 80014a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a8:	81fb      	strh	r3, [r7, #14]
	ADC1->CR2 &=~(1<<0);
 80014aa:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	4a05      	ldr	r2, [pc, #20]	; (80014c4 <MCAL_ADC_Read+0x7c>)
 80014b0:	f023 0301 	bic.w	r3, r3, #1
 80014b4:	6093      	str	r3, [r2, #8]
	return data;
 80014b6:	89fb      	ldrh	r3, [r7, #14]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	40012400 	.word	0x40012400

080014c8 <EXTI0_IRQHandler>:
 *
 * ===============================================================
 */

void EXTI0_IRQHandler (void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
	// Clear Pending register
	EXTI->PR |=(1<<0);
 80014cc:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <EXTI0_IRQHandler+0x1c>)
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	4a04      	ldr	r2, [pc, #16]	; (80014e4 <EXTI0_IRQHandler+0x1c>)
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6153      	str	r3, [r2, #20]
	//Call function
	GP_IRQ_CALL[0]();
 80014d8:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <EXTI0_IRQHandler+0x20>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4798      	blx	r3
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40010400 	.word	0x40010400
 80014e8:	2000004c 	.word	0x2000004c

080014ec <EXTI1_IRQHandler>:

void EXTI1_IRQHandler (void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
	// Clear Pending register
	EXTI->PR |=(1<<1);
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <EXTI1_IRQHandler+0x1c>)
 80014f2:	695b      	ldr	r3, [r3, #20]
 80014f4:	4a04      	ldr	r2, [pc, #16]	; (8001508 <EXTI1_IRQHandler+0x1c>)
 80014f6:	f043 0302 	orr.w	r3, r3, #2
 80014fa:	6153      	str	r3, [r2, #20]
	//Call function
	GP_IRQ_CALL[1]();
 80014fc:	4b03      	ldr	r3, [pc, #12]	; (800150c <EXTI1_IRQHandler+0x20>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	4798      	blx	r3
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40010400 	.word	0x40010400
 800150c:	2000004c 	.word	0x2000004c

08001510 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler (void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
	// Clear Pending register
	EXTI->PR |=(1<<2);
 8001514:	4b05      	ldr	r3, [pc, #20]	; (800152c <EXTI2_IRQHandler+0x1c>)
 8001516:	695b      	ldr	r3, [r3, #20]
 8001518:	4a04      	ldr	r2, [pc, #16]	; (800152c <EXTI2_IRQHandler+0x1c>)
 800151a:	f043 0304 	orr.w	r3, r3, #4
 800151e:	6153      	str	r3, [r2, #20]
	//Call function
	GP_IRQ_CALL[2]();
 8001520:	4b03      	ldr	r3, [pc, #12]	; (8001530 <EXTI2_IRQHandler+0x20>)
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	4798      	blx	r3
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40010400 	.word	0x40010400
 8001530:	2000004c 	.word	0x2000004c

08001534 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler (void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	// Clear Pending register
	EXTI->PR |=(1<<3);
 8001538:	4b05      	ldr	r3, [pc, #20]	; (8001550 <EXTI3_IRQHandler+0x1c>)
 800153a:	695b      	ldr	r3, [r3, #20]
 800153c:	4a04      	ldr	r2, [pc, #16]	; (8001550 <EXTI3_IRQHandler+0x1c>)
 800153e:	f043 0308 	orr.w	r3, r3, #8
 8001542:	6153      	str	r3, [r2, #20]
	//Call function
	GP_IRQ_CALL[3]();
 8001544:	4b03      	ldr	r3, [pc, #12]	; (8001554 <EXTI3_IRQHandler+0x20>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	4798      	blx	r3
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40010400 	.word	0x40010400
 8001554:	2000004c 	.word	0x2000004c

08001558 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler (void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	// Clear Pending register
	EXTI->PR |=(1<<4);
 800155c:	4b05      	ldr	r3, [pc, #20]	; (8001574 <EXTI4_IRQHandler+0x1c>)
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	4a04      	ldr	r2, [pc, #16]	; (8001574 <EXTI4_IRQHandler+0x1c>)
 8001562:	f043 0310 	orr.w	r3, r3, #16
 8001566:	6153      	str	r3, [r2, #20]
	//Call function
	GP_IRQ_CALL[4]();
 8001568:	4b03      	ldr	r3, [pc, #12]	; (8001578 <EXTI4_IRQHandler+0x20>)
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	4798      	blx	r3
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40010400 	.word	0x40010400
 8001578:	2000004c 	.word	0x2000004c

0800157c <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler (void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
	if( EXTI->PR & 1<<5 )	{ EXTI->PR |=( 1 << 5 ) ;		GP_IRQ_CALL[5]() ; }
 8001580:	4b26      	ldr	r3, [pc, #152]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	f003 0320 	and.w	r3, r3, #32
 8001588:	2b00      	cmp	r3, #0
 800158a:	d008      	beq.n	800159e <EXTI9_5_IRQHandler+0x22>
 800158c:	4b23      	ldr	r3, [pc, #140]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 800158e:	695b      	ldr	r3, [r3, #20]
 8001590:	4a22      	ldr	r2, [pc, #136]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 8001592:	f043 0320 	orr.w	r3, r3, #32
 8001596:	6153      	str	r3, [r2, #20]
 8001598:	4b21      	ldr	r3, [pc, #132]	; (8001620 <EXTI9_5_IRQHandler+0xa4>)
 800159a:	695b      	ldr	r3, [r3, #20]
 800159c:	4798      	blx	r3
	if( EXTI->PR & 1<<6 )	{ EXTI->PR |=( 1 << 6 ) ;		GP_IRQ_CALL[6]() ; }
 800159e:	4b1f      	ldr	r3, [pc, #124]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015a0:	695b      	ldr	r3, [r3, #20]
 80015a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d008      	beq.n	80015bc <EXTI9_5_IRQHandler+0x40>
 80015aa:	4b1c      	ldr	r3, [pc, #112]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015ac:	695b      	ldr	r3, [r3, #20]
 80015ae:	4a1b      	ldr	r2, [pc, #108]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015b4:	6153      	str	r3, [r2, #20]
 80015b6:	4b1a      	ldr	r3, [pc, #104]	; (8001620 <EXTI9_5_IRQHandler+0xa4>)
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	4798      	blx	r3
	if( EXTI->PR & 1<<7 )	{ EXTI->PR |=( 1 << 7 ) ;		GP_IRQ_CALL[7]() ; }
 80015bc:	4b17      	ldr	r3, [pc, #92]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015be:	695b      	ldr	r3, [r3, #20]
 80015c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d008      	beq.n	80015da <EXTI9_5_IRQHandler+0x5e>
 80015c8:	4b14      	ldr	r3, [pc, #80]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015ca:	695b      	ldr	r3, [r3, #20]
 80015cc:	4a13      	ldr	r2, [pc, #76]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015d2:	6153      	str	r3, [r2, #20]
 80015d4:	4b12      	ldr	r3, [pc, #72]	; (8001620 <EXTI9_5_IRQHandler+0xa4>)
 80015d6:	69db      	ldr	r3, [r3, #28]
 80015d8:	4798      	blx	r3
	if( EXTI->PR & 1<<8 )	{ EXTI->PR |=( 1 << 8 ) ;		GP_IRQ_CALL[8]() ; }
 80015da:	4b10      	ldr	r3, [pc, #64]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d008      	beq.n	80015f8 <EXTI9_5_IRQHandler+0x7c>
 80015e6:	4b0d      	ldr	r3, [pc, #52]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	4a0c      	ldr	r2, [pc, #48]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015f0:	6153      	str	r3, [r2, #20]
 80015f2:	4b0b      	ldr	r3, [pc, #44]	; (8001620 <EXTI9_5_IRQHandler+0xa4>)
 80015f4:	6a1b      	ldr	r3, [r3, #32]
 80015f6:	4798      	blx	r3
	if( EXTI->PR & 1<<9 )	{ EXTI->PR |=( 1 << 9 ) ;		GP_IRQ_CALL[9]() ; }
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 80015fa:	695b      	ldr	r3, [r3, #20]
 80015fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001600:	2b00      	cmp	r3, #0
 8001602:	d008      	beq.n	8001616 <EXTI9_5_IRQHandler+0x9a>
 8001604:	4b05      	ldr	r3, [pc, #20]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 8001606:	695b      	ldr	r3, [r3, #20]
 8001608:	4a04      	ldr	r2, [pc, #16]	; (800161c <EXTI9_5_IRQHandler+0xa0>)
 800160a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800160e:	6153      	str	r3, [r2, #20]
 8001610:	4b03      	ldr	r3, [pc, #12]	; (8001620 <EXTI9_5_IRQHandler+0xa4>)
 8001612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001614:	4798      	blx	r3
}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40010400 	.word	0x40010400
 8001620:	2000004c 	.word	0x2000004c

08001624 <EXTI15_10_IRQHandler>:


void EXTI15_10_IRQHandler (void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
	if( EXTI->PR & 1<<10 )	{ EXTI->PR |=( 1 << 10 ) ;		GP_IRQ_CALL[10]() ; }
 8001628:	4b2d      	ldr	r3, [pc, #180]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 800162a:	695b      	ldr	r3, [r3, #20]
 800162c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001630:	2b00      	cmp	r3, #0
 8001632:	d008      	beq.n	8001646 <EXTI15_10_IRQHandler+0x22>
 8001634:	4b2a      	ldr	r3, [pc, #168]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001636:	695b      	ldr	r3, [r3, #20]
 8001638:	4a29      	ldr	r2, [pc, #164]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 800163a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800163e:	6153      	str	r3, [r2, #20]
 8001640:	4b28      	ldr	r3, [pc, #160]	; (80016e4 <EXTI15_10_IRQHandler+0xc0>)
 8001642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001644:	4798      	blx	r3
	if( EXTI->PR & 1<<11 )	{ EXTI->PR |=( 1 << 11 ) ;		GP_IRQ_CALL[11]() ; }
 8001646:	4b26      	ldr	r3, [pc, #152]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800164e:	2b00      	cmp	r3, #0
 8001650:	d008      	beq.n	8001664 <EXTI15_10_IRQHandler+0x40>
 8001652:	4b23      	ldr	r3, [pc, #140]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	4a22      	ldr	r2, [pc, #136]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001658:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800165c:	6153      	str	r3, [r2, #20]
 800165e:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <EXTI15_10_IRQHandler+0xc0>)
 8001660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001662:	4798      	blx	r3
	if( EXTI->PR & 1<<12 )	{ EXTI->PR |=( 1 << 12 ) ;		GP_IRQ_CALL[12]() ; }
 8001664:	4b1e      	ldr	r3, [pc, #120]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d008      	beq.n	8001682 <EXTI15_10_IRQHandler+0x5e>
 8001670:	4b1b      	ldr	r3, [pc, #108]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001672:	695b      	ldr	r3, [r3, #20]
 8001674:	4a1a      	ldr	r2, [pc, #104]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001676:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800167a:	6153      	str	r3, [r2, #20]
 800167c:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <EXTI15_10_IRQHandler+0xc0>)
 800167e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001680:	4798      	blx	r3
	if( EXTI->PR & 1<<13 )	{ EXTI->PR |=( 1 << 13 ) ;		GP_IRQ_CALL[13]() ; }
 8001682:	4b17      	ldr	r3, [pc, #92]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001684:	695b      	ldr	r3, [r3, #20]
 8001686:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d008      	beq.n	80016a0 <EXTI15_10_IRQHandler+0x7c>
 800168e:	4b14      	ldr	r3, [pc, #80]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001690:	695b      	ldr	r3, [r3, #20]
 8001692:	4a13      	ldr	r2, [pc, #76]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 8001694:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001698:	6153      	str	r3, [r2, #20]
 800169a:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <EXTI15_10_IRQHandler+0xc0>)
 800169c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800169e:	4798      	blx	r3
	if( EXTI->PR & 1<<14 )	{ EXTI->PR |=( 1 << 14 ) ;		GP_IRQ_CALL[14]() ; }
 80016a0:	4b0f      	ldr	r3, [pc, #60]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d008      	beq.n	80016be <EXTI15_10_IRQHandler+0x9a>
 80016ac:	4b0c      	ldr	r3, [pc, #48]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 80016ae:	695b      	ldr	r3, [r3, #20]
 80016b0:	4a0b      	ldr	r2, [pc, #44]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 80016b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b6:	6153      	str	r3, [r2, #20]
 80016b8:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <EXTI15_10_IRQHandler+0xc0>)
 80016ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016bc:	4798      	blx	r3
	if( EXTI->PR & 1<<15 )	{ EXTI->PR |=( 1 << 15 ) ;		GP_IRQ_CALL[15]() ; }
 80016be:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d008      	beq.n	80016dc <EXTI15_10_IRQHandler+0xb8>
 80016ca:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	4a04      	ldr	r2, [pc, #16]	; (80016e0 <EXTI15_10_IRQHandler+0xbc>)
 80016d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016d4:	6153      	str	r3, [r2, #20]
 80016d6:	4b03      	ldr	r3, [pc, #12]	; (80016e4 <EXTI15_10_IRQHandler+0xc0>)
 80016d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016da:	4798      	blx	r3
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40010400 	.word	0x40010400
 80016e4:	2000004c 	.word	0x2000004c

080016e8 <get_position>:

#include"stm32_f103c6_GPIO.h"


uint8_t get_position(uint16_t pinNumber)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	80fb      	strh	r3, [r7, #6]
	switch(pinNumber)
 80016f2:	88fb      	ldrh	r3, [r7, #6]
 80016f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016f8:	f000 80a5 	beq.w	8001846 <get_position+0x15e>
 80016fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001700:	f300 80a3 	bgt.w	800184a <get_position+0x162>
 8001704:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001708:	f000 809b 	beq.w	8001842 <get_position+0x15a>
 800170c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001710:	f300 809b 	bgt.w	800184a <get_position+0x162>
 8001714:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001718:	f000 8091 	beq.w	800183e <get_position+0x156>
 800171c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001720:	f300 8093 	bgt.w	800184a <get_position+0x162>
 8001724:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001728:	f000 8087 	beq.w	800183a <get_position+0x152>
 800172c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001730:	f300 808b 	bgt.w	800184a <get_position+0x162>
 8001734:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001738:	d07d      	beq.n	8001836 <get_position+0x14e>
 800173a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800173e:	f300 8084 	bgt.w	800184a <get_position+0x162>
 8001742:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001746:	d074      	beq.n	8001832 <get_position+0x14a>
 8001748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800174c:	dc7d      	bgt.n	800184a <get_position+0x162>
 800174e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001752:	d06c      	beq.n	800182e <get_position+0x146>
 8001754:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001758:	dc77      	bgt.n	800184a <get_position+0x162>
 800175a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800175e:	d064      	beq.n	800182a <get_position+0x142>
 8001760:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001764:	dc71      	bgt.n	800184a <get_position+0x162>
 8001766:	2b80      	cmp	r3, #128	; 0x80
 8001768:	d05d      	beq.n	8001826 <get_position+0x13e>
 800176a:	2b80      	cmp	r3, #128	; 0x80
 800176c:	dc6d      	bgt.n	800184a <get_position+0x162>
 800176e:	2b20      	cmp	r3, #32
 8001770:	dc48      	bgt.n	8001804 <get_position+0x11c>
 8001772:	2b00      	cmp	r3, #0
 8001774:	dd69      	ble.n	800184a <get_position+0x162>
 8001776:	3b01      	subs	r3, #1
 8001778:	2b1f      	cmp	r3, #31
 800177a:	d866      	bhi.n	800184a <get_position+0x162>
 800177c:	a201      	add	r2, pc, #4	; (adr r2, 8001784 <get_position+0x9c>)
 800177e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001782:	bf00      	nop
 8001784:	0800180b 	.word	0x0800180b
 8001788:	0800180f 	.word	0x0800180f
 800178c:	0800184b 	.word	0x0800184b
 8001790:	08001813 	.word	0x08001813
 8001794:	0800184b 	.word	0x0800184b
 8001798:	0800184b 	.word	0x0800184b
 800179c:	0800184b 	.word	0x0800184b
 80017a0:	08001817 	.word	0x08001817
 80017a4:	0800184b 	.word	0x0800184b
 80017a8:	0800184b 	.word	0x0800184b
 80017ac:	0800184b 	.word	0x0800184b
 80017b0:	0800184b 	.word	0x0800184b
 80017b4:	0800184b 	.word	0x0800184b
 80017b8:	0800184b 	.word	0x0800184b
 80017bc:	0800184b 	.word	0x0800184b
 80017c0:	0800181b 	.word	0x0800181b
 80017c4:	0800184b 	.word	0x0800184b
 80017c8:	0800184b 	.word	0x0800184b
 80017cc:	0800184b 	.word	0x0800184b
 80017d0:	0800184b 	.word	0x0800184b
 80017d4:	0800184b 	.word	0x0800184b
 80017d8:	0800184b 	.word	0x0800184b
 80017dc:	0800184b 	.word	0x0800184b
 80017e0:	0800184b 	.word	0x0800184b
 80017e4:	0800184b 	.word	0x0800184b
 80017e8:	0800184b 	.word	0x0800184b
 80017ec:	0800184b 	.word	0x0800184b
 80017f0:	0800184b 	.word	0x0800184b
 80017f4:	0800184b 	.word	0x0800184b
 80017f8:	0800184b 	.word	0x0800184b
 80017fc:	0800184b 	.word	0x0800184b
 8001800:	0800181f 	.word	0x0800181f
 8001804:	2b40      	cmp	r3, #64	; 0x40
 8001806:	d00c      	beq.n	8001822 <get_position+0x13a>
 8001808:	e01f      	b.n	800184a <get_position+0x162>
	{
	case GPIO_PIN_0 :
		return 0;
 800180a:	2300      	movs	r3, #0
 800180c:	e01e      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_1 :
		return 4;
 800180e:	2304      	movs	r3, #4
 8001810:	e01c      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_2 :
		return 8;
 8001812:	2308      	movs	r3, #8
 8001814:	e01a      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_3 :
		return 12;
 8001816:	230c      	movs	r3, #12
 8001818:	e018      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_4 :
		return 16;
 800181a:	2310      	movs	r3, #16
 800181c:	e016      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_5 :
		return 20;
 800181e:	2314      	movs	r3, #20
 8001820:	e014      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_6 :
		return 24;
 8001822:	2318      	movs	r3, #24
 8001824:	e012      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_7 :
		return 28;
 8001826:	231c      	movs	r3, #28
 8001828:	e010      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_8 :
		return 0;
 800182a:	2300      	movs	r3, #0
 800182c:	e00e      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_9 :
		return 4;
 800182e:	2304      	movs	r3, #4
 8001830:	e00c      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_10 :
		return 8;
 8001832:	2308      	movs	r3, #8
 8001834:	e00a      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_11 :
		return 12;
 8001836:	230c      	movs	r3, #12
 8001838:	e008      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_12 :
		return 16;
 800183a:	2310      	movs	r3, #16
 800183c:	e006      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_13 :
		return 20;
 800183e:	2314      	movs	r3, #20
 8001840:	e004      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_14 :
		return 24;
 8001842:	2318      	movs	r3, #24
 8001844:	e002      	b.n	800184c <get_position+0x164>
		break;
	case GPIO_PIN_15 :
		return 28;
 8001846:	231c      	movs	r3, #28
 8001848:	e000      	b.n	800184c <get_position+0x164>
		break;
	default:
		return 0;
 800184a:	2300      	movs	r3, #0
	}
}
 800184c:	4618      	mov	r0, r3
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop

08001858 <MCAL_GPIO_Init>:
* @param [in] 		-pinconfig: configuration information for the specified pin
* @retval 			-none
* Note				-stm32f103c6 has GPIO (A--->> E)but the LQFP48 package has GPIO (A---->> D)
*/
void MCAL_GPIO_Init(GPIO_TypeDef *GPIOx , GPIO_Pinconfig_t *pinconfig )
{
 8001858:	b590      	push	{r4, r7, lr}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
	// GPIO->CRL configure pins 0-->>7
	// GPIO->CRH configure pins 8-->>15
	volatile uint32_t *configregister =NULL;
 8001862:	2300      	movs	r3, #0
 8001864:	60bb      	str	r3, [r7, #8]
	uint8_t pin_config=0;
 8001866:	2300      	movs	r3, #0
 8001868:	73fb      	strb	r3, [r7, #15]
	configregister = (pinconfig->pinNumber <GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH ;
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	2bff      	cmp	r3, #255	; 0xff
 8001870:	d801      	bhi.n	8001876 <MCAL_GPIO_Init+0x1e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	e001      	b.n	800187a <MCAL_GPIO_Init+0x22>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3304      	adds	r3, #4
 800187a:	60bb      	str	r3, [r7, #8]
	//clear MODEy[1:0] and CNFy[1:0]
	(*configregister) &=~(0XF<<get_position(pinconfig->pinNumber));
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	881b      	ldrh	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff ff31 	bl	80016e8 <get_position>
 8001886:	4603      	mov	r3, r0
 8001888:	461a      	mov	r2, r3
 800188a:	230f      	movs	r3, #15
 800188c:	4093      	lsls	r3, r2
 800188e:	43da      	mvns	r2, r3
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	401a      	ands	r2, r3
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	601a      	str	r2, [r3, #0]
	//if pin is output
	if(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD || pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP || pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD || pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	789b      	ldrb	r3, [r3, #2]
 800189e:	2b07      	cmp	r3, #7
 80018a0:	d00b      	beq.n	80018ba <MCAL_GPIO_Init+0x62>
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	789b      	ldrb	r3, [r3, #2]
 80018a6:	2b06      	cmp	r3, #6
 80018a8:	d007      	beq.n	80018ba <MCAL_GPIO_Init+0x62>
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	789b      	ldrb	r3, [r3, #2]
 80018ae:	2b05      	cmp	r3, #5
 80018b0:	d003      	beq.n	80018ba <MCAL_GPIO_Init+0x62>
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	789b      	ldrb	r3, [r3, #2]
 80018b6:	2b04      	cmp	r3, #4
 80018b8:	d10e      	bne.n	80018d8 <MCAL_GPIO_Init+0x80>
	{
		//set MODEy[1:0] and CNFy[1:0]
		pin_config = ((((pinconfig->GPIO_MODE - 4) <<2) | (pinconfig->GPIO_OUTPUT_Speed)) & 0x0f);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	789b      	ldrb	r3, [r3, #2]
 80018be:	3b04      	subs	r3, #4
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	b25a      	sxtb	r2, r3
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	78db      	ldrb	r3, [r3, #3]
 80018c8:	b25b      	sxtb	r3, r3
 80018ca:	4313      	orrs	r3, r2
 80018cc:	b25b      	sxtb	r3, r3
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	f003 030f 	and.w	r3, r3, #15
 80018d4:	73fb      	strb	r3, [r7, #15]
 80018d6:	e02c      	b.n	8001932 <MCAL_GPIO_Init+0xda>
	}
	//if pin is input
	else
	{
		if(pinconfig->GPIO_MODE == GPIO_MODE_INPUT_FLO || pinconfig->GPIO_MODE == GPIO_MODE_Analog)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	789b      	ldrb	r3, [r3, #2]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d003      	beq.n	80018e8 <MCAL_GPIO_Init+0x90>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	789b      	ldrb	r3, [r3, #2]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d107      	bne.n	80018f8 <MCAL_GPIO_Init+0xa0>
		{
			//set MODEy[1:0] and CNFy[1:0]
			pin_config = ((((pinconfig->GPIO_MODE) <<2)) &0x0f);
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	789b      	ldrb	r3, [r3, #2]
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	f003 030f 	and.w	r3, r3, #15
 80018f4:	73fb      	strb	r3, [r7, #15]
 80018f6:	e01c      	b.n	8001932 <MCAL_GPIO_Init+0xda>

		}
		else if(pinconfig->GPIO_MODE == GPIO_MODE_INPUT_AF)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	789b      	ldrb	r3, [r3, #2]
 80018fc:	2b08      	cmp	r3, #8
 80018fe:	d102      	bne.n	8001906 <MCAL_GPIO_Init+0xae>
		{
			//set MODEy[1:0] and CNFy[1:0]
			pin_config = ((((GPIO_MODE_INPUT_FLO) <<2)) &0x0f);
 8001900:	2304      	movs	r3, #4
 8001902:	73fb      	strb	r3, [r7, #15]
 8001904:	e015      	b.n	8001932 <MCAL_GPIO_Init+0xda>
		}
		else
		{
			//set MODEy[1:0] and CNFy[1:0]
			pin_config = ((((GPIO_MODE_INPUT_PU) <<2)) &0x0f);
 8001906:	2308      	movs	r3, #8
 8001908:	73fb      	strb	r3, [r7, #15]
			if(pinconfig->GPIO_MODE == GPIO_MODE_INPUT_PU)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	789b      	ldrb	r3, [r3, #2]
 800190e:	2b02      	cmp	r3, #2
 8001910:	d107      	bne.n	8001922 <MCAL_GPIO_Init+0xca>
			{
				//  port bit configuration table px_ODR =1
				GPIOx->ODR  |=pinconfig->pinNumber;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	683a      	ldr	r2, [r7, #0]
 8001918:	8812      	ldrh	r2, [r2, #0]
 800191a:	431a      	orrs	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	60da      	str	r2, [r3, #12]
 8001920:	e007      	b.n	8001932 <MCAL_GPIO_Init+0xda>
			}
			else
			{
				//  port bit configuration table px_ODR =0
				GPIOx->ODR  &=~(pinconfig->pinNumber);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	8812      	ldrh	r2, [r2, #0]
 800192a:	43d2      	mvns	r2, r2
 800192c:	401a      	ands	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	60da      	str	r2, [r3, #12]
			}
		}
	}
	(*configregister) |=(pin_config<<get_position(pinconfig->pinNumber));
 8001932:	7bfc      	ldrb	r4, [r7, #15]
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff fed5 	bl	80016e8 <get_position>
 800193e:	4603      	mov	r3, r0
 8001940:	fa04 f203 	lsl.w	r2, r4, r3
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	431a      	orrs	r2, r3
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	601a      	str	r2, [r3, #0]
}
 800194e:	bf00      	nop
 8001950:	3714      	adds	r7, #20
 8001952:	46bd      	mov	sp, r7
 8001954:	bd90      	pop	{r4, r7, pc}

08001956 <MCAL_GPIO_WritePin>:
* @param [in] 		-value: pin value
* @retval 			-none
* Note				-none
*/
void MCAL_GPIO_WritePin(GPIO_TypeDef *GPIOx ,uint16_t pinNumber ,uint8_t value)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
 800195e:	460b      	mov	r3, r1
 8001960:	807b      	strh	r3, [r7, #2]
 8001962:	4613      	mov	r3, r2
 8001964:	707b      	strb	r3, [r7, #1]
	if (value != GPIO_PIN_RESET)
 8001966:	787b      	ldrb	r3, [r7, #1]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d003      	beq.n	8001974 <MCAL_GPIO_WritePin+0x1e>
		 Bits 15:0 BSy: Port x Set bit y (y= 0 .. 15)
		These bits are write-only and can be accessed in Word mode only.
		0: No action on the corresponding ODRx bit
		1: Set the corresponding ODRx bit
		 */
		GPIOx->BSRR= (uint32_t) pinNumber;
 800196c:	887a      	ldrh	r2, [r7, #2]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	611a      	str	r2, [r3, #16]
		0: No action on the corresponding ODRx bit
		1: Reset the corresponding ODRx bit
		 */
		GPIOx->BRR= (uint32_t) pinNumber;
	}
}
 8001972:	e002      	b.n	800197a <MCAL_GPIO_WritePin+0x24>
		GPIOx->BRR= (uint32_t) pinNumber;
 8001974:	887a      	ldrh	r2, [r7, #2]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	615a      	str	r2, [r3, #20]
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr

08001984 <Slave_Status>:
* @param [in] 		-I2Cx:  specified I2Cx x=[ 1 : 2 ]
* @retval 			-none
* Note				-this function jump to call_interrupt in main .
*/
void Slave_Status(I2C_TypeDef* I2Cx , Slave_State state)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	460b      	mov	r3, r1
 800198e:	70fb      	strb	r3, [r7, #3]
	uint8_t index =  I2Cx == I2C1 ? 0 : 1 ;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	4a30      	ldr	r2, [pc, #192]	; (8001a54 <Slave_Status+0xd0>)
 8001994:	4293      	cmp	r3, r2
 8001996:	bf14      	ite	ne
 8001998:	2301      	movne	r3, #1
 800199a:	2300      	moveq	r3, #0
 800199c:	b2db      	uxtb	r3, r3
 800199e:	73fb      	strb	r3, [r7, #15]

	switch(state)
 80019a0:	78fb      	ldrb	r3, [r7, #3]
 80019a2:	2b03      	cmp	r3, #3
 80019a4:	d851      	bhi.n	8001a4a <Slave_Status+0xc6>
 80019a6:	a201      	add	r2, pc, #4	; (adr r2, 80019ac <Slave_Status+0x28>)
 80019a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ac:	080019bd 	.word	0x080019bd
 80019b0:	080019e1 	.word	0x080019e1
 80019b4:	080019f9 	.word	0x080019f9
 80019b8:	08001a1d 	.word	0x08001a1d
	{
	case I2C_EV_STOP :
		if(I2Cx->SR2 & (I2C_SR2_TRA))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	f003 0304 	and.w	r3, r3, #4
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d03b      	beq.n	8001a40 <Slave_Status+0xbc>
		{
			//Stop condition is detected on the bus by the slave after an acknowledge
			g_I2C_Config[index].P_IRQ_CALL(I2C_EV_STOP);
 80019c8:	7bfa      	ldrb	r2, [r7, #15]
 80019ca:	4923      	ldr	r1, [pc, #140]	; (8001a58 <Slave_Status+0xd4>)
 80019cc:	4613      	mov	r3, r2
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	1a9b      	subs	r3, r3, r2
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	440b      	add	r3, r1
 80019d6:	3318      	adds	r3, #24
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2000      	movs	r0, #0
 80019dc:	4798      	blx	r3
		}
		break;
 80019de:	e02f      	b.n	8001a40 <Slave_Status+0xbc>
	case I2C_EV_ADDR_Matched :
		//address matched with the OAR registers content or a general call
		g_I2C_Config[index].P_IRQ_CALL(I2C_EV_ADDR_Matched);
 80019e0:	7bfa      	ldrb	r2, [r7, #15]
 80019e2:	491d      	ldr	r1, [pc, #116]	; (8001a58 <Slave_Status+0xd4>)
 80019e4:	4613      	mov	r3, r2
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	1a9b      	subs	r3, r3, r2
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	440b      	add	r3, r1
 80019ee:	3318      	adds	r3, #24
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2001      	movs	r0, #1
 80019f4:	4798      	blx	r3
		break;
 80019f6:	e028      	b.n	8001a4a <Slave_Status+0xc6>
	case I2C_EV_DATA_REQ :
		if(I2Cx->SR2 & (I2C_SR2_TRA))
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	f003 0304 	and.w	r3, r3, #4
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d01f      	beq.n	8001a44 <Slave_Status+0xc0>
		{
			// the APP layer should send the data
			g_I2C_Config[index].P_IRQ_CALL(I2C_EV_DATA_REQ);
 8001a04:	7bfa      	ldrb	r2, [r7, #15]
 8001a06:	4914      	ldr	r1, [pc, #80]	; (8001a58 <Slave_Status+0xd4>)
 8001a08:	4613      	mov	r3, r2
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	1a9b      	subs	r3, r3, r2
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	440b      	add	r3, r1
 8001a12:	3318      	adds	r3, #24
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2002      	movs	r0, #2
 8001a18:	4798      	blx	r3
		}
		break;
 8001a1a:	e013      	b.n	8001a44 <Slave_Status+0xc0>
	case I2C_EV_DATA_RCV :
		// Make Sure the Slave is really in receiver mode
		if(!(I2Cx->SR2 & (I2C_SR2_TRA)))
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	f003 0304 	and.w	r3, r3, #4
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d10f      	bne.n	8001a48 <Slave_Status+0xc4>
		{
			// the APP layer should read the data
			g_I2C_Config[index].P_IRQ_CALL(I2C_EV_DATA_RCV);
 8001a28:	7bfa      	ldrb	r2, [r7, #15]
 8001a2a:	490b      	ldr	r1, [pc, #44]	; (8001a58 <Slave_Status+0xd4>)
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	00db      	lsls	r3, r3, #3
 8001a30:	1a9b      	subs	r3, r3, r2
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	440b      	add	r3, r1
 8001a36:	3318      	adds	r3, #24
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2003      	movs	r0, #3
 8001a3c:	4798      	blx	r3
		}
		break;
 8001a3e:	e003      	b.n	8001a48 <Slave_Status+0xc4>
		break;
 8001a40:	bf00      	nop
 8001a42:	e002      	b.n	8001a4a <Slave_Status+0xc6>
		break;
 8001a44:	bf00      	nop
 8001a46:	e000      	b.n	8001a4a <Slave_Status+0xc6>
		break;
 8001a48:	bf00      	nop
	}
}
 8001a4a:	bf00      	nop
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40005400 	.word	0x40005400
 8001a58:	20000088 	.word	0x20000088

08001a5c <I2C1_EV_IRQHandler>:
 *                      ISR Function Definitions
 *
 * ===============================================================
 */
void I2C1_EV_IRQHandler()
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
	volatile uint32_t Dummy_Read = 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	603b      	str	r3, [r7, #0]

	uint32_t Temp_1, Temp_2, Temp_3;

	Temp_3 = (I2C1->SR1 & (I2C_SR1_STOPF));		// Stop detection (slave mode)
 8001a66:	4b36      	ldr	r3, [pc, #216]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001a68:	695b      	ldr	r3, [r3, #20]
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	60fb      	str	r3, [r7, #12]
	Temp_1 = (I2C1->CR2 & (I2C_CR2_ITEVTEN));	// Event interrupt enable
 8001a70:	4b33      	ldr	r3, [pc, #204]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a78:	60bb      	str	r3, [r7, #8]
	Temp_2 = (I2C1->CR2 & (I2C_CR2_ITBUFEN));	// Buffer interrupt enable
 8001a7a:	4b31      	ldr	r3, [pc, #196]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a82:	607b      	str	r3, [r7, #4]
	//check Stop detection
	if(Temp_1 && Temp_3)
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00a      	beq.n	8001aa0 <I2C1_EV_IRQHandler+0x44>
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d007      	beq.n	8001aa0 <I2C1_EV_IRQHandler+0x44>
	{
		//Cleared by software reading the SR1 register followed by a write in the CR1 register, or by hardware when PE=0
		I2C1->CR1 |= 0x0000;
 8001a90:	4b2b      	ldr	r3, [pc, #172]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001a92:	4a2b      	ldr	r2, [pc, #172]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	6013      	str	r3, [r2, #0]
		Slave_Status(I2C1 , I2C_EV_STOP);
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4829      	ldr	r0, [pc, #164]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001a9c:	f7ff ff72 	bl	8001984 <Slave_Status>
	}
	// Check address matched.
	Temp_3 = (I2C1->SR1 & (I2C_SR1_ADDR));
 8001aa0:	4b27      	ldr	r3, [pc, #156]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001aa2:	695b      	ldr	r3, [r3, #20]
 8001aa4:	f003 0302 	and.w	r3, r3, #2
 8001aa8:	60fb      	str	r3, [r7, #12]
	if(Temp_1 && Temp_3)
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d012      	beq.n	8001ad6 <I2C1_EV_IRQHandler+0x7a>
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00f      	beq.n	8001ad6 <I2C1_EV_IRQHandler+0x7a>
	{
		// Note: In slave mode, it is recommended to perform the complete clearing sequence (READ SR1 then READ SR2) after ADDR is set. Refer to Figure 272
		// Check master mode or slave mode
		if(I2C1->SR2 & (I2C_SR2_MSL))
 8001ab6:	4b22      	ldr	r3, [pc, #136]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d109      	bne.n	8001ad6 <I2C1_EV_IRQHandler+0x7a>
			// Master mode
		}
		else
		{
			// Slave mode
			Dummy_Read  = I2C1->SR1 ;
 8001ac2:	4b1f      	ldr	r3, [pc, #124]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	603b      	str	r3, [r7, #0]
			Dummy_Read  = I2C1->SR2 ;
 8001ac8:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	603b      	str	r3, [r7, #0]
			Slave_Status(I2C1 , I2C_EV_ADDR_Matched) ;
 8001ace:	2101      	movs	r1, #1
 8001ad0:	481b      	ldr	r0, [pc, #108]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001ad2:	f7ff ff57 	bl	8001984 <Slave_Status>
		}
	}
	// Data register empty at slave_transmitter
	Temp_3 = (I2C1->SR1 & (I2C_SR1_TXE));
 8001ad6:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ade:	60fb      	str	r3, [r7, #12]
	if(Temp_1 && Temp_2 && Temp_3)
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d00f      	beq.n	8001b06 <I2C1_EV_IRQHandler+0xaa>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d00c      	beq.n	8001b06 <I2C1_EV_IRQHandler+0xaa>
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d009      	beq.n	8001b06 <I2C1_EV_IRQHandler+0xaa>
	{
		//Cleared by software writing to the DR register or by hardware after a start or a stop condition or when PE=0
		// Check master mode or slave mode
		if(I2C1->SR2 & (I2C_SR2_MSL))
 8001af2:	4b13      	ldr	r3, [pc, #76]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d103      	bne.n	8001b06 <I2C1_EV_IRQHandler+0xaa>
			// Master mode
		}
		else
		{
			// Slave mode
			Slave_Status(I2C1 , I2C_EV_DATA_REQ);
 8001afe:	2102      	movs	r1, #2
 8001b00:	480f      	ldr	r0, [pc, #60]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001b02:	f7ff ff3f 	bl	8001984 <Slave_Status>
		}
	}
	// Data register not empty at slave receive
	Temp_3 = (I2C1->SR1 & (I2C_SR1_RXNE));
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b0e:	60fb      	str	r3, [r7, #12]
	if(Temp_1 && Temp_2 && Temp_3)
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d00f      	beq.n	8001b36 <I2C1_EV_IRQHandler+0xda>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d00c      	beq.n	8001b36 <I2C1_EV_IRQHandler+0xda>
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d009      	beq.n	8001b36 <I2C1_EV_IRQHandler+0xda>
	{
		// Check master mode or slave mode
		if(I2C1->SR2 & (I2C_SR2_MSL))
 8001b22:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d103      	bne.n	8001b36 <I2C1_EV_IRQHandler+0xda>
			// Master mode
		}
		else
		{
			// Slave mode
			Slave_Status(I2C1 , I2C_EV_DATA_RCV);
 8001b2e:	2103      	movs	r1, #3
 8001b30:	4803      	ldr	r0, [pc, #12]	; (8001b40 <I2C1_EV_IRQHandler+0xe4>)
 8001b32:	f7ff ff27 	bl	8001984 <Slave_Status>
		}
	}
}
 8001b36:	bf00      	nop
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40005400 	.word	0x40005400

08001b44 <SPI1_IRQHandler>:
 *
 * ===============================================================
 */

void SPI1_IRQHandler ( void )
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
	struct S_IRQ_SRC IRQ_SRC ;
	IRQ_SRC.TXE   = ( ( SPI1->SR & 1<<1 ) >>1 )  ;
 8001b4a:	4b13      	ldr	r3, [pc, #76]	; (8001b98 <SPI1_IRQHandler+0x54>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	085b      	lsrs	r3, r3, #1
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	793b      	ldrb	r3, [r7, #4]
 8001b58:	f362 0300 	bfi	r3, r2, #0, #1
 8001b5c:	713b      	strb	r3, [r7, #4]
	IRQ_SRC.RXNE  = ( ( SPI1->SR & 1<<0 ) >>0 )  ;
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	; (8001b98 <SPI1_IRQHandler+0x54>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	793b      	ldrb	r3, [r7, #4]
 8001b6a:	f362 0341 	bfi	r3, r2, #1, #1
 8001b6e:	713b      	strb	r3, [r7, #4]
	IRQ_SRC.ERROR = ( ( SPI1->SR & 1<<4 ) >>4 )  ;
 8001b70:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <SPI1_IRQHandler+0x54>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	091b      	lsrs	r3, r3, #4
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	793b      	ldrb	r3, [r7, #4]
 8001b7e:	f362 0382 	bfi	r3, r2, #2, #1
 8001b82:	713b      	strb	r3, [r7, #4]

	g_SPI_Config[0]->P_IRQ_CALL ( IRQ_SRC ) ;
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <SPI1_IRQHandler+0x58>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	7938      	ldrb	r0, [r7, #4]
 8001b8c:	4798      	blx	r3
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40013000 	.word	0x40013000
 8001b9c:	200000c0 	.word	0x200000c0

08001ba0 <SPI2_IRQHandler>:

void SPI2_IRQHandler ( void )
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
	struct S_IRQ_SRC IRQ_SRC ;
	IRQ_SRC.TXE   = ( ( SPI2->SR & 1<<1 ) >>1 )  ;
 8001ba6:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <SPI2_IRQHandler+0x54>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	085b      	lsrs	r3, r3, #1
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	793b      	ldrb	r3, [r7, #4]
 8001bb4:	f362 0300 	bfi	r3, r2, #0, #1
 8001bb8:	713b      	strb	r3, [r7, #4]
	IRQ_SRC.RXNE  = ( ( SPI2->SR & 1<<0 ) >>0 )  ;
 8001bba:	4b0e      	ldr	r3, [pc, #56]	; (8001bf4 <SPI2_IRQHandler+0x54>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	b2da      	uxtb	r2, r3
 8001bc4:	793b      	ldrb	r3, [r7, #4]
 8001bc6:	f362 0341 	bfi	r3, r2, #1, #1
 8001bca:	713b      	strb	r3, [r7, #4]
	IRQ_SRC.ERROR = ( ( SPI2->SR & 1<<4 ) >>4 )  ;
 8001bcc:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <SPI2_IRQHandler+0x54>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	091b      	lsrs	r3, r3, #4
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	b2da      	uxtb	r2, r3
 8001bd8:	793b      	ldrb	r3, [r7, #4]
 8001bda:	f362 0382 	bfi	r3, r2, #2, #1
 8001bde:	713b      	strb	r3, [r7, #4]

	g_SPI_Config[1]->P_IRQ_CALL ( IRQ_SRC ) ;
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <SPI2_IRQHandler+0x58>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	7938      	ldrb	r0, [r7, #4]
 8001be8:	4798      	blx	r3
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40003800 	.word	0x40003800
 8001bf8:	200000c0 	.word	0x200000c0

08001bfc <MCAL_TIMx_Init>:
* @param [in] 		-Chan:  specified channel from 1 to 4
* @retval 			-none
* Note				-Support Fast PWM and Normal ( delay mode )
*/
void MCAL_TIMx_Init( TIMx_TypeDef* TIMx , TIMx_config_t* TIMx_Config , channel Chan )
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	4613      	mov	r3, r2
 8001c08:	71fb      	strb	r3, [r7, #7]
	GPIO_Pinconfig_t pinconfig ;
	// Enable counter and Disable update event
	TIMx->CR1=0b10000001;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2281      	movs	r2, #129	; 0x81
 8001c0e:	601a      	str	r2, [r3, #0]
	//set delay mode or PWM mode
	if(TIMx_Config->MODE != TIMx_MODE_Delay)
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	f000 80d3 	beq.w	8001dc0 <MCAL_TIMx_Init+0x1c4>
	{
		// set pin
		if(TIMx==TIM2)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c20:	d131      	bne.n	8001c86 <MCAL_TIMx_Init+0x8a>
		{
			RCC_TIM2_CLK_Enable();//clock enable
 8001c22:	4ba9      	ldr	r3, [pc, #676]	; (8001ec8 <MCAL_TIMx_Init+0x2cc>)
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	4aa8      	ldr	r2, [pc, #672]	; (8001ec8 <MCAL_TIMx_Init+0x2cc>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	61d3      	str	r3, [r2, #28]
			pinconfig.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP  ;
 8001c2e:	2306      	movs	r3, #6
 8001c30:	75bb      	strb	r3, [r7, #22]
			pinconfig.GPIO_OUTPUT_Speed = GPIO_speed_10M ;
 8001c32:	2301      	movs	r3, #1
 8001c34:	75fb      	strb	r3, [r7, #23]
			switch(Chan)
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	2b03      	cmp	r3, #3
 8001c3a:	d817      	bhi.n	8001c6c <MCAL_TIMx_Init+0x70>
 8001c3c:	a201      	add	r2, pc, #4	; (adr r2, 8001c44 <MCAL_TIMx_Init+0x48>)
 8001c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c42:	bf00      	nop
 8001c44:	08001c55 	.word	0x08001c55
 8001c48:	08001c5b 	.word	0x08001c5b
 8001c4c:	08001c61 	.word	0x08001c61
 8001c50:	08001c67 	.word	0x08001c67
			{
			case CH1 :
				{
					//set pin outpt
					pinconfig.pinNumber = GPIO_PIN_0 ;
 8001c54:	2301      	movs	r3, #1
 8001c56:	82bb      	strh	r3, [r7, #20]
					break;
 8001c58:	e008      	b.n	8001c6c <MCAL_TIMx_Init+0x70>
				}
			case CH2 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_1 ;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	82bb      	strh	r3, [r7, #20]
					break;
 8001c5e:	e005      	b.n	8001c6c <MCAL_TIMx_Init+0x70>
				}
			case CH3 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_2 ;
 8001c60:	2304      	movs	r3, #4
 8001c62:	82bb      	strh	r3, [r7, #20]
					break;
 8001c64:	e002      	b.n	8001c6c <MCAL_TIMx_Init+0x70>
				}
			case CH4 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_3 ;
 8001c66:	2308      	movs	r3, #8
 8001c68:	82bb      	strh	r3, [r7, #20]
					break;
 8001c6a:	bf00      	nop
				}
			}
			MCAL_GPIO_Init(GPIOA, &pinconfig) ;
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	4619      	mov	r1, r3
 8001c72:	4896      	ldr	r0, [pc, #600]	; (8001ecc <MCAL_TIMx_Init+0x2d0>)
 8001c74:	f7ff fdf0 	bl	8001858 <MCAL_GPIO_Init>
			//Disable interrupt
			 NVIC_IRQ28_TIM2_Disable();
 8001c78:	4b95      	ldr	r3, [pc, #596]	; (8001ed0 <MCAL_TIMx_Init+0x2d4>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a94      	ldr	r2, [pc, #592]	; (8001ed0 <MCAL_TIMx_Init+0x2d4>)
 8001c7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	e072      	b.n	8001d6c <MCAL_TIMx_Init+0x170>
		}
		else if(TIMx==TIM3)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4a92      	ldr	r2, [pc, #584]	; (8001ed4 <MCAL_TIMx_Init+0x2d8>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d13d      	bne.n	8001d0a <MCAL_TIMx_Init+0x10e>
		{
			pinconfig.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP  ;
 8001c8e:	2306      	movs	r3, #6
 8001c90:	75bb      	strb	r3, [r7, #22]
			pinconfig.GPIO_OUTPUT_Speed = GPIO_speed_10M ;
 8001c92:	2301      	movs	r3, #1
 8001c94:	75fb      	strb	r3, [r7, #23]
			switch(Chan)
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	2b03      	cmp	r3, #3
 8001c9a:	d82f      	bhi.n	8001cfc <MCAL_TIMx_Init+0x100>
 8001c9c:	a201      	add	r2, pc, #4	; (adr r2, 8001ca4 <MCAL_TIMx_Init+0xa8>)
 8001c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca2:	bf00      	nop
 8001ca4:	08001cb5 	.word	0x08001cb5
 8001ca8:	08001cc7 	.word	0x08001cc7
 8001cac:	08001cd9 	.word	0x08001cd9
 8001cb0:	08001ceb 	.word	0x08001ceb
			{
			case CH1 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_6 ;
 8001cb4:	2340      	movs	r3, #64	; 0x40
 8001cb6:	82bb      	strh	r3, [r7, #20]
					MCAL_GPIO_Init(GPIOA, &pinconfig) ;
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4883      	ldr	r0, [pc, #524]	; (8001ecc <MCAL_TIMx_Init+0x2d0>)
 8001cc0:	f7ff fdca 	bl	8001858 <MCAL_GPIO_Init>
					break;
 8001cc4:	e01a      	b.n	8001cfc <MCAL_TIMx_Init+0x100>
				}
			case CH2 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_7 ;
 8001cc6:	2380      	movs	r3, #128	; 0x80
 8001cc8:	82bb      	strh	r3, [r7, #20]
					MCAL_GPIO_Init(GPIOA, &pinconfig) ;
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	4619      	mov	r1, r3
 8001cd0:	487e      	ldr	r0, [pc, #504]	; (8001ecc <MCAL_TIMx_Init+0x2d0>)
 8001cd2:	f7ff fdc1 	bl	8001858 <MCAL_GPIO_Init>
					break;
 8001cd6:	e011      	b.n	8001cfc <MCAL_TIMx_Init+0x100>
				}
			case CH3 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_0 ;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	82bb      	strh	r3, [r7, #20]
					MCAL_GPIO_Init(GPIOB, &pinconfig) ;
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	487d      	ldr	r0, [pc, #500]	; (8001ed8 <MCAL_TIMx_Init+0x2dc>)
 8001ce4:	f7ff fdb8 	bl	8001858 <MCAL_GPIO_Init>
					break;
 8001ce8:	e008      	b.n	8001cfc <MCAL_TIMx_Init+0x100>
				}
			case CH4 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_1 ;
 8001cea:	2302      	movs	r3, #2
 8001cec:	82bb      	strh	r3, [r7, #20]
					MCAL_GPIO_Init(GPIOB, &pinconfig) ;
 8001cee:	f107 0314 	add.w	r3, r7, #20
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4878      	ldr	r0, [pc, #480]	; (8001ed8 <MCAL_TIMx_Init+0x2dc>)
 8001cf6:	f7ff fdaf 	bl	8001858 <MCAL_GPIO_Init>
					break;
 8001cfa:	bf00      	nop
				}
			}
			//Disable interrupt
			 NVIC_IRQ28_TIM2_Disable();
 8001cfc:	4b74      	ldr	r3, [pc, #464]	; (8001ed0 <MCAL_TIMx_Init+0x2d4>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a73      	ldr	r2, [pc, #460]	; (8001ed0 <MCAL_TIMx_Init+0x2d4>)
 8001d02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d06:	6013      	str	r3, [r2, #0]
 8001d08:	e030      	b.n	8001d6c <MCAL_TIMx_Init+0x170>
		}
		else if(TIMx==TIM4)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	4a73      	ldr	r2, [pc, #460]	; (8001edc <MCAL_TIMx_Init+0x2e0>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d12c      	bne.n	8001d6c <MCAL_TIMx_Init+0x170>
		{
			pinconfig.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP  ;
 8001d12:	2306      	movs	r3, #6
 8001d14:	75bb      	strb	r3, [r7, #22]
			pinconfig.GPIO_OUTPUT_Speed = GPIO_speed_10M ;
 8001d16:	2301      	movs	r3, #1
 8001d18:	75fb      	strb	r3, [r7, #23]
			switch(Chan)
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	2b03      	cmp	r3, #3
 8001d1e:	d819      	bhi.n	8001d54 <MCAL_TIMx_Init+0x158>
 8001d20:	a201      	add	r2, pc, #4	; (adr r2, 8001d28 <MCAL_TIMx_Init+0x12c>)
 8001d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d26:	bf00      	nop
 8001d28:	08001d39 	.word	0x08001d39
 8001d2c:	08001d3f 	.word	0x08001d3f
 8001d30:	08001d45 	.word	0x08001d45
 8001d34:	08001d4d 	.word	0x08001d4d
			{
			case CH1 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_6 ;
 8001d38:	2340      	movs	r3, #64	; 0x40
 8001d3a:	82bb      	strh	r3, [r7, #20]
					break;
 8001d3c:	e00a      	b.n	8001d54 <MCAL_TIMx_Init+0x158>
				}
			case CH2 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_7 ;
 8001d3e:	2380      	movs	r3, #128	; 0x80
 8001d40:	82bb      	strh	r3, [r7, #20]
					break;
 8001d42:	e007      	b.n	8001d54 <MCAL_TIMx_Init+0x158>
				}
			case CH3 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_8 ;
 8001d44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d48:	82bb      	strh	r3, [r7, #20]
					break;
 8001d4a:	e003      	b.n	8001d54 <MCAL_TIMx_Init+0x158>
				}
			case CH4 :
				{
					//set pin output
					pinconfig.pinNumber = GPIO_PIN_9 ;
 8001d4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d50:	82bb      	strh	r3, [r7, #20]

					break;
 8001d52:	bf00      	nop
				}
			}
			MCAL_GPIO_Init(GPIOB, &pinconfig) ;
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	4619      	mov	r1, r3
 8001d5a:	485f      	ldr	r0, [pc, #380]	; (8001ed8 <MCAL_TIMx_Init+0x2dc>)
 8001d5c:	f7ff fd7c 	bl	8001858 <MCAL_GPIO_Init>
			//Disable interrupt
			 NVIC_IRQ30_TIM4_Disable();
 8001d60:	4b5b      	ldr	r3, [pc, #364]	; (8001ed0 <MCAL_TIMx_Init+0x2d4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a5a      	ldr	r2, [pc, #360]	; (8001ed0 <MCAL_TIMx_Init+0x2d4>)
 8001d66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001d6a:	6013      	str	r3, [r2, #0]
		}
		// set PWM mode 1 or PWM mode 2 and Output compare  preload enable
		switch(Chan)
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	2b03      	cmp	r3, #3
 8001d70:	d850      	bhi.n	8001e14 <MCAL_TIMx_Init+0x218>
 8001d72:	a201      	add	r2, pc, #4	; (adr r2, 8001d78 <MCAL_TIMx_Init+0x17c>)
 8001d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d78:	08001d89 	.word	0x08001d89
 8001d7c:	08001d97 	.word	0x08001d97
 8001d80:	08001da5 	.word	0x08001da5
 8001d84:	08001db3 	.word	0x08001db3
		{
		case CH1 :
			{
				TIMx->CCMR1 |=15<<3;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	f043 0278 	orr.w	r2, r3, #120	; 0x78
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	619a      	str	r2, [r3, #24]
				break;
 8001d94:	e03e      	b.n	8001e14 <MCAL_TIMx_Init+0x218>
			}
		case CH2 :
			{
				TIMx->CCMR1 |=15<<11;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	f443 42f0 	orr.w	r2, r3, #30720	; 0x7800
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	619a      	str	r2, [r3, #24]
				break;
 8001da2:	e037      	b.n	8001e14 <MCAL_TIMx_Init+0x218>
			}
		case CH3 :
			{
				TIMx->CCMR2 |=15<<3;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	69db      	ldr	r3, [r3, #28]
 8001da8:	f043 0278 	orr.w	r2, r3, #120	; 0x78
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	61da      	str	r2, [r3, #28]
				break;
 8001db0:	e030      	b.n	8001e14 <MCAL_TIMx_Init+0x218>
			}
		case CH4 :
			{
				TIMx->CCMR2 |=15<<11;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	f443 42f0 	orr.w	r2, r3, #30720	; 0x7800
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	61da      	str	r2, [r3, #28]
				break;
 8001dbe:	e029      	b.n	8001e14 <MCAL_TIMx_Init+0x218>
		}
	}
	else
	{
		//delay mode
		switch(Chan)
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	2b03      	cmp	r3, #3
 8001dc4:	d826      	bhi.n	8001e14 <MCAL_TIMx_Init+0x218>
 8001dc6:	a201      	add	r2, pc, #4	; (adr r2, 8001dcc <MCAL_TIMx_Init+0x1d0>)
 8001dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dcc:	08001ddd 	.word	0x08001ddd
 8001dd0:	08001deb 	.word	0x08001deb
 8001dd4:	08001df9 	.word	0x08001df9
 8001dd8:	08001e07 	.word	0x08001e07
		{
		case CH1 :
			{
				TIMx->CCMR1 &=~(15<<3);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	f023 0278 	bic.w	r2, r3, #120	; 0x78
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	619a      	str	r2, [r3, #24]
				break;
 8001de8:	e014      	b.n	8001e14 <MCAL_TIMx_Init+0x218>
			}
		case CH2 :
			{
				TIMx->CCMR1 &=~(15<<11);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	699b      	ldr	r3, [r3, #24]
 8001dee:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	619a      	str	r2, [r3, #24]
				break;
 8001df6:	e00d      	b.n	8001e14 <MCAL_TIMx_Init+0x218>
			}
		case CH3 :
			{
				TIMx->CCMR2 &=~(15<<3);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	69db      	ldr	r3, [r3, #28]
 8001dfc:	f023 0278 	bic.w	r2, r3, #120	; 0x78
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	61da      	str	r2, [r3, #28]
				break;
 8001e04:	e006      	b.n	8001e14 <MCAL_TIMx_Init+0x218>
			}
		case CH4 :
			{
				TIMx->CCMR2  &=~(15<<11);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	61da      	str	r2, [r3, #28]
				break;
 8001e12:	bf00      	nop
			}
		}
	}
	//output polarity and  output enable
	switch(Chan)
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	2b03      	cmp	r3, #3
 8001e18:	d846      	bhi.n	8001ea8 <MCAL_TIMx_Init+0x2ac>
 8001e1a:	a201      	add	r2, pc, #4	; (adr r2, 8001e20 <MCAL_TIMx_Init+0x224>)
 8001e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e20:	08001e31 	.word	0x08001e31
 8001e24:	08001e4f 	.word	0x08001e4f
 8001e28:	08001e6d 	.word	0x08001e6d
 8001e2c:	08001e8b 	.word	0x08001e8b
	{
	case CH1 :
		{
			TIMx->CCER|=1<<0;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	f043 0201 	orr.w	r2, r3, #1
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	621a      	str	r2, [r3, #32]
			//set  Compare value
			MCAL_TIMx_Set_Compare_Value(TIMx,TIMx_Config->CompareValue,CH1);
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	2200      	movs	r2, #0
 8001e44:	4619      	mov	r1, r3
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	f000 f8b4 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
			break;
 8001e4c:	e02c      	b.n	8001ea8 <MCAL_TIMx_Init+0x2ac>
		}
	case CH2 :
		{
			TIMx->CCER|=3<<4;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6a1b      	ldr	r3, [r3, #32]
 8001e52:	f043 0230 	orr.w	r2, r3, #48	; 0x30
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	621a      	str	r2, [r3, #32]
			//set  Compare value
			MCAL_TIMx_Set_Compare_Value(TIMx,TIMx_Config->CompareValue,CH2);
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	2201      	movs	r2, #1
 8001e62:	4619      	mov	r1, r3
 8001e64:	68f8      	ldr	r0, [r7, #12]
 8001e66:	f000 f8a5 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
			break;
 8001e6a:	e01d      	b.n	8001ea8 <MCAL_TIMx_Init+0x2ac>
		}
	case CH3 :
		{
			TIMx->CCER|=1<<8;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	621a      	str	r2, [r3, #32]
			//set  Compare value
			MCAL_TIMx_Set_Compare_Value(TIMx,TIMx_Config->CompareValue,CH3);
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	2202      	movs	r2, #2
 8001e80:	4619      	mov	r1, r3
 8001e82:	68f8      	ldr	r0, [r7, #12]
 8001e84:	f000 f896 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
			break;
 8001e88:	e00e      	b.n	8001ea8 <MCAL_TIMx_Init+0x2ac>
		}
	case CH4 :
		{
			TIMx->CCER|=1<<12;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	621a      	str	r2, [r3, #32]
			//set  Compare value
			MCAL_TIMx_Set_Compare_Value(TIMx,TIMx_Config->CompareValue,CH4);
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	2203      	movs	r2, #3
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	68f8      	ldr	r0, [r7, #12]
 8001ea2:	f000 f887 	bl	8001fb4 <MCAL_TIMx_Set_Compare_Value>
			break;
 8001ea6:	bf00      	nop
		}
	}
	// set Prescalers
	TIMx->PSC = TIMx_Config->Prescalers;
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	889b      	ldrh	r3, [r3, #4]
 8001eac:	461a      	mov	r2, r3
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	629a      	str	r2, [r3, #40]	; 0x28
	//set top value 
	MCAL_TIMx_Set_TOP_Value(TIMx ,TIMx_Config->TopValue);
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	4619      	mov	r1, r3
 8001eba:	68f8      	ldr	r0, [r7, #12]
 8001ebc:	f000 f8ae 	bl	800201c <MCAL_TIMx_Set_TOP_Value>
}
 8001ec0:	bf00      	nop
 8001ec2:	3718      	adds	r7, #24
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40010800 	.word	0x40010800
 8001ed0:	e000e180 	.word	0xe000e180
 8001ed4:	40000400 	.word	0x40000400
 8001ed8:	40010c00 	.word	0x40010c00
 8001edc:	40000800 	.word	0x40000800

08001ee0 <MCAL_TIM4_CAP_Init>:



void MCAL_TIM4_CAP_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
	//set pin capture input channel 1
	GPIO_Pinconfig_t pinconfig ;
	pinconfig.GPIO_MODE=GPIO_MODE_INPUT_FLO;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	71bb      	strb	r3, [r7, #6]
	pinconfig.pinNumber=GPIO_PIN_6;
 8001eea:	2340      	movs	r3, #64	; 0x40
 8001eec:	80bb      	strh	r3, [r7, #4]
	MCAL_GPIO_Init(GPIOB, &pinconfig);
 8001eee:	1d3b      	adds	r3, r7, #4
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	480b      	ldr	r0, [pc, #44]	; (8001f20 <MCAL_TIM4_CAP_Init+0x40>)
 8001ef4:	f7ff fcb0 	bl	8001858 <MCAL_GPIO_Init>
	//set Prescalers 7+1=8 TIM4 Clock=8mhz/8=1mh
	TIM4->PSC=7;
 8001ef8:	4b0a      	ldr	r3, [pc, #40]	; (8001f24 <MCAL_TIM4_CAP_Init+0x44>)
 8001efa:	2207      	movs	r2, #7
 8001efc:	629a      	str	r2, [r3, #40]	; 0x28
	//set top value
	TIM4->ARR=0XFFFF;
 8001efe:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <MCAL_TIM4_CAP_Init+0x44>)
 8001f00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f04:	62da      	str	r2, [r3, #44]	; 0x2c
	//CC1 channel is configured as input, IC1 is mapped on TI1
	TIM4->CCMR1 =0x31;
 8001f06:	4b07      	ldr	r3, [pc, #28]	; (8001f24 <MCAL_TIM4_CAP_Init+0x44>)
 8001f08:	2231      	movs	r2, #49	; 0x31
 8001f0a:	619a      	str	r2, [r3, #24]
	// Enable capture on CC1
	TIM4->CCER |= (1<<0);
 8001f0c:	4b05      	ldr	r3, [pc, #20]	; (8001f24 <MCAL_TIM4_CAP_Init+0x44>)
 8001f0e:	6a1b      	ldr	r3, [r3, #32]
 8001f10:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <MCAL_TIM4_CAP_Init+0x44>)
 8001f12:	f043 0301 	orr.w	r3, r3, #1
 8001f16:	6213      	str	r3, [r2, #32]
}
 8001f18:	bf00      	nop
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40010c00 	.word	0x40010c00
 8001f24:	40000800 	.word	0x40000800

08001f28 <MCAL_TIM4_CAP_Get_High>:


float MCAL_TIM4_CAP_Get_High(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
	// enable counter
	TIM4->CR1=1;
 8001f2c:	4b20      	ldr	r3, [pc, #128]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	601a      	str	r2, [r3, #0]
	//Set CAP at raising edge
	TIM4->CCER &=~(1<<1);
 8001f32:	4b1f      	ldr	r3, [pc, #124]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f34:	6a1b      	ldr	r3, [r3, #32]
 8001f36:	4a1e      	ldr	r2, [pc, #120]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f38:	f023 0302 	bic.w	r3, r3, #2
 8001f3c:	6213      	str	r3, [r2, #32]
	//wait until raising edge
	while(!(TIM4->SR &(1<<1)));
 8001f3e:	bf00      	nop
 8001f40:	4b1b      	ldr	r3, [pc, #108]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0f9      	beq.n	8001f40 <MCAL_TIM4_CAP_Get_High+0x18>
	TIM4->SR=0;
 8001f4c:	4b18      	ldr	r3, [pc, #96]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	611a      	str	r2, [r3, #16]
	//reset counter
	TIM4->CNT=0;
 8001f52:	4b17      	ldr	r3, [pc, #92]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	625a      	str	r2, [r3, #36]	; 0x24
	//Set CAP at falling edge
	TIM4->CCER |=1<<1;
 8001f58:	4b15      	ldr	r3, [pc, #84]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f5a:	6a1b      	ldr	r3, [r3, #32]
 8001f5c:	4a14      	ldr	r2, [pc, #80]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f5e:	f043 0302 	orr.w	r3, r3, #2
 8001f62:	6213      	str	r3, [r2, #32]
	//wait until falling edge
	while(!(TIM4->SR &(1<<1)));
 8001f64:	bf00      	nop
 8001f66:	4b12      	ldr	r3, [pc, #72]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f9      	beq.n	8001f66 <MCAL_TIM4_CAP_Get_High+0x3e>
	TIM4->SR=0;
 8001f72:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
	// disable counter
	TIM4->CR1=0;
 8001f78:	4b0d      	ldr	r3, [pc, #52]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
	return ((1.0/1000000)*TIM4->CCR1);
 8001f7e:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <MCAL_TIM4_CAP_Get_High+0x88>)
 8001f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe fa36 	bl	80003f4 <__aeabi_ui2d>
 8001f88:	a307      	add	r3, pc, #28	; (adr r3, 8001fa8 <MCAL_TIM4_CAP_Get_High+0x80>)
 8001f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8e:	f7fe faab 	bl	80004e8 <__aeabi_dmul>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	4610      	mov	r0, r2
 8001f98:	4619      	mov	r1, r3
 8001f9a:	f7fe fcb7 	bl	800090c <__aeabi_d2f>
 8001f9e:	4603      	mov	r3, r0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	f3af 8000 	nop.w
 8001fa8:	a0b5ed8d 	.word	0xa0b5ed8d
 8001fac:	3eb0c6f7 	.word	0x3eb0c6f7
 8001fb0:	40000800 	.word	0x40000800

08001fb4 <MCAL_TIMx_Set_Compare_Value>:
* @param [in] 		-Chan: Chose channel 1,2,3 or 4 (TIMx contains 4 channel)
* @retval 			-none
* Note				-none
*/
void MCAL_TIMx_Set_Compare_Value( TIMx_TypeDef* TIMx  , uint16_t Compare_Value , channel Chan )
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	807b      	strh	r3, [r7, #2]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	707b      	strb	r3, [r7, #1]

	switch(Chan)
 8001fc4:	787b      	ldrb	r3, [r7, #1]
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d81a      	bhi.n	8002000 <MCAL_TIMx_Set_Compare_Value+0x4c>
 8001fca:	a201      	add	r2, pc, #4	; (adr r2, 8001fd0 <MCAL_TIMx_Set_Compare_Value+0x1c>)
 8001fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd0:	08001fe1 	.word	0x08001fe1
 8001fd4:	08001fe9 	.word	0x08001fe9
 8001fd8:	08001ff1 	.word	0x08001ff1
 8001fdc:	08001ff9 	.word	0x08001ff9
	{
	case CH1 :
		{
			TIMx->CCR1 = Compare_Value;
 8001fe0:	887a      	ldrh	r2, [r7, #2]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	635a      	str	r2, [r3, #52]	; 0x34
			break;
 8001fe6:	e00b      	b.n	8002000 <MCAL_TIMx_Set_Compare_Value+0x4c>
		}
	case CH2 :
		{
			TIMx->CCR2 = Compare_Value;
 8001fe8:	887a      	ldrh	r2, [r7, #2]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 8001fee:	e007      	b.n	8002000 <MCAL_TIMx_Set_Compare_Value+0x4c>
		}
	case CH3 :
		{
			TIMx->CCR3 = Compare_Value;
 8001ff0:	887a      	ldrh	r2, [r7, #2]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8001ff6:	e003      	b.n	8002000 <MCAL_TIMx_Set_Compare_Value+0x4c>
		}
	case CH4 :
		{
			TIMx->CCR4 = Compare_Value;
 8001ff8:	887a      	ldrh	r2, [r7, #2]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 8001ffe:	bf00      	nop
		}
	}
	TIM3->EGR |=1<<0;
 8002000:	4b05      	ldr	r3, [pc, #20]	; (8002018 <MCAL_TIMx_Set_Compare_Value+0x64>)
 8002002:	695b      	ldr	r3, [r3, #20]
 8002004:	4a04      	ldr	r2, [pc, #16]	; (8002018 <MCAL_TIMx_Set_Compare_Value+0x64>)
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	6153      	str	r3, [r2, #20]
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	40000400 	.word	0x40000400

0800201c <MCAL_TIMx_Set_TOP_Value>:
* @param [in] 		-TIMx:  specified TIMx x=[ 2 : 3 ]
* @retval 			-none
* Note				-none
*/
void MCAL_TIMx_Set_TOP_Value( TIMx_TypeDef* TIMx  , uint16_t TOP_Value )
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	460b      	mov	r3, r1
 8002026:	807b      	strh	r3, [r7, #2]
	TIMx->ARR=TOP_Value;
 8002028:	887a      	ldrh	r2, [r7, #2]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr

08002038 <MCAL_TIMx_DeInit>:
* @param [in] 		-TIMx:  specified TIMx x=[ 2 : 3 ]
* @retval 			-none
* Note				-none
*/
void MCAL_TIMx_DeInit( TIMx_TypeDef* TIMx )
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
	TIMx->ARR=0;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	62da      	str	r2, [r3, #44]	; 0x2c
	TIMx->CR1=0;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
	...

08002058 <USART1_IRQHandler>:
 *                      ISR Function Definitions
 *
 * ===============================================================
 */
void USART1_IRQHandler (void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
	g_USART_Config[0]->P_IRQ_CALL() ;
 800205c:	4b02      	ldr	r3, [pc, #8]	; (8002068 <USART1_IRQHandler+0x10>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	4798      	blx	r3
}
 8002064:	bf00      	nop
 8002066:	bd80      	pop	{r7, pc}
 8002068:	200000c8 	.word	0x200000c8

0800206c <USART2_IRQHandler>:

void USART2_IRQHandler (void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
	g_USART_Config[1]->P_IRQ_CALL() ;
 8002070:	4b02      	ldr	r3, [pc, #8]	; (800207c <USART2_IRQHandler+0x10>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	4798      	blx	r3
}
 8002078:	bf00      	nop
 800207a:	bd80      	pop	{r7, pc}
 800207c:	200000c8 	.word	0x200000c8

08002080 <USART3_IRQHandler>:

void USART3_IRQHandler (void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
	g_USART_Config[2]->P_IRQ_CALL() ;
 8002084:	4b02      	ldr	r3, [pc, #8]	; (8002090 <USART3_IRQHandler+0x10>)
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	4798      	blx	r3
}
 800208c:	bf00      	nop
 800208e:	bd80      	pop	{r7, pc}
 8002090:	200000c8 	.word	0x200000c8

08002094 <__libc_init_array>:
 8002094:	b570      	push	{r4, r5, r6, lr}
 8002096:	2600      	movs	r6, #0
 8002098:	4d0c      	ldr	r5, [pc, #48]	; (80020cc <__libc_init_array+0x38>)
 800209a:	4c0d      	ldr	r4, [pc, #52]	; (80020d0 <__libc_init_array+0x3c>)
 800209c:	1b64      	subs	r4, r4, r5
 800209e:	10a4      	asrs	r4, r4, #2
 80020a0:	42a6      	cmp	r6, r4
 80020a2:	d109      	bne.n	80020b8 <__libc_init_array+0x24>
 80020a4:	f000 f81a 	bl	80020dc <_init>
 80020a8:	2600      	movs	r6, #0
 80020aa:	4d0a      	ldr	r5, [pc, #40]	; (80020d4 <__libc_init_array+0x40>)
 80020ac:	4c0a      	ldr	r4, [pc, #40]	; (80020d8 <__libc_init_array+0x44>)
 80020ae:	1b64      	subs	r4, r4, r5
 80020b0:	10a4      	asrs	r4, r4, #2
 80020b2:	42a6      	cmp	r6, r4
 80020b4:	d105      	bne.n	80020c2 <__libc_init_array+0x2e>
 80020b6:	bd70      	pop	{r4, r5, r6, pc}
 80020b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80020bc:	4798      	blx	r3
 80020be:	3601      	adds	r6, #1
 80020c0:	e7ee      	b.n	80020a0 <__libc_init_array+0xc>
 80020c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80020c6:	4798      	blx	r3
 80020c8:	3601      	adds	r6, #1
 80020ca:	e7f2      	b.n	80020b2 <__libc_init_array+0x1e>
 80020cc:	080020f4 	.word	0x080020f4
 80020d0:	080020f4 	.word	0x080020f4
 80020d4:	080020f4 	.word	0x080020f4
 80020d8:	080020f8 	.word	0x080020f8

080020dc <_init>:
 80020dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020de:	bf00      	nop
 80020e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020e2:	bc08      	pop	{r3}
 80020e4:	469e      	mov	lr, r3
 80020e6:	4770      	bx	lr

080020e8 <_fini>:
 80020e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ea:	bf00      	nop
 80020ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020ee:	bc08      	pop	{r3}
 80020f0:	469e      	mov	lr, r3
 80020f2:	4770      	bx	lr
