## generator 256BIT FIFO
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name FIFO_DDR_IP_BRG
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {256} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {256} CONFIG.Output_Depth {64} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {7} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {63} CONFIG.Full_Threshold_Negate_Value {62} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips FIFO_DDR_IP_BRG]

## generator 512BIT FIFO
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name FIFO_DDR_IP_BRG_512
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {512} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {512} CONFIG.Output_Depth {64} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {7} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {63} CONFIG.Full_Threshold_Negate_Value {62} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips FIFO_DDR_IP_BRG_512]

## generate vmda fifo 512
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name vdma_stream_fifo_512
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {512} CONFIG.Input_Depth {512} CONFIG.Almost_Full_Flag {true} CONFIG.Almost_Empty_Flag {true} CONFIG.Use_Extra_Logic {true} CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count {true} CONFIG.Output_Data_Width {512} CONFIG.Output_Depth {512} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {10} CONFIG.Read_Data_Count_Width {10} CONFIG.Full_Threshold_Assert_Value {511} CONFIG.Full_Threshold_Negate_Value {510} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips vdma_stream_fifo_512]

## generate vmda fifo 256
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name vdma_stream_fifo
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {512} CONFIG.Input_Depth {512} CONFIG.Almost_Full_Flag {true} CONFIG.Almost_Empty_Flag {true} CONFIG.Use_Extra_Logic {true} CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count {true} CONFIG.Output_Data_Width {512} CONFIG.Output_Depth {512} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {10} CONFIG.Read_Data_Count_Width {10} CONFIG.Full_Threshold_Assert_Value {511} CONFIG.Full_Threshold_Negate_Value {510} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips vdma_stream_fifo]

## AXI4 INFCNT 512
create_ip -name axi_interconnect -vendor xilinx.com -library ip -version 1.7 -module_name AXI4_INFCNT_512
set_property -dict [list CONFIG.NUM_SLAVE_PORTS {8} CONFIG.AXI_ADDR_WIDTH {28} CONFIG.INTERCONNECT_DATA_WIDTH {512} CONFIG.S00_AXI_DATA_WIDTH {512} CONFIG.S01_AXI_DATA_WIDTH {512} CONFIG.S02_AXI_DATA_WIDTH {512} CONFIG.S03_AXI_DATA_WIDTH {512} CONFIG.S04_AXI_DATA_WIDTH {512} CONFIG.S05_AXI_DATA_WIDTH {512} CONFIG.S06_AXI_DATA_WIDTH {512} CONFIG.S07_AXI_DATA_WIDTH {512} CONFIG.M00_AXI_DATA_WIDTH {512}] [get_ips AXI4_INFCNT_512]

## AXI4 INFCNT 256
create_ip -name axi_interconnect -vendor xilinx.com -library ip -version 1.7 -module_name AXI4_INFCNT
set_property -dict [list CONFIG.NUM_SLAVE_PORTS {8} CONFIG.AXI_ADDR_WIDTH {27} CONFIG.INTERCONNECT_DATA_WIDTH {256} CONFIG.S00_AXI_DATA_WIDTH {256} CONFIG.S01_AXI_DATA_WIDTH {256} CONFIG.S02_AXI_DATA_WIDTH {256} CONFIG.S03_AXI_DATA_WIDTH {256} CONFIG.S04_AXI_DATA_WIDTH {256} CONFIG.S05_AXI_DATA_WIDTH {256} CONFIG.S06_AXI_DATA_WIDTH {256} CONFIG.S07_AXI_DATA_WIDTH {256} CONFIG.M00_AXI_DATA_WIDTH {256}] [get_ips AXI4_INFCNT]
