Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEthernet
/coregen/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'zynq_gige' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'zynq_gige'...
WARNING:sim - A core named 'zynq_gige' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'zynq_gige'...
Delivering associated files for 'zynq_gige'...
Delivering EJava files for 'zynq_gige'...
Generating implementation netlist for 'zynq_gige'...
INFO:sim - Pre-processing HDL files for 'zynq_gige'...
WARNING:sim - BlackBox generator run option '-iobuf' found multiple times. Only
   the first occurence is considered.
WARNING:sim - BlackBox generator run option '-p' found multiple times. Only the
   first occurence is considered.
Running synthesis for 'zynq_gige'
Running ngcbuild...
Writing VHO instantiation template for 'zynq_gige'...
Writing VHDL structural simulation model for 'zynq_gige'...
WARNING:sim - Overwriting existing file
   /afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEther
   net/coregen/tmp/_cg/zynq_gige/doc/pg047-gig-eth-pcs-pma.pdf with file from
   view xilinx_documentation
Delivered 2 files into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEthernet
/coregen/tmp/_cg/zynq_gige
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: zynq_gige.xco
XMDF file found: zynq_gige_xmdf.tcl
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEthernet
/coregen/tmp/_cg/zynq_gige.asy -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEthernet
/coregen/tmp/_cg/zynq_gige.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEtherne
t/coregen/tmp/_cg/zynq_gige.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEtherne
t/coregen/tmp/_cg/zynq_gige.ngc" device information matches project device.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEthernet
/coregen/tmp/_cg/zynq_gige.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEthe
   rnet/coregen/tmp/_cg/zynq_gige.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqEthernet
/coregen/tmp/_cg/zynq_gige.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/zynq_gige"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
