<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jul 30 12:41:40 2018" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k70t" NAME="GCD_block_design" PACKAGE="fbv676" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="click_element_0" PORT="rst"/>
        <CONNECTION INSTANCE="merge_0" PORT="rst"/>
        <CONNECTION INSTANCE="click_element_1" PORT="rst"/>
        <CONNECTION INSTANCE="Mux_0" PORT="reset"/>
        <CONNECTION INSTANCE="fork_stage_0" PORT="rst"/>
        <CONNECTION INSTANCE="demux_1" PORT="reset"/>
        <CONNECTION INSTANCE="sel_a_larger_b_0" PORT="reset"/>
        <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="reset"/>
        <CONNECTION INSTANCE="demux_0" PORT="reset"/>
        <CONNECTION INSTANCE="fork_stage_1" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="go" SIGIS="undef" SIGNAME="External_Ports_go">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gate_0" PORT="go"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="RESULT" RIGHT="0" SIGIS="undef" SIGNAME="demux_0_b_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="demux_0" PORT="b_data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="AB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_AB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="click_element_0" PORT="data_in"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/Mux_0" HWVERSION="1.0" INSTANCE="Mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux" VLNV="xilinx.com:click_components:Mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="PHASE_INIT_A" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="PHASE_INIT_B" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_Mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_req_in" SIGIS="undef" SIGNAME="Mux_0_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_0" PORT="req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_data_in" RIGHT="0" SIGIS="undef" SIGNAME="click_element_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_ack_out" SIGIS="undef" SIGNAME="Mux_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_0" PORT="ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_req_in" SIGIS="undef" SIGNAME="Mux_0_b_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="merge_0" PORT="c_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="b_data_in" RIGHT="0" SIGIS="undef" SIGNAME="merge_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="merge_0" PORT="c_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b_ack_out" SIGIS="undef" SIGNAME="Mux_0_b_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="merge_0" PORT="c_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c_req_out" SIGIS="undef" SIGNAME="Mux_0_c_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="a_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c_data_out" RIGHT="0" SIGIS="undef" SIGNAME="Mux_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="a_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_ack_in" SIGIS="undef" SIGNAME="Mux_0_c_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="a_ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel_req_in" SIGIS="undef" SIGNAME="Mux_0_sel_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sel_ack_out" SIGIS="undef" SIGNAME="Mux_0_sel_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="selector" RIGHT="0" SIGIS="undef" SIGNAME="click_element_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="gate_0_ctrl_out" NAME="a_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="a_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="a_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="merge_0_c_ctrl_out" NAME="b_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="b_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="b_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Mux_0_c_ctrl_out" NAME="c_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="c_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="c_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="click_element_1_ctrl_out" NAME="sel_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="sel_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="sel_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/a_minus_b_0" HWVERSION="1.0" INSTANCE="a_minus_b_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="a_minus_b" VLNV="xilinx.com:click_components:a_minus_b:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_a_minus_b_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ab" RIGHT="0" SIGIS="undef" SIGNAME="demux_1_b_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="b_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="result" RIGHT="0" SIGIS="undef" SIGNAME="a_minus_b_0_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="merge_0" PORT="a_data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/b_minus_a_0" HWVERSION="1.0" INSTANCE="b_minus_a_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="b_minus_a" VLNV="xilinx.com:click_components:b_minus_a:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_b_minus_a_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ab" RIGHT="0" SIGIS="undef" SIGNAME="demux_1_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="c_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="result" RIGHT="0" SIGIS="undef" SIGNAME="b_minus_a_0_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="merge_0" PORT="b_data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/click_element_0" HWVERSION="1.0" INSTANCE="click_element_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="click_element" VLNV="xilinx.com:click_components:click_element:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH_1" VALUE="32"/>
        <PARAMETER NAME="VALUE" VALUE="80872186"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_click_element_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="click_element_0_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="click_element_0_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_AB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_out" SIGIS="undef" SIGNAME="click_element_0_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_0" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="click_element_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="a_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ack_in" SIGIS="undef" SIGNAME="click_element_0_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_0" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="click_element_0_ctrl_out" NAME="ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/click_element_1" HWVERSION="1.0" INSTANCE="click_element_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="click_element" VLNV="xilinx.com:click_components:click_element:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH_1" VALUE="1"/>
        <PARAMETER NAME="VALUE" VALUE="1"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_click_element_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="click_element_1_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inverter_0" PORT="ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="click_element_1_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inverter_0" PORT="req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="sel_a_not_b_fork_0_selector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="selector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_out" SIGIS="undef" SIGNAME="Mux_0_sel_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="sel_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="click_element_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="selector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ack_in" SIGIS="undef" SIGNAME="Mux_0_sel_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="sel_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="click_element_1_ctrl_out" NAME="ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="inverter_0_ctrl_out" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/delay_element_0" HWVERSION="1.0" INSTANCE="delay_element_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="delay_element" VLNV="xilinx.com:click_components:delay_element:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_delay_element_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="demux_1_c_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="c_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="z" SIGIS="undef" SIGNAME="delay_element_0_z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="merge_0" PORT="b_req_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/delay_element_1" HWVERSION="1.0" INSTANCE="delay_element_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="delay_element" VLNV="xilinx.com:click_components:delay_element:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_delay_element_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="demux_1_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="b_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="z" SIGIS="undef" SIGNAME="delay_element_1_z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="merge_0" PORT="a_req_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/demux_0" HWVERSION="1.0" INSTANCE="demux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="demux" VLNV="xilinx.com:click_components:demux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="PHASE_INIT_B" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="PHASE_INIT_C" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_demux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_req_in" SIGIS="undef" SIGNAME="demux_0_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="c_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_data_in" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="c_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_ack_out" SIGIS="undef" SIGNAME="demux_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="c_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel_req_in" SIGIS="undef" SIGNAME="demux_0_sel_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="sel_req_c_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sel_ack_out" SIGIS="undef" SIGNAME="demux_0_sel_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="sel_ack_c_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="selector" SIGIS="undef" SIGNAME="sel_a_not_b_fork_0_selector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="selector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b_req_out" SIGIS="undef" SIGNAME="demux_0_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="b_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="b_data_out" RIGHT="0" SIGIS="undef" SIGNAME="demux_0_b_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESULT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_ack_in" SIGIS="undef" SIGNAME="demux_0_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="b_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c_req_out" SIGIS="undef" SIGNAME="demux_0_c_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_1" PORT="a_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c_data_out" RIGHT="0" SIGIS="undef" SIGNAME="demux_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_1" PORT="a_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_ack_in" SIGIS="undef" SIGNAME="demux_0_c_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_1" PORT="a_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fork_stage_0_c_ctrl_out" NAME="a_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="a_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="a_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="b_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="b_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="b_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="demux_0_c_ctrl_out" NAME="c_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="c_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="c_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sel_a_not_b_fork_0_ctrl_sel_c_out" NAME="sel_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="sel_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="sel_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/demux_1" HWVERSION="1.0" INSTANCE="demux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="demux" VLNV="xilinx.com:click_components:demux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="PHASE_INIT_B" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="PHASE_INIT_C" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_demux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_req_in" SIGIS="undef" SIGNAME="demux_1_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_1" PORT="c_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_data_in" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_1_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_1" PORT="c_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_ack_out" SIGIS="undef" SIGNAME="demux_1_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_1" PORT="c_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel_req_in" SIGIS="undef" SIGNAME="demux_1_sel_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_larger_b_0" PORT="sel_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sel_ack_out" SIGIS="undef" SIGNAME="demux_1_sel_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_larger_b_0" PORT="sel_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="selector" SIGIS="undef" SIGNAME="sel_a_larger_b_0_selector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_larger_b_0" PORT="selector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b_req_out" SIGIS="undef" SIGNAME="demux_1_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_element_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="b_data_out" RIGHT="0" SIGIS="undef" SIGNAME="demux_1_b_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="a_minus_b_0" PORT="ab"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_ack_in" SIGIS="undef" SIGNAME="merge_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="merge_0" PORT="a_ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c_req_out" SIGIS="undef" SIGNAME="demux_1_c_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_element_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c_data_out" RIGHT="0" SIGIS="undef" SIGNAME="demux_1_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="b_minus_a_0" PORT="ab"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_ack_in" SIGIS="undef" SIGNAME="merge_0_b_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="merge_0" PORT="b_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fork_stage_1_c_ctrl_out" NAME="a_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="a_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="a_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="b_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="b_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="b_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="c_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="c_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="c_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sel_a_larger_b_0_sel_ctrl_out" NAME="sel_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="sel_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="sel_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fork_stage_0" HWVERSION="1.0" INSTANCE="fork_stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fork_stage" VLNV="xilinx.com:click_components:fork_stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="VALUE" VALUE="0"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_fork_stage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_req_in" SIGIS="undef" SIGNAME="Mux_0_c_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="c_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_data_in" RIGHT="0" SIGIS="undef" SIGNAME="Mux_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="c_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_ack_out" SIGIS="undef" SIGNAME="Mux_0_c_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="c_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b_req_out" SIGIS="undef" SIGNAME="fork_stage_0_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="a_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="b_data_out" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_0_b_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="a_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_ack_in" SIGIS="undef" SIGNAME="fork_stage_0_b_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="a_ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c_req_out" SIGIS="undef" SIGNAME="demux_0_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="a_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c_data_out" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="a_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_ack_in" SIGIS="undef" SIGNAME="demux_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="a_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Mux_0_c_ctrl_out" NAME="a_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="a_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="a_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fork_stage_0_b_ctrl_out" NAME="b_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="b_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="b_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fork_stage_0_c_ctrl_out" NAME="c_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="c_req_out"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="c_ack_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fork_stage_1" HWVERSION="1.0" INSTANCE="fork_stage_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fork_stage" VLNV="xilinx.com:click_components:fork_stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="VALUE" VALUE="0"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_fork_stage_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_req_in" SIGIS="undef" SIGNAME="demux_0_c_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="c_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_data_in" RIGHT="0" SIGIS="undef" SIGNAME="demux_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="c_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_ack_out" SIGIS="undef" SIGNAME="demux_0_c_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="c_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b_req_out" SIGIS="undef" SIGNAME="fork_stage_1_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_larger_b_0" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="b_data_out" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_1_b_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_larger_b_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_ack_in" SIGIS="undef" SIGNAME="fork_stage_1_b_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_larger_b_0" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c_req_out" SIGIS="undef" SIGNAME="demux_1_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="a_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c_data_out" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_1_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="a_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_ack_in" SIGIS="undef" SIGNAME="demux_1_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="a_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="demux_0_c_ctrl_out" NAME="a_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="a_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="a_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fork_stage_1_b_ctrl_out" NAME="b_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="b_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="b_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fork_stage_1_c_ctrl_out" NAME="c_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="c_req_out"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="c_ack_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/gate_0" HWVERSION="1.0" INSTANCE="gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gate" VLNV="xilinx.com:click_components:gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="go" SIGIS="undef" SIGNAME="External_Ports_go">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="go"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="click_element_0_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="click_element_0_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ack_in" SIGIS="undef" SIGNAME="Mux_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="a_ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_out" SIGIS="undef" SIGNAME="Mux_0_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="a_req_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="gate_0_ctrl_out" NAME="ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="click_element_0_ctrl_out" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/inverter_0" HWVERSION="1.0" INSTANCE="inverter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="inverter" VLNV="xilinx.com:click_components:inverter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_inverter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="inverter_0_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="sel_req_b_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="inverter_0_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sel_a_not_b_fork_0" PORT="sel_ack_b_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_out" SIGIS="undef" SIGNAME="click_element_1_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ack_in" SIGIS="undef" SIGNAME="click_element_1_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="inverter_0_ctrl_out" NAME="ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sel_a_not_b_fork_0_ctrl_sel_b_out" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/merge_0" HWVERSION="1.0" INSTANCE="merge_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="merge" VLNV="xilinx.com:click_components:merge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="PHASE_INIT_A" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="PHASE_INIT_B" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_merge_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_req_in" SIGIS="undef" SIGNAME="delay_element_1_z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_element_1" PORT="z"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_ack_out" SIGIS="undef" SIGNAME="merge_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="b_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_data_in" RIGHT="0" SIGIS="undef" SIGNAME="a_minus_b_0_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="a_minus_b_0" PORT="result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_req_in" SIGIS="undef" SIGNAME="delay_element_0_z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_element_0" PORT="z"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b_ack_out" SIGIS="undef" SIGNAME="merge_0_b_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="c_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="b_data_in" RIGHT="0" SIGIS="undef" SIGNAME="b_minus_a_0_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="b_minus_a_0" PORT="result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c_req_out" SIGIS="undef" SIGNAME="Mux_0_b_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="b_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c_data_out" RIGHT="0" SIGIS="undef" SIGNAME="merge_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="b_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_ack_in" SIGIS="undef" SIGNAME="Mux_0_b_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux_0" PORT="b_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="a_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="a_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="a_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="b_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="b_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="b_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="merge_0_c_ctrl_out" NAME="c_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="c_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="c_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sel_a_larger_b_0" HWVERSION="1.0" INSTANCE="sel_a_larger_b_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sel_a_larger_b" VLNV="xilinx.com:click_components:sel_a_larger_b:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH_1" VALUE="32"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_sel_a_larger_b_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_1_b_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_1" PORT="b_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="fork_stage_1_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_1" PORT="b_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="fork_stage_1_b_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_1" PORT="b_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="selector" SIGIS="undef" SIGNAME="sel_a_larger_b_0_selector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="selector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sel_req_out" SIGIS="undef" SIGNAME="demux_1_sel_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="sel_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel_ack_in" SIGIS="undef" SIGNAME="demux_1_sel_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_1" PORT="sel_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sel_a_larger_b_0_sel_ctrl_out" NAME="sel_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="sel_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="sel_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fork_stage_1_b_ctrl_out" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sel_a_not_b_fork_0" HWVERSION="1.0" INSTANCE="sel_a_not_b_fork_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sel_a_not_b_fork" VLNV="xilinx.com:click_components:sel_a_not_b_fork:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="GCD_block_design_sel_a_not_b_fork_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_data_in" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_0_b_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="b_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_req_in" SIGIS="undef" SIGNAME="fork_stage_0_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="b_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_ack_out" SIGIS="undef" SIGNAME="fork_stage_0_b_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="b_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="selector" RIGHT="0" SIGIS="undef" SIGNAME="sel_a_not_b_fork_0_selector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="data_in"/>
            <CONNECTION INSTANCE="demux_0" PORT="selector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sel_req_b_out" SIGIS="undef" SIGNAME="inverter_0_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inverter_0" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel_ack_b_in" SIGIS="undef" SIGNAME="inverter_0_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inverter_0" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sel_req_c_out" SIGIS="undef" SIGNAME="demux_0_sel_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="sel_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel_ack_c_in" SIGIS="undef" SIGNAME="demux_0_sel_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_0" PORT="sel_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fork_stage_0_b_ctrl_out" NAME="ctrl_a_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="a_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="a_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sel_a_not_b_fork_0_ctrl_sel_b_out" NAME="ctrl_sel_b_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="sel_ack_b_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="sel_req_b_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sel_a_not_b_fork_0_ctrl_sel_c_out" NAME="ctrl_sel_c_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="sel_ack_c_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="sel_req_c_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
