###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID rice-503-20-north)
#  Generated on:      Fri May  6 19:27:19 2022
#  Design:            ringosc
#  Command:           defOut -floorplan -noStdCells /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN ringosc ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 28.9800 ;
    DESIGN FE_CORE_BOX_UR_X REAL 74.9800 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 28.5600 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 47.3600 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 103960 76160 ) ;

ROW ROW_1 unitasc 28980 37960 FS DO 93 BY 1 STEP 490 0
 ;
ROW ROW_0 unitasc 28980 28560 N DO 93 BY 1 STEP 490 0
 ;

TRACKS X 920 DO 150 STEP 690 LAYER met5 ;
TRACKS Y 3110 DO 20 STEP 3660 LAYER met5 ;
TRACKS Y 670 DO 124 STEP 610 LAYER met4 ;
TRACKS X 920 DO 150 STEP 690 LAYER met4 ;
TRACKS X 230 DO 226 STEP 460 LAYER met3 ;
TRACKS Y 670 DO 124 STEP 610 LAYER met3 ;
TRACKS Y 170 DO 224 STEP 340 LAYER met2 ;
TRACKS X 230 DO 226 STEP 460 LAYER met2 ;
TRACKS X 230 DO 226 STEP 460 LAYER met1 ;
TRACKS Y 170 DO 224 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 224 STEP 340 LAYER li1 ;
TRACKS X 230 DO 226 STEP 460 LAYER li1 ;

GCELLGRID Y 76165 DO 1 STEP 7170 ;
GCELLGRID Y -5 DO 11 STEP 6900 ;
GCELLGRID X 103965 DO 1 STEP 7365 ;
GCELLGRID X 13800 DO 13 STEP 6900 ;
GCELLGRID X -5 DO 2 STEP 6905 ;

VIAS 10 ;
- M4M5_PR_1
 + VIARULE M4M5_PR
 + CUTSIZE 800 800
 + LAYERS met4 via4 met5
 + CUTSPACING 800 800
 + ENCLOSURE 800 800 800 800
 + ROWCOL 2 2
 ;
- M4M5_PR_3
 + VIARULE M4M5_PR
 + CUTSIZE 800 800
 + LAYERS met4 via4 met5
 + CUTSPACING 800 800
 + ENCLOSURE 480 800 480 800
 + ROWCOL 2 2
 ;
- M3M4_PR_1
 + VIARULE M3M4_PR
 + CUTSIZE 200 200
 + LAYERS met3 via3 met4
 + CUTSPACING 200 200
 + ENCLOSURE 180 200 180 200
 + ROWCOL 1 8
 ;
- M2M3_PR_1
 + VIARULE M2M3_PR
 + CUTSIZE 200 200
 + LAYERS met2 via2 met3
 + CUTSPACING 200 200
 + ENCLOSURE 180 200 180 200
 + ROWCOL 1 8
 ;
- M1M2_PR_1
 + VIARULE M1M2_PR
 + CUTSIZE 150 150
 + LAYERS met1 via met2
 + CUTSPACING 170 170
 + ENCLOSURE 165 65 165 65
 + ROWCOL 2 10
 ;
- M3M4_PR_2
 + VIARULE M3M4_PR
 + CUTSIZE 200 200
 + LAYERS met3 via3 met4
 + CUTSPACING 200 200
 + ENCLOSURE 90 200 90 200
 + ROWCOL 1 4
 ;
- M2M3_PR_2
 + VIARULE M2M3_PR
 + CUTSIZE 200 200
 + LAYERS met2 via2 met3
 + CUTSPACING 200 200
 + ENCLOSURE 90 200 90 200
 + ROWCOL 1 4
 ;
- M1M2_PR_2
 + VIARULE M1M2_PR
 + CUTSIZE 150 150
 + LAYERS met1 via met2
 + CUTSPACING 170 170
 + ENCLOSURE 235 65 235 65
 + ROWCOL 2 4
 ;
- M4M5_PR_4
 + VIARULE M4M5_PR
 + CUTSIZE 800 800
 + LAYERS met4 via4 met5
 + CUTSPACING 800 800
 + ENCLOSURE 800 480 800 480
 + ROWCOL 2 2
 ;
- M4M5_PR_5
 + VIARULE M4M5_PR
 + CUTSIZE 800 800
 + LAYERS met4 via4 met5
 + CUTSPACING 800 800
 + ENCLOSURE 480 480 480 480
 + ROWCOL 2 2
 ;
END VIAS

PINS 4 ;
- en + NET en + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -150 0 ) ( 150 800 )
  + PLACED ( 103960 75700 ) W ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
 ;
- VSS + NET VSS + SPECIAL + DIRECTION INOUT + USE GROUND
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 103960 69360 ) W
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 0 69360 ) E
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 103960 6560 ) W
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 0 6560 ) E
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 96550 76160 ) S
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 96550 0 ) N
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 6980 76160 ) S
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 6980 0 ) N
 ;
- VDD + NET VDD + SPECIAL + DIRECTION INOUT + USE POWER
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 103960 57360 ) W
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 0 57360 ) E
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 103960 18560 ) W
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 0 18560 ) E
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 84550 76160 ) S
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 84550 0 ) N
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 18980 76160 ) S
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 18980 0 ) N
 ;
END PINS

SPECIALNETS 10 ;
- VDD
  + ROUTED met5 4000 + SHAPE RING ( 0 18560 ) ( 103960 * )
    NEW met5 4000 + SHAPE RING ( 0 57360 ) ( 103960 * )
    NEW met4 4000 + SHAPE RING ( 18980 0 ) ( * 76160 )
    NEW met4 4000 + SHAPE RING ( 84550 0 ) ( * 76160 )
    NEW met5 3360 + SHAPE STRIPE ( 16980 28880 ) ( 86550 * )
    NEW met4 3360 + SHAPE STRIPE ( 28880 16560 ) ( * 59360 )
    NEW met4 3360 + SHAPE STRIPE ( 56080 16560 ) ( * 59360 )
    NEW met1 600 + SHAPE FOLLOWPIN ( 28980 37960 ) ( 74550 * )
    NEW met5 0 + SHAPE RING ( 18980 18560 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 18980 57360 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 84550 18560 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 84550 57360 ) M4M5_PR_1
    NEW met5 0 + SHAPE STRIPE ( 28880 18560 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 28880 57360 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 56080 18560 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 56080 57360 ) M4M5_PR_3
    NEW met4 0 + SHAPE STRIPE ( 56080 37960 ) M3M4_PR_1
    NEW met3 0 + SHAPE STRIPE ( 56080 37960 ) M2M3_PR_1
    NEW met2 0 + SHAPE STRIPE ( 56080 37960 ) M1M2_PR_1
    NEW met4 0 + SHAPE STRIPE ( 29770 37960 ) M3M4_PR_2
    NEW met3 0 + SHAPE STRIPE ( 29770 37960 ) M2M3_PR_2
    NEW met2 0 + SHAPE STRIPE ( 29770 37960 ) M1M2_PR_2
    NEW met5 0 + SHAPE STRIPE ( 18980 28880 ) M4M5_PR_4
    NEW met5 0 + SHAPE STRIPE ( 84550 28880 ) M4M5_PR_4
    NEW met5 0 + SHAPE STRIPE ( 28880 28880 ) M4M5_PR_5
    NEW met5 0 + SHAPE STRIPE ( 56080 28880 ) M4M5_PR_5
  + USE POWER
 ;
- VSS
  + ROUTED met5 4000 + SHAPE RING ( 0 6560 ) ( 103960 * )
    NEW met5 4000 + SHAPE RING ( 0 69360 ) ( 103960 * )
    NEW met4 4000 + SHAPE RING ( 6980 0 ) ( * 76160 )
    NEW met4 4000 + SHAPE RING ( 96550 0 ) ( * 76160 )
    NEW met5 3360 + SHAPE STRIPE ( 4980 42480 ) ( 98550 * )
    NEW met4 3360 + SHAPE STRIPE ( 42480 4560 ) ( * 71360 )
    NEW met4 3360 + SHAPE STRIPE ( 69680 4560 ) ( * 71360 )
    NEW met1 600 + SHAPE FOLLOWPIN ( 28980 28560 ) ( 74550 * )
    NEW met1 600 + SHAPE FOLLOWPIN ( 28980 47360 ) ( 74550 * )
    NEW met5 0 + SHAPE RING ( 6980 6560 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 6980 69360 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 96550 6560 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 96550 69360 ) M4M5_PR_1
    NEW met5 0 + SHAPE STRIPE ( 42480 6560 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 42480 69360 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 69680 6560 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 69680 69360 ) M4M5_PR_3
    NEW met4 0 + SHAPE STRIPE ( 42480 28560 ) M3M4_PR_1
    NEW met4 0 + SHAPE STRIPE ( 42480 47360 ) M3M4_PR_1
    NEW met4 0 + SHAPE STRIPE ( 69680 28560 ) M3M4_PR_1
    NEW met4 0 + SHAPE STRIPE ( 69680 47360 ) M3M4_PR_1
    NEW met3 0 + SHAPE STRIPE ( 42480 28560 ) M2M3_PR_1
    NEW met3 0 + SHAPE STRIPE ( 42480 47360 ) M2M3_PR_1
    NEW met3 0 + SHAPE STRIPE ( 69680 28560 ) M2M3_PR_1
    NEW met3 0 + SHAPE STRIPE ( 69680 47360 ) M2M3_PR_1
    NEW met2 0 + SHAPE STRIPE ( 42480 28560 ) M1M2_PR_1
    NEW met2 0 + SHAPE STRIPE ( 42480 47360 ) M1M2_PR_1
    NEW met2 0 + SHAPE STRIPE ( 69680 28560 ) M1M2_PR_1
    NEW met2 0 + SHAPE STRIPE ( 69680 47360 ) M1M2_PR_1
    NEW met5 0 + SHAPE STRIPE ( 6980 42480 ) M4M5_PR_4
    NEW met5 0 + SHAPE STRIPE ( 96550 42480 ) M4M5_PR_4
    NEW met5 0 + SHAPE STRIPE ( 42480 42480 ) M4M5_PR_5
    NEW met5 0 + SHAPE STRIPE ( 69680 42480 ) M4M5_PR_5
  + USE GROUND
 ;
- VNW
  + USE POWER
 ;
- VDDPST
  + USE POWER
 ;
- POC
  + USE POWER
 ;
- VDDCE
  + USE POWER
 ;
- VDDPE
  + USE POWER
 ;
- VPW
  + USE GROUND
 ;
- VSSPST
  + USE GROUND
 ;
- VSSE
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
