// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module HLS_FIR_FIR_filter_392_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_n,
        ap_return
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] x_n;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] H_filter_FIR_address0;
reg    H_filter_FIR_ce0;
reg    H_filter_FIR_we0;
reg   [15:0] H_filter_FIR_d0;
wire   [15:0] H_filter_FIR_q0;
reg    H_filter_FIR_ce1;
wire   [15:0] H_filter_FIR_q1;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_done;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_idle;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_ready;
wire   [8:0] grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_address0;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_ce0;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_we0;
wire   [15:0] grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_d0;
wire   [8:0] grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_address1;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_ce1;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_done;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_idle;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_ready;
wire   [30:0] grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_FIR_accu32_out;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_FIR_accu32_out_ap_vld;
wire   [8:0] grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_H_filter_FIR_address0;
wire    grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_H_filter_FIR_ce0;
reg    grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    H_filter_FIR_we0_out;
reg    grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [30:0] FIR_accu32_loc_fu_22;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state3;
reg    H_filter_FIR_we0_local;
reg    H_filter_FIR_ce0_local;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start_reg = 1'b0;
#0 grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start_reg = 1'b0;
end

HLS_FIR_FIR_filter_392_s_H_filter_FIR_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
H_filter_FIR_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(H_filter_FIR_address0),
    .ce0(H_filter_FIR_ce0),
    .we0(H_filter_FIR_we0),
    .d0(H_filter_FIR_d0),
    .q0(H_filter_FIR_q0),
    .address1(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_address1),
    .ce1(H_filter_FIR_ce1),
    .q1(H_filter_FIR_q1)
);

HLS_FIR_FIR_filter_392_Pipeline_VITIS_LOOP_32_1 grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start),
    .ap_done(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_done),
    .ap_idle(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_idle),
    .ap_ready(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_ready),
    .H_filter_FIR_address0(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_address0),
    .H_filter_FIR_ce0(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_ce0),
    .H_filter_FIR_we0(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_we0),
    .H_filter_FIR_d0(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_d0),
    .H_filter_FIR_address1(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_address1),
    .H_filter_FIR_ce1(grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_ce1),
    .H_filter_FIR_q1(H_filter_FIR_q1)
);

HLS_FIR_FIR_filter_392_Pipeline_VITIS_LOOP_41_2 grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start),
    .ap_done(grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_done),
    .ap_idle(grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_idle),
    .ap_ready(grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_ready),
    .FIR_accu32_out(grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_FIR_accu32_out),
    .FIR_accu32_out_ap_vld(grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_FIR_accu32_out_ap_vld),
    .H_filter_FIR_address0(grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_H_filter_FIR_address0),
    .H_filter_FIR_ce0(grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_H_filter_FIR_ce0),
    .H_filter_FIR_q0(H_filter_FIR_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start_reg <= 1'b1;
        end else if ((grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_ready == 1'b1)) begin
            grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start_reg <= 1'b1;
        end else if ((grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_ready == 1'b1)) begin
            grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_FIR_accu32_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        FIR_accu32_loc_fu_22 <= grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_FIR_accu32_out;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        H_filter_FIR_address0 = grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_H_filter_FIR_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        H_filter_FIR_address0 = grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_address0;
    end else begin
        H_filter_FIR_address0 = 9'd391;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        H_filter_FIR_ce0 = grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_H_filter_FIR_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        H_filter_FIR_ce0 = grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_ce0;
    end else begin
        H_filter_FIR_ce0 = H_filter_FIR_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        H_filter_FIR_ce0_local = 1'b1;
    end else begin
        H_filter_FIR_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        H_filter_FIR_ce1 = grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_ce1;
    end else begin
        H_filter_FIR_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        H_filter_FIR_d0 = grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_d0;
    end else begin
        H_filter_FIR_d0 = x_n;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        H_filter_FIR_we0 = grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_H_filter_FIR_we0;
    end else begin
        H_filter_FIR_we0 = (1'b0 | H_filter_FIR_we0_out);
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        H_filter_FIR_we0_local = 1'b1;
    end else begin
        H_filter_FIR_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign H_filter_FIR_we0_out = H_filter_FIR_we0_local;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_return = {{FIR_accu32_loc_fu_22[30:15]}};

assign grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start = grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start_reg;

assign grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start = grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start_reg;

endmodule //HLS_FIR_FIR_filter_392_s
