Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed May 16 15:59:57 2018
| Host         : ux305 running 64-bit Debian GNU/Linux testing/unstable
| Command      : report_utilization -file demod_pid_vco_amp_mod_pid_only_wrapper_utilization_placed.rpt -pb demod_pid_vco_amp_mod_pid_only_wrapper_utilization_placed.pb
| Design       : demod_pid_vco_amp_mod_pid_only_wrapper
| Device       : 7z010clg400-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 11863 |     0 |     17600 | 67.40 |
|   LUT as Logic             | 11679 |     0 |     17600 | 66.36 |
|   LUT as Memory            |   184 |     0 |      6000 |  3.07 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   184 |     0 |           |       |
| Slice Registers            | 18131 |     0 |     35200 | 51.51 |
|   Register as Flip Flop    | 18131 |     0 |     35200 | 51.51 |
|   Register as Latch        |     0 |     0 |     35200 |  0.00 |
| F7 Muxes                   |     0 |     0 |      8800 |  0.00 |
| F8 Muxes                   |     0 |     0 |      4400 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 693   |          Yes |           - |        Reset |
| 212   |          Yes |         Set |            - |
| 17254 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     |  4242 |     0 |      4400 | 96.41 |
|   SLICEL                                  |  2796 |     0 |           |       |
|   SLICEM                                  |  1446 |     0 |           |       |
| LUT as Logic                              | 11679 |     0 |     17600 | 66.36 |
|   using O5 output only                    |     2 |       |           |       |
|   using O6 output only                    | 10723 |       |           |       |
|   using O5 and O6                         |   954 |       |           |       |
| LUT as Memory                             |   184 |     0 |      6000 |  3.07 |
|   LUT as Distributed RAM                  |     0 |     0 |           |       |
|   LUT as Shift Register                   |   184 |     0 |           |       |
|     using O5 output only                  |     2 |       |           |       |
|     using O6 output only                  |    78 |       |           |       |
|     using O5 and O6                       |   104 |       |           |       |
| LUT Flip Flop Pairs                       |  7290 |     0 |     17600 | 41.42 |
|   fully used LUT-FF pairs                 |   545 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  6667 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  5203 |       |           |       |
| Unique Control Sets                       |   334 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 10.5 |     0 |        60 | 17.50 |
|   RAMB36/FIFO*    |   10 |     0 |        60 | 16.67 |
|     RAMB36E1 only |   10 |       |           |       |
|   RAMB18          |    1 |     0 |       120 |  0.83 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   68 |     0 |        80 | 85.00 |
|   DSP48E1 only |   68 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |   49 |    49 |       100 |  49.00 |
|   IOB Master Pads           |   22 |       |           |        |
|   IOB Slave Pads            |   25 |       |           |        |
|   IOB Flip Flops            |   28 |    28 |           |        |
| Bonded IPADs                |    0 |     0 |         2 |   0.00 |
| Bonded IOPADs               |  130 |   130 |       130 | 100.00 |
| PHY_CONTROL                 |    0 |     0 |         2 |   0.00 |
| PHASER_REF                  |    0 |     0 |         2 |   0.00 |
| OUT_FIFO                    |    0 |     0 |         8 |   0.00 |
| IN_FIFO                     |    0 |     0 |         8 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |         2 |   0.00 |
| IBUFDS                      |    1 |     1 |        96 |   1.04 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |         8 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |         8 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       100 |   0.00 |
| ILOGIC                      |   28 |    28 |       100 |  28.00 |
|   IFF_Register              |   28 |    28 |           |        |
| OLOGIC                      |   18 |    18 |       100 |  18.00 |
|   OUTFF_ODDR_Register       |   18 |    18 |           |        |
+-----------------------------+------+-------+-----------+--------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    6 |     0 |        32 | 18.75 |
| BUFIO      |    0 |     0 |         8 |  0.00 |
| MMCME2_ADV |    0 |     0 |         2 |  0.00 |
| PLLE2_ADV  |    1 |     0 |         2 | 50.00 |
| BUFMRCE    |    0 |     0 |         4 |  0.00 |
| BUFHCE     |    0 |     0 |        48 |  0.00 |
| BUFR       |    0 |     0 |         8 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+-------------+-------+----------------------+
|   Ref Name  |  Used |  Functional Category |
+-------------+-------+----------------------+
| FDRE        | 17254 |         Flop & Latch |
| LUT2        |  4267 |                  LUT |
| LUT4        |  2876 |                  LUT |
| LUT1        |  2476 |                  LUT |
| CARRY4      |  1720 |           CarryLogic |
| LUT6        |  1335 |                  LUT |
| LUT3        |   922 |                  LUT |
| LUT5        |   757 |                  LUT |
| FDCE        |   693 |         Flop & Latch |
| SRL16E      |   241 |   Distributed Memory |
| FDSE        |   212 |         Flop & Latch |
| BIBUF       |   130 |                   IO |
| DSP48E1     |    68 |     Block Arithmetic |
| SRLC32E     |    47 |   Distributed Memory |
| IBUF        |    28 |                   IO |
| OBUF        |    19 |                   IO |
| ODDR        |    18 |                   IO |
| RAMB36E1    |    10 |         Block Memory |
| BUFG        |     6 |                Clock |
| ZHOLD_DELAY |     2 |               Others |
| RAMB18E1    |     1 |         Block Memory |
| PS7         |     1 | Specialized Resource |
| PLLE2_ADV   |     1 |                Clock |
| IBUFDS      |     1 |                   IO |
+-------------+-------+----------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+---------------------------------------------------------------------------+------+
|                                  Ref Name                                 | Used |
+---------------------------------------------------------------------------+------+
| demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0           |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0           |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0              |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0              |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0              |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0             |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0                             |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0           |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0            |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0            |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0             |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0              |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0                  |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0             |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0                 |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0                        |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0                    |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0                             |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0                        |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0                    |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0                      |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0                             |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0                        |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0                    |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0                             |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0                    |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0                 |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0                |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0                    |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0                   |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0                  |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0                 |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0                      |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0                        |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0 |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0           |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0           |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0           |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0              |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0               |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0               |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0                       |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0                      |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0                         |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0                        |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0                     |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0                          |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0   |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0    |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0   |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0                      |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0                      |    1 |
| demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0                         |    1 |
+---------------------------------------------------------------------------+------+


