5 12 101 5 main
8 /Users/trevorw/projects/covered/diags/verilog -t foo -i main.a -vcd real3.8.vcd -o real3.8.cdd -v real3.8.v -P main.a.A=-3.4 -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 foo "a" real3.8.v 24 41 1
2 1 33 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 25 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 30 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 31 1110005 1 0 63 0 64 53 0 -3.400000
1 A 4 0 120000 1 0 31 0 64 21 0 -3.400000
4 1 1 0 0
3 1 foo.$u0 "a.$u0" real3.8.v 0 39 1
2 2 34 20002 1 0 1008 0 0 32 48 1 0
2 3 34 10002 2 2c 900a 2 0 32 18 0 ffffffff 0 0 0 0
2 4 35 50005 1 1 1004 0 0 1 1 a
2 5 35 10001 0 1 1410 0 0 1 1 b
2 6 35 10005 1 37 16 4 5
2 7 36 50005 1 32 1004 0 0 64 5 A
2 8 36 10001 0 1 1410 0 0 64 37 c
2 9 36 10005 1 37 16 7 8
2 10 37 20002 1 0 1008 0 0 32 48 5 0
2 11 37 10002 2 2c 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 38 c000e 1 0 1004 0 0 64 20 1 3.4
2 13 38 b000b 1 4d 1004 12 0 64 54 0 -3.400000
2 14 38 60006 1 1 1004 0 0 64 37 c
2 15 38 6000e 1 11 1048 13 14 1 50 0 1 0 1 0 0
2 16 38 10001 0 1 1410 0 0 1 1 b
2 17 38 1000f 1 37 1a 15 16
4 17 0 0 0
4 11 0 17 0
4 9 0 11 11
4 6 0 9 9
4 3 11 6 0
