{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "alike-mayor",
   "metadata": {},
   "source": [
    "## Chapter 7 - Microarchitecture \n",
    "\n",
    "\n",
    "\n",
    "\n",
    "## Exercises:\n",
    "\n",
    "#### Exercise 7.1\n",
    "\n",
    "(a) <br> \n",
    "Based on table 7.5 (p.387), `RegWrite` stuck at 0 will cause `sw`, `beq` and `j` to remain functional. This makes sense since no register value is altered during those instruction calls. On the other hand, all R-type instructions, along with `lw` and `addi` will no longer be functional since they involve changing the values of certain registers. \n",
    "\n",
    "(b) <br> \n",
    "Based on table 7.5, `ALUOp_1` stuck at 0 will cause R-type instruction to not be functional. The Control Unit sets `ALUOp` to `01` and `00` when the input instruction is not of type R (i.e. `opcode` not full of zero). If the instruction is of type R, the Control Unit sets `ALUOp` to `10` and the <i>stuck-at-0</i> fault will corrupt the result.     <br>\n",
    "\n",
    "(c) <br> \n",
    "Based on table 7.5, `MemWrite` stuck at 0 will only cause `sw` instruction to not be functional. This result is expected since `sw` is the only instruction that overrides part of the data memory.   <br>\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "finnish-marriage",
   "metadata": {},
   "source": [
    "#### Exercise 7.2\n",
    "\n",
    "\n",
    "(a) <br> \n",
    "Based on table 7.5, `RegWrite` stuck at 1 will cause `sw`, `beq` and `j` to not be functional. This is expected since those instruction do not intend to override the value of a register. \n",
    "\n",
    "(b) <br> \n",
    "Based on table 7.5, `ALUOp_1` stuck at 1 will cause `lw`, `sw`, `beq` and `addi` instructions to not be functional.   <br>\n",
    "\n",
    "(c) <br> \n",
    "Based on table 7.5, `MemWrite` stuck at 1 will cause R-type, `lw`, `beq`, `addi` and `j` instructions to not be functional.   <br>\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "empirical-feelings",
   "metadata": {},
   "source": [
    "#### Exercise 7.3\n",
    "\n",
    "To make things more interesting, all instructions are added together. Additionally, the starting single-cycle MIPS processor also includes the hardware for `j` and `addi` instructions: <br> \n",
    "\n",
    "(a) <br>\n",
    "`sll` requires to use a left logical shifter, where the `shamt` value comes from instruction bits 10:6 and the input from signal from `SrcB`. A 4:1 multiplexer, controlled by the signal `DataMemSrc` is added to control the Data memory input. When `DataMemSrc = 01`, `MemToReg = 0`, `RegWrite = 1` and `RegDst = 1`, the shifted value is saved in register `rd`. Lastly, since `sll` and other r-type instructions have the same opcode, their funct field ($\\text{instr}_{5:0}$) can be used to differentiate `sll` from other r-type instructions.    <br>\n",
    "\n",
    "(b)<br>\n",
    "`lui` requires a left logical shifter with a constant shamt value of 16. When `DataMemSrc = 10`, `MemToReg = 0`, `RegWrite = 1` and `RegDst = 0`, the 16 bits of the instruction's immediate are saved to the 16 msb of register `rt`, with its 16 lsb set to 0. \n",
    "\n",
    "(c)<br> \n",
    "`slti` requires to take the already existing signal `ALUResult` obtained after an ALU subtraction (`ALUOp = 01`) and right logical shift it by 31, such that `ALUResultNeg = 1` is `SignImm` > `SrcA`. When `DataMemSrc = 11`, `MemToReg = 0`, `RegWrite = 1` and `RegDst = 0`, the value of `ALUResultNeg` is saved to register `rt`. \n",
    "\n",
    "\n",
    "(d)<br>\n",
    "`blez` uses the LSB of `ALUResultNeg` following a subtraction of the ALU, such that if `Branch = 1` and `BranchLessThan = 1`, then `ALUResult <= 0` will trigger `PCSrc = 1` which will then increment the program counter by the instruction's immediate value. \n",
    "\n",
    "<img src=\"images\\P7_3_table.PNG\" />\n",
    "<img src=\"images\\P7_3_Circuit.PNG\" />\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "infinite-hearing",
   "metadata": {},
   "source": [
    "#### Exercise 7.4\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "(a) `jal` can be called by: \n",
    "1. Setting `MemToReg = 10` such that `PCPlus4` is used as `Result`, which can then store in the `$ra` register by setting `RegDst = 10`. \n",
    "2. Simultaneously setting `JumpR = 1` and `Jump = 1` will set `PC` to be set to JTA, like it should in the normal `j` instruction. \n",
    "\n",
    "(b) `lh` can be called by setting `ALUSrc = 01`, `ALUOp = 00` and `MemToReg = 11` such that only the sign-extended least significant halfword is loaded. <br> \n",
    "\n",
    "(c) `jr` is tricky to implement since its an r-type instruction that does not request register write (unlike other r-type instruction implemented) and it also overrides the value of `PC`. A Control Unit update is necessary. The chosen update here is to add 2 outputs to the ALU decoder truth table: \n",
    "1. `JumpR` allows to directly override the content of the `PC` register with the content of `$rs`. \n",
    "2. `RegWriteALU` allows to differentiate R-type instructions that need to override register values from those who don't. A RegWrite Truth Table is added to control the final value of `RegWrite`. \n",
    "\n",
    "(d) `srl` requires a modification of the ALU such that it can handle shift right logical. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "sharing-footwear",
   "metadata": {},
   "source": [
    "<img src=\"images\\P7_4_MIPS.PNG\" />\n",
    "<img src=\"images\\P7_4_ALU.PNG\" />\n",
    "\n",
    "\n",
    "<img src=\"images\\P7_4_ALUDecTruthTable.PNG\" />\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "statutory-bracket",
   "metadata": {},
   "source": [
    "#### Exercise 7.5\n",
    "\n",
    "It would be impossible to not modify the register file box, since `lwinc` requires two register write operation on a single-cycle processor. \n",
    "\n",
    "Extra hardware (highlighted in blue)  can be added in order to increment `$rs` by 4 while performing the `addi $rt, imm($rs)` using the base hardware: <br> \n",
    "\n",
    "<img src=\"images\\P7_5.PNG\" />\n",
    "<img src=\"images\\P7_5_table.PNG\" />\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "stupid-chile",
   "metadata": {},
   "source": [
    "#### Exercise 7.6\n",
    "\n",
    "The data and control paths must be changed such that they also include the presence of the floating values registers part of the <i>coprocessor I</i> (refer to section 6.7.4.). The following control signals must also be added: <br> \n",
    "1. `FloatFlip`: Flip the input of the floating point adder to obtain a floating point subtractor. \n",
    "2. `FloatWriteSrc`: Allows to save either the output of the floating point adder or multiplicator. \n",
    "3. `RegWriteFloat`: Allows to override the values of the floating point registers when `add.s`, `subs.s` and `mul.s` are called. \n",
    "\n",
    "Note that the `cop` field does not need to be taken into account in this problem since we are only dealing with single precision foating point values. \n",
    "\n",
    "<img src=\"images\\P7_6.PNG\" />\n",
    "<img src=\"images\\P7_6_table.PNG\" />"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "decreased-attack",
   "metadata": {},
   "source": [
    "#### Exercise 7.7\n",
    "\n",
    "Based on equation 7.3 (p.388), one can assert halving the time delay of memory reads(`t_mem`) should reduce the most the minimal cycle time. The base cycle time of a single-cycle process using delays of table 7.6 is calculated in example 7.4 and is 925ps (assuming `lw` is the slowest instruction). Halving `t_mem` reduces this value to 675ps. \n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "labeled-commodity",
   "metadata": {},
   "source": [
    "#### Exercise 7.8\n",
    "\n",
    "\n",
    "Based on the baseline cycle time obtained in example 7.4 of 925ps, a 20ps reduction in the ALU delay will result in a 905 ps cycle time. \n",
    "\n",
    "100 billions instruction should take: <br> \n",
    "$(100 \\cdot 10^9 \\text{instruction})(905\\cdot 10^{-9}\\dfrac{\\text{sec}}{\\text{instruction}}) = 90500\\text{ seconds or }25.14 \\text{ hr}$\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ruled-austria",
   "metadata": {},
   "source": [
    "#### Exercise 7.9\n",
    "\n",
    "In this problem, it is assumed the FSM in Figure 7.42 is used. \n",
    "\n",
    "(a) `MemtoReg` stuck at at zero would cause `lw` instruction only to fail because it is the only instruction overriding register values using data memory. \n",
    "\n",
    "(b) `ALUOP_0` stuck at zero would cause the `beq` instruction only to fail since `ALUOp = X1` is associated to a subtraction from an I-type instruction, and `beq` performs a subtraction. \n",
    "\n",
    "(c) `PCSrc` stuck at zero would also cause the `beq` instruction only to fail since it is needed in state 8 to transmit the new `PC` value to the `PC` registers if `PCEn = 1`.  \n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "automated-claim",
   "metadata": {},
   "source": [
    "#### Exercise 7.10\n",
    "\n",
    "In this problem, it is assumed the FSM in Figure 7.42 is used. \n",
    "\n",
    "(a) `MemtoReg` stuck at at one would cause `R-type` instruction only to fail because the signal `ALUout` holding the result of r-type operation could not be written in the register. \n",
    "\n",
    "(b) `ALUOP_0` stuck at one would cause every instruction to fail because the first state of the multicycle processor FSM requires to increment the PC by 4, which require the use of the ALU to perform a sum (`ALUOp = 00`). \n",
    "\n",
    "(c) `PCSrc` stuck at one would also cause every instruction to fail for the same reason as stated in (b). `PCSrc = 0` is required to stored the result of `PC+4` into the PC register.  \n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "comic-moment",
   "metadata": {},
   "source": [
    "#### Exercise 7.11\n",
    "The operation `sll` is added to the HDL code. The instruction `sll $2, $2, 3` (000210C0) is added as the second last instruction of the test input, which result in register `$2` multipled by 3 before being stored in `mem[84]`. Thus `mem[84] = 56`\n",
    "\n",
    "<b>memfile.dat</b>\n",
    "```\n",
    "20020005\n",
    "2003000c\n",
    "2067fff7\n",
    "00e22025\n",
    "00642824\n",
    "00a42820\n",
    "10a7000a\n",
    "0064202a\n",
    "10800001\n",
    "20050000\n",
    "00e2202a\n",
    "00853820\n",
    "00e23822\n",
    "ac670044\n",
    "8c020050\n",
    "08000011\n",
    "20020001\n",
    "000210C0\n",
    "ac020054\n",
    "```\n",
    "<b>Verilog code</b>\n",
    "```\n",
    "// ========== CHANGED ========== \n",
    "// added signal dataMemSrc\n",
    "module mips(input logic clk, reset,\n",
    "            output logic [31:0] pc,\n",
    "            input logic [31:0] instr,\n",
    "            output logic memwrite,\n",
    "            output logic [31:0] aluout, writedata,\n",
    "            input logic [31:0] readdata);\n",
    "  logic memtoreg, alusrc, regdst, regwrite, jump, pcsrc, zero, dataMemSrc; \n",
    "  logic [2:0] alucontrol;\n",
    "  controller c(instr[31:26], instr[5:0], zero, memtoreg, memwrite, pcsrc, alusrc, regdst, regwrite, jump, alucontrol, dataMemSrc);\n",
    "  datapath dp(clk, reset, memtoreg, pcsrc, alusrc, regdst, regwrite, jump, alucontrol, zero, pc, instr, aluout, writedata, readdata, dataMemSrc);\n",
    "endmodule\n",
    "\n",
    "\n",
    "// ========== CHANGED ========== \n",
    "// added signal dataMemSrc\n",
    "module controller(input logic [5:0] op, funct,\n",
    "                  input logic zero,\n",
    "                  output logic memtoreg, memwrite,\n",
    "                  output logic pcsrc, alusrc,\n",
    "                  output logic regdst, regwrite,\n",
    "                  output logic jump,\n",
    "                  output logic [2:0] alucontrol,\n",
    "                  output logic dataMemSrc);\n",
    "  logic [1:0] aluop;\n",
    "  logic branch;\n",
    "  maindec md(op, memtoreg, memwrite, branch, alusrc, regdst, regwrite, jump, aluop);\n",
    "  aludec ad(funct, aluop, dataMemSrc, alucontrol);\n",
    "  assign pcsrc = branch & zero;\n",
    "endmodule\n",
    "\n",
    "\n",
    "module maindec(input logic [5:0] op,\n",
    "               output logic memtoreg, memwrite,\n",
    "               output logic branch, alusrc,\n",
    "               output logic regdst, regwrite,\n",
    "               output logic jump,\n",
    "               output logic [1:0] aluop);\n",
    "\n",
    "  logic [8:0] controls;\n",
    "  assign {regwrite, regdst, alusrc, branch, memwrite, memtoreg, jump, aluop} = controls;\n",
    "  always @(*) // replacement for always_comb\n",
    "    case(op)\n",
    "      6'b000000: controls <= 9'b110000010; // RTYPE\n",
    "      6'b100011: controls <= 9'b101001000; // LW\n",
    "      6'b101011: controls <= 9'b001010000; // SW\n",
    "      6'b000100: controls <= 9'b000100001; // BEQ\n",
    "      6'b001000: controls <= 9'b101000000; // ADDI\n",
    "      6'b000010: controls <= 9'b000000100; // J\n",
    "      default: controls <= 9'bxxxxxxxxx; // illegal op\n",
    "    endcase\n",
    "endmodule\n",
    "\n",
    "\n",
    "// ========== CHANGED ========== \n",
    "// Added instruction sll \n",
    "module aludec(input logic [5:0] funct,\n",
    "              input logic [1:0] aluop,\n",
    "              output logic dataMemSrc,           // added output for 7.10  \n",
    "              output logic [2:0] alucontrol);\n",
    "  \n",
    "  logic[3:0] control; \n",
    "  assign {alucontrol, dataMemSrc} = control;   \n",
    "  \n",
    "  always @(*) // replacement for always_comb\n",
    "        case(aluop)\n",
    "        2'b00: control <= 4'b0100; // add (for lw/sw/addi)\n",
    "        2'b01: control <= 4'b1100; // sub (for beq)\n",
    "        default: case(funct) // R-type instructions\n",
    "            6'b100000: control <= 4'b0100; // add\n",
    "            6'b100010: control <= 4'b1100; // sub\n",
    "            6'b100100: control <= 4'b0000; // and\n",
    "            6'b100101: control <= 4'b0010; // or\n",
    "            6'b101010: control <= 4'b1110; // slt\n",
    "            6'b000000: control <= 4'b1111; // sll   (added for 7.10) \n",
    "            default: control <= 4'bxxxx; // ???\n",
    "        endcase\n",
    "    endcase\n",
    "endmodule\n",
    "\n",
    "// ========== CHANGED ========== \n",
    "// added signal dataMemSrc + shift logic operation bypassing ALU \n",
    "module datapath(input logic clk, reset,\n",
    "                input logic memtoreg, pcsrc,\n",
    "                input logic alusrc, regdst,\n",
    "                input logic regwrite, jump,\n",
    "                input logic [2:0] alucontrol,\n",
    "                output logic zero,\n",
    "                output logic [31:0] pc,\n",
    "                input logic [31:0] instr,\n",
    "                output logic [31:0] aluout, writedata,\n",
    "                input logic [31:0] readdata, \n",
    "                input logic dataMemSrc);\n",
    "  \n",
    "    logic [4:0] writereg;\n",
    "    logic [31:0] pcnext, pcnextbr, pcplus4, pcbranch;\n",
    "    logic [31:0] signimm, signimmsh;\n",
    "    logic [31:0] srca, srcb;\n",
    "    logic [31:0] result;\n",
    "    logic [31:0] aluout_post; // added for 7.10  \n",
    "  \n",
    "    // next PC logic\n",
    "    flopr #(32) pcreg(clk, reset, pcnext, pc);\n",
    "    adder pcadd1(pc, 32'b100, pcplus4);\n",
    "    sl2 immsh(signimm, signimmsh);\n",
    "    adder pcadd2(pcplus4, signimmsh, pcbranch);\n",
    "    mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc, pcnextbr);\n",
    "    mux2 #(32) pcmux(pcnextbr, {pcplus4[31:28],\n",
    "    instr[25:0], 2'b00}, jump, pcnext);\n",
    "\n",
    "    // register file logic\n",
    "    regfile rf(clk, regwrite, instr[25:21], instr[20:16], writereg, result, srca, writedata);\n",
    "    mux2 #(5) wrmux(instr[20:16], instr[15:11], regdst, writereg);\n",
    "    mux2 #(32) resmux(aluout_post, readdata, memtoreg, result); // changed for 7.10 \n",
    "    signext se(instr[15:0], signimm); \n",
    "  \n",
    "    // ALU logic\n",
    "    mux2 #(32) srcbmux(writedata, signimm, alusrc, srcb);\n",
    "    alu32 alu(srca, srcb, alucontrol, aluout, zero);\n",
    "\n",
    "\t// added sll operation\n",
    "    logic[31:0] sll_out; \n",
    "    assign sll_out = srcb << instr[10:6]; \n",
    "     mux2 #(32) sll_mux(aluout, sll_out, dataMemSrc, aluout_post);\n",
    "   \n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module regfile(input logic clk,\n",
    "               input logic we3,\n",
    "               input logic [4:0] ra1, ra2, wa3,\n",
    "               input logic [31:0] wd3,\n",
    "               output logic [31:0] rd1, rd2);\n",
    "  \n",
    "    logic [31:0] rf[31:0];\n",
    "    // three ported register file\n",
    "    // read two ports combinationally\n",
    "    // write third port on rising edge of clk\n",
    "    // register 0 hardwired to 0\n",
    "    // note: for pipelined processor, write third port\n",
    "    // on falling edge of clk\n",
    "   always @(posedge clk)// replaced for always_ff\n",
    "     if (we3) rf[wa3] <= wd3;\n",
    "            assign rd1 = (ra1 != 0) ? rf[ra1] : 0;\n",
    "            assign rd2 = (ra2 != 0) ? rf[ra2] : 0;\n",
    "  \t\t// added for debugging \n",
    "  \n",
    "  //always @(posedge clk)\n",
    "  //  $display(\"[%d, %d, %d, %d, %d]\",rf[2], rf[3], rf[4], rf[5], rf[7]); // debug logic\n",
    "  \n",
    "endmodule\n",
    "\n",
    "\n",
    "module adder(input logic [31:0] a, b,\n",
    "             output logic [31:0] y);\n",
    "    assign y = a + b;\n",
    "endmodule\n",
    "\n",
    "module sl2(input logic [31:0] a,\n",
    "           output logic [31:0] y);\n",
    "    // shift left by 2\n",
    "    assign y = {a[29:0], 2'b00};\n",
    "endmodule\n",
    "\n",
    "module signext(input logic [15:0] a,\n",
    "               output logic [31:0] y);\n",
    "    assign y = {{16{a[15]}}, a};\n",
    "endmodule\n",
    "\n",
    "\n",
    "module flopr #(parameter WIDTH = 8)\n",
    "              (input logic clk, reset,\n",
    "              input logic [WIDTH-1:0] d,\n",
    "              output logic [WIDTH-1:0] q);\n",
    "  always @(posedge clk, posedge reset) // replaced for always_ff\n",
    "        if (reset) q <= 0;\n",
    "        else q <= d;\n",
    "endmodule\n",
    "\n",
    "\n",
    "module mux2 #(parameter WIDTH = 8)\n",
    "             (input logic [WIDTH-1:0] d0, d1,\n",
    "             input logic s,\n",
    "             output logic [WIDTH-1:0] y);\n",
    "    assign y = s ? d1 : d0;\n",
    "endmodule\n",
    "\n",
    "// taken from 5.9 \n",
    "module alu32(input logic [31:0] A, B,\n",
    "             input logic [2:0] F,\n",
    "             output logic [31:0] Y, \n",
    "             output logic zero);\n",
    "\n",
    "  logic [31:0] S, Bout;\n",
    "  assign Bout = F[2] ? ~B : B;\n",
    "  assign S = A + Bout + F[2];\n",
    "  assign zero = (Y==32'b0); \n",
    "  always@(*)\n",
    "    case (F[1:0])\n",
    "      2'b00: Y <= A & Bout;\n",
    "      2'b01: Y <= A | Bout;\n",
    "      2'b10: Y <= S;\n",
    "      2'b11: Y <= S[31];\n",
    "    endcase\n",
    "\n",
    "endmodule\n",
    "```\n",
    "<b>Test Code</b>\n",
    "\n",
    "```\n",
    "module testbench();\n",
    "  logic clk;\n",
    "  logic reset;\n",
    "  logic [31:0] writedata, dataadr;\n",
    "  logic memwrite;\n",
    "\n",
    "  // instantiate device to be tested\n",
    "  top dut (clk, reset, writedata, dataadr, memwrite);\n",
    "\n",
    "  // initialize test\n",
    "  initial\n",
    "    begin\n",
    "    reset <= 1; # 22; reset <= 0;\n",
    "    end\n",
    "\n",
    "  // generate clock to sequence tests\n",
    "  always\n",
    "    begin\n",
    "    clk <= 1; # 5; clk <= 0; # 5;\n",
    "    end\n",
    "\n",
    "  // check results\n",
    "  always @(negedge clk)\n",
    "    begin\n",
    "      if (memwrite) \n",
    "        begin\n",
    "          if (dataadr===84 & writedata===56) begin\n",
    "              $display(\"Simulation succeeded\");\n",
    "              $stop;\n",
    "          end \n",
    "      else \n",
    "        if (dataadr !==80) \n",
    "          begin\n",
    "              $display(\"Simulation failed\");\n",
    "              $stop;\n",
    "            end\n",
    "      end\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module top(input logic clk, reset,\n",
    "           output logic [31:0] writedata, dataadr,\n",
    "           output logic memwrite);\n",
    "  logic [31:0] pc, instr, readdata;\n",
    "\n",
    "  // instantiate processor and memories\n",
    "  mips mips(clk, reset, pc, instr, memwrite, dataadr, writedata, readdata);\n",
    "  imem imem(pc[7:2], instr);\n",
    "  dmem dmem(clk, memwrite, dataadr, writedata, readdata);\n",
    "endmodule\n",
    "\n",
    "\n",
    "module dmem(input logic clk, we,\n",
    "            input logic [31:0] a, wd,\n",
    "            output logic [31:0] rd);\n",
    "  logic [31:0] RAM[63:0];\n",
    "  assign rd = RAM[a[31:2]]; // word aligned\n",
    "  always @(posedge clk) // reaplaced always_ff\n",
    "  if (we) RAM[a[31:2]] <= wd;\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module imem(input logic [5:0] a,\n",
    "            output logic [31:0] rd);\n",
    "  logic [31:0] RAM[63:0];\n",
    "  initial\n",
    "    $readmemh(\"memfile.dat\", RAM);\n",
    "    assign rd = RAM[a]; // word aligned\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "upper-fourth",
   "metadata": {},
   "source": [
    "#### Exercise 7.12\n",
    "\n",
    "`jal`, `lh` and `jr` are functional, but not `srl`. \n",
    "\n",
    "<b> Verilog Code</b> \n",
    "```\n",
    "// ========== UPDATED ==========\n",
    "// added control signal jumpR\n",
    "// Generalized control signals  regdst, alusrc and memtoreg to 2 bits. \n",
    "module mips(input logic clk, reset,\n",
    "            output logic [31:0] pc,\n",
    "            input logic [31:0] instr,\n",
    "            output logic memwrite,\n",
    "            output logic [31:0] aluout, writedata,\n",
    "            input logic [31:0] readdata);\n",
    "  logic regwrite, jump, pcsrc, zero, jumpR; \n",
    "  logic [1:0] regdst, alusrc, memtoreg;\n",
    "  logic [5:0] aluCtrlOutput;\n",
    "  \n",
    "  logic [3:0] alucontrol;\n",
    "  controller c(instr[31:26], instr[5:0], zero, memtoreg, memwrite, pcsrc, alusrc, regdst, regwrite, jump, alucontrol, jumpR, aluCtrlOutput);\n",
    "  datapath dp(clk, reset, memtoreg, pcsrc, alusrc, regdst, regwrite, jump, alucontrol, zero, pc, instr, aluout, writedata, readdata, jumpR, aluCtrlOutput);\n",
    "endmodule\n",
    "\n",
    "\n",
    "// ========== UPDATED ==========\n",
    "// added output control signal jumpR\n",
    "// Generalized control signals  regdst, alusrc and memtoreg to 2 bits while preserving arguments orderse\n",
    "module controller(input logic [5:0] op, funct,\n",
    "                  input logic zero,\n",
    "                  output logic [1:0] memtoreg, \n",
    "\t\t\t\t  output logic memwrite, pcsrc, \n",
    "\t\t\t\t  output logic [1:0] alusrc,\n",
    "                  output logic [1:0] regdst, \n",
    "\t\t\t\t  output logic regwrite,\n",
    "                  output logic jump,\n",
    "                  output logic [3:0] alucontrol,\n",
    "\t\t\t\t  output logic jumpR, \n",
    "\t\t\t\t  output logic [5:0] aluCtrlOutput\n",
    ");\n",
    "\t\t\t\t\n",
    "\t\t\t\n",
    "  logic [1:0] aluop;\n",
    "  logic branch;\n",
    "  logic RegWriteMainDec; \n",
    "  //logic [5:0] aluCtrlOutput;\n",
    "  logic RegWriteALU; \n",
    "  \n",
    "  maindec md(op, memtoreg, memwrite, branch, alusrc, regdst, RegWriteMainDec, jump, aluop);\n",
    "  aludec ad(funct, aluop, aluCtrlOutput);\n",
    "  \n",
    "  assign jumpR = aluCtrlOutput[1]; \n",
    "  assign RegWriteALU = aluCtrlOutput[0];\n",
    "  assign alucontrol = aluCtrlOutput[5:2];\n",
    "  \n",
    "  //always @(RegWriteALU, RegWriteMainDec)\n",
    "  //  $display(\" RegWriteALU, RegWriteMainDec = [%b, %b]\",RegWriteALU, RegWriteMainDec); // debug logic\n",
    "  \n",
    "  assign regwrite = RegWriteALU | RegWriteMainDec; // based on third truth table added in 7.\n",
    "  assign pcsrc = branch & zero;\n",
    "endmodule\n",
    "\n",
    "// ========== UPDATED ==========\n",
    "// updated truth table and control vector \n",
    "module maindec(input logic [5:0] op,\n",
    "               output logic [1:0] memtoreg, \n",
    "\t\t\t   output logic memwrite,\n",
    "               output logic branch, \n",
    "               output logic [1:0] alusrc, regdst, \n",
    "\t\t\t   output logic RegWriteMainDec,\n",
    "               output logic jump,\n",
    "               output logic [1:0] aluop);\n",
    "\n",
    "  logic [11:0] controls;\n",
    "  assign {RegWriteMainDec, regdst, alusrc, branch, memwrite, memtoreg, jump, aluop} = controls;\n",
    "  always @(*) // replacement for always_comb\n",
    "    case(op)\n",
    "      6'b000000: controls <= 12'b001000000010; // RTYPE (+SRL, JR)\n",
    "      6'b100011: controls <= 12'b100010001000; // LW\n",
    "      6'b101011: controls <= 12'b000010100000; // SW\n",
    "      6'b000100: controls <= 12'b000001000001; // BEQ\n",
    "      6'b001000: controls <= 12'b100010000000; // ADDI\n",
    "      6'b000010: controls <= 12'b000000000100; // J\n",
    "\t  6'b000011: controls <= 12'b110000010100; // JAL\n",
    "      6'b100001: controls <= 12'b100010011000; // LH\n",
    "      default: controls <= 12'bxxxxxxxxxxxx; // illegal op\n",
    "    endcase\n",
    "endmodule\n",
    "\n",
    "// ========== UPDATED ==========\n",
    "// updated truth table and aluCtrlOutput vector \n",
    "module aludec(input logic [5:0] funct,\n",
    "              input logic [1:0] aluop,\n",
    "              output logic [5:0] aluCtrlOutput);\n",
    "    always @(*) // replacement for always_comb\n",
    "        case(aluop)\n",
    "        2'b00: aluCtrlOutput <= 6'b001010; // add (for lw/sw/addi)\n",
    "        2'b01: aluCtrlOutput <= 6'b101010; // sub (for beq)\n",
    "        default: case(funct) // R-type instructions\n",
    "            6'b100000: aluCtrlOutput <= 6'b001011; // add\n",
    "            6'b100010: aluCtrlOutput <= 6'b101011; // sub\n",
    "            6'b100100: aluCtrlOutput <= 6'b000011; // and\n",
    "            6'b100101: aluCtrlOutput <= 6'b000111; // or\n",
    "            6'b101010: aluCtrlOutput <= 6'b101111; // slt\n",
    "\t\t\t6'b000010: aluCtrlOutput <= 6'b000111; // srl (ADDED)\n",
    "            6'b001000: aluCtrlOutput <= 6'b101100; // jr (ADDED) \n",
    "            default: aluCtrlOutput <= 6'bxxxxxx; // ???\n",
    "        endcase\n",
    "    endcase\n",
    "\t\n",
    "\t\n",
    "\t  //always @(aluCtrlOutput, aluop)\n",
    "\t//\t$display(\" aluCtrlOutput, funct = [%d, %d]\",aluCtrlOutput, funct); // debug logic\n",
    "endmodule\n",
    "\n",
    "// ========== UPDATED ==========\n",
    "// Updated input signal size, added jumpR, added 2:1 multiplexor + updated 3 other mutliplexors \n",
    "module datapath(input logic clk, reset,\n",
    "                input logic [1:0] memtoreg, \n",
    "\t\t\t\tinput logic pcsrc,\n",
    "                input logic [1:0] alusrc, regdst,\n",
    "                input logic regwrite, jump,\n",
    "                input logic [3:0] alucontrol,\n",
    "                output logic zero,\n",
    "                output logic [31:0] pc,\n",
    "                input logic [31:0] instr,\n",
    "                output logic [31:0] aluout, writedata,\n",
    "                input logic [31:0] readdata, \n",
    "\t\t\t\tinput logic jumpR,\n",
    "\t\t\t\tinput logic [5:0] aluCtrlOutput\n",
    "\t\t\t\t);\n",
    "\t\t\t\t\n",
    "\tlogic [4:0] writereg;\n",
    "\tlogic [31:0] pcnext, pcnextbr, pcplus4, pcbranch;\n",
    "\tlogic [31:0] signimm, signimmsh;\n",
    "\tlogic [31:0] srca, srcb;\n",
    "\tlogic [31:0] result;\n",
    "\tlogic [4:0] shamt; \n",
    "\tlogic [31:0] pcnextnext; \n",
    "  \tlogic[15:0] RCLower; \n",
    "  \tassign RCLower = readdata[15:0];\n",
    "\t\n",
    "\t// Update: changed pcnext for pcnextnext\n",
    "    // next PC logic\n",
    "\tflopr #(32) pcreg(clk, reset, pcnextnext, pc);\n",
    "\t \n",
    "    adder pcadd1(pc, 32'b100, pcplus4);\n",
    "    sl2 immsh(signimm, signimmsh);\n",
    "    adder pcadd2(pcplus4, signimmsh, pcbranch);\n",
    "    mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc, pcnextbr);\n",
    "    mux2 #(32) pcmux(pcnextbr, {pcplus4[31:28], instr[25:0], 2'b00}, jump, pcnext);\n",
    "\t\n",
    "\n",
    "\t// Update: Added 2:1 multiplexor controlled by jumpR between PC register and jump multiplexor\n",
    "\tmux2 #(32) pcmux2(srca, pcnext, jumpR, pcnextnext);\n",
    "\n",
    "    // register file logic\n",
    "    regfile rf(clk, regwrite, instr[25:21], instr[20:16], writereg, result, srca, writedata, aluCtrlOutput);\n",
    "    \n",
    "\t\n",
    "\t// Update regdst multiplexor\n",
    "\t// mux2 #(5) wrmux(instr[20:16], instr[15:11], regdst, writereg);\n",
    "  mux4 #(5) wrmux(instr[20:16], instr[15:11], 5'b11111, 5'bxxxxx, regdst, writereg);\n",
    "    \n",
    "\t\n",
    "\t// Update MemToReg multiplexor \n",
    "\t// mux2 #(32) resmux(aluout, readdata, memtoreg, result);\n",
    "  mux4 #(32) resmux(aluout, readdata, pcplus4, {{16{RCLower[15]}}, RCLower}, memtoreg, result); \n",
    "\t\n",
    "    signext se(instr[15:0], signimm);\n",
    "\n",
    "    // ALU logic\n",
    "    // Update ALU logic multiplexor \n",
    "\t// mux2 #(32) srcbmux(writedata, signimm, alusrc, srcb);\n",
    "  assign shamt = instr[10:6];\n",
    "\tmux4 #(32) srcbmux(writedata, signimm, 32'b0, {{27{shamt[4]}}, shamt}, alusrc, srcb); \n",
    "\n",
    "\n",
    "    alu32 alu(srca, srcb, alucontrol, aluout, zero);\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module regfile(input logic clk,\n",
    "               input logic we3,\n",
    "               input logic [4:0] ra1, ra2, wa3,\n",
    "               input logic [31:0] wd3,\n",
    "               output logic [31:0] rd1, rd2,\n",
    "\t\t\t   input logic [5:0] aluCtrlOutput\n",
    "\t\t\t   );\n",
    "    \n",
    "\t\n",
    "\tlogic [31:0] rf[31:0];\n",
    "    // three   ported register file\n",
    "    // read two ports combinationally\n",
    "    // write third port on rising edge of clk\n",
    "    // register 0 hardwired to 0\n",
    "    // note: for pipelined processor, write third port\n",
    "    // on falling edge of clk\n",
    "   always @(posedge clk)// replaced for always_ff\n",
    "        if (we3) rf[wa3] <= wd3;\n",
    "              assign rd1 = (ra1 != 0) ? rf[ra1] : 0;\n",
    "            assign rd2 = (ra2 != 0) ? rf[ra2] : 0;\n",
    "    \n",
    "   always @(posedge clk)\n",
    "     $display(\"[%d, %d, %d, %d, %d], we3 = %b, aluCtrlOutput = %b\",rf[2], rf[3], rf[4], rf[5], rf[7], we3, aluCtrlOutput); // debug logic\n",
    "  \n",
    "endmodule\n",
    "\n",
    "\n",
    "module adder(input logic [31:0] a, b,\n",
    "             output logic [31:0] y);\n",
    "    assign y = a + b;\n",
    "endmodule\n",
    "\n",
    "module sl2(input logic [31:0] a,\n",
    "           output logic [31:0] y);\n",
    "    // shift left by 2\n",
    "    assign y = {a[29:0], 2'b00};\n",
    "endmodule\n",
    "\n",
    "module signext(input logic [15:0] a,\n",
    "               output logic [31:0] y);\n",
    "    assign y = {{16{a[15]}}, a};\n",
    "endmodule\n",
    "\n",
    "\n",
    "module flopr #(parameter WIDTH = 8)\n",
    "              (input logic clk, reset,\n",
    "              input logic [WIDTH-1:0] d,\n",
    "              output logic [WIDTH-1:0] q);\n",
    "  always @(posedge clk, posedge reset) // replaced for always_ff\n",
    "        if (reset) q <= 0;\n",
    "        else q <= d;\n",
    "endmodule\n",
    "\n",
    "\n",
    "module mux2 #(parameter WIDTH = 8)\n",
    "             (input logic [WIDTH-1:0] d0, d1,\n",
    "             input logic s,\n",
    "             output logic [WIDTH-1:0] y);\n",
    "    assign y = s ? d1 : d0;\n",
    "endmodule\n",
    "\n",
    "// ADDED mux4\n",
    "module mux4 #(parameter WIDTH = 8)\n",
    "\t\t\t(input logic [WIDTH-1:0] d0, d1, d2, d3,\n",
    "\t\t\tinput logic [1:0] s,\n",
    "\t\t\toutput logic [WIDTH-1:0] y);\n",
    "\tassign y = s[1] ? (s[0] ? d3 : d2): (s[0] ? d1 : d0);\n",
    "endmodule\n",
    "\n",
    "// taken from 5.9 \n",
    "module alu32(input logic [31:0] A, B,\n",
    "             input logic [3:0] F, // updated input control vector to 4 digits\n",
    "             output logic [31:0] Y, \n",
    "             output logic zero);\n",
    "\n",
    "  logic [31:0] S, Bout;\n",
    "  assign Bout = F[3] ? ~B : B;\n",
    "  assign S = A + Bout + F[3];\n",
    "  assign zero = (Y==32'b0); \n",
    "  always@(*)\n",
    "    case (F[2:0])\n",
    "      3'b000: Y <= A & Bout;\n",
    "      3'b001: Y <= A | Bout;\n",
    "      3'b010: Y <= S;\n",
    "      3'b011: Y <= S[31];\n",
    "\t  3'b100: Y <= A >> B; // added shift right operation   \n",
    "    endcase\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b>Test Module</b> \n",
    "```\n",
    "module testbench();\n",
    "  logic clk;\n",
    "  logic reset;\n",
    "  logic [31:0] writedata, dataadr;\n",
    "  logic memwrite;\n",
    "\n",
    "  // instantiate device to be tested\n",
    "  top dut (clk, reset, writedata, dataadr, memwrite);\n",
    "\n",
    "  // initialize test\n",
    "  initial\n",
    "    begin\n",
    "    reset <= 1; # 22; reset <= 0;\n",
    "    end\n",
    "\n",
    "  // generate clock to sequence tests\n",
    "  always\n",
    "    begin\n",
    "    clk <= 1; # 5; clk <= 0; # 5;\n",
    "    end\n",
    "\n",
    "  // check results\n",
    "  always @(negedge clk)\n",
    "    \n",
    "    \n",
    "    if (memwrite & dataadr===88) \n",
    "      begin\n",
    "      $stop;\n",
    "      end\n",
    "        //begin\n",
    "        //      if (dataadr===84 & writedata===7) begin\n",
    "        //      $display(\"Simulation succeeded\");\n",
    "        //      $stop;\n",
    "        //  end \n",
    "      //else \n",
    "        //if (dataadr !==80) \n",
    "        //  begin\n",
    "        //      $display(\"Simulation failed\");\n",
    "        //      $stop;\n",
    "        //    end\n",
    "      // end\n",
    "    //end\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module top(input logic clk, reset,\n",
    "           output logic [31:0] writedata, dataadr,\n",
    "           output logic memwrite);\n",
    "  logic [31:0] pc, instr, readdata;\n",
    "\n",
    "  // instantiate processor and memories\n",
    "  mips mips(clk, reset, pc, instr, memwrite, dataadr, writedata, readdata);\n",
    "  imem imem(pc[7:2], instr);\n",
    "  dmem dmem(clk, memwrite, dataadr, writedata, readdata);\n",
    "endmodule\n",
    "\n",
    "\n",
    "module dmem(input logic clk, we,\n",
    "            input logic [31:0] a, wd,\n",
    "            output logic [31:0] rd);\n",
    "  logic [31:0] RAM[63:0];\n",
    "  assign rd = RAM[a[31:2]]; // word aligned\n",
    "  always @(posedge clk) // reaplaced always_ff\n",
    "  if (we) RAM[a[31:2]] <= wd;\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module imem(input logic [5:0] a,\n",
    "            output logic [31:0] rd);\n",
    "  logic [31:0] RAM[63:0];\n",
    "  initial\n",
    "    $readmemh(\"memfile.dat\", RAM);\n",
    "    assign rd = RAM[a]; // word aligned\n",
    "endmodule\n",
    "\n",
    "```\n",
    "\n",
    "\n",
    "<b> Test Input</b> \n",
    "```\n",
    "# Assembly                    Description               Address    Machine\n",
    "main:   addi  $2, $0, 5       # initialize $2 = 5       0          20020005  \n",
    "        addi  $3, $0, 12      # initialize $3 = 12      4          2003000c  \n",
    "        addi  $7, $3, −9      # initialize $7 = 3       8          2067fff7  \n",
    "        or    $4, $7, $2      # $4 = (3 OR 5) = 7       c          00e22025  \n",
    "        and   $5, $3, $4      # $5 = (12 AND 7) = 4     10         00642824  \n",
    "        add   $5, $5, $4      # $5 = 4 + 7 = 11         14         00a42820  \n",
    "        beq   $5, $7, end     # shouldn't be taken      18         10a7000a  \n",
    "        slt   $4, $3, $4      # $4 = 12 < 7 = 0         1c         0064202a  \n",
    "        beq   $4, $0, around  # should be taken         20         10800001  \n",
    "        addi  $5, $0, 0       # shouldn’t happen        24         20050000  \n",
    "around: slt   $4, $7, $2      # $4 = 3 < 5 = 1          28         00e2202a  \n",
    "\t\tadd   $7, $4, $5      # $7 = 1 + 11 = 12        2c         00853820  \n",
    "\t\tsub   $7, $7, $2      # $7 = 12 − 5 = 7         30         00e23822  \n",
    "\t\tsw    $7, 68($3)      # [80] = 7                34         ac670044  \n",
    "\t\tlw    $2, 80($0)      # $2 = [80] = 7           38         8c020050  \n",
    "\t\tj end                 # should be taken         3c         08000011  \n",
    "\t\taddi  $2, $0, 1       # shouldn't happen        40         20020001  \n",
    "end:    sw    $2, 84($0)      # write mem[84] = 7       44         ac020054  \n",
    "============================================================================== ADDED \n",
    "\t\taddi  $2, $2, 33      # $2 = 7 + 33 = 40        48         20420021\n",
    "\t\tsrl   $2, $2, 3       # $2 = 40 >> 3 = 5        4c         000210C2 // did not work\n",
    "        jal   point           # should be taken         50         0C000016 // worked \n",
    "\t\tj     final           # should be taken         54         08000019\n",
    "point: \tsw    $5, 80($0)      # [80] = 11               58         AC050050\n",
    "\t\tlh    $2, 80($0)      # $2 = 11                 5c         84020050 // worked \n",
    "\t\tjr    $31             # jump to return address  60         03E00008 // worked\n",
    "final:  addi  $5, $5, 1       # $5 = 11 + 1 = 12        64         20A50001\n",
    "        addi  $5, $5, 1       # $5 = 12 + 1 = 13        68         20A50001\n",
    "\t\t$2, 88($0)            # write mem[88] = 11      44         AC020058  \n",
    "```\n",
    "\n",
    "<b>memfile.dat</b>\n",
    "```\n",
    "20020005\n",
    "2003000c\n",
    "2067fff7\n",
    "00e22025\n",
    "00642824\n",
    "00a42820\n",
    "10a7000a\n",
    "0064202a\n",
    "10800001\n",
    "20050000\n",
    "00e2202a\n",
    "00853820\n",
    "00e23822\n",
    "ac670044\n",
    "8c020050\n",
    "08000011\n",
    "20020001\n",
    "ac020054\n",
    "20420021\n",
    "000210C2\n",
    "0C000016\n",
    "08000019\n",
    "AC050050\n",
    "84020050\n",
    "03E00008\n",
    "20A50001\n",
    "20A50001\n",
    "AC020058\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "hawaiian-throat",
   "metadata": {},
   "source": [
    "#### Exercise 7.13\n",
    "\n",
    "To make things more interesting, all instructions are added together. All modification to are highlighted in blue. <br> \n",
    "\n",
    "(a) The `srlv` instruction can be implemented by updating the hardware of the ALU such that it can handle right logical shift operation (see bottom ALU schematic). Additionally, it does not require an update in the state machine since r-type instructions are already handled, although it does require an update of the `ALU Decoder` since a new instruction function is handled (see ALU decoding truth table below). \n",
    "\n",
    "\n",
    "(b) The `ori` operation instruction can be implemented by adding state 9 to the control unit's FSM (see updated control unit's FSM schematic below). It also requires an update of the `ALU Decoder` truth table. \n",
    "\n",
    "\n",
    "(c) The `xori` operation instruction can be implemented by adding state 10 to the control unit's FSM. This instruction also requires an update of the hardware of the ALU such that it can handle xor instruction (see bottom ALU schematic). The `ALUOp` needs another bit to include the request for the ALU's `xor` operator since `xori` is an I-type instruction.  \n",
    "\n",
    "(d) `jr` instruction can be implemented multiple ways. The method chosen here is to add state 11 to the FSM while updating the multi-cycle processor such `SrcA` can bypass the ALU through the 2-bit `PCSrc` signal. \n",
    "\n",
    "<img src=\"images\\P7_13_ALUDecTruthTable.png\" />\n",
    "\n",
    "<img src=\"images\\P7_13_ALU.PNG\" />\n",
    "\n",
    "<img src=\"images\\P7_13_MIPS.PNG\" />\n",
    "\n",
    "<img src=\"images\\P7_13_FSM.PNG\" />"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "protected-membership",
   "metadata": {},
   "source": [
    "#### Exercise 7.14"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "homeless-grocery",
   "metadata": {},
   "source": [
    "#### Exercise 7.15\n",
    "\n",
    "The base multi-cycle processor (figure 7.27) does not allow to override the value of `$rs`. This can be corrected by updating the `RegDst` multiplexor such that it can use `instr_[25:21]`. Since the multi-cycle processor allows for an arbitrary amount of register write per instruction, there is no need to alter the register file.  \n",
    "\n",
    "\n",
    "<img src=\"images\\P7_15.PNG\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "rental-movie",
   "metadata": {},
   "source": [
    "#### Exercise 7.16\n",
    "\n",
    "1. <b>Data path changes needed:</b> The register file for floating points must be added, along with a single precision multiplier and adder. A register must also be added at the output of the floating points register files in order to create state `S9` in the control FSM where the register file for floating point is overriden. \n",
    "\n",
    "2. <b>Control path changes needed:</b> \n",
    "The only additional control signal control needed is `regWriteFloat` which must be set to 1 in state `S9`. `FloatFlip` and `FloatWriteSrc` could also be added as control signals but it is more convenient to substitute them for bits contained in the `instr` signal. \n",
    "\n",
    "\n",
    "\n",
    "<img src=\"images\\P7_16_table.PNG\"/>\n",
    "<img src=\"images\\P7_16_MIPS.PNG\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "worth-vegetation",
   "metadata": {},
   "source": [
    "#### Exercise 7.17\n",
    "The controls FSM from 7.16 only need to change. State `S9` must be emptied from any action (since nothing happens during the first cycle of a floating point multiplication/addition) and state `S9` must transition to a new state `S10` where `RegWritefloat = 1`. \n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "internal-career",
   "metadata": {},
   "source": [
    "#### Exercise 7.18\n",
    "\n",
    "The critical path of the multistep MIPS processor has a delay of `325 ps` and is between the `PC` register and the `instr` register. On the other hand, the second largest critical path has a delay of `300 ps` and is between the register file output register and `PC` register. \n",
    "\n",
    "\n",
    "The biggest contributor of the critical path delay is the memory read, which takes `250 ps` of the `325 ps`. Reducing the memory read delay by `25 ps` would be just enough to match the delays of the first and second largest critical paths. \n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "german-watson",
   "metadata": {},
   "source": [
    "#### Exercise 7.19\n",
    "\n",
    "The ALU delay in the multicycle processor does not influence the delay of the critical path. Therefore, reducing the ALU delay by `20ps` would not reduce the baseline `325ps` cycle time of the MIPS multicycle processor. \n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "lucky-evans",
   "metadata": {},
   "source": [
    "#### Exercise 7.20\n",
    "\n",
    "\n",
    "$0.25(5) + 0.1(4) + 0.11(3) + 0.02(3) + 0.52(4) = 4.12$ CPI on average\n",
    "\n",
    "\n",
    "$(4.12 \\text{cycle/instruction})(100 \\cdot 10^9\\text{instruction})(325 \\cdot 10^{-9}s/\\text{cycle}) = 133900\\text{s} = 37.194 \\text{hr}$"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ordered-choice",
   "metadata": {},
   "source": [
    "#### Exercise 7.21\n",
    "\n",
    "Below is a suggested multicycle MIPS architecture that accomodates a single input/output port for the register file. Note that: \n",
    "1. State `S1` is modified such that it only store the value of the first register. \n",
    "2. State `Sx` is added. It is used to store the value of the second register. It is also the only state where the register `AluResult` is momentarily disabled in order to store the information needed if the FSM transitions to state `S8` after `Sx`. \n",
    "3. The new state `Sx` is needed only for `r-type` instruction and `beq` since they use the second register read of the register file. \n",
    "4. The control signal `RegDst` is removed and replaced with a more regeral control signal `RegId` which is used both to pick a register to read or write. \n",
    "\n",
    "<img src=\"images\\P7_21_MIPS.PNG\"/>\n",
    "<img src=\"images\\P7_21_FSM.PNG\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ceramic-repository",
   "metadata": {},
   "source": [
    "#### Exercise 7.22\n",
    "\n",
    "\n",
    "$0.25(5) + 0.1(4) + 0.11(3 + 1) + 0.02(3) + 0.52(4 + 1) = 4.75$ CPI on average\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "controlled-wrist",
   "metadata": {},
   "source": [
    "#### Exercise 7.23\n",
    "\n",
    "In this machine code instruction: \n",
    "1. `beq` has a CPI of 3 and is executed 6 times\n",
    "2. `addi` has a CPI of 4 and is executed 6 times\n",
    "3. `j` has a CPI of 3 and is executed 5 time\n",
    "\n",
    "Hence, the program takes 57 cycles to run. \n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "mysterious-inventory",
   "metadata": {},
   "source": [
    "#### Exercise 7.24"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "burning-force",
   "metadata": {},
   "source": [
    "#### Exercise 7.25"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "based-beach",
   "metadata": {},
   "source": [
    "#### Exercise 7.26\n",
    "\n",
    "### Verilog Code\n",
    "```\n",
    "module top(input logic clk, reset,\n",
    "\t\t\toutput logic [31:0] writedata, adr,\n",
    "\t\t\toutput logic memwrite);\n",
    "\n",
    "logic [31:0] readdata;\n",
    "// instantiate processor and memories\n",
    "mips mips(clk, reset, adr, writedata, memwrite, readdata);\n",
    "mem mem(clk, memwrite, adr, writedata, readdata);\n",
    "endmodule\n",
    "\n",
    "\n",
    "module mips(input  logic clk, reset,\n",
    "\t\t\toutput logic [31:0] adr, writedata,\n",
    "\t\t\toutput logic memwrite,\n",
    "\t\t\tinput  logic [31:0] readdata);\n",
    "\t\t\t\n",
    "\tlogic memtoreg, regDst, RegWrite, IorD, AluSrcA, ir_write, branch, pcwrite;\n",
    "\tlogic [1:0] AluSrcB, pc_src; \n",
    "\tlogic [2:0] ALUCtrl;\n",
    "\tlogic [31:0] instr; \n",
    "\t\n",
    "  controller c(clk, instr[31:26], instr[5:0], reset, IorD, memwrite, ir_write, pcwrite, branch, pc_src, ALUCtrl, AluSrcB, AluSrcA, RegWrite, regDst, memtoreg);\n",
    "  datapath dp(clk, reset, memtoreg, regDst, RegWrite, ALUCtrl, writedata, IorD, AluSrcB, pc_src, AluSrcA, ir_write, branch, pcwrite, adr, readdata, instr);\n",
    "  \n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module controller(input logic clk,\n",
    "\t\t\t\t  input logic [5:0] Op, \n",
    "                  input logic [5:0] Funct,\n",
    "                  input logic reset,\n",
    "\t\t\t\t  output logic IorD, MemWrite, IRWrite, PCWrite, Branch, \n",
    "\t\t\t\t  output logic [1:0] PCSrc, \n",
    "                  output logic [2:0] ALUCtrl,\n",
    "\t\t\t\t  output logic [1:0] AluSrcB, \n",
    "\t\t\t\t  output logic AluSrcA, RegWrite, regDst, memtoreg); \n",
    "  \n",
    "  \n",
    "  typedef enum logic [3:0] {S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12} statetype; \n",
    "  statetype state, nextstate;\n",
    "    \t \n",
    "\t// state register \n",
    "\talways @(posedge clk, posedge reset)\n",
    "\t\tif (reset) state <= S0; \n",
    "\t\telse state <= nextstate; \n",
    "\t\n",
    "  logic [1:0] ALUOp; \n",
    "\t\t\n",
    "  logic[14:0] out; \n",
    "  assign {IorD, MemWrite, IRWrite, PCWrite, Branch, PCSrc, ALUOp, AluSrcB, AluSrcA, RegWrite, regDst, memtoreg} = out;\n",
    "\t\n",
    "// next state logic \n",
    "  always @(*)\n",
    "\t\tcase (state) \n",
    "\t\t\tS0: \n",
    "              begin\n",
    "                out  = 15'b001100000010000; \n",
    "                nextstate = S1; \n",
    "              end\n",
    "\t\t\tS1:\n",
    "              begin\n",
    "                out  = 15'b000000000110000;\n",
    "                casez(Op)\n",
    "                  6'b10?011: nextstate = S2; // LW or SW\n",
    "                  6'b000000: nextstate = S6; // R-type\n",
    "                  6'b000100: nextstate = S8; // BEQ\n",
    "                  6'b001000: nextstate = S9; // ADDI\n",
    "                  6'b000010: nextstate = S11; // JUMP\n",
    "                  default: nextstate = S12; // error\n",
    "                endcase\n",
    "              end\n",
    "          S2: \n",
    "              begin\n",
    "                out  = 15'b000000000101000;\n",
    "                if (Op == 6'b101011) nextstate = S5; \n",
    "                else nextstate = S3; \n",
    "              end\n",
    "\t\t\tS3: \n",
    "              begin\n",
    "                out  = 15'b100000000000000;\n",
    "                nextstate = S4; \n",
    "              end\n",
    "\t\t\tS4:\n",
    "              begin\n",
    "                out  = 15'b000000000000101; \n",
    "                nextstate = S0; \n",
    "              end\n",
    "\t\t\tS5: \n",
    "              begin\n",
    "                out  = 15'b110000000000000;\n",
    "                nextstate = S0; \n",
    "              end\n",
    "\t\t\tS6: \n",
    "              begin\n",
    "                out  = 15'b000000010001000;\n",
    "                nextstate = S7; \n",
    "              end\n",
    "\t\t\tS7: \n",
    "              begin\n",
    "                out  = 15'b000000000000110;\n",
    "                nextstate = S0; \n",
    "              end\n",
    "\t\t\tS8: \n",
    "              begin\n",
    "                out  = 15'b000010101001000;\n",
    "                nextstate = S0; \n",
    "              end\n",
    "\t\t\tS9: \n",
    "              begin\n",
    "                out  = 15'b000000000101000;\n",
    "                nextstate = S10; \n",
    "              end\n",
    "\t\t\tS10: \n",
    "              begin\n",
    "                out = 15'b000000000000100;\n",
    "                nextstate = S0; \n",
    "              end\n",
    "\t\t\tS11: \n",
    "              begin\n",
    "                out = 15'b000101000000000;\n",
    "                nextstate = S0; \n",
    "              end\n",
    "         \n",
    "\t\t\tdefault: nextstate = S12; \n",
    "        endcase\n",
    "\n",
    "  // ALUControl Logic \n",
    "  always@(*) \n",
    "    casez({ALUOp,Funct}) \n",
    "      8'b00??????: ALUCtrl = 010; // add\n",
    "      8'b?1??????: ALUCtrl = 110; // subtract \n",
    "      8'b1?100000: ALUCtrl = 010; // add\n",
    "      8'b1?100010: ALUCtrl = 110; // subtract\n",
    "      8'b1?100100: ALUCtrl = 000; // and \n",
    "      8'b1?100101: ALUCtrl = 001; // or \n",
    "      8'b1?101010: ALUCtrl = 111; // set less than \n",
    "    endcase\n",
    "  \n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "// DATAPATH ========================================\n",
    "module datapath(input logic clk, reset,\n",
    "\t\t\t\tinput logic memtoreg,\n",
    "\t\t\t\tinput logic regdst,\n",
    "\t\t\t\tinput logic regwrite,\n",
    "\t\t\t\tinput logic [2:0] alucontrol,\n",
    "\t\t\t\toutput logic [31:0] writedata,\n",
    "\t\t\t\tinput logic IorD, \n",
    "\t\t\t\tinput logic [1:0] alusrc_b, pc_src, \n",
    "\t\t\t\tinput logic alusrc_a,\n",
    "\t\t\t\tinput logic ir_write,\n",
    "\t\t\t\tinput logic branch, pcwrite,\n",
    "\t\t\t\toutput logic [31:0] adr, \n",
    "\t\t\t\tinput logic [31:0] rd,\n",
    "\t\t\t\toutput logic [31:0] instr);\n",
    "\t\t\n",
    "  \n",
    "  // debug \n",
    "  //    always@(negedge clk)\n",
    "  //      $display(\"IorD, alu_out = %b, %h\", IorD, alu_out);\n",
    "  // debug \n",
    "//      always@(negedge clk)\n",
    "//        $display(\"alusrc_a, srca, srcb, pc, pcen, reset, alu_result, pc_src, pcnext = %b, %h, %h, %h, %b, %b, %h, %h, %h\", alusrc_a, srca, srcb, pc , pcen, reset, alu_result, pc_src, pcnext);\n",
    "     // always@(negedge clk)\n",
    "     //   $display(\"srca, srca, alu_result, alucontrol =  %h, %h, %h, %h\", srca, srcb, alu_result, alucontrol); \n",
    "\n",
    "  \n",
    "\tlogic [31:0] pcnext, pc;\n",
    "\tlogic pcen, zero; \n",
    "\tlogic [31:0] data, wd3, rd1, rd2;\n",
    "\tlogic [4:0] wa3; \n",
    "\tlogic [31:0] signimm;\n",
    "\tlogic [31:0] srca, srcb;\n",
    "\tlogic [31:0] a_sig, b_sig;\n",
    "\tlogic [31:0] alu_result, alu_out; \n",
    "\tlogic [31:0] pc_jump; \n",
    "\n",
    "\t\n",
    "\tassign pcen = (branch & zero) | pcwrite; \n",
    "\t\n",
    "  \n",
    "  \n",
    "\t// PC register and mux\n",
    "\tflopenr #(32) adr_reg(clk, reset, pcen, pcnext, pc);\n",
    "\tmux2 #(32) adr_mux(pc, alu_out, IorD, adr);\n",
    "\t\n",
    "\n",
    "\t// memory should fit somewhere here \n",
    "\t\n",
    "\t// Pre register file \n",
    "\tflopenr #(32) reg_instr(clk, reset, ir_write, rd, instr);\t\n",
    "\tflopr #(32) reg_data(clk, reset, rd, data);\n",
    "\tmux2 #(5) reg_a3(instr[20:16], instr[15:11], regdst, wa3);\n",
    "\tmux2 #(32) reg_wd3(alu_out, data, memtoreg, wd3);\n",
    "\n",
    "\t\n",
    "\t// register file + output registers \n",
    "\tregfile rf(clk, regwrite, instr[25:21], instr[20:16], wa3, wd3, rd1, rd2);\n",
    "\tflopr #(32) reg_asig(clk, reset, rd1, a_sig);\n",
    "\tflopr #(32) reg_bsig(clk, reset, rd2, b_sig);\n",
    "\tassign writedata = b_sig; \n",
    "\t\n",
    "\t// SrcA and SrcB Mux \n",
    "\tsignext se(instr[15:0], signimm);\n",
    "  mux2 #(32) srcA_mux(pc, a_sig, alusrc_a, srca);\n",
    "  mux4 #(32) srcB_mux(b_sig, 32'd4, signimm, {signimm[29:0], 2'b00}, alusrc_b, srcb);\n",
    "\n",
    "  \n",
    "\t// ALU logic\n",
    "\talu32 alu(srca, srcb, alucontrol, alu_result, zero);\n",
    "\n",
    "\n",
    "\t// Alu Out register\n",
    "\tflopr #(32) reg_aluout(clk, reset, alu_result, alu_out);\n",
    "\t\n",
    "\t//  PCSrc multiplexor \n",
    "\tassign pc_jump = {pc[31:28], instr[25:0], 2'b0};\n",
    "  mux4 #(32) mux_pcsrc(alu_result, alu_out, pc_jump, 32'b0, pc_src, pcnext);\t\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "// ADDED FROM PROBLEM STATEMENT \n",
    "module mem(input logic clk, we,\n",
    "\t\t   input logic [31:0] a, wd,\n",
    "\t\t   output logic [31:0] rd);\n",
    "  \n",
    "  logic [31:0] RAM[20:0]; // used to be logic [31:0] RAM[63:0];\n",
    "  \n",
    "  initial\n",
    "    begin\n",
    "      $readmemh(\"memfile.dat\", RAM);\n",
    "    end\n",
    "  \n",
    "  assign rd = RAM[a[31:2]]; // word aligned\n",
    "  \n",
    "  always @(posedge clk)\n",
    "    if (we)\n",
    "      RAM[a[31:2]] <= wd;\n",
    "    \n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "// REGFILE, UNCHANGED =================================\n",
    "module regfile(input logic clk,\n",
    "\t\t\t\tinput logic we3,\n",
    "\t\t\t\tinput logic [4:0] ra1, ra2, wa3,\n",
    "\t\t\t\tinput logic [31:0] wd3,\n",
    "\t\t\t\toutput logic [31:0] rd1, rd2);\n",
    "  \n",
    "  \n",
    "\tlogic [31:0] rf[31:0];\n",
    "\t// three ported register file\n",
    "\t// read two ports combinationally\n",
    "\t// write third port on rising edge of clk\n",
    "\t// register 0 hardwired to 0\n",
    "\t// note: for pipelined processor, write third port\n",
    "\t// on falling edge of clk\n",
    "\talways @(posedge clk)\n",
    "\tif (we3) rf[wa3] <= wd3;\n",
    "\tassign rd1 = (ra1 != 0) ? rf[ra1] : 0;\n",
    "\tassign rd2 = (ra2 != 0) ? rf[ra2] : 0;\n",
    "    \n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module flopenr #(parameter WIDTH = 8)\n",
    "\t\t\t(input logic clk, reset, en,\n",
    "\t\t\tinput logic [WIDTH-1:0] d,\n",
    "\t\t\toutput logic [WIDTH-1:0] q);\n",
    "\talways @(posedge clk, posedge reset)\n",
    "\tif (reset) q <= 0;\n",
    "\telse if (en) q <= d;\n",
    "endmodule\n",
    "\n",
    "module flopr #(parameter WIDTH = 8)\n",
    "              (input logic clk, reset,\n",
    "              input logic [WIDTH-1:0] d,\n",
    "              output logic [WIDTH-1:0] q);\n",
    "  always @(posedge clk, posedge reset) // replaced for always_ff\n",
    "        if (reset) q <= 0;\n",
    "        else q <= d;\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "module mux4 #(parameter WIDTH = 8)\n",
    "            (input logic [WIDTH-1:0] d0, d1, d2, d3,\n",
    "            input logic [1:0] s,\n",
    "            output logic [WIDTH-1:0] y);\n",
    "    assign y = s[1] ? (s[0] ? d3 : d2): (s[0] ? d1 : d0);\n",
    "endmodule\n",
    "\n",
    "\n",
    "module adder(input logic [31:0] a, b,\n",
    "\t\t\t output logic [31:0] y);\n",
    "\tassign y = a + b;\n",
    "endmodule\n",
    "\n",
    "\n",
    "module mux2 #(parameter WIDTH = 8)\n",
    "\t\t\t(input logic [WIDTH-1:0] d0, d1,\n",
    "\t\t\tinput logic s,\n",
    "\t\t\toutput logic [WIDTH-1:0] y);\n",
    "\tassign y = s ? d1 : d0;\n",
    "endmodule\n",
    "\n",
    "module sl2(input logic [31:0] a,\n",
    "           output logic [31:0] y);\n",
    "    // shift left by 2\n",
    "    assign y = {a[29:0], 2'b00};\n",
    "endmodule\n",
    "\n",
    "module signext(input logic [15:0] a,\n",
    "               output logic [31:0] y);\n",
    "    assign y = {{16{a[15]}}, a};\n",
    "endmodule\n",
    "\n",
    "\n",
    "module alu32(input logic [31:0] A, B,\n",
    "             input logic [2:0] F, // updated input control vector to 4 digits\n",
    "             output logic [31:0] Y, \n",
    "             output logic zero);\n",
    "\n",
    "  logic [31:0] S, Bout;\n",
    "  assign Bout = F[2] ? ~B : B;\n",
    "  assign S = A + Bout + F[2];\n",
    "  assign zero = (Y==32'b0); \n",
    "  always@(*)\n",
    "    case (F[1:0])\n",
    "      3'b00: Y <= A & Bout;\n",
    "      3'b01: Y <= A | Bout;\n",
    "      3'b10: Y <= S;\n",
    "      3'b11: Y <= S[31];   \n",
    "    endcase\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "buried-philip",
   "metadata": {},
   "source": [
    "#### Exercise 7.27"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "oriental-correspondence",
   "metadata": {},
   "source": [
    "#### Exercise 7.28\n",
    "On the fifth cycle: <br> \n",
    "- The `addi` instruction is the write-back stage. The result of `$s2` + 5 is written into `$s1`. \n",
    "- The `sub` instruction is in the memory stage and is neither writing nor reading a register. \n",
    "- The `lw` instruction is in the execute stage and is neither writing nor reading a register.\n",
    "- The `sw` instruction is in the decode stage and is reading the registers `$t0`. \n",
    "- The `or` instruction is in the fetch stage is neither writing nor reading a register. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "civic-night",
   "metadata": {},
   "source": [
    "#### Exercise 7.29\n",
    "On the fifth cycle: <br> \n",
    "- `$s0`is being written by the `add` instruction\n",
    "- `$t4` and `$t5` are being read by the `or` instruction\n",
    "\n",
    "Notice that `$s0` in the writeback stage is being forwarded to the `and` instruction in the fifth cycle. \n",
    "\n",
    "<img src=\"images\\P7_29.PNG\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "meaning-marker",
   "metadata": {},
   "source": [
    "#### Exercise 7.30\n",
    "\n",
    "Red and black arrows represent forwards and stalls respectively. \n",
    "\n",
    "<img src=\"images\\P7_30.PNG\"/>\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "musical-protocol",
   "metadata": {},
   "source": [
    "#### Exercise 7.31"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eligible-institution",
   "metadata": {},
   "source": [
    "#### Exercise 7.32\n",
    "\n",
    "Note: Figure 7.58 which illustrates the pipelined MIPS processor with full hazard handling does not include the necessary hardware for jumps instruction (first introduced in fig. 7.14) necessary in this exercise. As explained in section 7.5.4, it will be assumed jump instructions are executed in the decode stage, meaning they always have a CPI of 2. \n",
    "\n",
    "The table below shows the progression of the program through the pipelined MIPS processor. \n",
    "In total, 22 clock cycles are needed to execute the program, this corresponds to a CPI of 22/17 = 1.29\n",
    "\n",
    "On cycle 4, the red arrow represents a foward of the register $s0. <br>\n",
    "On cycle 5, 7, 11, 15, 19, the blue box represent a single cycle register write/read operation.  \n",
    "\n",
    "<img src=\"images\\P7_32.PNG\"/>\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "headed-missile",
   "metadata": {},
   "source": [
    "#### Exercise 7.33\n",
    "#### Exercise 7.34\n",
    "Both the data path and control path of the presented MIPS pipeline processor are already capable of handling `addi` instructions. Only the control unit needs an update (see table 7.4). Recall that the pipelined and single cycle MIPS processors use the same the control decoder.  \n",
    "\n",
    "#### Exercise 7.35\n",
    "The `j` instruction can be added to the decode stage by: <br> \n",
    "- Adding the signal $\\text{PCJump} = [\\text{PCPlus4}_{31:28}, \\text{instr}_{25:0} << 2]$\n",
    "- Adding the control output signal `Jump`\n",
    "- Adding a 2:1 multiplexor right upstream of the decode register such that `PCJump` is saved into the decode register when `Jump = 1` and `PC'` is saved into the decode regiser when `Jump = 0`. \n",
    "Refer to figure to 7.14 for an example. Table 7.5 also describes the logic behind the `Jump` signal. \n",
    "\n",
    "Control path modifications: \n",
    "- $\\text{DecodeReg}_{CLR} = \\text{PCSrcD } | \\text{ JumpD}$ \n",
    "\n",
    "Hazard handling modification: <br> \n",
    "- $\\text{FlushE} = \\text{lwstall } | \\text{ branchstall } | \\text{ JumpD}$\n",
    "\n",
    "#### Exercise 7.36\n",
    "#### Exercise 7.37\n",
    "#### Exercise 7.38\n",
    "#### Exercise 7.39\n",
    "#### Exercise 7.40\n",
    "#### Exercise 7.41\n",
    "#### Exercise 7.42\n",
    "\n",
    "\n",
    "\n",
    "# Appendix \n",
    "\n",
    "### MIPS Verilog Code\n",
    "\n",
    "```\n",
    "module mips(input logic clk, reset,\n",
    "\t\t\toutput logic [31:0] pc,\n",
    "\t\t\tinput logic [31:0] instr,\n",
    "            output logic memwrite,\n",
    "            output logic [31:0] aluout, writedata,\n",
    "            input logic [31:0] readdata);\n",
    "  logic memtoreg, alusrc, regdst, regwrite, jump, pcsrc, zero;\n",
    "  logic [2:0] alucontrol;\n",
    "  controller c(instr[31:26], instr[5:0], zero, memtoreg, memwrite, pcsrc, alusrc, regdst, regwrite, jump, alucontrol);\n",
    "  datapath dp(clk, reset, memtoreg, pcsrc, alusrc, regdst, regwrite, jump, alucontrol, zero, pc, instr, aluout, writedata, readdata);\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module controller(input logic [5:0] op, funct,\n",
    "                  input logic zero,\n",
    "                  output logic memtoreg, memwrite,\n",
    "                  output logic pcsrc, alusrc,\n",
    "                  output logic regdst, regwrite,\n",
    "                  output logic jump,\n",
    "                  output logic [2:0] alucontrol);\n",
    "  logic [1:0] aluop;\n",
    "  logic branch;\n",
    "  maindec md(op, memtoreg, memwrite, branch, alusrc, regdst, regwrite, jump, aluop);\n",
    "  aludec ad(funct, aluop, alucontrol);\n",
    "  assign pcsrc = branch & zero;\n",
    "endmodule\n",
    "\n",
    "module maindec(input logic [5:0] op,\n",
    "               output logic memtoreg, memwrite,\n",
    "               output logic branch, alusrc,\n",
    "               output logic regdst, regwrite,\n",
    "               output logic jump,\n",
    "               output logic [1:0] aluop);\n",
    "  \n",
    "  logic [8:0] controls;\n",
    "  assign {regwrite, regdst, alusrc, branch, memwrite, memtoreg, jump, aluop} = controls;\n",
    "  always @(*) // replacement for always_comb\n",
    "    case(op)\n",
    "      6'b000000: controls <= 9'b110000010; // RTYPE\n",
    "      6'b100011: controls <= 9'b101001000; // LW\n",
    "      6'b101011: controls <= 9'b001010000; // SW\n",
    "      6'b000100: controls <= 9'b000100001; // BEQ\n",
    "      6'b001000: controls <= 9'b101000000; // ADDI\n",
    "      6'b000010: controls <= 9'b000000100; // J\n",
    "      default: controls <= 9'bxxxxxxxxx; // illegal op\n",
    "    endcase\n",
    "endmodule\n",
    "\n",
    "\n",
    "module aludec(input logic [5:0] funct,\n",
    "\t\t\t  input logic [1:0] aluop,\n",
    "\t\t\t  output logic [2:0] alucontrol);\n",
    "\talways @(*) // replacement for always_comb\n",
    "\t\tcase(aluop)\n",
    "\t\t2'b00: alucontrol <= 3'b010; // add (for lw/sw/addi)\n",
    "\t\t2'b01: alucontrol <= 3'b110; // sub (for beq)\n",
    "\t\tdefault: case(funct) // R-type instructions\n",
    "\t\t\t6'b100000: alucontrol <= 3'b010; // add\n",
    "\t\t\t6'b100010: alucontrol <= 3'b110; // sub\n",
    "\t\t\t6'b100100: alucontrol <= 3'b000; // and\n",
    "\t\t\t6'b100101: alucontrol <= 3'b001; // or\n",
    "\t\t\t6'b101010: alucontrol <= 3'b111; // slt\n",
    "\t\t\tdefault: alucontrol <= 3'bxxx; // ???\n",
    "\t\tendcase\n",
    "\tendcase\n",
    "endmodule\n",
    "\n",
    "module datapath(input logic clk, reset,\n",
    "\t\t\t\tinput logic memtoreg, pcsrc,\n",
    "\t\t\t\tinput logic alusrc, regdst,\n",
    "\t\t\t\tinput logic regwrite, jump,\n",
    "\t\t\t\tinput logic [2:0] alucontrol,\n",
    "\t\t\t\toutput logic zero,\n",
    "\t\t\t\toutput logic [31:0] pc,\n",
    "\t\t\t\tinput logic [31:0] instr,\n",
    "\t\t\t\toutput logic [31:0] aluout, writedata,\n",
    "\t\t\t\tinput logic [31:0] readdata);\n",
    "\t\t\t\tlogic [4:0] writereg;\n",
    "\t\t\t\tlogic [31:0] pcnext, pcnextbr, pcplus4, pcbranch;\n",
    "\t\t\t\tlogic [31:0] signimm, signimmsh;\n",
    "\t\t\t\tlogic [31:0] srca, srcb;\n",
    "\t\t\t\tlogic [31:0] result;\n",
    "\t// next PC logic\n",
    "\tflopr #(32) pcreg(clk, reset, pcnext, pc);\n",
    "\tadder pcadd1(pc, 32'b100, pcplus4);\n",
    "\tsl2 immsh(signimm, signimmsh);\n",
    "\tadder pcadd2(pcplus4, signimmsh, pcbranch);\n",
    "\tmux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc, pcnextbr);\n",
    "\tmux2 #(32) pcmux(pcnextbr, {pcplus4[31:28],\n",
    "\tinstr[25:0], 2'b00}, jump, pcnext);\n",
    "\t\n",
    "\t// register file logic\n",
    "\tregfile rf(clk, regwrite, instr[25:21], instr[20:16], writereg, result, srca, writedata);\n",
    "\tmux2 #(5) wrmux(instr[20:16], instr[15:11], regdst, writereg);\n",
    "\tmux2 #(32) resmux(aluout, readdata, memtoreg, result);\n",
    "\tsignext se(instr[15:0], signimm);\n",
    "\t\n",
    "\t// ALU logic\n",
    "\tmux2 #(32) srcbmux(writedata, signimm, alusrc, srcb);\n",
    "\talu32 alu(srca, srcb, alucontrol, aluout, zero);\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module regfile(input logic clk,\n",
    "\t\t\t   input logic we3,\n",
    "\t\t\t   input logic [4:0] ra1, ra2, wa3,\n",
    "\t\t\t   input logic [31:0] wd3,\n",
    "\t\t\t   output logic [31:0] rd1, rd2);\n",
    "\t\t\t   logic [31:0] rf[31:0];\n",
    "\t// three ported register file\n",
    "\t// read two ports combinationally\n",
    "\t// write third port on rising edge of clk\n",
    "\t// register 0 hardwired to 0\n",
    "\t// note: for pipelined processor, write third port\n",
    "\t// on falling edge of clk\n",
    "   always @(posedge clk)// replaced for always_ff\n",
    "\t\tif (we3) rf[wa3] <= wd3;\n",
    "      \t\tassign rd1 = (ra1 != 0) ? rf[ra1] : 0;\n",
    "\t\t\tassign rd2 = (ra2 != 0) ? rf[ra2] : 0;\n",
    "endmodule\n",
    "\n",
    "\n",
    "module adder(input logic [31:0] a, b,\n",
    "\t\t\t output logic [31:0] y);\n",
    "\tassign y = a + b;\n",
    "endmodule\n",
    "\n",
    "module sl2(input logic [31:0] a,\n",
    "\t\t   output logic [31:0] y);\n",
    "\t// shift left by 2\n",
    "\tassign y = {a[29:0], 2'b00};\n",
    "endmodule\n",
    "\n",
    "module signext(input logic [15:0] a,\n",
    "\t\t\t   output logic [31:0] y);\n",
    "\tassign y = {{16{a[15]}}, a};\n",
    "endmodule\n",
    "\n",
    "\n",
    "module flopr #(parameter WIDTH = 8)\n",
    "\t\t\t  (input logic clk, reset,\n",
    "\t\t\t  input logic [WIDTH-1:0] d,\n",
    "\t\t\t  output logic [WIDTH-1:0] q);\n",
    "  always @(posedge clk, posedge reset) // replaced for always_ff\n",
    "\t\tif (reset) q <= 0;\n",
    "\t\telse q <= d;\n",
    "endmodule\n",
    "\n",
    "\n",
    "module mux2 #(parameter WIDTH = 8)\n",
    "\t\t\t (input logic [WIDTH-1:0] d0, d1,\n",
    "\t\t\t input logic s,\n",
    "\t\t\t output logic [WIDTH-1:0] y);\n",
    "\tassign y = s ? d1 : d0;\n",
    "endmodule\n",
    "\n",
    "// taken from 5.9 \n",
    "module alu32(input logic [31:0] A, B,\n",
    "             input logic [2:0] F,\n",
    "             output logic [31:0] Y, \n",
    "             output logic zero);\n",
    "  \n",
    "  logic [31:0] S, Bout;\n",
    "  assign Bout = F[2] ? ~B : B;\n",
    "  assign S = A + Bout + F[2];\n",
    "  assign zero = (Y==32'b0); \n",
    "  always@(*)\n",
    "    case (F[1:0])\n",
    "      2'b00: Y <= A & Bout;\n",
    "      2'b01: Y <= A | Bout;\n",
    "      2'b10: Y <= S;\n",
    "      2'b11: Y <= S[31];\n",
    "    endcase\n",
    "      \n",
    "endmodule\n",
    "```\n",
    "\n",
    "### MIPS Verilog testbench function \n",
    "\n",
    "```\n",
    "module testbench();\n",
    "  logic clk;\n",
    "  logic reset;\n",
    "  logic [31:0] writedata, dataadr;\n",
    "  logic memwrite;\n",
    "  \n",
    "  // instantiate device to be tested\n",
    "  top dut (clk, reset, writedata, dataadr, memwrite);\n",
    "  \n",
    "  // initialize test\n",
    "  initial\n",
    "    begin\n",
    "    reset <= 1; # 22; reset <= 0;\n",
    "    end\n",
    "  \n",
    "  // generate clock to sequence tests\n",
    "  always\n",
    "    begin\n",
    "    clk <= 1; # 5; clk <= 0; # 5;\n",
    "    end\n",
    "  \n",
    "  // check results\n",
    "  always @(negedge clk)\n",
    "    begin\n",
    "      if (memwrite) \n",
    "        begin\n",
    "      \t\tif (dataadr===84 & writedata===7) begin\n",
    "      \t\t$display(\"Simulation succeeded\");\n",
    "      \t\t$stop;\n",
    "      \tend \n",
    "      else \n",
    "        if (dataadr !==80) \n",
    "          begin\n",
    "      \t\t$display(\"Simulation failed\");\n",
    "      \t\t$stop;\n",
    "      \t  end\n",
    "      end\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module top(input logic clk, reset,\n",
    "           output logic [31:0] writedata, dataadr,\n",
    "           output logic memwrite);\n",
    "  logic [31:0] pc, instr, readdata;\n",
    "  \n",
    "  // instantiate processor and memories\n",
    "  mips mips(clk, reset, pc, instr, memwrite, dataadr, writedata, readdata);\n",
    "  imem imem(pc[7:2], instr);\n",
    "  dmem dmem(clk, memwrite, dataadr, writedata, readdata);\n",
    "endmodule\n",
    "\n",
    "\n",
    "module dmem(input logic clk, we,\n",
    "            input logic [31:0] a, wd,\n",
    "            output logic [31:0] rd);\n",
    "  logic [31:0] RAM[63:0];\n",
    "  assign rd = RAM[a[31:2]]; // word aligned\n",
    "  always @(posedge clk) // reaplaced always_ff\n",
    "  if (we) RAM[a[31:2]] <= wd;\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "module imem(input logic [5:0] a,\n",
    "            output logic [31:0] rd);\n",
    "  logic [31:0] RAM[63:0];\n",
    "  initial\n",
    "    $readmemh(\"memfile.dat\", RAM);\n",
    "    assign rd = RAM[a]; // word aligned\n",
    "endmodule\n",
    "```\n",
    "\n",
    "### Input file \n",
    "\n",
    "memfile.dat\n",
    "```\n",
    "20020005\n",
    "2003000c\n",
    "2067fff7\n",
    "00e22025\n",
    "00642824\n",
    "00a42820\n",
    "10a7000a\n",
    "0064202a\n",
    "10800001\n",
    "20050000\n",
    "00e2202a\n",
    "00853820\n",
    "00e23822\n",
    "ac670044\n",
    "8c020050\n",
    "08000011\n",
    "20020001\n",
    "ac020054\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "numerous-welcome",
   "metadata": {},
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
