

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Mon Mar 27 21:27:14 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1135073281|  1135073281|  11.351 sec|  11.351 sec|  1135073282|  1135073282|     none|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                                                              |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL                                           |  1135073280|  1135073280|   2216940|          -|          -|   512|        no|
        | + INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |        7186|        7186|        12|          1|          1|  7176|       yes|
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 16 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_1 = alloca i32 1"   --->   Operation 82 'alloca' 'conv_bias_buf_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_1 = alloca i32 1"   --->   Operation 83 'alloca' 'conv_bias_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_1 = alloca i32 1"   --->   Operation 84 'alloca' 'conv_bias_buf_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_1 = alloca i32 1"   --->   Operation 85 'alloca' 'conv_bias_buf_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 86 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_18, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_0, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 100 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 101 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 102 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 103 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_in_buf_V = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 104 'alloca' 'conv_in_buf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_wt_buf_V = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 105 'alloca' 'conv_wt_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_out_buf_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 106 'alloca' 'conv_out_buf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1840> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0"   --->   Operation 107 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln731 = store i16 0, i11 %conv_out_buf_V_addr"   --->   Operation 108 'store' 'store_ln731' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1840> <RAM>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln52 = br void" [tiled_conv.cpp:52]   --->   Operation 109 'br' 'br_ln52' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten49 = phi i10 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i10 %add_ln52_2, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:52]   --->   Operation 110 'phi' 'indvar_flatten49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%ti = phi i5 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %select_ln52_1, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:52]   --->   Operation 111 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tj = phi i6 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %add_ln55, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:55]   --->   Operation 112 'phi' 'tj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln52_2 = add i10 %indvar_flatten49, i10 1" [tiled_conv.cpp:52]   --->   Operation 113 'add' 'add_ln52_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.77ns)   --->   "%icmp_ln52 = icmp_eq  i10 %indvar_flatten49, i10 512" [tiled_conv.cpp:52]   --->   Operation 114 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split8, void" [tiled_conv.cpp:52]   --->   Operation 115 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.78ns)   --->   "%add_ln52 = add i5 %ti, i5 1" [tiled_conv.cpp:52]   --->   Operation 116 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.42ns)   --->   "%icmp_ln55 = icmp_eq  i6 %tj, i6 32" [tiled_conv.cpp:55]   --->   Operation 117 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.21ns)   --->   "%select_ln52_1 = select i1 %icmp_ln55, i5 %add_ln52, i5 %ti" [tiled_conv.cpp:52]   --->   Operation 118 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i5 %select_ln52_1" [tiled_conv.cpp:52]   --->   Operation 119 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [tiled_conv.cpp:104]   --->   Operation 120 'ret' 'ret_ln104' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.26>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_str"   --->   Operation 121 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 122 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.18ns)   --->   "%select_ln52 = select i1 %icmp_ln55, i6 0, i6 %tj" [tiled_conv.cpp:52]   --->   Operation 123 'select' 'select_ln52' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %select_ln52_1" [tiled_conv.cpp:52]   --->   Operation 124 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (3.36ns) (grouped into DSP with root node add_ln52_1)   --->   "%mul_ln52 = mul i11 %zext_ln52, i11 46" [tiled_conv.cpp:52]   --->   Operation 125 'mul' 'mul_ln52' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln52_1 = add i11 %mul_ln52, i11 2045" [tiled_conv.cpp:52]   --->   Operation 126 'add' 'add_ln52_1' <Predicate = true> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [tiled_conv.cpp:55]   --->   Operation 127 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln52" [utils.cpp:28]   --->   Operation 128 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5 0" [utils.cpp:28]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln28, i3 0" [utils.cpp:28]   --->   Operation 130 'bitconcatenate' 'shl_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %shl_ln28_1" [utils.cpp:28]   --->   Operation 131 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %shl_ln" [utils.cpp:28]   --->   Operation 132 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln46_1 = add i11 %zext_ln28_1, i11 %zext_ln28" [utils.cpp:46]   --->   Operation 133 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %add_ln46_1" [utils.cpp:46]   --->   Operation 134 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.88ns)   --->   "%p_mid126 = icmp_ugt  i11 %add_ln52_1, i11 735" [tiled_conv.cpp:52]   --->   Operation 135 'icmp' 'p_mid126' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [utils.cpp:34]   --->   Operation 136 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.19>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i13 0, void %.split8, i13 %add_ln34_2, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:34]   --->   Operation 137 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%c = phi i2 0, void %.split8, i2 %select_ln34_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:34]   --->   Operation 138 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %.split8, i12 %select_ln37_4, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:37]   --->   Operation 139 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.split8, i6 %select_ln37_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:39]   --->   Operation 140 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %.split8, i6 %add_ln42, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:44]   --->   Operation 141 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.67ns)   --->   "%add_ln34_2 = add i13 %indvar_flatten38, i13 1" [utils.cpp:34]   --->   Operation 142 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i" [utils.cpp:37]   --->   Operation 143 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.63ns)   --->   "%add_ln39 = add i11 %add_ln52_1, i11 %zext_ln37" [utils.cpp:39]   --->   Operation 144 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (1.88ns)   --->   "%empty = icmp_ugt  i11 %add_ln39, i11 735" [utils.cpp:39]   --->   Operation 145 'icmp' 'empty' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (2.09ns)   --->   "%icmp_ln34 = icmp_eq  i13 %indvar_flatten38, i13 7176" [utils.cpp:34]   --->   Operation 147 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split4, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [utils.cpp:34]   --->   Operation 148 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.56ns)   --->   "%add_ln34 = add i2 %c, i2 1" [utils.cpp:34]   --->   Operation 149 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %indvar_flatten, i12 2392" [utils.cpp:37]   --->   Operation 150 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.18ns)   --->   "%select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i" [utils.cpp:34]   --->   Operation 151 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.99ns)   --->   "%select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c" [utils.cpp:34]   --->   Operation 152 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln37, i1 1" [utils.cpp:34]   --->   Operation 153 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j, i6 46" [utils.cpp:42]   --->   Operation 154 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34" [utils.cpp:34]   --->   Operation 155 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %select_ln34, i6 1" [utils.cpp:37]   --->   Operation 156 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln34, i1 %icmp_ln37" [utils.cpp:37]   --->   Operation 157 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i6 0, i6 %j" [utils.cpp:37]   --->   Operation 158 'select' 'select_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34" [utils.cpp:37]   --->   Operation 159 'select' 'select_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln37" [utils.cpp:44]   --->   Operation 160 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.82ns)   --->   "%add_ln46_2 = add i7 %zext_ln44, i7 125" [utils.cpp:46]   --->   Operation 161 'add' 'add_ln46_2' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %select_ln37, i6 1" [utils.cpp:42]   --->   Operation 162 'add' 'add_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %indvar_flatten, i12 1" [utils.cpp:37]   --->   Operation 163 'add' 'add_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.69ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1" [utils.cpp:37]   --->   Operation 164 'select' 'select_ln37_4' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 165 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (6.32ns)   --->   "%mul_ln34 = mul i23 %zext_ln34, i23 1884160" [utils.cpp:34]   --->   Operation 166 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid126, i1 %empty" [utils.cpp:34]   --->   Operation 167 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_3)   --->   "%select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln52_1, i11 %add_ln39" [utils.cpp:34]   --->   Operation 168 'select' 'select_ln34_3' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i6 %add_ln37" [utils.cpp:37]   --->   Operation 169 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (1.63ns)   --->   "%add_ln39_1 = add i11 %add_ln52_1, i11 %zext_ln37_2" [utils.cpp:39]   --->   Operation 170 'add' 'add_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.88ns)   --->   "%p_mid13 = icmp_ugt  i11 %add_ln39_1, i11 735" [utils.cpp:39]   --->   Operation 171 'icmp' 'p_mid13' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln37_2 = select i1 %and_ln34, i1 %p_mid13, i1 %select_ln34_2" [utils.cpp:37]   --->   Operation 172 'select' 'select_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_1, i11 %select_ln34_3" [utils.cpp:37]   --->   Operation 173 'select' 'select_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0" [utils.cpp:37]   --->   Operation 174 'bitconcatenate' 'sext_ln49_1_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i22 %sext_ln49_1_mid2_v" [utils.cpp:37]   --->   Operation 175 'sext' 'sext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0" [utils.cpp:37]   --->   Operation 176 'bitconcatenate' 'sext_ln42_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v" [utils.cpp:37]   --->   Operation 177 'sext' 'sext_ln42_mid2_v_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i7 %add_ln46_2" [utils.cpp:46]   --->   Operation 178 'sext' 'sext_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln46, i12 %zext_ln46" [utils.cpp:46]   --->   Operation 179 'add' 'add_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.99ns)   --->   "%icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279" [utils.cpp:46]   --->   Operation 180 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2" [utils.cpp:46]   --->   Operation 181 'or' 'or_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.58ns)   --->   "%br_ln46 = br i1 %or_ln46, void, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:46]   --->   Operation 182 'br' 'br_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0" [utils.cpp:49]   --->   Operation 183 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_2" [utils.cpp:49]   --->   Operation 184 'zext' 'zext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i23 %sext_ln37, i23 %zext_ln49" [utils.cpp:49]   --->   Operation 185 'add' 'add_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 186 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast" [utils.cpp:49]   --->   Operation 186 'add' 'add_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i23 %mul_ln34" [utils.cpp:34]   --->   Operation 187 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read" [utils.cpp:34]   --->   Operation 188 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i23 %add_ln49_1" [utils.cpp:49]   --->   Operation 189 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (3.52ns)   --->   "%add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1" [utils.cpp:49]   --->   Operation 190 'add' 'add_ln49_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63" [utils.cpp:49]   --->   Operation 191 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i63 %trunc_ln1" [utils.cpp:49]   --->   Operation 192 'sext' 'sext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln49" [utils.cpp:49]   --->   Operation 193 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 194 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 194 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 195 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 195 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 196 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 196 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 197 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 197 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 198 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 198 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 199 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 199 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 200 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 200 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %select_ln34_1" [utils.cpp:47]   --->   Operation 201 'zext' 'zext_ln47' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (3.36ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i8 %zext_ln47, i8 52" [utils.cpp:47]   --->   Operation 202 'mul' 'mul_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %select_ln37_1" [utils.cpp:47]   --->   Operation 203 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln47 = add i8 %mul_ln47, i8 %zext_ln47_1" [utils.cpp:47]   --->   Operation 204 'add' 'add_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 205 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:49]   --->   Operation 205 'read' 'fm_addr_read' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 9.63>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 207 'speclooptripcount' 'empty_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 208 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 209 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i8 %add_ln47" [utils.cpp:37]   --->   Operation 210 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (3.36ns) (grouped into DSP with root node add_ln47_1)   --->   "%mul_ln37 = mul i13 %zext_ln37_1, i13 46" [utils.cpp:37]   --->   Operation 211 'mul' 'mul_ln37' <Predicate = (!icmp_ln34)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 212 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i6 %select_ln37" [utils.cpp:47]   --->   Operation 213 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln47_1 = add i13 %mul_ln37, i13 %zext_ln47_2" [utils.cpp:47]   --->   Operation 214 'add' 'add_ln47_1' <Predicate = (!icmp_ln34)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i13 %add_ln47_1" [utils.cpp:47]   --->   Operation 215 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln47_3" [utils.cpp:47]   --->   Operation 216 'getelementptr' 'conv_in_buf_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [utils.cpp:42]   --->   Operation 217 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 1.58>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %fm_addr_read, void, i16 0, void %.split4" [utils.cpp:49]   --->   Operation 219 'phi' 'storemerge' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i13 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 220 'store' 'store_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 221 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 6.58>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_1_load = load i16 %conv_bias_buf_V_0_1" [tiled_conv.cpp:77]   --->   Operation 222 'load' 'conv_bias_buf_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_1_load = load i16 %conv_bias_buf_V_1_1" [tiled_conv.cpp:77]   --->   Operation 223 'load' 'conv_bias_buf_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_1_load = load i16 %conv_bias_buf_V_2_1" [tiled_conv.cpp:77]   --->   Operation 224 'load' 'conv_bias_buf_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_1_load = load i16 %conv_bias_buf_V_3_1" [tiled_conv.cpp:77]   --->   Operation 225 'load' 'conv_bias_buf_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [2/2] (6.58ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_1_load, i16 %conv_bias_buf_V_1_1_load, i16 %conv_bias_buf_V_2_1_load, i16 %conv_bias_buf_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 226 'call' 'call_ret' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 227 [1/1] (1.82ns)   --->   "%add_ln55 = add i6 %select_ln52, i6 1" [tiled_conv.cpp:55]   --->   Operation 227 'add' 'add_ln55' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 0.80>
ST_17 : Operation 228 [1/2] (0.80ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_1_load, i16 %conv_bias_buf_V_1_1_load, i16 %conv_bias_buf_V_2_1_load, i16 %conv_bias_buf_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 228 'call' 'call_ret' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 229 'extractvalue' 'conv_bias_buf_V_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 230 'extractvalue' 'conv_bias_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 231 'extractvalue' 'conv_bias_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 232 'extractvalue' 'conv_bias_buf_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 2.06>
ST_18 : Operation 233 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 233 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 234 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 235 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 0" [tiled_conv.cpp:94]   --->   Operation 235 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 236 [2/2] (6.58ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 236 'call' 'call_ret1' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.80>
ST_21 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 0" [tiled_conv.cpp:94]   --->   Operation 237 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 238 [1/2] (0.80ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 238 'call' 'call_ret1' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 239 'extractvalue' 'conv_bias_buf_V_0_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 240 'extractvalue' 'conv_bias_buf_V_1_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 241 'extractvalue' 'conv_bias_buf_V_2_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 242 'extractvalue' 'conv_bias_buf_V_3_2' <Predicate = true> <Delay = 0.00>

State 22 <SV = 10> <Delay = 2.06>
ST_22 : Operation 243 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2" [tiled_conv.cpp:86]   --->   Operation 243 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 11> <Delay = 0.00>
ST_23 : Operation 244 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2" [tiled_conv.cpp:86]   --->   Operation 244 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 245 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 1" [tiled_conv.cpp:94]   --->   Operation 245 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 246 [2/2] (6.58ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 246 'call' 'call_ret2' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 13> <Delay = 0.80>
ST_25 : Operation 247 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 1" [tiled_conv.cpp:94]   --->   Operation 247 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 248 [1/2] (0.80ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 248 'call' 'call_ret2' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 249 'extractvalue' 'conv_bias_buf_V_0_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 250 'extractvalue' 'conv_bias_buf_V_1_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 251 'extractvalue' 'conv_bias_buf_V_2_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 252 'extractvalue' 'conv_bias_buf_V_3_3' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 2.06>
ST_26 : Operation 253 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3" [tiled_conv.cpp:86]   --->   Operation 253 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 15> <Delay = 0.00>
ST_27 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3" [tiled_conv.cpp:86]   --->   Operation 254 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 16> <Delay = 7.30>
ST_28 : Operation 255 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 2" [tiled_conv.cpp:94]   --->   Operation 255 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 256 [2/2] (6.58ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 256 'call' 'call_ret3' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 17> <Delay = 0.80>
ST_29 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 2" [tiled_conv.cpp:94]   --->   Operation 257 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 258 [1/2] (0.80ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 258 'call' 'call_ret3' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 259 'extractvalue' 'conv_bias_buf_V_0_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 260 'extractvalue' 'conv_bias_buf_V_1_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 261 'extractvalue' 'conv_bias_buf_V_2_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 262 'extractvalue' 'conv_bias_buf_V_3_4' <Predicate = true> <Delay = 0.00>

State 30 <SV = 18> <Delay = 2.06>
ST_30 : Operation 263 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4" [tiled_conv.cpp:86]   --->   Operation 263 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 19> <Delay = 0.00>
ST_31 : Operation 264 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4" [tiled_conv.cpp:86]   --->   Operation 264 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 20> <Delay = 7.30>
ST_32 : Operation 265 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 3" [tiled_conv.cpp:94]   --->   Operation 265 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 266 [2/2] (6.58ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 266 'call' 'call_ret4' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 21> <Delay = 0.80>
ST_33 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 3" [tiled_conv.cpp:94]   --->   Operation 267 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 268 [1/2] (0.80ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 268 'call' 'call_ret4' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 269 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 269 'extractvalue' 'conv_bias_buf_V_0_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 270 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 270 'extractvalue' 'conv_bias_buf_V_1_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 271 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 271 'extractvalue' 'conv_bias_buf_V_2_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 272 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 272 'extractvalue' 'conv_bias_buf_V_3_5' <Predicate = true> <Delay = 0.00>

State 34 <SV = 22> <Delay = 2.06>
ST_34 : Operation 273 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5" [tiled_conv.cpp:86]   --->   Operation 273 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 23> <Delay = 0.00>
ST_35 : Operation 274 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5" [tiled_conv.cpp:86]   --->   Operation 274 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 24> <Delay = 7.30>
ST_36 : Operation 275 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 4" [tiled_conv.cpp:94]   --->   Operation 275 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 276 [2/2] (6.58ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 276 'call' 'call_ret5' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 25> <Delay = 0.80>
ST_37 : Operation 277 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 4" [tiled_conv.cpp:94]   --->   Operation 277 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 278 [1/2] (0.80ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 278 'call' 'call_ret5' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 279 'extractvalue' 'conv_bias_buf_V_0_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 280 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 280 'extractvalue' 'conv_bias_buf_V_1_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 281 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 281 'extractvalue' 'conv_bias_buf_V_2_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 282 'extractvalue' 'conv_bias_buf_V_3_6' <Predicate = true> <Delay = 0.00>

State 38 <SV = 26> <Delay = 2.06>
ST_38 : Operation 283 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6" [tiled_conv.cpp:86]   --->   Operation 283 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 27> <Delay = 0.00>
ST_39 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6" [tiled_conv.cpp:86]   --->   Operation 284 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 28> <Delay = 7.30>
ST_40 : Operation 285 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 5" [tiled_conv.cpp:94]   --->   Operation 285 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 286 [2/2] (6.58ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 286 'call' 'call_ret6' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 29> <Delay = 0.80>
ST_41 : Operation 287 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 5" [tiled_conv.cpp:94]   --->   Operation 287 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 288 [1/2] (0.80ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 288 'call' 'call_ret6' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 289 'extractvalue' 'conv_bias_buf_V_0_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 290 'extractvalue' 'conv_bias_buf_V_1_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 291 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 291 'extractvalue' 'conv_bias_buf_V_2_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 292 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 292 'extractvalue' 'conv_bias_buf_V_3_7' <Predicate = true> <Delay = 0.00>

State 42 <SV = 30> <Delay = 2.06>
ST_42 : Operation 293 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7" [tiled_conv.cpp:86]   --->   Operation 293 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 31> <Delay = 0.00>
ST_43 : Operation 294 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7" [tiled_conv.cpp:86]   --->   Operation 294 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 32> <Delay = 7.30>
ST_44 : Operation 295 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 6" [tiled_conv.cpp:94]   --->   Operation 295 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 296 [2/2] (6.58ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 296 'call' 'call_ret7' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 33> <Delay = 0.80>
ST_45 : Operation 297 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 6" [tiled_conv.cpp:94]   --->   Operation 297 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 298 [1/2] (0.80ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 298 'call' 'call_ret7' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 299 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 299 'extractvalue' 'conv_bias_buf_V_0_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 300 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 300 'extractvalue' 'conv_bias_buf_V_1_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 301 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 301 'extractvalue' 'conv_bias_buf_V_2_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 302 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 302 'extractvalue' 'conv_bias_buf_V_3_8' <Predicate = true> <Delay = 0.00>

State 46 <SV = 34> <Delay = 2.06>
ST_46 : Operation 303 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8" [tiled_conv.cpp:86]   --->   Operation 303 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 35> <Delay = 0.00>
ST_47 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8" [tiled_conv.cpp:86]   --->   Operation 304 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 36> <Delay = 7.30>
ST_48 : Operation 305 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 7" [tiled_conv.cpp:94]   --->   Operation 305 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 306 [2/2] (6.58ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 306 'call' 'call_ret8' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 37> <Delay = 0.80>
ST_49 : Operation 307 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 7" [tiled_conv.cpp:94]   --->   Operation 307 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 308 [1/2] (0.80ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 308 'call' 'call_ret8' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 309 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 309 'extractvalue' 'conv_bias_buf_V_0_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 310 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 310 'extractvalue' 'conv_bias_buf_V_1_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 311 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 311 'extractvalue' 'conv_bias_buf_V_2_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 312 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 312 'extractvalue' 'conv_bias_buf_V_3_9' <Predicate = true> <Delay = 0.00>

State 50 <SV = 38> <Delay = 2.06>
ST_50 : Operation 313 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9" [tiled_conv.cpp:86]   --->   Operation 313 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 39> <Delay = 0.00>
ST_51 : Operation 314 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9" [tiled_conv.cpp:86]   --->   Operation 314 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 40> <Delay = 7.30>
ST_52 : Operation 315 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 8" [tiled_conv.cpp:94]   --->   Operation 315 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 316 [2/2] (6.58ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 316 'call' 'call_ret9' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 41> <Delay = 0.80>
ST_53 : Operation 317 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 8" [tiled_conv.cpp:94]   --->   Operation 317 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 318 [1/2] (0.80ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 318 'call' 'call_ret9' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 319 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 319 'extractvalue' 'conv_bias_buf_V_0_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 320 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 320 'extractvalue' 'conv_bias_buf_V_1_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 321 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 321 'extractvalue' 'conv_bias_buf_V_2_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 322 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 322 'extractvalue' 'conv_bias_buf_V_3_10' <Predicate = true> <Delay = 0.00>

State 54 <SV = 42> <Delay = 2.06>
ST_54 : Operation 323 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10" [tiled_conv.cpp:86]   --->   Operation 323 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 43> <Delay = 0.00>
ST_55 : Operation 324 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10" [tiled_conv.cpp:86]   --->   Operation 324 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 44> <Delay = 7.30>
ST_56 : Operation 325 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 9" [tiled_conv.cpp:94]   --->   Operation 325 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 326 [2/2] (6.58ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 326 'call' 'call_ret10' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 45> <Delay = 0.80>
ST_57 : Operation 327 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 9" [tiled_conv.cpp:94]   --->   Operation 327 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 328 [1/2] (0.80ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 328 'call' 'call_ret10' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 329 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 329 'extractvalue' 'conv_bias_buf_V_0_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 330 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 330 'extractvalue' 'conv_bias_buf_V_1_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 331 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 331 'extractvalue' 'conv_bias_buf_V_2_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 332 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 332 'extractvalue' 'conv_bias_buf_V_3_11' <Predicate = true> <Delay = 0.00>

State 58 <SV = 46> <Delay = 2.06>
ST_58 : Operation 333 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11" [tiled_conv.cpp:86]   --->   Operation 333 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 47> <Delay = 0.00>
ST_59 : Operation 334 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11" [tiled_conv.cpp:86]   --->   Operation 334 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 48> <Delay = 7.30>
ST_60 : Operation 335 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 10" [tiled_conv.cpp:94]   --->   Operation 335 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 336 [2/2] (6.58ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 336 'call' 'call_ret11' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 49> <Delay = 0.80>
ST_61 : Operation 337 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 10" [tiled_conv.cpp:94]   --->   Operation 337 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 338 [1/2] (0.80ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 338 'call' 'call_ret11' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 339 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 339 'extractvalue' 'conv_bias_buf_V_0_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 340 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 340 'extractvalue' 'conv_bias_buf_V_1_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 341 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 341 'extractvalue' 'conv_bias_buf_V_2_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 342 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 342 'extractvalue' 'conv_bias_buf_V_3_12' <Predicate = true> <Delay = 0.00>

State 62 <SV = 50> <Delay = 2.06>
ST_62 : Operation 343 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12" [tiled_conv.cpp:86]   --->   Operation 343 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 51> <Delay = 0.00>
ST_63 : Operation 344 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12" [tiled_conv.cpp:86]   --->   Operation 344 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 52> <Delay = 7.30>
ST_64 : Operation 345 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 11" [tiled_conv.cpp:94]   --->   Operation 345 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 346 [2/2] (6.58ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 346 'call' 'call_ret12' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 53> <Delay = 0.80>
ST_65 : Operation 347 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 11" [tiled_conv.cpp:94]   --->   Operation 347 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 348 [1/2] (0.80ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 348 'call' 'call_ret12' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 349 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 349 'extractvalue' 'conv_bias_buf_V_0_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 350 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 350 'extractvalue' 'conv_bias_buf_V_1_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 351 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 351 'extractvalue' 'conv_bias_buf_V_2_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 352 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 352 'extractvalue' 'conv_bias_buf_V_3_13' <Predicate = true> <Delay = 0.00>

State 66 <SV = 54> <Delay = 2.06>
ST_66 : Operation 353 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13" [tiled_conv.cpp:86]   --->   Operation 353 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 55> <Delay = 0.00>
ST_67 : Operation 354 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13" [tiled_conv.cpp:86]   --->   Operation 354 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 56> <Delay = 7.30>
ST_68 : Operation 355 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 12" [tiled_conv.cpp:94]   --->   Operation 355 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 356 [2/2] (6.58ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 356 'call' 'call_ret13' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 57> <Delay = 0.80>
ST_69 : Operation 357 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 12" [tiled_conv.cpp:94]   --->   Operation 357 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 358 [1/2] (0.80ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 358 'call' 'call_ret13' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 359 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 359 'extractvalue' 'conv_bias_buf_V_0_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 360 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 360 'extractvalue' 'conv_bias_buf_V_1_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 361 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 361 'extractvalue' 'conv_bias_buf_V_2_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 362 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 362 'extractvalue' 'conv_bias_buf_V_3_14' <Predicate = true> <Delay = 0.00>

State 70 <SV = 58> <Delay = 2.06>
ST_70 : Operation 363 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14" [tiled_conv.cpp:86]   --->   Operation 363 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 59> <Delay = 0.00>
ST_71 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14" [tiled_conv.cpp:86]   --->   Operation 364 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 60> <Delay = 7.30>
ST_72 : Operation 365 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 13" [tiled_conv.cpp:94]   --->   Operation 365 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 366 [2/2] (6.58ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 366 'call' 'call_ret14' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 61> <Delay = 0.80>
ST_73 : Operation 367 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 13" [tiled_conv.cpp:94]   --->   Operation 367 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 368 [1/2] (0.80ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 368 'call' 'call_ret14' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 369 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 369 'extractvalue' 'conv_bias_buf_V_0_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 370 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 370 'extractvalue' 'conv_bias_buf_V_1_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 371 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 371 'extractvalue' 'conv_bias_buf_V_2_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 372 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 372 'extractvalue' 'conv_bias_buf_V_3_15' <Predicate = true> <Delay = 0.00>

State 74 <SV = 62> <Delay = 2.06>
ST_74 : Operation 373 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15" [tiled_conv.cpp:86]   --->   Operation 373 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 63> <Delay = 0.00>
ST_75 : Operation 374 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15" [tiled_conv.cpp:86]   --->   Operation 374 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 64> <Delay = 7.30>
ST_76 : Operation 375 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 14" [tiled_conv.cpp:94]   --->   Operation 375 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 376 [2/2] (6.58ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 376 'call' 'call_ret15' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 65> <Delay = 0.80>
ST_77 : Operation 377 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 14" [tiled_conv.cpp:94]   --->   Operation 377 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 378 [1/2] (0.80ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 378 'call' 'call_ret15' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 379 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 379 'extractvalue' 'conv_bias_buf_V_0_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 380 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 380 'extractvalue' 'conv_bias_buf_V_1_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 381 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 381 'extractvalue' 'conv_bias_buf_V_2_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 382 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 382 'extractvalue' 'conv_bias_buf_V_3_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_3_16, i16 %conv_bias_buf_V_3_1" [tiled_conv.cpp:77]   --->   Operation 383 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_2_1" [tiled_conv.cpp:77]   --->   Operation 384 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_1_1" [tiled_conv.cpp:77]   --->   Operation 385 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_0_1" [tiled_conv.cpp:77]   --->   Operation 386 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>

State 78 <SV = 66> <Delay = 2.06>
ST_78 : Operation 387 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_3_16" [tiled_conv.cpp:86]   --->   Operation 387 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 67> <Delay = 0.00>
ST_79 : Operation 388 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_3_16" [tiled_conv.cpp:86]   --->   Operation 388 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 68> <Delay = 7.30>
ST_80 : Operation 389 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 15" [tiled_conv.cpp:94]   --->   Operation 389 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 69> <Delay = 0.00>
ST_81 : Operation 390 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 15" [tiled_conv.cpp:94]   --->   Operation 390 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 391 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('conv_out_buf.V', tiled_conv.cpp:37) [31]  (0 ns)
	'getelementptr' operation ('conv_out_buf_V_addr') [32]  (0 ns)
	'store' operation ('store_ln731') of constant 0 on array 'conv_out_buf.V', tiled_conv.cpp:37 [33]  (3.25 ns)

 <State 2>: 3ns
The critical path consists of the following:
	'phi' operation ('ti', tiled_conv.cpp:52) with incoming values : ('select_ln52_1', tiled_conv.cpp:52) [37]  (0 ns)
	'add' operation ('add_ln52', tiled_conv.cpp:52) [43]  (1.78 ns)
	'select' operation ('select_ln52_1', tiled_conv.cpp:52) [48]  (1.22 ns)

 <State 3>: 8.26ns
The critical path consists of the following:
	'mul' operation of DSP[52] ('mul_ln52', tiled_conv.cpp:52) [51]  (3.36 ns)
	'add' operation of DSP[52] ('add_ln52_1', tiled_conv.cpp:52) [52]  (3.02 ns)
	'icmp' operation ('p_mid126', tiled_conv.cpp:52) [61]  (1.88 ns)

 <State 4>: 6.19ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', utils.cpp:37) with incoming values : ('select_ln37_4', utils.cpp:37) [66]  (0 ns)
	'icmp' operation ('icmp_ln37', utils.cpp:37) [80]  (1.99 ns)
	'select' operation ('select_ln34', utils.cpp:34) [81]  (1.19 ns)
	'add' operation ('add_ln37', utils.cpp:37) [95]  (1.83 ns)
	'select' operation ('select_ln37_1', utils.cpp:37) [99]  (1.19 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'add' operation ('add_ln39_1', utils.cpp:39) [105]  (1.64 ns)
	'select' operation ('select_ln37_3', utils.cpp:37) [108]  (0.692 ns)
	'add' operation ('add_ln49_1', utils.cpp:49) [130]  (4.11 ns)

 <State 6>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln34_1', utils.cpp:34) [88]  (3.52 ns)
	'add' operation ('add_ln49_2', utils.cpp:49) [132]  (3.52 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [136]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [136]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [136]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [136]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [136]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [136]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [136]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read on port 'fm' (utils.cpp:49) [137]  (7.3 ns)

 <State 15>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[115] ('mul_ln37', utils.cpp:37) [103]  (3.36 ns)
	'add' operation of DSP[115] ('add_ln47_1', utils.cpp:47) [115]  (3.02 ns)
	'getelementptr' operation ('conv_in_buf_V_addr', utils.cpp:47) [117]  (0 ns)
	'store' operation ('store_ln47', utils.cpp:47) of variable 'storemerge', utils.cpp:49 on array 'conv_in_buf.V', tiled_conv.cpp:34 [141]  (3.25 ns)

 <State 16>: 6.58ns
The critical path consists of the following:
	'load' operation ('conv_bias_buf_V_0_1_load', tiled_conv.cpp:77) on local variable 'conv_bias_buf.V[0]' [147]  (0 ns)
	'call' operation ('call_ret', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [151]  (6.58 ns)

 <State 17>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [151]  (0.805 ns)

 <State 18>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [156]  (2.06 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [157]  (7.3 ns)

 <State 21>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret1', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [158]  (0.805 ns)

 <State 22>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [163]  (2.06 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [164]  (7.3 ns)

 <State 25>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret2', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [165]  (0.805 ns)

 <State 26>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [170]  (2.06 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [171]  (7.3 ns)

 <State 29>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret3', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [172]  (0.805 ns)

 <State 30>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [177]  (2.06 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [178]  (7.3 ns)

 <State 33>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret4', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [179]  (0.805 ns)

 <State 34>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [184]  (2.06 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [185]  (7.3 ns)

 <State 37>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret5', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [186]  (0.805 ns)

 <State 38>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [191]  (2.06 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [192]  (7.3 ns)

 <State 41>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret6', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [193]  (0.805 ns)

 <State 42>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [198]  (2.06 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [199]  (7.3 ns)

 <State 45>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret7', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [200]  (0.805 ns)

 <State 46>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [205]  (2.06 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [206]  (7.3 ns)

 <State 49>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret8', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [207]  (0.805 ns)

 <State 50>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [212]  (2.06 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [213]  (7.3 ns)

 <State 53>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret9', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [214]  (0.805 ns)

 <State 54>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [219]  (2.06 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [220]  (7.3 ns)

 <State 57>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret10', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [221]  (0.805 ns)

 <State 58>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [226]  (2.06 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [227]  (7.3 ns)

 <State 61>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret11', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [228]  (0.805 ns)

 <State 62>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [233]  (2.06 ns)

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [234]  (7.3 ns)

 <State 65>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret12', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [235]  (0.805 ns)

 <State 66>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [240]  (2.06 ns)

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [241]  (7.3 ns)

 <State 69>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret13', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [242]  (0.805 ns)

 <State 70>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [247]  (2.06 ns)

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [248]  (7.3 ns)

 <State 73>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret14', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [249]  (0.805 ns)

 <State 74>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [254]  (2.06 ns)

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [255]  (7.3 ns)

 <State 77>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret15', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [256]  (0.805 ns)

 <State 78>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [261]  (2.06 ns)

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [262]  (7.3 ns)

 <State 81>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
