Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 23 17:59:33 2021
| Host         : DESKTOP-G5MGV6T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CatchMeIfYouCan_control_sets_placed.rpt
| Design       : CatchMeIfYouCan
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           17 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------+--------------------------------+------------------+----------------+--------------+
|        Clock Signal        |      Enable Signal      |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------------+--------------------------------+------------------+----------------+--------------+
|  catchme/randB_reg_i_2_n_0 |                         |                                |                1 |              1 |         1.00 |
|  catchme/randC_reg_i_2_n_0 |                         |                                |                1 |              1 |         1.00 |
|  catchme/randA_reg_i_2_n_0 |                         |                                |                1 |              1 |         1.00 |
|  catchme/randD_reg_i_2_n_0 |                         |                                |                1 |              1 |         1.00 |
|  clkDiv2/sclk_reg_0        |                         |                                |                2 |              2 |         1.00 |
|  s_seg/CLK_DIV/CLK         |                         |                                |                1 |              2 |         2.00 |
|  clkDiv/sclk_reg_0         |                         |                                |                2 |              3 |         1.50 |
|  clkDiv/sclk_reg_0         |                         | health/counter/t9              |                1 |              4 |         4.00 |
|  clkDiv/sclk_reg_0         | catchme/PS[4]           |                                |                1 |              4 |         4.00 |
|  clkDiv/sclk_reg_0         | catchme/PS_reg[4]_inv_0 | catchme/PS_reg[4]_inv_1        |                2 |              5 |         2.50 |
|  clkDiv/sclk_reg_0         | catchme/E[0]            | score/counter/count[6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG             |                         |                                |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG             |                         | clkDiv/clear                   |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG             |                         | clkDiv2/count[0]_i_1__0_n_0    |                8 |             30 |         3.75 |
+----------------------------+-------------------------+--------------------------------+------------------+----------------+--------------+


