# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.1 win64 Jan 23 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Lab02_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.1 Lib Mapping Utility 2023.01 Jan 23 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/23.2/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Lab02/Hex_to_7Seg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 08:38:30 on Oct 12,2023
# vcom -reportprogress 300 -93 -work work C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Lab02/Hex_to_7Seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Hex_to_7Seg
# -- Compiling architecture decoder of Hex_to_7Seg
# End time: 08:38:30 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Lab02/Four_Bit_Adder.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 08:38:45 on Oct 12,2023
# vcom -reportprogress 300 -93 -work work C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Lab02/Four_Bit_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Four_Bit_Adder
# -- Compiling architecture adder of Four_Bit_Adder
# End time: 08:38:45 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Lab02/Lab02.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 08:38:45 on Oct 12,2023
# vcom -reportprogress 300 -93 -work work C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Lab02/Lab02.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab02
# -- Compiling architecture struct of Lab02
# End time: 08:38:45 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab02
# vsim work.lab02 
# Start time: 08:39:47 on Oct 12,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.lab02(struct)#1
vlog testbench.v
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 08:49:29 on Oct 12,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 08:49:29 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs="+acc"
# End time: 08:49:50 on Oct 12,2023, Elapsed time: 0:10:03
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 08:49:50 on Oct 12,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.four_bit_adder(adder)#1
# Loading work.hex_to_7seg(decoder)#1
do wave.do
run 1300
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/T1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/T1
run 1300 ns
# End time: 09:21:57 on Oct 12,2023, Elapsed time: 0:32:07
# Errors: 0, Warnings: 3
