/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.17
Hash     : 7566e6a
Date     : Mar 20 2024
Type     : Engineering
Log Time   : Wed Mar 20 09:09:40 2024 GMT

INFO: Created design: FullAdder32. Project type: rtl
INFO: Target device: GEMINI_COMPACT_10x8
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./clk_constraint.sdc
INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: FullAdder32
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/yosys -s FullAdder32.ys -l FullAdder32_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/yosys -s FullAdder32.ys -l FullAdder32_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `FullAdder32.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v' to AST representation.
Generating RTLIL representation for module `\FullAdder32'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \FullAdder32

3.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \FullAdder32

4.17.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module FullAdder32...
Found and reported 0 problems.

4.28. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            195
   Number of public wires:           6
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port Y of cell FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64 ($add).
Removed top 1 bits (of 2) from port A of cell FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64 ($add).
Removed top 1 bits (of 2) from port Y of cell FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$63 ($add).
Removed top 1 bits (of 2) from wire FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$63_Y.
Removed top 1 bits (of 33) from wire FullAdder32.carry.

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.70. Executing WREDUCE pass (reducing word size of cells).

4.71. Executing PEEPOPT pass (run peephole optimizers).

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.73. Executing DEMUXMAP pass.

4.74. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.75. Executing RS_DSP_MULTADD pass.

4.76. Executing WREDUCE pass (reducing word size of cells).

4.77. Executing RS_DSP_MACC pass.

4.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.79. Executing TECHMAP pass (map to technology primitives).

4.79.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.80. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing RS_DSP_SIMD pass.

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.89. Executing rs_pack_dsp_regs pass.

4.90. Executing RS_DSP_IO_REGS pass.

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.93. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.94. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module FullAdder32:
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$1 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$10 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$11 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$12 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$13 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$14 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$15 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$16 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$17 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$18 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$19 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$2 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$20 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$21 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$22 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$23 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$24 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$25 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$26 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$27 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$28 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$29 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$3 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$30 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$31 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$32 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$33 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$34 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$35 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$36 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$37 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$38 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$39 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$4 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$40 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$41 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$42 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$43 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$44 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$45 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$46 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$47 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$48 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$49 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$5 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$50 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$51 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$52 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$53 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$54 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$55 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$56 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$57 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$58 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$59 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$6 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$60 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$61 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$62 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$63 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$7 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$8 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$9 ($add).
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$7 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$8.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$63 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$61 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$62.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$59 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$60.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$5 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$6.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$57 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$58.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$55 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$56.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$53 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$54.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$51 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$52.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$49 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$50.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$47 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$48.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$45 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$46.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$43 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$44.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$41 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$42.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$39 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$40.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$3 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$4.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$37 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$38.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$35 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$36.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$33 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$34.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$31 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$32.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$29 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$30.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$27 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$28.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$25 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$26.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$23 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$24.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$21 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$22.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$19 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$20.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$1 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$2.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$17 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$18.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$15 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$16.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$13 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$14.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$11 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$12.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$9 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$10.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$38.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$48.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$36.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$54.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$34.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$44.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$32.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$56.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$30.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$52.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$42.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$28.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$58.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$26.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$50.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$24.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$6.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$22.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$60.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$20.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$2.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$40.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$18.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$4.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$16.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$14.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$46.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$12.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$8.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$10.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$62.
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$62: $auto$alumacc.cc:485:replace_alu$67
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$10: $auto$alumacc.cc:485:replace_alu$70
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$8: $auto$alumacc.cc:485:replace_alu$73
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$12: $auto$alumacc.cc:485:replace_alu$76
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$46: $auto$alumacc.cc:485:replace_alu$79
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$14: $auto$alumacc.cc:485:replace_alu$82
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64: $auto$alumacc.cc:485:replace_alu$85
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$16: $auto$alumacc.cc:485:replace_alu$88
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$4: $auto$alumacc.cc:485:replace_alu$91
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$18: $auto$alumacc.cc:485:replace_alu$94
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$40: $auto$alumacc.cc:485:replace_alu$97
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$2: $auto$alumacc.cc:485:replace_alu$100
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$20: $auto$alumacc.cc:485:replace_alu$103
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$60: $auto$alumacc.cc:485:replace_alu$106
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$22: $auto$alumacc.cc:485:replace_alu$109
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$6: $auto$alumacc.cc:485:replace_alu$112
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$24: $auto$alumacc.cc:485:replace_alu$115
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$50: $auto$alumacc.cc:485:replace_alu$118
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$26: $auto$alumacc.cc:485:replace_alu$121
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$58: $auto$alumacc.cc:485:replace_alu$124
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$28: $auto$alumacc.cc:485:replace_alu$127
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$42: $auto$alumacc.cc:485:replace_alu$130
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$52: $auto$alumacc.cc:485:replace_alu$133
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$30: $auto$alumacc.cc:485:replace_alu$136
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$56: $auto$alumacc.cc:485:replace_alu$139
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$32: $auto$alumacc.cc:485:replace_alu$142
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$44: $auto$alumacc.cc:485:replace_alu$145
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$34: $auto$alumacc.cc:485:replace_alu$148
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$54: $auto$alumacc.cc:485:replace_alu$151
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$36: $auto$alumacc.cc:485:replace_alu$154
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$48: $auto$alumacc.cc:485:replace_alu$157
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$38: $auto$alumacc.cc:485:replace_alu$160
  created 32 $alu and 0 $macc cells.

4.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.98. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.100. Executing OPT_SHARE pass.

4.101. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.107. Executing OPT_SHARE pass.

4.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 2

4.111. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 70
   Number of wire bits:            256
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $alu                           32

4.112. Executing MEMORY pass.

4.112.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.112.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.112.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.112.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.112.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.112.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.112.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.112.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.112.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.112.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.113. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 70
   Number of wire bits:            256
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $alu                           32

4.114. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.116. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing Rs_BRAM_Split pass.

4.119. Executing TECHMAP pass (map to technology primitives).

4.119.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.121. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.127. Executing OPT_SHARE pass.

4.128. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.131. Executing PMUXTREE pass.

4.132. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.133. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.134. Executing TECHMAP pass (map to technology primitives).

4.134.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.134.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.134.3. Continuing TECHMAP pass.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88$278_Y
    new assignment: { } = { }.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~794 debug messages>

4.135. Printing statistics.

=== FullAdder32 ===

   Number of wires:                932
   Number of wire bits:          36366
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                473
     $_AND_                        126
     $_MUX_                         63
     $_NOT_                         63
     $_OR_                          63
     $_XOR_                        158

4.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.
<suppressed ~281 debug messages>

4.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.141. Executing OPT_SHARE pass.

4.142. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 35 unused cells and 832 unused wires.
<suppressed ~36 debug messages>

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.148. Executing OPT_SHARE pass.

4.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 2

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.153. Executing TECHMAP pass (map to technology primitives).

4.153.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.153.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

Dumping port properties into 'port_info.json' file.

4.154. Printing statistics.

=== FullAdder32 ===

   Number of wires:                100
   Number of wire bits:            286
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $_AND_                         62
     $_OR_                          31
     $_XOR_                         64

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.158. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.160. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.180. Printing statistics.

=== FullAdder32 ===

   Number of wires:                100
   Number of wire bits:            286
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $_AND_                         62
     $_OR_                          31
     $_XOR_                         64

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.181. Executing ABC pass (technology mapping using ABC).

4.181.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.181.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.181.2.1. Executing ABC.
[Time = 0.06 sec.]

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 192 unused wires.
<suppressed ~1 debug messages>

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.191.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.191.2.1. Executing ABC.
[Time = 0.05 sec.]

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.201. Executing ABC pass (technology mapping using ABC).

4.201.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.201.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=2).

4.201.2.1. Executing ABC.
[Time = 0.07 sec.]

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.205. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.207. Executing OPT_SHARE pass.

4.208. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.211. Executing ABC pass (technology mapping using ABC).

4.211.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.211.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=2).

4.211.2.1. Executing ABC.
[Time = 0.07 sec.]

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.217. Executing OPT_SHARE pass.

4.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.221. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.227. Executing OPT_SHARE pass.

4.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.233. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.234. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.236. Executing OPT_SHARE pass.

4.237. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.241. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.245. Executing OPT_SHARE pass.

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.250. Executing BMUXMAP pass.

4.251. Executing DEMUXMAP pass.

4.252. Executing ABC pass (technology mapping using ABC).

4.252.1. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.252.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  65  #Luts =    48  Max Lvl =  16  Avg Lvl =   8.73  [   0.05 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  65  #Luts =    48  Max Lvl =  16  Avg Lvl =   8.73  [   0.20 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   5  Avg Lvl =   3.67  [   0.27 sec. at Pass 2]{map}[6]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   5  Avg Lvl =   3.67  [   0.35 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  65  #Luts =    77  Max Lvl =   4  Avg Lvl =   3.36  [   0.50 sec. at Pass 4]{map}[36]
DE:   #PIs =  65  #Luts =    77  Max Lvl =   4  Avg Lvl =   3.36  [   1.17 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.33  [   0.99 sec. at Pass 6]{map}[100]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.33  [   1.19 sec. at Pass 7]{postMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.24 sec. at Pass 8]{map}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.28 sec. at Pass 9]{postMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.18 sec. at Pass 10]{map}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.31 sec. at Pass 11]{postMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.19 sec. at Pass 12]{pushMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.13 sec. at Pass 13]{pushMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.15 sec. at Pass 13]{pushMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.07 sec. at Pass 14]{finalMap}[100]
DE:   
DE:   total time =   14.52 sec.
[Time = 16.58 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.256. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.258. Executing OPT_SHARE pass.

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.262. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.266. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.268. Executing OPT_SHARE pass.

4.269. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.275. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.276. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.277. Executing OPT_SHARE pass.

4.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.282. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 46
   Number of wire bits:            170
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $lut                           73

4.283. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.284. Executing RS_DFFSR_CONV pass.

4.285. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 46
   Number of wire bits:            170
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $lut                           73

4.286. Executing TECHMAP pass (map to technology primitives).

4.286.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.286.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.286.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~193 debug messages>

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.
<suppressed ~1735 debug messages>

4.288. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
<suppressed ~1767 debug messages>
Removed a total of 589 cells.

4.291. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.292. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 125 unused wires.
<suppressed ~1 debug messages>

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.
<suppressed ~27 debug messages>

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.302. Executing TECHMAP pass (map to technology primitives).

4.302.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.302.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.303. Executing ABC pass (technology mapping using ABC).

4.303.1. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
Extracted 508 gates and 575 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.303.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   0.11 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   0.31 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   0.31 sec. at Pass 2]{map}[6]
DE:   #PIs =  65  #Luts =    72  Max Lvl =   4  Avg Lvl =   3.39  [   0.39 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  65  #Luts =    72  Max Lvl =   4  Avg Lvl =   3.39  [   0.41 sec. at Pass 4]{map}[16]
DE:   #PIs =  65  #Luts =    72  Max Lvl =   4  Avg Lvl =   3.39  [   0.41 sec. at Pass 5]{postMap}[16]
DE:   #PIs =  65  #Luts =    71  Max Lvl =   4  Avg Lvl =   3.39  [   0.43 sec. at Pass 6]{map}[16]
DE:   #PIs =  65  #Luts =    71  Max Lvl =   4  Avg Lvl =   3.39  [   0.41 sec. at Pass 7]{postMap}[16]
DE:   #PIs =  65  #Luts =    71  Max Lvl =   4  Avg Lvl =   3.39  [   0.37 sec. at Pass 8]{map}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.40 sec. at Pass 9]{postMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.37 sec. at Pass 10]{map}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.40 sec. at Pass 11]{postMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.36 sec. at Pass 12]{map}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.33 sec. at Pass 13]{pushMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.34 sec. at Pass 14]{pushMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.34 sec. at Pass 14]{pushMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.46 sec. at Pass 15]{finalMap}[16]
DE:   
DE:   total time =    6.20 sec.
[Time = 8.26 sec.]

4.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.307. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.308. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.309. Executing OPT_SHARE pass.

4.310. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 370 unused wires.
<suppressed ~1 debug messages>

4.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.313. Executing HIERARCHY pass (managing design hierarchy).

4.313.1. Analyzing design hierarchy..
Top module:  \FullAdder32

4.313.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

4.314. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.315. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.316. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-274.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.1-296.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.1-313.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-334.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.1-362.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372.1-378.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.1-394.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.1-410.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.1-426.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.1-442.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.1-458.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.1-480.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:490.1-502.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-546.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:556.1-563.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-584.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.1-610.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-654.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.1-678.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.1-705.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.1-754.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.1-803.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.1-819.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.1-835.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.1-853.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.1-871.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.1-934.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.1-973.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.1-995.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.1-1023.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1037.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1072.1-1122.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.1-1161.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.1-1212.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.317. Executing CLKBUFMAP pass (inserting clock buffers).

4.318. Executing TECHMAP pass (map to technology primitives).

4.318.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.318.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.319. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port FullAdder32.a using rs__I_BUF.
Mapping port FullAdder32.b using rs__I_BUF.
Mapping port FullAdder32.cin using rs__I_BUF.
Mapping port FullAdder32.cout using rs__O_BUF.
Mapping port FullAdder32.sum using rs__O_BUF.

4.320. Executing TECHMAP pass (map to technology primitives).

4.320.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.320.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~104 debug messages>

4.321. Printing statistics.

=== FullAdder32 ===

   Number of wires:                341
   Number of wire bits:            527
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                168
     $lut                           70
     I_BUF                          65
     O_BUF                          33

4.322. Executing TECHMAP pass (map to technology primitives).

4.322.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.322.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~580 debug messages>

4.323. Printing statistics.

=== FullAdder32 ===

   Number of wires:                481
   Number of wire bits:            943
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                168
     I_BUF                          65
     LUT2                            4
     LUT3                           10
     LUT4                            3
     LUT5                           22
     LUT6                           31
     O_BUF                          33

   Number of LUTs:                  70
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\FullAdder32'.

6. Executing BLIF backend.

7. Executing Verilog backend.
Dumping module `\FullAdder32'.
Dumping module `\interface_FullAdder32'.

8. Executing BLIF backend.
Run Script

9. Executing Verilog backend.
Dumping module `\FullAdder32'.
Dumping module `\interface_FullAdder32'.

10. Executing BLIF backend.

11. Executing Verilog backend.
Dumping module `\fabric_FullAdder32'.

12. Executing BLIF backend.

Warnings: 6 unique messages, 7 total
End of script. Logfile hash: bf331878ef, CPU: user 1.41s system 0.09s, MEM: 28.11 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (443 sec), 0% 55x opt_expr (0 sec), ...
INFO: SYN: Design FullAdder32 is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: FullAdder32
INFO: PAC: ##################################################
INFO: PAC: Constraint: create_clock -period 5 -name clk 
INFO: PAC: Constraint: set_input_delay 1 -clock clk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 1 -clock clk [get_ports {*}] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_FullAdder32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 16.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +1.5 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.0 MiB, delta_rss +0.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 168
    .input :      65
    .output:      33
    6-LUT  :      70
  Nets  : 135
    Avg Fanout:     2.8
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 514
  Timing Graph Edges: 725
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.3 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[31]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$cout'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$cin'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 209: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 210: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 211: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 212: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 213: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 214: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 215: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 216: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$b[18]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$b[19]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$b[20]'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$b[21]'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$b[22]'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$b[23]'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$b[24]'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$b[25]'
Warning 227: set_output_delay command matched but was not applied to primary input '$iopadmap$b[26]'
Warning 228: set_output_delay command matched but was not applied to primary input '$iopadmap$b[27]'
Warning 229: set_output_delay command matched but was not applied to primary input '$iopadmap$b[28]'
Warning 230: set_output_delay command matched but was not applied to primary input '$iopadmap$b[29]'
Warning 231: set_output_delay command matched but was not applied to primary input '$iopadmap$b[30]'
Warning 232: set_output_delay command matched but was not applied to primary input '$iopadmap$b[31]'
Warning 233: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 244: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 245: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 246: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$a[20]'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$a[21]'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$a[22]'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$a[23]'
Warning 257: set_output_delay command matched but was not applied to primary input '$iopadmap$a[24]'
Warning 258: set_output_delay command matched but was not applied to primary input '$iopadmap$a[25]'
Warning 259: set_output_delay command matched but was not applied to primary input '$iopadmap$a[26]'
Warning 260: set_output_delay command matched but was not applied to primary input '$iopadmap$a[27]'
Warning 261: set_output_delay command matched but was not applied to primary input '$iopadmap$a[28]'
Warning 262: set_output_delay command matched but was not applied to primary input '$iopadmap$a[29]'
Warning 263: set_output_delay command matched but was not applied to primary input '$iopadmap$a[30]'
Warning 264: set_output_delay command matched but was not applied to primary input '$iopadmap$a[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.2 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif'.

After removing unused inputs...
	total blocks: 168, total nets: 135, total inputs: 65, total outputs: 33
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     6/168       3%                            1    12 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
    12/168       7%                            0    12 x 10    
    18/168      10%                            1    12 x 10    
    24/168      14%                            2    12 x 10    
    30/168      17%                            2    12 x 10    
    36/168      21%                            3    12 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
    42/168      25%                            2    12 x 10    
    48/168      28%                            3    12 x 10    
    54/168      32%                            4    12 x 10    
    60/168      35%                            4    12 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
    66/168      39%                            4    12 x 10    
    72/168      42%                            4    12 x 10    
    78/168      46%                            5    12 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
    84/168      50%                            5    12 x 10    
    90/168      53%                            6    12 x 10    
    96/168      57%                            6    12 x 10    
   102/168      60%                            7    12 x 10    
   108/168      64%                            7    12 x 10    
   114/168      67%                            9    12 x 10    
   120/168      71%                           15    12 x 10    
   126/168      75%                           21    12 x 10    
   132/168      78%                           27    12 x 10    
   138/168      82%                           33    12 x 10    
   144/168      85%                           39    12 x 10    
   150/168      89%                           45    12 x 10    
   156/168      92%                           51    12 x 10    
   162/168      96%                           57    12 x 10    
   168/168     100%                           63    12 x 10    
   174/168     103%                           69    12 x 10    
   180/168     107%                           75    12 x 10    
   186/168     110%                           81    12 x 10    
   192/168     114%                           87    12 x 10    
   198/168     117%                           93    12 x 10    
   204/168     121%                           99    12 x 10    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 55
  LEs used for logic and registers    : 0
  LEs used for logic only             : 55
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.0443e-05 sec
Full Max Req/Worst Slack updates 1 in 8.343e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.973e-05 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 0.07 (target 1.00)
	Block Utilization: 0.04 Type: io
	Block Utilization: 0.19 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         98                               0.336735                     0.663265   
       clb          7                                27.5714                      8.42857   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 11 out of 135 nets, 124 nets not absorbed.

Netlist conversion complete.

# Packing took 0.14 seconds (max_rss 22.0 MiB, delta_rss +2.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 60.4 MiB, delta_rss +38.4 MiB)
Warning 265: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 124
Netlist num_blocks: 105
Netlist EMPTY blocks: 0.
Netlist io blocks: 98.
Netlist clb blocks: 7.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 65
Netlist output pins: 33

Pb types usage...
  io             : 98
   io_output     : 33
    outpad       : 33
   io_input      : 65
    inpad        : 65
  clb            : 7
   clb_lr        : 7
    fle          : 55
     fast6       : 31
      lut6       : 31
       lut       : 31
     ble5        : 39
      lut5       : 39
       lut       : 39

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		98	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		7	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.07 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.19 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
Warning 266: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 267: Sized nonsensical R=0 transistor to minimum width
Warning 268: Sized nonsensical R=0 transistor to minimum width
Warning 269: Sized nonsensical R=0 transistor to minimum width
Warning 270: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.53 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.54 seconds (max_rss 60.4 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00359706 seconds (0.00354692 STA, 5.0141e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.96 seconds (max_rss 60.4 MiB)
INFO: PAC: Design FullAdder32 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: FullAdder32
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/FullAdder32_post_synth.eblif --output FullAdder32_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/FullAdder32_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/config.json
	--output	FullAdder32_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/FullAdder32_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : FullAdder32_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
RapidCsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv )  check:0
CReader::parse()  nr_= 549  nc_= 75
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 549  num_cols= 75  start_GBOX_GPIO_row_= 136

  mode_names_.size()= 44
  mode_names_  MODE_BP_DIR_A_TX MODE_BP_SDR_A_TX MODE_BP_DDR_A_TX MODE_RATE_3_A_TX MODE_RATE_4_A_TX MODE_RATE_5_A_TX MODE_RATE_6_A_TX MODE_RATE_7_A_TX MODE_RATE_8_A_TX MODE_RATE_9_A_TX MODE_RATE_10_A_TX MODE_BP_DIR_B_TX MODE_BP_SDR_B_TX MODE_BP_DDR_B_TX MODE_RATE_3_B_TX MODE_RATE_4_B_TX MODE_RATE_5_B_TX MODE_BP_DIR_A_RX MODE_BP_SDR_A_RX MODE_BP_DDR_A_RX MODE_RATE_3_A_RX MODE_RATE_4_A_RX MODE_RATE_5_A_RX MODE_RATE_6_A_RX MODE_RATE_7_A_RX MODE_RATE_8_A_RX MODE_RATE_9_A_RX MODE_RATE_10_A_RX MODE_BP_DIR_B_RX MODE_BP_SDR_B_RX MODE_BP_DDR_B_RX MODE_RATE_3_B_RX MODE_RATE_4_B_RX MODE_RATE_5_B_RX MODE_MIPI MODE_GPIO MODE_UART0 MODE_UART1 MODE_I2C MODE_SPI0 MODE_PWM MODE_DDR MODE_USB MODE_ETH

 ==        first row with Customer Internal Name : 2  (bcd-0   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_8240  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:0)
 == first row with unique Customer Internal Name : 2  (bcd-0   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_8240  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:0)
 ==   first row with only Customer Internal Name : 2  (bcd-0   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_8240  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:0)
 ==         last row with Customer Internal Name : 121  (bcd-119   grp:GPIO    SOC_GPIO31_39    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_8327  fc:fpga_pad_oen[39]  ci:SOC_GPIO39_OEN  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:119)
  num_rows= 549  num_cols= 75  start_GBOX_GPIO_row_= 136  start_CustomerInternal_row_= 0  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 350  bcd_AXI_.size()= 0

	  has_edits : 1
port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/FullAdder32_post_synth.eblif

create_temp_pcf() : 118391.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 65  output_idx.size()= 33
--- writing pcf inputs (65)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  no i-tile
  did #iterations: 1

[Error] pin_c: failed getting device pin for input pin: HP_2_1_0N
NOTE: increased itile_overlap_level_ to 2 on i=58

  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  did #iterations: 41
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  did #iterations: 41
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  did #iterations: 42
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  did #iterations: 42
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  did #iterations: 43
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  did #iterations: 43
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  no i-site
  did #iterations: 44
--- writing pcf outputs (33)

after create_temp_pcf() #errors: 1
	 pin_c: NOTE ERRORs: 1


pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 118391.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 98  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : FullAdder32_pin_loc.place
  input pin TRANSLATED: cin --> $iopadmap$cin
  output pin TRANSLATED: cout --> $iopadmap$cout

written 98 pins to FullAdder32_pin_loc.place
  min_pt_row= 0  max_pt_row= 456

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0

	 pin_c: NOTE ERRORs: 1
	 itile_overlap_level_= 2  otile_overlap_level_= 1
	 pin_c: number of inputs = 65  number of outputs = 33
======== stats:
 --> got 65 inputs and 33 outputs
  min_pt_row= 2  max_pt_row= 458
  row0_GBOX_GPIO()= 136  row0_CustomerInternal()= 0

bcd_stats( numRows= 549 )
              No_dir : 213
           Input_dir : 132
          Output_dir : 66
         HasBoth_dir : 42
      AllEnabled_dir : 96
        #AXI = 0
       #GPIO = 120
  #GBOX_GPIO = 350
   #inp_colm A2F = 182
   #out_colm F2A = 288
======== end stats.

	 pin_c: NOTE ERRORs: 1
	 itile_overlap_level_= 2  otile_overlap_level_= 1
	 pin_c: number of inputs = 65   number of outputs = 33

	 pin_c: NOTE ERRORs: 1

Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --place --fix_clusters FullAdder32_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --place --fix_clusters FullAdder32_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_FullAdder32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 16.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'FullAdder32_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: FullAdder32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.1 MiB, delta_rss +1.4 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.0 MiB, delta_rss +0.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 168
    .input :      65
    .output:      33
    6-LUT  :      70
  Nets  : 135
    Avg Fanout:     2.8
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 514
  Timing Graph Edges: 725
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.3 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[31]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$cout'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$cin'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 209: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 210: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 211: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 212: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 213: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 214: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 215: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 216: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$b[18]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$b[19]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$b[20]'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$b[21]'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$b[22]'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$b[23]'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$b[24]'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$b[25]'
Warning 227: set_output_delay command matched but was not applied to primary input '$iopadmap$b[26]'
Warning 228: set_output_delay command matched but was not applied to primary input '$iopadmap$b[27]'
Warning 229: set_output_delay command matched but was not applied to primary input '$iopadmap$b[28]'
Warning 230: set_output_delay command matched but was not applied to primary input '$iopadmap$b[29]'
Warning 231: set_output_delay command matched but was not applied to primary input '$iopadmap$b[30]'
Warning 232: set_output_delay command matched but was not applied to primary input '$iopadmap$b[31]'
Warning 233: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 244: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 245: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 246: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$a[20]'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$a[21]'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$a[22]'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$a[23]'
Warning 257: set_output_delay command matched but was not applied to primary input '$iopadmap$a[24]'
Warning 258: set_output_delay command matched but was not applied to primary input '$iopadmap$a[25]'
Warning 259: set_output_delay command matched but was not applied to primary input '$iopadmap$a[26]'
Warning 260: set_output_delay command matched but was not applied to primary input '$iopadmap$a[27]'
Warning 261: set_output_delay command matched but was not applied to primary input '$iopadmap$a[28]'
Warning 262: set_output_delay command matched but was not applied to primary input '$iopadmap$a[29]'
Warning 263: set_output_delay command matched but was not applied to primary input '$iopadmap$a[30]'
Warning 264: set_output_delay command matched but was not applied to primary input '$iopadmap$a[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.44 seconds (max_rss 59.0 MiB, delta_rss +39.4 MiB)
Warning 265: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 124
Netlist num_blocks: 105
Netlist EMPTY blocks: 0.
Netlist io blocks: 98.
Netlist clb blocks: 7.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 65
Netlist output pins: 33

Pb types usage...
  io             : 98
   io_output     : 33
    outpad       : 33
   io_input      : 65
    inpad        : 65
  clb            : 7
   clb_lr        : 7
    fle          : 55
     fast6       : 31
      lut6       : 31
       lut       : 31
     ble5        : 39
      lut5       : 39
       lut       : 39

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		98	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		7	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.07 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.19 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Warning 266: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 267: Sized nonsensical R=0 transistor to minimum width
Warning 268: Sized nonsensical R=0 transistor to minimum width
Warning 269: Sized nonsensical R=0 transistor to minimum width
Warning 270: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.51 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.52 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.56 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 271: Found no more sample locations for SOURCE in io_top
Warning 272: Found no more sample locations for OPIN in io_top
Warning 273: Found no more sample locations for SOURCE in io_right
Warning 274: Found no more sample locations for OPIN in io_right
Warning 275: Found no more sample locations for SOURCE in io_bottom
Warning 276: Found no more sample locations for OPIN in io_bottom
Warning 277: Found no more sample locations for SOURCE in io_left
Warning 278: Found no more sample locations for OPIN in io_left
Warning 279: Found no more sample locations for SOURCE in clb
Warning 280: Found no more sample locations for OPIN in clb
Warning 281: Found no more sample locations for SOURCE in dsp
Warning 282: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.57 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 283: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.50 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.50 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading FullAdder32_pin_loc.place.

Warning 358: Block a[0] has an invalid name and it is going to be skipped.
Warning 359: Block a[1] has an invalid name and it is going to be skipped.
Warning 360: Block a[2] has an invalid name and it is going to be skipped.
Warning 361: Block a[3] has an invalid name and it is going to be skipped.
Warning 362: Block a[4] has an invalid name and it is going to be skipped.
Warning 363: Block a[5] has an invalid name and it is going to be skipped.
Warning 364: Block a[6] has an invalid name and it is going to be skipped.
Warning 365: Block a[7] has an invalid name and it is going to be skipped.
Warning 366: Block a[8] has an invalid name and it is going to be skipped.
Warning 367: Block a[9] has an invalid name and it is going to be skipped.
Warning 368: Block a[10] has an invalid name and it is going to be skipped.
Warning 369: Block a[11] has an invalid name and it is going to be skipped.
Warning 370: Block a[12] has an invalid name and it is going to be skipped.
Warning 371: Block a[13] has an invalid name and it is going to be skipped.
Warning 372: Block a[14] has an invalid name and it is going to be skipped.
Warning 373: Block a[15] has an invalid name and it is going to be skipped.
Warning 374: Block a[16] has an invalid name and it is going to be skipped.
Warning 375: Block a[17] has an invalid name and it is going to be skipped.
Warning 376: Block a[18] has an invalid name and it is going to be skipped.
Warning 377: Block a[19] has an invalid name and it is going to be skipped.
Warning 378: Block a[20] has an invalid name and it is going to be skipped.
Warning 379: Block a[21] has an invalid name and it is going to be skipped.
Warning 380: Block a[22] has an invalid name and it is going to be skipped.
Warning 381: Block a[23] has an invalid name and it is going to be skipped.
Warning 382: Block a[24] has an invalid name and it is going to be skipped.
Warning 383: Block a[25] has an invalid name and it is going to be skipped.
Warning 384: Block a[26] has an invalid name and it is going to be skipped.
Warning 385: Block a[27] has an invalid name and it is going to be skipped.
Warning 386: Block a[28] has an invalid name and it is going to be skipped.
Warning 387: Block a[29] has an invalid name and it is going to be skipped.
Warning 388: Block a[30] has an invalid name and it is going to be skipped.
Warning 389: Block a[31] has an invalid name and it is going to be skipped.
Warning 390: Block b[0] has an invalid name and it is going to be skipped.
Warning 391: Block b[1] has an invalid name and it is going to be skipped.
Warning 392: Block b[2] has an invalid name and it is going to be skipped.
Warning 393: Block b[3] has an invalid name and it is going to be skipped.
Warning 394: Block b[4] has an invalid name and it is going to be skipped.
Warning 395: Block b[5] has an invalid name and it is going to be skipped.
Warning 396: Block b[6] has an invalid name and it is going to be skipped.
Warning 397: Block b[7] has an invalid name and it is going to be skipped.
Warning 398: Block b[8] has an invalid name and it is going to be skipped.
Warning 399: Block b[9] has an invalid name and it is going to be skipped.
Warning 400: Block b[10] has an invalid name and it is going to be skipped.
Warning 401: Block b[11] has an invalid name and it is going to be skipped.
Warning 402: Block b[12] has an invalid name and it is going to be skipped.
Warning 403: Block b[13] has an invalid name and it is going to be skipped.
Warning 404: Block b[14] has an invalid name and it is going to be skipped.
Warning 405: Block b[15] has an invalid name and it is going to be skipped.
Warning 406: Block b[16] has an invalid name and it is going to be skipped.
Warning 407: Block b[17] has an invalid name and it is going to be skipped.
Warning 408: Block b[18] has an invalid name and it is going to be skipped.
Warning 409: Block b[19] has an invalid name and it is going to be skipped.
Warning 410: Block b[20] has an invalid name and it is going to be skipped.
Warning 411: Block b[21] has an invalid name and it is going to be skipped.
Warning 412: Block b[22] has an invalid name and it is going to be skipped.
Warning 413: Block b[23] has an invalid name and it is going to be skipped.
Warning 414: Block b[24] has an invalid name and it is going to be skipped.
Warning 415: Block b[25] has an invalid name and it is going to be skipped.
Warning 416: Block b[26] has an invalid name and it is going to be skipped.
Warning 417: Block b[27] has an invalid name and it is going to be skipped.
Warning 418: Block b[28] has an invalid name and it is going to be skipped.
Warning 419: Block b[29] has an invalid name and it is going to be skipped.
Warning 420: Block b[30] has an invalid name and it is going to be skipped.
Warning 421: Block b[31] has an invalid name and it is going to be skipped.
Warning 422: Block out:sum[0] has an invalid name and it is going to be skipped.
Warning 423: Block out:sum[1] has an invalid name and it is going to be skipped.
Warning 424: Block out:sum[2] has an invalid name and it is going to be skipped.
Warning 425: Block out:sum[3] has an invalid name and it is going to be skipped.
Warning 426: Block out:sum[4] has an invalid name and it is going to be skipped.
Warning 427: Block out:sum[5] has an invalid name and it is going to be skipped.
Warning 428: Block out:sum[6] has an invalid name and it is going to be skipped.
Warning 429: Block out:sum[7] has an invalid name and it is going to be skipped.
Warning 430: Block out:sum[8] has an invalid name and it is going to be skipped.
Warning 431: Block out:sum[9] has an invalid name and it is going to be skipped.
Warning 432: Block out:sum[10] has an invalid name and it is going to be skipped.
Warning 433: Block out:sum[11] has an invalid name and it is going to be skipped.
Warning 434: Block out:sum[12] has an invalid name and it is going to be skipped.
Warning 435: Block out:sum[13] has an invalid name and it is going to be skipped.
Warning 436: Block out:sum[14] has an invalid name and it is going to be skipped.
Warning 437: Block out:sum[15] has an invalid name and it is going to be skipped.
Warning 438: Block out:sum[16] has an invalid name and it is going to be skipped.
Warning 439: Block out:sum[17] has an invalid name and it is going to be skipped.
Warning 440: Block out:sum[18] has an invalid name and it is going to be skipped.
Warning 441: Block out:sum[19] has an invalid name and it is going to be skipped.
Warning 442: Block out:sum[20] has an invalid name and it is going to be skipped.
Warning 443: Block out:sum[21] has an invalid name and it is going to be skipped.
Warning 444: Block out:sum[22] has an invalid name and it is going to be skipped.
Warning 445: Block out:sum[23] has an invalid name and it is going to be skipped.
Warning 446: Block out:sum[24] has an invalid name and it is going to be skipped.
Warning 447: Block out:sum[25] has an invalid name and it is going to be skipped.
Warning 448: Block out:sum[26] has an invalid name and it is going to be skipped.
Warning 449: Block out:sum[27] has an invalid name and it is going to be skipped.
Warning 450: Block out:sum[28] has an invalid name and it is going to be skipped.
Warning 451: Block out:sum[29] has an invalid name and it is going to be skipped.
Warning 452: Block out:sum[30] has an invalid name and it is going to be skipped.
Warning 453: Block out:sum[31] has an invalid name and it is going to be skipped.
Successfully read constraints file FullAdder32_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

There are 226 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1247

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 7.79559 td_cost: 7.20572e-08
Initial placement estimated Critical Path Delay (CPD): 6.99703 ns
Initial placement estimated setup Total Negative Slack (sTNS): -31.0988 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.99703 ns

Initial placement estimated setup slack histogram:
[   -2e-09: -1.8e-09) 2 (  6.1%) |****************
[ -1.8e-09: -1.6e-09) 1 (  3.0%) |********
[ -1.6e-09: -1.4e-09) 2 (  6.1%) |****************
[ -1.4e-09: -1.2e-09) 6 ( 18.2%) |*************************************************
[ -1.2e-09: -9.5e-10) 5 ( 15.2%) |*****************************************
[ -9.5e-10: -7.4e-10) 6 ( 18.2%) |*************************************************
[ -7.4e-10: -5.4e-10) 5 ( 15.2%) |*****************************************
[ -5.4e-10: -3.3e-10) 2 (  6.1%) |****************
[ -3.3e-10: -1.2e-10) 2 (  6.1%) |****************
[ -1.2e-10:  9.1e-11) 2 (  6.1%) |****************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 247
Warning 454: Starting t: 67 of 105 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 9.4e-04   0.933       5.36 5.7512e-08   6.384      -26.3   -1.384   0.522  0.0268   11.0     1.00 0.000       247  0.200
   2    0.0 8.9e-04   0.946       4.79 5.2742e-08   6.222      -20.6   -1.222   0.429  0.0232   11.0     1.00 0.000       494  0.950
   3    0.0 8.5e-04   0.936       4.16 4.8507e-08   6.164      -20.1   -1.164   0.372  0.0304   10.9     1.08 0.000       741  0.950
   4    0.0 8.0e-04   0.988       3.93 4.381e-08    6.042      -16.3   -1.042   0.291  0.0051   10.1     1.60 0.000       988  0.950
   5    0.0 7.6e-04   0.984       3.91 3.5604e-08   6.042        -16   -1.042   0.275  0.0121    8.6     2.65 0.000      1235  0.950
   6    0.0 7.3e-04   0.990       3.88 2.7625e-08   6.103      -16.4   -1.103   0.251  0.0040    7.2     3.65 0.000      1482  0.950
   7    0.0 6.9e-04   0.997       3.87 2.3783e-08   6.103      -16.3   -1.103   0.219  0.0019    5.9     4.60 0.000      1729  0.950
   8    0.0 6.6e-04   0.995       3.84 2.1002e-08   6.103      -16.4   -1.103   0.211  0.0064    4.6     5.51 0.000      1976  0.950
   9    0.0 6.2e-04   0.997       3.80 1.8697e-08   6.103      -15.9   -1.103   0.154  0.0022    3.5     6.24 0.000      2223  0.950
  10    0.0 5.9e-04   1.007       3.83 1.7078e-08   6.103      -15.6   -1.103   0.259  0.0034    2.5     6.95 0.000      2470  0.950
  11    0.0 5.6e-04   0.987       3.84 1.6509e-08   6.103      -15.9   -1.103   0.271  0.0065    2.1     7.26 0.000      2717  0.950
  12    0.0 5.3e-04   0.995       3.82 1.5554e-08   6.103      -15.7   -1.103   0.267  0.0019    1.7     7.51 0.000      2964  0.950
  13    0.0 5.1e-04   0.996       3.80 1.4978e-08   6.103      -15.6   -1.103   0.223  0.0033    1.4     7.71 0.000      3211  0.950
  14    0.0 4.8e-04   0.999       3.77 1.4587e-08   6.103      -15.6   -1.103   0.223  0.0025    1.1     7.93 0.000      3458  0.950
  15    0.0 4.6e-04   0.999       3.76 1.4345e-08   6.103      -15.6   -1.103   0.255  0.0019    1.0     8.00 0.000      3705  0.950
  16    0.0 4.3e-04   0.996       3.78 1.4227e-08   6.103      -15.5   -1.103   0.174  0.0034    1.0     8.00 0.000      3952  0.950
  17    0.0 4.1e-04   0.998       3.75 1.4125e-08   6.103      -15.5   -1.103   0.162  0.0029    1.0     8.00 0.000      4199  0.950
  18    0.0 3.9e-04   0.996       3.71 1.4276e-08   6.103      -16.1   -1.103   0.150  0.0017    1.0     8.00 0.000      4446  0.950
  19    0.0 3.1e-04   0.998       3.71 1.4203e-08   6.103        -16   -1.103   0.121  0.0023    1.0     8.00 0.000      4693  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=3.71206, TD costs=1.39063e-08, CPD=  6.103 (ns) 
  20    0.0 2.5e-04   0.999       3.71 1.39e-08     6.103      -15.8   -1.103   0.077  0.0013    1.0     8.00 0.000      4940  0.800
  21    0.0 2.0e-04   0.999       3.70 1.3831e-08   6.103      -15.7   -1.103   0.081  0.0005    1.0     8.00 0.000      5187  0.800
  22    0.0 1.6e-04   0.999       3.68 1.3849e-08   6.103      -15.8   -1.103   0.085  0.0009    1.0     8.00 0.000      5434  0.800
  23    0.0 1.3e-04   0.998       3.69 1.3672e-08   6.103      -15.8   -1.103   0.045  0.0023    1.0     8.00 0.000      5681  0.800
  24    0.0 1.0e-04   1.000       3.69 1.3574e-08   6.103      -15.8   -1.103   0.053  0.0002    1.0     8.00 0.000      5928  0.800
  25    0.0 8.2e-05   1.000       3.69 1.36e-08     6.103      -15.8   -1.103   0.057  0.0002    1.0     8.00 0.000      6175  0.800
  26    0.0 6.6e-05   1.000       3.69 1.354e-08    6.103      -15.7   -1.103   0.040  0.0001    1.0     8.00 0.000      6422  0.800
  27    0.0 5.3e-05   1.000       3.69 1.36e-08     6.103      -15.9   -1.103   0.032  0.0001    1.0     8.00 0.000      6669  0.800
  28    0.0 4.2e-05   1.000       3.69 1.3545e-08   6.103      -15.8   -1.103   0.028  0.0000    1.0     8.00 0.000      6916  0.800
  29    0.0 0.0e+00   1.000       3.69 1.3588e-08   6.103      -15.8   -1.103   0.028  0.0000    1.0     8.00 0.000      7163  0.800
## Placement Quench took 0.00 seconds (max_rss 59.5 MiB)
post-quench CPD = 6.10317 (ns) 

BB estimate of min-dist (placement) wire length: 591

Completed placement consistency check successfully.

Swaps called: 7268

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 6.10317 ns, Fmax: 163.849 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.10317 ns
Placement estimated setup Total Negative Slack (sTNS): -15.7655 ns

Placement estimated setup slack histogram:
[ -1.1e-09: -9.4e-10) 1 (  3.0%) |*****
[ -9.4e-10: -7.8e-10) 3 (  9.1%) |****************
[ -7.8e-10: -6.2e-10) 9 ( 27.3%) |*************************************************
[ -6.2e-10: -4.6e-10) 7 ( 21.2%) |**************************************
[ -4.6e-10:   -3e-10) 4 ( 12.1%) |**********************
[   -3e-10: -1.4e-10) 3 (  9.1%) |****************
[ -1.4e-10:  2.5e-11) 2 (  6.1%) |***********
[  2.5e-11:  1.9e-10) 1 (  3.0%) |*****
[  1.9e-10:  3.5e-10) 1 (  3.0%) |*****
[  3.5e-10:  5.1e-10) 2 (  6.1%) |***********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999981, bb_cost: 3.69331, td_cost: 1.35693e-08, 

Placement resource usage:
  io  implemented as io_top   : 1
  io  implemented as io_right : 35
  io  implemented as io_bottom: 62
  clb implemented as clb      : 7

Placement number of temperatures: 29
Placement total # of swap attempts: 7268
	Swaps accepted: 1390 (19.1 %)
	Swaps rejected: 4885 (67.2 %)
	Swaps aborted:  993 (13.7 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                21.04            18.56           81.31          0.13         
                   Median                 19.83            24.93           57.37          17.71        
                   Centroid               19.62            25.05           58.77          16.18        
                   W. Centroid            21.13            24.98           58.94          16.08        
                   W. Median              4.61             6.71            64.02          29.27        

clb                Uniform                1.11             1.27            98.73          0.00         
                   Median                 1.18             3.57            88.10          8.33         
                   Centroid               1.35             1.04            91.67          7.29         
                   W. Centroid            1.91             5.15            88.24          6.62         
                   W. Median              0.27             0.00            63.16          36.84        
                   Crit. Uniform          4.13             0.00            100.00         0.00         
                   Feasible Region        3.83             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000331761 seconds (0.000303707 STA, 2.8054e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0146413 seconds (0.0135073 STA, 0.00113395 slack) (31 full updates: 31 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.05 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0146413 seconds (0.0135073 STA, 0.00113395 slack) (31 full updates: 31 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 2.30 seconds (max_rss 59.5 MiB)
Incr Slack updates 31 in 0.000379567 sec
Full Max Req/Worst Slack updates 5 in 2.2974e-05 sec
Incr Max Req/Worst Slack updates 26 in 8.3727e-05 sec
Incr Criticality updates 25 in 0.00039572 sec
Full Criticality updates 6 in 0.000123045 sec
INFO: PLC: Design FullAdder32 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: FullAdder32
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_FullAdder32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 16.8 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: FullAdder32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.1 MiB, delta_rss +1.4 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 19.0 MiB, delta_rss +0.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 168
    .input :      65
    .output:      33
    6-LUT  :      70
  Nets  : 135
    Avg Fanout:     2.8
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 514
  Timing Graph Edges: 725
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.3 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[31]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$cout'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$cin'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 209: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 210: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 211: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 212: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 213: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 214: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 215: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 216: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$b[18]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$b[19]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$b[20]'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$b[21]'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$b[22]'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$b[23]'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$b[24]'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$b[25]'
Warning 227: set_output_delay command matched but was not applied to primary input '$iopadmap$b[26]'
Warning 228: set_output_delay command matched but was not applied to primary input '$iopadmap$b[27]'
Warning 229: set_output_delay command matched but was not applied to primary input '$iopadmap$b[28]'
Warning 230: set_output_delay command matched but was not applied to primary input '$iopadmap$b[29]'
Warning 231: set_output_delay command matched but was not applied to primary input '$iopadmap$b[30]'
Warning 232: set_output_delay command matched but was not applied to primary input '$iopadmap$b[31]'
Warning 233: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 244: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 245: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 246: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$a[20]'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$a[21]'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$a[22]'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$a[23]'
Warning 257: set_output_delay command matched but was not applied to primary input '$iopadmap$a[24]'
Warning 258: set_output_delay command matched but was not applied to primary input '$iopadmap$a[25]'
Warning 259: set_output_delay command matched but was not applied to primary input '$iopadmap$a[26]'
Warning 260: set_output_delay command matched but was not applied to primary input '$iopadmap$a[27]'
Warning 261: set_output_delay command matched but was not applied to primary input '$iopadmap$a[28]'
Warning 262: set_output_delay command matched but was not applied to primary input '$iopadmap$a[29]'
Warning 263: set_output_delay command matched but was not applied to primary input '$iopadmap$a[30]'
Warning 264: set_output_delay command matched but was not applied to primary input '$iopadmap$a[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' (Virtual Clock)

# Load Timing Constraints took 0.01 seconds (max_rss 19.4 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.08 seconds (max_rss 59.0 MiB, delta_rss +39.4 MiB)
Warning 265: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 124
Netlist num_blocks: 105
Netlist EMPTY blocks: 0.
Netlist io blocks: 98.
Netlist clb blocks: 7.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 65
Netlist output pins: 33

Pb types usage...
  io             : 98
   io_output     : 33
    outpad       : 33
   io_input      : 65
    inpad        : 65
  clb            : 7
   clb_lr        : 7
    fle          : 55
     fast6       : 31
      lut6       : 31
       lut       : 31
     ble5        : 39
      lut5       : 39
       lut       : 39

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		98	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		7	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.07 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.19 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Warning 266: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 267: Sized nonsensical R=0 transistor to minimum width
Warning 268: Sized nonsensical R=0 transistor to minimum width
Warning 269: Sized nonsensical R=0 transistor to minimum width
Warning 270: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.51 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.52 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place.

# Load Placement took 0.01 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.57 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 271: Found no more sample locations for SOURCE in io_top
Warning 272: Found no more sample locations for OPIN in io_top
Warning 273: Found no more sample locations for SOURCE in io_right
Warning 274: Found no more sample locations for OPIN in io_right
Warning 275: Found no more sample locations for SOURCE in io_bottom
Warning 276: Found no more sample locations for OPIN in io_bottom
Warning 277: Found no more sample locations for SOURCE in io_left
Warning 278: Found no more sample locations for OPIN in io_left
Warning 279: Found no more sample locations for SOURCE in clb
Warning 280: Found no more sample locations for OPIN in clb
Warning 281: Found no more sample locations for SOURCE in dsp
Warning 282: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.57 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6) 24 ( 10.6%) |*********************
[      0.6:      0.7) 52 ( 23.0%) |**********************************************
[      0.7:      0.8) 46 ( 20.4%) |*****************************************
[      0.8:      0.9) 54 ( 23.9%) |************************************************
[      0.9:        1) 50 ( 22.1%) |********************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   23037     124     226     107 ( 0.094%)    1201 ( 4.2%)    6.646     -33.01     -1.646      0.000      0.000      N/A
   2    0.0     0.5    3   16634      85     180      80 ( 0.071%)    1223 ( 4.3%)    6.646     -32.95     -1.646      0.000      0.000      N/A
   3    0.0     0.6    0   16428      77     162      69 ( 0.061%)    1228 ( 4.3%)    6.646     -33.01     -1.646      0.000      0.000      N/A
   4    0.0     0.8    1   17291      74     157      64 ( 0.056%)    1240 ( 4.4%)    6.646     -32.95     -1.646      0.000      0.000      N/A
   5    0.0     1.1    0   13635      69     151      38 ( 0.034%)    1267 ( 4.4%)    6.646     -33.01     -1.646      0.000      0.000      N/A
   6    0.0     1.4    1   11503      56     126      33 ( 0.029%)    1295 ( 4.5%)    6.646     -33.38     -1.646      0.000      0.000      N/A
   7    0.0     1.9    0   11890      51     115      32 ( 0.028%)    1306 ( 4.6%)    6.646     -33.25     -1.646      0.000      0.000      N/A
   8    0.0     2.4    0    7585      38      89      22 ( 0.019%)    1326 ( 4.7%)    6.646     -33.25     -1.646      0.000      0.000      N/A
   9    0.0     3.1    0    5702      27      67      18 ( 0.016%)    1335 ( 4.7%)    6.646     -33.25     -1.646      0.000      0.000      N/A
  10    0.0     4.1    0    4344      18      44      10 ( 0.009%)    1347 ( 4.7%)    6.646     -33.25     -1.646      0.000      0.000       24
  11    0.0     5.3    0    4156      16      42       4 ( 0.004%)    1367 ( 4.8%)    6.646     -33.31     -1.646      0.000      0.000       18
  12    0.0     6.9    0    2404       8      23       4 ( 0.004%)    1367 ( 4.8%)    6.646     -33.31     -1.646      0.000      0.000       15
  13    0.0     9.0    0    2029       4      13       0 ( 0.000%)    1392 ( 4.9%)    6.646     -33.31     -1.646      0.000      0.000       15
Restoring best routing
Critical path: 6.64577 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7) 45 ( 19.9%) |****************************
[      0.7:      0.8) 51 ( 22.6%) |********************************
[      0.8:      0.9) 53 ( 23.5%) |*********************************
[      0.9:        1) 77 ( 34.1%) |************************************************
Router Stats: total_nets_routed: 647 total_connections_routed: 1395 total_heap_pushes: 136638 total_heap_pops: 44803 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 136638 total_external_heap_pops: 44803 total_external_SOURCE_pushes: 1395 total_external_SOURCE_pops: 1096 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1395 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1395 total_external_SINK_pushes: 8814 total_external_SINK_pops: 8302 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 12546 total_external_IPIN_pops: 11195 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 1666 total_external_OPIN_pops: 1344 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 748 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 748 total_external_CHANX_pushes: 52766 total_external_CHANX_pops: 12023 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 1598 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 1598 total_external_CHANY_pushes: 59451 total_external_CHANY_pops: 10843 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 1276 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 1276 total_number_of_adding_all_rt: 7119 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.07 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -133069119
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 105 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Found 237 mismatches between routing and packing results.
Fixed 179 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 105 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         98                               0.336735                     0.663265   
       clb          7                                27.5714                      8.42857   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 11 out of 135 nets, 124 nets not absorbed.


Average number of bends per net: 3.18548  Maximum # of bends: 9

Number of global nets: 0
Number of routed nets (nonglobal): 124
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1392, average net length: 11.2258
	Maximum net length: 30

Wire length results in terms of physical segments...
	Total wiring segments used: 625, average wire segments per net: 5.04032
	Maximum segments used by a net: 12
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   2 (  1.0%) |*
[      0.3:      0.4)   4 (  2.0%) |*
[      0.2:      0.3)  16 (  8.1%) |*****
[      0.1:      0.2)  14 (  7.1%) |****
[        0:      0.1) 162 ( 81.8%) |***********************************************
Maximum routing channel utilization:      0.41 at (8,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.667      160
                         1      58  20.250      160
                         2      65  23.917      160
                         3      42  11.917      160
                         4      28   6.000      160
                         5       4   0.583      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       1   0.250      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.500      160
                         3       1   0.500      160
                         4      10   1.800      160
                         5      24   4.900      160
                         6      27   6.900      160
                         7      27   7.400      160
                         8      39  13.600      160
                         9      38  14.700      160
                        10      29  11.200      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 377258

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0535
                                             4      0.0475

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0589
                                             4      0.0328

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0562
                             L4            0.04

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0562
                             L4    1        0.04

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    4e-09:  4.1e-09)  1 (  3.0%) |***
[  4.1e-09:  4.1e-09)  0 (  0.0%) |
[  4.1e-09:  4.2e-09)  1 (  3.0%) |***
[  4.2e-09:  4.2e-09)  2 (  6.1%) |*******
[  4.2e-09:  4.3e-09)  8 ( 24.2%) |***************************
[  4.3e-09:  4.3e-09) 14 ( 42.4%) |************************************************
[  4.3e-09:  4.4e-09)  0 (  0.0%) |
[  4.4e-09:  4.4e-09)  2 (  6.1%) |*******
[  4.4e-09:  4.5e-09)  3 (  9.1%) |**********
[  4.5e-09:  4.6e-09)  2 (  6.1%) |*******

Final critical path delay (least slack): 6.64577 ns, Fmax: 150.472 MHz
Final setup Worst Negative Slack (sWNS): -1.64577 ns
Final setup Total Negative Slack (sTNS): -33.3107 ns

Final setup slack histogram:
[ -1.6e-09: -1.5e-09) 2 (  6.1%) |**********
[ -1.5e-09: -1.3e-09) 5 ( 15.2%) |*************************
[ -1.3e-09: -1.2e-09) 10 ( 30.3%) |*************************************************
[ -1.2e-09:   -1e-09) 5 ( 15.2%) |*************************
[   -1e-09: -8.4e-10) 2 (  6.1%) |**********
[ -8.4e-10: -6.8e-10) 2 (  6.1%) |**********
[ -6.8e-10: -5.2e-10) 2 (  6.1%) |**********
[ -5.2e-10: -3.5e-10) 1 (  3.0%) |*****
[ -3.5e-10: -1.9e-10) 0 (  0.0%) |
[ -1.9e-10: -3.1e-11) 4 ( 12.1%) |********************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: fabric_FullAdder32_post_synthesis.v
Writing Implementation Netlist: fabric_FullAdder32_post_synthesis.blif
Writing Implementation SDF    : fabric_FullAdder32_post_synthesis.sdf
Incr Slack updates 1 in 2.5153e-05 sec
Full Max Req/Worst Slack updates 1 in 3.562e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.9149e-05 sec
Flow timing analysis took 0.0146162 seconds (0.0134435 STA, 0.00117273 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 1.63 seconds (max_rss 59.5 MiB)
Incr Slack updates 14 in 0.000137887 sec
Full Max Req/Worst Slack updates 2 in 6.878e-06 sec
Incr Max Req/Worst Slack updates 12 in 5.8086e-05 sec
Incr Criticality updates 12 in 0.000163432 sec
Full Criticality updates 2 in 4.4131e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synthesis.v_
INFO: RTE: Design FullAdder32 is routed
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: FullAdder32
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_FullAdder32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 16.8 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: FullAdder32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +1.3 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.0 MiB, delta_rss +0.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 168
    .input :      65
    .output:      33
    6-LUT  :      70
  Nets  : 135
    Avg Fanout:     2.8
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 514
  Timing Graph Edges: 725
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.3 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[31]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$cout'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$cin'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 209: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 210: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 211: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 212: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 213: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 214: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 215: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 216: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$b[18]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$b[19]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$b[20]'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$b[21]'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$b[22]'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$b[23]'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$b[24]'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$b[25]'
Warning 227: set_output_delay command matched but was not applied to primary input '$iopadmap$b[26]'
Warning 228: set_output_delay command matched but was not applied to primary input '$iopadmap$b[27]'
Warning 229: set_output_delay command matched but was not applied to primary input '$iopadmap$b[28]'
Warning 230: set_output_delay command matched but was not applied to primary input '$iopadmap$b[29]'
Warning 231: set_output_delay command matched but was not applied to primary input '$iopadmap$b[30]'
Warning 232: set_output_delay command matched but was not applied to primary input '$iopadmap$b[31]'
Warning 233: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 244: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 245: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 246: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$a[20]'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$a[21]'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$a[22]'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$a[23]'
Warning 257: set_output_delay command matched but was not applied to primary input '$iopadmap$a[24]'
Warning 258: set_output_delay command matched but was not applied to primary input '$iopadmap$a[25]'
Warning 259: set_output_delay command matched but was not applied to primary input '$iopadmap$a[26]'
Warning 260: set_output_delay command matched but was not applied to primary input '$iopadmap$a[27]'
Warning 261: set_output_delay command matched but was not applied to primary input '$iopadmap$a[28]'
Warning 262: set_output_delay command matched but was not applied to primary input '$iopadmap$a[29]'
Warning 263: set_output_delay command matched but was not applied to primary input '$iopadmap$a[30]'
Warning 264: set_output_delay command matched but was not applied to primary input '$iopadmap$a[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.07 seconds (max_rss 59.0 MiB, delta_rss +39.4 MiB)
Warning 265: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 124
Netlist num_blocks: 105
Netlist EMPTY blocks: 0.
Netlist io blocks: 98.
Netlist clb blocks: 7.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 65
Netlist output pins: 33

Pb types usage...
  io             : 98
   io_output     : 33
    outpad       : 33
   io_input      : 65
    inpad        : 65
  clb            : 7
   clb_lr        : 7
    fle          : 55
     fast6       : 31
      lut6       : 31
       lut       : 31
     ble5        : 39
      lut5       : 39
       lut       : 39

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		98	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		7	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.07 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.19 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Warning 266: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 267: Sized nonsensical R=0 transistor to minimum width
Warning 268: Sized nonsensical R=0 transistor to minimum width
Warning 269: Sized nonsensical R=0 transistor to minimum width
Warning 270: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.50 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.51 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.02 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -133069119
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 105 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Found 237 mismatches between routing and packing results.
Fixed 179 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 105 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         98                               0.336735                     0.663265   
       clb          7                                27.5714                      8.42857   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 11 out of 135 nets, 124 nets not absorbed.


Average number of bends per net: 3.06452  Maximum # of bends: 9

Number of global nets: 0
Number of routed nets (nonglobal): 124
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1392, average net length: 11.2258
	Maximum net length: 30

Wire length results in terms of physical segments...
	Total wiring segments used: 625, average wire segments per net: 5.04032
	Maximum segments used by a net: 12
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   2 (  1.0%) |*
[      0.3:      0.4)   4 (  2.0%) |*
[      0.2:      0.3)  16 (  8.1%) |*****
[      0.1:      0.2)  14 (  7.1%) |****
[        0:      0.1) 162 ( 81.8%) |***********************************************
Maximum routing channel utilization:      0.41 at (8,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.667      160
                         1      58  20.250      160
                         2      65  23.917      160
                         3      42  11.917      160
                         4      28   6.000      160
                         5       4   0.583      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       1   0.250      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.500      160
                         3       1   0.500      160
                         4      10   1.800      160
                         5      24   4.900      160
                         6      27   6.900      160
                         7      27   7.400      160
                         8      39  13.600      160
                         9      38  14.700      160
                        10      29  11.200      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 377258

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0535
                                             4      0.0475

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0589
                                             4      0.0328

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0562
                             L4            0.04

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0562
                             L4    1        0.04

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    4e-09:  4.1e-09)  1 (  3.0%) |***
[  4.1e-09:  4.1e-09)  0 (  0.0%) |
[  4.1e-09:  4.2e-09)  1 (  3.0%) |***
[  4.2e-09:  4.2e-09)  2 (  6.1%) |*******
[  4.2e-09:  4.3e-09)  8 ( 24.2%) |***************************
[  4.3e-09:  4.3e-09) 14 ( 42.4%) |************************************************
[  4.3e-09:  4.4e-09)  0 (  0.0%) |
[  4.4e-09:  4.4e-09)  2 (  6.1%) |*******
[  4.4e-09:  4.5e-09)  3 (  9.1%) |**********
[  4.5e-09:  4.6e-09)  2 (  6.1%) |*******

Final critical path delay (least slack): 6.64577 ns, Fmax: 150.472 MHz
Final setup Worst Negative Slack (sWNS): -1.64577 ns
Final setup Total Negative Slack (sTNS): -33.3107 ns

Final setup slack histogram:
[ -1.6e-09: -1.5e-09) 2 (  6.1%) |**********
[ -1.5e-09: -1.3e-09) 5 ( 15.2%) |*************************
[ -1.3e-09: -1.2e-09) 10 ( 30.3%) |*************************************************
[ -1.2e-09:   -1e-09) 5 ( 15.2%) |*************************
[   -1e-09: -8.4e-10) 2 (  6.1%) |**********
[ -8.4e-10: -6.8e-10) 2 (  6.1%) |**********
[ -6.8e-10: -5.2e-10) 2 (  6.1%) |**********
[ -5.2e-10: -3.5e-10) 1 (  3.0%) |*****
[ -3.5e-10: -1.9e-10) 0 (  0.0%) |
[ -1.9e-10: -3.1e-11) 4 ( 12.1%) |********************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.2098e-05 sec
Full Max Req/Worst Slack updates 1 in 3.443e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.7901e-05 sec
Flow timing analysis took 0.0096525 seconds (0.00946467 STA, 0.00018783 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 0.87 seconds (max_rss 59.5 MiB)
Incr Slack updates 1 in 1.344e-05 sec
Full Max Req/Worst Slack updates 1 in 4.303e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.5946e-05 sec
INFO: TMN: Design FullAdder32 is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: FullAdder32
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/yosys -s pw_extract.ys -l FullAdder32_power.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/FullAdder32_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/FullAdder32_post_synth.v' to AST representation.
Generating RTLIL representation for module `\FullAdder32'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.00 sec.]

Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.00 sec.]
Backward traversal ...  [0.00 sec.]
Merging clk domains ... [0.00 sec.]

 -------------------------------------------------
  Number of cells processed    : 168
  Number of Multi Clocks cells : 0
  Extracted clocks[Nb cells]   : 
  Number of cells with no clock: 168
 -------------------------------------------------
[Total clock domains extraction runTime = 0.00 sec.]
All Clocks:
	Clock Name: create_clock Period 5.000000
LUTs: 70
	Enabled : 23 :  : 0.125 : High
	Enabled : 26 :  : 0.125 : Very_High
	Enabled : 21 :  : 0.125 : Typical
DFFs: 0
BRAM's : 0
DSP's : 0
IOs: 5
	1 \cin Input SDR  unknown
	1 \cout Output SDR  unknown
	32 \a Input SDR  unknown
	32 \b Input SDR  unknown
	32 \sum Output SDR  unknown

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

Time taken by power data extraction tool = 0.105207s

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 0e48625d7b, CPU: user 0.10s system 0.01s, MEM: 16.96 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 89% 19x read_verilog (0 sec), 8% 1x pow_extract (0 sec), ...
INFO: PWR: Design FullAdder32 is power analysed
INFO: BIT: ##################################################
INFO: BIT: Bitstream generation for design "FullAdder32" on device "GEMINI_COMPACT_10x8"
INFO: BIT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/openfpga -batch -f FullAdder32.openfpga
Reading script file FullAdder32.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis  --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top FullAdder32
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top FullAdder32

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_FullAdder32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.3 MiB, delta_rss +2.3 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 20.1 MiB, delta_rss +0.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 168
    .input :      65
    .output:      33
    6-LUT  :      70
  Nets  : 135
    Avg Fanout:     2.8
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 514
  Timing Graph Edges: 725
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 20.3 MiB, delta_rss +0.3 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[31]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$cout'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$cin'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 209: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 210: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 211: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 212: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 213: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 214: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 215: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 216: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$b[18]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$b[19]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$b[20]'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$b[21]'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$b[22]'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$b[23]'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$b[24]'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$b[25]'
Warning 227: set_output_delay command matched but was not applied to primary input '$iopadmap$b[26]'
Warning 228: set_output_delay command matched but was not applied to primary input '$iopadmap$b[27]'
Warning 229: set_output_delay command matched but was not applied to primary input '$iopadmap$b[28]'
Warning 230: set_output_delay command matched but was not applied to primary input '$iopadmap$b[29]'
Warning 231: set_output_delay command matched but was not applied to primary input '$iopadmap$b[30]'
Warning 232: set_output_delay command matched but was not applied to primary input '$iopadmap$b[31]'
Warning 233: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 244: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 245: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 246: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$a[20]'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$a[21]'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$a[22]'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$a[23]'
Warning 257: set_output_delay command matched but was not applied to primary input '$iopadmap$a[24]'
Warning 258: set_output_delay command matched but was not applied to primary input '$iopadmap$a[25]'
Warning 259: set_output_delay command matched but was not applied to primary input '$iopadmap$a[26]'
Warning 260: set_output_delay command matched but was not applied to primary input '$iopadmap$a[27]'
Warning 261: set_output_delay command matched but was not applied to primary input '$iopadmap$a[28]'
Warning 262: set_output_delay command matched but was not applied to primary input '$iopadmap$a[29]'
Warning 263: set_output_delay command matched but was not applied to primary input '$iopadmap$a[30]'
Warning 264: set_output_delay command matched but was not applied to primary input '$iopadmap$a[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' (Virtual Clock)

# Load Timing Constraints took 0.01 seconds (max_rss 20.5 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.07 seconds (max_rss 60.1 MiB, delta_rss +39.4 MiB)
Warning 265: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 124
Netlist num_blocks: 105
Netlist EMPTY blocks: 0.
Netlist io blocks: 98.
Netlist clb blocks: 7.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 65
Netlist output pins: 33

Pb types usage...
  io             : 98
   io_output     : 33
    outpad       : 33
   io_input      : 65
    inpad        : 65
  clb            : 7
   clb_lr        : 7
    fle          : 55
     fast6       : 31
      lut6       : 31
       lut       : 31
     ble5        : 39
      lut5       : 39
       lut       : 39

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		98	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		7	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.07 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.19 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Warning 266: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 267: Sized nonsensical R=0 transistor to minimum width
Warning 268: Sized nonsensical R=0 transistor to minimum width
Warning 269: Sized nonsensical R=0 transistor to minimum width
Warning 270: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.51 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.52 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place.

# Load Placement took 0.01 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.02 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -133069119
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 105 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Found 237 mismatches between routing and packing results.
Fixed 179 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 105 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         98                               0.336735                     0.663265   
       clb          7                                27.5714                      8.42857   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 11 out of 135 nets, 124 nets not absorbed.


Average number of bends per net: 3.06452  Maximum # of bends: 9

Number of global nets: 0
Number of routed nets (nonglobal): 124
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1392, average net length: 11.2258
	Maximum net length: 30

Wire length results in terms of physical segments...
	Total wiring segments used: 625, average wire segments per net: 5.04032
	Maximum segments used by a net: 12
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   2 (  1.0%) |*
[      0.3:      0.4)   4 (  2.0%) |*
[      0.2:      0.3)  16 (  8.1%) |*****
[      0.1:      0.2)  14 (  7.1%) |****
[        0:      0.1) 162 ( 81.8%) |***********************************************
Maximum routing channel utilization:      0.41 at (8,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.667      160
                         1      58  20.250      160
                         2      65  23.917      160
                         3      42  11.917      160
                         4      28   6.000      160
                         5       4   0.583      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       1   0.250      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.500      160
                         3       1   0.500      160
                         4      10   1.800      160
                         5      24   4.900      160
                         6      27   6.900      160
                         7      27   7.400      160
                         8      39  13.600      160
                         9      38  14.700      160
                        10      29  11.200      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 377258

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0535
                                             4      0.0475

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0589
                                             4      0.0328

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0562
                             L4            0.04

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0562
                             L4    1        0.04

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    4e-09:  4.1e-09)  1 (  3.0%) |***
[  4.1e-09:  4.1e-09)  0 (  0.0%) |
[  4.1e-09:  4.2e-09)  1 (  3.0%) |***
[  4.2e-09:  4.2e-09)  2 (  6.1%) |*******
[  4.2e-09:  4.3e-09)  8 ( 24.2%) |***************************
[  4.3e-09:  4.3e-09) 14 ( 42.4%) |************************************************
[  4.3e-09:  4.4e-09)  0 (  0.0%) |
[  4.4e-09:  4.4e-09)  2 (  6.1%) |*******
[  4.4e-09:  4.5e-09)  3 (  9.1%) |**********
[  4.5e-09:  4.6e-09)  2 (  6.1%) |*******

Final critical path delay (least slack): 6.64577 ns, Fmax: 150.472 MHz
Final setup Worst Negative Slack (sWNS): -1.64577 ns
Final setup Total Negative Slack (sTNS): -33.3107 ns

Final setup slack histogram:
[ -1.6e-09: -1.5e-09) 2 (  6.1%) |**********
[ -1.5e-09: -1.3e-09) 5 ( 15.2%) |*************************
[ -1.3e-09: -1.2e-09) 10 ( 30.3%) |*************************************************
[ -1.2e-09:   -1e-09) 5 ( 15.2%) |*************************
[   -1e-09: -8.4e-10) 2 (  6.1%) |**********
[ -8.4e-10: -6.8e-10) 2 (  6.1%) |**********
[ -6.8e-10: -5.2e-10) 2 (  6.1%) |**********
[ -5.2e-10: -3.5e-10) 1 (  3.0%) |*****
[ -3.5e-10: -1.9e-10) 0 (  0.0%) |
[ -1.9e-10: -3.1e-11) 4 ( 12.1%) |********************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.183e-05 sec
Full Max Req/Worst Slack updates 1 in 3.276e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.0858e-05 sec
Flow timing analysis took 0.00765146 seconds (0.00745209 STA, 0.000199376 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 0.86 seconds (max_rss 60.7 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 271: Automatically set circuit model 'RS_LATCH' to be default in its type.
Warning 272: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_LATCH' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 273: Override the previous node 'IPIN:40439 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40448 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 274: Override the previous node 'IPIN:40448 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40442 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 275: Override the previous node 'IPIN:40442 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40443 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 276: Override the previous node 'IPIN:40443 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40438 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 277: Override the previous node 'IPIN:47105 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47109 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 278: Override the previous node 'IPIN:40438 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40445 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 279: Override the previous node 'IPIN:40445 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40447 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 280: Override the previous node 'IPIN:40447 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40437 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 281: Override the previous node 'IPIN:40437 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40446 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 282: Override the previous node 'IPIN:40446 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40441 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 283: Override the previous node 'IPIN:40452 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40459 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 284: Override the previous node 'IPIN:33632 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33640 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 285: Override the previous node 'IPIN:40459 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40451 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 286: Override the previous node 'IPIN:40451 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40460 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 287: Override the previous node 'IPIN:47109 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47103 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 288: Override the previous node 'IPIN:40460 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40450 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 289: Override the previous node 'IPIN:47117 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47116 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 290: Override the previous node 'IPIN:40450 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40455 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 291: Override the previous node 'IPIN:32442 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32438 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 292: Override the previous node 'IPIN:40324 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40322 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 293: Override the previous node 'IPIN:40455 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40453 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 294: Override the previous node 'IPIN:47116 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47126 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 295: Override the previous node 'IPIN:47103 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47110 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 296: Override the previous node 'IPIN:40294 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40289 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 297: Override the previous node 'IPIN:32438 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32443 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 298: Override the previous node 'IPIN:40469 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40476 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40388  (9,3,0)0)' with in routing context annotation!
Warning 299: Override the previous node 'IPIN:40289 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40297 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 300: Override the previous node 'IPIN:40476 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40472 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40388  (9,3,0)0)' with in routing context annotation!
Warning 301: Override the previous node 'IPIN:32455 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32450 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 302: Override the previous node 'IPIN:32477 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32480 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32389  (5,2,0)0)' with in routing context annotation!
Warning 303: Override the previous node 'IPIN:40485 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40482 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40389  (9,3,0)0)' with in routing context annotation!
Warning 304: Override the previous node 'IPIN:33624 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33625 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 305: Override the previous node 'IPIN:33772 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33777 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 306: Override the previous node 'IPIN:40482 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40477 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40389  (9,3,0)0)' with in routing context annotation!
Warning 307: Override the previous node 'IPIN:33777 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33782 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 308: Override the previous node 'IPIN:33652 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33656 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 309: Override the previous node 'IPIN:47110 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47112 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 310: Override the previous node 'IPIN:40477 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40483 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40389  (9,3,0)0)' with in routing context annotation!
Warning 311: Override the previous node 'IPIN:33656 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33649 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 312: Override the previous node 'IPIN:33799 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33801 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 313: Override the previous node 'IPIN:40483 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40478 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40389  (9,3,0)0)' with in routing context annotation!
Warning 314: Override the previous node 'IPIN:33782 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33779 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 315: Override the previous node 'IPIN:33625 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33626 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 316: Override the previous node 'IPIN:33640 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33643 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 317: Override the previous node 'IPIN:40322 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40320 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 318: Override the previous node 'IPIN:47126 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47119 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 319: Override the previous node 'IPIN:33784 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33787 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 320: Override the previous node 'IPIN:40297 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40288 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 321: Override the previous node 'IPIN:33626 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33630 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 322: Override the previous node 'IPIN:40288 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40287 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 323: Override the previous node 'IPIN:33643 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33641 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 324: Override the previous node 'IPIN:47135 side: (RIGHT,) (9,4,0)0)' by previous node 'IPIN:47140 side: (RIGHT,) (9,4,0)0)' for node 'SINK:47054  (9,4,0)0)' with in routing context annotation!
Warning 325: Override the previous node 'IPIN:40287 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40290 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 326: Override the previous node 'IPIN:40290 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40296 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 327: Override the previous node 'IPIN:32480 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32479 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32389  (5,2,0)0)' with in routing context annotation!
Warning 328: Override the previous node 'IPIN:40296 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40291 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 329: Override the previous node 'IPIN:33641 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33635 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 330: Override the previous node 'IPIN:47112 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47108 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 331: Override the previous node 'IPIN:47140 side: (RIGHT,) (9,4,0)0)' by previous node 'IPIN:47132 side: (RIGHT,) (9,4,0)0)' for node 'SINK:47054  (9,4,0)0)' with in routing context annotation!
Warning 332: Override the previous node 'IPIN:40291 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40292 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 333: Override the previous node 'IPIN:47119 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47125 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 334: Override the previous node 'IPIN:47108 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47107 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 335: Override the previous node 'IPIN:40292 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40286 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 336: Override the previous node 'IPIN:40286 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40293 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 337: Override the previous node 'IPIN:32450 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32460 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 338: Override the previous node 'IPIN:40300 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40298 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 339: Override the previous node 'IPIN:40293 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40295 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 340: Override the previous node 'IPIN:40298 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40303 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 341: Override the previous node 'IPIN:32475 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32472 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32388  (5,2,0)0)' with in routing context annotation!
Warning 342: Override the previous node 'IPIN:40303 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40299 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 343: Override the previous node 'IPIN:47132 side: (RIGHT,) (9,4,0)0)' by previous node 'IPIN:47133 side: (RIGHT,) (9,4,0)0)' for node 'SINK:47054  (9,4,0)0)' with in routing context annotation!
Warning 344: Override the previous node 'IPIN:33630 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33627 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 345: Override the previous node 'IPIN:47107 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47111 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 346: Override the previous node 'IPIN:40299 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40309 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 347: Override the previous node 'IPIN:47125 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47124 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 348: Override the previous node 'IPIN:40309 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40301 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 349: Override the previous node 'IPIN:40301 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40307 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 350: Override the previous node 'IPIN:33635 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33639 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 351: Override the previous node 'IPIN:47111 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47104 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 352: Override the previous node 'IPIN:40320 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40319 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 353: Override the previous node 'IPIN:40319 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40315 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 354: Override the previous node 'IPIN:47133 side: (RIGHT,) (9,4,0)0)' by previous node 'IPIN:47136 side: (RIGHT,) (9,4,0)0)' for node 'SINK:47054  (9,4,0)0)' with in routing context annotation!
Warning 355: Override the previous node 'IPIN:32460 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32452 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 356: Override the previous node 'IPIN:40315 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40318 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 357: Override the previous node 'IPIN:33627 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33621 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 358: Override the previous node 'IPIN:40318 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40323 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 359: Override the previous node 'IPIN:32443 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32441 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 360: Override the previous node 'IPIN:40323 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40321 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 361: Override the previous node 'IPIN:40321 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40316 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 362: Override the previous node 'IPIN:32479 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32486 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32389  (5,2,0)0)' with in routing context annotation!
Warning 363: Override the previous node 'IPIN:40336 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40326 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40238  (8,3,0)0)' with in routing context annotation!
Warning 364: Override the previous node 'IPIN:32472 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32469 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32388  (5,2,0)0)' with in routing context annotation!
Warning 365: Override the previous node 'IPIN:32441 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32440 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 366: Override the previous node 'IPIN:33639 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33634 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 367: Override the previous node 'IPIN:33779 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33780 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 368: Override the previous node 'IPIN:33649 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33655 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 369: Override the previous node 'IPIN:33780 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33778 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 370: Override the previous node 'IPIN:33621 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33631 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 371: Override the previous node 'IPIN:33634 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33642 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 372: Override the previous node 'IPIN:33778 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33776 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 373: Override the previous node 'IPIN:33642 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33636 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 374: Override the previous node 'IPIN:33776 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33771 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 375: Override the previous node 'IPIN:33655 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33654 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 376: Override the previous node 'IPIN:33771 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33773 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 377: Override the previous node 'IPIN:33667 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33662 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33572  (8,2,0)0)' with in routing context annotation!
Warning 378: Override the previous node 'IPIN:33773 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33781 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 379: Override the previous node 'IPIN:33636 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33633 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 380: Override the previous node 'IPIN:33787 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33785 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 381: Override the previous node 'IPIN:33781 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33775 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 382: Override the previous node 'IPIN:33662 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33660 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33572  (8,2,0)0)' with in routing context annotation!
Warning 383: Override the previous node 'IPIN:32590 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32593 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 384: Override the previous node 'IPIN:33785 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33789 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 385: Override the previous node 'IPIN:33633 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33638 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 386: Override the previous node 'IPIN:32593 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32596 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 387: Override the previous node 'IPIN:33819 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33812 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33723  (9,2,0)0)' with in routing context annotation!
Warning 388: Override the previous node 'IPIN:33789 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33783 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 389: Override the previous node 'IPIN:33783 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33790 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 390: Override the previous node 'IPIN:33660 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33664 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33572  (8,2,0)0)' with in routing context annotation!
Warning 391: Override the previous node 'IPIN:33801 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33809 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 392: Override the previous node 'IPIN:33631 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33620 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 393: Override the previous node 'IPIN:33809 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33806 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 394: Override the previous node 'IPIN:33620 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33622 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 395: Override the previous node 'IPIN:33806 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33810 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 396: Override the previous node 'IPIN:33810 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33807 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 397: Override the previous node 'IPIN:33807 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33800 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 398: Override the previous node 'IPIN:33812 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33816 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33723  (9,2,0)0)' with in routing context annotation!
Warning 399: Override the previous node 'IPIN:33800 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33803 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 400: Override the previous node 'IPIN:33622 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33629 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 401: Override the previous node 'IPIN:32596 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32588 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 402: Override the previous node 'IPIN:33816 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33818 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33723  (9,2,0)0)' with in routing context annotation!
Warning 403: Override the previous node 'IPIN:33629 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33628 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 404: Override the previous node 'IPIN:33818 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33811 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33723  (9,2,0)0)' with in routing context annotation!
Warning 405: Override the previous node 'IPIN:32601 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32611 side: (TOP,) (6,2,0)0)' for node 'SINK:32538  (6,2,0)0)' with in routing context annotation!
Warning 406: Override the previous node 'IPIN:33654 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33658 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 407: Override the previous node 'IPIN:47104 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47106 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 408: Override the previous node 'IPIN:33658 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33657 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 409: Override the previous node 'IPIN:32588 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32598 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 410: Override the previous node 'IPIN:33664 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33668 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33572  (8,2,0)0)' with in routing context annotation!
Warning 411: Override the previous node 'IPIN:32611 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32603 side: (TOP,) (6,2,0)0)' for node 'SINK:32538  (6,2,0)0)' with in routing context annotation!
Warning 412: Override the previous node 'IPIN:32598 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32591 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 413: Override the previous node 'IPIN:32440 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32445 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 414: Override the previous node 'IPIN:32624 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32620 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 415: Override the previous node 'IPIN:32445 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32447 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 416: Override the previous node 'IPIN:32620 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32623 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 417: Override the previous node 'IPIN:32447 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32437 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 418: Override the previous node 'IPIN:32623 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32617 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 419: Override the previous node 'IPIN:32437 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32439 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 420: Override the previous node 'IPIN:32591 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32589 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 421: Override the previous node 'IPIN:32452 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32454 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 422: Override the previous node 'IPIN:32589 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32597 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 423: Override the previous node 'IPIN:32454 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32451 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 424: Override the previous node 'IPIN:32451 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32453 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 425: Override the previous node 'IPIN:32630 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32629 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32540  (6,2,0)0)' with in routing context annotation!
Warning 426: Override the previous node 'IPIN:32469 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32468 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32388  (5,2,0)0)' with in routing context annotation!
Warning 427: Override the previous node 'IPIN:32629 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32636 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32540  (6,2,0)0)' with in routing context annotation!
Warning 428: Override the previous node 'IPIN:32468 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32470 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32388  (5,2,0)0)' with in routing context annotation!
Warning 429: Override the previous node 'IPIN:32603 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32608 side: (TOP,) (6,2,0)0)' for node 'SINK:32538  (6,2,0)0)' with in routing context annotation!
Warning 430: Override the previous node 'IPIN:32608 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32605 side: (TOP,) (6,2,0)0)' for node 'SINK:32538  (6,2,0)0)' with in routing context annotation!
Warning 431: Override the previous node 'IPIN:32597 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32599 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 432: Override the previous node 'IPIN:32599 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32595 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 433: Override the previous node 'IPIN:32595 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32592 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 434: Override the previous node 'IPIN:32617 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32622 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 435: Override the previous node 'IPIN:32622 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32616 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 436: Override the previous node 'IPIN:32616 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32625 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 437: Override the previous node 'IPIN:32636 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32628 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32540  (6,2,0)0)' with in routing context annotation!
Done with 1303 nodes mapping
Built 231966 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[1%] Backannotated GSB[0][0][2%] Backannotated GSB[0][1][3%] Backannotated GSB[0][2][4%] Backannotated GSB[0][3][5%] Backannotated GSB[0][4][6%] Backannotated GSB[0][5][7%] Backannotated GSB[0][6][8%] Backannotated GSB[0][7][9%] Backannotated GSB[0][8][10%] Backannotated GSB[1][0][11%] Backannotated GSB[1][1][12%] Backannotated GSB[1][2][13%] Backannotated GSB[1][3][14%] Backannotated GSB[1][4][15%] Backannotated GSB[1][5][16%] Backannotated GSB[1][6][17%] Backannotated GSB[1][7][18%] Backannotated GSB[1][8][19%] Backannotated GSB[2][0][20%] Backannotated GSB[2][1][21%] Backannotated GSB[2][2][22%] Backannotated GSB[2][3][23%] Backannotated GSB[2][4][24%] Backannotated GSB[2][5][25%] Backannotated GSB[2][6][26%] Backannotated GSB[2][7][27%] Backannotated GSB[2][8][28%] Backannotated GSB[3][0][29%] Backannotated GSB[3][1][30%] Backannotated GSB[3][2][31%] Backannotated GSB[3][3][32%] Backannotated GSB[3][4][33%] Backannotated GSB[3][5][34%] Backannotated GSB[3][6][35%] Backannotated GSB[3][7][36%] Backannotated GSB[3][8][37%] Backannotated GSB[4][0][38%] Backannotated GSB[4][1][39%] Backannotated GSB[4][2][40%] Backannotated GSB[4][3][41%] Backannotated GSB[4][4][42%] Backannotated GSB[4][5][43%] Backannotated GSB[4][6][44%] Backannotated GSB[4][7][45%] Backannotated GSB[4][8][46%] Backannotated GSB[5][0][47%] Backannotated GSB[5][1][48%] Backannotated GSB[5][2][49%] Backannotated GSB[5][3][50%] Backannotated GSB[5][4][51%] Backannotated GSB[5][5][52%] Backannotated GSB[5][6][53%] Backannotated GSB[5][7][54%] Backannotated GSB[5][8][55%] Backannotated GSB[6][0][56%] Backannotated GSB[6][1][57%] Backannotated GSB[6][2][58%] Backannotated GSB[6][3][59%] Backannotated GSB[6][4][60%] Backannotated GSB[6][5][61%] Backannotated GSB[6][6][62%] Backannotated GSB[6][7][63%] Backannotated GSB[6][8][64%] Backannotated GSB[7][0][65%] Backannotated GSB[7][1][66%] Backannotated GSB[7][2][67%] Backannotated GSB[7][3][68%] Backannotated GSB[7][4][69%] Backannotated GSB[7][5][70%] Backannotated GSB[7][6][71%] Backannotated GSB[7][7][72%] Backannotated GSB[7][8][73%] Backannotated GSB[8][0][74%] Backannotated GSB[8][1][75%] Backannotated GSB[8][2][76%] Backannotated GSB[8][3][77%] Backannotated GSB[8][4][78%] Backannotated GSB[8][5][79%] Backannotated GSB[8][6][80%] Backannotated GSB[8][7][81%] Backannotated GSB[8][8][82%] Backannotated GSB[9][0][83%] Backannotated GSB[9][1][84%] Backannotated GSB[9][2][85%] Backannotated GSB[9][3][86%] Backannotated GSB[9][4][87%] Backannotated GSB[9][5][88%] Backannotated GSB[9][6][89%] Backannotated GSB[9][7][90%] Backannotated GSB[9][8][91%] Backannotated GSB[10][0][92%] Backannotated GSB[10][1][93%] Backannotated GSB[10][2][94%] Backannotated GSB[10][3][95%] Backannotated GSB[10][4][96%] Backannotated GSB[10][5][97%] Backannotated GSB[10][6][98%] Backannotated GSB[10][7][100%] Backannotated GSB[10][8]Backannotated 99 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.01 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[1%] Sorted incoming edges for each routing track output node of GSB[0][0][2%] Sorted incoming edges for each routing track output node of GSB[0][1][3%] Sorted incoming edges for each routing track output node of GSB[0][2][4%] Sorted incoming edges for each routing track output node of GSB[0][3][5%] Sorted incoming edges for each routing track output node of GSB[0][4][6%] Sorted incoming edges for each routing track output node of GSB[0][5][7%] Sorted incoming edges for each routing track output node of GSB[0][6][8%] Sorted incoming edges for each routing track output node of GSB[0][7][9%] Sorted incoming edges for each routing track output node of GSB[0][8][10%] Sorted incoming edges for each routing track output node of GSB[1][0][11%] Sorted incoming edges for each routing track output node of GSB[1][1][12%] Sorted incoming edges for each routing track output node of GSB[1][2][13%] Sorted incoming edges for each routing track output node of GSB[1][3][14%] Sorted incoming edges for each routing track output node of GSB[1][4][15%] Sorted incoming edges for each routing track output node of GSB[1][5][16%] Sorted incoming edges for each routing track output node of GSB[1][6][17%] Sorted incoming edges for each routing track output node of GSB[1][7][18%] Sorted incoming edges for each routing track output node of GSB[1][8][19%] Sorted incoming edges for each routing track output node of GSB[2][0][20%] Sorted incoming edges for each routing track output node of GSB[2][1][21%] Sorted incoming edges for each routing track output node of GSB[2][2][22%] Sorted incoming edges for each routing track output node of GSB[2][3][23%] Sorted incoming edges for each routing track output node of GSB[2][4][24%] Sorted incoming edges for each routing track output node of GSB[2][5][25%] Sorted incoming edges for each routing track output node of GSB[2][6][26%] Sorted incoming edges for each routing track output node of GSB[2][7][27%] Sorted incoming edges for each routing track output node of GSB[2][8][28%] Sorted incoming edges for each routing track output node of GSB[3][0][29%] Sorted incoming edges for each routing track output node of GSB[3][1][30%] Sorted incoming edges for each routing track output node of GSB[3][2][31%] Sorted incoming edges for each routing track output node of GSB[3][3][32%] Sorted incoming edges for each routing track output node of GSB[3][4][33%] Sorted incoming edges for each routing track output node of GSB[3][5][34%] Sorted incoming edges for each routing track output node of GSB[3][6][35%] Sorted incoming edges for each routing track output node of GSB[3][7][36%] Sorted incoming edges for each routing track output node of GSB[3][8][37%] Sorted incoming edges for each routing track output node of GSB[4][0][38%] Sorted incoming edges for each routing track output node of GSB[4][1][39%] Sorted incoming edges for each routing track output node of GSB[4][2][40%] Sorted incoming edges for each routing track output node of GSB[4][3][41%] Sorted incoming edges for each routing track output node of GSB[4][4][42%] Sorted incoming edges for each routing track output node of GSB[4][5][43%] Sorted incoming edges for each routing track output node of GSB[4][6][44%] Sorted incoming edges for each routing track output node of GSB[4][7][45%] Sorted incoming edges for each routing track output node of GSB[4][8][46%] Sorted incoming edges for each routing track output node of GSB[5][0][47%] Sorted incoming edges for each routing track output node of GSB[5][1][48%] Sorted incoming edges for each routing track output node of GSB[5][2][49%] Sorted incoming edges for each routing track output node of GSB[5][3][50%] Sorted incoming edges for each routing track output node of GSB[5][4][51%] Sorted incoming edges for each routing track output node of GSB[5][5][52%] Sorted incoming edges for each routing track output node of GSB[5][6][53%] Sorted incoming edges for each routing track output node of GSB[5][7][54%] Sorted incoming edges for each routing track output node of GSB[5][8][55%] Sorted incoming edges for each routing track output node of GSB[6][0][56%] Sorted incoming edges for each routing track output node of GSB[6][1][57%] Sorted incoming edges for each routing track output node of GSB[6][2][58%] Sorted incoming edges for each routing track output node of GSB[6][3][59%] Sorted incoming edges for each routing track output node of GSB[6][4][60%] Sorted incoming edges for each routing track output node of GSB[6][5][61%] Sorted incoming edges for each routing track output node of GSB[6][6][62%] Sorted incoming edges for each routing track output node of GSB[6][7][63%] Sorted incoming edges for each routing track output node of GSB[6][8][64%] Sorted incoming edges for each routing track output node of GSB[7][0][65%] Sorted incoming edges for each routing track output node of GSB[7][1][66%] Sorted incoming edges for each routing track output node of GSB[7][2][67%] Sorted incoming edges for each routing track output node of GSB[7][3][68%] Sorted incoming edges for each routing track output node of GSB[7][4][69%] Sorted incoming edges for each routing track output node of GSB[7][5][70%] Sorted incoming edges for each routing track output node of GSB[7][6][71%] Sorted incoming edges for each routing track output node of GSB[7][7][72%] Sorted incoming edges for each routing track output node of GSB[7][8][73%] Sorted incoming edges for each routing track output node of GSB[8][0][74%] Sorted incoming edges for each routing track output node of GSB[8][1][75%] Sorted incoming edges for each routing track output node of GSB[8][2][76%] Sorted incoming edges for each routing track output node of GSB[8][3][77%] Sorted incoming edges for each routing track output node of GSB[8][4][78%] Sorted incoming edges for each routing track output node of GSB[8][5][79%] Sorted incoming edges for each routing track output node of GSB[8][6][80%] Sorted incoming edges for each routing track output node of GSB[8][7][81%] Sorted incoming edges for each routing track output node of GSB[8][8][82%] Sorted incoming edges for each routing track output node of GSB[9][0][83%] Sorted incoming edges for each routing track output node of GSB[9][1][84%] Sorted incoming edges for each routing track output node of GSB[9][2][85%] Sorted incoming edges for each routing track output node of GSB[9][3][86%] Sorted incoming edges for each routing track output node of GSB[9][4][87%] Sorted incoming edges for each routing track output node of GSB[9][5][88%] Sorted incoming edges for each routing track output node of GSB[9][6][89%] Sorted incoming edges for each routing track output node of GSB[9][7][90%] Sorted incoming edges for each routing track output node of GSB[9][8][91%] Sorted incoming edges for each routing track output node of GSB[10][0][92%] Sorted incoming edges for each routing track output node of GSB[10][1][93%] Sorted incoming edges for each routing track output node of GSB[10][2][94%] Sorted incoming edges for each routing track output node of GSB[10][3][95%] Sorted incoming edges for each routing track output node of GSB[10][4][96%] Sorted incoming edges for each routing track output node of GSB[10][5][97%] Sorted incoming edges for each routing track output node of GSB[10][6][98%] Sorted incoming edges for each routing track output node of GSB[10][7][100%] Sorted incoming edges for each routing track output node of GSB[10][8]Sorted incoming edges for each routing track output node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.31 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[1%] Sorted incoming edges for each input pin node of GSB[0][0][2%] Sorted incoming edges for each input pin node of GSB[0][1][3%] Sorted incoming edges for each input pin node of GSB[0][2][4%] Sorted incoming edges for each input pin node of GSB[0][3][5%] Sorted incoming edges for each input pin node of GSB[0][4][6%] Sorted incoming edges for each input pin node of GSB[0][5][7%] Sorted incoming edges for each input pin node of GSB[0][6][8%] Sorted incoming edges for each input pin node of GSB[0][7][9%] Sorted incoming edges for each input pin node of GSB[0][8][10%] Sorted incoming edges for each input pin node of GSB[1][0][11%] Sorted incoming edges for each input pin node of GSB[1][1][12%] Sorted incoming edges for each input pin node of GSB[1][2][13%] Sorted incoming edges for each input pin node of GSB[1][3][14%] Sorted incoming edges for each input pin node of GSB[1][4][15%] Sorted incoming edges for each input pin node of GSB[1][5][16%] Sorted incoming edges for each input pin node of GSB[1][6][17%] Sorted incoming edges for each input pin node of GSB[1][7][18%] Sorted incoming edges for each input pin node of GSB[1][8][19%] Sorted incoming edges for each input pin node of GSB[2][0][20%] Sorted incoming edges for each input pin node of GSB[2][1][21%] Sorted incoming edges for each input pin node of GSB[2][2][22%] Sorted incoming edges for each input pin node of GSB[2][3][23%] Sorted incoming edges for each input pin node of GSB[2][4][24%] Sorted incoming edges for each input pin node of GSB[2][5][25%] Sorted incoming edges for each input pin node of GSB[2][6][26%] Sorted incoming edges for each input pin node of GSB[2][7][27%] Sorted incoming edges for each input pin node of GSB[2][8][28%] Sorted incoming edges for each input pin node of GSB[3][0][29%] Sorted incoming edges for each input pin node of GSB[3][1][30%] Sorted incoming edges for each input pin node of GSB[3][2][31%] Sorted incoming edges for each input pin node of GSB[3][3][32%] Sorted incoming edges for each input pin node of GSB[3][4][33%] Sorted incoming edges for each input pin node of GSB[3][5][34%] Sorted incoming edges for each input pin node of GSB[3][6][35%] Sorted incoming edges for each input pin node of GSB[3][7][36%] Sorted incoming edges for each input pin node of GSB[3][8][37%] Sorted incoming edges for each input pin node of GSB[4][0][38%] Sorted incoming edges for each input pin node of GSB[4][1][39%] Sorted incoming edges for each input pin node of GSB[4][2][40%] Sorted incoming edges for each input pin node of GSB[4][3][41%] Sorted incoming edges for each input pin node of GSB[4][4][42%] Sorted incoming edges for each input pin node of GSB[4][5][43%] Sorted incoming edges for each input pin node of GSB[4][6][44%] Sorted incoming edges for each input pin node of GSB[4][7][45%] Sorted incoming edges for each input pin node of GSB[4][8][46%] Sorted incoming edges for each input pin node of GSB[5][0][47%] Sorted incoming edges for each input pin node of GSB[5][1][48%] Sorted incoming edges for each input pin node of GSB[5][2][49%] Sorted incoming edges for each input pin node of GSB[5][3][50%] Sorted incoming edges for each input pin node of GSB[5][4][51%] Sorted incoming edges for each input pin node of GSB[5][5][52%] Sorted incoming edges for each input pin node of GSB[5][6][53%] Sorted incoming edges for each input pin node of GSB[5][7][54%] Sorted incoming edges for each input pin node of GSB[5][8][55%] Sorted incoming edges for each input pin node of GSB[6][0][56%] Sorted incoming edges for each input pin node of GSB[6][1][57%] Sorted incoming edges for each input pin node of GSB[6][2][58%] Sorted incoming edges for each input pin node of GSB[6][3][59%] Sorted incoming edges for each input pin node of GSB[6][4][60%] Sorted incoming edges for each input pin node of GSB[6][5][61%] Sorted incoming edges for each input pin node of GSB[6][6][62%] Sorted incoming edges for each input pin node of GSB[6][7][63%] Sorted incoming edges for each input pin node of GSB[6][8][64%] Sorted incoming edges for each input pin node of GSB[7][0][65%] Sorted incoming edges for each input pin node of GSB[7][1][66%] Sorted incoming edges for each input pin node of GSB[7][2][67%] Sorted incoming edges for each input pin node of GSB[7][3][68%] Sorted incoming edges for each input pin node of GSB[7][4][69%] Sorted incoming edges for each input pin node of GSB[7][5][70%] Sorted incoming edges for each input pin node of GSB[7][6][71%] Sorted incoming edges for each input pin node of GSB[7][7][72%] Sorted incoming edges for each input pin node of GSB[7][8][73%] Sorted incoming edges for each input pin node of GSB[8][0][74%] Sorted incoming edges for each input pin node of GSB[8][1][75%] Sorted incoming edges for each input pin node of GSB[8][2][76%] Sorted incoming edges for each input pin node of GSB[8][3][77%] Sorted incoming edges for each input pin node of GSB[8][4][78%] Sorted incoming edges for each input pin node of GSB[8][5][79%] Sorted incoming edges for each input pin node of GSB[8][6][80%] Sorted incoming edges for each input pin node of GSB[8][7][81%] Sorted incoming edges for each input pin node of GSB[8][8][82%] Sorted incoming edges for each input pin node of GSB[9][0][83%] Sorted incoming edges for each input pin node of GSB[9][1][84%] Sorted incoming edges for each input pin node of GSB[9][2][85%] Sorted incoming edges for each input pin node of GSB[9][3][86%] Sorted incoming edges for each input pin node of GSB[9][4][87%] Sorted incoming edges for each input pin node of GSB[9][5][88%] Sorted incoming edges for each input pin node of GSB[9][6][89%] Sorted incoming edges for each input pin node of GSB[9][7][90%] Sorted incoming edges for each input pin node of GSB[9][8][91%] Sorted incoming edges for each input pin node of GSB[10][0][92%] Sorted incoming edges for each input pin node of GSB[10][1][93%] Sorted incoming edges for each input pin node of GSB[10][2][94%] Sorted incoming edges for each input pin node of GSB[10][3][95%] Sorted incoming edges for each input pin node of GSB[10][4][96%] Sorted incoming edges for each input pin node of GSB[10][5][97%] Sorted incoming edges for each input pin node of GSB[10][6][98%] Sorted incoming edges for each input pin node of GSB[10][7][100%] Sorted incoming edges for each input pin node of GSB[10][8]Sorted incoming edges for each input pin node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.16 seconds (max_rss 61.3 MiB, delta_rss +0.6 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 31 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='18'
	model 'mux_tree_tapbuf_L1SB', input_size='5'
	model 'mux_tree_tapbuf_L1SB', input_size='4'
	model 'mux_tree_tapbuf_L4SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='4'
	model 'mux_tree_tapbuf_L1SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='12'
	model 'mux_tree_tapbuf_L1SB', input_size='7'
	model 'mux_tree_tapbuf_L1SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='13'
	model 'mux_tree_tapbuf_L4SB', input_size='10'
	model 'mux_tree_tapbuf_L4SB', input_size='12'
	model 'mux_tree_tapbuf_L4SB', input_size='9'
	model 'mux_tree_tapbuf_L4SB', input_size='8'
	model 'mux_tree_tapbuf_L4SB', input_size='7'
	model 'mux_tree_tapbuf_L4SB', input_size='5'
	model 'mux_tree_tapbuf_L4SB', input_size='2'
	model 'mux_tree_tapbuf_L1SB', input_size='9'
	model 'mux_tree_tapbuf_L1SB', input_size='8'
	model 'mux_tree_tapbuf_L1SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='2'
	model 'clock_mux', input_size='16'
	model 'mux_1level_io', input_size='2'
	model 'mux_tree', input_size='28'
	model 'mux_tree', input_size='6'
	model 'mux_tree', input_size='2'
	model 'mux_tree', input_size='24'
	model 'mux_tree', input_size='18'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.01 seconds (max_rss 61.5 MiB, delta_rss +0.3 MiB)
# Build the annotation about direct connection between tiles
Built 30 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.67 seconds (max_rss 61.5 MiB, delta_rss +0.9 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 99 (compression rate=560.00%)
Identify unique General Switch Blocks (GSBs) took 1.89 seconds (max_rss 61.8 MiB, delta_rss +0.3 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 61.8 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 61.8 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 61.8 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 61.8 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 62.6 MiB, delta_rss +0.8 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 62.8 MiB, delta_rss +0.3 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 62.8 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 63.6 MiB, delta_rss +0.8 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.19 seconds (max_rss 80.1 MiB, delta_rss +16.5 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.13 seconds (max_rss 91.7 MiB, delta_rss +11.6 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 97.4 MiB, delta_rss +5.7 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 98.4 MiB, delta_rss +1.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 98.9 MiB, delta_rss +0.5 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 99.2 MiB, delta_rss +0.3 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.60 seconds (max_rss 127.8 MiB, delta_rss +28.4 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 127.8 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 132.4 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.07 seconds (max_rss 141.5 MiB, delta_rss +9.0 MiB)
# Build FPGA fabric module took 1.37 seconds (max_rss 141.5 MiB, delta_rss +49.8 MiB)
Build fabric module graph took 1.69 seconds (max_rss 141.5 MiB, delta_rss +79.7 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 141.5 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 141.5 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 141.5 MiB, delta_rss +0.0 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 141.5 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$4980$new_new_n111__'...Warning 438: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n110__'...Warning 439: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n125__'...Warning 440: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n109__'...Warning 441: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n116__'...Warning 442: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n104__'...Warning 443: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$sum[31]'...Warning 444: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[20]'...Warning 445: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[23]'...Warning 446: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[9]'...Warning 447: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[21]'...Warning 448: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[25]'...Warning 449: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[24]'...Warning 450: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[14]'...Warning 451: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[27]'...Warning 452: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[16]'...Warning 453: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[26]'...Warning 454: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[28]'...Warning 455: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[30]'...Warning 456: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$cout'...Warning 457: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[15]'...Warning 458: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[18]'...Warning 459: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[17]'...Warning 460: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[12]'...Warning 461: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[29]'...Warning 462: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[31]'...Warning 463: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[7]'...Warning 464: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[5]'...Warning 465: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[8]'...Warning 466: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[19]'...Warning 467: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[6]'...Warning 468: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[10]'...Warning 469: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[22]'...Warning 470: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[11]'...Warning 471: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[13]'...Warning 472: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[2]'...Warning 473: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[3]'...Warning 474: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[4]'...Warning 475: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[0]'...Warning 476: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[1]'...Warning 477: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$cin'...Warning 478: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[0]'...Warning 479: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[1]'...Warning 480: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[2]'...Warning 481: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[3]'...Warning 482: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[4]'...Warning 483: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[5]'...Warning 484: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[6]'...Warning 485: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[7]'...Warning 486: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[8]'...Warning 487: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[9]'...Warning 488: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[10]'...Warning 489: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[11]'...Warning 490: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[12]'...Warning 491: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[13]'...Warning 492: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[14]'...Warning 493: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[15]'...Warning 494: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[16]'...Warning 495: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[17]'...Warning 496: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[18]'...Warning 497: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[19]'...Warning 498: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[20]'...Warning 499: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[21]'...Warning 500: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[22]'...Warning 501: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[23]'...Warning 502: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[24]'...Warning 503: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[25]'...Warning 504: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[26]'...Warning 505: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[27]'...Warning 506: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[28]'...Warning 507: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[29]'...Warning 508: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[30]'...Warning 509: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[31]'...Warning 510: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[0]'...Warning 511: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[1]'...Warning 512: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[2]'...Warning 513: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[3]'...Warning 514: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[4]'...Warning 515: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[5]'...Warning 516: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[6]'...Warning 517: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[7]'...Warning 518: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[8]'...Warning 519: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[9]'...Warning 520: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[10]'...Warning 521: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[11]'...Warning 522: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[12]'...Warning 523: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[13]'...Warning 524: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[14]'...Warning 525: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[15]'...Warning 526: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[16]'...Warning 527: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[17]'...Warning 528: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[18]'...Warning 529: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[19]'...Warning 530: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[20]'...Warning 531: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[21]'...Warning 532: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[22]'...Warning 533: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[23]'...Warning 534: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[24]'...Warning 535: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[25]'...Warning 536: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[26]'...Warning 537: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[27]'...Warning 538: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[28]'...Warning 539: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[29]'...Warning 540: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[30]'...Warning 541: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[31]'...Warning 542: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered blocks to physical implementation of logical tile took 0.03 seconds (max_rss 141.7 MiB, delta_rss +0.3 MiB)
Identify wire LUTs created by repacking
Identified 1 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 141.7 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 141.7 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'fabric_FullAdder32'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'fabric_FullAdder32'
 took 0.45 seconds (max_rss 152.5 MiB, delta_rss +10.8 MiB)

Build non-fabric bitstream for implementation 'fabric_FullAdder32'


Build non-fabric bitstream for implementation 'fabric_FullAdder32'
 took 0.00 seconds (max_rss 152.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.11 seconds (max_rss 167.8 MiB, delta_rss +15.2 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 543: Directory path is empty and nothing will be created.
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 544: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.01 seconds (max_rss 167.8 MiB, delta_rss +0.1 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 545: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 167.8 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 5.73 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 1.4374e-05 sec
Full Max Req/Worst Slack updates 1 in 3.348e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.8001e-05 sec
INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/configuration/Virgo/config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Skip $iopadmap$FullAdder32.a [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_1 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_2 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_3 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_4 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_5 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_6 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_7 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_8 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_9 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_10 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_11 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_12 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_13 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_14 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_15 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_16 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_17 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_18 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_19 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_20 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_21 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_22 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_23 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_24 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_25 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_26 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_27 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_28 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_29 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_30 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.a_31 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_1 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_2 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_3 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_4 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_5 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_6 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_7 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_8 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_9 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_10 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_11 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_12 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_13 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_14 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_15 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_16 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_17 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_18 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_19 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_20 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_21 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_22 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_23 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_24 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_25 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_26 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_27 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_28 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_29 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_30 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.b_31 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.cin [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.cout [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_1 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_2 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_3 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_4 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_5 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_6 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_7 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_8 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_9 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_10 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_11 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_12 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_13 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_14 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_15 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_16 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_17 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_18 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_19 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_20 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_21 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_22 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_23 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_24 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_25 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_26 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_27 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_28 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_29 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_30 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$FullAdder32.sum_31 [O_BUF] because the location is not set
INFO: BIT: Design FullAdder32 bitstream is generated
