#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  4 09:14:23 2023
# Process ID: 10792
# Current directory: C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18976 C:\Users\Asad Ur Rehman\Desktop\Memory_Design\Basic_Memory_Design\Basic_Memory_Design.xpr
# Log file: C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design/vivado.log
# Journal file: C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 886.570 ; gain = 141.414
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_Memory_Design_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_Memory_Design_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/new/Basic_Memory_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_Memory_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sim_1/new/Basic_Memory_Design_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_Memory_Design_Tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7441e1b39cad48c484114d5d996522e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_Memory_Design_Tb_behav xil_defaultlib.Basic_Memory_Design_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Basic_Memory_Design
Compiling module xil_defaultlib.Basic_Memory_Design_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_Memory_Design_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Basic_Memory_Design_Tb_behav -key {Behavioral:sim_1:Functional:Basic_Memory_Design_Tb} -tclbatch {Basic_Memory_Design_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Asad' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 894.383 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  4 09:20:23 2023...
