Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Thu Jun 13 23:06:54 2024
| Host             : RichardChen running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.185 |
| Dynamic (W)              | 2.001 |
| Device Static (W)        | 0.185 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 59.8  |
| Junction Temperature (C) | 50.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.044 |        6 |       --- |             --- |
| Slice Logic             |     0.016 |    12500 |       --- |             --- |
|   LUT as Logic          |     0.015 |     4606 |     53200 |            8.66 |
|   Register              |    <0.001 |     5347 |    106400 |            5.03 |
|   CARRY4                |    <0.001 |      153 |     13300 |            1.15 |
|   F7/F8 Muxes           |    <0.001 |      144 |     53200 |            0.27 |
|   BUFG                  |    <0.001 |        3 |        32 |            9.38 |
|   LUT as Shift Register |    <0.001 |      318 |     17400 |            1.83 |
|   Others                |     0.000 |      651 |       --- |             --- |
| Signals                 |     0.041 |     8517 |       --- |             --- |
| Block RAM               |     0.244 |      128 |       140 |           91.43 |
| MMCM                    |     0.107 |        1 |         4 |           25.00 |
| I/O                     |     0.019 |       27 |       200 |           13.50 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.185 |          |           |                 |
| Total                   |     2.185 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.351 |       0.328 |      0.024 |
| Vccaux    |       1.800 |     0.081 |       0.060 |      0.022 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.030 |       0.019 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.718 |      0.036 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_in1                       | clk_in1                                                     |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |             2.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            10.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                        |     2.001 |
|   design_1_i                                                                                            |     1.981 |
|     OLED_IP_0                                                                                           |     0.004 |
|       inst                                                                                              |     0.004 |
|         OLED_IP_v1_0_S00_AXI_inst                                                                       |     0.004 |
|           OLED_test                                                                                     |     0.002 |
|     Robotarm_car_0                                                                                      |     0.002 |
|       inst                                                                                              |     0.002 |
|         Robotarm_car_v1_0_S00_AXI_inst                                                                  |     0.002 |
|           u1                                                                                            |    <0.001 |
|     axi_bram_ctrl_0                                                                                     |     0.005 |
|       U0                                                                                                |     0.005 |
|         gext_inst.abcv4_0_ext_inst                                                                      |     0.005 |
|           GEN_AXI4.I_FULL_AXI                                                                           |     0.005 |
|             GEN_ARB.I_SNG_PORT                                                                          |    <0.001 |
|             I_RD_CHNL                                                                                   |     0.002 |
|               I_WRAP_BRST                                                                               |    <0.001 |
|             I_WR_CHNL                                                                                   |    <0.001 |
|               BID_FIFO                                                                                  |    <0.001 |
|               I_WRAP_BRST                                                                               |    <0.001 |
|     axi_bram_ctrl_0_bram                                                                                |     0.269 |
|       U0                                                                                                |     0.269 |
|         inst_blk_mem_gen                                                                                |     0.269 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                |     0.269 |
|             inblk                                                                                       |     0.000 |
|             outblk                                                                                      |     0.000 |
|             valid.cstr                                                                                  |     0.269 |
|               bindec_a.bindec_inst_a                                                                    |    <0.001 |
|               bindec_b.bindec_inst_b                                                                    |    <0.001 |
|               has_mux_a.A                                                                               |    <0.001 |
|               ramloop[0].ram.r                                                                          |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[10].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[11].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[12].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[13].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[14].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[15].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[16].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[17].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[18].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[19].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[1].ram.r                                                                          |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[20].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[21].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[22].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[23].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[24].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[25].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[26].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[27].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[28].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[29].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[2].ram.r                                                                          |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[30].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[31].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[32].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[33].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[34].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[35].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[36].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[37].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[38].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[39].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[3].ram.r                                                                          |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[40].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[41].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[42].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[43].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[44].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[45].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[46].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[47].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[48].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[49].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[4].ram.r                                                                          |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[50].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[51].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[52].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[53].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[54].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[55].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[56].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[57].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[58].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[59].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[5].ram.r                                                                          |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[60].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[61].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[62].ram.r                                                                         |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[63].ram.r                                                                         |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[6].ram.r                                                                          |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[7].ram.r                                                                          |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|               ramloop[8].ram.r                                                                          |     0.006 |
|                 prim_noinit.ram                                                                         |     0.006 |
|               ramloop[9].ram.r                                                                          |     0.003 |
|                 prim_noinit.ram                                                                         |     0.003 |
|     clk_wiz_0                                                                                           |     0.108 |
|       inst                                                                                              |     0.108 |
|     ov5640_dvp_bram_0                                                                                   |     0.021 |
|       inst                                                                                              |     0.021 |
|         ov5640_dvp_bram_v1_0_S00_AXI_inst                                                               |     0.021 |
|           dbram                                                                                         |     0.020 |
|     ov5640_sccb_0                                                                                       |     0.006 |
|       inst                                                                                              |     0.006 |
|         ov5640_sccb_v1_0_S00_AXI_inst                                                                   |     0.006 |
|           cfg                                                                                           |    <0.001 |
|           power                                                                                         |    <0.001 |
|           wr                                                                                            |     0.004 |
|     processing_system7_0                                                                                |     1.531 |
|       inst                                                                                              |     1.531 |
|     processing_system7_0_axi_periph                                                                     |     0.032 |
|       m00_couplers                                                                                      |     0.004 |
|         auto_pc                                                                                         |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.004 |
|               MI_REG                                                                                    |     0.000 |
|                 ar_pipe                                                                                 |     0.000 |
|                 aw_pipe                                                                                 |     0.000 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |     0.000 |
|                 r_pipe                                                                                  |     0.000 |
|                 w_pipe                                                                                  |     0.000 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar_pipe                                                                                 |    <0.001 |
|                 aw_pipe                                                                                 |    <0.001 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |    <0.001 |
|                 r_pipe                                                                                  |    <0.001 |
|                 w_pipe                                                                                  |     0.000 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       m01_couplers                                                                                      |     0.000 |
|       m02_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               MI_REG                                                                                    |     0.000 |
|                 ar_pipe                                                                                 |     0.000 |
|                 aw_pipe                                                                                 |     0.000 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |     0.000 |
|                 r_pipe                                                                                  |     0.000 |
|                 w_pipe                                                                                  |     0.000 |
|               RD.ar_channel_0                                                                           |     0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar_pipe                                                                                 |    <0.001 |
|                 aw_pipe                                                                                 |    <0.001 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |    <0.001 |
|                 r_pipe                                                                                  |    <0.001 |
|                 w_pipe                                                                                  |     0.000 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       m03_couplers                                                                                      |     0.004 |
|         auto_pc                                                                                         |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.004 |
|               MI_REG                                                                                    |     0.000 |
|                 ar_pipe                                                                                 |     0.000 |
|                 aw_pipe                                                                                 |     0.000 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |     0.000 |
|                 r_pipe                                                                                  |     0.000 |
|                 w_pipe                                                                                  |     0.000 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar_pipe                                                                                 |    <0.001 |
|                 aw_pipe                                                                                 |    <0.001 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |    <0.001 |
|                 r_pipe                                                                                  |    <0.001 |
|                 w_pipe                                                                                  |     0.000 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       m04_couplers                                                                                      |     0.004 |
|         auto_pc                                                                                         |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.004 |
|               MI_REG                                                                                    |     0.000 |
|                 ar_pipe                                                                                 |     0.000 |
|                 aw_pipe                                                                                 |     0.000 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |     0.000 |
|                 r_pipe                                                                                  |     0.000 |
|                 w_pipe                                                                                  |     0.000 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar_pipe                                                                                 |    <0.001 |
|                 aw_pipe                                                                                 |    <0.001 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |    <0.001 |
|                 r_pipe                                                                                  |    <0.001 |
|                 w_pipe                                                                                  |     0.000 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       m05_couplers                                                                                      |     0.004 |
|         auto_pc                                                                                         |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.004 |
|               MI_REG                                                                                    |     0.000 |
|                 ar_pipe                                                                                 |     0.000 |
|                 aw_pipe                                                                                 |     0.000 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |     0.000 |
|                 r_pipe                                                                                  |     0.000 |
|                 w_pipe                                                                                  |     0.000 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar_pipe                                                                                 |    <0.001 |
|                 aw_pipe                                                                                 |    <0.001 |
|                 axi_infrastructure_v1_1_axi2vector_0                                                    |     0.000 |
|                 axi_infrastructure_v1_1_vector2axi_0                                                    |     0.000 |
|                 b_pipe                                                                                  |    <0.001 |
|                 r_pipe                                                                                  |    <0.001 |
|                 w_pipe                                                                                  |     0.000 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       s00_couplers                                                                                      |     0.000 |
|         auto_pc                                                                                         |     0.000 |
|           inst                                                                                          |     0.000 |
|       xbar                                                                                              |     0.010 |
|         inst                                                                                            |     0.010 |
|           gen_samd.crossbar_samd                                                                        |     0.010 |
|             addr_arbiter_ar                                                                             |    <0.001 |
|             addr_arbiter_aw                                                                             |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                          |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                |     0.000 |
|             gen_master_slots[0].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                |     0.000 |
|             gen_master_slots[1].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                                |     0.000 |
|             gen_master_slots[2].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_master_slots[3].gen_mi_write.wdata_mux_w                                                |     0.000 |
|             gen_master_slots[3].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_master_slots[4].gen_mi_write.wdata_mux_w                                                |     0.000 |
|             gen_master_slots[4].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_master_slots[5].gen_mi_write.wdata_mux_w                                                |     0.000 |
|             gen_master_slots[5].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_master_slots[6].gen_mi_write.wdata_mux_w                                                |     0.000 |
|             gen_master_slots[6].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                             |     0.002 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                            |     0.002 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                          |    <0.001 |
|             splitter_aw_mi                                                                              |    <0.001 |
|     rst_processing_system7_0_100M                                                                       |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     tts_0                                                                                               |     0.003 |
|       inst                                                                                              |     0.003 |
|         tts_v1_0_S00_AXI_inst                                                                           |     0.003 |
|           u                                                                                             |     0.002 |
+---------------------------------------------------------------------------------------------------------+-----------+


