{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713299581833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713299581834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:33:01 2024 " "Processing started: Tue Apr 16 17:33:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713299581834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299581834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp1_b_codificador -c exp1_b_codificador " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp1_b_codificador -c exp1_b_codificador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299581834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713299582370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713299582370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serial_in.vhd 4 2 " "Found 4 design units, including 2 entities, in source file src/serial_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_in-arch " "Found design unit 1: serial_in-arch" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bit_reverser-arch " "Found design unit 2: bit_reverser-arch" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592033 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_in " "Found entity 1: serial_in" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592033 ""} { "Info" "ISGN_ENTITY_NAME" "2 bit_reverser " "Found entity 2: bit_reverser" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex2seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hex2seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2seg-comportamental " "Found design unit 1: hex2seg-comportamental" {  } { { "src/hex2seg.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/hex2seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592035 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "src/hex2seg.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/hex2seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_diviser-rtl " "Found design unit 1: clock_diviser-rtl" {  } { { "src/clock_divider.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/clock_divider.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592037 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_diviser " "Found entity 1: clock_diviser" {  } { { "src/clock_divider.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ascii_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ascii_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_display-comb " "Found design unit 1: ascii_display-comb" {  } { { "src/ascii_display.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/ascii_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_display " "Found entity 1: ascii_display" {  } { { "src/ascii_display.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/ascii_display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp6_serial_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp6_serial_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp6_serial_in_top-arch " "Found design unit 1: exp6_serial_in_top-arch" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592049 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp6_serial_in_top " "Found entity 1: exp6_serial_in_top" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713299592049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp6_serial_in_top " "Elaborating entity \"exp6_serial_in_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713299592087 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1 exp6_serial_in.vhd(7) " "VHDL Signal Declaration warning at exp6_serial_in.vhd(7): used implicit default value for signal \"GPIO_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713299592088 "|exp6_serial_in_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity_bit exp6_serial_in.vhd(70) " "Verilog HDL or VHDL warning at exp6_serial_in.vhd(70): object \"parity_bit\" assigned a value but never read" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713299592088 "|exp6_serial_in_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parallel_data_latch\[0\] exp6_serial_in.vhd(110) " "Inferred latch for \"parallel_data_latch\[0\]\" at exp6_serial_in.vhd(110)" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592090 "|exp6_serial_in_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parallel_data_latch\[1\] exp6_serial_in.vhd(110) " "Inferred latch for \"parallel_data_latch\[1\]\" at exp6_serial_in.vhd(110)" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592090 "|exp6_serial_in_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parallel_data_latch\[2\] exp6_serial_in.vhd(110) " "Inferred latch for \"parallel_data_latch\[2\]\" at exp6_serial_in.vhd(110)" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592090 "|exp6_serial_in_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parallel_data_latch\[3\] exp6_serial_in.vhd(110) " "Inferred latch for \"parallel_data_latch\[3\]\" at exp6_serial_in.vhd(110)" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592090 "|exp6_serial_in_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parallel_data_latch\[4\] exp6_serial_in.vhd(110) " "Inferred latch for \"parallel_data_latch\[4\]\" at exp6_serial_in.vhd(110)" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592090 "|exp6_serial_in_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parallel_data_latch\[5\] exp6_serial_in.vhd(110) " "Inferred latch for \"parallel_data_latch\[5\]\" at exp6_serial_in.vhd(110)" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592090 "|exp6_serial_in_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parallel_data_latch\[6\] exp6_serial_in.vhd(110) " "Inferred latch for \"parallel_data_latch\[6\]\" at exp6_serial_in.vhd(110)" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592090 "|exp6_serial_in_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parallel_data_latch\[7\] exp6_serial_in.vhd(110) " "Inferred latch for \"parallel_data_latch\[7\]\" at exp6_serial_in.vhd(110)" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592090 "|exp6_serial_in_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_diviser clock_diviser:CLOCK_DIVISER_INSTANCE " "Elaborating entity \"clock_diviser\" for hierarchy \"clock_diviser:CLOCK_DIVISER_INSTANCE\"" {  } { { "exp6_serial_in.vhd" "CLOCK_DIVISER_INSTANCE" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713299592101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst clock_divider.vhd(25) " "VHDL Process Statement warning at clock_divider.vhd(25): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/clock_divider.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/clock_divider.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713299592103 "|exp6_serial_in_top|clock_diviser:CLOCK_DIVISER_INSTANCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_in serial_in:SERIAL_IN_INSTANCE " "Elaborating entity \"serial_in\" for hierarchy \"serial_in:SERIAL_IN_INSTANCE\"" {  } { { "exp6_serial_in.vhd" "SERIAL_IN_INSTANCE" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713299592104 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.rest serial_in.vhd(100) " "Inferred latch for \"next_state.rest\" at serial_in.vhd(100)" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592106 "|exp6_serial_in_top|serial_in:SERIAL_IN_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wait_done serial_in.vhd(100) " "Inferred latch for \"next_state.wait_done\" at serial_in.vhd(100)" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592106 "|exp6_serial_in_top|serial_in:SERIAL_IN_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.receive_data serial_in.vhd(100) " "Inferred latch for \"next_state.receive_data\" at serial_in.vhd(100)" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592106 "|exp6_serial_in_top|serial_in:SERIAL_IN_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.reset_clock serial_in.vhd(100) " "Inferred latch for \"next_state.reset_clock\" at serial_in.vhd(100)" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592106 "|exp6_serial_in_top|serial_in:SERIAL_IN_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.middle_reset serial_in.vhd(100) " "Inferred latch for \"next_state.middle_reset\" at serial_in.vhd(100)" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592106 "|exp6_serial_in_top|serial_in:SERIAL_IN_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wait_start serial_in.vhd(100) " "Inferred latch for \"next_state.wait_start\" at serial_in.vhd(100)" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299592106 "|exp6_serial_in_top|serial_in:SERIAL_IN_INSTANCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_diviser serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE " "Elaborating entity \"clock_diviser\" for hierarchy \"serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\"" {  } { { "src/serial_in.vhd" "CLOCK_DIVISER_INSTANCE" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713299592107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst clock_divider.vhd(25) " "VHDL Process Statement warning at clock_divider.vhd(25): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/clock_divider.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/clock_divider.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713299592108 "|exp6_serial_in_top|serial_in:SERIAL_IN_INSTANCE|clock_diviser:CLOCK_DIVISER_INSTANCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_reverser serial_in:SERIAL_IN_INSTANCE\|bit_reverser:BIT_REVERSER_INSTANCE " "Elaborating entity \"bit_reverser\" for hierarchy \"serial_in:SERIAL_IN_INSTANCE\|bit_reverser:BIT_REVERSER_INSTANCE\"" {  } { { "src/serial_in.vhd" "BIT_REVERSER_INSTANCE" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713299592108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_display ascii_display:HEX0C_DISPLAY " "Elaborating entity \"ascii_display\" for hierarchy \"ascii_display:HEX0C_DISPLAY\"" {  } { { "exp6_serial_in.vhd" "HEX0C_DISPLAY" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713299592110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "parallel_data_latch\[7\] " "Latch parallel_data_latch\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serial_in:SERIAL_IN_INSTANCE\|data\[1\] " "Ports D and ENA on the latch are fed by the same signal serial_in:SERIAL_IN_INSTANCE\|data\[1\]" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713299592791 ""}  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713299592791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "parallel_data_latch\[6\] " "Latch parallel_data_latch\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serial_in:SERIAL_IN_INSTANCE\|data\[2\] " "Ports D and ENA on the latch are fed by the same signal serial_in:SERIAL_IN_INSTANCE\|data\[2\]" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713299592791 ""}  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713299592791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "parallel_data_latch\[5\] " "Latch parallel_data_latch\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serial_in:SERIAL_IN_INSTANCE\|data\[3\] " "Ports D and ENA on the latch are fed by the same signal serial_in:SERIAL_IN_INSTANCE\|data\[3\]" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713299592791 ""}  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713299592791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "parallel_data_latch\[0\] " "Latch parallel_data_latch\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serial_in:SERIAL_IN_INSTANCE\|data\[8\] " "Ports D and ENA on the latch are fed by the same signal serial_in:SERIAL_IN_INSTANCE\|data\[8\]" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713299592792 ""}  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713299592792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "parallel_data_latch\[1\] " "Latch parallel_data_latch\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serial_in:SERIAL_IN_INSTANCE\|data\[7\] " "Ports D and ENA on the latch are fed by the same signal serial_in:SERIAL_IN_INSTANCE\|data\[7\]" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713299592792 ""}  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713299592792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "parallel_data_latch\[2\] " "Latch parallel_data_latch\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serial_in:SERIAL_IN_INSTANCE\|data\[6\] " "Ports D and ENA on the latch are fed by the same signal serial_in:SERIAL_IN_INSTANCE\|data\[6\]" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713299592792 ""}  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713299592792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "parallel_data_latch\[4\] " "Latch parallel_data_latch\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serial_in:SERIAL_IN_INSTANCE\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal serial_in:SERIAL_IN_INSTANCE\|data\[4\]" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713299592792 ""}  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713299592792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "parallel_data_latch\[3\] " "Latch parallel_data_latch\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serial_in:SERIAL_IN_INSTANCE\|data\[5\] " "Ports D and ENA on the latch are fed by the same signal serial_in:SERIAL_IN_INSTANCE\|data\[5\]" {  } { { "src/serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/src/serial_in.vhd" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713299592792 ""}  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713299592792 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[0\] GND " "Pin \"GPIO_1\[0\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[1\] GND " "Pin \"GPIO_1\[1\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Pin \"GPIO_1\[2\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[3\] GND " "Pin \"GPIO_1\[3\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Pin \"GPIO_1\[8\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Pin \"GPIO_1\[9\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Pin \"GPIO_1\[28\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Pin \"GPIO_1\[29\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Pin \"GPIO_1\[30\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Pin \"GPIO_1\[31\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|GPIO_1[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713299592901 "|exp6_serial_in_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713299592901 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713299592992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713299593553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713299593553 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "47 " "Design contains 47 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[3\] " "No output dependent on input pin \"GPIO_0\[3\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[4\] " "No output dependent on input pin \"GPIO_0\[4\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[5\] " "No output dependent on input pin \"GPIO_0\[5\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[6\] " "No output dependent on input pin \"GPIO_0\[6\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[7\] " "No output dependent on input pin \"GPIO_0\[7\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[8\] " "No output dependent on input pin \"GPIO_0\[8\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[9\] " "No output dependent on input pin \"GPIO_0\[9\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[10\] " "No output dependent on input pin \"GPIO_0\[10\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[11\] " "No output dependent on input pin \"GPIO_0\[11\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[12\] " "No output dependent on input pin \"GPIO_0\[12\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[13\] " "No output dependent on input pin \"GPIO_0\[13\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[14\] " "No output dependent on input pin \"GPIO_0\[14\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[15\] " "No output dependent on input pin \"GPIO_0\[15\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[16\] " "No output dependent on input pin \"GPIO_0\[16\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[17\] " "No output dependent on input pin \"GPIO_0\[17\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[18\] " "No output dependent on input pin \"GPIO_0\[18\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[19\] " "No output dependent on input pin \"GPIO_0\[19\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[20\] " "No output dependent on input pin \"GPIO_0\[20\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[21\] " "No output dependent on input pin \"GPIO_0\[21\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[22\] " "No output dependent on input pin \"GPIO_0\[22\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[23\] " "No output dependent on input pin \"GPIO_0\[23\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[24\] " "No output dependent on input pin \"GPIO_0\[24\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[25\] " "No output dependent on input pin \"GPIO_0\[25\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[26\] " "No output dependent on input pin \"GPIO_0\[26\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[27\] " "No output dependent on input pin \"GPIO_0\[27\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[28\] " "No output dependent on input pin \"GPIO_0\[28\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[29\] " "No output dependent on input pin \"GPIO_0\[29\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[30\] " "No output dependent on input pin \"GPIO_0\[30\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[31\] " "No output dependent on input pin \"GPIO_0\[31\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[32\] " "No output dependent on input pin \"GPIO_0\[32\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[33\] " "No output dependent on input pin \"GPIO_0\[33\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[34\] " "No output dependent on input pin \"GPIO_0\[34\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[35\] " "No output dependent on input pin \"GPIO_0\[35\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|GPIO_0[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "exp6_serial_in.vhd" "" { Text "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/exp6_serial_in.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713299593618 "|exp6_serial_in_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713299593618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713299593623 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713299593623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "235 " "Implemented 235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713299593623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713299593623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713299593655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:33:13 2024 " "Processing ended: Tue Apr 16 17:33:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713299593655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713299593655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713299593655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713299593655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713299594978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713299594979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:33:14 2024 " "Processing started: Tue Apr 16 17:33:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713299594979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713299594979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp1_b_codificador -c exp1_b_codificador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exp1_b_codificador -c exp1_b_codificador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713299594979 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713299595098 ""}
{ "Info" "0" "" "Project  = exp1_b_codificador" {  } {  } 0 0 "Project  = exp1_b_codificador" 0 0 "Fitter" 0 0 1713299595098 ""}
{ "Info" "0" "" "Revision = exp1_b_codificador" {  } {  } 0 0 "Revision = exp1_b_codificador" 0 0 "Fitter" 0 0 1713299595098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713299595269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713299595269 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp1_b_codificador 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"exp1_b_codificador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713299595281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713299595331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713299595331 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1713299595648 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713299595671 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1713299595829 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713299595831 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 140 " "No exact pin location assignment(s) for 1 pins of 140 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713299596081 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713299600692 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 32 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1713299600970 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713299600970 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713299600970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713299600976 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713299600976 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713299600978 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713299600979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713299600980 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713299600980 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713299601857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp1_b_codificador.sdc " "Synopsys Design Constraints File file not found: 'exp1_b_codificador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713299601858 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713299601858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713299601863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713299601864 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1713299601865 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1713299601865 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713299601865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713299601865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "   1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713299601865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " "   1.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713299601865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " "   1.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713299601865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " "   1.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713299601865 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1713299601865 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713299601898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713299601898 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713299601898 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET_N " "Node \"RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713299602028 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1713299602028 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713299602032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713299604412 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1713299604896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713299605664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713299606274 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713299607988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713299607988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713299609563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713299612654 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713299612654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713299614213 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713299616328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713299616346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713299617017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713299617018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713299617680 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713299621371 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1713299621700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/output_files/exp1_b_codificador.fit.smsg " "Generated suppressed messages file C:/Users/Operador/3D Objects/experiencia1 (1)/exp1_b_codificador_restored/output_files/exp1_b_codificador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713299621802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 76 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6267 " "Peak virtual memory: 6267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713299622426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:33:42 2024 " "Processing ended: Tue Apr 16 17:33:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713299622426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713299622426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713299622426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713299622426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713299623621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713299623621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:33:43 2024 " "Processing started: Tue Apr 16 17:33:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713299623621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713299623621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp1_b_codificador -c exp1_b_codificador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exp1_b_codificador -c exp1_b_codificador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713299623622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713299624552 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713299627838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713299629695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:33:49 2024 " "Processing ended: Tue Apr 16 17:33:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713299629695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713299629695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713299629695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713299629695 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713299630344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713299631018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713299631019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:33:50 2024 " "Processing started: Tue Apr 16 17:33:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713299631019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713299631019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exp1_b_codificador -c exp1_b_codificador " "Command: quartus_sta exp1_b_codificador -c exp1_b_codificador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713299631019 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713299631142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713299631991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713299631991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299632044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299632045 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713299632476 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp1_b_codificador.sdc " "Synopsys Design Constraints File file not found: 'exp1_b_codificador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713299632505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299632506 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " "create_clock -period 1.000 -name serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713299632508 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_diviser:CLOCK_DIVISER_INSTANCE\|clk clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " "create_clock -period 1.000 -name clock_diviser:CLOCK_DIVISER_INSTANCE\|clk clock_diviser:CLOCK_DIVISER_INSTANCE\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713299632508 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713299632508 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serial_in:SERIAL_IN_INSTANCE\|data\[1\] serial_in:SERIAL_IN_INSTANCE\|data\[1\] " "create_clock -period 1.000 -name serial_in:SERIAL_IN_INSTANCE\|data\[1\] serial_in:SERIAL_IN_INSTANCE\|data\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713299632508 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713299632508 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713299632511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713299632570 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713299632572 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713299632583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713299632666 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713299632666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.717 " "Worst-case setup slack is -5.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.717            -165.322 CLOCK_50  " "   -5.717            -165.322 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.138            -213.240 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -4.138            -213.240 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.899             -89.998 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -2.899             -89.998 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.490             -18.303 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "   -2.490             -18.303 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299632669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.066 " "Worst-case hold slack is 0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "    0.066               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.327               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.444               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLOCK_50  " "    0.448               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299632678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.986 " "Worst-case recovery slack is -1.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.986             -77.386 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -1.986             -77.386 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.451             -64.672 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -1.451             -64.672 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299632687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.929 " "Worst-case removal slack is 0.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.929               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.956               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.956               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299632692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -71.419 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.538             -71.419 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -45.224 CLOCK_50  " "   -0.538             -45.224 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.378 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.538             -32.378 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "    0.418               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299632702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299632702 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713299632720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713299632765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713299633967 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713299634123 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713299634138 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713299634138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.824 " "Worst-case setup slack is -5.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.824            -166.371 CLOCK_50  " "   -5.824            -166.371 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.078            -216.091 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -4.078            -216.091 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.986             -88.928 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -2.986             -88.928 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.360             -17.295 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "   -2.360             -17.295 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299634141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.105 " "Worst-case hold slack is -0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.105 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "   -0.105              -0.105 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.340               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.443               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLOCK_50  " "    0.453               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299634149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.982 " "Worst-case recovery slack is -1.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982             -75.729 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -1.982             -75.729 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.356             -60.098 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -1.356             -60.098 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299634160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.869 " "Worst-case removal slack is 0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.869               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.894               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299634164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -69.783 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.538             -69.783 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -40.467 CLOCK_50  " "   -0.538             -40.467 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.545 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.538             -32.545 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "    0.323               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299634172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299634172 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713299634192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713299634374 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713299635461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713299635612 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713299635618 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713299635618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.055 " "Worst-case setup slack is -3.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.055             -60.041 CLOCK_50  " "   -3.055             -60.041 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858             -77.973 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -1.858             -77.973 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.224              -6.635 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "   -1.224              -6.635 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.118             -35.126 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -1.118             -35.126 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299635620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.209 " "Worst-case hold slack is -0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -0.240 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "   -0.209              -0.240 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.029              -0.029 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.089               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 CLOCK_50  " "    0.204               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299635629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.740 " "Worst-case recovery slack is -0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740             -28.699 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.740             -28.699 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405             -16.569 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.405             -16.569 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299635636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.256 " "Worst-case removal slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.256               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.362               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299635642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.575 " "Worst-case minimum pulse width slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575             -24.397 CLOCK_50  " "   -0.575             -24.397 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -1.727 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.050              -1.727 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.064               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "    0.464               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299635649 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713299635666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713299635914 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713299635918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713299635918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.717 " "Worst-case setup slack is -2.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.717             -51.962 CLOCK_50  " "   -2.717             -51.962 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.634             -68.994 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -1.634             -68.994 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.045              -5.367 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "   -1.045              -5.367 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029             -30.763 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -1.029             -30.763 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299635921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.261 " "Worst-case hold slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261              -0.359 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "   -0.261              -0.359 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.066 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.066              -0.066 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.077               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 CLOCK_50  " "    0.193               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299635929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.634 " "Worst-case recovery slack is -0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634             -24.359 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.634             -24.359 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311             -12.416 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "   -0.311             -12.416 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299635938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299635938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.186 " "Worst-case removal slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.186               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.313               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299636000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.623 " "Worst-case minimum pulse width slack is -0.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623             -29.137 CLOCK_50  " "   -0.623             -29.137 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.007               0.000 clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk  " "    0.080               0.000 serial_in:SERIAL_IN_INSTANCE\|clock_diviser:CLOCK_DIVISER_INSTANCE\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\]  " "    0.453               0.000 serial_in:SERIAL_IN_INSTANCE\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713299636003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713299636003 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713299638453 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713299638455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5075 " "Peak virtual memory: 5075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713299638563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:33:58 2024 " "Processing ended: Tue Apr 16 17:33:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713299638563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713299638563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713299638563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713299638563 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 225 s " "Quartus Prime Full Compilation was successful. 0 errors, 225 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713299639333 ""}
