OpenROAD 0a584d123190322b0725d5440c2c486d91d3afd8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/project/openlane/runs/run_1/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /build/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 2000000 2000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     395764
Number of terminals:      134
Number of snets:          2
Number of nets:           2110

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
[INFO DRT-0164] Number of unique instances = 213.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2098920.
[INFO DRT-0033] mcon shape region query size = 5330016.
[INFO DRT-0033] met1 shape region query size = 804632.
[INFO DRT-0033] via shape region query size = 47320.
[INFO DRT-0033] met2 shape region query size = 28446.
[INFO DRT-0033] via2 shape region query size = 37856.
[INFO DRT-0033] met3 shape region query size = 28470.
[INFO DRT-0033] via3 shape region query size = 37856.
[INFO DRT-0033] met4 shape region query size = 9854.
[INFO DRT-0033] via4 shape region query size = 338.
[INFO DRT-0033] met5 shape region query size = 390.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 772 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 195 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1636 groups.
#scanned instances     = 395764
#unique  instances     = 213
#stdCellGenAp          = 6005
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 4744
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 7151
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:36, memory = 1030.69 (MB), peak = 1180.77 (MB)

Number of guides:     17425

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 289 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 289 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6036.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4804.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2664.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 218.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 65.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 8765 vertical wires in 6 frboxes and 5022 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 675 vertical wires in 6 frboxes and 1484 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:30, memory = 1325.62 (MB), peak = 1970.84 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.62 (MB), peak = 1970.84 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 1373.05 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:13, memory = 1551.31 (MB).
    Completing 30% with 173 violations.
    elapsed time = 00:00:15, memory = 1351.08 (MB).
    Completing 40% with 173 violations.
    elapsed time = 00:00:27, memory = 1479.54 (MB).
    Completing 50% with 173 violations.
    elapsed time = 00:00:29, memory = 1540.61 (MB).
    Completing 60% with 396 violations.
    elapsed time = 00:00:30, memory = 1359.08 (MB).
    Completing 70% with 396 violations.
    elapsed time = 00:00:47, memory = 1516.20 (MB).
    Completing 80% with 574 violations.
    elapsed time = 00:00:49, memory = 1345.08 (MB).
    Completing 90% with 574 violations.
    elapsed time = 00:01:04, memory = 1519.70 (MB).
    Completing 100% with 824 violations.
    elapsed time = 00:01:08, memory = 1325.95 (MB).
[INFO DRT-0199]   Number of violations = 1339.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing       21    187     12      0      0
Min Hole             0      3      0      0      0
NS Metal             0      1      0      0      0
Recheck              0    319    153     32     11
Short                0    561     39      0      0
[INFO DRT-0267] cpu time = 00:02:13, elapsed time = 00:01:08, memory = 1349.95 (MB), peak = 1970.84 (MB)
Total wire length = 136602 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80729 um.
Total wire length on LAYER met2 = 44532 um.
Total wire length on LAYER met3 = 9479 um.
Total wire length on LAYER met4 = 1862 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15252.
Up-via summary (total 15252):.

------------------------
 FR_MASTERSLICE        0
            li1     7184
           met1     7723
           met2      244
           met3      101
           met4        0
------------------------
                   15252


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1339 violations.
    elapsed time = 00:00:02, memory = 1408.36 (MB).
    Completing 20% with 1339 violations.
    elapsed time = 00:00:16, memory = 1545.16 (MB).
    Completing 30% with 1087 violations.
    elapsed time = 00:00:19, memory = 1363.95 (MB).
    Completing 40% with 1087 violations.
    elapsed time = 00:00:33, memory = 1498.57 (MB).
    Completing 50% with 1087 violations.
    elapsed time = 00:00:35, memory = 1549.73 (MB).
    Completing 60% with 885 violations.
    elapsed time = 00:00:37, memory = 1405.74 (MB).
    Completing 70% with 885 violations.
    elapsed time = 00:00:51, memory = 1553.43 (MB).
    Completing 80% with 663 violations.
    elapsed time = 00:00:53, memory = 1362.34 (MB).
    Completing 90% with 663 violations.
    elapsed time = 00:01:05, memory = 1434.67 (MB).
    Completing 100% with 441 violations.
    elapsed time = 00:01:07, memory = 1343.25 (MB).
[INFO DRT-0199]   Number of violations = 640.
Viol/Layer        met1   met2   met3
Metal Spacing       94      5      0
Recheck              0      0    199
Short              324     18      0
[INFO DRT-0267] cpu time = 00:02:12, elapsed time = 00:01:07, memory = 1350.58 (MB), peak = 1970.84 (MB)
Total wire length = 136091 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80501 um.
Total wire length on LAYER met2 = 44292 um.
Total wire length on LAYER met3 = 9523 um.
Total wire length on LAYER met4 = 1773 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15215.
Up-via summary (total 15215):.

------------------------
 FR_MASTERSLICE        0
            li1     7182
           met1     7697
           met2      249
           met3       87
           met4        0
------------------------
                   15215


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 640 violations.
    elapsed time = 00:00:00, memory = 1350.58 (MB).
    Completing 20% with 640 violations.
    elapsed time = 00:00:09, memory = 1404.64 (MB).
    Completing 30% with 662 violations.
    elapsed time = 00:00:12, memory = 1343.48 (MB).
    Completing 40% with 662 violations.
    elapsed time = 00:00:21, memory = 1401.39 (MB).
    Completing 50% with 662 violations.
    elapsed time = 00:00:21, memory = 1402.34 (MB).
    Completing 60% with 456 violations.
    elapsed time = 00:00:22, memory = 1343.48 (MB).
    Completing 70% with 456 violations.
    elapsed time = 00:00:31, memory = 1404.03 (MB).
    Completing 80% with 420 violations.
    elapsed time = 00:00:32, memory = 1343.49 (MB).
    Completing 90% with 420 violations.
    elapsed time = 00:00:39, memory = 1398.58 (MB).
    Completing 100% with 401 violations.
    elapsed time = 00:00:40, memory = 1344.08 (MB).
[INFO DRT-0199]   Number of violations = 401.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0    114      4
Short                0    274      7
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:00:41, memory = 1351.41 (MB), peak = 1970.84 (MB)
Total wire length = 135899 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80569 um.
Total wire length on LAYER met2 = 44210 um.
Total wire length on LAYER met3 = 9422 um.
Total wire length on LAYER met4 = 1698 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15199.
Up-via summary (total 15199):.

------------------------
 FR_MASTERSLICE        0
            li1     7182
           met1     7682
           met2      252
           met3       83
           met4        0
------------------------
                   15199


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 401 violations.
    elapsed time = 00:00:00, memory = 1351.41 (MB).
    Completing 20% with 401 violations.
    elapsed time = 00:00:08, memory = 1407.92 (MB).
    Completing 30% with 336 violations.
    elapsed time = 00:00:08, memory = 1345.05 (MB).
    Completing 40% with 336 violations.
    elapsed time = 00:00:16, memory = 1417.33 (MB).
    Completing 50% with 336 violations.
    elapsed time = 00:00:20, memory = 1416.70 (MB).
    Completing 60% with 227 violations.
    elapsed time = 00:00:20, memory = 1343.17 (MB).
    Completing 70% with 227 violations.
    elapsed time = 00:00:28, memory = 1405.14 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:28, memory = 1342.61 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:34, memory = 1354.11 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:38, memory = 1354.11 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1
Metal Spacing        5
Short               10
[INFO DRT-0267] cpu time = 00:01:07, elapsed time = 00:00:39, memory = 1354.11 (MB), peak = 1970.84 (MB)
Total wire length = 136055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 79839 um.
Total wire length on LAYER met2 = 44527 um.
Total wire length on LAYER met3 = 10037 um.
Total wire length on LAYER met4 = 1651 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15465.
Up-via summary (total 15465):.

------------------------
 FR_MASTERSLICE        0
            li1     7182
           met1     7875
           met2      328
           met3       80
           met4        0
------------------------
                   15465


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 1354.11 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 1354.11 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:01, memory = 1354.11 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:01, memory = 1354.11 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:02, memory = 1354.11 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:02, memory = 1354.11 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:02, memory = 1354.11 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:02, memory = 1354.11 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:02, memory = 1354.11 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 1354.11 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1354.11 (MB), peak = 1970.84 (MB)
Total wire length = 136034 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 79809 um.
Total wire length on LAYER met2 = 44513 um.
Total wire length on LAYER met3 = 10060 um.
Total wire length on LAYER met4 = 1651 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15465.
Up-via summary (total 15465):.

------------------------
 FR_MASTERSLICE        0
            li1     7182
           met1     7873
           met2      330
           met3       80
           met4        0
------------------------
                   15465


[INFO DRT-0198] Complete detail routing.
Total wire length = 136034 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 79809 um.
Total wire length on LAYER met2 = 44513 um.
Total wire length on LAYER met3 = 10060 um.
Total wire length on LAYER met4 = 1651 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15465.
Up-via summary (total 15465):.

------------------------
 FR_MASTERSLICE        0
            li1     7182
           met1     7873
           met2      330
           met3       80
           met4        0
------------------------
                   15465


[INFO DRT-0267] cpu time = 00:06:52, elapsed time = 00:03:39, memory = 1355.09 (MB), peak = 1970.84 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/project/openlane/runs/run_1/results/routing/top.odb'…
Writing netlist to '/project/openlane/runs/run_1/results/routing/top.nl.v'…
Writing powered netlist to '/project/openlane/runs/run_1/results/routing/top.pnl.v'…
Writing layout to '/project/openlane/runs/run_1/results/routing/top.def'…
