
OBC_V10_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1f4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010a0  0800b494  0800b494  0000c494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c534  0800c534  0000e0b8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c534  0800c534  0000d534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c53c  0800c53c  0000e0b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c53c  0800c53c  0000d53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c540  0800c540  0000d540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b8  24000000  0800c544  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00040c60  240000b8  0800c5fc  0000e0b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24040d18  0800c5fc  0000ed18  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e0b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f0c0  00000000  00000000  0000e0e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005e36  00000000  00000000  0002d1a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d00  00000000  00000000  00032fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015a8  00000000  00000000  00034ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00044994  00000000  00000000  00036288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024c26  00000000  00000000  0007ac1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a724e  00000000  00000000  0009f842  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00246a90  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e70  00000000  00000000  00246ad4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0024e944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000b8 	.word	0x240000b8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b47c 	.word	0x0800b47c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000bc 	.word	0x240000bc
 80002dc:	0800b47c 	.word	0x0800b47c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000394:	4b49      	ldr	r3, [pc, #292]	@ (80004bc <SystemInit+0x12c>)
 8000396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800039a:	4a48      	ldr	r2, [pc, #288]	@ (80004bc <SystemInit+0x12c>)
 800039c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80003a4:	4b45      	ldr	r3, [pc, #276]	@ (80004bc <SystemInit+0x12c>)
 80003a6:	691b      	ldr	r3, [r3, #16]
 80003a8:	4a44      	ldr	r2, [pc, #272]	@ (80004bc <SystemInit+0x12c>)
 80003aa:	f043 0310 	orr.w	r3, r3, #16
 80003ae:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003b0:	4b43      	ldr	r3, [pc, #268]	@ (80004c0 <SystemInit+0x130>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f003 030f 	and.w	r3, r3, #15
 80003b8:	2b06      	cmp	r3, #6
 80003ba:	d807      	bhi.n	80003cc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003bc:	4b40      	ldr	r3, [pc, #256]	@ (80004c0 <SystemInit+0x130>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	f023 030f 	bic.w	r3, r3, #15
 80003c4:	4a3e      	ldr	r2, [pc, #248]	@ (80004c0 <SystemInit+0x130>)
 80003c6:	f043 0307 	orr.w	r3, r3, #7
 80003ca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80003cc:	4b3d      	ldr	r3, [pc, #244]	@ (80004c4 <SystemInit+0x134>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a3c      	ldr	r2, [pc, #240]	@ (80004c4 <SystemInit+0x134>)
 80003d2:	f043 0301 	orr.w	r3, r3, #1
 80003d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003d8:	4b3a      	ldr	r3, [pc, #232]	@ (80004c4 <SystemInit+0x134>)
 80003da:	2200      	movs	r2, #0
 80003dc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80003de:	4b39      	ldr	r3, [pc, #228]	@ (80004c4 <SystemInit+0x134>)
 80003e0:	681a      	ldr	r2, [r3, #0]
 80003e2:	4938      	ldr	r1, [pc, #224]	@ (80004c4 <SystemInit+0x134>)
 80003e4:	4b38      	ldr	r3, [pc, #224]	@ (80004c8 <SystemInit+0x138>)
 80003e6:	4013      	ands	r3, r2
 80003e8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003ea:	4b35      	ldr	r3, [pc, #212]	@ (80004c0 <SystemInit+0x130>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	f003 0308 	and.w	r3, r3, #8
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d007      	beq.n	8000406 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003f6:	4b32      	ldr	r3, [pc, #200]	@ (80004c0 <SystemInit+0x130>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	f023 030f 	bic.w	r3, r3, #15
 80003fe:	4a30      	ldr	r2, [pc, #192]	@ (80004c0 <SystemInit+0x130>)
 8000400:	f043 0307 	orr.w	r3, r3, #7
 8000404:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000406:	4b2f      	ldr	r3, [pc, #188]	@ (80004c4 <SystemInit+0x134>)
 8000408:	2200      	movs	r2, #0
 800040a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800040c:	4b2d      	ldr	r3, [pc, #180]	@ (80004c4 <SystemInit+0x134>)
 800040e:	2200      	movs	r2, #0
 8000410:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000412:	4b2c      	ldr	r3, [pc, #176]	@ (80004c4 <SystemInit+0x134>)
 8000414:	2200      	movs	r2, #0
 8000416:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000418:	4b2a      	ldr	r3, [pc, #168]	@ (80004c4 <SystemInit+0x134>)
 800041a:	4a2c      	ldr	r2, [pc, #176]	@ (80004cc <SystemInit+0x13c>)
 800041c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800041e:	4b29      	ldr	r3, [pc, #164]	@ (80004c4 <SystemInit+0x134>)
 8000420:	4a2b      	ldr	r2, [pc, #172]	@ (80004d0 <SystemInit+0x140>)
 8000422:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000424:	4b27      	ldr	r3, [pc, #156]	@ (80004c4 <SystemInit+0x134>)
 8000426:	4a2b      	ldr	r2, [pc, #172]	@ (80004d4 <SystemInit+0x144>)
 8000428:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800042a:	4b26      	ldr	r3, [pc, #152]	@ (80004c4 <SystemInit+0x134>)
 800042c:	2200      	movs	r2, #0
 800042e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000430:	4b24      	ldr	r3, [pc, #144]	@ (80004c4 <SystemInit+0x134>)
 8000432:	4a28      	ldr	r2, [pc, #160]	@ (80004d4 <SystemInit+0x144>)
 8000434:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000436:	4b23      	ldr	r3, [pc, #140]	@ (80004c4 <SystemInit+0x134>)
 8000438:	2200      	movs	r2, #0
 800043a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800043c:	4b21      	ldr	r3, [pc, #132]	@ (80004c4 <SystemInit+0x134>)
 800043e:	4a25      	ldr	r2, [pc, #148]	@ (80004d4 <SystemInit+0x144>)
 8000440:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000442:	4b20      	ldr	r3, [pc, #128]	@ (80004c4 <SystemInit+0x134>)
 8000444:	2200      	movs	r2, #0
 8000446:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000448:	4b1e      	ldr	r3, [pc, #120]	@ (80004c4 <SystemInit+0x134>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a1d      	ldr	r2, [pc, #116]	@ (80004c4 <SystemInit+0x134>)
 800044e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000452:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000454:	4b1b      	ldr	r3, [pc, #108]	@ (80004c4 <SystemInit+0x134>)
 8000456:	2200      	movs	r2, #0
 8000458:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800045a:	4b1f      	ldr	r3, [pc, #124]	@ (80004d8 <SystemInit+0x148>)
 800045c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800045e:	4a1e      	ldr	r2, [pc, #120]	@ (80004d8 <SystemInit+0x148>)
 8000460:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000464:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000466:	4b1d      	ldr	r3, [pc, #116]	@ (80004dc <SystemInit+0x14c>)
 8000468:	681a      	ldr	r2, [r3, #0]
 800046a:	4b1d      	ldr	r3, [pc, #116]	@ (80004e0 <SystemInit+0x150>)
 800046c:	4013      	ands	r3, r2
 800046e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000472:	d202      	bcs.n	800047a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <SystemInit+0x154>)
 8000476:	2201      	movs	r2, #1
 8000478:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800047a:	4b12      	ldr	r3, [pc, #72]	@ (80004c4 <SystemInit+0x134>)
 800047c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000480:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000484:	2b00      	cmp	r3, #0
 8000486:	d113      	bne.n	80004b0 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000488:	4b0e      	ldr	r3, [pc, #56]	@ (80004c4 <SystemInit+0x134>)
 800048a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800048e:	4a0d      	ldr	r2, [pc, #52]	@ (80004c4 <SystemInit+0x134>)
 8000490:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000494:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000498:	4b13      	ldr	r3, [pc, #76]	@ (80004e8 <SystemInit+0x158>)
 800049a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800049e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80004a0:	4b08      	ldr	r3, [pc, #32]	@ (80004c4 <SystemInit+0x134>)
 80004a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004a6:	4a07      	ldr	r2, [pc, #28]	@ (80004c4 <SystemInit+0x134>)
 80004a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80004ac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	e000ed00 	.word	0xe000ed00
 80004c0:	52002000 	.word	0x52002000
 80004c4:	58024400 	.word	0x58024400
 80004c8:	eaf6ed7f 	.word	0xeaf6ed7f
 80004cc:	02020200 	.word	0x02020200
 80004d0:	01ff0000 	.word	0x01ff0000
 80004d4:	01010280 	.word	0x01010280
 80004d8:	580000c0 	.word	0x580000c0
 80004dc:	5c001000 	.word	0x5c001000
 80004e0:	ffff0000 	.word	0xffff0000
 80004e4:	51008108 	.word	0x51008108
 80004e8:	52004000 	.word	0x52004000

080004ec <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 80004f0:	4b0a      	ldr	r3, [pc, #40]	@ (800051c <ExitRun0Mode+0x30>)
 80004f2:	68db      	ldr	r3, [r3, #12]
 80004f4:	f023 0306 	bic.w	r3, r3, #6
 80004f8:	4a08      	ldr	r2, [pc, #32]	@ (800051c <ExitRun0Mode+0x30>)
 80004fa:	f043 0302 	orr.w	r3, r3, #2
 80004fe:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000500:	bf00      	nop
 8000502:	4b06      	ldr	r3, [pc, #24]	@ (800051c <ExitRun0Mode+0x30>)
 8000504:	685b      	ldr	r3, [r3, #4]
 8000506:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800050a:	2b00      	cmp	r3, #0
 800050c:	d0f9      	beq.n	8000502 <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800050e:	bf00      	nop
 8000510:	bf00      	nop
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	58024800 	.word	0x58024800

08000520 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000524:	4b05      	ldr	r3, [pc, #20]	@ (800053c <LL_RCC_HSE_Enable+0x1c>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a04      	ldr	r2, [pc, #16]	@ (800053c <LL_RCC_HSE_Enable+0x1c>)
 800052a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800052e:	6013      	str	r3, [r2, #0]
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	58024400 	.word	0x58024400

08000540 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8000544:	4b07      	ldr	r3, [pc, #28]	@ (8000564 <LL_RCC_HSE_IsReady+0x24>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800054c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000550:	d101      	bne.n	8000556 <LL_RCC_HSE_IsReady+0x16>
 8000552:	2301      	movs	r3, #1
 8000554:	e000      	b.n	8000558 <LL_RCC_HSE_IsReady+0x18>
 8000556:	2300      	movs	r3, #0
}
 8000558:	4618      	mov	r0, r3
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	58024400 	.word	0x58024400

08000568 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL1
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000570:	4b06      	ldr	r3, [pc, #24]	@ (800058c <LL_RCC_SetSysClkSource+0x24>)
 8000572:	691b      	ldr	r3, [r3, #16]
 8000574:	f023 0207 	bic.w	r2, r3, #7
 8000578:	4904      	ldr	r1, [pc, #16]	@ (800058c <LL_RCC_SetSysClkSource+0x24>)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4313      	orrs	r3, r2
 800057e:	610b      	str	r3, [r1, #16]
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr
 800058c:	58024400 	.word	0x58024400

08000590 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000594:	4b04      	ldr	r3, [pc, #16]	@ (80005a8 <LL_RCC_GetSysClkSource+0x18>)
 8000596:	691b      	ldr	r3, [r3, #16]
 8000598:	f003 0338 	and.w	r3, r3, #56	@ 0x38
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	58024400 	.word	0x58024400

080005ac <LL_RCC_SetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysPrescaler(uint32_t Prescaler)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1CPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, Prescaler);
 80005b4:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <LL_RCC_SetSysPrescaler+0x24>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80005bc:	4904      	ldr	r1, [pc, #16]	@ (80005d0 <LL_RCC_SetSysPrescaler+0x24>)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4313      	orrs	r3, r2
 80005c2:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, Prescaler);
#endif /* RCC_D1CFGR_D1CPRE */
}
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	58024400 	.word	0x58024400

080005d4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_HPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, Prescaler);
 80005dc:	4b06      	ldr	r3, [pc, #24]	@ (80005f8 <LL_RCC_SetAHBPrescaler+0x24>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	f023 020f 	bic.w	r2, r3, #15
 80005e4:	4904      	ldr	r1, [pc, #16]	@ (80005f8 <LL_RCC_SetAHBPrescaler+0x24>)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4313      	orrs	r3, r2
 80005ea:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, Prescaler);
#endif /* RCC_D1CFGR_HPRE */
}
 80005ec:	bf00      	nop
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	58024400 	.word	0x58024400

080005fc <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE1)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, Prescaler);
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000606:	69db      	ldr	r3, [r3, #28]
 8000608:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800060c:	4904      	ldr	r1, [pc, #16]	@ (8000620 <LL_RCC_SetAPB1Prescaler+0x24>)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	4313      	orrs	r3, r2
 8000612:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 8000614:	bf00      	nop
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	58024400 	.word	0x58024400

08000624 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE2)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, Prescaler);
 800062c:	4b06      	ldr	r3, [pc, #24]	@ (8000648 <LL_RCC_SetAPB2Prescaler+0x24>)
 800062e:	69db      	ldr	r3, [r3, #28]
 8000630:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000634:	4904      	ldr	r1, [pc, #16]	@ (8000648 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4313      	orrs	r3, r2
 800063a:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 800063c:	bf00      	nop
 800063e:	370c      	adds	r7, #12
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	58024400 	.word	0x58024400

0800064c <LL_RCC_SetAPB3Prescaler>:
  *         @arg @ref LL_RCC_APB3_DIV_8
  *         @arg @ref LL_RCC_APB3_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB3Prescaler(uint32_t Prescaler)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1PPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, Prescaler);
 8000654:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <LL_RCC_SetAPB3Prescaler+0x24>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800065c:	4904      	ldr	r1, [pc, #16]	@ (8000670 <LL_RCC_SetAPB3Prescaler+0x24>)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4313      	orrs	r3, r2
 8000662:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, Prescaler);
#endif /* RCC_D1CFGR_D1PPRE */
}
 8000664:	bf00      	nop
 8000666:	370c      	adds	r7, #12
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr
 8000670:	58024400 	.word	0x58024400

08000674 <LL_RCC_SetAPB4Prescaler>:
  *         @arg @ref LL_RCC_APB4_DIV_8
  *         @arg @ref LL_RCC_APB4_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB4Prescaler(uint32_t Prescaler)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
#if defined(RCC_D3CFGR_D3PPRE)
  MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, Prescaler);
 800067c:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <LL_RCC_SetAPB4Prescaler+0x24>)
 800067e:	6a1b      	ldr	r3, [r3, #32]
 8000680:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000684:	4904      	ldr	r1, [pc, #16]	@ (8000698 <LL_RCC_SetAPB4Prescaler+0x24>)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4313      	orrs	r3, r2
 800068a:	620b      	str	r3, [r1, #32]
#else
  MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, Prescaler);
#endif /* RCC_D3CFGR_D3PPRE */
}
 800068c:	bf00      	nop
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr
 8000698:	58024400 	.word	0x58024400

0800069c <LL_RCC_SetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClockSource(uint32_t ClkSource)
{
 800069c:	b480      	push	{r7}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CCIPR_FMCSEL)
  uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->D1CCIPR + LL_CLKSOURCE_REG(ClkSource));
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	4b10      	ldr	r3, [pc, #64]	@ (80006ec <LL_RCC_SetClockSource+0x50>)
 80006aa:	4413      	add	r3, r2
 80006ac:	60fb      	str	r3, [r7, #12]
#else
  uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CDCCIPR + LL_CLKSOURCE_REG(ClkSource));
#endif /*  */
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	681a      	ldr	r2, [r3, #0]
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	0e19      	lsrs	r1, r3, #24
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	0a1b      	lsrs	r3, r3, #8
 80006ba:	f003 031f 	and.w	r3, r3, #31
 80006be:	fa01 f303 	lsl.w	r3, r1, r3
 80006c2:	43db      	mvns	r3, r3
 80006c4:	401a      	ands	r2, r3
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	0c1b      	lsrs	r3, r3, #16
 80006ca:	b2d9      	uxtb	r1, r3
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	0a1b      	lsrs	r3, r3, #8
 80006d0:	f003 031f 	and.w	r3, r3, #31
 80006d4:	fa01 f303 	lsl.w	r3, r1, r3
 80006d8:	431a      	orrs	r2, r3
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	601a      	str	r2, [r3, #0]
}
 80006de:	bf00      	nop
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	5802444c 	.word	0x5802444c

080006f0 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t ClkSource)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f7ff ffcf 	bl	800069c <LL_RCC_SetClockSource>
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
	...

08000708 <LL_RCC_PLL_SetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_SetSource(uint32_t PLLSource)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC, PLLSource);
 8000710:	4b06      	ldr	r3, [pc, #24]	@ (800072c <LL_RCC_PLL_SetSource+0x24>)
 8000712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000714:	f023 0203 	bic.w	r2, r3, #3
 8000718:	4904      	ldr	r1, [pc, #16]	@ (800072c <LL_RCC_PLL_SetSource+0x24>)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4313      	orrs	r3, r2
 800071e:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	58024400 	.word	0x58024400

08000730 <LL_RCC_PLL1_Enable>:
  * @brief  Enable PLL1
  * @rmtoll CR           PLL1ON         LL_RCC_PLL1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_Enable(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLL1ON);
 8000734:	4b05      	ldr	r3, [pc, #20]	@ (800074c <LL_RCC_PLL1_Enable+0x1c>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a04      	ldr	r2, [pc, #16]	@ (800074c <LL_RCC_PLL1_Enable+0x1c>)
 800073a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800073e:	6013      	str	r3, [r2, #0]
}
 8000740:	bf00      	nop
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	58024400 	.word	0x58024400

08000750 <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll CR           PLL1RDY        LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == (RCC_CR_PLL1RDY)) ? 1UL : 0UL);
 8000754:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <LL_RCC_PLL1_IsReady+0x24>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800075c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000760:	d101      	bne.n	8000766 <LL_RCC_PLL1_IsReady+0x16>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <LL_RCC_PLL1_IsReady+0x18>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	58024400 	.word	0x58024400

08000778 <LL_RCC_PLL1P_Enable>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLLCFGR           DIVP1EN         LL_RCC_PLL1P_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1P_Enable(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN);
 800077c:	4b05      	ldr	r3, [pc, #20]	@ (8000794 <LL_RCC_PLL1P_Enable+0x1c>)
 800077e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000780:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <LL_RCC_PLL1P_Enable+0x1c>)
 8000782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000786:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	58024400 	.word	0x58024400

08000798 <LL_RCC_PLL1Q_Enable>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLLCFGR           DIVQ1EN         LL_RCC_PLL1Q_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1Q_Enable(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN);
 800079c:	4b05      	ldr	r3, [pc, #20]	@ (80007b4 <LL_RCC_PLL1Q_Enable+0x1c>)
 800079e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007a0:	4a04      	ldr	r2, [pc, #16]	@ (80007b4 <LL_RCC_PLL1Q_Enable+0x1c>)
 80007a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	58024400 	.word	0x58024400

080007b8 <LL_RCC_PLL1R_Enable>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLLCFGR           DIVR1EN         LL_RCC_PLL1R_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1R_Enable(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN);
 80007bc:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <LL_RCC_PLL1R_Enable+0x1c>)
 80007be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007c0:	4a04      	ldr	r2, [pc, #16]	@ (80007d4 <LL_RCC_PLL1R_Enable+0x1c>)
 80007c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	58024400 	.word	0x58024400

080007d8 <LL_RCC_PLL1_SetVCOOutputRange>:
  *         @arg @ref LL_RCC_PLLVCORANGE_WIDE
  *         @arg @ref LL_RCC_PLLVCORANGE_MEDIUM
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_SetVCOOutputRange(uint32_t VCORange)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1VCOSEL, VCORange << RCC_PLLCFGR_PLL1VCOSEL_Pos);
 80007e0:	4b07      	ldr	r3, [pc, #28]	@ (8000800 <LL_RCC_PLL1_SetVCOOutputRange+0x28>)
 80007e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007e4:	f023 0202 	bic.w	r2, r3, #2
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	4904      	ldr	r1, [pc, #16]	@ (8000800 <LL_RCC_PLL1_SetVCOOutputRange+0x28>)
 80007ee:	4313      	orrs	r3, r2
 80007f0:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	58024400 	.word	0x58024400

08000804 <LL_RCC_PLL1_SetVCOInputRange>:
  *         @arg @ref LL_RCC_PLLINPUTRANGE_4_8
  *         @arg @ref LL_RCC_PLLINPUTRANGE_8_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_SetVCOInputRange(uint32_t InputRange)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1RGE, InputRange << RCC_PLLCFGR_PLL1RGE_Pos);
 800080c:	4b07      	ldr	r3, [pc, #28]	@ (800082c <LL_RCC_PLL1_SetVCOInputRange+0x28>)
 800080e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000810:	f023 020c 	bic.w	r2, r3, #12
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	009b      	lsls	r3, r3, #2
 8000818:	4904      	ldr	r1, [pc, #16]	@ (800082c <LL_RCC_PLL1_SetVCOInputRange+0x28>)
 800081a:	4313      	orrs	r3, r2
 800081c:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800081e:	bf00      	nop
 8000820:	370c      	adds	r7, #12
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	58024400 	.word	0x58024400

08000830 <LL_RCC_PLL1_SetN>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1DIVR        N1          LL_RCC_PLL1_SetN
  * @param  N parameter can be a value between 4 and 512
  */
__STATIC_INLINE void LL_RCC_PLL1_SetN(uint32_t N)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_N1, (N - 1UL) << RCC_PLL1DIVR_N1_Pos);
 8000838:	4b07      	ldr	r3, [pc, #28]	@ (8000858 <LL_RCC_PLL1_SetN+0x28>)
 800083a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800083c:	4b07      	ldr	r3, [pc, #28]	@ (800085c <LL_RCC_PLL1_SetN+0x2c>)
 800083e:	4013      	ands	r3, r2
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	3a01      	subs	r2, #1
 8000844:	4904      	ldr	r1, [pc, #16]	@ (8000858 <LL_RCC_PLL1_SetN+0x28>)
 8000846:	4313      	orrs	r3, r2
 8000848:	630b      	str	r3, [r1, #48]	@ 0x30
}
 800084a:	bf00      	nop
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	58024400 	.word	0x58024400
 800085c:	fffffe00 	.word	0xfffffe00

08000860 <LL_RCC_PLL1_SetM>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_SetM
  * @param  M parameter can be a value between 0 and 63
  */
__STATIC_INLINE void LL_RCC_PLL1_SetM(uint32_t M)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1, M << RCC_PLLCKSELR_DIVM1_Pos);
 8000868:	4b07      	ldr	r3, [pc, #28]	@ (8000888 <LL_RCC_PLL1_SetM+0x28>)
 800086a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800086c:	f423 727c 	bic.w	r2, r3, #1008	@ 0x3f0
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	011b      	lsls	r3, r3, #4
 8000874:	4904      	ldr	r1, [pc, #16]	@ (8000888 <LL_RCC_PLL1_SetM+0x28>)
 8000876:	4313      	orrs	r3, r2
 8000878:	628b      	str	r3, [r1, #40]	@ 0x28
}
 800087a:	bf00      	nop
 800087c:	370c      	adds	r7, #12
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	58024400 	.word	0x58024400

0800088c <LL_RCC_PLL1_SetP>:
  * @param  P parameter can be a value between 2 (or 1*) and 128 (ODD division factor not supported)
  *
  * (*) : For stm32h72xxx and stm32h73xxx family lines.
  */
__STATIC_INLINE void LL_RCC_PLL1_SetP(uint32_t P)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_P1, (P - 1UL) << RCC_PLL1DIVR_P1_Pos);
 8000894:	4b07      	ldr	r3, [pc, #28]	@ (80008b4 <LL_RCC_PLL1_SetP+0x28>)
 8000896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000898:	f423 427e 	bic.w	r2, r3, #65024	@ 0xfe00
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3b01      	subs	r3, #1
 80008a0:	025b      	lsls	r3, r3, #9
 80008a2:	4904      	ldr	r1, [pc, #16]	@ (80008b4 <LL_RCC_PLL1_SetP+0x28>)
 80008a4:	4313      	orrs	r3, r2
 80008a6:	630b      	str	r3, [r1, #48]	@ 0x30
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	58024400 	.word	0x58024400

080008b8 <LL_RCC_PLL1_SetQ>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1DIVR        Q1          LL_RCC_PLL1_SetQ
  * @param  Q parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL1_SetQ(uint32_t Q)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1, (Q - 1UL) << RCC_PLL1DIVR_Q1_Pos);
 80008c0:	4b07      	ldr	r3, [pc, #28]	@ (80008e0 <LL_RCC_PLL1_SetQ+0x28>)
 80008c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	3b01      	subs	r3, #1
 80008cc:	041b      	lsls	r3, r3, #16
 80008ce:	4904      	ldr	r1, [pc, #16]	@ (80008e0 <LL_RCC_PLL1_SetQ+0x28>)
 80008d0:	4313      	orrs	r3, r2
 80008d2:	630b      	str	r3, [r1, #48]	@ 0x30
}
 80008d4:	bf00      	nop
 80008d6:	370c      	adds	r7, #12
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr
 80008e0:	58024400 	.word	0x58024400

080008e4 <LL_RCC_PLL1_SetR>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1DIVR        R1          LL_RCC_PLL1_SetR
  * @param  R parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL1_SetR(uint32_t R)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_R1, (R - 1UL) << RCC_PLL1DIVR_R1_Pos);
 80008ec:	4b07      	ldr	r3, [pc, #28]	@ (800090c <LL_RCC_PLL1_SetR+0x28>)
 80008ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	061b      	lsls	r3, r3, #24
 80008fa:	4904      	ldr	r1, [pc, #16]	@ (800090c <LL_RCC_PLL1_SetR+0x28>)
 80008fc:	4313      	orrs	r3, r2
 80008fe:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr
 800090c:	58024400 	.word	0x58024400

08000910 <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8000910:	b480      	push	{r7}
 8000912:	b085      	sub	sp, #20
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8000918:	4b0a      	ldr	r3, [pc, #40]	@ (8000944 <LL_AHB4_GRP1_EnableClock+0x34>)
 800091a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800091e:	4909      	ldr	r1, [pc, #36]	@ (8000944 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	4313      	orrs	r3, r2
 8000924:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8000928:	4b06      	ldr	r3, [pc, #24]	@ (8000944 <LL_AHB4_GRP1_EnableClock+0x34>)
 800092a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4013      	ands	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000934:	68fb      	ldr	r3, [r7, #12]
}
 8000936:	bf00      	nop
 8000938:	3714      	adds	r7, #20
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	58024400 	.word	0x58024400

08000948 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000948:	b480      	push	{r7}
 800094a:	b085      	sub	sp, #20
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000950:	4b0a      	ldr	r3, [pc, #40]	@ (800097c <LL_APB2_GRP1_EnableClock+0x34>)
 8000952:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000956:	4909      	ldr	r1, [pc, #36]	@ (800097c <LL_APB2_GRP1_EnableClock+0x34>)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4313      	orrs	r3, r2
 800095c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <LL_APB2_GRP1_EnableClock+0x34>)
 8000962:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4013      	ands	r3, r2
 800096a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800096c:	68fb      	ldr	r3, [r7, #12]
}
 800096e:	bf00      	nop
 8000970:	3714      	adds	r7, #20
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	58024400 	.word	0x58024400

08000980 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000988:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <LL_FLASH_SetLatency+0x24>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f023 020f 	bic.w	r2, r3, #15
 8000990:	4904      	ldr	r1, [pc, #16]	@ (80009a4 <LL_FLASH_SetLatency+0x24>)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4313      	orrs	r3, r2
 8000996:	600b      	str	r3, [r1, #0]
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr
 80009a4:	52002000 	.word	0x52002000

080009a8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_5
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80009ac:	4b04      	ldr	r3, [pc, #16]	@ (80009c0 <LL_FLASH_GetLatency+0x18>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f003 030f 	and.w	r3, r3, #15
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	52002000 	.word	0x52002000

080009c4 <LL_MPU_Enable>:
  *         @arg @ref LL_MPU_CTRL_PRIVILEGED_DEFAULT
  *         @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF
  * @retval None
  */
__STATIC_INLINE void LL_MPU_Enable(uint32_t Options)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Enable the MPU*/
  WRITE_REG(MPU->CTRL, (MPU_CTRL_ENABLE_Msk | Options));
 80009cc:	4a08      	ldr	r2, [pc, #32]	@ (80009f0 <LL_MPU_Enable+0x2c>)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6053      	str	r3, [r2, #4]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009d6:	f3bf 8f4f 	dsb	sy
}
 80009da:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009dc:	f3bf 8f6f 	isb	sy
}
 80009e0:	bf00      	nop
  /* Ensure MPU settings take effects */
  __DSB();
  /* Sequence instruction fetches using update settings */
  __ISB();
}
 80009e2:	bf00      	nop
 80009e4:	370c      	adds	r7, #12
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	e000ed90 	.word	0xe000ed90

080009f4 <LL_MPU_Disable>:
  * @brief  Disable MPU
  * @rmtoll MPU_CTRL     ENABLE        LL_MPU_Disable
  * @retval None
  */
__STATIC_INLINE void LL_MPU_Disable(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80009f8:	f3bf 8f5f 	dmb	sy
}
 80009fc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();
  /* Disable MPU*/
  WRITE_REG(MPU->CTRL, 0U);
 80009fe:	4b04      	ldr	r3, [pc, #16]	@ (8000a10 <LL_MPU_Disable+0x1c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	605a      	str	r2, [r3, #4]
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	e000ed90 	.word	0xe000ed90

08000a14 <LL_MPU_ConfigRegion>:
  *         @arg @ref LL_MPU_ACCESS_BUFFERABLE or @ref LL_MPU_ACCESS_NOT_BUFFERABLE
  * @note   For cortex-M4 only 8 regions are available i.e only values from LL_MPU_REGION_NUMBER0 to LL_MPU_REGION_NUMBER7 are possible.
  * @retval None
  */
__STATIC_INLINE void LL_MPU_ConfigRegion(uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
 8000a20:	603b      	str	r3, [r7, #0]
  /* Set Region number */
  WRITE_REG(MPU->RNR, Region);
 8000a22:	4a0b      	ldr	r2, [pc, #44]	@ (8000a50 <LL_MPU_ConfigRegion+0x3c>)
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	6093      	str	r3, [r2, #8]
  /* Set base address */
  WRITE_REG(MPU->RBAR, (Address & 0xFFFFFFE0U));
 8000a28:	4a09      	ldr	r2, [pc, #36]	@ (8000a50 <LL_MPU_ConfigRegion+0x3c>)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	f023 031f 	bic.w	r3, r3, #31
 8000a30:	60d3      	str	r3, [r2, #12]
  /* Configure MPU */
  WRITE_REG(MPU->RASR, (MPU_RASR_ENABLE_Msk | Attributes | (SubRegionDisable << MPU_RASR_SRD_Pos)));
 8000a32:	68bb      	ldr	r3, [r7, #8]
 8000a34:	021a      	lsls	r2, r3, #8
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	4a05      	ldr	r2, [pc, #20]	@ (8000a50 <LL_MPU_ConfigRegion+0x3c>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	6113      	str	r3, [r2, #16]
}
 8000a42:	bf00      	nop
 8000a44:	3714      	adds	r7, #20
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	e000ed90 	.word	0xe000ed90

08000a54 <LL_PWR_ConfigSupply>:
  *         @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT
  *         @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, (PWR_CR3_SMPSLEVEL | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource);
 8000a5c:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <LL_PWR_ConfigSupply+0x24>)
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8000a64:	4904      	ldr	r1, [pc, #16]	@ (8000a78 <LL_PWR_ConfigSupply+0x24>)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	60cb      	str	r3, [r1, #12]
}
 8000a6c:	bf00      	nop
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	58024800 	.word	0x58024800

08000a7c <LL_PWR_SetRegulVoltageScaling>:
  * @note   For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, VOS0
  *         is applied when PWR_D3CR_VOS[1:0] = 0b11 and  SYSCFG_PWRCR_ODEN = 0b1.
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
#if defined (PWR_CPUCR_PDDS_D2)
  MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling);
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000a8c:	4904      	ldr	r1, [pc, #16]	@ (8000aa0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling);
#endif /* PWR_CPUCR_PDDS_D2 */
}
 8000a94:	bf00      	nop
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	58024800 	.word	0x58024800

08000aa4 <LL_PWR_IsActiveFlag_VOS>:
  *         or if its output voltage is still changing to the required voltage level
  * @rmtoll D3CR   VOSRDY       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
#if defined (PWR_CPUCR_PDDS_D2)
  return ((READ_BIT(PWR->D3CR, PWR_D3CR_VOSRDY) == (PWR_D3CR_VOSRDY)) ? 1UL : 0UL);
 8000aa8:	4b07      	ldr	r3, [pc, #28]	@ (8000ac8 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ab0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ab4:	d101      	bne.n	8000aba <LL_PWR_IsActiveFlag_VOS+0x16>
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e000      	b.n	8000abc <LL_PWR_IsActiveFlag_VOS+0x18>
 8000aba:	2300      	movs	r3, #0
#else
  return ((READ_BIT(PWR->SRDCR, PWR_SRDCR_VOSRDY) == (PWR_SRDCR_VOSRDY)) ? 1UL : 0UL);
#endif /* PWR_CPUCR_PDDS_D2 */
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	58024800 	.word	0x58024800

08000acc <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f043 0201 	orr.w	r2, r3, #1
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	601a      	str	r2, [r3, #0]
}
 8000ae0:	bf00      	nop
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	601a      	str	r2, [r3, #0]
}
 8000b00:	bf00      	nop
 8000b02:	370c      	adds	r7, #12
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr

08000b0c <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b089      	sub	sp, #36	@ 0x24
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	3308      	adds	r3, #8
 8000b1a:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	e853 3f00 	ldrex	r3, [r3]
 8000b22:	60bb      	str	r3, [r7, #8]
   return(result);
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	075b      	lsls	r3, r3, #29
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	61fb      	str	r3, [r7, #28]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	3308      	adds	r3, #8
 8000b36:	69fa      	ldr	r2, [r7, #28]
 8000b38:	61ba      	str	r2, [r7, #24]
 8000b3a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000b3c:	6979      	ldr	r1, [r7, #20]
 8000b3e:	69ba      	ldr	r2, [r7, #24]
 8000b40:	e841 2300 	strex	r3, r2, [r1]
 8000b44:	613b      	str	r3, [r7, #16]
   return(result);
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d1e4      	bne.n	8000b16 <LL_USART_SetTXFIFOThreshold+0xa>
}
 8000b4c:	bf00      	nop
 8000b4e:	bf00      	nop
 8000b50:	3724      	adds	r7, #36	@ 0x24
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr

08000b5a <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	b089      	sub	sp, #36	@ 0x24
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	6078      	str	r0, [r7, #4]
 8000b62:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	3308      	adds	r3, #8
 8000b68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	e853 3f00 	ldrex	r3, [r3]
 8000b70:	60bb      	str	r3, [r7, #8]
   return(result);
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	065b      	lsls	r3, r3, #25
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	61fb      	str	r3, [r7, #28]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	3308      	adds	r3, #8
 8000b84:	69fa      	ldr	r2, [r7, #28]
 8000b86:	61ba      	str	r2, [r7, #24]
 8000b88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000b8a:	6979      	ldr	r1, [r7, #20]
 8000b8c:	69ba      	ldr	r2, [r7, #24]
 8000b8e:	e841 2300 	strex	r3, r2, [r1]
 8000b92:	613b      	str	r3, [r7, #16]
   return(result);
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d1e4      	bne.n	8000b64 <LL_USART_SetRXFIFOThreshold+0xa>
}
 8000b9a:	bf00      	nop
 8000b9c:	bf00      	nop
 8000b9e:	3724      	adds	r7, #36	@ 0x24
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	689b      	ldr	r3, [r3, #8]
 8000bc0:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	69db      	ldr	r3, [r3, #28]
 8000be0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000be4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8000be8:	d101      	bne.n	8000bee <LL_USART_IsActiveFlag_TEACK+0x1a>
 8000bea:	2301      	movs	r3, #1
 8000bec:	e000      	b.n	8000bf0 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8000bee:	2300      	movs	r3, #0
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	69db      	ldr	r3, [r3, #28]
 8000c08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000c10:	d101      	bne.n	8000c16 <LL_USART_IsActiveFlag_REACK+0x1a>
 8000c12:	2301      	movs	r3, #1
 8000c14:	e000      	b.n	8000c18 <LL_USART_IsActiveFlag_REACK+0x1c>
 8000c16:	2300      	movs	r3, #0
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	683a      	ldr	r2, [r7, #0]
 8000c32:	619a      	str	r2, [r3, #24]
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	041a      	lsls	r2, r3, #16
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	619a      	str	r2, [r3, #24]
}
 8000c52:	bf00      	nop
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
	...

08000c60 <csp_conf_get_defaults>:
} csp_conf_t;

/**
   Get default CSP configuration.
*/
static inline void csp_conf_get_defaults(csp_conf_t * conf) {
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	conf->address = 1;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	701a      	strb	r2, [r3, #0]
	conf->hostname = "hostname";
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a13      	ldr	r2, [pc, #76]	@ (8000cc0 <csp_conf_get_defaults+0x60>)
 8000c72:	605a      	str	r2, [r3, #4]
	conf->model = "model";
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	4a13      	ldr	r2, [pc, #76]	@ (8000cc4 <csp_conf_get_defaults+0x64>)
 8000c78:	609a      	str	r2, [r3, #8]
	conf->revision = "resvision";
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4a12      	ldr	r2, [pc, #72]	@ (8000cc8 <csp_conf_get_defaults+0x68>)
 8000c7e:	60da      	str	r2, [r3, #12]
	conf->conn_max = 10;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	220a      	movs	r2, #10
 8000c84:	741a      	strb	r2, [r3, #16]
	conf->conn_queue_length = 10;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	220a      	movs	r2, #10
 8000c8a:	745a      	strb	r2, [r3, #17]
	conf->fifo_length = 25;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2219      	movs	r2, #25
 8000c90:	749a      	strb	r2, [r3, #18]
	conf->port_max_bind = 24;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2218      	movs	r2, #24
 8000c96:	74da      	strb	r2, [r3, #19]
	conf->rdp_max_window = 20;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2214      	movs	r2, #20
 8000c9c:	751a      	strb	r2, [r3, #20]
	conf->buffers = 10;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	220a      	movs	r2, #10
 8000ca2:	82da      	strh	r2, [r3, #22]
	conf->buffer_data_size = 256;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000caa:	831a      	strh	r2, [r3, #24]
	conf->conn_dfl_so = CSP_O_NONE;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	61da      	str	r2, [r3, #28]
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	0800b494 	.word	0x0800b494
 8000cc4:	0800b4a0 	.word	0x0800b4a0
 8000cc8:	0800b4a8 	.word	0x0800b4a8

08000ccc <csp_tx_task>:

FDCAN_TxHeaderTypeDef txHeader;
uint8_t txData[8];
uint32_t txBufferIndex = 0;

void csp_tx_task(void *argument) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b088      	sub	sp, #32
 8000cd0:	af02      	add	r7, sp, #8
 8000cd2:	6078      	str	r0, [r7, #4]

	const char *msg = "Hello world";
 8000cd4:	4b23      	ldr	r3, [pc, #140]	@ (8000d64 <csp_tx_task+0x98>)
 8000cd6:	617b      	str	r3, [r7, #20]
	for(;;)
	{
		csp_conn_t *conn = csp_connect(CSP_PRIO_NORM, 3, 8, 1000, CSP_O_NONE);
 8000cd8:	2300      	movs	r3, #0
 8000cda:	9300      	str	r3, [sp, #0]
 8000cdc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ce0:	2208      	movs	r2, #8
 8000ce2:	2103      	movs	r1, #3
 8000ce4:	2002      	movs	r0, #2
 8000ce6:	f001 fa2b 	bl	8002140 <csp_connect>
 8000cea:	6138      	str	r0, [r7, #16]
		if (conn == NULL) {
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d104      	bne.n	8000cfc <csp_tx_task+0x30>
			vTaskDelay(1000);
 8000cf2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cf6:	f004 fa3d 	bl	8005174 <vTaskDelay>
			continue;
 8000cfa:	e032      	b.n	8000d62 <csp_tx_task+0x96>
		}

		/* Cp packet v copy payload */
		size_t len = strlen(msg) + 1;
 8000cfc:	6978      	ldr	r0, [r7, #20]
 8000cfe:	f7ff faef 	bl	80002e0 <strlen>
 8000d02:	4603      	mov	r3, r0
 8000d04:	3301      	adds	r3, #1
 8000d06:	60fb      	str	r3, [r7, #12]
		csp_packet_t *pkt = csp_buffer_get(len);
 8000d08:	68f8      	ldr	r0, [r7, #12]
 8000d0a:	f000 fe75 	bl	80019f8 <csp_buffer_get>
 8000d0e:	60b8      	str	r0, [r7, #8]
		if (pkt == NULL) {
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d107      	bne.n	8000d26 <csp_tx_task+0x5a>
			csp_close(conn);
 8000d16:	6938      	ldr	r0, [r7, #16]
 8000d18:	f001 f9ad 	bl	8002076 <csp_close>
			vTaskDelay(1000);
 8000d1c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d20:	f004 fa28 	bl	8005174 <vTaskDelay>
			continue;
 8000d24:	e01d      	b.n	8000d62 <csp_tx_task+0x96>
		}

		memcpy(pkt->data, msg, len);
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	3310      	adds	r3, #16
 8000d2a:	68fa      	ldr	r2, [r7, #12]
 8000d2c:	6979      	ldr	r1, [r7, #20]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f009 fe0b 	bl	800a94a <memcpy>
		pkt->length = len;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	815a      	strh	r2, [r3, #10]

		/* Gi packet, nu li th phi free buffer */
		if (csp_send(conn, pkt, 1000 /*ms*/) != CSP_ERR_NONE) {
 8000d3c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d40:	68b9      	ldr	r1, [r7, #8]
 8000d42:	6938      	ldr	r0, [r7, #16]
 8000d44:	f001 fe08 	bl	8002958 <csp_send>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d002      	beq.n	8000d54 <csp_tx_task+0x88>
			csp_buffer_free(pkt);
 8000d4e:	68b8      	ldr	r0, [r7, #8]
 8000d50:	f000 feee 	bl	8001b30 <csp_buffer_free>
		}

		/* ng kt ni */
		csp_close(conn);
 8000d54:	6938      	ldr	r0, [r7, #16]
 8000d56:	f001 f98e 	bl	8002076 <csp_close>

		vTaskDelay(1000);
 8000d5a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d5e:	f004 fa09 	bl	8005174 <vTaskDelay>
	{
 8000d62:	e7b9      	b.n	8000cd8 <csp_tx_task+0xc>
 8000d64:	0800b4b4 	.word	0x0800b4b4

08000d68 <csp_rx_task>:
	}
}

void csp_rx_task(void *argument) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	/* Create socket with no specific socket options, e.g. accepts CRC32, HMAC, XTEA, etc. if enabled during compilation */
	csp_socket_t *sock = csp_socket(CSP_SO_NONE);
 8000d70:	2000      	movs	r0, #0
 8000d72:	f001 fc3b 	bl	80025ec <csp_socket>
 8000d76:	6178      	str	r0, [r7, #20]

	/* Bind socket to all ports, e.g. all incoming connections will be handled here */
	csp_bind(sock, CSP_ANY);
 8000d78:	21ff      	movs	r1, #255	@ 0xff
 8000d7a:	6978      	ldr	r0, [r7, #20]
 8000d7c:	f001 fe9e 	bl	8002abc <csp_bind>

	/* Create a backlog of 10 connections, i.e. up to 10 new connections can be queued */
	csp_listen(sock, 10);
 8000d80:	210a      	movs	r1, #10
 8000d82:	6978      	ldr	r0, [r7, #20]
 8000d84:	f001 fe74 	bl	8002a70 <csp_listen>

	/* Wait for connections and then process packets on the connection */
	while (1) {
		/* Wait for a new connection, 10000 mS timeout */
		csp_conn_t *conn;
		if ((conn = csp_accept(sock, 10000)) == NULL) {
 8000d88:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000d8c:	6978      	ldr	r0, [r7, #20]
 8000d8e:	f001 fcb7 	bl	8002700 <csp_accept>
 8000d92:	6138      	str	r0, [r7, #16]
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d040      	beq.n	8000e1c <csp_rx_task+0xb4>
			continue;
		}

		/* Read packets on connection, timout is 100 mS */
		csp_packet_t *packet;
		while ((packet = csp_read(conn, 100)) != NULL) {
 8000d9a:	e030      	b.n	8000dfe <csp_rx_task+0x96>
			switch (csp_conn_dport(conn)) {
 8000d9c:	6938      	ldr	r0, [r7, #16]
 8000d9e:	f001 facf 	bl	8002340 <csp_conn_dport>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b08      	cmp	r3, #8
 8000da6:	d002      	beq.n	8000dae <csp_rx_task+0x46>
 8000da8:	2b0a      	cmp	r3, #10
 8000daa:	d014      	beq.n	8000dd6 <csp_rx_task+0x6e>
				break;

			default:
				/* Call the default CSP service handler, handle pings, buffer use, etc. */
//				csp_service_handler(conn, packet);
				break;
 8000dac:	e027      	b.n	8000dfe <csp_rx_task+0x96>
				csp_log_info("Packet received on MY_SERVER_PORT: %s", (char *) packet->data);
 8000dae:	4b1c      	ldr	r3, [pc, #112]	@ (8000e20 <csp_rx_task+0xb8>)
 8000db0:	789b      	ldrb	r3, [r3, #2]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d006      	beq.n	8000dc4 <csp_rx_task+0x5c>
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	3310      	adds	r3, #16
 8000dba:	461a      	mov	r2, r3
 8000dbc:	4919      	ldr	r1, [pc, #100]	@ (8000e24 <csp_rx_task+0xbc>)
 8000dbe:	2002      	movs	r0, #2
 8000dc0:	f001 face 	bl	8002360 <do_csp_debug>
				csp_buffer_free(packet);
 8000dc4:	68f8      	ldr	r0, [r7, #12]
 8000dc6:	f000 feb3 	bl	8001b30 <csp_buffer_free>
				++server_received;
 8000dca:	4b17      	ldr	r3, [pc, #92]	@ (8000e28 <csp_rx_task+0xc0>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	4a15      	ldr	r2, [pc, #84]	@ (8000e28 <csp_rx_task+0xc0>)
 8000dd2:	6013      	str	r3, [r2, #0]
				break;
 8000dd4:	e013      	b.n	8000dfe <csp_rx_task+0x96>
				csp_log_info("Packet received on MY_SERVER_PORT: %s", (char *) packet->data);
 8000dd6:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <csp_rx_task+0xb8>)
 8000dd8:	789b      	ldrb	r3, [r3, #2]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d006      	beq.n	8000dec <csp_rx_task+0x84>
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	3310      	adds	r3, #16
 8000de2:	461a      	mov	r2, r3
 8000de4:	490f      	ldr	r1, [pc, #60]	@ (8000e24 <csp_rx_task+0xbc>)
 8000de6:	2002      	movs	r0, #2
 8000de8:	f001 faba 	bl	8002360 <do_csp_debug>
				csp_buffer_free(packet);
 8000dec:	68f8      	ldr	r0, [r7, #12]
 8000dee:	f000 fe9f 	bl	8001b30 <csp_buffer_free>
				++server_received;
 8000df2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e28 <csp_rx_task+0xc0>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	3301      	adds	r3, #1
 8000df8:	4a0b      	ldr	r2, [pc, #44]	@ (8000e28 <csp_rx_task+0xc0>)
 8000dfa:	6013      	str	r3, [r2, #0]
				break;
 8000dfc:	bf00      	nop
		while ((packet = csp_read(conn, 100)) != NULL) {
 8000dfe:	2164      	movs	r1, #100	@ 0x64
 8000e00:	6938      	ldr	r0, [r7, #16]
 8000e02:	f001 fc9f 	bl	8002744 <csp_read>
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1c6      	bne.n	8000d9c <csp_rx_task+0x34>
			}
		}
		/* Close current connection */
		csp_close(conn);
 8000e0e:	6938      	ldr	r0, [r7, #16]
 8000e10:	f001 f931 	bl	8002076 <csp_close>

		vTaskDelay(100);
 8000e14:	2064      	movs	r0, #100	@ 0x64
 8000e16:	f004 f9ad 	bl	8005174 <vTaskDelay>
 8000e1a:	e7b5      	b.n	8000d88 <csp_rx_task+0x20>
			continue;
 8000e1c:	bf00      	nop
	while (1) {
 8000e1e:	e7b3      	b.n	8000d88 <csp_rx_task+0x20>
 8000e20:	24000008 	.word	0x24000008
 8000e24:	0800b4c0 	.word	0x0800b4c0
 8000e28:	24000174 	.word	0x24000174

08000e2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af02      	add	r7, sp, #8
  int32_t timeout;
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000e32:	f000 f9bd 	bl	80011b0 <MPU_Config>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e36:	f006 fa91 	bl	800735c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e3a:	f000 f847 	bl	8000ecc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e3e:	f000 f98b 	bl	8001158 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000e42:	f000 f91b 	bl	800107c <MX_USART1_UART_Init>
  MX_FDCAN1_Init();
 8000e46:	f000 f8b5 	bl	8000fb4 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  LL_GPIO_SetOutputPin(SERIAL_ENA_GPIO_Port, SERIAL_ENA_Pin);
 8000e4a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e4e:	4818      	ldr	r0, [pc, #96]	@ (8000eb0 <main+0x84>)
 8000e50:	f7ff fee8 	bl	8000c24 <LL_GPIO_SetOutputPin>

  /*CSP INIT*/
  csp_conf_get_defaults(&csp_conf);
 8000e54:	4817      	ldr	r0, [pc, #92]	@ (8000eb4 <main+0x88>)
 8000e56:	f7ff ff03 	bl	8000c60 <csp_conf_get_defaults>
  csp_init(&csp_conf);
 8000e5a:	4816      	ldr	r0, [pc, #88]	@ (8000eb4 <main+0x88>)
 8000e5c:	f001 fb82 	bl	8002564 <csp_init>

  /*CSP INTERFACE INIT*/
  can_csp_init();
 8000e60:	f002 f9d4 	bl	800320c <can_csp_init>
  csp_route_start_task(500, 6);
 8000e64:	2106      	movs	r1, #6
 8000e66:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e6a:	f002 f975 	bl	8003158 <csp_route_start_task>
  csp_rtable_set(3, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000e6e:	23ff      	movs	r3, #255	@ 0xff
 8000e70:	4a11      	ldr	r2, [pc, #68]	@ (8000eb8 <main+0x8c>)
 8000e72:	2105      	movs	r1, #5
 8000e74:	2003      	movs	r0, #3
 8000e76:	f002 fd8d 	bl	8003994 <csp_rtable_set>


  xTaskCreate(csp_tx_task, "csp_can_tx", configMINIMAL_STACK_SIZE * 10, NULL, configMAX_PRIORITIES - 3U, NULL);
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	9301      	str	r3, [sp, #4]
 8000e7e:	2304      	movs	r3, #4
 8000e80:	9300      	str	r3, [sp, #0]
 8000e82:	2300      	movs	r3, #0
 8000e84:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000e88:	490c      	ldr	r1, [pc, #48]	@ (8000ebc <main+0x90>)
 8000e8a:	480d      	ldr	r0, [pc, #52]	@ (8000ec0 <main+0x94>)
 8000e8c:	f004 f823 	bl	8004ed6 <xTaskCreate>
  xTaskCreate(csp_rx_task, "csp_can_rx", configMINIMAL_STACK_SIZE * 10, NULL, configMAX_PRIORITIES - 1, NULL);
 8000e90:	2300      	movs	r3, #0
 8000e92:	9301      	str	r3, [sp, #4]
 8000e94:	2306      	movs	r3, #6
 8000e96:	9300      	str	r3, [sp, #0]
 8000e98:	2300      	movs	r3, #0
 8000e9a:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000e9e:	4909      	ldr	r1, [pc, #36]	@ (8000ec4 <main+0x98>)
 8000ea0:	4809      	ldr	r0, [pc, #36]	@ (8000ec8 <main+0x9c>)
 8000ea2:	f004 f818 	bl	8004ed6 <xTaskCreate>
  vTaskStartScheduler();
 8000ea6:	f004 fa05 	bl	80052b4 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000eaa:	bf00      	nop
 8000eac:	e7fd      	b.n	8000eaa <main+0x7e>
 8000eae:	bf00      	nop
 8000eb0:	58020c00 	.word	0x58020c00
 8000eb4:	240001a4 	.word	0x240001a4
 8000eb8:	240001d4 	.word	0x240001d4
 8000ebc:	0800b4e8 	.word	0x0800b4e8
 8000ec0:	08000ccd 	.word	0x08000ccd
 8000ec4:	0800b4f4 	.word	0x0800b4f4
 8000ec8:	08000d69 	.word	0x08000d69

08000ecc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000ed0:	2002      	movs	r0, #2
 8000ed2:	f7ff fd55 	bl	8000980 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000ed6:	bf00      	nop
 8000ed8:	f7ff fd66 	bl	80009a8 <LL_FLASH_GetLatency>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d1fa      	bne.n	8000ed8 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_ConfigSupply(LL_PWR_LDO_SUPPLY);
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	f7ff fdb6 	bl	8000a54 <LL_PWR_ConfigSupply>
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 8000ee8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000eec:	f7ff fdc6 	bl	8000a7c <LL_PWR_SetRegulVoltageScaling>
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8000ef0:	bf00      	nop
 8000ef2:	f7ff fdd7 	bl	8000aa4 <LL_PWR_IsActiveFlag_VOS>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d0fa      	beq.n	8000ef2 <SystemClock_Config+0x26>
  {
  }
  LL_RCC_HSE_Enable();
 8000efc:	f7ff fb10 	bl	8000520 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8000f00:	bf00      	nop
 8000f02:	f7ff fb1d 	bl	8000540 <LL_RCC_HSE_IsReady>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d1fa      	bne.n	8000f02 <SystemClock_Config+0x36>
  {

  }
  LL_RCC_PLL_SetSource(LL_RCC_PLLSOURCE_HSE);
 8000f0c:	2002      	movs	r0, #2
 8000f0e:	f7ff fbfb 	bl	8000708 <LL_RCC_PLL_SetSource>
  LL_RCC_PLL1P_Enable();
 8000f12:	f7ff fc31 	bl	8000778 <LL_RCC_PLL1P_Enable>
  LL_RCC_PLL1Q_Enable();
 8000f16:	f7ff fc3f 	bl	8000798 <LL_RCC_PLL1Q_Enable>
  LL_RCC_PLL1R_Enable();
 8000f1a:	f7ff fc4d 	bl	80007b8 <LL_RCC_PLL1R_Enable>
  LL_RCC_PLL1_SetVCOInputRange(LL_RCC_PLLINPUTRANGE_8_16);
 8000f1e:	2003      	movs	r0, #3
 8000f20:	f7ff fc70 	bl	8000804 <LL_RCC_PLL1_SetVCOInputRange>
  LL_RCC_PLL1_SetVCOOutputRange(LL_RCC_PLLVCORANGE_WIDE);
 8000f24:	2000      	movs	r0, #0
 8000f26:	f7ff fc57 	bl	80007d8 <LL_RCC_PLL1_SetVCOOutputRange>
  LL_RCC_PLL1_SetM(2);
 8000f2a:	2002      	movs	r0, #2
 8000f2c:	f7ff fc98 	bl	8000860 <LL_RCC_PLL1_SetM>
  LL_RCC_PLL1_SetN(16);
 8000f30:	2010      	movs	r0, #16
 8000f32:	f7ff fc7d 	bl	8000830 <LL_RCC_PLL1_SetN>
  LL_RCC_PLL1_SetP(2);
 8000f36:	2002      	movs	r0, #2
 8000f38:	f7ff fca8 	bl	800088c <LL_RCC_PLL1_SetP>
  LL_RCC_PLL1_SetQ(4);
 8000f3c:	2004      	movs	r0, #4
 8000f3e:	f7ff fcbb 	bl	80008b8 <LL_RCC_PLL1_SetQ>
  LL_RCC_PLL1_SetR(2);
 8000f42:	2002      	movs	r0, #2
 8000f44:	f7ff fcce 	bl	80008e4 <LL_RCC_PLL1_SetR>
  LL_RCC_PLL1_Enable();
 8000f48:	f7ff fbf2 	bl	8000730 <LL_RCC_PLL1_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL1_IsReady() != 1)
 8000f4c:	bf00      	nop
 8000f4e:	f7ff fbff 	bl	8000750 <LL_RCC_PLL1_IsReady>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d1fa      	bne.n	8000f4e <SystemClock_Config+0x82>
  {
  }

   /* Intermediate AHB prescaler 2 when target frequency clock is higher than 80 MHz */
   LL_RCC_SetAHBPrescaler(LL_RCC_AHB_DIV_2);
 8000f58:	2008      	movs	r0, #8
 8000f5a:	f7ff fb3b 	bl	80005d4 <LL_RCC_SetAHBPrescaler>

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL1);
 8000f5e:	2003      	movs	r0, #3
 8000f60:	f7ff fb02 	bl	8000568 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL1)
 8000f64:	bf00      	nop
 8000f66:	f7ff fb13 	bl	8000590 <LL_RCC_GetSysClkSource>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b18      	cmp	r3, #24
 8000f6e:	d1fa      	bne.n	8000f66 <SystemClock_Config+0x9a>
  {

  }
  LL_RCC_SetSysPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000f70:	2000      	movs	r0, #0
 8000f72:	f7ff fb1b 	bl	80005ac <LL_RCC_SetSysPrescaler>
  LL_RCC_SetAHBPrescaler(LL_RCC_AHB_DIV_1);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f7ff fb2c 	bl	80005d4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	f7ff fb3d 	bl	80005fc <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8000f82:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f86:	f7ff fb4d 	bl	8000624 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetAPB3Prescaler(LL_RCC_APB3_DIV_1);
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f7ff fb5e 	bl	800064c <LL_RCC_SetAPB3Prescaler>
  LL_RCC_SetAPB4Prescaler(LL_RCC_APB4_DIV_1);
 8000f90:	2000      	movs	r0, #0
 8000f92:	f7ff fb6f 	bl	8000674 <LL_RCC_SetAPB4Prescaler>
  LL_SetSystemCoreClock(100000000);
 8000f96:	4806      	ldr	r0, [pc, #24]	@ (8000fb0 <SystemClock_Config+0xe4>)
 8000f98:	f009 f9ac 	bl	800a2f4 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000f9c:	200f      	movs	r0, #15
 8000f9e:	f006 fa19 	bl	80073d4 <HAL_InitTick>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8000fa8:	f000 f914 	bl	80011d4 <Error_Handler>
  }
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	05f5e100 	.word	0x05f5e100

08000fb4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000fb8:	4b2e      	ldr	r3, [pc, #184]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000fba:	4a2f      	ldr	r2, [pc, #188]	@ (8001078 <MX_FDCAN1_Init+0xc4>)
 8000fbc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000fbe:	4b2d      	ldr	r3, [pc, #180]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000fca:	4b2a      	ldr	r3, [pc, #168]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000fd0:	4b28      	ldr	r3, [pc, #160]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000fd6:	4b27      	ldr	r3, [pc, #156]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 10;
 8000fdc:	4b25      	ldr	r3, [pc, #148]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000fde:	220a      	movs	r2, #10
 8000fe0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000fe2:	4b24      	ldr	r3, [pc, #144]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 8;
 8000fe8:	4b22      	ldr	r3, [pc, #136]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000fea:	2208      	movs	r2, #8
 8000fec:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000fee:	4b21      	ldr	r3, [pc, #132]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000ff4:	4b1f      	ldr	r3, [pc, #124]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001000:	4b1c      	ldr	r3, [pc, #112]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001002:	2201      	movs	r2, #1
 8001004:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001006:	4b1b      	ldr	r3, [pc, #108]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001008:	2201      	movs	r2, #1
 800100a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800100c:	4b19      	ldr	r3, [pc, #100]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 800100e:	2200      	movs	r2, #0
 8001010:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8001012:	4b18      	ldr	r3, [pc, #96]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001014:	2201      	movs	r2, #1
 8001016:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001018:	4b16      	ldr	r3, [pc, #88]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 800101a:	2200      	movs	r2, #0
 800101c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 800101e:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001020:	2208      	movs	r2, #8
 8001022:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001024:	4b13      	ldr	r3, [pc, #76]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001026:	2204      	movs	r2, #4
 8001028:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800102a:	4b12      	ldr	r3, [pc, #72]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 800102c:	2200      	movs	r2, #0
 800102e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001030:	4b10      	ldr	r3, [pc, #64]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001032:	2204      	movs	r2, #4
 8001034:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8001036:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001038:	2200      	movs	r2, #0
 800103a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800103c:	4b0d      	ldr	r3, [pc, #52]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 800103e:	2204      	movs	r2, #4
 8001040:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001042:	4b0c      	ldr	r3, [pc, #48]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001044:	2200      	movs	r2, #0
 8001046:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001048:	4b0a      	ldr	r3, [pc, #40]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 800104a:	2200      	movs	r2, #0
 800104c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 800104e:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001050:	2208      	movs	r2, #8
 8001052:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001054:	4b07      	ldr	r3, [pc, #28]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001056:	2200      	movs	r2, #0
 8001058:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800105a:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 800105c:	2204      	movs	r2, #4
 800105e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001060:	4804      	ldr	r0, [pc, #16]	@ (8001074 <MX_FDCAN1_Init+0xc0>)
 8001062:	f006 fb1d 	bl	80076a0 <HAL_FDCAN_Init>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 800106c:	f000 f8b2 	bl	80011d4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001070:	bf00      	nop
 8001072:	bd80      	pop	{r7, pc}
 8001074:	240000d4 	.word	0x240000d4
 8001078:	4000a000 	.word	0x4000a000

0800107c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08e      	sub	sp, #56	@ 0x38
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001082:	f107 0318 	add.w	r3, r7, #24
 8001086:	2220      	movs	r2, #32
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f009 fbc2 	bl	800a814 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	463b      	mov	r3, r7
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]
 800109e:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART16_CLKSOURCE_PCLK2);
 80010a0:	482a      	ldr	r0, [pc, #168]	@ (800114c <MX_USART1_UART_Init+0xd0>)
 80010a2:	f7ff fb25 	bl	80006f0 <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80010a6:	2010      	movs	r0, #16
 80010a8:	f7ff fc4e 	bl	8000948 <LL_APB2_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 80010ac:	2001      	movs	r0, #1
 80010ae:	f7ff fc2f 	bl	8000910 <LL_AHB4_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 80010b2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80010b6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80010b8:	2302      	movs	r3, #2
 80010ba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80010bc:	2300      	movs	r3, #0
 80010be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010c4:	2300      	movs	r3, #0
 80010c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80010c8:	2307      	movs	r3, #7
 80010ca:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010cc:	463b      	mov	r3, r7
 80010ce:	4619      	mov	r1, r3
 80010d0:	481f      	ldr	r0, [pc, #124]	@ (8001150 <MX_USART1_UART_Init+0xd4>)
 80010d2:	f008 f8b7 	bl	8009244 <LL_GPIO_Init>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 80010da:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80010de:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80010e8:	2300      	movs	r3, #0
 80010ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80010ec:	230c      	movs	r3, #12
 80010ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80010f0:	2300      	movs	r3, #0
 80010f2:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80010f4:	2300      	movs	r3, #0
 80010f6:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 80010f8:	f107 0318 	add.w	r3, r7, #24
 80010fc:	4619      	mov	r1, r3
 80010fe:	4815      	ldr	r0, [pc, #84]	@ (8001154 <MX_USART1_UART_Init+0xd8>)
 8001100:	f009 f84e 	bl	800a1a0 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8001104:	2100      	movs	r1, #0
 8001106:	4813      	ldr	r0, [pc, #76]	@ (8001154 <MX_USART1_UART_Init+0xd8>)
 8001108:	f7ff fd00 	bl	8000b0c <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 800110c:	2100      	movs	r1, #0
 800110e:	4811      	ldr	r0, [pc, #68]	@ (8001154 <MX_USART1_UART_Init+0xd8>)
 8001110:	f7ff fd23 	bl	8000b5a <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8001114:	480f      	ldr	r0, [pc, #60]	@ (8001154 <MX_USART1_UART_Init+0xd8>)
 8001116:	f7ff fce9 	bl	8000aec <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 800111a:	480e      	ldr	r0, [pc, #56]	@ (8001154 <MX_USART1_UART_Init+0xd8>)
 800111c:	f7ff fd44 	bl	8000ba8 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 8001120:	480c      	ldr	r0, [pc, #48]	@ (8001154 <MX_USART1_UART_Init+0xd8>)
 8001122:	f7ff fcd3 	bl	8000acc <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 8001126:	bf00      	nop
 8001128:	480a      	ldr	r0, [pc, #40]	@ (8001154 <MX_USART1_UART_Init+0xd8>)
 800112a:	f7ff fd53 	bl	8000bd4 <LL_USART_IsActiveFlag_TEACK>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d0f9      	beq.n	8001128 <MX_USART1_UART_Init+0xac>
 8001134:	4807      	ldr	r0, [pc, #28]	@ (8001154 <MX_USART1_UART_Init+0xd8>)
 8001136:	f7ff fd61 	bl	8000bfc <LL_USART_IsActiveFlag_REACK>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d0f3      	beq.n	8001128 <MX_USART1_UART_Init+0xac>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001140:	bf00      	nop
 8001142:	bf00      	nop
 8001144:	3738      	adds	r7, #56	@ 0x38
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	07000308 	.word	0x07000308
 8001150:	58020000 	.word	0x58020000
 8001154:	40011000 	.word	0x40011000

08001158 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115e:	463b      	mov	r3, r7
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
 800116c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 800116e:	2008      	movs	r0, #8
 8001170:	f7ff fbce 	bl	8000910 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff fbcb 	bl	8000910 <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SERIAL_ENA_GPIO_Port, SERIAL_ENA_Pin);
 800117a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800117e:	480b      	ldr	r0, [pc, #44]	@ (80011ac <MX_GPIO_Init+0x54>)
 8001180:	f7ff fd5e 	bl	8000c40 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SERIAL_ENA_Pin;
 8001184:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001188:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800118a:	2301      	movs	r3, #1
 800118c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001196:	2300      	movs	r3, #0
 8001198:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SERIAL_ENA_GPIO_Port, &GPIO_InitStruct);
 800119a:	463b      	mov	r3, r7
 800119c:	4619      	mov	r1, r3
 800119e:	4803      	ldr	r0, [pc, #12]	@ (80011ac <MX_GPIO_Init+0x54>)
 80011a0:	f008 f850 	bl	8009244 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011a4:	bf00      	nop
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	58020c00 	.word	0x58020c00

080011b0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0

  /* Disables the MPU */
  LL_MPU_Disable();
 80011b4:	f7ff fc1e 	bl	80009f4 <LL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  LL_MPU_ConfigRegion(LL_MPU_REGION_NUMBER0, 0x87, 0x0, LL_MPU_REGION_SIZE_4GB|LL_MPU_TEX_LEVEL0|LL_MPU_REGION_NO_ACCESS|LL_MPU_INSTRUCTION_ACCESS_DISABLE|LL_MPU_ACCESS_SHAREABLE|LL_MPU_ACCESS_NOT_CACHEABLE|LL_MPU_ACCESS_NOT_BUFFERABLE);
 80011b8:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <MPU_Config+0x20>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	2187      	movs	r1, #135	@ 0x87
 80011be:	2000      	movs	r0, #0
 80011c0:	f7ff fc28 	bl	8000a14 <LL_MPU_ConfigRegion>
  /* Enables the MPU */
  LL_MPU_Enable(LL_MPU_CTRL_PRIVILEGED_DEFAULT);
 80011c4:	2004      	movs	r0, #4
 80011c6:	f7ff fbfd 	bl	80009c4 <LL_MPU_Enable>

}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	1004003e 	.word	0x1004003e

080011d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011d8:	b672      	cpsid	i
}
 80011da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <Error_Handler+0x8>

080011e0 <LL_RCC_SetFDCANClockSource>:
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_FDCANSEL, ClkSource);
 80011e8:	4b06      	ldr	r3, [pc, #24]	@ (8001204 <LL_RCC_SetFDCANClockSource+0x24>)
 80011ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80011ec:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80011f0:	4904      	ldr	r1, [pc, #16]	@ (8001204 <LL_RCC_SetFDCANClockSource+0x24>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	650b      	str	r3, [r1, #80]	@ 0x50
}
 80011f8:	bf00      	nop
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	58024400 	.word	0x58024400

08001208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	4b0a      	ldr	r3, [pc, #40]	@ (8001238 <HAL_MspInit+0x30>)
 8001210:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001214:	4a08      	ldr	r2, [pc, #32]	@ (8001238 <HAL_MspInit+0x30>)
 8001216:	f043 0302 	orr.w	r3, r3, #2
 800121a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800121e:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <HAL_MspInit+0x30>)
 8001220:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	58024400 	.word	0x58024400

0800123c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	@ 0x28
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 0314 	add.w	r3, r7, #20
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a20      	ldr	r2, [pc, #128]	@ (80012dc <HAL_FDCAN_MspInit+0xa0>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d139      	bne.n	80012d2 <HAL_FDCAN_MspInit+0x96>
  {
    /* USER CODE BEGIN FDCAN1_MspInit 0 */

    /* USER CODE END FDCAN1_MspInit 0 */
    LL_RCC_SetFDCANClockSource(LL_RCC_FDCAN_CLKSOURCE_PLL1Q);
 800125e:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8001262:	f7ff ffbd 	bl	80011e0 <LL_RCC_SetFDCANClockSource>

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001266:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <HAL_FDCAN_MspInit+0xa4>)
 8001268:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800126c:	4a1c      	ldr	r2, [pc, #112]	@ (80012e0 <HAL_FDCAN_MspInit+0xa4>)
 800126e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001272:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001276:	4b1a      	ldr	r3, [pc, #104]	@ (80012e0 <HAL_FDCAN_MspInit+0xa4>)
 8001278:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800127c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001280:	613b      	str	r3, [r7, #16]
 8001282:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001284:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <HAL_FDCAN_MspInit+0xa4>)
 8001286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800128a:	4a15      	ldr	r2, [pc, #84]	@ (80012e0 <HAL_FDCAN_MspInit+0xa4>)
 800128c:	f043 0308 	orr.w	r3, r3, #8
 8001290:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001294:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <HAL_FDCAN_MspInit+0xa4>)
 8001296:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800129a:	f003 0308 	and.w	r3, r3, #8
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012a2:	2303      	movs	r3, #3
 80012a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a6:	2302      	movs	r3, #2
 80012a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80012b2:	2309      	movs	r3, #9
 80012b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4619      	mov	r1, r3
 80012bc:	4809      	ldr	r0, [pc, #36]	@ (80012e4 <HAL_FDCAN_MspInit+0xa8>)
 80012be:	f007 fbbd 	bl	8008a3c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2105      	movs	r1, #5
 80012c6:	2013      	movs	r0, #19
 80012c8:	f006 f9b5 	bl	8007636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80012cc:	2013      	movs	r0, #19
 80012ce:	f006 f9cc 	bl	800766a <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80012d2:	bf00      	nop
 80012d4:	3728      	adds	r7, #40	@ 0x28
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	4000a000 	.word	0x4000a000
 80012e0:	58024400 	.word	0x58024400
 80012e4:	58020c00 	.word	0x58020c00

080012e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012ec:	bf00      	nop
 80012ee:	e7fd      	b.n	80012ec <NMI_Handler+0x4>

080012f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f4:	bf00      	nop
 80012f6:	e7fd      	b.n	80012f4 <HardFault_Handler+0x4>

080012f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012fc:	bf00      	nop
 80012fe:	e7fd      	b.n	80012fc <MemManage_Handler+0x4>

08001300 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <BusFault_Handler+0x4>

08001308 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <UsageFault_Handler+0x4>

08001310 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr

0800131e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001322:	f006 f88d 	bl	8007440 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  #if (INCLUDE_xTaskGetSchedulerState == 1 )
    if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
    {
  #endif /* INCLUDE_xTaskGetSchedulerState */
    xPortSysTickHandler();
 8001326:	f005 fcef 	bl	8006d08 <xPortSysTickHandler>
  #if (INCLUDE_xTaskGetSchedulerState == 1 )
    }
  #endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE END SysTick_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
	...

08001330 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001334:	4802      	ldr	r0, [pc, #8]	@ (8001340 <FDCAN1_IT0_IRQHandler+0x10>)
 8001336:	f006 fe73 	bl	8008020 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	240000d4 	.word	0x240000d4

08001344 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return 1;
 8001348:	2301      	movs	r3, #1
}
 800134a:	4618      	mov	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <_kill>:

int _kill(int pid, int sig)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800135e:	f009 fac7 	bl	800a8f0 <__errno>
 8001362:	4603      	mov	r3, r0
 8001364:	2216      	movs	r2, #22
 8001366:	601a      	str	r2, [r3, #0]
  return -1;
 8001368:	f04f 33ff 	mov.w	r3, #4294967295
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <_exit>:

void _exit (int status)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800137c:	f04f 31ff 	mov.w	r1, #4294967295
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff ffe7 	bl	8001354 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001386:	bf00      	nop
 8001388:	e7fd      	b.n	8001386 <_exit+0x12>

0800138a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b086      	sub	sp, #24
 800138e:	af00      	add	r7, sp, #0
 8001390:	60f8      	str	r0, [r7, #12]
 8001392:	60b9      	str	r1, [r7, #8]
 8001394:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001396:	2300      	movs	r3, #0
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	e00a      	b.n	80013b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800139c:	f3af 8000 	nop.w
 80013a0:	4601      	mov	r1, r0
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	1c5a      	adds	r2, r3, #1
 80013a6:	60ba      	str	r2, [r7, #8]
 80013a8:	b2ca      	uxtb	r2, r1
 80013aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	3301      	adds	r3, #1
 80013b0:	617b      	str	r3, [r7, #20]
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	dbf0      	blt.n	800139c <_read+0x12>
  }

  return len;
 80013ba:	687b      	ldr	r3, [r7, #4]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60f8      	str	r0, [r7, #12]
 80013cc:	60b9      	str	r1, [r7, #8]
 80013ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d0:	2300      	movs	r3, #0
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	e009      	b.n	80013ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	1c5a      	adds	r2, r3, #1
 80013da:	60ba      	str	r2, [r7, #8]
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	3301      	adds	r3, #1
 80013e8:	617b      	str	r3, [r7, #20]
 80013ea:	697a      	ldr	r2, [r7, #20]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	dbf1      	blt.n	80013d6 <_write+0x12>
  }
  return len;
 80013f2:	687b      	ldr	r3, [r7, #4]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}

080013fc <_close>:

int _close(int file)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001404:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001408:	4618      	mov	r0, r3
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001424:	605a      	str	r2, [r3, #4]
  return 0;
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <_isatty>:

int _isatty(int file)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800143c:	2301      	movs	r3, #1
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800144a:	b480      	push	{r7}
 800144c:	b085      	sub	sp, #20
 800144e:	af00      	add	r7, sp, #0
 8001450:	60f8      	str	r0, [r7, #12]
 8001452:	60b9      	str	r1, [r7, #8]
 8001454:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001456:	2300      	movs	r3, #0
}
 8001458:	4618      	mov	r0, r3
 800145a:	3714      	adds	r7, #20
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800146c:	4a14      	ldr	r2, [pc, #80]	@ (80014c0 <_sbrk+0x5c>)
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <_sbrk+0x60>)
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001478:	4b13      	ldr	r3, [pc, #76]	@ (80014c8 <_sbrk+0x64>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d102      	bne.n	8001486 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001480:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <_sbrk+0x64>)
 8001482:	4a12      	ldr	r2, [pc, #72]	@ (80014cc <_sbrk+0x68>)
 8001484:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001486:	4b10      	ldr	r3, [pc, #64]	@ (80014c8 <_sbrk+0x64>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	429a      	cmp	r2, r3
 8001492:	d207      	bcs.n	80014a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001494:	f009 fa2c 	bl	800a8f0 <__errno>
 8001498:	4603      	mov	r3, r0
 800149a:	220c      	movs	r2, #12
 800149c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	e009      	b.n	80014b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a4:	4b08      	ldr	r3, [pc, #32]	@ (80014c8 <_sbrk+0x64>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014aa:	4b07      	ldr	r3, [pc, #28]	@ (80014c8 <_sbrk+0x64>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4413      	add	r3, r2
 80014b2:	4a05      	ldr	r2, [pc, #20]	@ (80014c8 <_sbrk+0x64>)
 80014b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014b6:	68fb      	ldr	r3, [r7, #12]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	24080000 	.word	0x24080000
 80014c4:	00000400 	.word	0x00000400
 80014c8:	24000178 	.word	0x24000178
 80014cc:	24040d18 	.word	0x24040d18

080014d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014d0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800150c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80014d4:	f7ff f80a 	bl	80004ec <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80014d8:	f7fe ff5a 	bl	8000390 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014dc:	480c      	ldr	r0, [pc, #48]	@ (8001510 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014de:	490d      	ldr	r1, [pc, #52]	@ (8001514 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001518 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014e4:	e002      	b.n	80014ec <LoopCopyDataInit>

080014e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ea:	3304      	adds	r3, #4

080014ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014f0:	d3f9      	bcc.n	80014e6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014f2:	4a0a      	ldr	r2, [pc, #40]	@ (800151c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001520 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f8:	e001      	b.n	80014fe <LoopFillZerobss>

080014fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014fc:	3204      	adds	r2, #4

080014fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001500:	d3fb      	bcc.n	80014fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001502:	f009 f9fb 	bl	800a8fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001506:	f7ff fc91 	bl	8000e2c <main>
  bx  lr
 800150a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800150c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001510:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001514:	240000b8 	.word	0x240000b8
  ldr r2, =_sidata
 8001518:	0800c544 	.word	0x0800c544
  ldr r2, =_sbss
 800151c:	240000b8 	.word	0x240000b8
  ldr r4, =_ebss
 8001520:	24040d18 	.word	0x24040d18

08001524 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001524:	e7fe      	b.n	8001524 <ADC3_IRQHandler>
	...

08001528 <csp_get_uptime_s>:

#include <csp/arch/csp_time.h>

static uint32_t uptime_s_offset = 0;

uint32_t csp_get_uptime_s(void) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0

	uint32_t seconds = csp_get_s();
 800152e:	f000 f9af 	bl	8001890 <csp_get_s>
 8001532:	6078      	str	r0, [r7, #4]
	if (uptime_s_offset == 0) {
 8001534:	4b07      	ldr	r3, [pc, #28]	@ (8001554 <csp_get_uptime_s+0x2c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d102      	bne.n	8001542 <csp_get_uptime_s+0x1a>
		uptime_s_offset = seconds;
 800153c:	4a05      	ldr	r2, [pc, #20]	@ (8001554 <csp_get_uptime_s+0x2c>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6013      	str	r3, [r2, #0]
	}
	return (seconds - uptime_s_offset);
 8001542:	4b04      	ldr	r3, [pc, #16]	@ (8001554 <csp_get_uptime_s+0x2c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	1ad3      	subs	r3, r2, r3
}
 800154a:	4618      	mov	r0, r3
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	2400017c 	.word	0x2400017c

08001558 <csp_malloc>:

#include <string.h>

#include <FreeRTOS.h>

void * csp_malloc(size_t size) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	return pvPortMalloc(size);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f005 fc6b 	bl	8006e3c <pvPortMalloc>
 8001566:	4603      	mov	r3, r0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <csp_calloc>:

void * csp_calloc(size_t nmemb, size_t size) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
	size = (nmemb * size); 
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	fb02 f303 	mul.w	r3, r2, r3
 8001582:	603b      	str	r3, [r7, #0]
	void * ptr = csp_malloc(size);
 8001584:	6838      	ldr	r0, [r7, #0]
 8001586:	f7ff ffe7 	bl	8001558 <csp_malloc>
 800158a:	60f8      	str	r0, [r7, #12]
	if (ptr) {
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d004      	beq.n	800159c <csp_calloc+0x2c>
		memset(ptr, 0, size);
 8001592:	683a      	ldr	r2, [r7, #0]
 8001594:	2100      	movs	r1, #0
 8001596:	68f8      	ldr	r0, [r7, #12]
 8001598:	f009 f93c 	bl	800a814 <memset>
	}
	return ptr;
 800159c:	68fb      	ldr	r3, [r7, #12]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <csp_free>:

void csp_free(void *ptr) {
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
	vPortFree(ptr);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f005 fd82 	bl	80070b8 <vPortFree>
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <csp_queue_create>:
#include <csp/arch/csp_queue.h>

#include <FreeRTOS.h>
#include <queue.h> // FreeRTOS

csp_queue_handle_t csp_queue_create(int length, size_t item_size) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
	return xQueueCreate(length, item_size);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	6839      	ldr	r1, [r7, #0]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f002 fcb2 	bl	8003f36 <xQueueGenericCreate>
 80015d2:	4603      	mov	r3, r0
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <csp_queue_remove>:

void csp_queue_remove(csp_queue_handle_t queue) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	vQueueDelete(queue);
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f003 f99a 	bl	800491e <vQueueDelete>
}
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <csp_queue_enqueue>:

int csp_queue_enqueue(csp_queue_handle_t handle, const void * value, uint32_t timeout) {
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b084      	sub	sp, #16
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	60f8      	str	r0, [r7, #12]
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	return xQueueSendToBack(handle, value, timeout);
 8001604:	2300      	movs	r3, #0
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	68b9      	ldr	r1, [r7, #8]
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f002 fd0c 	bl	8004028 <xQueueGenericSend>
 8001610:	4603      	mov	r3, r0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <csp_queue_enqueue_isr>:

int csp_queue_enqueue_isr(csp_queue_handle_t handle, const void * value, CSP_BASE_TYPE * task_woken) {
 800161a:	b580      	push	{r7, lr}
 800161c:	b084      	sub	sp, #16
 800161e:	af00      	add	r7, sp, #0
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	60b9      	str	r1, [r7, #8]
 8001624:	607a      	str	r2, [r7, #4]
	return xQueueSendToBackFromISR(handle, value, task_woken);
 8001626:	2300      	movs	r3, #0
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	68b9      	ldr	r1, [r7, #8]
 800162c:	68f8      	ldr	r0, [r7, #12]
 800162e:	f002 fe05 	bl	800423c <xQueueGenericSendFromISR>
 8001632:	4603      	mov	r3, r0
}
 8001634:	4618      	mov	r0, r3
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <csp_queue_dequeue>:

int csp_queue_dequeue(csp_queue_handle_t handle, void * buf, uint32_t timeout) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	return xQueueReceive(handle, buf, timeout);
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	68b9      	ldr	r1, [r7, #8]
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f002 feb2 	bl	80043bc <xQueueReceive>
 8001658:	4603      	mov	r3, r0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <csp_queue_dequeue_isr>:

int csp_queue_dequeue_isr(csp_queue_handle_t handle, void * buf, CSP_BASE_TYPE * task_woken) {
 8001662:	b580      	push	{r7, lr}
 8001664:	b084      	sub	sp, #16
 8001666:	af00      	add	r7, sp, #0
 8001668:	60f8      	str	r0, [r7, #12]
 800166a:	60b9      	str	r1, [r7, #8]
 800166c:	607a      	str	r2, [r7, #4]
	return xQueueReceiveFromISR(handle, buf, task_woken);
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	68b9      	ldr	r1, [r7, #8]
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	f003 f890 	bl	8004798 <xQueueReceiveFromISR>
 8001678:	4603      	mov	r3, r0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <csp_queue_size>:

int csp_queue_size(csp_queue_handle_t handle) {
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
	return uxQueueMessagesWaiting(handle);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f003 f926 	bl	80048dc <uxQueueMessagesWaiting>
 8001690:	4603      	mov	r3, r0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <csp_bin_sem_create>:

int csp_mutex_unlock(csp_mutex_t * mutex) {
	return csp_bin_sem_post(mutex);
}

int csp_bin_sem_create(csp_bin_sem_handle_t * sem) {
 800169a:	b580      	push	{r7, lr}
 800169c:	b082      	sub	sp, #8
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
	vSemaphoreCreateBinary(*sem);
 80016a2:	2203      	movs	r2, #3
 80016a4:	2100      	movs	r1, #0
 80016a6:	2001      	movs	r0, #1
 80016a8:	f002 fc45 	bl	8003f36 <xQueueGenericCreate>
 80016ac:	4602      	mov	r2, r0
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d006      	beq.n	80016c8 <csp_bin_sem_create+0x2e>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6818      	ldr	r0, [r3, #0]
 80016be:	2300      	movs	r3, #0
 80016c0:	2200      	movs	r2, #0
 80016c2:	2100      	movs	r1, #0
 80016c4:	f002 fcb0 	bl	8004028 <xQueueGenericSend>
	return CSP_SEMAPHORE_OK;
 80016c8:	2301      	movs	r3, #1
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <csp_bin_sem_wait>:
		vSemaphoreDelete(*sem);
	}
	return CSP_SEMAPHORE_OK;
}

int csp_bin_sem_wait(csp_bin_sem_handle_t * sem, uint32_t timeout) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
	csp_log_lock("Wait: %p", sem);
 80016de:	4b0e      	ldr	r3, [pc, #56]	@ (8001718 <csp_bin_sem_wait+0x44>)
 80016e0:	799b      	ldrb	r3, [r3, #6]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d004      	beq.n	80016f0 <csp_bin_sem_wait+0x1c>
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	490c      	ldr	r1, [pc, #48]	@ (800171c <csp_bin_sem_wait+0x48>)
 80016ea:	2006      	movs	r0, #6
 80016ec:	f000 fe38 	bl	8002360 <do_csp_debug>
	if (timeout != CSP_MAX_TIMEOUT) {
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	}
	if (xSemaphoreTake(*sem, timeout) == pdPASS) {
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	6839      	ldr	r1, [r7, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f002 ff45 	bl	800458c <xQueueSemaphoreTake>
 8001702:	4603      	mov	r3, r0
 8001704:	2b01      	cmp	r3, #1
 8001706:	d101      	bne.n	800170c <csp_bin_sem_wait+0x38>
		return CSP_SEMAPHORE_OK;
 8001708:	2301      	movs	r3, #1
 800170a:	e000      	b.n	800170e <csp_bin_sem_wait+0x3a>
	}
	return CSP_SEMAPHORE_ERROR;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	24000008 	.word	0x24000008
 800171c:	0800b500 	.word	0x0800b500

08001720 <csp_bin_sem_post>:

int csp_bin_sem_post(csp_bin_sem_handle_t * sem) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
	csp_log_lock("Post: %p", sem);
 8001728:	4b0c      	ldr	r3, [pc, #48]	@ (800175c <csp_bin_sem_post+0x3c>)
 800172a:	799b      	ldrb	r3, [r3, #6]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d004      	beq.n	800173a <csp_bin_sem_post+0x1a>
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	490b      	ldr	r1, [pc, #44]	@ (8001760 <csp_bin_sem_post+0x40>)
 8001734:	2006      	movs	r0, #6
 8001736:	f000 fe13 	bl	8002360 <do_csp_debug>
	if (xSemaphoreGive(*sem) == pdPASS) {
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6818      	ldr	r0, [r3, #0]
 800173e:	2300      	movs	r3, #0
 8001740:	2200      	movs	r2, #0
 8001742:	2100      	movs	r1, #0
 8001744:	f002 fc70 	bl	8004028 <xQueueGenericSend>
 8001748:	4603      	mov	r3, r0
 800174a:	2b01      	cmp	r3, #1
 800174c:	d101      	bne.n	8001752 <csp_bin_sem_post+0x32>
		return CSP_SEMAPHORE_OK;
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <csp_bin_sem_post+0x34>
	}
	return CSP_SEMAPHORE_ERROR;
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	24000008 	.word	0x24000008
 8001760:	0800b50c 	.word	0x0800b50c

08001764 <csp_sys_set_color>:

	return (uint32_t) xPortGetFreeHeapSize();

}

void csp_sys_set_color(csp_color_t color) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	71fb      	strb	r3, [r7, #7]

	unsigned int color_code, modifier_code;
	switch (color & COLOR_MASK_COLOR) {
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	f003 030f 	and.w	r3, r3, #15
 8001774:	3b01      	subs	r3, #1
 8001776:	2b07      	cmp	r3, #7
 8001778:	d82a      	bhi.n	80017d0 <csp_sys_set_color+0x6c>
 800177a:	a201      	add	r2, pc, #4	@ (adr r2, 8001780 <csp_sys_set_color+0x1c>)
 800177c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001780:	080017a1 	.word	0x080017a1
 8001784:	080017a7 	.word	0x080017a7
 8001788:	080017ad 	.word	0x080017ad
 800178c:	080017b3 	.word	0x080017b3
 8001790:	080017b9 	.word	0x080017b9
 8001794:	080017bf 	.word	0x080017bf
 8001798:	080017c5 	.word	0x080017c5
 800179c:	080017cb 	.word	0x080017cb
		case COLOR_BLACK:
			color_code = 30; break;
 80017a0:	231e      	movs	r3, #30
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	e017      	b.n	80017d6 <csp_sys_set_color+0x72>
		case COLOR_RED:
			color_code = 31; break;
 80017a6:	231f      	movs	r3, #31
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	e014      	b.n	80017d6 <csp_sys_set_color+0x72>
		case COLOR_GREEN:
			color_code = 32; break;
 80017ac:	2320      	movs	r3, #32
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	e011      	b.n	80017d6 <csp_sys_set_color+0x72>
		case COLOR_YELLOW:
			color_code = 33; break;
 80017b2:	2321      	movs	r3, #33	@ 0x21
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	e00e      	b.n	80017d6 <csp_sys_set_color+0x72>
		case COLOR_BLUE:
			color_code = 34; break;
 80017b8:	2322      	movs	r3, #34	@ 0x22
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	e00b      	b.n	80017d6 <csp_sys_set_color+0x72>
		case COLOR_MAGENTA:
			color_code = 35; break;
 80017be:	2323      	movs	r3, #35	@ 0x23
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	e008      	b.n	80017d6 <csp_sys_set_color+0x72>
		case COLOR_CYAN:
			color_code = 36; break;
 80017c4:	2324      	movs	r3, #36	@ 0x24
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	e005      	b.n	80017d6 <csp_sys_set_color+0x72>
		case COLOR_WHITE:
			color_code = 37; break;
 80017ca:	2325      	movs	r3, #37	@ 0x25
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	e002      	b.n	80017d6 <csp_sys_set_color+0x72>
		case COLOR_RESET:
		default:
			color_code = 0; break;
 80017d0:	2300      	movs	r3, #0
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	bf00      	nop
	}
	
	switch (color & COLOR_MASK_MODIFIER) {
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017dc:	2b40      	cmp	r3, #64	@ 0x40
 80017de:	d013      	beq.n	8001808 <csp_sys_set_color+0xa4>
 80017e0:	2b40      	cmp	r3, #64	@ 0x40
 80017e2:	dc14      	bgt.n	800180e <csp_sys_set_color+0xaa>
 80017e4:	2b30      	cmp	r3, #48	@ 0x30
 80017e6:	d00c      	beq.n	8001802 <csp_sys_set_color+0x9e>
 80017e8:	2b30      	cmp	r3, #48	@ 0x30
 80017ea:	dc10      	bgt.n	800180e <csp_sys_set_color+0xaa>
 80017ec:	2b10      	cmp	r3, #16
 80017ee:	d002      	beq.n	80017f6 <csp_sys_set_color+0x92>
 80017f0:	2b20      	cmp	r3, #32
 80017f2:	d003      	beq.n	80017fc <csp_sys_set_color+0x98>
 80017f4:	e00b      	b.n	800180e <csp_sys_set_color+0xaa>
		case COLOR_BOLD:
			modifier_code = 1; break;
 80017f6:	2301      	movs	r3, #1
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	e00b      	b.n	8001814 <csp_sys_set_color+0xb0>
		case COLOR_UNDERLINE:
			modifier_code = 2; break;
 80017fc:	2302      	movs	r3, #2
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	e008      	b.n	8001814 <csp_sys_set_color+0xb0>
		case COLOR_BLINK:
			modifier_code = 3; break;
 8001802:	2303      	movs	r3, #3
 8001804:	60bb      	str	r3, [r7, #8]
 8001806:	e005      	b.n	8001814 <csp_sys_set_color+0xb0>
		case COLOR_HIDE:
			modifier_code = 4; break;
 8001808:	2304      	movs	r3, #4
 800180a:	60bb      	str	r3, [r7, #8]
 800180c:	e002      	b.n	8001814 <csp_sys_set_color+0xb0>
		case COLOR_NORMAL:
		default:
			modifier_code = 0; break;
 800180e:	2300      	movs	r3, #0
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	bf00      	nop
	}

	printf("\033[%u;%um", modifier_code, color_code);
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	68b9      	ldr	r1, [r7, #8]
 8001818:	4803      	ldr	r0, [pc, #12]	@ (8001828 <csp_sys_set_color+0xc4>)
 800181a:	f008 fea9 	bl	800a570 <iprintf>
}
 800181e:	bf00      	nop
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	0800b518 	.word	0x0800b518

0800182c <csp_thread_create>:
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
*/

#include <csp/arch/csp_thread.h>

int csp_thread_create(csp_thread_func_t routine, const char * const thread_name, unsigned int stack_size, void * parameters, unsigned int priority, csp_thread_handle_t * return_handle) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af02      	add	r7, sp, #8
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
 8001838:	603b      	str	r3, [r7, #0]

	csp_thread_handle_t handle;
#if (tskKERNEL_VERSION_MAJOR >= 8)
	portBASE_TYPE ret = xTaskCreate(routine, thread_name, stack_size, parameters, priority, &handle);
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	9301      	str	r3, [sp, #4]
 8001840:	6a3b      	ldr	r3, [r7, #32]
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	68f8      	ldr	r0, [r7, #12]
 800184c:	f003 fb43 	bl	8004ed6 <xTaskCreate>
 8001850:	6178      	str	r0, [r7, #20]
#else
	portBASE_TYPE ret = xTaskCreate(routine, (signed char *) thread_name, stack_size, parameters, priority, &handle);
#endif
	if (ret != pdTRUE) {
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d002      	beq.n	800185e <csp_thread_create+0x32>
		return CSP_ERR_NOMEM;
 8001858:	f04f 33ff 	mov.w	r3, #4294967295
 800185c:	e006      	b.n	800186c <csp_thread_create+0x40>
	}
	if (return_handle) {
 800185e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001860:	2b00      	cmp	r3, #0
 8001862:	d002      	beq.n	800186a <csp_thread_create+0x3e>
		*return_handle = handle;
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001868:	601a      	str	r2, [r3, #0]
	}
	return CSP_ERR_NONE;
 800186a:	2300      	movs	r3, #0
}
 800186c:	4618      	mov	r0, r3
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <csp_get_ms>:
#include <csp/arch/csp_time.h>

#include <FreeRTOS.h>
#include <task.h> // FreeRTOS

uint32_t csp_get_ms(void) {
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCount() * (1000/configTICK_RATE_HZ));
 8001878:	f003 fe7c 	bl	8005574 <xTaskGetTickCount>
 800187c:	4603      	mov	r3, r0
}
 800187e:	4618      	mov	r0, r3
 8001880:	bd80      	pop	{r7, pc}

08001882 <csp_get_ms_isr>:

uint32_t csp_get_ms_isr(void) {
 8001882:	b580      	push	{r7, lr}
 8001884:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCountFromISR() * (1000/configTICK_RATE_HZ));
 8001886:	f003 fe85 	bl	8005594 <xTaskGetTickCountFromISR>
 800188a:	4603      	mov	r3, r0
}
 800188c:	4618      	mov	r0, r3
 800188e:	bd80      	pop	{r7, pc}

08001890 <csp_get_s>:

uint32_t csp_get_s(void) {
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCount()/configTICK_RATE_HZ);
 8001894:	f003 fe6e 	bl	8005574 <xTaskGetTickCount>
 8001898:	4603      	mov	r3, r0
 800189a:	4a03      	ldr	r2, [pc, #12]	@ (80018a8 <csp_get_s+0x18>)
 800189c:	fba2 2303 	umull	r2, r3, r2, r3
 80018a0:	099b      	lsrs	r3, r3, #6
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	10624dd3 	.word	0x10624dd3

080018ac <csp_buffer_init>:
CSP_STATIC_ASSERT(sizeof(csp_packet_t) == 16, csp_packet);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, length) == 10, length_field_misaligned);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, id) == 12, csp_id_field_misaligned);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, data) == 16, data_field_misaligned);

int csp_buffer_init(void) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0

	// calculate total size and ensure correct alignment (int *) for buffers
	const unsigned int skbfsize = CSP_BUFFER_ALIGN * ((sizeof(csp_skbf_t) + csp_buffer_size() + (CSP_BUFFER_ALIGN - 1)) / CSP_BUFFER_ALIGN);
 80018b2:	f000 f9b5 	bl	8001c20 <csp_buffer_size>
 80018b6:	4603      	mov	r3, r0
 80018b8:	330b      	adds	r3, #11
 80018ba:	f023 0303 	bic.w	r3, r3, #3
 80018be:	60bb      	str	r3, [r7, #8]

	csp_buffer_pool = csp_malloc(csp_conf.buffers * skbfsize);
 80018c0:	4b23      	ldr	r3, [pc, #140]	@ (8001950 <csp_buffer_init+0xa4>)
 80018c2:	8adb      	ldrh	r3, [r3, #22]
 80018c4:	461a      	mov	r2, r3
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	fb02 f303 	mul.w	r3, r2, r3
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fe43 	bl	8001558 <csp_malloc>
 80018d2:	4603      	mov	r3, r0
 80018d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001954 <csp_buffer_init+0xa8>)
 80018d6:	6013      	str	r3, [r2, #0]
	if (csp_buffer_pool == NULL)
 80018d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001954 <csp_buffer_init+0xa8>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d030      	beq.n	8001942 <csp_buffer_init+0x96>
		goto fail_malloc;

	csp_buffers = csp_queue_create(csp_conf.buffers, sizeof(void *));
 80018e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001950 <csp_buffer_init+0xa4>)
 80018e2:	8adb      	ldrh	r3, [r3, #22]
 80018e4:	2104      	movs	r1, #4
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff fe68 	bl	80015bc <csp_queue_create>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4a1a      	ldr	r2, [pc, #104]	@ (8001958 <csp_buffer_init+0xac>)
 80018f0:	6013      	str	r3, [r2, #0]
	if (!csp_buffers)
 80018f2:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <csp_buffer_init+0xac>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d01f      	beq.n	800193a <csp_buffer_init+0x8e>
		goto fail_queue;

	for (unsigned int i = 0; i < csp_conf.buffers; i++) {
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	e014      	b.n	800192a <csp_buffer_init+0x7e>
		csp_skbf_t * buf = (void *) &csp_buffer_pool[i * skbfsize];
 8001900:	4b14      	ldr	r3, [pc, #80]	@ (8001954 <csp_buffer_init+0xa8>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	68b9      	ldr	r1, [r7, #8]
 8001908:	fb01 f303 	mul.w	r3, r1, r3
 800190c:	4413      	add	r3, r2
 800190e:	607b      	str	r3, [r7, #4]
		buf->skbf_addr = buf;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	605a      	str	r2, [r3, #4]
		csp_queue_enqueue(csp_buffers, &buf, 0);
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <csp_buffer_init+0xac>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	1d39      	adds	r1, r7, #4
 800191c:	2200      	movs	r2, #0
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff fe67 	bl	80015f2 <csp_queue_enqueue>
	for (unsigned int i = 0; i < csp_conf.buffers; i++) {
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	3301      	adds	r3, #1
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <csp_buffer_init+0xa4>)
 800192c:	8adb      	ldrh	r3, [r3, #22]
 800192e:	461a      	mov	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4293      	cmp	r3, r2
 8001934:	d3e4      	bcc.n	8001900 <csp_buffer_init+0x54>
	}

	return CSP_ERR_NONE;
 8001936:	2300      	movs	r3, #0
 8001938:	e006      	b.n	8001948 <csp_buffer_init+0x9c>
		goto fail_queue;
 800193a:	bf00      	nop

fail_queue:
	csp_buffer_free_resources();
 800193c:	f000 f80e 	bl	800195c <csp_buffer_free_resources>
 8001940:	e000      	b.n	8001944 <csp_buffer_init+0x98>
		goto fail_malloc;
 8001942:	bf00      	nop
fail_malloc:
	return CSP_ERR_NOMEM;
 8001944:	f04f 33ff 	mov.w	r3, #4294967295

}
 8001948:	4618      	mov	r0, r3
 800194a:	3710      	adds	r7, #16
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	240001a4 	.word	0x240001a4
 8001954:	24000184 	.word	0x24000184
 8001958:	24000180 	.word	0x24000180

0800195c <csp_buffer_free_resources>:

void csp_buffer_free_resources(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0

	if (csp_buffers) {
 8001960:	4b0a      	ldr	r3, [pc, #40]	@ (800198c <csp_buffer_free_resources+0x30>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d007      	beq.n	8001978 <csp_buffer_free_resources+0x1c>
		csp_queue_remove(csp_buffers);
 8001968:	4b08      	ldr	r3, [pc, #32]	@ (800198c <csp_buffer_free_resources+0x30>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fe35 	bl	80015dc <csp_queue_remove>
		csp_buffers = NULL;
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <csp_buffer_free_resources+0x30>)
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
	}
	csp_free(csp_buffer_pool);
 8001978:	4b05      	ldr	r3, [pc, #20]	@ (8001990 <csp_buffer_free_resources+0x34>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff fe12 	bl	80015a6 <csp_free>
	csp_buffer_pool = NULL;
 8001982:	4b03      	ldr	r3, [pc, #12]	@ (8001990 <csp_buffer_free_resources+0x34>)
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]

}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	24000180 	.word	0x24000180
 8001990:	24000184 	.word	0x24000184

08001994 <csp_buffer_get_isr>:

void *csp_buffer_get_isr(size_t _data_size) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]

	if (_data_size > csp_conf.buffer_data_size)
 800199c:	4b14      	ldr	r3, [pc, #80]	@ (80019f0 <csp_buffer_get_isr+0x5c>)
 800199e:	8b1b      	ldrh	r3, [r3, #24]
 80019a0:	461a      	mov	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d901      	bls.n	80019ac <csp_buffer_get_isr+0x18>
		return NULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	e01d      	b.n	80019e8 <csp_buffer_get_isr+0x54>

	csp_skbf_t * buffer = NULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	60fb      	str	r3, [r7, #12]
	CSP_BASE_TYPE task_woken = 0;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60bb      	str	r3, [r7, #8]
	csp_queue_dequeue_isr(csp_buffers, &buffer, &task_woken);
 80019b4:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <csp_buffer_get_isr+0x60>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f107 0208 	add.w	r2, r7, #8
 80019bc:	f107 010c 	add.w	r1, r7, #12
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fe4e 	bl	8001662 <csp_queue_dequeue_isr>
	if (buffer == NULL)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d101      	bne.n	80019d0 <csp_buffer_get_isr+0x3c>
		return NULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	e00b      	b.n	80019e8 <csp_buffer_get_isr+0x54>

	if (buffer != buffer->skbf_addr)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d001      	beq.n	80019de <csp_buffer_get_isr+0x4a>
		return NULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	e004      	b.n	80019e8 <csp_buffer_get_isr+0x54>

	buffer->refcount = 1;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2201      	movs	r2, #1
 80019e2:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	3308      	adds	r3, #8

}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	240001a4 	.word	0x240001a4
 80019f4:	24000180 	.word	0x24000180

080019f8 <csp_buffer_get>:

void *csp_buffer_get(size_t _data_size) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]

	if (_data_size > csp_conf.buffer_data_size) {
 8001a00:	4b27      	ldr	r3, [pc, #156]	@ (8001aa0 <csp_buffer_get+0xa8>)
 8001a02:	8b1b      	ldrh	r3, [r3, #24]
 8001a04:	461a      	mov	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d90c      	bls.n	8001a26 <csp_buffer_get+0x2e>
		csp_log_error("GET: Attempt to allocate too large data size %u > max %u", (unsigned int) _data_size, (unsigned int) csp_conf.buffer_data_size);
 8001a0c:	4b25      	ldr	r3, [pc, #148]	@ (8001aa4 <csp_buffer_get+0xac>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d006      	beq.n	8001a22 <csp_buffer_get+0x2a>
 8001a14:	4b22      	ldr	r3, [pc, #136]	@ (8001aa0 <csp_buffer_get+0xa8>)
 8001a16:	8b1b      	ldrh	r3, [r3, #24]
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	4923      	ldr	r1, [pc, #140]	@ (8001aa8 <csp_buffer_get+0xb0>)
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	f000 fc9f 	bl	8002360 <do_csp_debug>
		return NULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	e037      	b.n	8001a96 <csp_buffer_get+0x9e>
	}

	csp_skbf_t * buffer = NULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	60fb      	str	r3, [r7, #12]
	csp_queue_dequeue(csp_buffers, &buffer, 0);
 8001a2a:	4b20      	ldr	r3, [pc, #128]	@ (8001aac <csp_buffer_get+0xb4>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f107 010c 	add.w	r1, r7, #12
 8001a32:	2200      	movs	r2, #0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff fe01 	bl	800163c <csp_queue_dequeue>
	if (buffer == NULL) {
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d109      	bne.n	8001a54 <csp_buffer_get+0x5c>
		csp_log_error("GET: Out of buffers");
 8001a40:	4b18      	ldr	r3, [pc, #96]	@ (8001aa4 <csp_buffer_get+0xac>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d003      	beq.n	8001a50 <csp_buffer_get+0x58>
 8001a48:	4919      	ldr	r1, [pc, #100]	@ (8001ab0 <csp_buffer_get+0xb8>)
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	f000 fc88 	bl	8002360 <do_csp_debug>
		return NULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	e020      	b.n	8001a96 <csp_buffer_get+0x9e>
	}

	if (buffer != buffer->skbf_addr) {
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	685a      	ldr	r2, [r3, #4]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d00c      	beq.n	8001a78 <csp_buffer_get+0x80>
		csp_log_error("GET: Corrupt CSP buffer %p != %p", buffer, buffer->skbf_addr);
 8001a5e:	4b11      	ldr	r3, [pc, #68]	@ (8001aa4 <csp_buffer_get+0xac>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d006      	beq.n	8001a74 <csp_buffer_get+0x7c>
 8001a66:	68fa      	ldr	r2, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	4911      	ldr	r1, [pc, #68]	@ (8001ab4 <csp_buffer_get+0xbc>)
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f000 fc76 	bl	8002360 <do_csp_debug>
		return NULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	e00e      	b.n	8001a96 <csp_buffer_get+0x9e>
	}

	csp_log_buffer("GET: %p", buffer);
 8001a78:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa4 <csp_buffer_get+0xac>)
 8001a7a:	78db      	ldrb	r3, [r3, #3]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d005      	beq.n	8001a8c <csp_buffer_get+0x94>
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	461a      	mov	r2, r3
 8001a84:	490c      	ldr	r1, [pc, #48]	@ (8001ab8 <csp_buffer_get+0xc0>)
 8001a86:	2003      	movs	r0, #3
 8001a88:	f000 fc6a 	bl	8002360 <do_csp_debug>

	buffer->refcount = 1;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	3308      	adds	r3, #8
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	240001a4 	.word	0x240001a4
 8001aa4:	24000008 	.word	0x24000008
 8001aa8:	0800b524 	.word	0x0800b524
 8001aac:	24000180 	.word	0x24000180
 8001ab0:	0800b560 	.word	0x0800b560
 8001ab4:	0800b574 	.word	0x0800b574
 8001ab8:	0800b598 	.word	0x0800b598

08001abc <csp_buffer_free_isr>:

void csp_buffer_free_isr(void *packet) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d023      	beq.n	8001b12 <csp_buffer_free_isr+0x56>
		// freeing a NULL pointer is OK, e.g. standard free()
		return;
	}

	csp_skbf_t * buf = (void*)(((uint8_t*)packet) - sizeof(csp_skbf_t));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3b08      	subs	r3, #8
 8001ace:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t) buf % CSP_BUFFER_ALIGN) > 0) {
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d11d      	bne.n	8001b16 <csp_buffer_free_isr+0x5a>
		return;
	}

	if (buf->skbf_addr != buf) {
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	685a      	ldr	r2, [r3, #4]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d11a      	bne.n	8001b1a <csp_buffer_free_isr+0x5e>
		return;
	}

	if (buf->refcount == 0) {
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d018      	beq.n	8001b1e <csp_buffer_free_isr+0x62>
		return;
	}

	if (--(buf->refcount) > 0) {
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	3a01      	subs	r2, #1
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d113      	bne.n	8001b22 <csp_buffer_free_isr+0x66>
		return;
	}

	CSP_BASE_TYPE task_woken = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]
	csp_queue_enqueue_isr(csp_buffers, &buf, &task_woken);
 8001afe:	4b0b      	ldr	r3, [pc, #44]	@ (8001b2c <csp_buffer_free_isr+0x70>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f107 0208 	add.w	r2, r7, #8
 8001b06:	f107 010c 	add.w	r1, r7, #12
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff fd85 	bl	800161a <csp_queue_enqueue_isr>
 8001b10:	e008      	b.n	8001b24 <csp_buffer_free_isr+0x68>
		return;
 8001b12:	bf00      	nop
 8001b14:	e006      	b.n	8001b24 <csp_buffer_free_isr+0x68>
		return;
 8001b16:	bf00      	nop
 8001b18:	e004      	b.n	8001b24 <csp_buffer_free_isr+0x68>
		return;
 8001b1a:	bf00      	nop
 8001b1c:	e002      	b.n	8001b24 <csp_buffer_free_isr+0x68>
		return;
 8001b1e:	bf00      	nop
 8001b20:	e000      	b.n	8001b24 <csp_buffer_free_isr+0x68>
		return;
 8001b22:	bf00      	nop

}
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	24000180 	.word	0x24000180

08001b30 <csp_buffer_free>:

void csp_buffer_free(void *packet) {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d055      	beq.n	8001bea <csp_buffer_free+0xba>
		/* freeing a NULL pointer is OK, e.g. standard free() */
		return;
	}

	csp_skbf_t * buf = (void*)(((uint8_t*)packet) - sizeof(csp_skbf_t));
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	3b08      	subs	r3, #8
 8001b42:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t) buf % CSP_BUFFER_ALIGN) > 0) {
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f003 0303 	and.w	r3, r3, #3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d009      	beq.n	8001b62 <csp_buffer_free+0x32>
		csp_log_error("FREE: Unaligned CSP buffer pointer %p", packet);
 8001b4e:	4b2d      	ldr	r3, [pc, #180]	@ (8001c04 <csp_buffer_free+0xd4>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d04b      	beq.n	8001bee <csp_buffer_free+0xbe>
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	492b      	ldr	r1, [pc, #172]	@ (8001c08 <csp_buffer_free+0xd8>)
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	f000 fc00 	bl	8002360 <do_csp_debug>
		return;
 8001b60:	e045      	b.n	8001bee <csp_buffer_free+0xbe>
	}

	if (buf->skbf_addr != buf) {
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d009      	beq.n	8001b80 <csp_buffer_free+0x50>
		csp_log_error("FREE: Invalid CSP buffer pointer %p", packet);
 8001b6c:	4b25      	ldr	r3, [pc, #148]	@ (8001c04 <csp_buffer_free+0xd4>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d03e      	beq.n	8001bf2 <csp_buffer_free+0xc2>
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	4925      	ldr	r1, [pc, #148]	@ (8001c0c <csp_buffer_free+0xdc>)
 8001b78:	2000      	movs	r0, #0
 8001b7a:	f000 fbf1 	bl	8002360 <do_csp_debug>
		return;
 8001b7e:	e038      	b.n	8001bf2 <csp_buffer_free+0xc2>
	}

	if (buf->refcount == 0) {
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d10a      	bne.n	8001b9e <csp_buffer_free+0x6e>
		csp_log_error("FREE: Buffer already free %p", buf);
 8001b88:	4b1e      	ldr	r3, [pc, #120]	@ (8001c04 <csp_buffer_free+0xd4>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d032      	beq.n	8001bf6 <csp_buffer_free+0xc6>
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	461a      	mov	r2, r3
 8001b94:	491e      	ldr	r1, [pc, #120]	@ (8001c10 <csp_buffer_free+0xe0>)
 8001b96:	2000      	movs	r0, #0
 8001b98:	f000 fbe2 	bl	8002360 <do_csp_debug>
		return;
 8001b9c:	e02b      	b.n	8001bf6 <csp_buffer_free+0xc6>
	}

	if (--(buf->refcount) > 0) {
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	3a01      	subs	r2, #1
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d00b      	beq.n	8001bc4 <csp_buffer_free+0x94>
		csp_log_error("FREE: Buffer %p in use by %u users", buf, buf->refcount);
 8001bac:	4b15      	ldr	r3, [pc, #84]	@ (8001c04 <csp_buffer_free+0xd4>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d022      	beq.n	8001bfa <csp_buffer_free+0xca>
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4916      	ldr	r1, [pc, #88]	@ (8001c14 <csp_buffer_free+0xe4>)
 8001bbc:	2000      	movs	r0, #0
 8001bbe:	f000 fbcf 	bl	8002360 <do_csp_debug>
		return;
 8001bc2:	e01a      	b.n	8001bfa <csp_buffer_free+0xca>
	}

	csp_log_buffer("FREE: %p", buf);
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <csp_buffer_free+0xd4>)
 8001bc6:	78db      	ldrb	r3, [r3, #3]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d005      	beq.n	8001bd8 <csp_buffer_free+0xa8>
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	461a      	mov	r2, r3
 8001bd0:	4911      	ldr	r1, [pc, #68]	@ (8001c18 <csp_buffer_free+0xe8>)
 8001bd2:	2003      	movs	r0, #3
 8001bd4:	f000 fbc4 	bl	8002360 <do_csp_debug>
	csp_queue_enqueue(csp_buffers, &buf, 0);
 8001bd8:	4b10      	ldr	r3, [pc, #64]	@ (8001c1c <csp_buffer_free+0xec>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f107 010c 	add.w	r1, r7, #12
 8001be0:	2200      	movs	r2, #0
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fd05 	bl	80015f2 <csp_queue_enqueue>
 8001be8:	e008      	b.n	8001bfc <csp_buffer_free+0xcc>
		return;
 8001bea:	bf00      	nop
 8001bec:	e006      	b.n	8001bfc <csp_buffer_free+0xcc>
		return;
 8001bee:	bf00      	nop
 8001bf0:	e004      	b.n	8001bfc <csp_buffer_free+0xcc>
		return;
 8001bf2:	bf00      	nop
 8001bf4:	e002      	b.n	8001bfc <csp_buffer_free+0xcc>
		return;
 8001bf6:	bf00      	nop
 8001bf8:	e000      	b.n	8001bfc <csp_buffer_free+0xcc>
		return;
 8001bfa:	bf00      	nop

}
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	24000008 	.word	0x24000008
 8001c08:	0800b5a0 	.word	0x0800b5a0
 8001c0c:	0800b5c8 	.word	0x0800b5c8
 8001c10:	0800b5ec 	.word	0x0800b5ec
 8001c14:	0800b60c 	.word	0x0800b60c
 8001c18:	0800b630 	.word	0x0800b630
 8001c1c:	24000180 	.word	0x24000180

08001c20 <csp_buffer_size>:

int csp_buffer_remaining(void) {
	return csp_queue_size(csp_buffers);
}

size_t csp_buffer_size(void) {
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
	return (csp_conf.buffer_data_size + CSP_BUFFER_PACKET_OVERHEAD);
 8001c24:	4b03      	ldr	r3, [pc, #12]	@ (8001c34 <csp_buffer_size+0x14>)
 8001c26:	8b1b      	ldrh	r3, [r3, #24]
 8001c28:	3310      	adds	r3, #16
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	240001a4 	.word	0x240001a4

08001c38 <csp_buffer_data_size>:

size_t csp_buffer_data_size(void) {
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
	return csp_conf.buffer_data_size;
 8001c3c:	4b03      	ldr	r3, [pc, #12]	@ (8001c4c <csp_buffer_data_size+0x14>)
 8001c3e:	8b1b      	ldrh	r3, [r3, #24]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	240001a4 	.word	0x240001a4

08001c50 <csp_conn_get_rxq>:
		}
	}
#endif
}

int csp_conn_get_rxq(int prio) {
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]

#if (CSP_USE_QOS)
	return prio;
#else
	return 0;
 8001c58:	2300      	movs	r3, #0
#endif

}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
	...

08001c68 <csp_conn_enqueue_packet>:

int csp_conn_enqueue_packet(csp_conn_t * conn, csp_packet_t * packet) {
 8001c68:	b590      	push	{r4, r7, lr}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]

	if (!conn)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d102      	bne.n	8001c7e <csp_conn_enqueue_packet+0x16>
		return CSP_ERR_INVAL;
 8001c78:	f06f 0301 	mvn.w	r3, #1
 8001c7c:	e039      	b.n	8001cf2 <csp_conn_enqueue_packet+0x8a>

	int rxq;
	if (packet != NULL) {
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d009      	beq.n	8001c98 <csp_conn_enqueue_packet+0x30>
		rxq = csp_conn_get_rxq(packet->id.pri);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	7bdb      	ldrb	r3, [r3, #15]
 8001c88:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff ffde 	bl	8001c50 <csp_conn_get_rxq>
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	e001      	b.n	8001c9c <csp_conn_enqueue_packet+0x34>
	} else {
		rxq = CSP_RX_QUEUES - 1;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60fb      	str	r3, [r7, #12]
	}

	if (csp_queue_enqueue(conn->rx_queue[rxq], &packet, 0) != CSP_QUEUE_OK) {
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	3302      	adds	r3, #2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	4639      	mov	r1, r7
 8001caa:	2200      	movs	r2, #0
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff fca0 	bl	80015f2 <csp_queue_enqueue>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d01b      	beq.n	8001cf0 <csp_conn_enqueue_packet+0x88>
		csp_log_error("RX queue %p full with %u items", conn->rx_queue[rxq], csp_queue_size(conn->rx_queue[rxq]));
 8001cb8:	4b10      	ldr	r3, [pc, #64]	@ (8001cfc <csp_conn_enqueue_packet+0x94>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d014      	beq.n	8001cea <csp_conn_enqueue_packet+0x82>
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	3302      	adds	r3, #2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	685c      	ldr	r4, [r3, #4]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	3302      	adds	r3, #2
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	4413      	add	r3, r2
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fcd2 	bl	8001682 <csp_queue_size>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	4622      	mov	r2, r4
 8001ce2:	4907      	ldr	r1, [pc, #28]	@ (8001d00 <csp_conn_enqueue_packet+0x98>)
 8001ce4:	2000      	movs	r0, #0
 8001ce6:	f000 fb3b 	bl	8002360 <do_csp_debug>
		return CSP_ERR_NOMEM;
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
 8001cee:	e000      	b.n	8001cf2 <csp_conn_enqueue_packet+0x8a>
		csp_log_error("QOS event queue full");
		return CSP_ERR_NOMEM;
	}
#endif

	return CSP_ERR_NONE;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3714      	adds	r7, #20
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd90      	pop	{r4, r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	24000008 	.word	0x24000008
 8001d00:	0800b63c 	.word	0x0800b63c

08001d04 <csp_conn_init>:

int csp_conn_init(void) {
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0

	arr_conn = csp_calloc(csp_conf.conn_max, sizeof(*arr_conn));
 8001d0a:	4b4d      	ldr	r3, [pc, #308]	@ (8001e40 <csp_conn_init+0x13c>)
 8001d0c:	7c1b      	ldrb	r3, [r3, #16]
 8001d0e:	211c      	movs	r1, #28
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fc2d 	bl	8001570 <csp_calloc>
 8001d16:	4603      	mov	r3, r0
 8001d18:	4a4a      	ldr	r2, [pc, #296]	@ (8001e44 <csp_conn_init+0x140>)
 8001d1a:	6013      	str	r3, [r2, #0]
	if (arr_conn == NULL) {
 8001d1c:	4b49      	ldr	r3, [pc, #292]	@ (8001e44 <csp_conn_init+0x140>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d10d      	bne.n	8001d40 <csp_conn_init+0x3c>
		csp_log_error("Allocation for %u connections failed", csp_conf.conn_max);
 8001d24:	4b48      	ldr	r3, [pc, #288]	@ (8001e48 <csp_conn_init+0x144>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d006      	beq.n	8001d3a <csp_conn_init+0x36>
 8001d2c:	4b44      	ldr	r3, [pc, #272]	@ (8001e40 <csp_conn_init+0x13c>)
 8001d2e:	7c1b      	ldrb	r3, [r3, #16]
 8001d30:	461a      	mov	r2, r3
 8001d32:	4946      	ldr	r1, [pc, #280]	@ (8001e4c <csp_conn_init+0x148>)
 8001d34:	2000      	movs	r0, #0
 8001d36:	f000 fb13 	bl	8002360 <do_csp_debug>
		return CSP_ERR_NOMEM;
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d3e:	e07b      	b.n	8001e38 <csp_conn_init+0x134>
	}

	if (csp_bin_sem_create(&conn_lock) != CSP_SEMAPHORE_OK) {
 8001d40:	4843      	ldr	r0, [pc, #268]	@ (8001e50 <csp_conn_init+0x14c>)
 8001d42:	f7ff fcaa 	bl	800169a <csp_bin_sem_create>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d00a      	beq.n	8001d62 <csp_conn_init+0x5e>
		csp_log_error("csp_bin_sem_create(&conn_lock) failed");
 8001d4c:	4b3e      	ldr	r3, [pc, #248]	@ (8001e48 <csp_conn_init+0x144>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d003      	beq.n	8001d5c <csp_conn_init+0x58>
 8001d54:	493f      	ldr	r1, [pc, #252]	@ (8001e54 <csp_conn_init+0x150>)
 8001d56:	2000      	movs	r0, #0
 8001d58:	f000 fb02 	bl	8002360 <do_csp_debug>
		return CSP_ERR_NOMEM;
 8001d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d60:	e06a      	b.n	8001e38 <csp_conn_init+0x134>
	}

	/* Initialize source port */
	srand(csp_get_ms());
 8001d62:	f7ff fd87 	bl	8001874 <csp_get_ms>
 8001d66:	4603      	mov	r3, r0
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f008 fad3 	bl	800a314 <srand>
	sport = (rand() % (CSP_ID_PORT_MAX - csp_conf.port_max_bind)) + (csp_conf.port_max_bind + 1);
 8001d6e:	f008 faff 	bl	800a370 <rand>
 8001d72:	4602      	mov	r2, r0
 8001d74:	4b32      	ldr	r3, [pc, #200]	@ (8001e40 <csp_conn_init+0x13c>)
 8001d76:	7cdb      	ldrb	r3, [r3, #19]
 8001d78:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8001d7c:	fb92 f1f3 	sdiv	r1, r2, r3
 8001d80:	fb01 f303 	mul.w	r3, r1, r3
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	b2da      	uxtb	r2, r3
 8001d88:	4b2d      	ldr	r3, [pc, #180]	@ (8001e40 <csp_conn_init+0x13c>)
 8001d8a:	7cdb      	ldrb	r3, [r3, #19]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	3301      	adds	r3, #1
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	4b30      	ldr	r3, [pc, #192]	@ (8001e58 <csp_conn_init+0x154>)
 8001d96:	701a      	strb	r2, [r3, #0]

	if (csp_bin_sem_create(&sport_lock) != CSP_SEMAPHORE_OK) {
 8001d98:	4830      	ldr	r0, [pc, #192]	@ (8001e5c <csp_conn_init+0x158>)
 8001d9a:	f7ff fc7e 	bl	800169a <csp_bin_sem_create>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d00a      	beq.n	8001dba <csp_conn_init+0xb6>
		csp_log_error("csp_bin_sem_create(&sport_lock) failed");
 8001da4:	4b28      	ldr	r3, [pc, #160]	@ (8001e48 <csp_conn_init+0x144>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d003      	beq.n	8001db4 <csp_conn_init+0xb0>
 8001dac:	492c      	ldr	r1, [pc, #176]	@ (8001e60 <csp_conn_init+0x15c>)
 8001dae:	2000      	movs	r0, #0
 8001db0:	f000 fad6 	bl	8002360 <do_csp_debug>
		return CSP_ERR_NOMEM;
 8001db4:	f04f 33ff 	mov.w	r3, #4294967295
 8001db8:	e03e      	b.n	8001e38 <csp_conn_init+0x134>
	}

	for (int i = 0; i < csp_conf.conn_max; i++) {
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	e034      	b.n	8001e2a <csp_conn_init+0x126>
		csp_conn_t * conn = &arr_conn[i];
 8001dc0:	4b20      	ldr	r3, [pc, #128]	@ (8001e44 <csp_conn_init+0x140>)
 8001dc2:	6819      	ldr	r1, [r3, #0]
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	00db      	lsls	r3, r3, #3
 8001dca:	1a9b      	subs	r3, r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	607b      	str	r3, [r7, #4]
		for (int prio = 0; prio < CSP_RX_QUEUES; prio++) {
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	e022      	b.n	8001e1e <csp_conn_init+0x11a>
			conn->rx_queue[prio] = csp_queue_create(csp_conf.conn_queue_length, sizeof(csp_packet_t *));
 8001dd8:	4b19      	ldr	r3, [pc, #100]	@ (8001e40 <csp_conn_init+0x13c>)
 8001dda:	7c5b      	ldrb	r3, [r3, #17]
 8001ddc:	2104      	movs	r1, #4
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff fbec 	bl	80015bc <csp_queue_create>
 8001de4:	4601      	mov	r1, r0
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	3302      	adds	r3, #2
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	4413      	add	r3, r2
 8001df0:	6059      	str	r1, [r3, #4]
			if (conn->rx_queue[prio] == NULL) {
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	3302      	adds	r3, #2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d10a      	bne.n	8001e18 <csp_conn_init+0x114>
				csp_log_error("rx_queue = csp_queue_create() failed");
 8001e02:	4b11      	ldr	r3, [pc, #68]	@ (8001e48 <csp_conn_init+0x144>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <csp_conn_init+0x10e>
 8001e0a:	4916      	ldr	r1, [pc, #88]	@ (8001e64 <csp_conn_init+0x160>)
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	f000 faa7 	bl	8002360 <do_csp_debug>
				return CSP_ERR_NOMEM;
 8001e12:	f04f 33ff 	mov.w	r3, #4294967295
 8001e16:	e00f      	b.n	8001e38 <csp_conn_init+0x134>
		for (int prio = 0; prio < CSP_RX_QUEUES; prio++) {
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	60bb      	str	r3, [r7, #8]
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	ddd9      	ble.n	8001dd8 <csp_conn_init+0xd4>
	for (int i = 0; i < csp_conf.conn_max; i++) {
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	3301      	adds	r3, #1
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <csp_conn_init+0x13c>)
 8001e2c:	7c1b      	ldrb	r3, [r3, #16]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4293      	cmp	r3, r2
 8001e34:	dbc4      	blt.n	8001dc0 <csp_conn_init+0xbc>
			return CSP_ERR_NOMEM;
		}
#endif
	}

	return CSP_ERR_NONE;
 8001e36:	2300      	movs	r3, #0

}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3710      	adds	r7, #16
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	240001a4 	.word	0x240001a4
 8001e44:	24000188 	.word	0x24000188
 8001e48:	24000008 	.word	0x24000008
 8001e4c:	0800b65c 	.word	0x0800b65c
 8001e50:	2400018c 	.word	0x2400018c
 8001e54:	0800b684 	.word	0x0800b684
 8001e58:	24000190 	.word	0x24000190
 8001e5c:	24000194 	.word	0x24000194
 8001e60:	0800b6ac 	.word	0x0800b6ac
 8001e64:	0800b6d4 	.word	0x0800b6d4

08001e68 <csp_conn_find>:

        sport = 0;
    }
}

csp_conn_t * csp_conn_find(uint32_t id, uint32_t mask) {
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]

	/* Search for matching connection */
	id = (id & mask);
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	4013      	ands	r3, r2
 8001e78:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < csp_conf.conn_max; i++) {
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60fb      	str	r3, [r7, #12]
 8001e7e:	e01c      	b.n	8001eba <csp_conn_find+0x52>
		csp_conn_t * conn = &arr_conn[i];
 8001e80:	4b14      	ldr	r3, [pc, #80]	@ (8001ed4 <csp_conn_find+0x6c>)
 8001e82:	6819      	ldr	r1, [r3, #0]
 8001e84:	68fa      	ldr	r2, [r7, #12]
 8001e86:	4613      	mov	r3, r2
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	1a9b      	subs	r3, r3, r2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	440b      	add	r3, r1
 8001e90:	60bb      	str	r3, [r7, #8]
		if ((conn->state == CONN_OPEN) && (conn->type == CONN_CLIENT) && ((conn->idin.ext & mask) == id)) {
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	785b      	ldrb	r3, [r3, #1]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d10c      	bne.n	8001eb4 <csp_conn_find+0x4c>
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d108      	bne.n	8001eb4 <csp_conn_find+0x4c>
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	685a      	ldr	r2, [r3, #4]
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d101      	bne.n	8001eb4 <csp_conn_find+0x4c>
			return conn;
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	e009      	b.n	8001ec8 <csp_conn_find+0x60>
	for (int i = 0; i < csp_conf.conn_max; i++) {
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	4b07      	ldr	r3, [pc, #28]	@ (8001ed8 <csp_conn_find+0x70>)
 8001ebc:	7c1b      	ldrb	r3, [r3, #16]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	dbdc      	blt.n	8001e80 <csp_conn_find+0x18>
		}
	}
	
	return NULL;
 8001ec6:	2300      	movs	r3, #0

}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	24000188 	.word	0x24000188
 8001ed8:	240001a4 	.word	0x240001a4

08001edc <csp_conn_flush_rx_queue>:

static int csp_conn_flush_rx_queue(csp_conn_t * conn) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
	csp_packet_t * packet;

	int prio;

	/* Flush packet queues */
	for (prio = 0; prio < CSP_RX_QUEUES; prio++) {
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	e018      	b.n	8001f1c <csp_conn_flush_rx_queue+0x40>
		while (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK)
			if (packet != NULL)
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <csp_conn_flush_rx_queue+0x1c>
				csp_buffer_free(packet);
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fe1c 	bl	8001b30 <csp_buffer_free>
		while (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK)
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	3302      	adds	r3, #2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f107 0108 	add.w	r1, r7, #8
 8001f08:	2200      	movs	r2, #0
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fb96 	bl	800163c <csp_queue_dequeue>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d0e9      	beq.n	8001eea <csp_conn_flush_rx_queue+0xe>
	for (prio = 0; prio < CSP_RX_QUEUES; prio++) {
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	ddea      	ble.n	8001ef8 <csp_conn_flush_rx_queue+0x1c>
#if (CSP_USE_QOS)
	int event;
	while (csp_queue_dequeue(conn->rx_event, &event, 0) == CSP_QUEUE_OK);
#endif

	return CSP_ERR_NONE;
 8001f22:	2300      	movs	r3, #0

}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <csp_conn_allocate>:

csp_conn_t * csp_conn_allocate(csp_conn_type_t type) {
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]

	static uint8_t csp_conn_last_given = 0;

	if (csp_bin_sem_wait(&conn_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 8001f36:	f04f 31ff 	mov.w	r1, #4294967295
 8001f3a:	4838      	ldr	r0, [pc, #224]	@ (800201c <csp_conn_allocate+0xf0>)
 8001f3c:	f7ff fbca 	bl	80016d4 <csp_bin_sem_wait>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d009      	beq.n	8001f5a <csp_conn_allocate+0x2e>
		csp_log_error("Failed to lock conn array");
 8001f46:	4b36      	ldr	r3, [pc, #216]	@ (8002020 <csp_conn_allocate+0xf4>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <csp_conn_allocate+0x2a>
 8001f4e:	4935      	ldr	r1, [pc, #212]	@ (8002024 <csp_conn_allocate+0xf8>)
 8001f50:	2000      	movs	r0, #0
 8001f52:	f000 fa05 	bl	8002360 <do_csp_debug>
		return NULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	e05b      	b.n	8002012 <csp_conn_allocate+0xe6>
	}

	/* Search for free connection */
	csp_conn_t * conn = NULL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
	int i = csp_conn_last_given;
 8001f5e:	4b32      	ldr	r3, [pc, #200]	@ (8002028 <csp_conn_allocate+0xfc>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	613b      	str	r3, [r7, #16]
	for (int j = 0; j < csp_conf.conn_max; j++) {
 8001f64:	2300      	movs	r3, #0
 8001f66:	60fb      	str	r3, [r7, #12]
 8001f68:	e019      	b.n	8001f9e <csp_conn_allocate+0x72>
		i = (i + 1) % csp_conf.conn_max;
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	4a2f      	ldr	r2, [pc, #188]	@ (800202c <csp_conn_allocate+0x100>)
 8001f70:	7c12      	ldrb	r2, [r2, #16]
 8001f72:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f76:	fb01 f202 	mul.w	r2, r1, r2
 8001f7a:	1a9b      	subs	r3, r3, r2
 8001f7c:	613b      	str	r3, [r7, #16]
		conn = &arr_conn[i];
 8001f7e:	4b2c      	ldr	r3, [pc, #176]	@ (8002030 <csp_conn_allocate+0x104>)
 8001f80:	6819      	ldr	r1, [r3, #0]
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	4613      	mov	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	1a9b      	subs	r3, r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	440b      	add	r3, r1
 8001f8e:	617b      	str	r3, [r7, #20]
		if (conn->state == CONN_CLOSED) {
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	785b      	ldrb	r3, [r3, #1]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d009      	beq.n	8001fac <csp_conn_allocate+0x80>
	for (int j = 0; j < csp_conf.conn_max; j++) {
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	60fb      	str	r3, [r7, #12]
 8001f9e:	4b23      	ldr	r3, [pc, #140]	@ (800202c <csp_conn_allocate+0x100>)
 8001fa0:	7c1b      	ldrb	r3, [r3, #16]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	dbdf      	blt.n	8001f6a <csp_conn_allocate+0x3e>
 8001faa:	e000      	b.n	8001fae <csp_conn_allocate+0x82>
			break;
 8001fac:	bf00      	nop
		}
	}

	if (conn && (conn->state == CONN_CLOSED)) {
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d01a      	beq.n	8001fea <csp_conn_allocate+0xbe>
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	785b      	ldrb	r3, [r3, #1]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d116      	bne.n	8001fea <csp_conn_allocate+0xbe>
		conn->idin.ext = 0;
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	605a      	str	r2, [r3, #4]
		conn->idout.ext = 0;
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
		conn->socket = NULL;
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	611a      	str	r2, [r3, #16]
		conn->timestamp = 0;
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	615a      	str	r2, [r3, #20]
		conn->type = type;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	79fa      	ldrb	r2, [r7, #7]
 8001fd8:	701a      	strb	r2, [r3, #0]
		conn->state = CONN_OPEN;
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	705a      	strb	r2, [r3, #1]
		csp_conn_last_given = i;
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	4b10      	ldr	r3, [pc, #64]	@ (8002028 <csp_conn_allocate+0xfc>)
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	e001      	b.n	8001fee <csp_conn_allocate+0xc2>
	} else {
		// no free connections
		conn = NULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
	}

	csp_bin_sem_post(&conn_lock);
 8001fee:	480b      	ldr	r0, [pc, #44]	@ (800201c <csp_conn_allocate+0xf0>)
 8001ff0:	f7ff fb96 	bl	8001720 <csp_bin_sem_post>

	if (conn == NULL) {
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10a      	bne.n	8002010 <csp_conn_allocate+0xe4>
		csp_log_error("No free connections, max %u", csp_conf.conn_max);
 8001ffa:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <csp_conn_allocate+0xf4>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d006      	beq.n	8002010 <csp_conn_allocate+0xe4>
 8002002:	4b0a      	ldr	r3, [pc, #40]	@ (800202c <csp_conn_allocate+0x100>)
 8002004:	7c1b      	ldrb	r3, [r3, #16]
 8002006:	461a      	mov	r2, r3
 8002008:	490a      	ldr	r1, [pc, #40]	@ (8002034 <csp_conn_allocate+0x108>)
 800200a:	2000      	movs	r0, #0
 800200c:	f000 f9a8 	bl	8002360 <do_csp_debug>
	}

	return conn;
 8002010:	697b      	ldr	r3, [r7, #20]

}
 8002012:	4618      	mov	r0, r3
 8002014:	3718      	adds	r7, #24
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	2400018c 	.word	0x2400018c
 8002020:	24000008 	.word	0x24000008
 8002024:	0800b6fc 	.word	0x0800b6fc
 8002028:	24000198 	.word	0x24000198
 800202c:	240001a4 	.word	0x240001a4
 8002030:	24000188 	.word	0x24000188
 8002034:	0800b718 	.word	0x0800b718

08002038 <csp_conn_new>:

csp_conn_t * csp_conn_new(csp_id_t idin, csp_id_t idout) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]

	/* Allocate connection structure */
	csp_conn_t * conn = csp_conn_allocate(CONN_CLIENT);
 8002042:	2000      	movs	r0, #0
 8002044:	f7ff ff72 	bl	8001f2c <csp_conn_allocate>
 8002048:	60f8      	str	r0, [r7, #12]

	if (conn) {
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00d      	beq.n	800206c <csp_conn_new+0x34>
		/* No lock is needed here, because nobody else *
		 * has a reference to this connection yet.     */
		conn->idin.ext = idin.ext;
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	605a      	str	r2, [r3, #4]
		conn->idout.ext = idout.ext;
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	609a      	str	r2, [r3, #8]
		conn->timestamp = csp_get_ms();
 800205c:	f7ff fc0a 	bl	8001874 <csp_get_ms>
 8002060:	4602      	mov	r2, r0
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	615a      	str	r2, [r3, #20]

		/* Ensure connection queue is empty */
		csp_conn_flush_rx_queue(conn);
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f7ff ff38 	bl	8001edc <csp_conn_flush_rx_queue>
	}

	return conn;
 800206c:	68fb      	ldr	r3, [r7, #12]

}
 800206e:	4618      	mov	r0, r3
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <csp_close>:

int csp_close(csp_conn_t * conn) {
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
    return csp_conn_close(conn, CSP_RDP_CLOSED_BY_USERSPACE);
 800207e:	2101      	movs	r1, #1
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f000 f805 	bl	8002090 <csp_conn_close>
 8002086:	4603      	mov	r3, r0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <csp_conn_close>:

int csp_conn_close(csp_conn_t * conn, uint8_t closed_by) {
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	460b      	mov	r3, r1
 800209a:	70fb      	strb	r3, [r7, #3]

	if (conn == NULL) {
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <csp_conn_close+0x16>
		return CSP_ERR_NONE;
 80020a2:	2300      	movs	r3, #0
 80020a4:	e040      	b.n	8002128 <csp_conn_close+0x98>
	}

	if (conn->state == CONN_CLOSED) {
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	785b      	ldrb	r3, [r3, #1]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d109      	bne.n	80020c2 <csp_conn_close+0x32>
		csp_log_protocol("Conn already closed");
 80020ae:	4b20      	ldr	r3, [pc, #128]	@ (8002130 <csp_conn_close+0xa0>)
 80020b0:	795b      	ldrb	r3, [r3, #5]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d003      	beq.n	80020be <csp_conn_close+0x2e>
 80020b6:	491f      	ldr	r1, [pc, #124]	@ (8002134 <csp_conn_close+0xa4>)
 80020b8:	2005      	movs	r0, #5
 80020ba:	f000 f951 	bl	8002360 <do_csp_debug>
		return CSP_ERR_NONE;
 80020be:	2300      	movs	r3, #0
 80020c0:	e032      	b.n	8002128 <csp_conn_close+0x98>
		}
	}
#endif

	/* Lock connection array while closing connection */
	if (csp_bin_sem_wait(&conn_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 80020c2:	f04f 31ff 	mov.w	r1, #4294967295
 80020c6:	481c      	ldr	r0, [pc, #112]	@ (8002138 <csp_conn_close+0xa8>)
 80020c8:	f7ff fb04 	bl	80016d4 <csp_bin_sem_wait>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d00a      	beq.n	80020e8 <csp_conn_close+0x58>
		csp_log_error("Failed to lock conn array");
 80020d2:	4b17      	ldr	r3, [pc, #92]	@ (8002130 <csp_conn_close+0xa0>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <csp_conn_close+0x52>
 80020da:	4918      	ldr	r1, [pc, #96]	@ (800213c <csp_conn_close+0xac>)
 80020dc:	2000      	movs	r0, #0
 80020de:	f000 f93f 	bl	8002360 <do_csp_debug>
		return CSP_ERR_TIMEDOUT;
 80020e2:	f06f 0302 	mvn.w	r3, #2
 80020e6:	e01f      	b.n	8002128 <csp_conn_close+0x98>
	}

	/* Set to closed */
	conn->state = CONN_CLOSED;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	705a      	strb	r2, [r3, #1]

	/* Ensure connection queue is empty */
	csp_conn_flush_rx_queue(conn);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff fef4 	bl	8001edc <csp_conn_flush_rx_queue>

        if (conn->socket && (conn->type == CONN_SERVER) && (conn->opts & (CSP_SO_CONN_LESS | CSP_SO_INTERNAL_LISTEN))) {
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	691b      	ldr	r3, [r3, #16]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d011      	beq.n	8002120 <csp_conn_close+0x90>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d10d      	bne.n	8002120 <csp_conn_close+0x90>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	f403 5388 	and.w	r3, r3, #4352	@ 0x1100
 800210c:	2b00      	cmp	r3, #0
 800210e:	d007      	beq.n	8002120 <csp_conn_close+0x90>
		csp_queue_remove(conn->socket);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff fa61 	bl	80015dc <csp_queue_remove>
		conn->socket = NULL;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	611a      	str	r2, [r3, #16]
		csp_rdp_flush_all(conn);
	}
#endif

	/* Unlock connection array */
	csp_bin_sem_post(&conn_lock);
 8002120:	4805      	ldr	r0, [pc, #20]	@ (8002138 <csp_conn_close+0xa8>)
 8002122:	f7ff fafd 	bl	8001720 <csp_bin_sem_post>

	return CSP_ERR_NONE;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	24000008 	.word	0x24000008
 8002134:	0800b734 	.word	0x0800b734
 8002138:	2400018c 	.word	0x2400018c
 800213c:	0800b6fc 	.word	0x0800b6fc

08002140 <csp_connect>:

csp_conn_t * csp_connect(uint8_t prio, uint8_t dest, uint8_t dport, uint32_t timeout, uint32_t opts) {
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	603b      	str	r3, [r7, #0]
 8002148:	4603      	mov	r3, r0
 800214a:	71fb      	strb	r3, [r7, #7]
 800214c:	460b      	mov	r3, r1
 800214e:	71bb      	strb	r3, [r7, #6]
 8002150:	4613      	mov	r3, r2
 8002152:	717b      	strb	r3, [r7, #5]

	/* Force options on all connections */
	opts |= csp_conf.conn_dfl_so;
 8002154:	4b72      	ldr	r3, [pc, #456]	@ (8002320 <csp_connect+0x1e0>)
 8002156:	69db      	ldr	r3, [r3, #28]
 8002158:	6a3a      	ldr	r2, [r7, #32]
 800215a:	4313      	orrs	r3, r2
 800215c:	623b      	str	r3, [r7, #32]

	/* Generate identifier */
	csp_id_t incoming_id, outgoing_id;
	incoming_id.pri = prio;
 800215e:	79fb      	ldrb	r3, [r7, #7]
 8002160:	f003 0303 	and.w	r3, r3, #3
 8002164:	b2da      	uxtb	r2, r3
 8002166:	7bfb      	ldrb	r3, [r7, #15]
 8002168:	f362 1387 	bfi	r3, r2, #6, #2
 800216c:	73fb      	strb	r3, [r7, #15]
	incoming_id.dst = csp_conf.address;
 800216e:	4b6c      	ldr	r3, [pc, #432]	@ (8002320 <csp_connect+0x1e0>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	f003 031f 	and.w	r3, r3, #31
 8002176:	b2da      	uxtb	r2, r3
 8002178:	89fb      	ldrh	r3, [r7, #14]
 800217a:	f362 1308 	bfi	r3, r2, #4, #5
 800217e:	81fb      	strh	r3, [r7, #14]
	incoming_id.src = dest;
 8002180:	79bb      	ldrb	r3, [r7, #6]
 8002182:	f003 031f 	and.w	r3, r3, #31
 8002186:	b2da      	uxtb	r2, r3
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	f362 0345 	bfi	r3, r2, #1, #5
 800218e:	73fb      	strb	r3, [r7, #15]
	incoming_id.sport = dport;
 8002190:	797b      	ldrb	r3, [r7, #5]
 8002192:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002196:	b2da      	uxtb	r2, r3
 8002198:	7b7b      	ldrb	r3, [r7, #13]
 800219a:	f362 0305 	bfi	r3, r2, #0, #6
 800219e:	737b      	strb	r3, [r7, #13]
	incoming_id.flags = 0;
 80021a0:	2300      	movs	r3, #0
 80021a2:	733b      	strb	r3, [r7, #12]
	outgoing_id.pri = prio;
 80021a4:	79fb      	ldrb	r3, [r7, #7]
 80021a6:	f003 0303 	and.w	r3, r3, #3
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	7afb      	ldrb	r3, [r7, #11]
 80021ae:	f362 1387 	bfi	r3, r2, #6, #2
 80021b2:	72fb      	strb	r3, [r7, #11]
	outgoing_id.dst = dest;
 80021b4:	79bb      	ldrb	r3, [r7, #6]
 80021b6:	f003 031f 	and.w	r3, r3, #31
 80021ba:	b2da      	uxtb	r2, r3
 80021bc:	897b      	ldrh	r3, [r7, #10]
 80021be:	f362 1308 	bfi	r3, r2, #4, #5
 80021c2:	817b      	strh	r3, [r7, #10]
	outgoing_id.src = csp_conf.address;
 80021c4:	4b56      	ldr	r3, [pc, #344]	@ (8002320 <csp_connect+0x1e0>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	7afb      	ldrb	r3, [r7, #11]
 80021d0:	f362 0345 	bfi	r3, r2, #1, #5
 80021d4:	72fb      	strb	r3, [r7, #11]
	outgoing_id.dport = dport;
 80021d6:	797b      	ldrb	r3, [r7, #5]
 80021d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	f362 3393 	bfi	r3, r2, #14, #6
 80021e4:	60bb      	str	r3, [r7, #8]
	outgoing_id.flags = 0;
 80021e6:	2300      	movs	r3, #0
 80021e8:	723b      	strb	r3, [r7, #8]

	/* Set connection options */
	if (opts & CSP_O_NOCRC32) {
 80021ea:	6a3b      	ldr	r3, [r7, #32]
 80021ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d003      	beq.n	80021fc <csp_connect+0xbc>
		opts &= ~CSP_O_CRC32;
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021fa:	623b      	str	r3, [r7, #32]
	}

	if (opts & CSP_O_RDP) {
 80021fc:	6a3b      	ldr	r3, [r7, #32]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	d009      	beq.n	800221a <csp_connect+0xda>
#if (CSP_USE_RDP)
		incoming_id.flags |= CSP_FRDP;
		outgoing_id.flags |= CSP_FRDP;
#else
		csp_log_error("Attempt to create RDP connection, but CSP was compiled without RDP support");
 8002206:	4b47      	ldr	r3, [pc, #284]	@ (8002324 <csp_connect+0x1e4>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <csp_connect+0xd6>
 800220e:	4946      	ldr	r1, [pc, #280]	@ (8002328 <csp_connect+0x1e8>)
 8002210:	2000      	movs	r0, #0
 8002212:	f000 f8a5 	bl	8002360 <do_csp_debug>
		return NULL;
 8002216:	2300      	movs	r3, #0
 8002218:	e07e      	b.n	8002318 <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_HMAC) {
 800221a:	6a3b      	ldr	r3, [r7, #32]
 800221c:	f003 0304 	and.w	r3, r3, #4
 8002220:	2b00      	cmp	r3, #0
 8002222:	d009      	beq.n	8002238 <csp_connect+0xf8>
#if (CSP_USE_HMAC)
		outgoing_id.flags |= CSP_FHMAC;
		incoming_id.flags |= CSP_FHMAC;
#else
		csp_log_error("Attempt to create HMAC authenticated connection, but CSP was compiled without HMAC support");
 8002224:	4b3f      	ldr	r3, [pc, #252]	@ (8002324 <csp_connect+0x1e4>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d003      	beq.n	8002234 <csp_connect+0xf4>
 800222c:	493f      	ldr	r1, [pc, #252]	@ (800232c <csp_connect+0x1ec>)
 800222e:	2000      	movs	r0, #0
 8002230:	f000 f896 	bl	8002360 <do_csp_debug>
		return NULL;
 8002234:	2300      	movs	r3, #0
 8002236:	e06f      	b.n	8002318 <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_XTEA) {
 8002238:	6a3b      	ldr	r3, [r7, #32]
 800223a:	f003 0310 	and.w	r3, r3, #16
 800223e:	2b00      	cmp	r3, #0
 8002240:	d009      	beq.n	8002256 <csp_connect+0x116>
#if (CSP_USE_XTEA)
		outgoing_id.flags |= CSP_FXTEA;
		incoming_id.flags |= CSP_FXTEA;
#else
		csp_log_error("Attempt to create XTEA encrypted connection, but CSP was compiled without XTEA support");
 8002242:	4b38      	ldr	r3, [pc, #224]	@ (8002324 <csp_connect+0x1e4>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <csp_connect+0x112>
 800224a:	4939      	ldr	r1, [pc, #228]	@ (8002330 <csp_connect+0x1f0>)
 800224c:	2000      	movs	r0, #0
 800224e:	f000 f887 	bl	8002360 <do_csp_debug>
		return NULL;
 8002252:	2300      	movs	r3, #0
 8002254:	e060      	b.n	8002318 <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_CRC32) {
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800225c:	2b00      	cmp	r3, #0
 800225e:	d009      	beq.n	8002274 <csp_connect+0x134>
#if (CSP_USE_CRC32)
		outgoing_id.flags |= CSP_FCRC32;
		incoming_id.flags |= CSP_FCRC32;
#else
		csp_log_error("Attempt to create CRC32 validated connection, but CSP was compiled without CRC32 support");
 8002260:	4b30      	ldr	r3, [pc, #192]	@ (8002324 <csp_connect+0x1e4>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d003      	beq.n	8002270 <csp_connect+0x130>
 8002268:	4932      	ldr	r1, [pc, #200]	@ (8002334 <csp_connect+0x1f4>)
 800226a:	2000      	movs	r0, #0
 800226c:	f000 f878 	bl	8002360 <do_csp_debug>
		return NULL;
 8002270:	2300      	movs	r3, #0
 8002272:	e051      	b.n	8002318 <csp_connect+0x1d8>
#endif
	}

	/* Find an unused ephemeral port */
	csp_conn_t * conn = NULL;
 8002274:	2300      	movs	r3, #0
 8002276:	617b      	str	r3, [r7, #20]

	/* Wait for sport lock - note that csp_conn_new(..) is called inside the lock! */
	if (csp_bin_sem_wait(&sport_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 8002278:	f04f 31ff 	mov.w	r1, #4294967295
 800227c:	482e      	ldr	r0, [pc, #184]	@ (8002338 <csp_connect+0x1f8>)
 800227e:	f7ff fa29 	bl	80016d4 <csp_bin_sem_wait>
 8002282:	4603      	mov	r3, r0
 8002284:	2b01      	cmp	r3, #1
 8002286:	d001      	beq.n	800228c <csp_connect+0x14c>
		return NULL;
 8002288:	2300      	movs	r3, #0
 800228a:	e045      	b.n	8002318 <csp_connect+0x1d8>
	}

	const uint8_t start = sport;
 800228c:	4b2b      	ldr	r3, [pc, #172]	@ (800233c <csp_connect+0x1fc>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	74fb      	strb	r3, [r7, #19]
	while (++sport != start) {
 8002292:	e02a      	b.n	80022ea <csp_connect+0x1aa>
		if (sport > CSP_ID_PORT_MAX)
 8002294:	4b29      	ldr	r3, [pc, #164]	@ (800233c <csp_connect+0x1fc>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b3f      	cmp	r3, #63	@ 0x3f
 800229a:	d905      	bls.n	80022a8 <csp_connect+0x168>
			sport = csp_conf.port_max_bind + 1;
 800229c:	4b20      	ldr	r3, [pc, #128]	@ (8002320 <csp_connect+0x1e0>)
 800229e:	7cdb      	ldrb	r3, [r3, #19]
 80022a0:	3301      	adds	r3, #1
 80022a2:	b2da      	uxtb	r2, r3
 80022a4:	4b25      	ldr	r3, [pc, #148]	@ (800233c <csp_connect+0x1fc>)
 80022a6:	701a      	strb	r2, [r3, #0]

		outgoing_id.sport = sport;
 80022a8:	4b24      	ldr	r3, [pc, #144]	@ (800233c <csp_connect+0x1fc>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	7a7b      	ldrb	r3, [r7, #9]
 80022b4:	f362 0305 	bfi	r3, r2, #0, #6
 80022b8:	727b      	strb	r3, [r7, #9]
		incoming_id.dport = sport;
 80022ba:	4b20      	ldr	r3, [pc, #128]	@ (800233c <csp_connect+0x1fc>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022c2:	b2da      	uxtb	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f362 3393 	bfi	r3, r2, #14, #6
 80022ca:	60fb      	str	r3, [r7, #12]

		/* Match on destination port of _incoming_ identifier */
		if (csp_conn_find(incoming_id.ext, CSP_ID_DPORT_MASK) == NULL) {
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f44f 217c 	mov.w	r1, #1032192	@ 0xfc000
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff fdc8 	bl	8001e68 <csp_conn_find>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d105      	bne.n	80022ea <csp_connect+0x1aa>
			/* Break - we found an unused ephemeral port
                           allocate connection while locked to mark port in use */
			conn = csp_conn_new(incoming_id, outgoing_id);
 80022de:	68b9      	ldr	r1, [r7, #8]
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f7ff fea9 	bl	8002038 <csp_conn_new>
 80022e6:	6178      	str	r0, [r7, #20]
			break;
 80022e8:	e00a      	b.n	8002300 <csp_connect+0x1c0>
	while (++sport != start) {
 80022ea:	4b14      	ldr	r3, [pc, #80]	@ (800233c <csp_connect+0x1fc>)
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	3301      	adds	r3, #1
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	4b12      	ldr	r3, [pc, #72]	@ (800233c <csp_connect+0x1fc>)
 80022f4:	701a      	strb	r2, [r3, #0]
 80022f6:	4b11      	ldr	r3, [pc, #68]	@ (800233c <csp_connect+0x1fc>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	7cfa      	ldrb	r2, [r7, #19]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d1c9      	bne.n	8002294 <csp_connect+0x154>
		}
	}

	/* Post sport lock */
	csp_bin_sem_post(&sport_lock);
 8002300:	480d      	ldr	r0, [pc, #52]	@ (8002338 <csp_connect+0x1f8>)
 8002302:	f7ff fa0d 	bl	8001720 <csp_bin_sem_post>

	if (conn == NULL) {
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d101      	bne.n	8002310 <csp_connect+0x1d0>
		return NULL;
 800230c:	2300      	movs	r3, #0
 800230e:	e003      	b.n	8002318 <csp_connect+0x1d8>
	}

	/* Set connection options */
	conn->opts = opts;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	6a3a      	ldr	r2, [r7, #32]
 8002314:	619a      	str	r2, [r3, #24]
		}
	}
#endif

	/* We have a successful connection */
	return conn;
 8002316:	697b      	ldr	r3, [r7, #20]

}
 8002318:	4618      	mov	r0, r3
 800231a:	3718      	adds	r7, #24
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	240001a4 	.word	0x240001a4
 8002324:	24000008 	.word	0x24000008
 8002328:	0800b748 	.word	0x0800b748
 800232c:	0800b794 	.word	0x0800b794
 8002330:	0800b7f0 	.word	0x0800b7f0
 8002334:	0800b848 	.word	0x0800b848
 8002338:	24000194 	.word	0x24000194
 800233c:	24000190 	.word	0x24000190

08002340 <csp_conn_dport>:

int csp_conn_dport(csp_conn_t * conn) {
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]

	return conn->idin.dport;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f3c3 3385 	ubfx	r3, r3, #14, #6
 8002350:	b2db      	uxtb	r3, r3

}
 8002352:	4618      	mov	r0, r3
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
	...

08002360 <do_csp_debug>:
void csp_debug_hook_set(csp_debug_hook_func_t f) {

	csp_debug_hook_func = f;
}

void do_csp_debug(csp_debug_level_t level, const char *format, ...) {
 8002360:	b40e      	push	{r1, r2, r3}
 8002362:	b580      	push	{r7, lr}
 8002364:	b085      	sub	sp, #20
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	71fb      	strb	r3, [r7, #7]

	int color = COLOR_RESET;
 800236c:	23f0      	movs	r3, #240	@ 0xf0
 800236e:	60fb      	str	r3, [r7, #12]
	va_list args;

	/* Don't print anything if log level is disabled */
	if (level > CSP_LOCK || !csp_debug_level_enabled[level])
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	2b06      	cmp	r3, #6
 8002374:	d84f      	bhi.n	8002416 <do_csp_debug+0xb6>
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	4a2b      	ldr	r2, [pc, #172]	@ (8002428 <do_csp_debug+0xc8>)
 800237a:	5cd3      	ldrb	r3, [r2, r3]
 800237c:	f083 0301 	eor.w	r3, r3, #1
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	d147      	bne.n	8002416 <do_csp_debug+0xb6>
		return;

	switch(level) {
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	2b06      	cmp	r3, #6
 800238a:	d846      	bhi.n	800241a <do_csp_debug+0xba>
 800238c:	a201      	add	r2, pc, #4	@ (adr r2, 8002394 <do_csp_debug+0x34>)
 800238e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002392:	bf00      	nop
 8002394:	080023b7 	.word	0x080023b7
 8002398:	080023bd 	.word	0x080023bd
 800239c:	080023b1 	.word	0x080023b1
 80023a0:	080023c3 	.word	0x080023c3
 80023a4:	080023c9 	.word	0x080023c9
 80023a8:	080023cf 	.word	0x080023cf
 80023ac:	080023d5 	.word	0x080023d5
	case CSP_INFO:
		color = COLOR_GREEN | COLOR_BOLD;
 80023b0:	2313      	movs	r3, #19
 80023b2:	60fb      	str	r3, [r7, #12]
		break;
 80023b4:	e011      	b.n	80023da <do_csp_debug+0x7a>
	case CSP_ERROR:
		color = COLOR_RED | COLOR_BOLD;
 80023b6:	2312      	movs	r3, #18
 80023b8:	60fb      	str	r3, [r7, #12]
		break;
 80023ba:	e00e      	b.n	80023da <do_csp_debug+0x7a>
	case CSP_WARN:
		color = COLOR_YELLOW | COLOR_BOLD;
 80023bc:	2314      	movs	r3, #20
 80023be:	60fb      	str	r3, [r7, #12]
		break;
 80023c0:	e00b      	b.n	80023da <do_csp_debug+0x7a>
	case CSP_BUFFER:
		color = COLOR_MAGENTA;
 80023c2:	2306      	movs	r3, #6
 80023c4:	60fb      	str	r3, [r7, #12]
		break;
 80023c6:	e008      	b.n	80023da <do_csp_debug+0x7a>
	case CSP_PACKET:
		color = COLOR_GREEN;
 80023c8:	2303      	movs	r3, #3
 80023ca:	60fb      	str	r3, [r7, #12]
		break;
 80023cc:	e005      	b.n	80023da <do_csp_debug+0x7a>
	case CSP_PROTOCOL:
		color = COLOR_BLUE;
 80023ce:	2305      	movs	r3, #5
 80023d0:	60fb      	str	r3, [r7, #12]
		break;
 80023d2:	e002      	b.n	80023da <do_csp_debug+0x7a>
	case CSP_LOCK:
		color = COLOR_CYAN;
 80023d4:	2307      	movs	r3, #7
 80023d6:	60fb      	str	r3, [r7, #12]
		break;
 80023d8:	bf00      	nop
	default:
		return;
	}

	va_start(args, format);
 80023da:	f107 0320 	add.w	r3, r7, #32
 80023de:	60bb      	str	r3, [r7, #8]

	/* If csp_debug_hook symbol is defined, pass on the message.
	 * Otherwise, just print with pretty colors ... */
	if (csp_debug_hook_func) {
 80023e0:	4b12      	ldr	r3, [pc, #72]	@ (800242c <do_csp_debug+0xcc>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d006      	beq.n	80023f6 <do_csp_debug+0x96>
		csp_debug_hook_func(level, format, args);
 80023e8:	4b10      	ldr	r3, [pc, #64]	@ (800242c <do_csp_debug+0xcc>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	79f8      	ldrb	r0, [r7, #7]
 80023ee:	68ba      	ldr	r2, [r7, #8]
 80023f0:	69f9      	ldr	r1, [r7, #28]
 80023f2:	4798      	blx	r3
 80023f4:	e012      	b.n	800241c <do_csp_debug+0xbc>
	} else {
		csp_sys_set_color(color);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff f9b2 	bl	8001764 <csp_sys_set_color>
                printf("%u.%06u ", ts.tv_sec, ts.tv_nsec / 1000U);
#endif
#ifdef __AVR__
		vfprintf_P(stdout, format, args);
#else
		vprintf(format, args);
 8002400:	68b9      	ldr	r1, [r7, #8]
 8002402:	69f8      	ldr	r0, [r7, #28]
 8002404:	f008 f968 	bl	800a6d8 <viprintf>
#endif
		printf("\r\n");
 8002408:	4809      	ldr	r0, [pc, #36]	@ (8002430 <do_csp_debug+0xd0>)
 800240a:	f008 f919 	bl	800a640 <puts>
		csp_sys_set_color(COLOR_RESET);
 800240e:	20f0      	movs	r0, #240	@ 0xf0
 8002410:	f7ff f9a8 	bl	8001764 <csp_sys_set_color>
 8002414:	e002      	b.n	800241c <do_csp_debug+0xbc>
		return;
 8002416:	bf00      	nop
 8002418:	e000      	b.n	800241c <do_csp_debug+0xbc>
		return;
 800241a:	bf00      	nop
	}

	va_end(args);
}
 800241c:	3714      	adds	r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002424:	b003      	add	sp, #12
 8002426:	4770      	bx	lr
 8002428:	24000008 	.word	0x24000008
 800242c:	2400019c 	.word	0x2400019c
 8002430:	0800b904 	.word	0x0800b904

08002434 <csp_hton16>:
*/

#include <csp/csp_endian.h>

/* Convert 16-bit number from host byte order to network byte order */
inline uint16_t __attribute__ ((__const__)) csp_hton16(uint16_t h16) {
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	80fb      	strh	r3, [r7, #6]
#if (CSP_BIG_ENDIAN)
	return h16;
#else
	return (((h16 & 0xff00) >> 8) |
 800243e:	88fb      	ldrh	r3, [r7, #6]
 8002440:	0a1b      	lsrs	r3, r3, #8
 8002442:	b29b      	uxth	r3, r3
 8002444:	b21a      	sxth	r2, r3
 8002446:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800244a:	021b      	lsls	r3, r3, #8
 800244c:	b21b      	sxth	r3, r3
 800244e:	4313      	orrs	r3, r2
 8002450:	b21b      	sxth	r3, r3
 8002452:	b29b      	uxth	r3, r3
			((h16 & 0x00ff) << 8));
#endif
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <csp_ntoh16>:

/* Convert 16-bit number from network byte order to host byte order */
inline uint16_t __attribute__ ((__const__)) csp_ntoh16(uint16_t n16) {
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	80fb      	strh	r3, [r7, #6]
	return csp_hton16(n16);
 800246a:	88fb      	ldrh	r3, [r7, #6]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ffe1 	bl	8002434 <csp_hton16>
 8002472:	4603      	mov	r3, r0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <csp_hton32>:

/* Convert 32-bit number from host byte order to network byte order */
inline uint32_t __attribute__ ((__const__)) csp_hton32(uint32_t h32) {
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
#if (CSP_BIG_ENDIAN)
	return h32;
#else
	return (((h32 & 0xff000000) >> 24) |
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	0e1a      	lsrs	r2, r3, #24
			((h32 & 0x000000ff) << 24) |
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	061b      	lsls	r3, r3, #24
	return (((h32 & 0xff000000) >> 24) |
 800248c:	431a      	orrs	r2, r3
			((h32 & 0x0000ff00) <<  8) |
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	021b      	lsls	r3, r3, #8
 8002492:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
			((h32 & 0x000000ff) << 24) |
 8002496:	431a      	orrs	r2, r3
			((h32 & 0x00ff0000) >>  8));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	0a1b      	lsrs	r3, r3, #8
 800249c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
			((h32 & 0x0000ff00) <<  8) |
 80024a0:	4313      	orrs	r3, r2
#endif
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <csp_ntoh32>:

/* Convert 32-bit number from network byte order to host byte order */
inline uint32_t __attribute__ ((__const__)) csp_ntoh32(uint32_t n32) {
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b082      	sub	sp, #8
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
	return csp_hton32(n32);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7ff ffe0 	bl	800247c <csp_hton32>
 80024bc:	4603      	mov	r3, r0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
	...

080024c8 <csp_iflist_add>:
		ifc = ifc->next;
	}
	return ifc;
}

int csp_iflist_add(csp_iface_t *ifc) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]

	ifc->next = NULL;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	63da      	str	r2, [r3, #60]	@ 0x3c

	/* Add interface to pool */
	if (interfaces == NULL) {
 80024d6:	4b18      	ldr	r3, [pc, #96]	@ (8002538 <csp_iflist_add+0x70>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d103      	bne.n	80024e6 <csp_iflist_add+0x1e>
		/* This is the first interface to be added */
		interfaces = ifc;
 80024de:	4a16      	ldr	r2, [pc, #88]	@ (8002538 <csp_iflist_add+0x70>)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6013      	str	r3, [r2, #0]
 80024e4:	e022      	b.n	800252c <csp_iflist_add+0x64>
	} else {
		/* Insert interface last if not already in pool */
		csp_iface_t * last = NULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 80024ea:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <csp_iflist_add+0x70>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	60bb      	str	r3, [r7, #8]
 80024f0:	e016      	b.n	8002520 <csp_iflist_add+0x58>
			if ((i == ifc) || (strncasecmp(ifc->name, i->name, CSP_IFLIST_NAME_MAX) == 0)) {
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d00a      	beq.n	8002510 <csp_iflist_add+0x48>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6818      	ldr	r0, [r3, #0]
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	220a      	movs	r2, #10
 8002504:	4619      	mov	r1, r3
 8002506:	f008 f98d 	bl	800a824 <strncasecmp>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d102      	bne.n	8002516 <csp_iflist_add+0x4e>
				return CSP_ERR_ALREADY;
 8002510:	f06f 0306 	mvn.w	r3, #6
 8002514:	e00b      	b.n	800252e <csp_iflist_add+0x66>
			}
			last = i;
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800251e:	60bb      	str	r3, [r7, #8]
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1e5      	bne.n	80024f2 <csp_iflist_add+0x2a>
		}

		last->next = ifc;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	63da      	str	r2, [r3, #60]	@ 0x3c
	}

	return CSP_ERR_NONE;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	240001a0 	.word	0x240001a0

0800253c <csp_route_set>:
   @param[in] dest_address destination address.
   @param[in] ifc interface.
   @param[in] via assosicated via address.
   @return #CSP_ERR_NONE on success, or an error code.
*/
static inline int csp_route_set(uint8_t dest_address, csp_iface_t *ifc, uint8_t via) {
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	6039      	str	r1, [r7, #0]
 8002546:	71fb      	strb	r3, [r7, #7]
 8002548:	4613      	mov	r3, r2
 800254a:	71bb      	strb	r3, [r7, #6]
    return csp_rtable_set(dest_address, CSP_ID_HOST_SIZE, ifc, via);
 800254c:	79bb      	ldrb	r3, [r7, #6]
 800254e:	79f8      	ldrb	r0, [r7, #7]
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	2105      	movs	r1, #5
 8002554:	f001 fa1e 	bl	8003994 <csp_rtable_set>
 8002558:	4603      	mov	r3, r0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <csp_init>:
uint8_t csp_get_address(void) {

	return csp_conf.address;
}

int csp_init(const csp_conf_t * conf) {
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

	/* make offset first time, so uptime is counted from process/task boot */
	csp_get_uptime_s();
 800256c:	f7fe ffdc 	bl	8001528 <csp_get_uptime_s>

	/* Make a copy of the configuration
	 * The copy is kept hidden for the user in csp_init.h
	 * Configuration cannot be changed after calling init
	 * unless specific get/set functions are made */
	memcpy(&csp_conf, conf, sizeof(csp_conf));
 8002570:	2220      	movs	r2, #32
 8002572:	6879      	ldr	r1, [r7, #4]
 8002574:	481b      	ldr	r0, [pc, #108]	@ (80025e4 <csp_init+0x80>)
 8002576:	f008 f9e8 	bl	800a94a <memcpy>

	int ret = csp_buffer_init();
 800257a:	f7ff f997 	bl	80018ac <csp_buffer_init>
 800257e:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <csp_init+0x26>
		return ret;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	e027      	b.n	80025da <csp_init+0x76>
	}

	ret = csp_conn_init();
 800258a:	f7ff fbbb 	bl	8001d04 <csp_conn_init>
 800258e:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <csp_init+0x36>
		return ret;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	e01f      	b.n	80025da <csp_init+0x76>
	}

	ret = csp_port_init();
 800259a:	f000 fa4f 	bl	8002a3c <csp_port_init>
 800259e:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <csp_init+0x46>
		return ret;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	e017      	b.n	80025da <csp_init+0x76>
	}

	ret = csp_qfifo_init();
 80025aa:	f000 faed 	bl	8002b88 <csp_qfifo_init>
 80025ae:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <csp_init+0x56>
		return ret;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	e00f      	b.n	80025da <csp_init+0x76>
	}

	/* Loopback */
	csp_iflist_add(&csp_if_lo);
 80025ba:	480b      	ldr	r0, [pc, #44]	@ (80025e8 <csp_init+0x84>)
 80025bc:	f7ff ff84 	bl	80024c8 <csp_iflist_add>

	/* Register loopback route */
	csp_route_set(csp_conf.address, &csp_if_lo, CSP_NO_VIA_ADDRESS);
 80025c0:	4b08      	ldr	r3, [pc, #32]	@ (80025e4 <csp_init+0x80>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	22ff      	movs	r2, #255	@ 0xff
 80025c6:	4908      	ldr	r1, [pc, #32]	@ (80025e8 <csp_init+0x84>)
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ffb7 	bl	800253c <csp_route_set>

	/* Also register loopback as default, until user redefines default route */
	csp_route_set(CSP_DEFAULT_ROUTE, &csp_if_lo, CSP_NO_VIA_ADDRESS);
 80025ce:	22ff      	movs	r2, #255	@ 0xff
 80025d0:	4905      	ldr	r1, [pc, #20]	@ (80025e8 <csp_init+0x84>)
 80025d2:	2020      	movs	r0, #32
 80025d4:	f7ff ffb2 	bl	800253c <csp_route_set>

	return CSP_ERR_NONE;
 80025d8:	2300      	movs	r3, #0

}
 80025da:	4618      	mov	r0, r3
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	240001a4 	.word	0x240001a4
 80025e8:	24000010 	.word	0x24000010

080025ec <csp_socket>:

#if (CSP_USE_PROMISC)
extern csp_queue_handle_t csp_promisc_queue;
#endif

csp_socket_t * csp_socket(uint32_t opts) {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
	
	/* Validate socket options */
#if (CSP_USE_RDP == 0)
	if (opts & CSP_SO_RDPREQ) {
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d009      	beq.n	8002612 <csp_socket+0x26>
		csp_log_error("Attempt to create socket that requires RDP, but CSP was compiled without RDP support");
 80025fe:	4b38      	ldr	r3, [pc, #224]	@ (80026e0 <csp_socket+0xf4>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d003      	beq.n	800260e <csp_socket+0x22>
 8002606:	4937      	ldr	r1, [pc, #220]	@ (80026e4 <csp_socket+0xf8>)
 8002608:	2000      	movs	r0, #0
 800260a:	f7ff fea9 	bl	8002360 <do_csp_debug>
		return NULL;
 800260e:	2300      	movs	r3, #0
 8002610:	e062      	b.n	80026d8 <csp_socket+0xec>
	}
#endif

#if (CSP_USE_XTEA == 0)
	if (opts & CSP_SO_XTEAREQ) {
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f003 0310 	and.w	r3, r3, #16
 8002618:	2b00      	cmp	r3, #0
 800261a:	d009      	beq.n	8002630 <csp_socket+0x44>
		csp_log_error("Attempt to create socket that requires XTEA, but CSP was compiled without XTEA support");
 800261c:	4b30      	ldr	r3, [pc, #192]	@ (80026e0 <csp_socket+0xf4>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d003      	beq.n	800262c <csp_socket+0x40>
 8002624:	4930      	ldr	r1, [pc, #192]	@ (80026e8 <csp_socket+0xfc>)
 8002626:	2000      	movs	r0, #0
 8002628:	f7ff fe9a 	bl	8002360 <do_csp_debug>
		return NULL;
 800262c:	2300      	movs	r3, #0
 800262e:	e053      	b.n	80026d8 <csp_socket+0xec>
	}
#endif

#if (CSP_USE_HMAC == 0)
	if (opts & CSP_SO_HMACREQ) {
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f003 0304 	and.w	r3, r3, #4
 8002636:	2b00      	cmp	r3, #0
 8002638:	d009      	beq.n	800264e <csp_socket+0x62>
		csp_log_error("Attempt to create socket that requires HMAC, but CSP was compiled without HMAC support");
 800263a:	4b29      	ldr	r3, [pc, #164]	@ (80026e0 <csp_socket+0xf4>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <csp_socket+0x5e>
 8002642:	492a      	ldr	r1, [pc, #168]	@ (80026ec <csp_socket+0x100>)
 8002644:	2000      	movs	r0, #0
 8002646:	f7ff fe8b 	bl	8002360 <do_csp_debug>
		return NULL;
 800264a:	2300      	movs	r3, #0
 800264c:	e044      	b.n	80026d8 <csp_socket+0xec>
	} 
#endif

#if (CSP_USE_CRC32 == 0)
	if (opts & CSP_SO_CRC32REQ) {
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002654:	2b00      	cmp	r3, #0
 8002656:	d009      	beq.n	800266c <csp_socket+0x80>
		csp_log_error("Attempt to create socket that requires CRC32, but CSP was compiled without CRC32 support");
 8002658:	4b21      	ldr	r3, [pc, #132]	@ (80026e0 <csp_socket+0xf4>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <csp_socket+0x7c>
 8002660:	4923      	ldr	r1, [pc, #140]	@ (80026f0 <csp_socket+0x104>)
 8002662:	2000      	movs	r0, #0
 8002664:	f7ff fe7c 	bl	8002360 <do_csp_debug>
		return NULL;
 8002668:	2300      	movs	r3, #0
 800266a:	e035      	b.n	80026d8 <csp_socket+0xec>
	} 
#endif
	
	/* Drop packet if reserved flags are set */
	if (opts & ~(CSP_SO_RDPREQ | CSP_SO_XTEAREQ | CSP_SO_HMACREQ | CSP_SO_CRC32REQ | CSP_SO_CONN_LESS)) {
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	4b21      	ldr	r3, [pc, #132]	@ (80026f4 <csp_socket+0x108>)
 8002670:	4013      	ands	r3, r2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d009      	beq.n	800268a <csp_socket+0x9e>
		csp_log_error("Invalid socket option");
 8002676:	4b1a      	ldr	r3, [pc, #104]	@ (80026e0 <csp_socket+0xf4>)
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <csp_socket+0x9a>
 800267e:	491e      	ldr	r1, [pc, #120]	@ (80026f8 <csp_socket+0x10c>)
 8002680:	2000      	movs	r0, #0
 8002682:	f7ff fe6d 	bl	8002360 <do_csp_debug>
		return NULL;
 8002686:	2300      	movs	r3, #0
 8002688:	e026      	b.n	80026d8 <csp_socket+0xec>
	}

	/* Use CSP buffers instead? */
	csp_socket_t * sock = csp_conn_allocate(CONN_SERVER);
 800268a:	2001      	movs	r0, #1
 800268c:	f7ff fc4e 	bl	8001f2c <csp_conn_allocate>
 8002690:	60f8      	str	r0, [r7, #12]
	if (sock == NULL)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <csp_socket+0xb0>
		return NULL;
 8002698:	2300      	movs	r3, #0
 800269a:	e01d      	b.n	80026d8 <csp_socket+0xec>

	/* If connectionless, init the queue to a pre-defined size
	 * if not, the user must init the queue using csp_listen */
	if (opts & CSP_SO_CONN_LESS) {
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d011      	beq.n	80026ca <csp_socket+0xde>
		sock->socket = csp_queue_create(csp_conf.conn_queue_length, sizeof(csp_packet_t *));
 80026a6:	4b15      	ldr	r3, [pc, #84]	@ (80026fc <csp_socket+0x110>)
 80026a8:	7c5b      	ldrb	r3, [r3, #17]
 80026aa:	2104      	movs	r1, #4
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fe ff85 	bl	80015bc <csp_queue_create>
 80026b2:	4602      	mov	r2, r0
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	611a      	str	r2, [r3, #16]
		if (sock->socket == NULL) {
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d107      	bne.n	80026d0 <csp_socket+0xe4>
			csp_close(sock);
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f7ff fcd8 	bl	8002076 <csp_close>
			return NULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	e006      	b.n	80026d8 <csp_socket+0xec>
                }
	} else {
		sock->socket = NULL;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	611a      	str	r2, [r3, #16]
	}
	sock->opts = opts;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	619a      	str	r2, [r3, #24]

	return sock;
 80026d6:	68fb      	ldr	r3, [r7, #12]

}
 80026d8:	4618      	mov	r0, r3
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	24000008 	.word	0x24000008
 80026e4:	0800b908 	.word	0x0800b908
 80026e8:	0800b960 	.word	0x0800b960
 80026ec:	0800b9b8 	.word	0x0800b9b8
 80026f0:	0800ba10 	.word	0x0800ba10
 80026f4:	fffffeaa 	.word	0xfffffeaa
 80026f8:	0800ba6c 	.word	0x0800ba6c
 80026fc:	240001a4 	.word	0x240001a4

08002700 <csp_accept>:

csp_conn_t * csp_accept(csp_socket_t * sock, uint32_t timeout) {
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]

	if (sock == NULL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <csp_accept+0x14>
		return NULL;
 8002710:	2300      	movs	r3, #0
 8002712:	e013      	b.n	800273c <csp_accept+0x3c>

	if (sock->socket == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d101      	bne.n	8002720 <csp_accept+0x20>
		return NULL;
 800271c:	2300      	movs	r3, #0
 800271e:	e00d      	b.n	800273c <csp_accept+0x3c>

	csp_conn_t * conn;
	if (csp_queue_dequeue(sock->socket, &conn, timeout) == CSP_QUEUE_OK)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	f107 010c 	add.w	r1, r7, #12
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7fe ff86 	bl	800163c <csp_queue_dequeue>
 8002730:	4603      	mov	r3, r0
 8002732:	2b01      	cmp	r3, #1
 8002734:	d101      	bne.n	800273a <csp_accept+0x3a>
		return conn;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	e000      	b.n	800273c <csp_accept+0x3c>

	return NULL;
 800273a:	2300      	movs	r3, #0

}
 800273c:	4618      	mov	r0, r3
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <csp_read>:

csp_packet_t * csp_read(csp_conn_t * conn, uint32_t timeout) {
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]

	csp_packet_t * packet = NULL;
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]

	if ((conn == NULL) || (conn->state != CONN_OPEN)) {
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <csp_read+0x1c>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	785b      	ldrb	r3, [r3, #1]
 800275c:	2b01      	cmp	r3, #1
 800275e:	d001      	beq.n	8002764 <csp_read+0x20>
		return NULL;
 8002760:	2300      	movs	r3, #0
 8002762:	e00d      	b.n	8002780 <csp_read+0x3c>
		if (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK) {
			break;
		}
	}
#else
	if (csp_queue_dequeue(conn->rx_queue[0], &packet, timeout) != CSP_QUEUE_OK) {
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f107 010c 	add.w	r1, r7, #12
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	4618      	mov	r0, r3
 8002770:	f7fe ff64 	bl	800163c <csp_queue_dequeue>
 8002774:	4603      	mov	r3, r0
 8002776:	2b01      	cmp	r3, #1
 8002778:	d001      	beq.n	800277e <csp_read+0x3a>
		return NULL;
 800277a:	2300      	movs	r3, #0
 800277c:	e000      	b.n	8002780 <csp_read+0x3c>
	if ((conn->idin.flags & CSP_FRDP) && conn->rdp.delayed_acks) {
		csp_rdp_check_ack(conn);
	}
#endif

	return packet;
 800277e:	68fb      	ldr	r3, [r7, #12]

}
 8002780:	4618      	mov	r0, r3
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <csp_send_direct>:

int csp_send_direct(csp_id_t idout, csp_packet_t * packet, const csp_route_t * ifroute, uint32_t timeout) {
 8002788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800278a:	b08f      	sub	sp, #60	@ 0x3c
 800278c:	af08      	add	r7, sp, #32
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
 8002794:	603b      	str	r3, [r7, #0]

	if (packet == NULL) {
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d109      	bne.n	80027b0 <csp_send_direct+0x28>
		csp_log_error("csp_send_direct called with NULL packet");
 800279c:	4b66      	ldr	r3, [pc, #408]	@ (8002938 <csp_send_direct+0x1b0>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 80c0 	beq.w	8002926 <csp_send_direct+0x19e>
 80027a6:	4965      	ldr	r1, [pc, #404]	@ (800293c <csp_send_direct+0x1b4>)
 80027a8:	2000      	movs	r0, #0
 80027aa:	f7ff fdd9 	bl	8002360 <do_csp_debug>
		goto err;
 80027ae:	e0ba      	b.n	8002926 <csp_send_direct+0x19e>
	}

	if (ifroute == NULL) {
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10f      	bne.n	80027d6 <csp_send_direct+0x4e>
		csp_log_error("No route to host: %u (0x%08"PRIx32")", idout.dst, idout.ext);
 80027b6:	4b60      	ldr	r3, [pc, #384]	@ (8002938 <csp_send_direct+0x1b0>)
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f000 80b5 	beq.w	800292a <csp_send_direct+0x1a2>
 80027c0:	89fb      	ldrh	r3, [r7, #14]
 80027c2:	f3c3 1304 	ubfx	r3, r3, #4, #5
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	461a      	mov	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	495c      	ldr	r1, [pc, #368]	@ (8002940 <csp_send_direct+0x1b8>)
 80027ce:	2000      	movs	r0, #0
 80027d0:	f7ff fdc6 	bl	8002360 <do_csp_debug>
		goto err;
 80027d4:	e0a9      	b.n	800292a <csp_send_direct+0x1a2>
	}

	csp_iface_t * ifout = ifroute->iface;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	617b      	str	r3, [r7, #20]

	csp_log_packet("OUT: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %u VIA: %s (%u)",
 80027dc:	4b56      	ldr	r3, [pc, #344]	@ (8002938 <csp_send_direct+0x1b0>)
 80027de:	791b      	ldrb	r3, [r3, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d037      	beq.n	8002854 <csp_send_direct+0xcc>
 80027e4:	7bfb      	ldrb	r3, [r7, #15]
 80027e6:	f3c3 0344 	ubfx	r3, r3, #1, #5
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	469c      	mov	ip, r3
 80027ee:	89fb      	ldrh	r3, [r7, #14]
 80027f0:	f3c3 1304 	ubfx	r3, r3, #4, #5
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	469e      	mov	lr, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f3c3 3385 	ubfx	r3, r3, #14, #6
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	4619      	mov	r1, r3
 8002802:	7b7b      	ldrb	r3, [r7, #13]
 8002804:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8002808:	b2db      	uxtb	r3, r3
 800280a:	4618      	mov	r0, r3
 800280c:	7bfb      	ldrb	r3, [r7, #15]
 800280e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8002812:	b2db      	uxtb	r3, r3
 8002814:	461c      	mov	r4, r3
 8002816:	7b3b      	ldrb	r3, [r7, #12]
 8002818:	461d      	mov	r5, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	895b      	ldrh	r3, [r3, #10]
 800281e:	461e      	mov	r6, r3
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	7912      	ldrb	r2, [r2, #4]
 8002828:	2aff      	cmp	r2, #255	@ 0xff
 800282a:	d002      	beq.n	8002832 <csp_send_direct+0xaa>
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	7912      	ldrb	r2, [r2, #4]
 8002830:	e003      	b.n	800283a <csp_send_direct+0xb2>
 8002832:	89fa      	ldrh	r2, [r7, #14]
 8002834:	f3c2 1204 	ubfx	r2, r2, #4, #5
 8002838:	b2d2      	uxtb	r2, r2
 800283a:	9206      	str	r2, [sp, #24]
 800283c:	9305      	str	r3, [sp, #20]
 800283e:	9604      	str	r6, [sp, #16]
 8002840:	9503      	str	r5, [sp, #12]
 8002842:	9402      	str	r4, [sp, #8]
 8002844:	9001      	str	r0, [sp, #4]
 8002846:	9100      	str	r1, [sp, #0]
 8002848:	4673      	mov	r3, lr
 800284a:	4662      	mov	r2, ip
 800284c:	493d      	ldr	r1, [pc, #244]	@ (8002944 <csp_send_direct+0x1bc>)
 800284e:	2004      	movs	r0, #4
 8002850:	f7ff fd86 	bl	8002360 <do_csp_debug>
                       idout.src, idout.dst, idout.dport, idout.sport, idout.pri, idout.flags, packet->length, ifout->name, (ifroute->via != CSP_NO_VIA_ADDRESS) ? ifroute->via : idout.dst);

	/* Copy identifier to packet (before crc, xtea and hmac) */
	packet->id.ext = idout.ext;
 8002854:	68fa      	ldr	r2, [r7, #12]
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	60da      	str	r2, [r3, #12]
		csp_promisc_add(packet);
	}
#endif

	/* Only encrypt packets from the current node */
	if (idout.src == csp_conf.address) {
 800285a:	7bfb      	ldrb	r3, [r7, #15]
 800285c:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8002860:	b2db      	uxtb	r3, r3
 8002862:	461a      	mov	r2, r3
 8002864:	4b38      	ldr	r3, [pc, #224]	@ (8002948 <csp_send_direct+0x1c0>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	429a      	cmp	r2, r3
 800286a:	d12d      	bne.n	80028c8 <csp_send_direct+0x140>
		/* Append HMAC */
		if (idout.flags & CSP_FHMAC) {
 800286c:	7b3b      	ldrb	r3, [r7, #12]
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	2b00      	cmp	r3, #0
 8002874:	d008      	beq.n	8002888 <csp_send_direct+0x100>
				/* HMAC append failed */
				csp_log_warn("HMAC append failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send packet with HMAC, but CSP was compiled without HMAC support. Discarding packet");
 8002876:	4b30      	ldr	r3, [pc, #192]	@ (8002938 <csp_send_direct+0x1b0>)
 8002878:	785b      	ldrb	r3, [r3, #1]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d046      	beq.n	800290c <csp_send_direct+0x184>
 800287e:	4933      	ldr	r1, [pc, #204]	@ (800294c <csp_send_direct+0x1c4>)
 8002880:	2001      	movs	r0, #1
 8002882:	f7ff fd6d 	bl	8002360 <do_csp_debug>
			goto tx_err;
 8002886:	e041      	b.n	800290c <csp_send_direct+0x184>
#endif
		}

		/* Append CRC32 */
		if (idout.flags & CSP_FCRC32) {
 8002888:	7b3b      	ldrb	r3, [r7, #12]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00c      	beq.n	80028ac <csp_send_direct+0x124>
				/* CRC32 append failed */
				csp_log_warn("CRC32 append failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send packet with CRC32, but CSP was compiled without CRC32 support. Sending without CRC32r");
 8002892:	4b29      	ldr	r3, [pc, #164]	@ (8002938 <csp_send_direct+0x1b0>)
 8002894:	785b      	ldrb	r3, [r3, #1]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <csp_send_direct+0x11a>
 800289a:	492d      	ldr	r1, [pc, #180]	@ (8002950 <csp_send_direct+0x1c8>)
 800289c:	2001      	movs	r0, #1
 800289e:	f7ff fd5f 	bl	8002360 <do_csp_debug>
			idout.flags &= ~(CSP_FCRC32);
 80028a2:	7b3b      	ldrb	r3, [r7, #12]
 80028a4:	f023 0301 	bic.w	r3, r3, #1
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	733b      	strb	r3, [r7, #12]
#endif
		}

		if (idout.flags & CSP_FXTEA) {
 80028ac:	7b3b      	ldrb	r3, [r7, #12]
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d008      	beq.n	80028c8 <csp_send_direct+0x140>
				/* Encryption failed */
				csp_log_warn("XTEA Encryption failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send XTEA encrypted packet, but CSP was compiled without XTEA support. Discarding packet");
 80028b6:	4b20      	ldr	r3, [pc, #128]	@ (8002938 <csp_send_direct+0x1b0>)
 80028b8:	785b      	ldrb	r3, [r3, #1]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d028      	beq.n	8002910 <csp_send_direct+0x188>
 80028be:	4925      	ldr	r1, [pc, #148]	@ (8002954 <csp_send_direct+0x1cc>)
 80028c0:	2001      	movs	r0, #1
 80028c2:	f7ff fd4d 	bl	8002360 <do_csp_debug>
			goto tx_err;
 80028c6:	e023      	b.n	8002910 <csp_send_direct+0x188>
#endif
		}
	}

	/* Store length before passing to interface */
	uint16_t bytes = packet->length;
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	895b      	ldrh	r3, [r3, #10]
 80028cc:	827b      	strh	r3, [r7, #18]
	uint16_t mtu = ifout->mtu;
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	8a1b      	ldrh	r3, [r3, #16]
 80028d2:	823b      	strh	r3, [r7, #16]

	if (mtu > 0 && bytes > mtu)
 80028d4:	8a3b      	ldrh	r3, [r7, #16]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <csp_send_direct+0x15a>
 80028da:	8a7a      	ldrh	r2, [r7, #18]
 80028dc:	8a3b      	ldrh	r3, [r7, #16]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d818      	bhi.n	8002914 <csp_send_direct+0x18c>
		goto tx_err;

	if ((*ifout->nexthop)(ifroute, packet) != CSP_ERR_NONE)
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	4798      	blx	r3
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d112      	bne.n	8002918 <csp_send_direct+0x190>
		goto tx_err;

	ifout->tx++;
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	1c5a      	adds	r2, r3, #1
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	615a      	str	r2, [r3, #20]
	ifout->txbytes += bytes;
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002900:	8a7b      	ldrh	r3, [r7, #18]
 8002902:	441a      	add	r2, r3
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	631a      	str	r2, [r3, #48]	@ 0x30
	return CSP_ERR_NONE;
 8002908:	2300      	movs	r3, #0
 800290a:	e011      	b.n	8002930 <csp_send_direct+0x1a8>
			goto tx_err;
 800290c:	bf00      	nop
 800290e:	e004      	b.n	800291a <csp_send_direct+0x192>
			goto tx_err;
 8002910:	bf00      	nop
 8002912:	e002      	b.n	800291a <csp_send_direct+0x192>
		goto tx_err;
 8002914:	bf00      	nop
 8002916:	e000      	b.n	800291a <csp_send_direct+0x192>
		goto tx_err;
 8002918:	bf00      	nop

tx_err:
	ifout->tx_error++;
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	1c5a      	adds	r2, r3, #1
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	61da      	str	r2, [r3, #28]
 8002924:	e002      	b.n	800292c <csp_send_direct+0x1a4>
		goto err;
 8002926:	bf00      	nop
 8002928:	e000      	b.n	800292c <csp_send_direct+0x1a4>
		goto err;
 800292a:	bf00      	nop
err:
	return CSP_ERR_TX;
 800292c:	f06f 0309 	mvn.w	r3, #9

}
 8002930:	4618      	mov	r0, r3
 8002932:	371c      	adds	r7, #28
 8002934:	46bd      	mov	sp, r7
 8002936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002938:	24000008 	.word	0x24000008
 800293c:	0800ba84 	.word	0x0800ba84
 8002940:	0800baac 	.word	0x0800baac
 8002944:	0800bacc 	.word	0x0800bacc
 8002948:	240001a4 	.word	0x240001a4
 800294c:	0800bb10 	.word	0x0800bb10
 8002950:	0800bb70 	.word	0x0800bb70
 8002954:	0800bbd8 	.word	0x0800bbd8

08002958 <csp_send>:

int csp_send(csp_conn_t * conn, csp_packet_t * packet, uint32_t timeout) {
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]

	if ((conn == NULL) || (packet == NULL) || (conn->state != CONN_OPEN)) {
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d006      	beq.n	8002978 <csp_send+0x20>
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d003      	beq.n	8002978 <csp_send+0x20>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	785b      	ldrb	r3, [r3, #1]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d009      	beq.n	800298c <csp_send+0x34>
		csp_log_error("Invalid call to csp_send");
 8002978:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <csp_send+0x68>)
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <csp_send+0x30>
 8002980:	4910      	ldr	r1, [pc, #64]	@ (80029c4 <csp_send+0x6c>)
 8002982:	2000      	movs	r0, #0
 8002984:	f7ff fcec 	bl	8002360 <do_csp_debug>
		return 0;
 8002988:	2300      	movs	r3, #0
 800298a:	e015      	b.n	80029b8 <csp_send+0x60>
			return 0;
		}
	}
#endif

	int ret = csp_send_direct(conn->idout, packet, csp_rtable_find_route(conn->idout.dst), timeout);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	895b      	ldrh	r3, [r3, #10]
 8002990:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8002994:	b2db      	uxtb	r3, r3
 8002996:	4618      	mov	r0, r3
 8002998:	f001 f89e 	bl	8003ad8 <csp_rtable_find_route>
 800299c:	4602      	mov	r2, r0
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	68b9      	ldr	r1, [r7, #8]
 80029a4:	6880      	ldr	r0, [r0, #8]
 80029a6:	f7ff feef 	bl	8002788 <csp_send_direct>
 80029aa:	6178      	str	r0, [r7, #20]

	return (ret == CSP_ERR_NONE) ? 1 : 0;
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	bf0c      	ite	eq
 80029b2:	2301      	moveq	r3, #1
 80029b4:	2300      	movne	r3, #0
 80029b6:	b2db      	uxtb	r3, r3

}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	24000008 	.word	0x24000008
 80029c4:	0800bc3c 	.word	0x0800bc3c

080029c8 <csp_port_get_socket>:
#include "csp_init.h"

/* Dynamic allocated port array */
static csp_port_t * ports;

csp_socket_t * csp_port_get_socket(unsigned int port) {
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]

	if (port > csp_conf.port_max_bind) {
 80029d0:	4b18      	ldr	r3, [pc, #96]	@ (8002a34 <csp_port_get_socket+0x6c>)
 80029d2:	7cdb      	ldrb	r3, [r3, #19]
 80029d4:	461a      	mov	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4293      	cmp	r3, r2
 80029da:	d901      	bls.n	80029e0 <csp_port_get_socket+0x18>
		return NULL;
 80029dc:	2300      	movs	r3, #0
 80029de:	e022      	b.n	8002a26 <csp_port_get_socket+0x5e>
	}

	/* Match dport to socket or local "catch all" port number */
	if (ports[port].state == PORT_OPEN) {
 80029e0:	4b15      	ldr	r3, [pc, #84]	@ (8002a38 <csp_port_get_socket+0x70>)
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	4413      	add	r3, r2
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d106      	bne.n	80029fe <csp_port_get_socket+0x36>
		return ports[port].socket;
 80029f0:	4b11      	ldr	r3, [pc, #68]	@ (8002a38 <csp_port_get_socket+0x70>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	4413      	add	r3, r2
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	e013      	b.n	8002a26 <csp_port_get_socket+0x5e>
	}

	if (ports[csp_conf.port_max_bind + 1].state == PORT_OPEN) {
 80029fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002a38 <csp_port_get_socket+0x70>)
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <csp_port_get_socket+0x6c>)
 8002a04:	7cdb      	ldrb	r3, [r3, #19]
 8002a06:	3301      	adds	r3, #1
 8002a08:	00db      	lsls	r3, r3, #3
 8002a0a:	4413      	add	r3, r2
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d108      	bne.n	8002a24 <csp_port_get_socket+0x5c>
		return ports[csp_conf.port_max_bind + 1].socket;
 8002a12:	4b09      	ldr	r3, [pc, #36]	@ (8002a38 <csp_port_get_socket+0x70>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	4b07      	ldr	r3, [pc, #28]	@ (8002a34 <csp_port_get_socket+0x6c>)
 8002a18:	7cdb      	ldrb	r3, [r3, #19]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	00db      	lsls	r3, r3, #3
 8002a1e:	4413      	add	r3, r2
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	e000      	b.n	8002a26 <csp_port_get_socket+0x5e>
	}

	return NULL;
 8002a24:	2300      	movs	r3, #0

}
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	240001a4 	.word	0x240001a4
 8002a38:	240001c4 	.word	0x240001c4

08002a3c <csp_port_init>:

int csp_port_init(void) {
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0

	ports = csp_calloc(csp_conf.port_max_bind + 2, sizeof(*ports)); // +2 for max port and CSP_ANY
 8002a40:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <csp_port_init+0x2c>)
 8002a42:	7cdb      	ldrb	r3, [r3, #19]
 8002a44:	3302      	adds	r3, #2
 8002a46:	2108      	movs	r1, #8
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7fe fd91 	bl	8001570 <csp_calloc>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4a06      	ldr	r2, [pc, #24]	@ (8002a6c <csp_port_init+0x30>)
 8002a52:	6013      	str	r3, [r2, #0]
	if (ports == NULL) {
 8002a54:	4b05      	ldr	r3, [pc, #20]	@ (8002a6c <csp_port_init+0x30>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d102      	bne.n	8002a62 <csp_port_init+0x26>
		return CSP_ERR_NOMEM;
 8002a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a60:	e000      	b.n	8002a64 <csp_port_init+0x28>
	}

	return CSP_ERR_NONE;
 8002a62:	2300      	movs	r3, #0

}
 8002a64:	4618      	mov	r0, r3
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	240001a4 	.word	0x240001a4
 8002a6c:	240001c4 	.word	0x240001c4

08002a70 <csp_listen>:

	csp_free(ports);
	ports = NULL;
}

int csp_listen(csp_socket_t * socket, size_t backlog) {
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
	
	if (socket == NULL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d102      	bne.n	8002a86 <csp_listen+0x16>
		return CSP_ERR_INVAL;
 8002a80:	f06f 0301 	mvn.w	r3, #1
 8002a84:	e015      	b.n	8002ab2 <csp_listen+0x42>

	socket->socket = csp_queue_create(backlog, sizeof(csp_conn_t *));
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	2104      	movs	r1, #4
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fe fd96 	bl	80015bc <csp_queue_create>
 8002a90:	4602      	mov	r2, r0
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	611a      	str	r2, [r3, #16]
	if (socket->socket == NULL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d102      	bne.n	8002aa4 <csp_listen+0x34>
		return CSP_ERR_NOMEM;
 8002a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa2:	e006      	b.n	8002ab2 <csp_listen+0x42>

        socket->opts |= CSP_SO_INTERNAL_LISTEN;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	619a      	str	r2, [r3, #24]

	return CSP_ERR_NONE;
 8002ab0:	2300      	movs	r3, #0

}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
	...

08002abc <csp_bind>:

int csp_bind(csp_socket_t * socket, uint8_t port) {
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	70fb      	strb	r3, [r7, #3]
	
	if (socket == NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d102      	bne.n	8002ad4 <csp_bind+0x18>
		return CSP_ERR_INVAL;
 8002ace:	f06f 0301 	mvn.w	r3, #1
 8002ad2:	e048      	b.n	8002b66 <csp_bind+0xaa>

	if (port == CSP_ANY) {
 8002ad4:	78fb      	ldrb	r3, [r7, #3]
 8002ad6:	2bff      	cmp	r3, #255	@ 0xff
 8002ad8:	d104      	bne.n	8002ae4 <csp_bind+0x28>
		port = csp_conf.port_max_bind + 1;
 8002ada:	4b25      	ldr	r3, [pc, #148]	@ (8002b70 <csp_bind+0xb4>)
 8002adc:	7cdb      	ldrb	r3, [r3, #19]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	70fb      	strb	r3, [r7, #3]
 8002ae2:	e012      	b.n	8002b0a <csp_bind+0x4e>
	} else if (port > csp_conf.port_max_bind) {
 8002ae4:	4b22      	ldr	r3, [pc, #136]	@ (8002b70 <csp_bind+0xb4>)
 8002ae6:	7cdb      	ldrb	r3, [r3, #19]
 8002ae8:	78fa      	ldrb	r2, [r7, #3]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d90d      	bls.n	8002b0a <csp_bind+0x4e>
		csp_log_error("csp_bind: invalid port %u, only ports from 0-%u (+ CSP_ANY for default) are available for incoming ports", port, csp_conf.port_max_bind);
 8002aee:	4b21      	ldr	r3, [pc, #132]	@ (8002b74 <csp_bind+0xb8>)
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d006      	beq.n	8002b04 <csp_bind+0x48>
 8002af6:	78fa      	ldrb	r2, [r7, #3]
 8002af8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b70 <csp_bind+0xb4>)
 8002afa:	7cdb      	ldrb	r3, [r3, #19]
 8002afc:	491e      	ldr	r1, [pc, #120]	@ (8002b78 <csp_bind+0xbc>)
 8002afe:	2000      	movs	r0, #0
 8002b00:	f7ff fc2e 	bl	8002360 <do_csp_debug>
		return CSP_ERR_INVAL;
 8002b04:	f06f 0301 	mvn.w	r3, #1
 8002b08:	e02d      	b.n	8002b66 <csp_bind+0xaa>
	}

	if (ports[port].state != PORT_CLOSED) {
 8002b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002b7c <csp_bind+0xc0>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	78fb      	ldrb	r3, [r7, #3]
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	4413      	add	r3, r2
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00c      	beq.n	8002b34 <csp_bind+0x78>
		csp_log_error("Port %d is already in use", port);
 8002b1a:	4b16      	ldr	r3, [pc, #88]	@ (8002b74 <csp_bind+0xb8>)
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d005      	beq.n	8002b2e <csp_bind+0x72>
 8002b22:	78fb      	ldrb	r3, [r7, #3]
 8002b24:	461a      	mov	r2, r3
 8002b26:	4916      	ldr	r1, [pc, #88]	@ (8002b80 <csp_bind+0xc4>)
 8002b28:	2000      	movs	r0, #0
 8002b2a:	f7ff fc19 	bl	8002360 <do_csp_debug>
		return CSP_ERR_USED;
 8002b2e:	f06f 0303 	mvn.w	r3, #3
 8002b32:	e018      	b.n	8002b66 <csp_bind+0xaa>
	}

	csp_log_info("Binding socket %p to port %u", socket, port);
 8002b34:	4b0f      	ldr	r3, [pc, #60]	@ (8002b74 <csp_bind+0xb8>)
 8002b36:	789b      	ldrb	r3, [r3, #2]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d005      	beq.n	8002b48 <csp_bind+0x8c>
 8002b3c:	78fb      	ldrb	r3, [r7, #3]
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	4910      	ldr	r1, [pc, #64]	@ (8002b84 <csp_bind+0xc8>)
 8002b42:	2002      	movs	r0, #2
 8002b44:	f7ff fc0c 	bl	8002360 <do_csp_debug>

	/* Save listener */
	ports[port].socket = socket;
 8002b48:	4b0c      	ldr	r3, [pc, #48]	@ (8002b7c <csp_bind+0xc0>)
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	78fb      	ldrb	r3, [r7, #3]
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	4413      	add	r3, r2
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	605a      	str	r2, [r3, #4]
	ports[port].state = PORT_OPEN;
 8002b56:	4b09      	ldr	r3, [pc, #36]	@ (8002b7c <csp_bind+0xc0>)
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	78fb      	ldrb	r3, [r7, #3]
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	4413      	add	r3, r2
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]

	return CSP_ERR_NONE;
 8002b64:	2300      	movs	r3, #0

}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	240001a4 	.word	0x240001a4
 8002b74:	24000008 	.word	0x24000008
 8002b78:	0800bdb0 	.word	0x0800bdb0
 8002b7c:	240001c4 	.word	0x240001c4
 8002b80:	0800be1c 	.word	0x0800be1c
 8002b84:	0800be38 	.word	0x0800be38

08002b88 <csp_qfifo_init>:
static csp_queue_handle_t qfifo[CSP_ROUTE_FIFOS];
#if (CSP_USE_QOS)
static csp_queue_handle_t qfifo_events;
#endif

int csp_qfifo_init(void) {
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0

	/* Create router fifos for each priority */
	for (int prio = 0; prio < CSP_ROUTE_FIFOS; prio++) {
 8002b8e:	2300      	movs	r3, #0
 8002b90:	607b      	str	r3, [r7, #4]
 8002b92:	e01c      	b.n	8002bce <csp_qfifo_init+0x46>
		if (qfifo[prio] == NULL) {
 8002b94:	4a12      	ldr	r2, [pc, #72]	@ (8002be0 <csp_qfifo_init+0x58>)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d113      	bne.n	8002bc8 <csp_qfifo_init+0x40>
			qfifo[prio] = csp_queue_create(csp_conf.fifo_length, sizeof(csp_qfifo_t));
 8002ba0:	4b10      	ldr	r3, [pc, #64]	@ (8002be4 <csp_qfifo_init+0x5c>)
 8002ba2:	7c9b      	ldrb	r3, [r3, #18]
 8002ba4:	2108      	movs	r1, #8
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7fe fd08 	bl	80015bc <csp_queue_create>
 8002bac:	4602      	mov	r2, r0
 8002bae:	490c      	ldr	r1, [pc, #48]	@ (8002be0 <csp_qfifo_init+0x58>)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (!qfifo[prio])
 8002bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8002be0 <csp_qfifo_init+0x58>)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d102      	bne.n	8002bc8 <csp_qfifo_init+0x40>
				return CSP_ERR_NOMEM;
 8002bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc6:	e006      	b.n	8002bd6 <csp_qfifo_init+0x4e>
	for (int prio = 0; prio < CSP_ROUTE_FIFOS; prio++) {
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	607b      	str	r3, [r7, #4]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	dddf      	ble.n	8002b94 <csp_qfifo_init+0xc>
	if (!qfifo_events) {
		return CSP_ERR_NOMEM;
	}
#endif

	return CSP_ERR_NONE;
 8002bd4:	2300      	movs	r3, #0

}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	240001c8 	.word	0x240001c8
 8002be4:	240001a4 	.word	0x240001a4

08002be8 <csp_qfifo_read>:
	}
#endif

}

int csp_qfifo_read(csp_qfifo_t * input) {
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
	if (!found) {
		csp_log_warn("Spurious wakeup: No packet found");
		return CSP_ERR_TIMEDOUT;
	}
#else
	if (csp_queue_dequeue(qfifo[0], input, FIFO_TIMEOUT) != CSP_QUEUE_OK)
 8002bf0:	4b09      	ldr	r3, [pc, #36]	@ (8002c18 <csp_qfifo_read+0x30>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf8:	6879      	ldr	r1, [r7, #4]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fe fd1e 	bl	800163c <csp_queue_dequeue>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d002      	beq.n	8002c0c <csp_qfifo_read+0x24>
		return CSP_ERR_TIMEDOUT;
 8002c06:	f06f 0302 	mvn.w	r3, #2
 8002c0a:	e000      	b.n	8002c0e <csp_qfifo_read+0x26>
#endif

	return CSP_ERR_NONE;
 8002c0c:	2300      	movs	r3, #0

}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	240001c8 	.word	0x240001c8

08002c1c <csp_qfifo_write>:

void csp_qfifo_write(csp_packet_t * packet, csp_iface_t * iface, CSP_BASE_TYPE * pxTaskWoken) {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b088      	sub	sp, #32
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]

	int result;

	if (packet == NULL) {
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10b      	bne.n	8002c46 <csp_qfifo_write+0x2a>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d15f      	bne.n	8002cf4 <csp_qfifo_write+0xd8>
			csp_log_warn("csp_new packet called with NULL packet");
 8002c34:	4b31      	ldr	r3, [pc, #196]	@ (8002cfc <csp_qfifo_write+0xe0>)
 8002c36:	785b      	ldrb	r3, [r3, #1]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d05b      	beq.n	8002cf4 <csp_qfifo_write+0xd8>
 8002c3c:	4930      	ldr	r1, [pc, #192]	@ (8002d00 <csp_qfifo_write+0xe4>)
 8002c3e:	2001      	movs	r0, #1
 8002c40:	f7ff fb8e 	bl	8002360 <do_csp_debug>
		}
		return;
 8002c44:	e056      	b.n	8002cf4 <csp_qfifo_write+0xd8>
	}

	if (iface == NULL) {
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d115      	bne.n	8002c78 <csp_qfifo_write+0x5c>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d107      	bne.n	8002c62 <csp_qfifo_write+0x46>
			csp_log_warn("csp_new packet called with NULL interface");
 8002c52:	4b2a      	ldr	r3, [pc, #168]	@ (8002cfc <csp_qfifo_write+0xe0>)
 8002c54:	785b      	ldrb	r3, [r3, #1]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <csp_qfifo_write+0x46>
 8002c5a:	492a      	ldr	r1, [pc, #168]	@ (8002d04 <csp_qfifo_write+0xe8>)
 8002c5c:	2001      	movs	r0, #1
 8002c5e:	f7ff fb7f 	bl	8002360 <do_csp_debug>
		}
		if (pxTaskWoken == NULL)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d103      	bne.n	8002c70 <csp_qfifo_write+0x54>
			csp_buffer_free(packet);
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f7fe ff61 	bl	8001b30 <csp_buffer_free>
		else
			csp_buffer_free_isr(packet);
		return;
 8002c6e:	e042      	b.n	8002cf6 <csp_qfifo_write+0xda>
			csp_buffer_free_isr(packet);
 8002c70:	68f8      	ldr	r0, [r7, #12]
 8002c72:	f7fe ff23 	bl	8001abc <csp_buffer_free_isr>
		return;
 8002c76:	e03e      	b.n	8002cf6 <csp_qfifo_write+0xda>
	}

	csp_qfifo_t queue_element;
	queue_element.iface = iface;
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	613b      	str	r3, [r7, #16]
	queue_element.packet = packet;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	617b      	str	r3, [r7, #20]

#if (CSP_USE_QOS)
	int fifo = packet->id.pri;
#else
	int fifo = 0;
 8002c80:	2300      	movs	r3, #0
 8002c82:	61bb      	str	r3, [r7, #24]
#endif

	if (pxTaskWoken == NULL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d10b      	bne.n	8002ca2 <csp_qfifo_write+0x86>
		result = csp_queue_enqueue(qfifo[fifo], &queue_element, 0);
 8002c8a:	4a1f      	ldr	r2, [pc, #124]	@ (8002d08 <csp_qfifo_write+0xec>)
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c92:	f107 0110 	add.w	r1, r7, #16
 8002c96:	2200      	movs	r2, #0
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fe fcaa 	bl	80015f2 <csp_queue_enqueue>
 8002c9e:	61f8      	str	r0, [r7, #28]
 8002ca0:	e00a      	b.n	8002cb8 <csp_qfifo_write+0x9c>
	else
		result = csp_queue_enqueue_isr(qfifo[fifo], &queue_element, pxTaskWoken);
 8002ca2:	4a19      	ldr	r2, [pc, #100]	@ (8002d08 <csp_qfifo_write+0xec>)
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002caa:	f107 0110 	add.w	r1, r7, #16
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7fe fcb2 	bl	800161a <csp_queue_enqueue_isr>
 8002cb6:	61f8      	str	r0, [r7, #28]
		else
			csp_queue_enqueue_isr(qfifo_events, &event, pxTaskWoken);
	}
#endif

	if (result != CSP_QUEUE_OK) {
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d01b      	beq.n	8002cf6 <csp_qfifo_write+0xda>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d107      	bne.n	8002cd4 <csp_qfifo_write+0xb8>
			csp_log_warn("ERROR: Routing input FIFO is FULL. Dropping packet.");
 8002cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8002cfc <csp_qfifo_write+0xe0>)
 8002cc6:	785b      	ldrb	r3, [r3, #1]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <csp_qfifo_write+0xb8>
 8002ccc:	490f      	ldr	r1, [pc, #60]	@ (8002d0c <csp_qfifo_write+0xf0>)
 8002cce:	2001      	movs	r0, #1
 8002cd0:	f7ff fb46 	bl	8002360 <do_csp_debug>
		}
		iface->drop++;
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd8:	1c5a      	adds	r2, r3, #1
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	625a      	str	r2, [r3, #36]	@ 0x24
		if (pxTaskWoken == NULL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d103      	bne.n	8002cec <csp_qfifo_write+0xd0>
			csp_buffer_free(packet);
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f7fe ff23 	bl	8001b30 <csp_buffer_free>
 8002cea:	e004      	b.n	8002cf6 <csp_qfifo_write+0xda>
		else
			csp_buffer_free_isr(packet);
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f7fe fee5 	bl	8001abc <csp_buffer_free_isr>
 8002cf2:	e000      	b.n	8002cf6 <csp_qfifo_write+0xda>
		return;
 8002cf4:	bf00      	nop
	}

}
 8002cf6:	3720      	adds	r7, #32
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	24000008 	.word	0x24000008
 8002d00:	0800be58 	.word	0x0800be58
 8002d04:	0800be80 	.word	0x0800be80
 8002d08:	240001c8 	.word	0x240001c8
 8002d0c:	0800beac 	.word	0x0800beac

08002d10 <csp_route_check_options>:
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return CSP_ERR_NONE is all options are supported, CSP_ERR_NOTSUP if not
 */
static int csp_route_check_options(csp_iface_t *iface, csp_packet_t *packet)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
#if (CSP_USE_XTEA == 0)
	/* Drop XTEA packets */
	if (packet->id.flags & CSP_FXTEA) {
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	7b1b      	ldrb	r3, [r3, #12]
 8002d1e:	f003 0304 	and.w	r3, r3, #4
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00f      	beq.n	8002d46 <csp_route_check_options+0x36>
		csp_log_error("Received XTEA encrypted packet, but CSP was compiled without XTEA support. Discarding packet");
 8002d26:	4b20      	ldr	r3, [pc, #128]	@ (8002da8 <csp_route_check_options+0x98>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <csp_route_check_options+0x26>
 8002d2e:	491f      	ldr	r1, [pc, #124]	@ (8002dac <csp_route_check_options+0x9c>)
 8002d30:	2000      	movs	r0, #0
 8002d32:	f7ff fb15 	bl	8002360 <do_csp_debug>
		iface->autherr++;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d3a:	1c5a      	adds	r2, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	629a      	str	r2, [r3, #40]	@ 0x28
		return CSP_ERR_NOTSUP;
 8002d40:	f06f 0304 	mvn.w	r3, #4
 8002d44:	e02c      	b.n	8002da0 <csp_route_check_options+0x90>
	}
#endif

#if (CSP_USE_HMAC == 0)
	/* Drop HMAC packets */
	if (packet->id.flags & CSP_FHMAC) {
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	7b1b      	ldrb	r3, [r3, #12]
 8002d4a:	f003 0308 	and.w	r3, r3, #8
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00f      	beq.n	8002d72 <csp_route_check_options+0x62>
		csp_log_error("Received packet with HMAC, but CSP was compiled without HMAC support. Discarding packet");
 8002d52:	4b15      	ldr	r3, [pc, #84]	@ (8002da8 <csp_route_check_options+0x98>)
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <csp_route_check_options+0x52>
 8002d5a:	4915      	ldr	r1, [pc, #84]	@ (8002db0 <csp_route_check_options+0xa0>)
 8002d5c:	2000      	movs	r0, #0
 8002d5e:	f7ff faff 	bl	8002360 <do_csp_debug>
		iface->autherr++;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d66:	1c5a      	adds	r2, r3, #1
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	629a      	str	r2, [r3, #40]	@ 0x28
		return CSP_ERR_NOTSUP;
 8002d6c:	f06f 0304 	mvn.w	r3, #4
 8002d70:	e016      	b.n	8002da0 <csp_route_check_options+0x90>
	}
#endif

#if (CSP_USE_RDP == 0)
	/* Drop RDP packets */
	if (packet->id.flags & CSP_FRDP) {
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	7b1b      	ldrb	r3, [r3, #12]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00f      	beq.n	8002d9e <csp_route_check_options+0x8e>
		csp_log_error("Received RDP packet, but CSP was compiled without RDP support. Discarding packet");
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002da8 <csp_route_check_options+0x98>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <csp_route_check_options+0x7e>
 8002d86:	490b      	ldr	r1, [pc, #44]	@ (8002db4 <csp_route_check_options+0xa4>)
 8002d88:	2000      	movs	r0, #0
 8002d8a:	f7ff fae9 	bl	8002360 <do_csp_debug>
		iface->rx_error++;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	1c5a      	adds	r2, r3, #1
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	621a      	str	r2, [r3, #32]
		return CSP_ERR_NOTSUP;
 8002d98:	f06f 0304 	mvn.w	r3, #4
 8002d9c:	e000      	b.n	8002da0 <csp_route_check_options+0x90>
	}
#endif
	return CSP_ERR_NONE;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	24000008 	.word	0x24000008
 8002dac:	0800bee0 	.word	0x0800bee0
 8002db0:	0800bf40 	.word	0x0800bf40
 8002db4:	0800bf98 	.word	0x0800bf98

08002db8 <csp_route_security_check>:
 * @param security_opts either socket_opts or conn_opts
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return #CSP_ERR_NONE on success, otherwise an error code.
 */
static int csp_route_security_check(uint32_t security_opts, csp_iface_t * iface, csp_packet_t * packet) {
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
		return CSP_ERR_XTEA;
	}
#endif

	/* CRC32 verified packet */
	if (packet->id.flags & CSP_FCRC32) {
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	7b1b      	ldrb	r3, [r3, #12]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d01a      	beq.n	8002e06 <csp_route_security_check+0x4e>
			iface->rx_error++;
			return CSP_ERR_CRC32;
		}
#else
		/* No CRC32 validation - but size must be checked and adjusted */
		if (packet->length < sizeof(uint32_t)) {
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	895b      	ldrh	r3, [r3, #10]
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	d80f      	bhi.n	8002df8 <csp_route_security_check+0x40>
			csp_log_error("CRC32 verification error! Discarding packet");
 8002dd8:	4b14      	ldr	r3, [pc, #80]	@ (8002e2c <csp_route_security_check+0x74>)
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <csp_route_security_check+0x30>
 8002de0:	4913      	ldr	r1, [pc, #76]	@ (8002e30 <csp_route_security_check+0x78>)
 8002de2:	2000      	movs	r0, #0
 8002de4:	f7ff fabc 	bl	8002360 <do_csp_debug>
			iface->rx_error++;
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	621a      	str	r2, [r3, #32]
			return CSP_ERR_CRC32;
 8002df2:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8002df6:	e014      	b.n	8002e22 <csp_route_security_check+0x6a>
		}
		packet->length -= sizeof(uint32_t);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	895b      	ldrh	r3, [r3, #10]
 8002dfc:	3b04      	subs	r3, #4
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	815a      	strh	r2, [r3, #10]
 8002e04:	e00c      	b.n	8002e20 <csp_route_security_check+0x68>
#endif
	} else if (security_opts & CSP_SO_CRC32REQ) {
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d007      	beq.n	8002e20 <csp_route_security_check+0x68>
		csp_log_warn("Received packet with CRC32, but CSP was compiled without CRC32 support. Accepting packet");
 8002e10:	4b06      	ldr	r3, [pc, #24]	@ (8002e2c <csp_route_security_check+0x74>)
 8002e12:	785b      	ldrb	r3, [r3, #1]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d003      	beq.n	8002e20 <csp_route_security_check+0x68>
 8002e18:	4906      	ldr	r1, [pc, #24]	@ (8002e34 <csp_route_security_check+0x7c>)
 8002e1a:	2001      	movs	r0, #1
 8002e1c:	f7ff faa0 	bl	8002360 <do_csp_debug>
			return CSP_ERR_INVAL;
		}
	}
#endif

	return CSP_ERR_NONE;
 8002e20:	2300      	movs	r3, #0

}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	24000008 	.word	0x24000008
 8002e30:	0800bfec 	.word	0x0800bfec
 8002e34:	0800c018 	.word	0x0800c018

08002e38 <csp_route_work>:

int csp_route_work(uint32_t timeout) {
 8002e38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e3a:	b091      	sub	sp, #68	@ 0x44
 8002e3c:	af06      	add	r7, sp, #24
 8002e3e:	6078      	str	r0, [r7, #4]
	/* Check connection timeouts (currently only for RDP) */
	csp_conn_check_timeouts();
#endif

	/* Get next packet to route */
	if (csp_qfifo_read(&input) != CSP_ERR_NONE) {
 8002e40:	f107 0314 	add.w	r3, r7, #20
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff fecf 	bl	8002be8 <csp_qfifo_read>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d002      	beq.n	8002e56 <csp_route_work+0x1e>
		return CSP_ERR_TIMEDOUT;
 8002e50:	f06f 0302 	mvn.w	r3, #2
 8002e54:	e172      	b.n	800313c <csp_route_work+0x304>
	}

	packet = input.packet;
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	613b      	str	r3, [r7, #16]
	if (packet == NULL) {
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d102      	bne.n	8002e66 <csp_route_work+0x2e>
		return CSP_ERR_TIMEDOUT;
 8002e60:	f06f 0302 	mvn.w	r3, #2
 8002e64:	e16a      	b.n	800313c <csp_route_work+0x304>
	}

	csp_log_packet("INP: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %"PRIu16" VIA: %s",
 8002e66:	4ba3      	ldr	r3, [pc, #652]	@ (80030f4 <csp_route_work+0x2bc>)
 8002e68:	791b      	ldrb	r3, [r3, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d031      	beq.n	8002ed2 <csp_route_work+0x9a>
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	7bdb      	ldrb	r3, [r3, #15]
 8002e72:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	461e      	mov	r6, r3
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	89db      	ldrh	r3, [r3, #14]
 8002e7e:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	469c      	mov	ip, r3
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	f3c3 3385 	ubfx	r3, r3, #14, #6
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	461a      	mov	r2, r3
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	7b5b      	ldrb	r3, [r3, #13]
 8002e96:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	7bdb      	ldrb	r3, [r3, #15]
 8002ea2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	7b1b      	ldrb	r3, [r3, #12]
 8002eae:	461c      	mov	r4, r3
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	895b      	ldrh	r3, [r3, #10]
 8002eb4:	461d      	mov	r5, r3
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	9305      	str	r3, [sp, #20]
 8002ebc:	9504      	str	r5, [sp, #16]
 8002ebe:	9403      	str	r4, [sp, #12]
 8002ec0:	9002      	str	r0, [sp, #8]
 8002ec2:	9101      	str	r1, [sp, #4]
 8002ec4:	9200      	str	r2, [sp, #0]
 8002ec6:	4663      	mov	r3, ip
 8002ec8:	4632      	mov	r2, r6
 8002eca:	498b      	ldr	r1, [pc, #556]	@ (80030f8 <csp_route_work+0x2c0>)
 8002ecc:	2004      	movs	r0, #4
 8002ece:	f7ff fa47 	bl	8002360 <do_csp_debug>
		return CSP_ERR_NONE;
	}
#endif

	/* Now we count the message (since its deduplicated) */
	input.iface->rx++;
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	699a      	ldr	r2, [r3, #24]
 8002ed6:	3201      	adds	r2, #1
 8002ed8:	619a      	str	r2, [r3, #24]
	input.iface->rxbytes += packet->length;
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	895b      	ldrh	r3, [r3, #10]
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	440a      	add	r2, r1
 8002ee8:	635a      	str	r2, [r3, #52]	@ 0x34

	/* If the message is not to me, route the message to the correct interface */
	if ((packet->id.dst != csp_conf.address) && (packet->id.dst != CSP_BROADCAST_ADDR)) {
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	89db      	ldrh	r3, [r3, #14]
 8002eee:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	4b81      	ldr	r3, [pc, #516]	@ (80030fc <csp_route_work+0x2c4>)
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d03a      	beq.n	8002f74 <csp_route_work+0x13c>
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	89db      	ldrh	r3, [r3, #14]
 8002f02:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	f5b3 7ff8 	cmp.w	r3, #496	@ 0x1f0
 8002f0c:	d032      	beq.n	8002f74 <csp_route_work+0x13c>

		/* Find the destination interface */
		const csp_route_t * ifroute = csp_rtable_find_route(packet->id.dst);
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	89db      	ldrh	r3, [r3, #14]
 8002f12:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f000 fddd 	bl	8003ad8 <csp_rtable_find_route>
 8002f1e:	6238      	str	r0, [r7, #32]

		/* If the message resolves to the input interface, don't loop it back out */
		if ((ifroute == NULL) || ((ifroute->iface == input.iface) && (input.iface->split_horizon_off == 0))) {
 8002f20:	6a3b      	ldr	r3, [r7, #32]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d008      	beq.n	8002f38 <csp_route_work+0x100>
 8002f26:	6a3b      	ldr	r3, [r7, #32]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d109      	bne.n	8002f44 <csp_route_work+0x10c>
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	7c9b      	ldrb	r3, [r3, #18]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d105      	bne.n	8002f44 <csp_route_work+0x10c>
			csp_buffer_free(packet);
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fe fdf8 	bl	8001b30 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002f40:	2300      	movs	r3, #0
 8002f42:	e0fb      	b.n	800313c <csp_route_work+0x304>
		}

		/* Otherwise, actually send the message */
		if (csp_send_direct(packet->id, packet, ifroute, 0) != CSP_ERR_NONE) {
 8002f44:	6938      	ldr	r0, [r7, #16]
 8002f46:	6939      	ldr	r1, [r7, #16]
 8002f48:	2300      	movs	r3, #0
 8002f4a:	6a3a      	ldr	r2, [r7, #32]
 8002f4c:	68c0      	ldr	r0, [r0, #12]
 8002f4e:	f7ff fc1b 	bl	8002788 <csp_send_direct>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00b      	beq.n	8002f70 <csp_route_work+0x138>
			csp_log_warn("Router failed to send");
 8002f58:	4b66      	ldr	r3, [pc, #408]	@ (80030f4 <csp_route_work+0x2bc>)
 8002f5a:	785b      	ldrb	r3, [r3, #1]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <csp_route_work+0x130>
 8002f60:	4967      	ldr	r1, [pc, #412]	@ (8003100 <csp_route_work+0x2c8>)
 8002f62:	2001      	movs	r0, #1
 8002f64:	f7ff f9fc 	bl	8002360 <do_csp_debug>
			csp_buffer_free(packet);
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fe fde0 	bl	8001b30 <csp_buffer_free>
		}

		/* Next message, please */
		return CSP_ERR_NONE;
 8002f70:	2300      	movs	r3, #0
 8002f72:	e0e3      	b.n	800313c <csp_route_work+0x304>
	}

	/* Discard packets with unsupported options */
	if (csp_route_check_options(input.iface, packet) != CSP_ERR_NONE) {
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	4611      	mov	r1, r2
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff fec8 	bl	8002d10 <csp_route_check_options>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d005      	beq.n	8002f92 <csp_route_work+0x15a>
		csp_buffer_free(packet);
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7fe fdd1 	bl	8001b30 <csp_buffer_free>
		return CSP_ERR_NONE;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	e0d4      	b.n	800313c <csp_route_work+0x304>
	}

	/* The message is to me, search for incoming socket */
	socket = csp_port_get_socket(packet->id.dport);
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f3c3 3385 	ubfx	r3, r3, #14, #6
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff fd13 	bl	80029c8 <csp_port_get_socket>
 8002fa2:	61f8      	str	r0, [r7, #28]

	/* If the socket is connection-less, deliver now */
	if (socket && (socket->opts & CSP_SO_CONN_LESS)) {
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d030      	beq.n	800300c <csp_route_work+0x1d4>
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d02a      	beq.n	800300c <csp_route_work+0x1d4>
		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	6979      	ldr	r1, [r7, #20]
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7ff fefa 	bl	8002db8 <csp_route_security_check>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	da05      	bge.n	8002fd6 <csp_route_work+0x19e>
			csp_buffer_free(packet);
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7fe fdaf 	bl	8001b30 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	e0b2      	b.n	800313c <csp_route_work+0x304>
		}
		if (csp_queue_enqueue(socket->socket, &packet, 0) != CSP_QUEUE_OK) {
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	f107 0110 	add.w	r1, r7, #16
 8002fde:	2200      	movs	r2, #0
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fe fb06 	bl	80015f2 <csp_queue_enqueue>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d00d      	beq.n	8003008 <csp_route_work+0x1d0>
			csp_log_error("Conn-less socket queue full");
 8002fec:	4b41      	ldr	r3, [pc, #260]	@ (80030f4 <csp_route_work+0x2bc>)
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <csp_route_work+0x1c4>
 8002ff4:	4943      	ldr	r1, [pc, #268]	@ (8003104 <csp_route_work+0x2cc>)
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	f7ff f9b2 	bl	8002360 <do_csp_debug>
			csp_buffer_free(packet);
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fe fd96 	bl	8001b30 <csp_buffer_free>
			return CSP_ERR_NONE;
 8003004:	2300      	movs	r3, #0
 8003006:	e099      	b.n	800313c <csp_route_work+0x304>
		}
		return CSP_ERR_NONE;
 8003008:	2300      	movs	r3, #0
 800300a:	e097      	b.n	800313c <csp_route_work+0x304>
	}

	/* Search for an existing connection */
	conn = csp_conn_find(packet->id.ext, CSP_ID_CONN_MASK);
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	493d      	ldr	r1, [pc, #244]	@ (8003108 <csp_route_work+0x2d0>)
 8003012:	4618      	mov	r0, r3
 8003014:	f7fe ff28 	bl	8001e68 <csp_conn_find>
 8003018:	6278      	str	r0, [r7, #36]	@ 0x24

	/* If this is an incoming packet on a new connection */
	if (conn == NULL) {
 800301a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301c:	2b00      	cmp	r3, #0
 800301e:	d177      	bne.n	8003110 <csp_route_work+0x2d8>

		/* Reject packet if no matching socket is found */
		if (!socket) {
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d105      	bne.n	8003032 <csp_route_work+0x1fa>
			csp_buffer_free(packet);
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	4618      	mov	r0, r3
 800302a:	f7fe fd81 	bl	8001b30 <csp_buffer_free>
			return CSP_ERR_NONE;
 800302e:	2300      	movs	r3, #0
 8003030:	e084      	b.n	800313c <csp_route_work+0x304>
		}

		/* Run security check on incoming packet */
		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	6979      	ldr	r1, [r7, #20]
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	4618      	mov	r0, r3
 800303c:	f7ff febc 	bl	8002db8 <csp_route_security_check>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	da05      	bge.n	8003052 <csp_route_work+0x21a>
			csp_buffer_free(packet);
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	4618      	mov	r0, r3
 800304a:	f7fe fd71 	bl	8001b30 <csp_buffer_free>
			return CSP_ERR_NONE;
 800304e:	2300      	movs	r3, #0
 8003050:	e074      	b.n	800313c <csp_route_work+0x304>
		}

		/* New incoming connection accepted */
		csp_id_t idout;
		idout.pri   = packet->id.pri;
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	7bdb      	ldrb	r3, [r3, #15]
 8003056:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800305a:	b2da      	uxtb	r2, r3
 800305c:	7bfb      	ldrb	r3, [r7, #15]
 800305e:	f362 1387 	bfi	r3, r2, #6, #2
 8003062:	73fb      	strb	r3, [r7, #15]
		idout.src   = csp_conf.address;
 8003064:	4b25      	ldr	r3, [pc, #148]	@ (80030fc <csp_route_work+0x2c4>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	f003 031f 	and.w	r3, r3, #31
 800306c:	b2da      	uxtb	r2, r3
 800306e:	7bfb      	ldrb	r3, [r7, #15]
 8003070:	f362 0345 	bfi	r3, r2, #1, #5
 8003074:	73fb      	strb	r3, [r7, #15]

		idout.dst   = packet->id.src;
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	7bdb      	ldrb	r3, [r3, #15]
 800307a:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800307e:	b2da      	uxtb	r2, r3
 8003080:	89fb      	ldrh	r3, [r7, #14]
 8003082:	f362 1308 	bfi	r3, r2, #4, #5
 8003086:	81fb      	strh	r3, [r7, #14]
		idout.dport = packet->id.sport;
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	7b5b      	ldrb	r3, [r3, #13]
 800308c:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8003090:	b2da      	uxtb	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f362 3393 	bfi	r3, r2, #14, #6
 8003098:	60fb      	str	r3, [r7, #12]
		idout.sport = packet->id.dport;
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f3c3 3385 	ubfx	r3, r3, #14, #6
 80030a2:	b2da      	uxtb	r2, r3
 80030a4:	7b7b      	ldrb	r3, [r7, #13]
 80030a6:	f362 0305 	bfi	r3, r2, #0, #6
 80030aa:	737b      	strb	r3, [r7, #13]
		idout.flags = packet->id.flags;
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	7b1b      	ldrb	r3, [r3, #12]
 80030b0:	733b      	strb	r3, [r7, #12]

		/* Create connection */
		conn = csp_conn_new(packet->id, idout);
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	68f9      	ldr	r1, [r7, #12]
 80030b6:	68d8      	ldr	r0, [r3, #12]
 80030b8:	f7fe ffbe 	bl	8002038 <csp_conn_new>
 80030bc:	6278      	str	r0, [r7, #36]	@ 0x24

		if (!conn) {
 80030be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d10d      	bne.n	80030e0 <csp_route_work+0x2a8>
			csp_log_error("No more connections available");
 80030c4:	4b0b      	ldr	r3, [pc, #44]	@ (80030f4 <csp_route_work+0x2bc>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d003      	beq.n	80030d4 <csp_route_work+0x29c>
 80030cc:	490f      	ldr	r1, [pc, #60]	@ (800310c <csp_route_work+0x2d4>)
 80030ce:	2000      	movs	r0, #0
 80030d0:	f7ff f946 	bl	8002360 <do_csp_debug>
			csp_buffer_free(packet);
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe fd2a 	bl	8001b30 <csp_buffer_free>
			return CSP_ERR_NONE;
 80030dc:	2300      	movs	r3, #0
 80030de:	e02d      	b.n	800313c <csp_route_work+0x304>
		}

		/* Store the socket queue and options */
		conn->socket = socket->socket;
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	691a      	ldr	r2, [r3, #16]
 80030e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e6:	611a      	str	r2, [r3, #16]
		conn->opts = socket->opts;
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	699a      	ldr	r2, [r3, #24]
 80030ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ee:	619a      	str	r2, [r3, #24]
 80030f0:	e01e      	b.n	8003130 <csp_route_work+0x2f8>
 80030f2:	bf00      	nop
 80030f4:	24000008 	.word	0x24000008
 80030f8:	0800c074 	.word	0x0800c074
 80030fc:	240001a4 	.word	0x240001a4
 8003100:	0800c0b4 	.word	0x0800c0b4
 8003104:	0800c0cc 	.word	0x0800c0cc
 8003108:	3fffff00 	.word	0x3fffff00
 800310c:	0800c0e8 	.word	0x0800c0e8

	/* Packet to existing connection */
	} else {

		/* Run security check on incoming packet */
		if (csp_route_security_check(conn->opts, input.iface, packet) < 0) {
 8003110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003112:	699b      	ldr	r3, [r3, #24]
 8003114:	6979      	ldr	r1, [r7, #20]
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff fe4d 	bl	8002db8 <csp_route_security_check>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	da05      	bge.n	8003130 <csp_route_work+0x2f8>
			csp_buffer_free(packet);
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	4618      	mov	r0, r3
 8003128:	f7fe fd02 	bl	8001b30 <csp_buffer_free>
			return CSP_ERR_NONE;
 800312c:	2300      	movs	r3, #0
 800312e:	e005      	b.n	800313c <csp_route_work+0x304>
		return CSP_ERR_NONE;
	}
#endif

	/* Pass packet to UDP module */
	csp_udp_new_packet(conn, packet);
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	4619      	mov	r1, r3
 8003134:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003136:	f000 fd31 	bl	8003b9c <csp_udp_new_packet>
	return CSP_ERR_NONE;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	372c      	adds	r7, #44	@ 0x2c
 8003140:	46bd      	mov	sp, r7
 8003142:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003144 <csp_task_router>:

static CSP_DEFINE_TASK(csp_task_router) {
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]

	/* Here there be routing */
	while (1) {
		csp_route_work(FIFO_TIMEOUT);
 800314c:	f04f 30ff 	mov.w	r0, #4294967295
 8003150:	f7ff fe72 	bl	8002e38 <csp_route_work>
 8003154:	e7fa      	b.n	800314c <csp_task_router+0x8>
	...

08003158 <csp_route_start_task>:

	return CSP_TASK_RETURN;

}

int csp_route_start_task(unsigned int task_stack_size, unsigned int task_priority) {
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af02      	add	r7, sp, #8
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]

	int ret = csp_thread_create(csp_task_router, "RTE", task_stack_size, NULL, task_priority, NULL);
 8003162:	2300      	movs	r3, #0
 8003164:	9301      	str	r3, [sp, #4]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	9300      	str	r3, [sp, #0]
 800316a:	2300      	movs	r3, #0
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	490c      	ldr	r1, [pc, #48]	@ (80031a0 <csp_route_start_task+0x48>)
 8003170:	480c      	ldr	r0, [pc, #48]	@ (80031a4 <csp_route_start_task+0x4c>)
 8003172:	f7fe fb5b 	bl	800182c <csp_thread_create>
 8003176:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00a      	beq.n	8003194 <csp_route_start_task+0x3c>
		csp_log_error("Failed to start router task, error: %d", ret);
 800317e:	4b0a      	ldr	r3, [pc, #40]	@ (80031a8 <csp_route_start_task+0x50>)
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d004      	beq.n	8003190 <csp_route_start_task+0x38>
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	4908      	ldr	r1, [pc, #32]	@ (80031ac <csp_route_start_task+0x54>)
 800318a:	2000      	movs	r0, #0
 800318c:	f7ff f8e8 	bl	8002360 <do_csp_debug>
		return ret;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	e000      	b.n	8003196 <csp_route_start_task+0x3e>
	}

	return CSP_ERR_NONE;
 8003194:	2300      	movs	r3, #0

}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	0800c108 	.word	0x0800c108
 80031a4:	08003145 	.word	0x08003145
 80031a8:	24000008 	.word	0x24000008
 80031ac:	0800c10c 	.word	0x0800c10c

080031b0 <csp_can_tx_frame>:
extern FDCAN_HandleTypeDef hfdcan1;

csp_can_interface_data_t can_ifdata;
csp_iface_t can_iface;

static int csp_can_tx_frame(void *driver_data, uint32_t id, const uint8_t *data, uint8_t dlc) {
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08e      	sub	sp, #56	@ 0x38
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
 80031bc:	70fb      	strb	r3, [r7, #3]

    FDCAN_TxHeaderTypeDef txHeader;
    txHeader.Identifier          = (uint32_t)id;
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	617b      	str	r3, [r7, #20]
    txHeader.IdType              = FDCAN_EXTENDED_ID;
 80031c2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80031c6:	61bb      	str	r3, [r7, #24]
    txHeader.TxFrameType         = FDCAN_DATA_FRAME;
 80031c8:	2300      	movs	r3, #0
 80031ca:	61fb      	str	r3, [r7, #28]
    txHeader.DataLength          = FDCAN_DLC_BYTES_8;
 80031cc:	2308      	movs	r3, #8
 80031ce:	623b      	str	r3, [r7, #32]
    txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80031d0:	2300      	movs	r3, #0
 80031d2:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.BitRateSwitch       = FDCAN_BRS_OFF;
 80031d4:	2300      	movs	r3, #0
 80031d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.FDFormat            = FDCAN_CLASSIC_CAN;
 80031d8:	2300      	movs	r3, #0
 80031da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    txHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 80031dc:	2300      	movs	r3, #0
 80031de:	633b      	str	r3, [r7, #48]	@ 0x30
    txHeader.MessageMarker       = 0;
 80031e0:	2300      	movs	r3, #0
 80031e2:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data) != HAL_OK) {
 80031e4:	f107 0314 	add.w	r3, r7, #20
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	4619      	mov	r1, r3
 80031ec:	4806      	ldr	r0, [pc, #24]	@ (8003208 <csp_can_tx_frame+0x58>)
 80031ee:	f004 fcd6 	bl	8007b9e <HAL_FDCAN_AddMessageToTxFifoQ>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d002      	beq.n	80031fe <csp_can_tx_frame+0x4e>
        return CSP_ERR_DRIVER;
 80031f8:	f06f 030a 	mvn.w	r3, #10
 80031fc:	e000      	b.n	8003200 <csp_can_tx_frame+0x50>
    }

	return CSP_ERR_NONE;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3738      	adds	r7, #56	@ 0x38
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	240000d4 	.word	0x240000d4

0800320c <can_csp_init>:

void can_csp_init(void) {
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af00      	add	r7, sp, #0
	FDCAN_FilterTypeDef sFilterConfig = {
 8003212:	463b      	mov	r3, r7
 8003214:	2220      	movs	r2, #32
 8003216:	2100      	movs	r1, #0
 8003218:	4618      	mov	r0, r3
 800321a:	f007 fafb 	bl	800a814 <memset>
 800321e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003222:	603b      	str	r3, [r7, #0]
 8003224:	2303      	movs	r3, #3
 8003226:	60bb      	str	r3, [r7, #8]
 8003228:	2301      	movs	r3, #1
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8003230:	617b      	str	r3, [r7, #20]
		.FilterType = FDCAN_FILTER_RANGE_NO_EIDM,
		.FilterConfig = FDCAN_FILTER_TO_RXFIFO0,
		.FilterID1 = 0x00000000,
		.FilterID2 = 0x1FFFFFFF
	};
	HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig);
 8003232:	463b      	mov	r3, r7
 8003234:	4619      	mov	r1, r3
 8003236:	480f      	ldr	r0, [pc, #60]	@ (8003274 <can_csp_init+0x68>)
 8003238:	f004 fc10 	bl	8007a5c <HAL_FDCAN_ConfigFilter>

	HAL_FDCAN_Start(&hfdcan1);
 800323c:	480d      	ldr	r0, [pc, #52]	@ (8003274 <can_csp_init+0x68>)
 800323e:	f004 fc83 	bl	8007b48 <HAL_FDCAN_Start>

	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8003242:	2200      	movs	r2, #0
 8003244:	2101      	movs	r1, #1
 8003246:	480b      	ldr	r0, [pc, #44]	@ (8003274 <can_csp_init+0x68>)
 8003248:	f004 fe70 	bl	8007f2c <HAL_FDCAN_ActivateNotification>

	can_ifdata.tx_func			= csp_can_tx_frame;
 800324c:	4b0a      	ldr	r3, [pc, #40]	@ (8003278 <can_csp_init+0x6c>)
 800324e:	4a0b      	ldr	r2, [pc, #44]	@ (800327c <can_csp_init+0x70>)
 8003250:	605a      	str	r2, [r3, #4]
	can_iface.name				= "can";
 8003252:	4b0b      	ldr	r3, [pc, #44]	@ (8003280 <can_csp_init+0x74>)
 8003254:	4a0b      	ldr	r2, [pc, #44]	@ (8003284 <can_csp_init+0x78>)
 8003256:	601a      	str	r2, [r3, #0]
	can_iface.driver_data		= &hfdcan1;
 8003258:	4b09      	ldr	r3, [pc, #36]	@ (8003280 <can_csp_init+0x74>)
 800325a:	4a06      	ldr	r2, [pc, #24]	@ (8003274 <can_csp_init+0x68>)
 800325c:	609a      	str	r2, [r3, #8]
	can_iface.interface_data	= &can_ifdata;
 800325e:	4b08      	ldr	r3, [pc, #32]	@ (8003280 <can_csp_init+0x74>)
 8003260:	4a05      	ldr	r2, [pc, #20]	@ (8003278 <can_csp_init+0x6c>)
 8003262:	605a      	str	r2, [r3, #4]
//	can_iface.mtu 				= 8;
	csp_can_add_interface(&can_iface);
 8003264:	4806      	ldr	r0, [pc, #24]	@ (8003280 <can_csp_init+0x74>)
 8003266:	f000 fa3f 	bl	80036e8 <csp_can_add_interface>
}
 800326a:	bf00      	nop
 800326c:	3720      	adds	r7, #32
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	240000d4 	.word	0x240000d4
 8003278:	240001cc 	.word	0x240001cc
 800327c:	080031b1 	.word	0x080031b1
 8003280:	240001d4 	.word	0x240001d4
 8003284:	0800c134 	.word	0x0800c134

08003288 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b092      	sub	sp, #72	@ 0x48
 800328c:	af02      	add	r7, sp, #8
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
    FDCAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];
    CSP_BASE_TYPE xCspTaskWoken = pdFALSE;
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]

    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK) {
 8003296:	f107 0310 	add.w	r3, r7, #16
 800329a:	f107 0218 	add.w	r2, r7, #24
 800329e:	2140      	movs	r1, #64	@ 0x40
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f004 fcd7 	bl	8007c54 <HAL_FDCAN_GetRxMessage>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d119      	bne.n	80032e0 <HAL_FDCAN_RxFifo0Callback+0x58>
    	csp_can_rx(&can_iface, rxHeader.Identifier, rxData, rxHeader.DataLength, &xCspTaskWoken);
 80032ac:	69b9      	ldr	r1, [r7, #24]
 80032ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b0:	b2d8      	uxtb	r0, r3
 80032b2:	f107 0210 	add.w	r2, r7, #16
 80032b6:	f107 030c 	add.w	r3, r7, #12
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	4603      	mov	r3, r0
 80032be:	480a      	ldr	r0, [pc, #40]	@ (80032e8 <HAL_FDCAN_RxFifo0Callback+0x60>)
 80032c0:	f000 f816 	bl	80032f0 <csp_can_rx>

    	if(xCspTaskWoken) {
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00a      	beq.n	80032e0 <HAL_FDCAN_RxFifo0Callback+0x58>
    		portYIELD_FROM_ISR(xCspTaskWoken);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d007      	beq.n	80032e0 <HAL_FDCAN_RxFifo0Callback+0x58>
 80032d0:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <HAL_FDCAN_RxFifo0Callback+0x64>)
 80032d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032d6:	601a      	str	r2, [r3, #0]
 80032d8:	f3bf 8f4f 	dsb	sy
 80032dc:	f3bf 8f6f 	isb	sy
    	}
	}
}
 80032e0:	bf00      	nop
 80032e2:	3740      	adds	r7, #64	@ 0x40
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	240001d4 	.word	0x240001d4
 80032ec:	e000ed04 	.word	0xe000ed04

080032f0 <csp_can_rx>:
	/* Remaining CFP fragment(s) of a CSP packet */
	CFP_MORE = 1
};

int csp_can_rx(csp_iface_t *iface, uint32_t id, const uint8_t *data, uint8_t dlc, CSP_BASE_TYPE *task_woken)
{
 80032f0:	b590      	push	{r4, r7, lr}
 80032f2:	b087      	sub	sp, #28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
 80032fc:	70fb      	strb	r3, [r7, #3]
			return CSP_ERR_DRIVER;
		}
	}

	/* Bind incoming frame to a packet buffer */
	csp_can_pbuf_element_t * buf = csp_can_pbuf_find(id, CFP_ID_CONN_MASK, task_woken);
 80032fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003300:	4989      	ldr	r1, [pc, #548]	@ (8003528 <csp_can_rx+0x238>)
 8003302:	68b8      	ldr	r0, [r7, #8]
 8003304:	f000 fad8 	bl	80038b8 <csp_can_pbuf_find>
 8003308:	6178      	str	r0, [r7, #20]
	if (buf == NULL) {
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d11d      	bne.n	800334c <csp_can_rx+0x5c>
		if (CFP_TYPE(id) == CFP_BEGIN) {
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	0c9b      	lsrs	r3, r3, #18
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10f      	bne.n	800333c <csp_can_rx+0x4c>
			buf = csp_can_pbuf_new(id, task_woken);
 800331c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800331e:	68b8      	ldr	r0, [r7, #8]
 8003320:	f000 fa4a 	bl	80037b8 <csp_can_pbuf_new>
 8003324:	6178      	str	r0, [r7, #20]
			if (buf == NULL) {
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d10f      	bne.n	800334c <csp_can_rx+0x5c>
				//csp_log_warn("No available packet buffer for CAN");
				iface->rx_error++;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	621a      	str	r2, [r3, #32]
				return CSP_ERR_NOMEM;
 8003336:	f04f 33ff 	mov.w	r3, #4294967295
 800333a:	e0f1      	b.n	8003520 <csp_can_rx+0x230>
			}
		} else {
			//csp_log_warn("Out of order id 0x%X remain %u", CFP_ID(id), CFP_REMAIN(id));
			iface->frame++;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003340:	1c5a      	adds	r2, r3, #1
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	62da      	str	r2, [r3, #44]	@ 0x2c
			return CSP_ERR_INVAL;
 8003346:	f06f 0301 	mvn.w	r3, #1
 800334a:	e0e9      	b.n	8003520 <csp_can_rx+0x230>
		}
	}

	/* Reset frame data offset */
	uint8_t offset = 0;
 800334c:	2300      	movs	r3, #0
 800334e:	74fb      	strb	r3, [r7, #19]

	switch (CFP_TYPE(id)) {
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	0c9b      	lsrs	r3, r3, #18
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b00      	cmp	r3, #0
 800335a:	d002      	beq.n	8003362 <csp_can_rx+0x72>
 800335c:	2b01      	cmp	r3, #1
 800335e:	d07a      	beq.n	8003456 <csp_can_rx+0x166>
 8003360:	e0d7      	b.n	8003512 <csp_can_rx+0x222>

	case CFP_BEGIN:

		/* Discard packet if DLC is less than CSP id + CSP length fields */
		if (dlc < (sizeof(csp_id_t) + sizeof(uint16_t))) {
 8003362:	78fb      	ldrb	r3, [r7, #3]
 8003364:	2b05      	cmp	r3, #5
 8003366:	d809      	bhi.n	800337c <csp_can_rx+0x8c>
			//csp_log_warn("Short BEGIN frame received");
			iface->frame++;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800336c:	1c5a      	adds	r2, r3, #1
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	62da      	str	r2, [r3, #44]	@ 0x2c
			csp_can_pbuf_free(buf, task_woken);
 8003372:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003374:	6978      	ldr	r0, [r7, #20]
 8003376:	f000 f9f1 	bl	800375c <csp_can_pbuf_free>
			break;
 800337a:	e0d0      	b.n	800351e <csp_can_rx+0x22e>
		}

		/* Check for incomplete frame */
		if (buf->packet != NULL) {
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d005      	beq.n	8003390 <csp_can_rx+0xa0>
			/* Reuse the buffer */
			//csp_log_warn("Incomplete frame");
			iface->frame++;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800338e:	e01b      	b.n	80033c8 <csp_can_rx+0xd8>
		} else {
			/* Get free buffer for frame */
			buf->packet = task_woken ? csp_buffer_get_isr(0) : csp_buffer_get(0); // CSP only supports one size
 8003390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003392:	2b00      	cmp	r3, #0
 8003394:	d004      	beq.n	80033a0 <csp_can_rx+0xb0>
 8003396:	2000      	movs	r0, #0
 8003398:	f7fe fafc 	bl	8001994 <csp_buffer_get_isr>
 800339c:	4603      	mov	r3, r0
 800339e:	e003      	b.n	80033a8 <csp_can_rx+0xb8>
 80033a0:	2000      	movs	r0, #0
 80033a2:	f7fe fb29 	bl	80019f8 <csp_buffer_get>
 80033a6:	4603      	mov	r3, r0
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	60d3      	str	r3, [r2, #12]
			if (buf->packet == NULL) {
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d109      	bne.n	80033c8 <csp_can_rx+0xd8>
				//csp_log_error("Failed to get buffer for CSP_BEGIN packet");
				iface->frame++;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b8:	1c5a      	adds	r2, r3, #1
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	62da      	str	r2, [r3, #44]	@ 0x2c
				csp_can_pbuf_free(buf, task_woken);
 80033be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033c0:	6978      	ldr	r0, [r7, #20]
 80033c2:	f000 f9cb 	bl	800375c <csp_can_pbuf_free>
				break;
 80033c6:	e0aa      	b.n	800351e <csp_can_rx+0x22e>
			}
		}

		/* Copy CSP identifier (header) */
		memcpy(&(buf->packet->id), data, sizeof(buf->packet->id));
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	330c      	adds	r3, #12
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	601a      	str	r2, [r3, #0]
		buf->packet->id.ext = csp_ntoh32(buf->packet->id.ext);
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	68da      	ldr	r2, [r3, #12]
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	68dc      	ldr	r4, [r3, #12]
 80033de:	4610      	mov	r0, r2
 80033e0:	f7ff f865 	bl	80024ae <csp_ntoh32>
 80033e4:	4603      	mov	r3, r0
 80033e6:	60e3      	str	r3, [r4, #12]

		/* Copy CSP length (of data) */
		memcpy(&(buf->packet->length), data + sizeof(csp_id_t), sizeof(buf->packet->length));
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	330a      	adds	r3, #10
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	3204      	adds	r2, #4
 80033f2:	8812      	ldrh	r2, [r2, #0]
 80033f4:	b292      	uxth	r2, r2
 80033f6:	801a      	strh	r2, [r3, #0]
		buf->packet->length = csp_ntoh16(buf->packet->length);
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	895a      	ldrh	r2, [r3, #10]
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	68dc      	ldr	r4, [r3, #12]
 8003402:	4610      	mov	r0, r2
 8003404:	f7ff f82c 	bl	8002460 <csp_ntoh16>
 8003408:	4603      	mov	r3, r0
 800340a:	8163      	strh	r3, [r4, #10]

		/* Check length against max */
		if ((buf->packet->length > MAX_CAN_DATA_SIZE) || (buf->packet->length > csp_buffer_data_size())) {
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	895b      	ldrh	r3, [r3, #10]
 8003412:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 8003416:	4293      	cmp	r3, r2
 8003418:	d808      	bhi.n	800342c <csp_can_rx+0x13c>
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	895b      	ldrh	r3, [r3, #10]
 8003420:	461c      	mov	r4, r3
 8003422:	f7fe fc09 	bl	8001c38 <csp_buffer_data_size>
 8003426:	4603      	mov	r3, r0
 8003428:	429c      	cmp	r4, r3
 800342a:	d909      	bls.n	8003440 <csp_can_rx+0x150>
			iface->rx_error++;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	621a      	str	r2, [r3, #32]
			csp_can_pbuf_free(buf, task_woken);
 8003436:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003438:	6978      	ldr	r0, [r7, #20]
 800343a:	f000 f98f 	bl	800375c <csp_can_pbuf_free>
			break;
 800343e:	e06e      	b.n	800351e <csp_can_rx+0x22e>
		}

		/* Reset RX count */
		buf->rx_count = 0;
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	2200      	movs	r2, #0
 8003444:	801a      	strh	r2, [r3, #0]

		/* Set offset to prevent CSP header from being copied to CSP data */
		offset = sizeof(csp_id_t) + sizeof(uint16_t);
 8003446:	2306      	movs	r3, #6
 8003448:	74fb      	strb	r3, [r7, #19]

		/* Set remain field - increment to include begin packet */
		buf->remain = CFP_REMAIN(id) + 1;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	0a9b      	lsrs	r3, r3, #10
 800344e:	b2db      	uxtb	r3, r3
 8003450:	1c5a      	adds	r2, r3, #1
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	605a      	str	r2, [r3, #4]
		/* FALLTHROUGH */

	case CFP_MORE:

		/* Check 'remain' field match */
		if (CFP_REMAIN(id) != buf->remain - 1) {
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	0a9b      	lsrs	r3, r3, #10
 800345a:	b2da      	uxtb	r2, r3
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	3b01      	subs	r3, #1
 8003462:	429a      	cmp	r2, r3
 8003464:	d009      	beq.n	800347a <csp_can_rx+0x18a>
			//csp_log_error("CAN frame lost in CSP packet");
			csp_can_pbuf_free(buf, task_woken);
 8003466:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003468:	6978      	ldr	r0, [r7, #20]
 800346a:	f000 f977 	bl	800375c <csp_can_pbuf_free>
			iface->frame++;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003472:	1c5a      	adds	r2, r3, #1
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	62da      	str	r2, [r3, #44]	@ 0x2c
			break;
 8003478:	e051      	b.n	800351e <csp_can_rx+0x22e>
		}

		/* Decrement remaining frames */
		buf->remain--;
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	1e5a      	subs	r2, r3, #1
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	605a      	str	r2, [r3, #4]

		/* Check for overflow */
		if ((buf->rx_count + dlc - offset) > buf->packet->length) {
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	881b      	ldrh	r3, [r3, #0]
 8003488:	461a      	mov	r2, r3
 800348a:	78fb      	ldrb	r3, [r7, #3]
 800348c:	441a      	add	r2, r3
 800348e:	7cfb      	ldrb	r3, [r7, #19]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	68d2      	ldr	r2, [r2, #12]
 8003496:	8952      	ldrh	r2, [r2, #10]
 8003498:	4293      	cmp	r3, r2
 800349a:	dd09      	ble.n	80034b0 <csp_can_rx+0x1c0>
			//csp_log_error("RX buffer overflow");
			iface->frame++;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a0:	1c5a      	adds	r2, r3, #1
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	62da      	str	r2, [r3, #44]	@ 0x2c
			csp_can_pbuf_free(buf, task_woken);
 80034a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034a8:	6978      	ldr	r0, [r7, #20]
 80034aa:	f000 f957 	bl	800375c <csp_can_pbuf_free>
			break;
 80034ae:	e036      	b.n	800351e <csp_can_rx+0x22e>
		}

		/* Copy dlc bytes into buffer */
		memcpy(&buf->packet->data[buf->rx_count], data + offset, dlc - offset);
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	68da      	ldr	r2, [r3, #12]
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	881b      	ldrh	r3, [r3, #0]
 80034b8:	3310      	adds	r3, #16
 80034ba:	18d0      	adds	r0, r2, r3
 80034bc:	7cfb      	ldrb	r3, [r7, #19]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	18d1      	adds	r1, r2, r3
 80034c2:	78fa      	ldrb	r2, [r7, #3]
 80034c4:	7cfb      	ldrb	r3, [r7, #19]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	461a      	mov	r2, r3
 80034ca:	f007 fa3e 	bl	800a94a <memcpy>
		buf->rx_count += dlc - offset;
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	881a      	ldrh	r2, [r3, #0]
 80034d2:	78fb      	ldrb	r3, [r7, #3]
 80034d4:	b299      	uxth	r1, r3
 80034d6:	7cfb      	ldrb	r3, [r7, #19]
 80034d8:	b29b      	uxth	r3, r3
 80034da:	1acb      	subs	r3, r1, r3
 80034dc:	b29b      	uxth	r3, r3
 80034de:	4413      	add	r3, r2
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	801a      	strh	r2, [r3, #0]

		/* Check if more data is expected */
		if (buf->rx_count != buf->packet->length)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	881a      	ldrh	r2, [r3, #0]
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	895b      	ldrh	r3, [r3, #10]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d113      	bne.n	800351c <csp_can_rx+0x22c>
			break;

		/* Data is available */
		csp_qfifo_write(buf->packet, iface, task_woken);
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034fa:	68f9      	ldr	r1, [r7, #12]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff fb8d 	bl	8002c1c <csp_qfifo_write>

		/* Drop packet buffer reference */
		buf->packet = NULL;
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2200      	movs	r2, #0
 8003506:	60da      	str	r2, [r3, #12]

		/* Free packet buffer */
		csp_can_pbuf_free(buf, task_woken);
 8003508:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800350a:	6978      	ldr	r0, [r7, #20]
 800350c:	f000 f926 	bl	800375c <csp_can_pbuf_free>

		break;
 8003510:	e005      	b.n	800351e <csp_can_rx+0x22e>

	default:
		//csp_log_warn("Received unknown CFP message type");
		csp_can_pbuf_free(buf, task_woken);
 8003512:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003514:	6978      	ldr	r0, [r7, #20]
 8003516:	f000 f921 	bl	800375c <csp_can_pbuf_free>
		break;
 800351a:	e000      	b.n	800351e <csp_can_rx+0x22e>
			break;
 800351c:	bf00      	nop
	}

	return CSP_ERR_NONE;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	371c      	adds	r7, #28
 8003524:	46bd      	mov	sp, r7
 8003526:	bd90      	pop	{r4, r7, pc}
 8003528:	1ff803ff 	.word	0x1ff803ff

0800352c <csp_can_tx>:

int csp_can_tx(const csp_route_t * ifroute, csp_packet_t *packet)
{
 800352c:	b590      	push	{r4, r7, lr}
 800352e:	b08f      	sub	sp, #60	@ 0x3c
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
        csp_iface_t * iface = ifroute->iface;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	633b      	str	r3, [r7, #48]	@ 0x30
        csp_can_interface_data_t * ifdata = iface->interface_data;
 800353c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get an unique CFP id - this should be locked to prevent access from multiple tasks */
	const uint32_t ident = ifdata->cfp_frame_id++;
 8003542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	1c59      	adds	r1, r3, #1
 8003548:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800354a:	6011      	str	r1, [r2, #0]
 800354c:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check protocol's max length - limit is 1 (first) frame + as many frames that can be specified in 'remain' */
        if (packet->length > MAX_CAN_DATA_SIZE) {
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	895b      	ldrh	r3, [r3, #10]
 8003552:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 8003556:	4293      	cmp	r3, r2
 8003558:	d902      	bls.n	8003560 <csp_can_tx+0x34>
		return CSP_ERR_TX;
 800355a:	f06f 0309 	mvn.w	r3, #9
 800355e:	e0bf      	b.n	80036e0 <csp_can_tx+0x1b4>
        }

	/* Insert destination node/via address into the CFP destination field */
	const uint8_t dest = (ifroute->via != CSP_NO_VIA_ADDRESS) ? ifroute->via : packet->id.dst;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	791b      	ldrb	r3, [r3, #4]
 8003564:	2bff      	cmp	r3, #255	@ 0xff
 8003566:	d002      	beq.n	800356e <csp_can_tx+0x42>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	791b      	ldrb	r3, [r3, #4]
 800356c:	e004      	b.n	8003578 <csp_can_tx+0x4c>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	89db      	ldrh	r3, [r3, #14]
 8003572:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8003576:	b2db      	uxtb	r3, r3
 8003578:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Create CAN identifier */
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	7bdb      	ldrb	r3, [r3, #15]
 8003580:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8003584:	b2db      	uxtb	r3, r3
 8003586:	061a      	lsls	r2, r3, #24
                       CFP_MAKE_DST(dest) |
 8003588:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800358c:	04db      	lsls	r3, r3, #19
 800358e:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 8003592:	431a      	orrs	r2, r3
                       CFP_MAKE_ID(ident) |
 8003594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003596:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800359a:	431a      	orrs	r2, r3
                       CFP_MAKE_TYPE(CFP_BEGIN) |
                       CFP_MAKE_REMAIN((packet->length + CFP_OVERHEAD - 1) / MAX_BYTES_IN_CAN_FRAME));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	895b      	ldrh	r3, [r3, #10]
 80035a0:	3305      	adds	r3, #5
 80035a2:	08db      	lsrs	r3, r3, #3
 80035a4:	029b      	lsls	r3, r3, #10
 80035a6:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 80035aa:	4313      	orrs	r3, r2
 80035ac:	623b      	str	r3, [r7, #32]

	/* Calculate first frame data bytes */
	const uint8_t avail = MAX_BYTES_IN_CAN_FRAME - CFP_OVERHEAD;
 80035ae:	2302      	movs	r3, #2
 80035b0:	77fb      	strb	r3, [r7, #31]
	uint8_t bytes = (packet->length <= avail) ? packet->length : avail;
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	895a      	ldrh	r2, [r3, #10]
 80035b6:	7ffb      	ldrb	r3, [r7, #31]
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d803      	bhi.n	80035c6 <csp_can_tx+0x9a>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	895b      	ldrh	r3, [r3, #10]
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	e000      	b.n	80035c8 <csp_can_tx+0x9c>
 80035c6:	7ffb      	ldrb	r3, [r7, #31]
 80035c8:	77bb      	strb	r3, [r7, #30]

	/* Copy CSP headers and data */
	const uint32_t csp_id_be = csp_hton32(packet->id.ext);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7fe ff54 	bl	800247c <csp_hton32>
 80035d4:	4603      	mov	r3, r0
 80035d6:	617b      	str	r3, [r7, #20]
	const uint16_t csp_length_be = csp_hton16(packet->length);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	895b      	ldrh	r3, [r3, #10]
 80035dc:	4618      	mov	r0, r3
 80035de:	f7fe ff29 	bl	8002434 <csp_hton16>
 80035e2:	4603      	mov	r3, r0
 80035e4:	827b      	strh	r3, [r7, #18]

	uint8_t frame_buf[MAX_BYTES_IN_CAN_FRAME];
	memcpy(frame_buf, &csp_id_be, sizeof(csp_id_be));
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	60bb      	str	r3, [r7, #8]
	memcpy(frame_buf + sizeof(csp_id_be), &csp_length_be, sizeof(csp_length_be));
 80035ea:	f107 0308 	add.w	r3, r7, #8
 80035ee:	3304      	adds	r3, #4
 80035f0:	8a7a      	ldrh	r2, [r7, #18]
 80035f2:	801a      	strh	r2, [r3, #0]
	memcpy(frame_buf + CFP_OVERHEAD, packet->data, bytes);
 80035f4:	f107 0308 	add.w	r3, r7, #8
 80035f8:	3306      	adds	r3, #6
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	f102 0110 	add.w	r1, r2, #16
 8003600:	7fba      	ldrb	r2, [r7, #30]
 8003602:	4618      	mov	r0, r3
 8003604:	f007 f9a1 	bl	800a94a <memcpy>

	/* Increment tx counter */
	uint16_t tx_count = bytes;
 8003608:	7fbb      	ldrb	r3, [r7, #30]
 800360a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        const csp_can_driver_tx_t tx_func = ifdata->tx_func;
 800360c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	61bb      	str	r3, [r7, #24]

	/* Send first frame */
	if ((tx_func)(iface->driver_data, id, frame_buf, CFP_OVERHEAD + bytes) != CSP_ERR_NONE) {
 8003612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003614:	6898      	ldr	r0, [r3, #8]
 8003616:	7fbb      	ldrb	r3, [r7, #30]
 8003618:	3306      	adds	r3, #6
 800361a:	b2db      	uxtb	r3, r3
 800361c:	f107 0208 	add.w	r2, r7, #8
 8003620:	69bc      	ldr	r4, [r7, #24]
 8003622:	6a39      	ldr	r1, [r7, #32]
 8003624:	47a0      	blx	r4
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d050      	beq.n	80036ce <csp_can_tx+0x1a2>
		//csp_log_warn("Failed to send CAN frame in csp_tx_can");
		iface->tx_error++;
 800362c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	1c5a      	adds	r2, r3, #1
 8003632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003634:	61da      	str	r2, [r3, #28]
		return CSP_ERR_DRIVER;
 8003636:	f06f 030a 	mvn.w	r3, #10
 800363a:	e051      	b.n	80036e0 <csp_can_tx+0x1b4>
	}

	/* Send next frames if not complete */
	while (tx_count < packet->length) {
		/* Calculate frame data bytes */
		bytes = (packet->length - tx_count >= MAX_BYTES_IN_CAN_FRAME) ? MAX_BYTES_IN_CAN_FRAME : packet->length - tx_count;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	895b      	ldrh	r3, [r3, #10]
 8003640:	461a      	mov	r2, r3
 8003642:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b08      	cmp	r3, #8
 8003648:	bfa8      	it	ge
 800364a:	2308      	movge	r3, #8
 800364c:	77bb      	strb	r3, [r7, #30]

		/* Prepare identifier */
		id = (CFP_MAKE_SRC(packet->id.src) |
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	7bdb      	ldrb	r3, [r3, #15]
 8003652:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8003656:	b2db      	uxtb	r3, r3
 8003658:	061a      	lsls	r2, r3, #24
                      CFP_MAKE_DST(dest) |
 800365a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800365e:	04db      	lsls	r3, r3, #19
 8003660:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
		id = (CFP_MAKE_SRC(packet->id.src) |
 8003664:	431a      	orrs	r2, r3
                      CFP_MAKE_ID(ident) |
 8003666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003668:	f3c3 0309 	ubfx	r3, r3, #0, #10
                      CFP_MAKE_DST(dest) |
 800366c:	431a      	orrs	r2, r3
                      CFP_MAKE_TYPE(CFP_MORE) |
                      CFP_MAKE_REMAIN((packet->length - tx_count - bytes + MAX_BYTES_IN_CAN_FRAME - 1) / MAX_BYTES_IN_CAN_FRAME));
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	895b      	ldrh	r3, [r3, #10]
 8003672:	4619      	mov	r1, r3
 8003674:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003676:	1ac9      	subs	r1, r1, r3
 8003678:	7fbb      	ldrb	r3, [r7, #30]
 800367a:	1acb      	subs	r3, r1, r3
 800367c:	3307      	adds	r3, #7
 800367e:	2b00      	cmp	r3, #0
 8003680:	da00      	bge.n	8003684 <csp_can_tx+0x158>
 8003682:	3307      	adds	r3, #7
 8003684:	10db      	asrs	r3, r3, #3
 8003686:	029b      	lsls	r3, r3, #10
 8003688:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
                      CFP_MAKE_TYPE(CFP_MORE) |
 800368c:	4313      	orrs	r3, r2
		id = (CFP_MAKE_SRC(packet->id.src) |
 800368e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003692:	623b      	str	r3, [r7, #32]

		/* Increment tx counter */
		tx_count += bytes;
 8003694:	7fbb      	ldrb	r3, [r7, #30]
 8003696:	b29a      	uxth	r2, r3
 8003698:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800369a:	4413      	add	r3, r2
 800369c:	86fb      	strh	r3, [r7, #54]	@ 0x36

		/* Send frame */
		if ((tx_func)(iface->driver_data, id, packet->data + tx_count - bytes, bytes) != CSP_ERR_NONE) {
 800369e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a0:	6898      	ldr	r0, [r3, #8]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	f103 0210 	add.w	r2, r3, #16
 80036a8:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 80036aa:	7fbb      	ldrb	r3, [r7, #30]
 80036ac:	1acb      	subs	r3, r1, r3
 80036ae:	441a      	add	r2, r3
 80036b0:	7fbb      	ldrb	r3, [r7, #30]
 80036b2:	69bc      	ldr	r4, [r7, #24]
 80036b4:	6a39      	ldr	r1, [r7, #32]
 80036b6:	47a0      	blx	r4
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d007      	beq.n	80036ce <csp_can_tx+0x1a2>
			//csp_log_warn("Failed to send CAN frame in Tx callback");
			iface->tx_error++;
 80036be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	1c5a      	adds	r2, r3, #1
 80036c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c6:	61da      	str	r2, [r3, #28]
			return CSP_ERR_DRIVER;
 80036c8:	f06f 030a 	mvn.w	r3, #10
 80036cc:	e008      	b.n	80036e0 <csp_can_tx+0x1b4>
	while (tx_count < packet->length) {
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	895b      	ldrh	r3, [r3, #10]
 80036d2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d3b1      	bcc.n	800363c <csp_can_tx+0x110>
		}
	}

	csp_buffer_free(packet);
 80036d8:	6838      	ldr	r0, [r7, #0]
 80036da:	f7fe fa29 	bl	8001b30 <csp_buffer_free>

	return CSP_ERR_NONE;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	373c      	adds	r7, #60	@ 0x3c
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd90      	pop	{r4, r7, pc}

080036e8 <csp_can_add_interface>:

int csp_can_add_interface(csp_iface_t * iface) {
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]

	if ((iface == NULL) || (iface->name == NULL) || (iface->interface_data == NULL)) {
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d007      	beq.n	8003706 <csp_can_add_interface+0x1e>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d003      	beq.n	8003706 <csp_can_add_interface+0x1e>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d102      	bne.n	800370c <csp_can_add_interface+0x24>
		return CSP_ERR_INVAL;
 8003706:	f06f 0301 	mvn.w	r3, #1
 800370a:	e021      	b.n	8003750 <csp_can_add_interface+0x68>
	}

        csp_can_interface_data_t * ifdata = iface->interface_data;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	60fb      	str	r3, [r7, #12]
	if (ifdata->tx_func == NULL) {
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d102      	bne.n	8003720 <csp_can_add_interface+0x38>
		return CSP_ERR_INVAL;
 800371a:	f06f 0301 	mvn.w	r3, #1
 800371e:	e017      	b.n	8003750 <csp_can_add_interface+0x68>
	}

        if ((iface->mtu == 0) || (iface->mtu > MAX_CAN_DATA_SIZE)) {
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	8a1b      	ldrh	r3, [r3, #16]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d005      	beq.n	8003734 <csp_can_add_interface+0x4c>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	8a1b      	ldrh	r3, [r3, #16]
 800372c:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 8003730:	4293      	cmp	r3, r2
 8003732:	d903      	bls.n	800373c <csp_can_add_interface+0x54>
            iface->mtu = MAX_CAN_DATA_SIZE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 800373a:	821a      	strh	r2, [r3, #16]
        }

        ifdata->cfp_frame_id = 0;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]

	iface->nexthop = csp_can_tx;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a04      	ldr	r2, [pc, #16]	@ (8003758 <csp_can_add_interface+0x70>)
 8003746:	60da      	str	r2, [r3, #12]

	return csp_iflist_add(iface);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7fe febd 	bl	80024c8 <csp_iflist_add>
 800374e:	4603      	mov	r3, r0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3710      	adds	r7, #16
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	0800352d 	.word	0x0800352d

0800375c <csp_can_pbuf_free>:
#define PBUF_TIMEOUT_MS		1000

static csp_can_pbuf_element_t csp_can_pbuf[PBUF_ELEMENTS] = {};

int csp_can_pbuf_free(csp_can_pbuf_element_t *buf, CSP_BASE_TYPE *task_woken)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
	/* Free CSP packet */
	if (buf->packet != NULL) {
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00d      	beq.n	800378a <csp_can_pbuf_free+0x2e>
		if (task_woken == NULL) {
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d105      	bne.n	8003780 <csp_can_pbuf_free+0x24>
			csp_buffer_free(buf->packet);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	4618      	mov	r0, r3
 800377a:	f7fe f9d9 	bl	8001b30 <csp_buffer_free>
 800377e:	e004      	b.n	800378a <csp_can_pbuf_free+0x2e>
		} else {
			csp_buffer_free_isr(buf->packet);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	4618      	mov	r0, r3
 8003786:	f7fe f999 	bl	8001abc <csp_buffer_free_isr>
		}
	}

	/* Mark buffer element free */
	buf->packet = NULL;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	60da      	str	r2, [r3, #12]
	buf->rx_count = 0;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	801a      	strh	r2, [r3, #0]
	buf->cfpid = 0;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	609a      	str	r2, [r3, #8]
	buf->last_used = 0;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	615a      	str	r2, [r3, #20]
	buf->remain = 0;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	605a      	str	r2, [r3, #4]
	buf->state = BUF_FREE;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	741a      	strb	r2, [r3, #16]

	return CSP_ERR_NONE;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <csp_can_pbuf_new>:

csp_can_pbuf_element_t *csp_can_pbuf_new(uint32_t id, CSP_BASE_TYPE *task_woken)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
	uint32_t now = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <csp_can_pbuf_new+0x18>
 80037c8:	f7fe f85b 	bl	8001882 <csp_get_ms_isr>
 80037cc:	4603      	mov	r3, r0
 80037ce:	e002      	b.n	80037d6 <csp_can_pbuf_new+0x1e>
 80037d0:	f7fe f850 	bl	8001874 <csp_get_ms>
 80037d4:	4603      	mov	r3, r0
 80037d6:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 80037d8:	2300      	movs	r3, #0
 80037da:	60fb      	str	r3, [r7, #12]
 80037dc:	e061      	b.n	80038a2 <csp_can_pbuf_new+0xea>

		/* Perform cleanup in used pbufs */
		if (csp_can_pbuf[i].state == BUF_USED) {
 80037de:	4935      	ldr	r1, [pc, #212]	@ (80038b4 <csp_can_pbuf_new+0xfc>)
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	4613      	mov	r3, r2
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	4413      	add	r3, r2
 80037e8:	00db      	lsls	r3, r3, #3
 80037ea:	440b      	add	r3, r1
 80037ec:	3310      	adds	r3, #16
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d118      	bne.n	8003826 <csp_can_pbuf_new+0x6e>
			if (now - csp_can_pbuf[i].last_used > PBUF_TIMEOUT_MS)
 80037f4:	492f      	ldr	r1, [pc, #188]	@ (80038b4 <csp_can_pbuf_new+0xfc>)
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	4613      	mov	r3, r2
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4413      	add	r3, r2
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	440b      	add	r3, r1
 8003802:	3314      	adds	r3, #20
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800380e:	d90a      	bls.n	8003826 <csp_can_pbuf_new+0x6e>
				csp_can_pbuf_free(&csp_can_pbuf[i], task_woken);
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	4613      	mov	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4413      	add	r3, r2
 8003818:	00db      	lsls	r3, r3, #3
 800381a:	4a26      	ldr	r2, [pc, #152]	@ (80038b4 <csp_can_pbuf_new+0xfc>)
 800381c:	4413      	add	r3, r2
 800381e:	6839      	ldr	r1, [r7, #0]
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff ff9b 	bl	800375c <csp_can_pbuf_free>
		}

		if (csp_can_pbuf[i].state == BUF_FREE) {
 8003826:	4923      	ldr	r1, [pc, #140]	@ (80038b4 <csp_can_pbuf_new+0xfc>)
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	4613      	mov	r3, r2
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	4413      	add	r3, r2
 8003830:	00db      	lsls	r3, r3, #3
 8003832:	440b      	add	r3, r1
 8003834:	3310      	adds	r3, #16
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d12f      	bne.n	800389c <csp_can_pbuf_new+0xe4>
			csp_can_pbuf[i].state = BUF_USED;
 800383c:	491d      	ldr	r1, [pc, #116]	@ (80038b4 <csp_can_pbuf_new+0xfc>)
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	4613      	mov	r3, r2
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	4413      	add	r3, r2
 8003846:	00db      	lsls	r3, r3, #3
 8003848:	440b      	add	r3, r1
 800384a:	3310      	adds	r3, #16
 800384c:	2201      	movs	r2, #1
 800384e:	701a      	strb	r2, [r3, #0]
			csp_can_pbuf[i].cfpid = id;
 8003850:	4918      	ldr	r1, [pc, #96]	@ (80038b4 <csp_can_pbuf_new+0xfc>)
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	4613      	mov	r3, r2
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	4413      	add	r3, r2
 800385a:	00db      	lsls	r3, r3, #3
 800385c:	440b      	add	r3, r1
 800385e:	3308      	adds	r3, #8
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	601a      	str	r2, [r3, #0]
			csp_can_pbuf[i].remain = 0;
 8003864:	4913      	ldr	r1, [pc, #76]	@ (80038b4 <csp_can_pbuf_new+0xfc>)
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	4613      	mov	r3, r2
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	4413      	add	r3, r2
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	440b      	add	r3, r1
 8003872:	3304      	adds	r3, #4
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]
			csp_can_pbuf[i].last_used = now;
 8003878:	490e      	ldr	r1, [pc, #56]	@ (80038b4 <csp_can_pbuf_new+0xfc>)
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	4613      	mov	r3, r2
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	4413      	add	r3, r2
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	440b      	add	r3, r1
 8003886:	3314      	adds	r3, #20
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	601a      	str	r2, [r3, #0]
			return &csp_can_pbuf[i];
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	4613      	mov	r3, r2
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	4413      	add	r3, r2
 8003894:	00db      	lsls	r3, r3, #3
 8003896:	4a07      	ldr	r2, [pc, #28]	@ (80038b4 <csp_can_pbuf_new+0xfc>)
 8003898:	4413      	add	r3, r2
 800389a:	e006      	b.n	80038aa <csp_can_pbuf_new+0xf2>
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	3301      	adds	r3, #1
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2b04      	cmp	r3, #4
 80038a6:	dd9a      	ble.n	80037de <csp_can_pbuf_new+0x26>
		}

	}

	return NULL;
 80038a8:	2300      	movs	r3, #0

}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	24000214 	.word	0x24000214

080038b8 <csp_can_pbuf_find>:

csp_can_pbuf_element_t *csp_can_pbuf_find(uint32_t id, uint32_t mask, CSP_BASE_TYPE *task_woken)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 80038c4:	2300      	movs	r3, #0
 80038c6:	617b      	str	r3, [r7, #20]
 80038c8:	e037      	b.n	800393a <csp_can_pbuf_find+0x82>
		if ((csp_can_pbuf[i].state == BUF_USED) && ((csp_can_pbuf[i].cfpid & mask) == (id & mask))) {
 80038ca:	4920      	ldr	r1, [pc, #128]	@ (800394c <csp_can_pbuf_find+0x94>)
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	4613      	mov	r3, r2
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	4413      	add	r3, r2
 80038d4:	00db      	lsls	r3, r3, #3
 80038d6:	440b      	add	r3, r1
 80038d8:	3310      	adds	r3, #16
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d129      	bne.n	8003934 <csp_can_pbuf_find+0x7c>
 80038e0:	491a      	ldr	r1, [pc, #104]	@ (800394c <csp_can_pbuf_find+0x94>)
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	4613      	mov	r3, r2
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	4413      	add	r3, r2
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	440b      	add	r3, r1
 80038ee:	3308      	adds	r3, #8
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	405a      	eors	r2, r3
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	4013      	ands	r3, r2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d11a      	bne.n	8003934 <csp_can_pbuf_find+0x7c>
			csp_can_pbuf[i].last_used = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d003      	beq.n	800390c <csp_can_pbuf_find+0x54>
 8003904:	f7fd ffbd 	bl	8001882 <csp_get_ms_isr>
 8003908:	4602      	mov	r2, r0
 800390a:	e002      	b.n	8003912 <csp_can_pbuf_find+0x5a>
 800390c:	f7fd ffb2 	bl	8001874 <csp_get_ms>
 8003910:	4602      	mov	r2, r0
 8003912:	480e      	ldr	r0, [pc, #56]	@ (800394c <csp_can_pbuf_find+0x94>)
 8003914:	6979      	ldr	r1, [r7, #20]
 8003916:	460b      	mov	r3, r1
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	440b      	add	r3, r1
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	4403      	add	r3, r0
 8003920:	3314      	adds	r3, #20
 8003922:	601a      	str	r2, [r3, #0]
			return &csp_can_pbuf[i];
 8003924:	697a      	ldr	r2, [r7, #20]
 8003926:	4613      	mov	r3, r2
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	4413      	add	r3, r2
 800392c:	00db      	lsls	r3, r3, #3
 800392e:	4a07      	ldr	r2, [pc, #28]	@ (800394c <csp_can_pbuf_find+0x94>)
 8003930:	4413      	add	r3, r2
 8003932:	e006      	b.n	8003942 <csp_can_pbuf_find+0x8a>
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	3301      	adds	r3, #1
 8003938:	617b      	str	r3, [r7, #20]
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2b04      	cmp	r3, #4
 800393e:	ddc4      	ble.n	80038ca <csp_can_pbuf_find+0x12>
		}
	}
	return NULL;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3718      	adds	r7, #24
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	24000214 	.word	0x24000214

08003950 <csp_lo_tx>:
/**
 * Loopback interface transmit function
 * @param packet Packet to transmit
 * @return 1 if packet was successfully transmitted, 0 on error
 */
static int csp_lo_tx(const csp_route_t * ifroute, csp_packet_t * packet) {
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]

	/* Drop packet silently if not destined for us. This allows
	 * blackhole routing addresses by setting their nexthop to
	 * the loopback interface.
	 */
	if (packet->id.dst != csp_conf.address) {
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	89db      	ldrh	r3, [r3, #14]
 800395e:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8003962:	b2db      	uxtb	r3, r3
 8003964:	461a      	mov	r2, r3
 8003966:	4b09      	ldr	r3, [pc, #36]	@ (800398c <csp_lo_tx+0x3c>)
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d004      	beq.n	8003978 <csp_lo_tx+0x28>
		/* Consume and drop packet */
		csp_buffer_free(packet);
 800396e:	6838      	ldr	r0, [r7, #0]
 8003970:	f7fe f8de 	bl	8001b30 <csp_buffer_free>
		return CSP_ERR_NONE;
 8003974:	2300      	movs	r3, #0
 8003976:	e005      	b.n	8003984 <csp_lo_tx+0x34>
	}

	/* Send back into CSP, notice calling from task so last argument must be NULL! */
	csp_qfifo_write(packet, &csp_if_lo, NULL);
 8003978:	2200      	movs	r2, #0
 800397a:	4905      	ldr	r1, [pc, #20]	@ (8003990 <csp_lo_tx+0x40>)
 800397c:	6838      	ldr	r0, [r7, #0]
 800397e:	f7ff f94d 	bl	8002c1c <csp_qfifo_write>

	return CSP_ERR_NONE;
 8003982:	2300      	movs	r3, #0

}
 8003984:	4618      	mov	r0, r3
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	240001a4 	.word	0x240001a4
 8003990:	24000010 	.word	0x24000010

08003994 <csp_rtable_set>:

int csp_rtable_check(const char * rtable) {
	return csp_rtable_parse(rtable, 1);
}

int csp_rtable_set(uint8_t address, uint8_t netmask, csp_iface_t *ifc, uint8_t via) {
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af04      	add	r7, sp, #16
 800399a:	603a      	str	r2, [r7, #0]
 800399c:	461a      	mov	r2, r3
 800399e:	4603      	mov	r3, r0
 80039a0:	71fb      	strb	r3, [r7, #7]
 80039a2:	460b      	mov	r3, r1
 80039a4:	71bb      	strb	r3, [r7, #6]
 80039a6:	4613      	mov	r3, r2
 80039a8:	717b      	strb	r3, [r7, #5]

	/* Legacy reference to default route (the old way) */
	if (address == CSP_DEFAULT_ROUTE) {
 80039aa:	79fb      	ldrb	r3, [r7, #7]
 80039ac:	2b20      	cmp	r3, #32
 80039ae:	d103      	bne.n	80039b8 <csp_rtable_set+0x24>
		netmask = 0;
 80039b0:	2300      	movs	r3, #0
 80039b2:	71bb      	strb	r3, [r7, #6]
		address = 0;
 80039b4:	2300      	movs	r3, #0
 80039b6:	71fb      	strb	r3, [r7, #7]
	}

	/* Validates options */
	if (((address > CSP_ID_HOST_MAX) && (address != 255)) || (ifc == NULL) || (netmask > CSP_ID_HOST_SIZE)) {
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	2b1f      	cmp	r3, #31
 80039bc:	d902      	bls.n	80039c4 <csp_rtable_set+0x30>
 80039be:	79fb      	ldrb	r3, [r7, #7]
 80039c0:	2bff      	cmp	r3, #255	@ 0xff
 80039c2:	d105      	bne.n	80039d0 <csp_rtable_set+0x3c>
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d002      	beq.n	80039d0 <csp_rtable_set+0x3c>
 80039ca:	79bb      	ldrb	r3, [r7, #6]
 80039cc:	2b05      	cmp	r3, #5
 80039ce:	d91b      	bls.n	8003a08 <csp_rtable_set+0x74>
		csp_log_error("%s: invalid route: address %u, netmask %u, interface %p (%s), via %u",
 80039d0:	4b13      	ldr	r3, [pc, #76]	@ (8003a20 <csp_rtable_set+0x8c>)
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d014      	beq.n	8003a02 <csp_rtable_set+0x6e>
 80039d8:	79f8      	ldrb	r0, [r7, #7]
 80039da:	79ba      	ldrb	r2, [r7, #6]
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d002      	beq.n	80039e8 <csp_rtable_set+0x54>
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	e000      	b.n	80039ea <csp_rtable_set+0x56>
 80039e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003a24 <csp_rtable_set+0x90>)
 80039ea:	7979      	ldrb	r1, [r7, #5]
 80039ec:	9103      	str	r1, [sp, #12]
 80039ee:	9302      	str	r3, [sp, #8]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	9301      	str	r3, [sp, #4]
 80039f4:	9200      	str	r2, [sp, #0]
 80039f6:	4603      	mov	r3, r0
 80039f8:	4a0b      	ldr	r2, [pc, #44]	@ (8003a28 <csp_rtable_set+0x94>)
 80039fa:	490c      	ldr	r1, [pc, #48]	@ (8003a2c <csp_rtable_set+0x98>)
 80039fc:	2000      	movs	r0, #0
 80039fe:	f7fe fcaf 	bl	8002360 <do_csp_debug>
                              __FUNCTION__, address, netmask, ifc, (ifc != NULL) ? ifc->name : "", via);
		return CSP_ERR_INVAL;
 8003a02:	f06f 0301 	mvn.w	r3, #1
 8003a06:	e006      	b.n	8003a16 <csp_rtable_set+0x82>
	}

        return csp_rtable_set_internal(address, netmask, ifc, via);
 8003a08:	797b      	ldrb	r3, [r7, #5]
 8003a0a:	79b9      	ldrb	r1, [r7, #6]
 8003a0c:	79f8      	ldrb	r0, [r7, #7]
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	f000 f878 	bl	8003b04 <csp_rtable_set_internal>
 8003a14:	4603      	mov	r3, r0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	24000008 	.word	0x24000008
 8003a24:	0800c1b0 	.word	0x0800c1b0
 8003a28:	0800c2f0 	.word	0x0800c2f0
 8003a2c:	0800c1b4 	.word	0x0800c1b4

08003a30 <csp_rtable_find>:
} csp_rtable_t;

/* Routing table (linked list) */
static csp_rtable_t * rtable = NULL;

static csp_rtable_t * csp_rtable_find(uint8_t addr, uint8_t netmask, uint8_t exact) {
 8003a30:	b480      	push	{r7}
 8003a32:	b087      	sub	sp, #28
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	71fb      	strb	r3, [r7, #7]
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	71bb      	strb	r3, [r7, #6]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	717b      	strb	r3, [r7, #5]

	/* Remember best result */
	csp_rtable_t * best_result = NULL;
 8003a42:	2300      	movs	r3, #0
 8003a44:	617b      	str	r3, [r7, #20]
	uint8_t best_result_mask = 0;
 8003a46:	2300      	movs	r3, #0
 8003a48:	74fb      	strb	r3, [r7, #19]

	/* Start search */
	csp_rtable_t * i = rtable;
 8003a4a:	4b22      	ldr	r3, [pc, #136]	@ (8003ad4 <csp_rtable_find+0xa4>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	60fb      	str	r3, [r7, #12]
	while(i) {
 8003a50:	e036      	b.n	8003ac0 <csp_rtable_find+0x90>

		/* Look for exact match */
		if (i->address == addr && i->netmask == netmask) {
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	7a1b      	ldrb	r3, [r3, #8]
 8003a56:	79fa      	ldrb	r2, [r7, #7]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d107      	bne.n	8003a6c <csp_rtable_find+0x3c>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	7a5b      	ldrb	r3, [r3, #9]
 8003a60:	79ba      	ldrb	r2, [r7, #6]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d102      	bne.n	8003a6c <csp_rtable_find+0x3c>
			best_result = i;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	617b      	str	r3, [r7, #20]
			break;
 8003a6a:	e02c      	b.n	8003ac6 <csp_rtable_find+0x96>
		}

		/* Try a CIDR netmask match */
		if (!exact) {
 8003a6c:	797b      	ldrb	r3, [r7, #5]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d123      	bne.n	8003aba <csp_rtable_find+0x8a>
			uint8_t hostbits = (1 << (CSP_ID_HOST_SIZE - i->netmask)) - 1;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	7a5b      	ldrb	r3, [r3, #9]
 8003a76:	f1c3 0305 	rsb	r3, r3, #5
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	3b01      	subs	r3, #1
 8003a84:	72fb      	strb	r3, [r7, #11]
			uint8_t netbits = ~hostbits;
 8003a86:	7afb      	ldrb	r3, [r7, #11]
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	72bb      	strb	r3, [r7, #10]
			//printf("Netbits %x Hostbits %x\r\n", netbits, hostbits);

			/* Match network addresses */
			uint8_t net_a = i->address & netbits;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	7a1a      	ldrb	r2, [r3, #8]
 8003a90:	7abb      	ldrb	r3, [r7, #10]
 8003a92:	4013      	ands	r3, r2
 8003a94:	727b      	strb	r3, [r7, #9]
			uint8_t net_b = addr & netbits;
 8003a96:	79fa      	ldrb	r2, [r7, #7]
 8003a98:	7abb      	ldrb	r3, [r7, #10]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	723b      	strb	r3, [r7, #8]
			//printf("A: %hhx, B: %hhx\r\n", net_a, net_b);

			/* We have a match */
			if (net_a == net_b) {
 8003a9e:	7a7a      	ldrb	r2, [r7, #9]
 8003aa0:	7a3b      	ldrb	r3, [r7, #8]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d109      	bne.n	8003aba <csp_rtable_find+0x8a>
				if (i->netmask >= best_result_mask) {
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	7a5b      	ldrb	r3, [r3, #9]
 8003aaa:	7cfa      	ldrb	r2, [r7, #19]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d804      	bhi.n	8003aba <csp_rtable_find+0x8a>
					//printf("Match best result %u %u\r\n", best_result_mask, i->netmask);
					best_result = i;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	617b      	str	r3, [r7, #20]
					best_result_mask = i->netmask;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	7a5b      	ldrb	r3, [r3, #9]
 8003ab8:	74fb      	strb	r3, [r7, #19]
				}
			}

		}

		i = i->next;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	60fb      	str	r3, [r7, #12]
	while(i) {
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d1c5      	bne.n	8003a52 <csp_rtable_find+0x22>
	if (0 && best_result) {
		csp_log_packet("Using routing entry: %u/%u if %s mtu %u",
				best_result->address, best_result->netmask, best_result->route.iface->name, best_result->route.via);
        }

	return best_result;
 8003ac6:	697b      	ldr	r3, [r7, #20]

}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	371c      	adds	r7, #28
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr
 8003ad4:	2400028c 	.word	0x2400028c

08003ad8 <csp_rtable_find_route>:

const csp_route_t * csp_rtable_find_route(uint8_t dest_address)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	71fb      	strb	r3, [r7, #7]
    csp_rtable_t * entry = csp_rtable_find(dest_address, CSP_ID_HOST_SIZE, 0);
 8003ae2:	79fb      	ldrb	r3, [r7, #7]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	2105      	movs	r1, #5
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff ffa1 	bl	8003a30 <csp_rtable_find>
 8003aee:	60f8      	str	r0, [r7, #12]
    if (entry) {
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <csp_rtable_find_route+0x22>
	return &entry->route;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	e000      	b.n	8003afc <csp_rtable_find_route+0x24>
    }
    return NULL;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <csp_rtable_set_internal>:

int csp_rtable_set_internal(uint8_t address, uint8_t netmask, csp_iface_t *ifc, uint8_t via) {
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	603a      	str	r2, [r7, #0]
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	4603      	mov	r3, r0
 8003b10:	71fb      	strb	r3, [r7, #7]
 8003b12:	460b      	mov	r3, r1
 8003b14:	71bb      	strb	r3, [r7, #6]
 8003b16:	4613      	mov	r3, r2
 8003b18:	717b      	strb	r3, [r7, #5]

	/* First see if the entry exists */
	csp_rtable_t * entry = csp_rtable_find(address, netmask, 1);
 8003b1a:	79b9      	ldrb	r1, [r7, #6]
 8003b1c:	79fb      	ldrb	r3, [r7, #7]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7ff ff85 	bl	8003a30 <csp_rtable_find>
 8003b26:	60f8      	str	r0, [r7, #12]

	/* If not, create a new one */
	if (!entry) {
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d122      	bne.n	8003b74 <csp_rtable_set_internal+0x70>
		entry = csp_malloc(sizeof(*entry));
 8003b2e:	2010      	movs	r0, #16
 8003b30:	f7fd fd12 	bl	8001558 <csp_malloc>
 8003b34:	60f8      	str	r0, [r7, #12]
		if (entry == NULL) {
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d102      	bne.n	8003b42 <csp_rtable_set_internal+0x3e>
			return CSP_ERR_NOMEM;
 8003b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b40:	e025      	b.n	8003b8e <csp_rtable_set_internal+0x8a>
		}

		entry->next = NULL;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	60da      	str	r2, [r3, #12]
		/* Add entry to linked-list */
		if (rtable == NULL) {
 8003b48:	4b13      	ldr	r3, [pc, #76]	@ (8003b98 <csp_rtable_set_internal+0x94>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d103      	bne.n	8003b58 <csp_rtable_set_internal+0x54>
			/* This is the first interface to be added */
			rtable = entry;
 8003b50:	4a11      	ldr	r2, [pc, #68]	@ (8003b98 <csp_rtable_set_internal+0x94>)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6013      	str	r3, [r2, #0]
 8003b56:	e00d      	b.n	8003b74 <csp_rtable_set_internal+0x70>
		} else {
			/* One or more interfaces were already added */
			csp_rtable_t * i = rtable;
 8003b58:	4b0f      	ldr	r3, [pc, #60]	@ (8003b98 <csp_rtable_set_internal+0x94>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	60bb      	str	r3, [r7, #8]
			while (i->next) {
 8003b5e:	e002      	b.n	8003b66 <csp_rtable_set_internal+0x62>
				i = i->next;
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	60bb      	str	r3, [r7, #8]
			while (i->next) {
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f8      	bne.n	8003b60 <csp_rtable_set_internal+0x5c>
			}
			i->next = entry;
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	60da      	str	r2, [r3, #12]
		}
	}

	/* Fill in the data */
	entry->address = address;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	79fa      	ldrb	r2, [r7, #7]
 8003b78:	721a      	strb	r2, [r3, #8]
	entry->netmask = netmask;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	79ba      	ldrb	r2, [r7, #6]
 8003b7e:	725a      	strb	r2, [r3, #9]
	entry->route.iface = ifc;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	683a      	ldr	r2, [r7, #0]
 8003b84:	601a      	str	r2, [r3, #0]
	entry->route.via = via;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	797a      	ldrb	r2, [r7, #5]
 8003b8a:	711a      	strb	r2, [r3, #4]

	return CSP_ERR_NONE;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	2400028c 	.word	0x2400028c

08003b9c <csp_udp_new_packet>:
#include <csp/csp.h>
#include <csp/arch/csp_queue.h>

#include "../csp_conn.h"

void csp_udp_new_packet(csp_conn_t * conn, csp_packet_t * packet) {
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	6039      	str	r1, [r7, #0]

	/* Enqueue */
	if (csp_conn_enqueue_packet(conn, packet) < 0) {
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6839      	ldr	r1, [r7, #0]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7fe f85c 	bl	8001c68 <csp_conn_enqueue_packet>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	da0b      	bge.n	8003bce <csp_udp_new_packet+0x32>
		csp_log_error("Connection buffer queue full!");
 8003bb6:	4b16      	ldr	r3, [pc, #88]	@ (8003c10 <csp_udp_new_packet+0x74>)
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <csp_udp_new_packet+0x2a>
 8003bbe:	4915      	ldr	r1, [pc, #84]	@ (8003c14 <csp_udp_new_packet+0x78>)
 8003bc0:	2000      	movs	r0, #0
 8003bc2:	f7fe fbcd 	bl	8002360 <do_csp_debug>
		csp_buffer_free(packet);
 8003bc6:	6838      	ldr	r0, [r7, #0]
 8003bc8:	f7fd ffb2 	bl	8001b30 <csp_buffer_free>
		return;
 8003bcc:	e01d      	b.n	8003c0a <csp_udp_new_packet+0x6e>
	}

	/* Try to queue up the new connection pointer */
	if (conn->socket != NULL) {
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d019      	beq.n	8003c0a <csp_udp_new_packet+0x6e>
		if (csp_queue_enqueue(conn->socket, &conn, 0) != CSP_QUEUE_OK) {
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	1d39      	adds	r1, r7, #4
 8003bdc:	2200      	movs	r2, #0
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fd fd07 	bl	80015f2 <csp_queue_enqueue>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d00c      	beq.n	8003c04 <csp_udp_new_packet+0x68>
			csp_log_warn("Warning socket connection queue full");
 8003bea:	4b09      	ldr	r3, [pc, #36]	@ (8003c10 <csp_udp_new_packet+0x74>)
 8003bec:	785b      	ldrb	r3, [r3, #1]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <csp_udp_new_packet+0x5e>
 8003bf2:	4909      	ldr	r1, [pc, #36]	@ (8003c18 <csp_udp_new_packet+0x7c>)
 8003bf4:	2001      	movs	r0, #1
 8003bf6:	f7fe fbb3 	bl	8002360 <do_csp_debug>
			csp_close(conn);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f7fe fa3a 	bl	8002076 <csp_close>
			return;
 8003c02:	e002      	b.n	8003c0a <csp_udp_new_packet+0x6e>
		}

		/* Ensure that this connection will not be posted to this socket again */
		conn->socket = NULL;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	611a      	str	r2, [r3, #16]
	}

}
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	24000008 	.word	0x24000008
 8003c14:	0800c234 	.word	0x0800c234
 8003c18:	0800c254 	.word	0x0800c254

08003c1c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f103 0208 	add.w	r2, r3, #8
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f04f 32ff 	mov.w	r2, #4294967295
 8003c34:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f103 0208 	add.w	r2, r3, #8
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f103 0208 	add.w	r2, r3, #8
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr

08003c76 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003c76:	b480      	push	{r7}
 8003c78:	b085      	sub	sp, #20
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
 8003c7e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8c:	d103      	bne.n	8003c96 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	60fb      	str	r3, [r7, #12]
 8003c94:	e00c      	b.n	8003cb0 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	3308      	adds	r3, #8
 8003c9a:	60fb      	str	r3, [r7, #12]
 8003c9c:	e002      	b.n	8003ca4 <vListInsert+0x2e>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	60fb      	str	r3, [r7, #12]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d2f6      	bcs.n	8003c9e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	683a      	ldr	r2, [r7, #0]
 8003cbe:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	1c5a      	adds	r2, r3, #1
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8003cdc:	bf00      	nop
 8003cde:	3714      	adds	r7, #20
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6892      	ldr	r2, [r2, #8]
 8003cfe:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6852      	ldr	r2, [r2, #4]
 8003d08:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d103      	bne.n	8003d1c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	1e5a      	subs	r2, r3, #1
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3714      	adds	r7, #20
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003d46:	2301      	movs	r3, #1
 8003d48:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10d      	bne.n	8003d70 <xQueueGenericReset+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8003d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d58:	b672      	cpsid	i
 8003d5a:	f383 8811 	msr	BASEPRI, r3
 8003d5e:	f3bf 8f6f 	isb	sy
 8003d62:	f3bf 8f4f 	dsb	sy
 8003d66:	b662      	cpsie	i
 8003d68:	60fb      	str	r3, [r7, #12]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8003d6a:	bf00      	nop
 8003d6c:	bf00      	nop
 8003d6e:	e7fd      	b.n	8003d6c <xQueueGenericReset+0x30>

    if( ( pxQueue != NULL ) &&
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d05d      	beq.n	8003e32 <xQueueGenericReset+0xf6>
        ( pxQueue->uxLength >= 1U ) &&
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d059      	beq.n	8003e32 <xQueueGenericReset+0xf6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d86:	2100      	movs	r1, #0
 8003d88:	fba3 2302 	umull	r2, r3, r3, r2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d000      	beq.n	8003d92 <xQueueGenericReset+0x56>
 8003d90:	2101      	movs	r1, #1
 8003d92:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d14c      	bne.n	8003e32 <xQueueGenericReset+0xf6>
    {
        taskENTER_CRITICAL();
 8003d98:	f002 ff1c 	bl	8006bd4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da4:	6939      	ldr	r1, [r7, #16]
 8003da6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003da8:	fb01 f303 	mul.w	r3, r1, r3
 8003dac:	441a      	add	r2, r3
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	2200      	movs	r2, #0
 8003db6:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	6939      	ldr	r1, [r7, #16]
 8003dcc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003dce:	fb01 f303 	mul.w	r3, r1, r3
 8003dd2:	441a      	add	r2, r3
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	22ff      	movs	r2, #255	@ 0xff
 8003ddc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	22ff      	movs	r2, #255	@ 0xff
 8003de4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d114      	bne.n	8003e18 <xQueueGenericReset+0xdc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d01a      	beq.n	8003e2c <xQueueGenericReset+0xf0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	3310      	adds	r3, #16
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f001 fdd4 	bl	80059a8 <xTaskRemoveFromEventList>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d012      	beq.n	8003e2c <xQueueGenericReset+0xf0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003e06:	4b17      	ldr	r3, [pc, #92]	@ (8003e64 <xQueueGenericReset+0x128>)
 8003e08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	f3bf 8f4f 	dsb	sy
 8003e12:	f3bf 8f6f 	isb	sy
 8003e16:	e009      	b.n	8003e2c <xQueueGenericReset+0xf0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	3310      	adds	r3, #16
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff fefd 	bl	8003c1c <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	3324      	adds	r3, #36	@ 0x24
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7ff fef8 	bl	8003c1c <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8003e2c:	f002 ff08 	bl	8006c40 <vPortExitCritical>
 8003e30:	e001      	b.n	8003e36 <xQueueGenericReset+0xfa>
    }
    else
    {
        xReturn = pdFAIL;
 8003e32:	2300      	movs	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d10d      	bne.n	8003e58 <xQueueGenericReset+0x11c>
    __asm volatile
 8003e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e40:	b672      	cpsid	i
 8003e42:	f383 8811 	msr	BASEPRI, r3
 8003e46:	f3bf 8f6f 	isb	sy
 8003e4a:	f3bf 8f4f 	dsb	sy
 8003e4e:	b662      	cpsie	i
 8003e50:	60bb      	str	r3, [r7, #8]
}
 8003e52:	bf00      	nop
 8003e54:	bf00      	nop
 8003e56:	e7fd      	b.n	8003e54 <xQueueGenericReset+0x118>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8003e58:	697b      	ldr	r3, [r7, #20]
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3718      	adds	r7, #24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	e000ed04 	.word	0xe000ed04

08003e68 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b08c      	sub	sp, #48	@ 0x30
 8003e6c:	af02      	add	r7, sp, #8
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
 8003e74:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8003e76:	2300      	movs	r3, #0
 8003e78:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d10d      	bne.n	8003e9c <xQueueGenericCreateStatic+0x34>
    __asm volatile
 8003e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e84:	b672      	cpsid	i
 8003e86:	f383 8811 	msr	BASEPRI, r3
 8003e8a:	f3bf 8f6f 	isb	sy
 8003e8e:	f3bf 8f4f 	dsb	sy
 8003e92:	b662      	cpsie	i
 8003e94:	623b      	str	r3, [r7, #32]
}
 8003e96:	bf00      	nop
 8003e98:	bf00      	nop
 8003e9a:	e7fd      	b.n	8003e98 <xQueueGenericCreateStatic+0x30>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d033      	beq.n	8003f0a <xQueueGenericCreateStatic+0xa2>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d030      	beq.n	8003f0a <xQueueGenericCreateStatic+0xa2>
            ( pxStaticQueue != NULL ) &&
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d002      	beq.n	8003eb4 <xQueueGenericCreateStatic+0x4c>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d02a      	beq.n	8003f0a <xQueueGenericCreateStatic+0xa2>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d102      	bne.n	8003ec0 <xQueueGenericCreateStatic+0x58>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d124      	bne.n	8003f0a <xQueueGenericCreateStatic+0xa2>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8003ec0:	2350      	movs	r3, #80	@ 0x50
 8003ec2:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	2b50      	cmp	r3, #80	@ 0x50
 8003ec8:	d00d      	beq.n	8003ee6 <xQueueGenericCreateStatic+0x7e>
    __asm volatile
 8003eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ece:	b672      	cpsid	i
 8003ed0:	f383 8811 	msr	BASEPRI, r3
 8003ed4:	f3bf 8f6f 	isb	sy
 8003ed8:	f3bf 8f4f 	dsb	sy
 8003edc:	b662      	cpsie	i
 8003ede:	61fb      	str	r3, [r7, #28]
}
 8003ee0:	bf00      	nop
 8003ee2:	bf00      	nop
 8003ee4:	e7fd      	b.n	8003ee2 <xQueueGenericCreateStatic+0x7a>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8003ee6:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003ef4:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	4613      	mov	r3, r2
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	68b9      	ldr	r1, [r7, #8]
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f000 f86c 	bl	8003fe0 <prvInitialiseNewQueue>
 8003f08:	e010      	b.n	8003f2c <xQueueGenericCreateStatic+0xc4>
        }
        else
        {
            configASSERT( pxNewQueue );
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10d      	bne.n	8003f2c <xQueueGenericCreateStatic+0xc4>
    __asm volatile
 8003f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f14:	b672      	cpsid	i
 8003f16:	f383 8811 	msr	BASEPRI, r3
 8003f1a:	f3bf 8f6f 	isb	sy
 8003f1e:	f3bf 8f4f 	dsb	sy
 8003f22:	b662      	cpsie	i
 8003f24:	61bb      	str	r3, [r7, #24]
}
 8003f26:	bf00      	nop
 8003f28:	bf00      	nop
 8003f2a:	e7fd      	b.n	8003f28 <xQueueGenericCreateStatic+0xc0>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );

        return pxNewQueue;
 8003f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3728      	adds	r7, #40	@ 0x28
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b08a      	sub	sp, #40	@ 0x28
 8003f3a:	af02      	add	r7, sp, #8
 8003f3c:	60f8      	str	r0, [r7, #12]
 8003f3e:	60b9      	str	r1, [r7, #8]
 8003f40:	4613      	mov	r3, r2
 8003f42:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8003f44:	2300      	movs	r3, #0
 8003f46:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d032      	beq.n	8003fb4 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003f4e:	2100      	movs	r1, #0
 8003f50:	68ba      	ldr	r2, [r7, #8]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	fba3 2302 	umull	r2, r3, r3, r2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d000      	beq.n	8003f5e <xQueueGenericCreate+0x28>
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d127      	bne.n	8003fb4 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003f6c:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8003f70:	d820      	bhi.n	8003fb4 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	fb02 f303 	mul.w	r3, r2, r3
 8003f7a:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	3350      	adds	r3, #80	@ 0x50
 8003f80:	4618      	mov	r0, r3
 8003f82:	f002 ff5b 	bl	8006e3c <pvPortMalloc>
 8003f86:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d023      	beq.n	8003fd6 <xQueueGenericCreate+0xa0>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	3350      	adds	r3, #80	@ 0x50
 8003f96:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003fa0:	79fa      	ldrb	r2, [r7, #7]
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	68b9      	ldr	r1, [r7, #8]
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f000 f817 	bl	8003fe0 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003fb2:	e010      	b.n	8003fd6 <xQueueGenericCreate+0xa0>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10d      	bne.n	8003fd6 <xQueueGenericCreate+0xa0>
    __asm volatile
 8003fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fbe:	b672      	cpsid	i
 8003fc0:	f383 8811 	msr	BASEPRI, r3
 8003fc4:	f3bf 8f6f 	isb	sy
 8003fc8:	f3bf 8f4f 	dsb	sy
 8003fcc:	b662      	cpsie	i
 8003fce:	613b      	str	r3, [r7, #16]
}
 8003fd0:	bf00      	nop
 8003fd2:	bf00      	nop
 8003fd4:	e7fd      	b.n	8003fd2 <xQueueGenericCreate+0x9c>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8003fd6:	69fb      	ldr	r3, [r7, #28]
    }
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3720      	adds	r7, #32
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
 8003fec:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d103      	bne.n	8003ffc <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	69ba      	ldr	r2, [r7, #24]
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	e002      	b.n	8004002 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800400e:	2101      	movs	r1, #1
 8004010:	69b8      	ldr	r0, [r7, #24]
 8004012:	f7ff fe93 	bl	8003d3c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	78fa      	ldrb	r2, [r7, #3]
 800401a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800401e:	bf00      	nop
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
	...

08004028 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b08e      	sub	sp, #56	@ 0x38
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
 8004034:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004036:	2300      	movs	r3, #0
 8004038:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 800403e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10d      	bne.n	8004060 <xQueueGenericSend+0x38>
    __asm volatile
 8004044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004048:	b672      	cpsid	i
 800404a:	f383 8811 	msr	BASEPRI, r3
 800404e:	f3bf 8f6f 	isb	sy
 8004052:	f3bf 8f4f 	dsb	sy
 8004056:	b662      	cpsie	i
 8004058:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800405a:	bf00      	nop
 800405c:	bf00      	nop
 800405e:	e7fd      	b.n	800405c <xQueueGenericSend+0x34>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d103      	bne.n	800406e <xQueueGenericSend+0x46>
 8004066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <xQueueGenericSend+0x4a>
 800406e:	2301      	movs	r3, #1
 8004070:	e000      	b.n	8004074 <xQueueGenericSend+0x4c>
 8004072:	2300      	movs	r3, #0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d10d      	bne.n	8004094 <xQueueGenericSend+0x6c>
    __asm volatile
 8004078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800407c:	b672      	cpsid	i
 800407e:	f383 8811 	msr	BASEPRI, r3
 8004082:	f3bf 8f6f 	isb	sy
 8004086:	f3bf 8f4f 	dsb	sy
 800408a:	b662      	cpsie	i
 800408c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800408e:	bf00      	nop
 8004090:	bf00      	nop
 8004092:	e7fd      	b.n	8004090 <xQueueGenericSend+0x68>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d103      	bne.n	80040a2 <xQueueGenericSend+0x7a>
 800409a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d101      	bne.n	80040a6 <xQueueGenericSend+0x7e>
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <xQueueGenericSend+0x80>
 80040a6:	2300      	movs	r3, #0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10d      	bne.n	80040c8 <xQueueGenericSend+0xa0>
    __asm volatile
 80040ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b0:	b672      	cpsid	i
 80040b2:	f383 8811 	msr	BASEPRI, r3
 80040b6:	f3bf 8f6f 	isb	sy
 80040ba:	f3bf 8f4f 	dsb	sy
 80040be:	b662      	cpsie	i
 80040c0:	623b      	str	r3, [r7, #32]
}
 80040c2:	bf00      	nop
 80040c4:	bf00      	nop
 80040c6:	e7fd      	b.n	80040c4 <xQueueGenericSend+0x9c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80040c8:	f001 fe9e 	bl	8005e08 <xTaskGetSchedulerState>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d102      	bne.n	80040d8 <xQueueGenericSend+0xb0>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <xQueueGenericSend+0xb4>
 80040d8:	2301      	movs	r3, #1
 80040da:	e000      	b.n	80040de <xQueueGenericSend+0xb6>
 80040dc:	2300      	movs	r3, #0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10d      	bne.n	80040fe <xQueueGenericSend+0xd6>
    __asm volatile
 80040e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040e6:	b672      	cpsid	i
 80040e8:	f383 8811 	msr	BASEPRI, r3
 80040ec:	f3bf 8f6f 	isb	sy
 80040f0:	f3bf 8f4f 	dsb	sy
 80040f4:	b662      	cpsie	i
 80040f6:	61fb      	str	r3, [r7, #28]
}
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop
 80040fc:	e7fd      	b.n	80040fa <xQueueGenericSend+0xd2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80040fe:	f002 fd69 	bl	8006bd4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004104:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800410a:	429a      	cmp	r2, r3
 800410c:	d302      	bcc.n	8004114 <xQueueGenericSend+0xec>
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b02      	cmp	r3, #2
 8004112:	d129      	bne.n	8004168 <xQueueGenericSend+0x140>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	68b9      	ldr	r1, [r7, #8]
 8004118:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800411a:	f000 fc3e 	bl	800499a <prvCopyDataToQueue>
 800411e:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004124:	2b00      	cmp	r3, #0
 8004126:	d010      	beq.n	800414a <xQueueGenericSend+0x122>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800412a:	3324      	adds	r3, #36	@ 0x24
 800412c:	4618      	mov	r0, r3
 800412e:	f001 fc3b 	bl	80059a8 <xTaskRemoveFromEventList>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d013      	beq.n	8004160 <xQueueGenericSend+0x138>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8004138:	4b3f      	ldr	r3, [pc, #252]	@ (8004238 <xQueueGenericSend+0x210>)
 800413a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	f3bf 8f4f 	dsb	sy
 8004144:	f3bf 8f6f 	isb	sy
 8004148:	e00a      	b.n	8004160 <xQueueGenericSend+0x138>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800414a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800414c:	2b00      	cmp	r3, #0
 800414e:	d007      	beq.n	8004160 <xQueueGenericSend+0x138>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8004150:	4b39      	ldr	r3, [pc, #228]	@ (8004238 <xQueueGenericSend+0x210>)
 8004152:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	f3bf 8f4f 	dsb	sy
 800415c:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8004160:	f002 fd6e 	bl	8006c40 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 8004164:	2301      	movs	r3, #1
 8004166:	e063      	b.n	8004230 <xQueueGenericSend+0x208>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d103      	bne.n	8004176 <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800416e:	f002 fd67 	bl	8006c40 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 8004172:	2300      	movs	r3, #0
 8004174:	e05c      	b.n	8004230 <xQueueGenericSend+0x208>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004178:	2b00      	cmp	r3, #0
 800417a:	d106      	bne.n	800418a <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800417c:	f107 0314 	add.w	r3, r7, #20
 8004180:	4618      	mov	r0, r3
 8004182:	f001 fced 	bl	8005b60 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004186:	2301      	movs	r3, #1
 8004188:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800418a:	f002 fd59 	bl	8006c40 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800418e:	f001 f8d9 	bl	8005344 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004192:	f002 fd1f 	bl	8006bd4 <vPortEnterCritical>
 8004196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004198:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800419c:	b25b      	sxtb	r3, r3
 800419e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a2:	d103      	bne.n	80041ac <xQueueGenericSend+0x184>
 80041a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041b2:	b25b      	sxtb	r3, r3
 80041b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b8:	d103      	bne.n	80041c2 <xQueueGenericSend+0x19a>
 80041ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80041c2:	f002 fd3d 	bl	8006c40 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80041c6:	1d3a      	adds	r2, r7, #4
 80041c8:	f107 0314 	add.w	r3, r7, #20
 80041cc:	4611      	mov	r1, r2
 80041ce:	4618      	mov	r0, r3
 80041d0:	f001 fcdc 	bl	8005b8c <xTaskCheckForTimeOut>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d124      	bne.n	8004224 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80041da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041dc:	f000 fcd5 	bl	8004b8a <prvIsQueueFull>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d018      	beq.n	8004218 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80041e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e8:	3310      	adds	r3, #16
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	4611      	mov	r1, r2
 80041ee:	4618      	mov	r0, r3
 80041f0:	f001 fb6a 	bl	80058c8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80041f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041f6:	f000 fc60 	bl	8004aba <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80041fa:	f001 f8b1 	bl	8005360 <xTaskResumeAll>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	f47f af7c 	bne.w	80040fe <xQueueGenericSend+0xd6>
                {
                    taskYIELD_WITHIN_API();
 8004206:	4b0c      	ldr	r3, [pc, #48]	@ (8004238 <xQueueGenericSend+0x210>)
 8004208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800420c:	601a      	str	r2, [r3, #0]
 800420e:	f3bf 8f4f 	dsb	sy
 8004212:	f3bf 8f6f 	isb	sy
 8004216:	e772      	b.n	80040fe <xQueueGenericSend+0xd6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8004218:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800421a:	f000 fc4e 	bl	8004aba <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800421e:	f001 f89f 	bl	8005360 <xTaskResumeAll>
 8004222:	e76c      	b.n	80040fe <xQueueGenericSend+0xd6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8004224:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004226:	f000 fc48 	bl	8004aba <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800422a:	f001 f899 	bl	8005360 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 800422e:	2300      	movs	r3, #0
        }
    }
}
 8004230:	4618      	mov	r0, r3
 8004232:	3738      	adds	r7, #56	@ 0x38
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	e000ed04 	.word	0xe000ed04

0800423c <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b092      	sub	sp, #72	@ 0x48
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
 8004248:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	643b      	str	r3, [r7, #64]	@ 0x40

    traceENTER_xQueueGenericSendFromISR( xQueue, pvItemToQueue, pxHigherPriorityTaskWoken, xCopyPosition );

    configASSERT( pxQueue );
 800424e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10d      	bne.n	8004270 <xQueueGenericSendFromISR+0x34>
    __asm volatile
 8004254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004258:	b672      	cpsid	i
 800425a:	f383 8811 	msr	BASEPRI, r3
 800425e:	f3bf 8f6f 	isb	sy
 8004262:	f3bf 8f4f 	dsb	sy
 8004266:	b662      	cpsie	i
 8004268:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 800426a:	bf00      	nop
 800426c:	bf00      	nop
 800426e:	e7fd      	b.n	800426c <xQueueGenericSendFromISR+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d103      	bne.n	800427e <xQueueGenericSendFromISR+0x42>
 8004276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <xQueueGenericSendFromISR+0x46>
 800427e:	2301      	movs	r3, #1
 8004280:	e000      	b.n	8004284 <xQueueGenericSendFromISR+0x48>
 8004282:	2300      	movs	r3, #0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d10d      	bne.n	80042a4 <xQueueGenericSendFromISR+0x68>
    __asm volatile
 8004288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800428c:	b672      	cpsid	i
 800428e:	f383 8811 	msr	BASEPRI, r3
 8004292:	f3bf 8f6f 	isb	sy
 8004296:	f3bf 8f4f 	dsb	sy
 800429a:	b662      	cpsie	i
 800429c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800429e:	bf00      	nop
 80042a0:	bf00      	nop
 80042a2:	e7fd      	b.n	80042a0 <xQueueGenericSendFromISR+0x64>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d103      	bne.n	80042b2 <xQueueGenericSendFromISR+0x76>
 80042aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d101      	bne.n	80042b6 <xQueueGenericSendFromISR+0x7a>
 80042b2:	2301      	movs	r3, #1
 80042b4:	e000      	b.n	80042b8 <xQueueGenericSendFromISR+0x7c>
 80042b6:	2300      	movs	r3, #0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10d      	bne.n	80042d8 <xQueueGenericSendFromISR+0x9c>
    __asm volatile
 80042bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042c0:	b672      	cpsid	i
 80042c2:	f383 8811 	msr	BASEPRI, r3
 80042c6:	f3bf 8f6f 	isb	sy
 80042ca:	f3bf 8f4f 	dsb	sy
 80042ce:	b662      	cpsie	i
 80042d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80042d2:	bf00      	nop
 80042d4:	bf00      	nop
 80042d6:	e7fd      	b.n	80042d4 <xQueueGenericSendFromISR+0x98>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80042d8:	f002 fd6a 	bl	8006db0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 80042dc:	f3ef 8211 	mrs	r2, BASEPRI
 80042e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042e4:	b672      	cpsid	i
 80042e6:	f383 8811 	msr	BASEPRI, r3
 80042ea:	f3bf 8f6f 	isb	sy
 80042ee:	f3bf 8f4f 	dsb	sy
 80042f2:	b662      	cpsie	i
 80042f4:	623a      	str	r2, [r7, #32]
 80042f6:	61fb      	str	r3, [r7, #28]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 80042f8:	6a3b      	ldr	r3, [r7, #32]
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80042fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80042fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004304:	429a      	cmp	r2, r3
 8004306:	d302      	bcc.n	800430e <xQueueGenericSendFromISR+0xd2>
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	2b02      	cmp	r3, #2
 800430c:	d149      	bne.n	80043a2 <xQueueGenericSendFromISR+0x166>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800430e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004310:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004314:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004318:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800431a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800431c:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800431e:	683a      	ldr	r2, [r7, #0]
 8004320:	68b9      	ldr	r1, [r7, #8]
 8004322:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004324:	f000 fb39 	bl	800499a <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8004328:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 800432c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004330:	d112      	bne.n	8004358 <xQueueGenericSendFromISR+0x11c>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004332:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004336:	2b00      	cmp	r3, #0
 8004338:	d030      	beq.n	800439c <xQueueGenericSendFromISR+0x160>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800433a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800433c:	3324      	adds	r3, #36	@ 0x24
 800433e:	4618      	mov	r0, r3
 8004340:	f001 fb32 	bl	80059a8 <xTaskRemoveFromEventList>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d028      	beq.n	800439c <xQueueGenericSendFromISR+0x160>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d025      	beq.n	800439c <xQueueGenericSendFromISR+0x160>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	e021      	b.n	800439c <xQueueGenericSendFromISR+0x160>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8004358:	f001 f92e 	bl	80055b8 <uxTaskGetNumberOfTasks>
 800435c:	6338      	str	r0, [r7, #48]	@ 0x30
 800435e:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8004362:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004364:	429a      	cmp	r2, r3
 8004366:	d919      	bls.n	800439c <xQueueGenericSendFromISR+0x160>
 8004368:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 800436c:	2b7f      	cmp	r3, #127	@ 0x7f
 800436e:	d10d      	bne.n	800438c <xQueueGenericSendFromISR+0x150>
    __asm volatile
 8004370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004374:	b672      	cpsid	i
 8004376:	f383 8811 	msr	BASEPRI, r3
 800437a:	f3bf 8f6f 	isb	sy
 800437e:	f3bf 8f4f 	dsb	sy
 8004382:	b662      	cpsie	i
 8004384:	61bb      	str	r3, [r7, #24]
}
 8004386:	bf00      	nop
 8004388:	bf00      	nop
 800438a:	e7fd      	b.n	8004388 <xQueueGenericSendFromISR+0x14c>
 800438c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004390:	3301      	adds	r3, #1
 8004392:	b2db      	uxtb	r3, r3
 8004394:	b25a      	sxtb	r2, r3
 8004396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004398:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 800439c:	2301      	movs	r3, #1
 800439e:	647b      	str	r3, [r7, #68]	@ 0x44
        {
 80043a0:	e001      	b.n	80043a6 <xQueueGenericSendFromISR+0x16a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80043a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043a8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80043b0:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGenericSendFromISR( xReturn );

    return xReturn;
 80043b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3748      	adds	r7, #72	@ 0x48
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b08c      	sub	sp, #48	@ 0x30
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80043c8:	2300      	movs	r3, #0
 80043ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80043d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10d      	bne.n	80043f2 <xQueueReceive+0x36>
    __asm volatile
 80043d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043da:	b672      	cpsid	i
 80043dc:	f383 8811 	msr	BASEPRI, r3
 80043e0:	f3bf 8f6f 	isb	sy
 80043e4:	f3bf 8f4f 	dsb	sy
 80043e8:	b662      	cpsie	i
 80043ea:	623b      	str	r3, [r7, #32]
}
 80043ec:	bf00      	nop
 80043ee:	bf00      	nop
 80043f0:	e7fd      	b.n	80043ee <xQueueReceive+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d103      	bne.n	8004400 <xQueueReceive+0x44>
 80043f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d101      	bne.n	8004404 <xQueueReceive+0x48>
 8004400:	2301      	movs	r3, #1
 8004402:	e000      	b.n	8004406 <xQueueReceive+0x4a>
 8004404:	2300      	movs	r3, #0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10d      	bne.n	8004426 <xQueueReceive+0x6a>
    __asm volatile
 800440a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800440e:	b672      	cpsid	i
 8004410:	f383 8811 	msr	BASEPRI, r3
 8004414:	f3bf 8f6f 	isb	sy
 8004418:	f3bf 8f4f 	dsb	sy
 800441c:	b662      	cpsie	i
 800441e:	61fb      	str	r3, [r7, #28]
}
 8004420:	bf00      	nop
 8004422:	bf00      	nop
 8004424:	e7fd      	b.n	8004422 <xQueueReceive+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004426:	f001 fcef 	bl	8005e08 <xTaskGetSchedulerState>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d102      	bne.n	8004436 <xQueueReceive+0x7a>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d101      	bne.n	800443a <xQueueReceive+0x7e>
 8004436:	2301      	movs	r3, #1
 8004438:	e000      	b.n	800443c <xQueueReceive+0x80>
 800443a:	2300      	movs	r3, #0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10d      	bne.n	800445c <xQueueReceive+0xa0>
    __asm volatile
 8004440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004444:	b672      	cpsid	i
 8004446:	f383 8811 	msr	BASEPRI, r3
 800444a:	f3bf 8f6f 	isb	sy
 800444e:	f3bf 8f4f 	dsb	sy
 8004452:	b662      	cpsie	i
 8004454:	61bb      	str	r3, [r7, #24]
}
 8004456:	bf00      	nop
 8004458:	bf00      	nop
 800445a:	e7fd      	b.n	8004458 <xQueueReceive+0x9c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800445c:	f002 fbba 	bl	8006bd4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004464:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	2b00      	cmp	r3, #0
 800446a:	d01f      	beq.n	80044ac <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800446c:	68b9      	ldr	r1, [r7, #8]
 800446e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004470:	f000 fafd 	bl	8004a6e <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8004474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004476:	1e5a      	subs	r2, r3, #1
 8004478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800447a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800447c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00f      	beq.n	80044a4 <xQueueReceive+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004486:	3310      	adds	r3, #16
 8004488:	4618      	mov	r0, r3
 800448a:	f001 fa8d 	bl	80059a8 <xTaskRemoveFromEventList>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d007      	beq.n	80044a4 <xQueueReceive+0xe8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004494:	4b3c      	ldr	r3, [pc, #240]	@ (8004588 <xQueueReceive+0x1cc>)
 8004496:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	f3bf 8f4f 	dsb	sy
 80044a0:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80044a4:	f002 fbcc 	bl	8006c40 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e069      	b.n	8004580 <xQueueReceive+0x1c4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d103      	bne.n	80044ba <xQueueReceive+0xfe>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80044b2:	f002 fbc5 	bl	8006c40 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 80044b6:	2300      	movs	r3, #0
 80044b8:	e062      	b.n	8004580 <xQueueReceive+0x1c4>
                }
                else if( xEntryTimeSet == pdFALSE )
 80044ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d106      	bne.n	80044ce <xQueueReceive+0x112>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80044c0:	f107 0310 	add.w	r3, r7, #16
 80044c4:	4618      	mov	r0, r3
 80044c6:	f001 fb4b 	bl	8005b60 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80044ca:	2301      	movs	r3, #1
 80044cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80044ce:	f002 fbb7 	bl	8006c40 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80044d2:	f000 ff37 	bl	8005344 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80044d6:	f002 fb7d 	bl	8006bd4 <vPortEnterCritical>
 80044da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80044e0:	b25b      	sxtb	r3, r3
 80044e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e6:	d103      	bne.n	80044f0 <xQueueReceive+0x134>
 80044e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044f6:	b25b      	sxtb	r3, r3
 80044f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fc:	d103      	bne.n	8004506 <xQueueReceive+0x14a>
 80044fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004506:	f002 fb9b 	bl	8006c40 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800450a:	1d3a      	adds	r2, r7, #4
 800450c:	f107 0310 	add.w	r3, r7, #16
 8004510:	4611      	mov	r1, r2
 8004512:	4618      	mov	r0, r3
 8004514:	f001 fb3a 	bl	8005b8c <xTaskCheckForTimeOut>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d123      	bne.n	8004566 <xQueueReceive+0x1aa>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800451e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004520:	f000 fb1d 	bl	8004b5e <prvIsQueueEmpty>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d017      	beq.n	800455a <xQueueReceive+0x19e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800452a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800452c:	3324      	adds	r3, #36	@ 0x24
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	4611      	mov	r1, r2
 8004532:	4618      	mov	r0, r3
 8004534:	f001 f9c8 	bl	80058c8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004538:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800453a:	f000 fabe 	bl	8004aba <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800453e:	f000 ff0f 	bl	8005360 <xTaskResumeAll>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d189      	bne.n	800445c <xQueueReceive+0xa0>
                {
                    taskYIELD_WITHIN_API();
 8004548:	4b0f      	ldr	r3, [pc, #60]	@ (8004588 <xQueueReceive+0x1cc>)
 800454a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800454e:	601a      	str	r2, [r3, #0]
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	e780      	b.n	800445c <xQueueReceive+0xa0>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800455a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800455c:	f000 faad 	bl	8004aba <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004560:	f000 fefe 	bl	8005360 <xTaskResumeAll>
 8004564:	e77a      	b.n	800445c <xQueueReceive+0xa0>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8004566:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004568:	f000 faa7 	bl	8004aba <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800456c:	f000 fef8 	bl	8005360 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004570:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004572:	f000 faf4 	bl	8004b5e <prvIsQueueEmpty>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	f43f af6f 	beq.w	800445c <xQueueReceive+0xa0>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 800457e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8004580:	4618      	mov	r0, r3
 8004582:	3730      	adds	r7, #48	@ 0x30
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	e000ed04 	.word	0xe000ed04

0800458c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b08c      	sub	sp, #48	@ 0x30
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004596:	2300      	movs	r3, #0
 8004598:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 800459e:	2300      	movs	r3, #0
 80045a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80045a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d10d      	bne.n	80045c4 <xQueueSemaphoreTake+0x38>
    __asm volatile
 80045a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ac:	b672      	cpsid	i
 80045ae:	f383 8811 	msr	BASEPRI, r3
 80045b2:	f3bf 8f6f 	isb	sy
 80045b6:	f3bf 8f4f 	dsb	sy
 80045ba:	b662      	cpsie	i
 80045bc:	61bb      	str	r3, [r7, #24]
}
 80045be:	bf00      	nop
 80045c0:	bf00      	nop
 80045c2:	e7fd      	b.n	80045c0 <xQueueSemaphoreTake+0x34>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80045c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00d      	beq.n	80045e8 <xQueueSemaphoreTake+0x5c>
    __asm volatile
 80045cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d0:	b672      	cpsid	i
 80045d2:	f383 8811 	msr	BASEPRI, r3
 80045d6:	f3bf 8f6f 	isb	sy
 80045da:	f3bf 8f4f 	dsb	sy
 80045de:	b662      	cpsie	i
 80045e0:	617b      	str	r3, [r7, #20]
}
 80045e2:	bf00      	nop
 80045e4:	bf00      	nop
 80045e6:	e7fd      	b.n	80045e4 <xQueueSemaphoreTake+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045e8:	f001 fc0e 	bl	8005e08 <xTaskGetSchedulerState>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d102      	bne.n	80045f8 <xQueueSemaphoreTake+0x6c>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d101      	bne.n	80045fc <xQueueSemaphoreTake+0x70>
 80045f8:	2301      	movs	r3, #1
 80045fa:	e000      	b.n	80045fe <xQueueSemaphoreTake+0x72>
 80045fc:	2300      	movs	r3, #0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10d      	bne.n	800461e <xQueueSemaphoreTake+0x92>
    __asm volatile
 8004602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004606:	b672      	cpsid	i
 8004608:	f383 8811 	msr	BASEPRI, r3
 800460c:	f3bf 8f6f 	isb	sy
 8004610:	f3bf 8f4f 	dsb	sy
 8004614:	b662      	cpsie	i
 8004616:	613b      	str	r3, [r7, #16]
}
 8004618:	bf00      	nop
 800461a:	bf00      	nop
 800461c:	e7fd      	b.n	800461a <xQueueSemaphoreTake+0x8e>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800461e:	f002 fad9 	bl	8006bd4 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004626:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d024      	beq.n	8004678 <xQueueSemaphoreTake+0xec>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 800462e:	6a3b      	ldr	r3, [r7, #32]
 8004630:	1e5a      	subs	r2, r3, #1
 8004632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004634:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d104      	bne.n	8004648 <xQueueSemaphoreTake+0xbc>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800463e:	f001 fe0f 	bl	8006260 <pvTaskIncrementMutexHeldCount>
 8004642:	4602      	mov	r2, r0
 8004644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004646:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00f      	beq.n	8004670 <xQueueSemaphoreTake+0xe4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004652:	3310      	adds	r3, #16
 8004654:	4618      	mov	r0, r3
 8004656:	f001 f9a7 	bl	80059a8 <xTaskRemoveFromEventList>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d007      	beq.n	8004670 <xQueueSemaphoreTake+0xe4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004660:	4b4c      	ldr	r3, [pc, #304]	@ (8004794 <xQueueSemaphoreTake+0x208>)
 8004662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004666:	601a      	str	r2, [r3, #0]
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004670:	f002 fae6 	bl	8006c40 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8004674:	2301      	movs	r3, #1
 8004676:	e089      	b.n	800478c <xQueueSemaphoreTake+0x200>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d103      	bne.n	8004686 <xQueueSemaphoreTake+0xfa>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 800467e:	f002 fadf 	bl	8006c40 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8004682:	2300      	movs	r3, #0
 8004684:	e082      	b.n	800478c <xQueueSemaphoreTake+0x200>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004688:	2b00      	cmp	r3, #0
 800468a:	d106      	bne.n	800469a <xQueueSemaphoreTake+0x10e>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800468c:	f107 0308 	add.w	r3, r7, #8
 8004690:	4618      	mov	r0, r3
 8004692:	f001 fa65 	bl	8005b60 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004696:	2301      	movs	r3, #1
 8004698:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800469a:	f002 fad1 	bl	8006c40 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800469e:	f000 fe51 	bl	8005344 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80046a2:	f002 fa97 	bl	8006bd4 <vPortEnterCritical>
 80046a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046ac:	b25b      	sxtb	r3, r3
 80046ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b2:	d103      	bne.n	80046bc <xQueueSemaphoreTake+0x130>
 80046b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046c2:	b25b      	sxtb	r3, r3
 80046c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c8:	d103      	bne.n	80046d2 <xQueueSemaphoreTake+0x146>
 80046ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046d2:	f002 fab5 	bl	8006c40 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046d6:	463a      	mov	r2, r7
 80046d8:	f107 0308 	add.w	r3, r7, #8
 80046dc:	4611      	mov	r1, r2
 80046de:	4618      	mov	r0, r3
 80046e0:	f001 fa54 	bl	8005b8c <xTaskCheckForTimeOut>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d132      	bne.n	8004750 <xQueueSemaphoreTake+0x1c4>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80046ec:	f000 fa37 	bl	8004b5e <prvIsQueueEmpty>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d026      	beq.n	8004744 <xQueueSemaphoreTake+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d109      	bne.n	8004712 <xQueueSemaphoreTake+0x186>
                    {
                        taskENTER_CRITICAL();
 80046fe:	f002 fa69 	bl	8006bd4 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	4618      	mov	r0, r3
 8004708:	f001 fb9c 	bl	8005e44 <xTaskPriorityInherit>
 800470c:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 800470e:	f002 fa97 	bl	8006c40 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	3324      	adds	r3, #36	@ 0x24
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	4611      	mov	r1, r2
 800471a:	4618      	mov	r0, r3
 800471c:	f001 f8d4 	bl	80058c8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004720:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004722:	f000 f9ca 	bl	8004aba <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004726:	f000 fe1b 	bl	8005360 <xTaskResumeAll>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	f47f af76 	bne.w	800461e <xQueueSemaphoreTake+0x92>
                {
                    taskYIELD_WITHIN_API();
 8004732:	4b18      	ldr	r3, [pc, #96]	@ (8004794 <xQueueSemaphoreTake+0x208>)
 8004734:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004738:	601a      	str	r2, [r3, #0]
 800473a:	f3bf 8f4f 	dsb	sy
 800473e:	f3bf 8f6f 	isb	sy
 8004742:	e76c      	b.n	800461e <xQueueSemaphoreTake+0x92>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8004744:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004746:	f000 f9b8 	bl	8004aba <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800474a:	f000 fe09 	bl	8005360 <xTaskResumeAll>
 800474e:	e766      	b.n	800461e <xQueueSemaphoreTake+0x92>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8004750:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004752:	f000 f9b2 	bl	8004aba <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004756:	f000 fe03 	bl	8005360 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800475a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800475c:	f000 f9ff 	bl	8004b5e <prvIsQueueEmpty>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	f43f af5b 	beq.w	800461e <xQueueSemaphoreTake+0x92>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8004768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00d      	beq.n	800478a <xQueueSemaphoreTake+0x1fe>
                    {
                        taskENTER_CRITICAL();
 800476e:	f002 fa31 	bl	8006bd4 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004772:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004774:	f000 f8f9 	bl	800496a <prvGetDisinheritPriorityAfterTimeout>
 8004778:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800477a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	69f9      	ldr	r1, [r7, #28]
 8004780:	4618      	mov	r0, r3
 8004782:	f001 fcab 	bl	80060dc <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8004786:	f002 fa5b 	bl	8006c40 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 800478a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 800478c:	4618      	mov	r0, r3
 800478e:	3730      	adds	r7, #48	@ 0x30
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	e000ed04 	.word	0xe000ed04

08004798 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b090      	sub	sp, #64	@ 0x40
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	63bb      	str	r3, [r7, #56]	@ 0x38

    traceENTER_xQueueReceiveFromISR( xQueue, pvBuffer, pxHigherPriorityTaskWoken );

    configASSERT( pxQueue );
 80047a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10d      	bne.n	80047ca <xQueueReceiveFromISR+0x32>
    __asm volatile
 80047ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b2:	b672      	cpsid	i
 80047b4:	f383 8811 	msr	BASEPRI, r3
 80047b8:	f3bf 8f6f 	isb	sy
 80047bc:	f3bf 8f4f 	dsb	sy
 80047c0:	b662      	cpsie	i
 80047c2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80047c4:	bf00      	nop
 80047c6:	bf00      	nop
 80047c8:	e7fd      	b.n	80047c6 <xQueueReceiveFromISR+0x2e>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d103      	bne.n	80047d8 <xQueueReceiveFromISR+0x40>
 80047d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d101      	bne.n	80047dc <xQueueReceiveFromISR+0x44>
 80047d8:	2301      	movs	r3, #1
 80047da:	e000      	b.n	80047de <xQueueReceiveFromISR+0x46>
 80047dc:	2300      	movs	r3, #0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10d      	bne.n	80047fe <xQueueReceiveFromISR+0x66>
    __asm volatile
 80047e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e6:	b672      	cpsid	i
 80047e8:	f383 8811 	msr	BASEPRI, r3
 80047ec:	f3bf 8f6f 	isb	sy
 80047f0:	f3bf 8f4f 	dsb	sy
 80047f4:	b662      	cpsie	i
 80047f6:	623b      	str	r3, [r7, #32]
}
 80047f8:	bf00      	nop
 80047fa:	bf00      	nop
 80047fc:	e7fd      	b.n	80047fa <xQueueReceiveFromISR+0x62>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80047fe:	f002 fad7 	bl	8006db0 <vPortValidateInterruptPriority>
    __asm volatile
 8004802:	f3ef 8211 	mrs	r2, BASEPRI
 8004806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800480a:	b672      	cpsid	i
 800480c:	f383 8811 	msr	BASEPRI, r3
 8004810:	f3bf 8f6f 	isb	sy
 8004814:	f3bf 8f4f 	dsb	sy
 8004818:	b662      	cpsie	i
 800481a:	61fa      	str	r2, [r7, #28]
 800481c:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 800481e:	69fb      	ldr	r3, [r7, #28]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8004820:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004826:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800482a:	2b00      	cmp	r3, #0
 800482c:	d049      	beq.n	80048c2 <xQueueReceiveFromISR+0x12a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 800482e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004830:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004834:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004838:	68b9      	ldr	r1, [r7, #8]
 800483a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800483c:	f000 f917 	bl	8004a6e <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8004840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004842:	1e5a      	subs	r2, r3, #1
 8004844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004846:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8004848:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800484c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004850:	d112      	bne.n	8004878 <xQueueReceiveFromISR+0xe0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d030      	beq.n	80048bc <xQueueReceiveFromISR+0x124>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800485a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800485c:	3310      	adds	r3, #16
 800485e:	4618      	mov	r0, r3
 8004860:	f001 f8a2 	bl	80059a8 <xTaskRemoveFromEventList>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d028      	beq.n	80048bc <xQueueReceiveFromISR+0x124>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d025      	beq.n	80048bc <xQueueReceiveFromISR+0x124>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	601a      	str	r2, [r3, #0]
 8004876:	e021      	b.n	80048bc <xQueueReceiveFromISR+0x124>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 8004878:	f000 fe9e 	bl	80055b8 <uxTaskGetNumberOfTasks>
 800487c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800487e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004882:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004884:	429a      	cmp	r2, r3
 8004886:	d919      	bls.n	80048bc <xQueueReceiveFromISR+0x124>
 8004888:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800488c:	2b7f      	cmp	r3, #127	@ 0x7f
 800488e:	d10d      	bne.n	80048ac <xQueueReceiveFromISR+0x114>
    __asm volatile
 8004890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004894:	b672      	cpsid	i
 8004896:	f383 8811 	msr	BASEPRI, r3
 800489a:	f3bf 8f6f 	isb	sy
 800489e:	f3bf 8f4f 	dsb	sy
 80048a2:	b662      	cpsie	i
 80048a4:	617b      	str	r3, [r7, #20]
}
 80048a6:	bf00      	nop
 80048a8:	bf00      	nop
 80048aa:	e7fd      	b.n	80048a8 <xQueueReceiveFromISR+0x110>
 80048ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80048b0:	3301      	adds	r3, #1
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	b25a      	sxtb	r2, r3
 80048b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 80048bc:	2301      	movs	r3, #1
 80048be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048c0:	e001      	b.n	80048c6 <xQueueReceiveFromISR+0x12e>
        }
        else
        {
            xReturn = pdFAIL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c8:	613b      	str	r3, [r7, #16]
    __asm volatile
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	f383 8811 	msr	BASEPRI, r3
}
 80048d0:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueReceiveFromISR( xReturn );

    return xReturn;
 80048d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3740      	adds	r7, #64	@ 0x40
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d10d      	bne.n	8004906 <uxQueueMessagesWaiting+0x2a>
    __asm volatile
 80048ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ee:	b672      	cpsid	i
 80048f0:	f383 8811 	msr	BASEPRI, r3
 80048f4:	f3bf 8f6f 	isb	sy
 80048f8:	f3bf 8f4f 	dsb	sy
 80048fc:	b662      	cpsie	i
 80048fe:	60bb      	str	r3, [r7, #8]
}
 8004900:	bf00      	nop
 8004902:	bf00      	nop
 8004904:	e7fd      	b.n	8004902 <uxQueueMessagesWaiting+0x26>

    taskENTER_CRITICAL();
 8004906:	f002 f965 	bl	8006bd4 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490e:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8004910:	f002 f996 	bl	8006c40 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );

    return uxReturn;
 8004914:	68fb      	ldr	r3, [r7, #12]
}
 8004916:	4618      	mov	r0, r3
 8004918:	3710      	adds	r7, #16
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <vQueueDelete>:
    return uxReturn;
}
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800491e:	b580      	push	{r7, lr}
 8004920:	b084      	sub	sp, #16
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	60fb      	str	r3, [r7, #12]

    traceENTER_vQueueDelete( xQueue );

    configASSERT( pxQueue );
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d10d      	bne.n	800494c <vQueueDelete+0x2e>
    __asm volatile
 8004930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004934:	b672      	cpsid	i
 8004936:	f383 8811 	msr	BASEPRI, r3
 800493a:	f3bf 8f6f 	isb	sy
 800493e:	f3bf 8f4f 	dsb	sy
 8004942:	b662      	cpsie	i
 8004944:	60bb      	str	r3, [r7, #8]
}
 8004946:	bf00      	nop
 8004948:	bf00      	nop
 800494a:	e7fd      	b.n	8004948 <vQueueDelete+0x2a>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
    {
        vQueueUnregisterQueue( pxQueue );
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f000 f987 	bl	8004c60 <vQueueUnregisterQueue>
    }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
    {
        /* The queue could have been allocated statically or dynamically, so
         * check before attempting to free the memory. */
        if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004958:	2b00      	cmp	r3, #0
 800495a:	d102      	bne.n	8004962 <vQueueDelete+0x44>
        {
            vPortFree( pxQueue );
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f002 fbab 	bl	80070b8 <vPortFree>
        ( void ) pxQueue;
    }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

    traceRETURN_vQueueDelete();
}
 8004962:	bf00      	nop
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800496a:	b480      	push	{r7}
 800496c:	b085      	sub	sp, #20
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004976:	2b00      	cmp	r3, #0
 8004978:	d006      	beq.n	8004988 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f1c3 0307 	rsb	r3, r3, #7
 8004984:	60fb      	str	r3, [r7, #12]
 8004986:	e001      	b.n	800498c <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004988:	2300      	movs	r3, #0
 800498a:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800498c:	68fb      	ldr	r3, [r7, #12]
    }
 800498e:	4618      	mov	r0, r3
 8004990:	3714      	adds	r7, #20
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr

0800499a <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b086      	sub	sp, #24
 800499e:	af00      	add	r7, sp, #0
 80049a0:	60f8      	str	r0, [r7, #12]
 80049a2:	60b9      	str	r1, [r7, #8]
 80049a4:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80049a6:	2300      	movs	r3, #0
 80049a8:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ae:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d10d      	bne.n	80049d4 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d14d      	bne.n	8004a5c <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f001 fadd 	bl	8005f84 <xTaskPriorityDisinherit>
 80049ca:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	609a      	str	r2, [r3, #8]
 80049d2:	e043      	b.n	8004a5c <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d119      	bne.n	8004a0e <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6858      	ldr	r0, [r3, #4]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e2:	461a      	mov	r2, r3
 80049e4:	68b9      	ldr	r1, [r7, #8]
 80049e6:	f005 ffb0 	bl	800a94a <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f2:	441a      	add	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d32b      	bcc.n	8004a5c <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	605a      	str	r2, [r3, #4]
 8004a0c:	e026      	b.n	8004a5c <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	68d8      	ldr	r0, [r3, #12]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a16:	461a      	mov	r2, r3
 8004a18:	68b9      	ldr	r1, [r7, #8]
 8004a1a:	f005 ff96 	bl	800a94a <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a26:	425b      	negs	r3, r3
 8004a28:	441a      	add	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	68da      	ldr	r2, [r3, #12]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d207      	bcs.n	8004a4a <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	689a      	ldr	r2, [r3, #8]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	425b      	negs	r3, r3
 8004a44:	441a      	add	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d105      	bne.n	8004a5c <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d002      	beq.n	8004a5c <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	1c5a      	adds	r2, r3, #1
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8004a64:	697b      	ldr	r3, [r7, #20]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b082      	sub	sp, #8
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
 8004a76:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d018      	beq.n	8004ab2 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68da      	ldr	r2, [r3, #12]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a88:	441a      	add	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d303      	bcc.n	8004aa2 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68d9      	ldr	r1, [r3, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	461a      	mov	r2, r3
 8004aac:	6838      	ldr	r0, [r7, #0]
 8004aae:	f005 ff4c 	bl	800a94a <memcpy>
    }
}
 8004ab2:	bf00      	nop
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b084      	sub	sp, #16
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8004ac2:	f002 f887 	bl	8006bd4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004acc:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ace:	e011      	b.n	8004af4 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d012      	beq.n	8004afe <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3324      	adds	r3, #36	@ 0x24
 8004adc:	4618      	mov	r0, r3
 8004ade:	f000 ff63 	bl	80059a8 <xTaskRemoveFromEventList>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8004ae8:	f001 f8b4 	bl	8005c54 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004aec:	7bfb      	ldrb	r3, [r7, #15]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	dce9      	bgt.n	8004ad0 <prvUnlockQueue+0x16>
 8004afc:	e000      	b.n	8004b00 <prvUnlockQueue+0x46>
                    break;
 8004afe:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	22ff      	movs	r2, #255	@ 0xff
 8004b04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8004b08:	f002 f89a 	bl	8006c40 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004b0c:	f002 f862 	bl	8006bd4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b16:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b18:	e011      	b.n	8004b3e <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d012      	beq.n	8004b48 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	3310      	adds	r3, #16
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 ff3e 	bl	80059a8 <xTaskRemoveFromEventList>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004b32:	f001 f88f 	bl	8005c54 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004b36:	7bbb      	ldrb	r3, [r7, #14]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	dce9      	bgt.n	8004b1a <prvUnlockQueue+0x60>
 8004b46:	e000      	b.n	8004b4a <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004b48:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	22ff      	movs	r2, #255	@ 0xff
 8004b4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8004b52:	f002 f875 	bl	8006c40 <vPortExitCritical>
}
 8004b56:	bf00      	nop
 8004b58:	3710      	adds	r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b084      	sub	sp, #16
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004b66:	f002 f835 	bl	8006bd4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d102      	bne.n	8004b78 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004b72:	2301      	movs	r3, #1
 8004b74:	60fb      	str	r3, [r7, #12]
 8004b76:	e001      	b.n	8004b7c <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004b7c:	f002 f860 	bl	8006c40 <vPortExitCritical>

    return xReturn;
 8004b80:	68fb      	ldr	r3, [r7, #12]
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b084      	sub	sp, #16
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004b92:	f002 f81f 	bl	8006bd4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d102      	bne.n	8004ba8 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	60fb      	str	r3, [r7, #12]
 8004ba6:	e001      	b.n	8004bac <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004bac:	f002 f848 	bl	8006c40 <vPortExitCritical>

    return xReturn;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
	...

08004bbc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8004bbc:	b480      	push	{r7}
 8004bbe:	b087      	sub	sp, #28
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d10d      	bne.n	8004bec <vQueueAddToRegistry+0x30>
    __asm volatile
 8004bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd4:	b672      	cpsid	i
 8004bd6:	f383 8811 	msr	BASEPRI, r3
 8004bda:	f3bf 8f6f 	isb	sy
 8004bde:	f3bf 8f4f 	dsb	sy
 8004be2:	b662      	cpsie	i
 8004be4:	60fb      	str	r3, [r7, #12]
}
 8004be6:	bf00      	nop
 8004be8:	bf00      	nop
 8004bea:	e7fd      	b.n	8004be8 <vQueueAddToRegistry+0x2c>

        if( pcQueueName != NULL )
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d024      	beq.n	8004c3c <vQueueAddToRegistry+0x80>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	617b      	str	r3, [r7, #20]
 8004bf6:	e01e      	b.n	8004c36 <vQueueAddToRegistry+0x7a>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8004bf8:	4a18      	ldr	r2, [pc, #96]	@ (8004c5c <vQueueAddToRegistry+0xa0>)
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	00db      	lsls	r3, r3, #3
 8004bfe:	4413      	add	r3, r2
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d105      	bne.n	8004c14 <vQueueAddToRegistry+0x58>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	00db      	lsls	r3, r3, #3
 8004c0c:	4a13      	ldr	r2, [pc, #76]	@ (8004c5c <vQueueAddToRegistry+0xa0>)
 8004c0e:	4413      	add	r3, r2
 8004c10:	613b      	str	r3, [r7, #16]
                    break;
 8004c12:	e013      	b.n	8004c3c <vQueueAddToRegistry+0x80>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d10a      	bne.n	8004c30 <vQueueAddToRegistry+0x74>
 8004c1a:	4a10      	ldr	r2, [pc, #64]	@ (8004c5c <vQueueAddToRegistry+0xa0>)
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d104      	bne.n	8004c30 <vQueueAddToRegistry+0x74>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	4a0c      	ldr	r2, [pc, #48]	@ (8004c5c <vQueueAddToRegistry+0xa0>)
 8004c2c:	4413      	add	r3, r2
 8004c2e:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	3301      	adds	r3, #1
 8004c34:	617b      	str	r3, [r7, #20]
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	2b07      	cmp	r3, #7
 8004c3a:	d9dd      	bls.n	8004bf8 <vQueueAddToRegistry+0x3c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d005      	beq.n	8004c4e <vQueueAddToRegistry+0x92>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	683a      	ldr	r2, [r7, #0]
 8004c46:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8004c4e:	bf00      	nop
 8004c50:	371c      	adds	r7, #28
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	24000290 	.word	0x24000290

08004c60 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        traceENTER_vQueueUnregisterQueue( xQueue );

        configASSERT( xQueue );
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10d      	bne.n	8004c8a <vQueueUnregisterQueue+0x2a>
    __asm volatile
 8004c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c72:	b672      	cpsid	i
 8004c74:	f383 8811 	msr	BASEPRI, r3
 8004c78:	f3bf 8f6f 	isb	sy
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	b662      	cpsie	i
 8004c82:	60bb      	str	r3, [r7, #8]
}
 8004c84:	bf00      	nop
 8004c86:	bf00      	nop
 8004c88:	e7fd      	b.n	8004c86 <vQueueUnregisterQueue+0x26>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	e016      	b.n	8004cbe <vQueueUnregisterQueue+0x5e>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004c90:	4a10      	ldr	r2, [pc, #64]	@ (8004cd4 <vQueueUnregisterQueue+0x74>)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	4413      	add	r3, r2
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d10b      	bne.n	8004cb8 <vQueueUnregisterQueue+0x58>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 8004ca0:	4a0c      	ldr	r2, [pc, #48]	@ (8004cd4 <vQueueUnregisterQueue+0x74>)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004caa:	4a0a      	ldr	r2, [pc, #40]	@ (8004cd4 <vQueueUnregisterQueue+0x74>)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	00db      	lsls	r3, r3, #3
 8004cb0:	4413      	add	r3, r2
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	605a      	str	r2, [r3, #4]
                break;
 8004cb6:	e006      	b.n	8004cc6 <vQueueUnregisterQueue+0x66>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	60fb      	str	r3, [r7, #12]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2b07      	cmp	r3, #7
 8004cc2:	d9e5      	bls.n	8004c90 <vQueueUnregisterQueue+0x30>
                mtCOVERAGE_TEST_MARKER();
            }
        }

        traceRETURN_vQueueUnregisterQueue();
    }
 8004cc4:	bf00      	nop
 8004cc6:	bf00      	nop
 8004cc8:	3714      	adds	r7, #20
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	24000290 	.word	0x24000290

08004cd8 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004ce8:	f001 ff74 	bl	8006bd4 <vPortEnterCritical>
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004cf2:	b25b      	sxtb	r3, r3
 8004cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf8:	d103      	bne.n	8004d02 <vQueueWaitForMessageRestricted+0x2a>
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d08:	b25b      	sxtb	r3, r3
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0e:	d103      	bne.n	8004d18 <vQueueWaitForMessageRestricted+0x40>
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d18:	f001 ff92 	bl	8006c40 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d106      	bne.n	8004d32 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	3324      	adds	r3, #36	@ 0x24
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	68b9      	ldr	r1, [r7, #8]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f000 fdf3 	bl	8005918 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8004d32:	6978      	ldr	r0, [r7, #20]
 8004d34:	f7ff fec1 	bl	8004aba <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8004d38:	bf00      	nop
 8004d3a:	3718      	adds	r7, #24
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b08e      	sub	sp, #56	@ 0x38
 8004d44:	af04      	add	r7, sp, #16
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
 8004d4c:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8004d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10d      	bne.n	8004d70 <prvCreateStaticTask+0x30>
    __asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d58:	b672      	cpsid	i
 8004d5a:	f383 8811 	msr	BASEPRI, r3
 8004d5e:	f3bf 8f6f 	isb	sy
 8004d62:	f3bf 8f4f 	dsb	sy
 8004d66:	b662      	cpsie	i
 8004d68:	623b      	str	r3, [r7, #32]
}
 8004d6a:	bf00      	nop
 8004d6c:	bf00      	nop
 8004d6e:	e7fd      	b.n	8004d6c <prvCreateStaticTask+0x2c>
        configASSERT( pxTaskBuffer != NULL );
 8004d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10d      	bne.n	8004d92 <prvCreateStaticTask+0x52>
    __asm volatile
 8004d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d7a:	b672      	cpsid	i
 8004d7c:	f383 8811 	msr	BASEPRI, r3
 8004d80:	f3bf 8f6f 	isb	sy
 8004d84:	f3bf 8f4f 	dsb	sy
 8004d88:	b662      	cpsie	i
 8004d8a:	61fb      	str	r3, [r7, #28]
}
 8004d8c:	bf00      	nop
 8004d8e:	bf00      	nop
 8004d90:	e7fd      	b.n	8004d8e <prvCreateStaticTask+0x4e>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8004d92:	235c      	movs	r3, #92	@ 0x5c
 8004d94:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	2b5c      	cmp	r3, #92	@ 0x5c
 8004d9a:	d00d      	beq.n	8004db8 <prvCreateStaticTask+0x78>
    __asm volatile
 8004d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da0:	b672      	cpsid	i
 8004da2:	f383 8811 	msr	BASEPRI, r3
 8004da6:	f3bf 8f6f 	isb	sy
 8004daa:	f3bf 8f4f 	dsb	sy
 8004dae:	b662      	cpsie	i
 8004db0:	61bb      	str	r3, [r7, #24]
}
 8004db2:	bf00      	nop
 8004db4:	bf00      	nop
 8004db6:	e7fd      	b.n	8004db4 <prvCreateStaticTask+0x74>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8004db8:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d01f      	beq.n	8004e00 <prvCreateStaticTask+0xc0>
 8004dc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d01c      	beq.n	8004e00 <prvCreateStaticTask+0xc0>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8004dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc8:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004dca:	225c      	movs	r2, #92	@ 0x5c
 8004dcc:	2100      	movs	r1, #0
 8004dce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004dd0:	f005 fd20 	bl	800a814 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004dd8:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ddc:	2202      	movs	r2, #2
 8004dde:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004de2:	2300      	movs	r3, #0
 8004de4:	9303      	str	r3, [sp, #12]
 8004de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de8:	9302      	str	r3, [sp, #8]
 8004dea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dec:	9301      	str	r3, [sp, #4]
 8004dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	68b9      	ldr	r1, [r7, #8]
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f000 f88f 	bl	8004f1c <prvInitialiseNewTask>
 8004dfe:	e001      	b.n	8004e04 <prvCreateStaticTask+0xc4>
        }
        else
        {
            pxNewTCB = NULL;
 8004e00:	2300      	movs	r3, #0
 8004e02:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8004e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8004e06:	4618      	mov	r0, r3
 8004e08:	3728      	adds	r7, #40	@ 0x28
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b08a      	sub	sp, #40	@ 0x28
 8004e12:	af04      	add	r7, sp, #16
 8004e14:	60f8      	str	r0, [r7, #12]
 8004e16:	60b9      	str	r1, [r7, #8]
 8004e18:	607a      	str	r2, [r7, #4]
 8004e1a:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8004e20:	f107 0310 	add.w	r3, r7, #16
 8004e24:	9303      	str	r3, [sp, #12]
 8004e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e28:	9302      	str	r3, [sp, #8]
 8004e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2c:	9301      	str	r3, [sp, #4]
 8004e2e:	6a3b      	ldr	r3, [r7, #32]
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	68b9      	ldr	r1, [r7, #8]
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f7ff ff81 	bl	8004d40 <prvCreateStaticTask>
 8004e3e:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d002      	beq.n	8004e4c <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004e46:	6978      	ldr	r0, [r7, #20]
 8004e48:	f000 f8fc 	bl	8005044 <prvAddNewTaskToReadyList>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );

        return xReturn;
 8004e4c:	693b      	ldr	r3, [r7, #16]
    }
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3718      	adds	r7, #24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b08a      	sub	sp, #40	@ 0x28
 8004e5a:	af04      	add	r7, sp, #16
 8004e5c:	60f8      	str	r0, [r7, #12]
 8004e5e:	60b9      	str	r1, [r7, #8]
 8004e60:	607a      	str	r2, [r7, #4]
 8004e62:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f001 ffe7 	bl	8006e3c <pvPortMalloc>
 8004e6e:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d013      	beq.n	8004e9e <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8004e76:	205c      	movs	r0, #92	@ 0x5c
 8004e78:	f001 ffe0 	bl	8006e3c <pvPortMalloc>
 8004e7c:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d008      	beq.n	8004e96 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004e84:	225c      	movs	r2, #92	@ 0x5c
 8004e86:	2100      	movs	r1, #0
 8004e88:	6978      	ldr	r0, [r7, #20]
 8004e8a:	f005 fcc3 	bl	800a814 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	693a      	ldr	r2, [r7, #16]
 8004e92:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e94:	e005      	b.n	8004ea2 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8004e96:	6938      	ldr	r0, [r7, #16]
 8004e98:	f002 f90e 	bl	80070b8 <vPortFree>
 8004e9c:	e001      	b.n	8004ea2 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d011      	beq.n	8004ecc <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	9303      	str	r3, [sp, #12]
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	9302      	str	r3, [sp, #8]
 8004eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eba:	9301      	str	r3, [sp, #4]
 8004ebc:	6a3b      	ldr	r3, [r7, #32]
 8004ebe:	9300      	str	r3, [sp, #0]
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	68b9      	ldr	r1, [r7, #8]
 8004ec6:	68f8      	ldr	r0, [r7, #12]
 8004ec8:	f000 f828 	bl	8004f1c <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8004ecc:	697b      	ldr	r3, [r7, #20]
    }
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b088      	sub	sp, #32
 8004eda:	af02      	add	r7, sp, #8
 8004edc:	60f8      	str	r0, [r7, #12]
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	607a      	str	r2, [r7, #4]
 8004ee2:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee6:	9301      	str	r3, [sp, #4]
 8004ee8:	6a3b      	ldr	r3, [r7, #32]
 8004eea:	9300      	str	r3, [sp, #0]
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	68b9      	ldr	r1, [r7, #8]
 8004ef2:	68f8      	ldr	r0, [r7, #12]
 8004ef4:	f7ff ffaf 	bl	8004e56 <prvCreateTask>
 8004ef8:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d005      	beq.n	8004f0c <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004f00:	6938      	ldr	r0, [r7, #16]
 8004f02:	f000 f89f 	bl	8005044 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004f06:	2301      	movs	r3, #1
 8004f08:	617b      	str	r3, [r7, #20]
 8004f0a:	e002      	b.n	8004f12 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f0c:	f04f 33ff 	mov.w	r3, #4294967295
 8004f10:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8004f12:	697b      	ldr	r3, [r7, #20]
    }
 8004f14:	4618      	mov	r0, r3
 8004f16:	3718      	adds	r7, #24
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b088      	sub	sp, #32
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
 8004f28:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	461a      	mov	r2, r3
 8004f34:	21a5      	movs	r1, #165	@ 0xa5
 8004f36:	f005 fc6d 	bl	800a814 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f3e:	6879      	ldr	r1, [r7, #4]
 8004f40:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8004f44:	440b      	add	r3, r1
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4413      	add	r3, r2
 8004f4a:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	f023 0307 	bic.w	r3, r3, #7
 8004f52:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00d      	beq.n	8004f7a <prvInitialiseNewTask+0x5e>
    __asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f62:	b672      	cpsid	i
 8004f64:	f383 8811 	msr	BASEPRI, r3
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	b662      	cpsie	i
 8004f72:	617b      	str	r3, [r7, #20]
}
 8004f74:	bf00      	nop
 8004f76:	bf00      	nop
 8004f78:	e7fd      	b.n	8004f76 <prvInitialiseNewTask+0x5a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d01e      	beq.n	8004fbe <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f80:	2300      	movs	r3, #0
 8004f82:	61fb      	str	r3, [r7, #28]
 8004f84:	e012      	b.n	8004fac <prvInitialiseNewTask+0x90>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	7819      	ldrb	r1, [r3, #0]
 8004f8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	4413      	add	r3, r2
 8004f94:	3334      	adds	r3, #52	@ 0x34
 8004f96:	460a      	mov	r2, r1
 8004f98:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d006      	beq.n	8004fb4 <prvInitialiseNewTask+0x98>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	3301      	adds	r3, #1
 8004faa:	61fb      	str	r3, [r7, #28]
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	2b0f      	cmp	r3, #15
 8004fb0:	d9e9      	bls.n	8004f86 <prvInitialiseNewTask+0x6a>
 8004fb2:	e000      	b.n	8004fb6 <prvInitialiseNewTask+0x9a>
            {
                break;
 8004fb4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8004fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc0:	2b06      	cmp	r3, #6
 8004fc2:	d90d      	bls.n	8004fe0 <prvInitialiseNewTask+0xc4>
    __asm volatile
 8004fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc8:	b672      	cpsid	i
 8004fca:	f383 8811 	msr	BASEPRI, r3
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	f3bf 8f4f 	dsb	sy
 8004fd6:	b662      	cpsie	i
 8004fd8:	613b      	str	r3, [r7, #16]
}
 8004fda:	bf00      	nop
 8004fdc:	bf00      	nop
 8004fde:	e7fd      	b.n	8004fdc <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe2:	2b06      	cmp	r3, #6
 8004fe4:	d901      	bls.n	8004fea <prvInitialiseNewTask+0xce>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004fe6:	2306      	movs	r3, #6
 8004fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fee:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ff4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff8:	3304      	adds	r3, #4
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f7fe fe2e 	bl	8003c5c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005002:	3318      	adds	r3, #24
 8005004:	4618      	mov	r0, r3
 8005006:	f7fe fe29 	bl	8003c5c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800500a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800500e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8005010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005012:	f1c3 0207 	rsb	r2, r3, #7
 8005016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005018:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800501a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800501e:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005020:	683a      	ldr	r2, [r7, #0]
 8005022:	68f9      	ldr	r1, [r7, #12]
 8005024:	69b8      	ldr	r0, [r7, #24]
 8005026:	f001 fc73 	bl	8006910 <pxPortInitialiseStack>
 800502a:	4602      	mov	r2, r0
 800502c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800502e:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8005030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005032:	2b00      	cmp	r3, #0
 8005034:	d002      	beq.n	800503c <prvInitialiseNewTask+0x120>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005038:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800503a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800503c:	bf00      	nop
 800503e:	3720      	adds	r7, #32
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 800504c:	f001 fdc2 	bl	8006bd4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8005050:	4b41      	ldr	r3, [pc, #260]	@ (8005158 <prvAddNewTaskToReadyList+0x114>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	3301      	adds	r3, #1
 8005056:	4a40      	ldr	r2, [pc, #256]	@ (8005158 <prvAddNewTaskToReadyList+0x114>)
 8005058:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 800505a:	4b40      	ldr	r3, [pc, #256]	@ (800515c <prvAddNewTaskToReadyList+0x118>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d109      	bne.n	8005076 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8005062:	4a3e      	ldr	r2, [pc, #248]	@ (800515c <prvAddNewTaskToReadyList+0x118>)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005068:	4b3b      	ldr	r3, [pc, #236]	@ (8005158 <prvAddNewTaskToReadyList+0x114>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d110      	bne.n	8005092 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8005070:	f000 fe14 	bl	8005c9c <prvInitialiseTaskLists>
 8005074:	e00d      	b.n	8005092 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8005076:	4b3a      	ldr	r3, [pc, #232]	@ (8005160 <prvAddNewTaskToReadyList+0x11c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d109      	bne.n	8005092 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800507e:	4b37      	ldr	r3, [pc, #220]	@ (800515c <prvAddNewTaskToReadyList+0x118>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005088:	429a      	cmp	r2, r3
 800508a:	d802      	bhi.n	8005092 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 800508c:	4a33      	ldr	r2, [pc, #204]	@ (800515c <prvAddNewTaskToReadyList+0x118>)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8005092:	4b34      	ldr	r3, [pc, #208]	@ (8005164 <prvAddNewTaskToReadyList+0x120>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	3301      	adds	r3, #1
 8005098:	4a32      	ldr	r2, [pc, #200]	@ (8005164 <prvAddNewTaskToReadyList+0x120>)
 800509a:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800509c:	4b31      	ldr	r3, [pc, #196]	@ (8005164 <prvAddNewTaskToReadyList+0x120>)
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a8:	2201      	movs	r2, #1
 80050aa:	409a      	lsls	r2, r3
 80050ac:	4b2e      	ldr	r3, [pc, #184]	@ (8005168 <prvAddNewTaskToReadyList+0x124>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	4a2d      	ldr	r2, [pc, #180]	@ (8005168 <prvAddNewTaskToReadyList+0x124>)
 80050b4:	6013      	str	r3, [r2, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ba:	492c      	ldr	r1, [pc, #176]	@ (800516c <prvAddNewTaskToReadyList+0x128>)
 80050bc:	4613      	mov	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4413      	add	r3, r2
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	440b      	add	r3, r1
 80050c6:	3304      	adds	r3, #4
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	60fb      	str	r3, [r7, #12]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	609a      	str	r2, [r3, #8]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	689a      	ldr	r2, [r3, #8]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	60da      	str	r2, [r3, #12]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	3204      	adds	r2, #4
 80050e2:	605a      	str	r2, [r3, #4]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	1d1a      	adds	r2, r3, #4
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	609a      	str	r2, [r3, #8]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f0:	4613      	mov	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4413      	add	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	4a1c      	ldr	r2, [pc, #112]	@ (800516c <prvAddNewTaskToReadyList+0x128>)
 80050fa:	441a      	add	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	615a      	str	r2, [r3, #20]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005104:	4919      	ldr	r1, [pc, #100]	@ (800516c <prvAddNewTaskToReadyList+0x128>)
 8005106:	4613      	mov	r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	4413      	add	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	440b      	add	r3, r1
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005116:	1c59      	adds	r1, r3, #1
 8005118:	4814      	ldr	r0, [pc, #80]	@ (800516c <prvAddNewTaskToReadyList+0x128>)
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	4403      	add	r3, r0
 8005124:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8005126:	f001 fd8b 	bl	8006c40 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800512a:	4b0d      	ldr	r3, [pc, #52]	@ (8005160 <prvAddNewTaskToReadyList+0x11c>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00e      	beq.n	8005150 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8005132:	4b0a      	ldr	r3, [pc, #40]	@ (800515c <prvAddNewTaskToReadyList+0x118>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513c:	429a      	cmp	r2, r3
 800513e:	d207      	bcs.n	8005150 <prvAddNewTaskToReadyList+0x10c>
 8005140:	4b0b      	ldr	r3, [pc, #44]	@ (8005170 <prvAddNewTaskToReadyList+0x12c>)
 8005142:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005146:	601a      	str	r2, [r3, #0]
 8005148:	f3bf 8f4f 	dsb	sy
 800514c:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005150:	bf00      	nop
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	240003bc 	.word	0x240003bc
 800515c:	240002d0 	.word	0x240002d0
 8005160:	240003c8 	.word	0x240003c8
 8005164:	240003d8 	.word	0x240003d8
 8005168:	240003c4 	.word	0x240003c4
 800516c:	240002d4 	.word	0x240002d4
 8005170:	e000ed04 	.word	0xe000ed04

08005174 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800517c:	2300      	movs	r3, #0
 800517e:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d01a      	beq.n	80051bc <vTaskDelay+0x48>
        {
            vTaskSuspendAll();
 8005186:	f000 f8dd 	bl	8005344 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800518a:	4b14      	ldr	r3, [pc, #80]	@ (80051dc <vTaskDelay+0x68>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d00d      	beq.n	80051ae <vTaskDelay+0x3a>
    __asm volatile
 8005192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005196:	b672      	cpsid	i
 8005198:	f383 8811 	msr	BASEPRI, r3
 800519c:	f3bf 8f6f 	isb	sy
 80051a0:	f3bf 8f4f 	dsb	sy
 80051a4:	b662      	cpsie	i
 80051a6:	60bb      	str	r3, [r7, #8]
}
 80051a8:	bf00      	nop
 80051aa:	bf00      	nop
 80051ac:	e7fd      	b.n	80051aa <vTaskDelay+0x36>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80051ae:	2100      	movs	r1, #0
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f001 f86d 	bl	8006290 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80051b6:	f000 f8d3 	bl	8005360 <xTaskResumeAll>
 80051ba:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d107      	bne.n	80051d2 <vTaskDelay+0x5e>
        {
            taskYIELD_WITHIN_API();
 80051c2:	4b07      	ldr	r3, [pc, #28]	@ (80051e0 <vTaskDelay+0x6c>)
 80051c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051c8:	601a      	str	r2, [r3, #0]
 80051ca:	f3bf 8f4f 	dsb	sy
 80051ce:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 80051d2:	bf00      	nop
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	240003e4 	.word	0x240003e4
 80051e0:	e000ed04 	.word	0xe000ed04

080051e4 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b090      	sub	sp, #64	@ 0x40
 80051e8:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 80051ea:	2301      	movs	r3, #1
 80051ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80051ee:	2300      	movs	r3, #0
 80051f0:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80051f2:	2300      	movs	r3, #0
 80051f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80051f6:	e013      	b.n	8005220 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80051f8:	4a2b      	ldr	r2, [pc, #172]	@ (80052a8 <prvCreateIdleTasks+0xc4>)
 80051fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fc:	4413      	add	r3, r2
 80051fe:	7819      	ldrb	r1, [r3, #0]
 8005200:	f107 0210 	add.w	r2, r7, #16
 8005204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005206:	4413      	add	r3, r2
 8005208:	460a      	mov	r2, r1
 800520a:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800520c:	f107 0210 	add.w	r2, r7, #16
 8005210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005212:	4413      	add	r3, r2
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d006      	beq.n	8005228 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800521a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521c:	3301      	adds	r3, #1
 800521e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005222:	2b0f      	cmp	r3, #15
 8005224:	dde8      	ble.n	80051f8 <prvCreateIdleTasks+0x14>
 8005226:	e000      	b.n	800522a <prvCreateIdleTasks+0x46>
        {
            break;
 8005228:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800522a:	2300      	movs	r3, #0
 800522c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800522e:	e031      	b.n	8005294 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8005230:	4b1e      	ldr	r3, [pc, #120]	@ (80052ac <prvCreateIdleTasks+0xc8>)
 8005232:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8005234:	2300      	movs	r3, #0
 8005236:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8005238:	2300      	movs	r3, #0
 800523a:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 800523c:	1d3a      	adds	r2, r7, #4
 800523e:	f107 0108 	add.w	r1, r7, #8
 8005242:	f107 030c 	add.w	r3, r7, #12
 8005246:	4618      	mov	r0, r3
 8005248:	f001 f878 	bl	800633c <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	f107 0110 	add.w	r1, r7, #16
 8005256:	9202      	str	r2, [sp, #8]
 8005258:	9301      	str	r3, [sp, #4]
 800525a:	2300      	movs	r3, #0
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	2300      	movs	r3, #0
 8005260:	4602      	mov	r2, r0
 8005262:	6a38      	ldr	r0, [r7, #32]
 8005264:	f7ff fdd3 	bl	8004e0e <xTaskCreateStatic>
 8005268:	4602      	mov	r2, r0
 800526a:	4911      	ldr	r1, [pc, #68]	@ (80052b0 <prvCreateIdleTasks+0xcc>)
 800526c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8005272:	4a0f      	ldr	r2, [pc, #60]	@ (80052b0 <prvCreateIdleTasks+0xcc>)
 8005274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d002      	beq.n	8005284 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 800527e:	2301      	movs	r3, #1
 8005280:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005282:	e001      	b.n	8005288 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8005284:	2300      	movs	r3, #0
 8005286:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8005288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800528a:	2b00      	cmp	r3, #0
 800528c:	d006      	beq.n	800529c <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800528e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005290:	3301      	adds	r3, #1
 8005292:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005296:	2b00      	cmp	r3, #0
 8005298:	ddca      	ble.n	8005230 <prvCreateIdleTasks+0x4c>
 800529a:	e000      	b.n	800529e <prvCreateIdleTasks+0xba>
        {
            break;
 800529c:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800529e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3730      	adds	r7, #48	@ 0x30
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	0800c27c 	.word	0x0800c27c
 80052ac:	08005c6d 	.word	0x08005c6d
 80052b0:	240003e0 	.word	0x240003e0

080052b4 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 80052ba:	f7ff ff93 	bl	80051e4 <prvCreateIdleTasks>
 80052be:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d102      	bne.n	80052cc <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 80052c6:	f001 f86d 	bl	80063a4 <xTimerCreateTimerTask>
 80052ca:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d118      	bne.n	8005304 <vTaskStartScheduler+0x50>
    __asm volatile
 80052d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d6:	b672      	cpsid	i
 80052d8:	f383 8811 	msr	BASEPRI, r3
 80052dc:	f3bf 8f6f 	isb	sy
 80052e0:	f3bf 8f4f 	dsb	sy
 80052e4:	b662      	cpsie	i
 80052e6:	60bb      	str	r3, [r7, #8]
}
 80052e8:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80052ea:	4b12      	ldr	r3, [pc, #72]	@ (8005334 <vTaskStartScheduler+0x80>)
 80052ec:	f04f 32ff 	mov.w	r2, #4294967295
 80052f0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80052f2:	4b11      	ldr	r3, [pc, #68]	@ (8005338 <vTaskStartScheduler+0x84>)
 80052f4:	2201      	movs	r2, #1
 80052f6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80052f8:	4b10      	ldr	r3, [pc, #64]	@ (800533c <vTaskStartScheduler+0x88>)
 80052fa:	2200      	movs	r2, #0
 80052fc:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 80052fe:	f001 fb99 	bl	8006a34 <xPortStartScheduler>
 8005302:	e011      	b.n	8005328 <vTaskStartScheduler+0x74>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800530a:	d10d      	bne.n	8005328 <vTaskStartScheduler+0x74>
    __asm volatile
 800530c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005310:	b672      	cpsid	i
 8005312:	f383 8811 	msr	BASEPRI, r3
 8005316:	f3bf 8f6f 	isb	sy
 800531a:	f3bf 8f4f 	dsb	sy
 800531e:	b662      	cpsie	i
 8005320:	607b      	str	r3, [r7, #4]
}
 8005322:	bf00      	nop
 8005324:	bf00      	nop
 8005326:	e7fd      	b.n	8005324 <vTaskStartScheduler+0x70>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005328:	4b05      	ldr	r3, [pc, #20]	@ (8005340 <vTaskStartScheduler+0x8c>)
 800532a:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 800532c:	bf00      	nop
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	240003dc 	.word	0x240003dc
 8005338:	240003c8 	.word	0x240003c8
 800533c:	240003c0 	.word	0x240003c0
 8005340:	0800c300 	.word	0x0800c300

08005344 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005344:	b480      	push	{r7}
 8005346:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8005348:	4b04      	ldr	r3, [pc, #16]	@ (800535c <vTaskSuspendAll+0x18>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	3301      	adds	r3, #1
 800534e:	4a03      	ldr	r2, [pc, #12]	@ (800535c <vTaskSuspendAll+0x18>)
 8005350:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8005352:	bf00      	nop
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	240003e4 	.word	0x240003e4

08005360 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b088      	sub	sp, #32
 8005364:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005366:	2300      	movs	r3, #0
 8005368:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800536a:	2300      	movs	r3, #0
 800536c:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800536e:	f001 fc31 	bl	8006bd4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8005372:	2300      	movs	r3, #0
 8005374:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8005376:	4b76      	ldr	r3, [pc, #472]	@ (8005550 <xTaskResumeAll+0x1f0>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10d      	bne.n	800539a <xTaskResumeAll+0x3a>
    __asm volatile
 800537e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005382:	b672      	cpsid	i
 8005384:	f383 8811 	msr	BASEPRI, r3
 8005388:	f3bf 8f6f 	isb	sy
 800538c:	f3bf 8f4f 	dsb	sy
 8005390:	b662      	cpsie	i
 8005392:	603b      	str	r3, [r7, #0]
}
 8005394:	bf00      	nop
 8005396:	bf00      	nop
 8005398:	e7fd      	b.n	8005396 <xTaskResumeAll+0x36>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800539a:	4b6d      	ldr	r3, [pc, #436]	@ (8005550 <xTaskResumeAll+0x1f0>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3b01      	subs	r3, #1
 80053a0:	4a6b      	ldr	r2, [pc, #428]	@ (8005550 <xTaskResumeAll+0x1f0>)
 80053a2:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80053a4:	4b6a      	ldr	r3, [pc, #424]	@ (8005550 <xTaskResumeAll+0x1f0>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f040 80ca 	bne.w	8005542 <xTaskResumeAll+0x1e2>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053ae:	4b69      	ldr	r3, [pc, #420]	@ (8005554 <xTaskResumeAll+0x1f4>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 80c5 	beq.w	8005542 <xTaskResumeAll+0x1e2>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053b8:	e08e      	b.n	80054d8 <xTaskResumeAll+0x178>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80053ba:	4b67      	ldr	r3, [pc, #412]	@ (8005558 <xTaskResumeAll+0x1f8>)
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	69db      	ldr	r3, [r3, #28]
 80053cc:	69fa      	ldr	r2, [r7, #28]
 80053ce:	6a12      	ldr	r2, [r2, #32]
 80053d0:	609a      	str	r2, [r3, #8]
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	69fa      	ldr	r2, [r7, #28]
 80053d8:	69d2      	ldr	r2, [r2, #28]
 80053da:	605a      	str	r2, [r3, #4]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	3318      	adds	r3, #24
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d103      	bne.n	80053f0 <xTaskResumeAll+0x90>
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	6a1a      	ldr	r2, [r3, #32]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	605a      	str	r2, [r3, #4]
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	2200      	movs	r2, #0
 80053f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	1e5a      	subs	r2, r3, #1
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	695b      	ldr	r3, [r3, #20]
 8005404:	60bb      	str	r3, [r7, #8]
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	69fa      	ldr	r2, [r7, #28]
 800540c:	68d2      	ldr	r2, [r2, #12]
 800540e:	609a      	str	r2, [r3, #8]
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	69fa      	ldr	r2, [r7, #28]
 8005416:	6892      	ldr	r2, [r2, #8]
 8005418:	605a      	str	r2, [r3, #4]
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	3304      	adds	r3, #4
 8005422:	429a      	cmp	r2, r3
 8005424:	d103      	bne.n	800542e <xTaskResumeAll+0xce>
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	68da      	ldr	r2, [r3, #12]
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	605a      	str	r2, [r3, #4]
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	2200      	movs	r2, #0
 8005432:	615a      	str	r2, [r3, #20]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	1e5a      	subs	r2, r3, #1
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005442:	2201      	movs	r2, #1
 8005444:	409a      	lsls	r2, r3
 8005446:	4b45      	ldr	r3, [pc, #276]	@ (800555c <xTaskResumeAll+0x1fc>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4313      	orrs	r3, r2
 800544c:	4a43      	ldr	r2, [pc, #268]	@ (800555c <xTaskResumeAll+0x1fc>)
 800544e:	6013      	str	r3, [r2, #0]
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005454:	4942      	ldr	r1, [pc, #264]	@ (8005560 <xTaskResumeAll+0x200>)
 8005456:	4613      	mov	r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4413      	add	r3, r2
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	440b      	add	r3, r1
 8005460:	3304      	adds	r3, #4
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	607b      	str	r3, [r7, #4]
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	609a      	str	r2, [r3, #8]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	60da      	str	r2, [r3, #12]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	69fa      	ldr	r2, [r7, #28]
 800547a:	3204      	adds	r2, #4
 800547c:	605a      	str	r2, [r3, #4]
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	1d1a      	adds	r2, r3, #4
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	609a      	str	r2, [r3, #8]
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800548a:	4613      	mov	r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	4413      	add	r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	4a33      	ldr	r2, [pc, #204]	@ (8005560 <xTaskResumeAll+0x200>)
 8005494:	441a      	add	r2, r3
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	615a      	str	r2, [r3, #20]
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800549e:	4930      	ldr	r1, [pc, #192]	@ (8005560 <xTaskResumeAll+0x200>)
 80054a0:	4613      	mov	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4413      	add	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	69fa      	ldr	r2, [r7, #28]
 80054ae:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80054b0:	1c59      	adds	r1, r3, #1
 80054b2:	482b      	ldr	r0, [pc, #172]	@ (8005560 <xTaskResumeAll+0x200>)
 80054b4:	4613      	mov	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4403      	add	r3, r0
 80054be:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054c4:	4b27      	ldr	r3, [pc, #156]	@ (8005564 <xTaskResumeAll+0x204>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d904      	bls.n	80054d8 <xTaskResumeAll+0x178>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80054ce:	4a26      	ldr	r2, [pc, #152]	@ (8005568 <xTaskResumeAll+0x208>)
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	2101      	movs	r1, #1
 80054d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80054d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005558 <xTaskResumeAll+0x1f8>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f47f af6c 	bne.w	80053ba <xTaskResumeAll+0x5a>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <xTaskResumeAll+0x18c>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80054e8:	f000 fc72 	bl	8005dd0 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80054ec:	4b1f      	ldr	r3, [pc, #124]	@ (800556c <xTaskResumeAll+0x20c>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d012      	beq.n	800551e <xTaskResumeAll+0x1be>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80054f8:	f000 f86a 	bl	80055d0 <xTaskIncrementTick>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d004      	beq.n	800550c <xTaskResumeAll+0x1ac>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8005502:	4a19      	ldr	r2, [pc, #100]	@ (8005568 <xTaskResumeAll+0x208>)
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	2101      	movs	r1, #1
 8005508:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	3b01      	subs	r3, #1
 8005510:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d1ef      	bne.n	80054f8 <xTaskResumeAll+0x198>

                            xPendedTicks = 0;
 8005518:	4b14      	ldr	r3, [pc, #80]	@ (800556c <xTaskResumeAll+0x20c>)
 800551a:	2200      	movs	r2, #0
 800551c:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800551e:	4a12      	ldr	r2, [pc, #72]	@ (8005568 <xTaskResumeAll+0x208>)
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d00b      	beq.n	8005542 <xTaskResumeAll+0x1e2>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800552a:	2301      	movs	r3, #1
 800552c:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800552e:	4b0d      	ldr	r3, [pc, #52]	@ (8005564 <xTaskResumeAll+0x204>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4b0f      	ldr	r3, [pc, #60]	@ (8005570 <xTaskResumeAll+0x210>)
 8005534:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005538:	601a      	str	r2, [r3, #0]
 800553a:	f3bf 8f4f 	dsb	sy
 800553e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005542:	f001 fb7d 	bl	8006c40 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8005546:	69bb      	ldr	r3, [r7, #24]
}
 8005548:	4618      	mov	r0, r3
 800554a:	3720      	adds	r7, #32
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	240003e4 	.word	0x240003e4
 8005554:	240003bc 	.word	0x240003bc
 8005558:	24000390 	.word	0x24000390
 800555c:	240003c4 	.word	0x240003c4
 8005560:	240002d4 	.word	0x240002d4
 8005564:	240002d0 	.word	0x240002d0
 8005568:	240003d0 	.word	0x240003d0
 800556c:	240003cc 	.word	0x240003cc
 8005570:	e000ed04 	.word	0xe000ed04

08005574 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800557a:	4b05      	ldr	r3, [pc, #20]	@ (8005590 <xTaskGetTickCount+0x1c>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8005580:	687b      	ldr	r3, [r7, #4]
}
 8005582:	4618      	mov	r0, r3
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	240003c0 	.word	0x240003c0

08005594 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800559a:	f001 fc09 	bl	8006db0 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800559e:	2300      	movs	r3, #0
 80055a0:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80055a2:	4b04      	ldr	r3, [pc, #16]	@ (80055b4 <xTaskGetTickCountFromISR+0x20>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );

    return xReturn;
 80055a8:	683b      	ldr	r3, [r7, #0]
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	240003c0 	.word	0x240003c0

080055b8 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80055b8:	b480      	push	{r7}
 80055ba:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 80055bc:	4b03      	ldr	r3, [pc, #12]	@ (80055cc <uxTaskGetNumberOfTasks+0x14>)
 80055be:	681b      	ldr	r3, [r3, #0]
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	240003bc 	.word	0x240003bc

080055d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08a      	sub	sp, #40	@ 0x28
 80055d4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80055d6:	2300      	movs	r3, #0
 80055d8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80055da:	4b80      	ldr	r3, [pc, #512]	@ (80057dc <xTaskIncrementTick+0x20c>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	f040 80f1 	bne.w	80057c6 <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80055e4:	4b7e      	ldr	r3, [pc, #504]	@ (80057e0 <xTaskIncrementTick+0x210>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	3301      	adds	r3, #1
 80055ea:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80055ec:	4a7c      	ldr	r2, [pc, #496]	@ (80057e0 <xTaskIncrementTick+0x210>)
 80055ee:	6a3b      	ldr	r3, [r7, #32]
 80055f0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80055f2:	6a3b      	ldr	r3, [r7, #32]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d123      	bne.n	8005640 <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 80055f8:	4b7a      	ldr	r3, [pc, #488]	@ (80057e4 <xTaskIncrementTick+0x214>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d00d      	beq.n	800561e <xTaskIncrementTick+0x4e>
    __asm volatile
 8005602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005606:	b672      	cpsid	i
 8005608:	f383 8811 	msr	BASEPRI, r3
 800560c:	f3bf 8f6f 	isb	sy
 8005610:	f3bf 8f4f 	dsb	sy
 8005614:	b662      	cpsie	i
 8005616:	607b      	str	r3, [r7, #4]
}
 8005618:	bf00      	nop
 800561a:	bf00      	nop
 800561c:	e7fd      	b.n	800561a <xTaskIncrementTick+0x4a>
 800561e:	4b71      	ldr	r3, [pc, #452]	@ (80057e4 <xTaskIncrementTick+0x214>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	61fb      	str	r3, [r7, #28]
 8005624:	4b70      	ldr	r3, [pc, #448]	@ (80057e8 <xTaskIncrementTick+0x218>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a6e      	ldr	r2, [pc, #440]	@ (80057e4 <xTaskIncrementTick+0x214>)
 800562a:	6013      	str	r3, [r2, #0]
 800562c:	4a6e      	ldr	r2, [pc, #440]	@ (80057e8 <xTaskIncrementTick+0x218>)
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	6013      	str	r3, [r2, #0]
 8005632:	4b6e      	ldr	r3, [pc, #440]	@ (80057ec <xTaskIncrementTick+0x21c>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	3301      	adds	r3, #1
 8005638:	4a6c      	ldr	r2, [pc, #432]	@ (80057ec <xTaskIncrementTick+0x21c>)
 800563a:	6013      	str	r3, [r2, #0]
 800563c:	f000 fbc8 	bl	8005dd0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005640:	4b6b      	ldr	r3, [pc, #428]	@ (80057f0 <xTaskIncrementTick+0x220>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	6a3a      	ldr	r2, [r7, #32]
 8005646:	429a      	cmp	r2, r3
 8005648:	f0c0 80a8 	bcc.w	800579c <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800564c:	4b65      	ldr	r3, [pc, #404]	@ (80057e4 <xTaskIncrementTick+0x214>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d104      	bne.n	8005660 <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8005656:	4b66      	ldr	r3, [pc, #408]	@ (80057f0 <xTaskIncrementTick+0x220>)
 8005658:	f04f 32ff 	mov.w	r2, #4294967295
 800565c:	601a      	str	r2, [r3, #0]
                    break;
 800565e:	e09d      	b.n	800579c <xTaskIncrementTick+0x1cc>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005660:	4b60      	ldr	r3, [pc, #384]	@ (80057e4 <xTaskIncrementTick+0x214>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8005670:	6a3a      	ldr	r2, [r7, #32]
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	429a      	cmp	r2, r3
 8005676:	d203      	bcs.n	8005680 <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8005678:	4a5d      	ldr	r2, [pc, #372]	@ (80057f0 <xTaskIncrementTick+0x220>)
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	6013      	str	r3, [r2, #0]
                        break;
 800567e:	e08d      	b.n	800579c <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	613b      	str	r3, [r7, #16]
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	69ba      	ldr	r2, [r7, #24]
 800568c:	68d2      	ldr	r2, [r2, #12]
 800568e:	609a      	str	r2, [r3, #8]
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	69ba      	ldr	r2, [r7, #24]
 8005696:	6892      	ldr	r2, [r2, #8]
 8005698:	605a      	str	r2, [r3, #4]
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	685a      	ldr	r2, [r3, #4]
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	3304      	adds	r3, #4
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d103      	bne.n	80056ae <xTaskIncrementTick+0xde>
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	605a      	str	r2, [r3, #4]
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	2200      	movs	r2, #0
 80056b2:	615a      	str	r2, [r3, #20]
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	1e5a      	subs	r2, r3, #1
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d01e      	beq.n	8005704 <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	69db      	ldr	r3, [r3, #28]
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	6a12      	ldr	r2, [r2, #32]
 80056d4:	609a      	str	r2, [r3, #8]
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	69d2      	ldr	r2, [r2, #28]
 80056de:	605a      	str	r2, [r3, #4]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	685a      	ldr	r2, [r3, #4]
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	3318      	adds	r3, #24
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d103      	bne.n	80056f4 <xTaskIncrementTick+0x124>
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	6a1a      	ldr	r2, [r3, #32]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	605a      	str	r2, [r3, #4]
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	2200      	movs	r2, #0
 80056f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	1e5a      	subs	r2, r3, #1
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005708:	2201      	movs	r2, #1
 800570a:	409a      	lsls	r2, r3
 800570c:	4b39      	ldr	r3, [pc, #228]	@ (80057f4 <xTaskIncrementTick+0x224>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4313      	orrs	r3, r2
 8005712:	4a38      	ldr	r2, [pc, #224]	@ (80057f4 <xTaskIncrementTick+0x224>)
 8005714:	6013      	str	r3, [r2, #0]
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800571a:	4937      	ldr	r1, [pc, #220]	@ (80057f8 <xTaskIncrementTick+0x228>)
 800571c:	4613      	mov	r3, r2
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	4413      	add	r3, r2
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	440b      	add	r3, r1
 8005726:	3304      	adds	r3, #4
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	60bb      	str	r3, [r7, #8]
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	609a      	str	r2, [r3, #8]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	689a      	ldr	r2, [r3, #8]
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	60da      	str	r2, [r3, #12]
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	69ba      	ldr	r2, [r7, #24]
 8005740:	3204      	adds	r2, #4
 8005742:	605a      	str	r2, [r3, #4]
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	1d1a      	adds	r2, r3, #4
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	609a      	str	r2, [r3, #8]
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005750:	4613      	mov	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	4a27      	ldr	r2, [pc, #156]	@ (80057f8 <xTaskIncrementTick+0x228>)
 800575a:	441a      	add	r2, r3
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	615a      	str	r2, [r3, #20]
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005764:	4924      	ldr	r1, [pc, #144]	@ (80057f8 <xTaskIncrementTick+0x228>)
 8005766:	4613      	mov	r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	4413      	add	r3, r2
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	440b      	add	r3, r1
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	69ba      	ldr	r2, [r7, #24]
 8005774:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005776:	1c59      	adds	r1, r3, #1
 8005778:	481f      	ldr	r0, [pc, #124]	@ (80057f8 <xTaskIncrementTick+0x228>)
 800577a:	4613      	mov	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4413      	add	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4403      	add	r3, r0
 8005784:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800578a:	4b1c      	ldr	r3, [pc, #112]	@ (80057fc <xTaskIncrementTick+0x22c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005790:	429a      	cmp	r2, r3
 8005792:	f67f af5b 	bls.w	800564c <xTaskIncrementTick+0x7c>
                            {
                                xSwitchRequired = pdTRUE;
 8005796:	2301      	movs	r3, #1
 8005798:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800579a:	e757      	b.n	800564c <xTaskIncrementTick+0x7c>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800579c:	4b17      	ldr	r3, [pc, #92]	@ (80057fc <xTaskIncrementTick+0x22c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057a2:	4915      	ldr	r1, [pc, #84]	@ (80057f8 <xTaskIncrementTick+0x228>)
 80057a4:	4613      	mov	r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	4413      	add	r3, r2
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	440b      	add	r3, r1
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d901      	bls.n	80057b8 <xTaskIncrementTick+0x1e8>
                {
                    xSwitchRequired = pdTRUE;
 80057b4:	2301      	movs	r3, #1
 80057b6:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80057b8:	4b11      	ldr	r3, [pc, #68]	@ (8005800 <xTaskIncrementTick+0x230>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d007      	beq.n	80057d0 <xTaskIncrementTick+0x200>
                {
                    xSwitchRequired = pdTRUE;
 80057c0:	2301      	movs	r3, #1
 80057c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80057c4:	e004      	b.n	80057d0 <xTaskIncrementTick+0x200>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80057c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005804 <xTaskIncrementTick+0x234>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	3301      	adds	r3, #1
 80057cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005804 <xTaskIncrementTick+0x234>)
 80057ce:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80057d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3728      	adds	r7, #40	@ 0x28
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	240003e4 	.word	0x240003e4
 80057e0:	240003c0 	.word	0x240003c0
 80057e4:	24000388 	.word	0x24000388
 80057e8:	2400038c 	.word	0x2400038c
 80057ec:	240003d4 	.word	0x240003d4
 80057f0:	240003dc 	.word	0x240003dc
 80057f4:	240003c4 	.word	0x240003c4
 80057f8:	240002d4 	.word	0x240002d4
 80057fc:	240002d0 	.word	0x240002d0
 8005800:	240003d0 	.word	0x240003d0
 8005804:	240003cc 	.word	0x240003cc

08005808 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800580e:	4b29      	ldr	r3, [pc, #164]	@ (80058b4 <vTaskSwitchContext+0xac>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8005816:	4b28      	ldr	r3, [pc, #160]	@ (80058b8 <vTaskSwitchContext+0xb0>)
 8005818:	2201      	movs	r2, #1
 800581a:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 800581c:	e043      	b.n	80058a6 <vTaskSwitchContext+0x9e>
            xYieldPendings[ 0 ] = pdFALSE;
 800581e:	4b26      	ldr	r3, [pc, #152]	@ (80058b8 <vTaskSwitchContext+0xb0>)
 8005820:	2200      	movs	r2, #0
 8005822:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8005824:	4b25      	ldr	r3, [pc, #148]	@ (80058bc <vTaskSwitchContext+0xb4>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	fab3 f383 	clz	r3, r3
 8005830:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8005832:	7afb      	ldrb	r3, [r7, #11]
 8005834:	f1c3 031f 	rsb	r3, r3, #31
 8005838:	617b      	str	r3, [r7, #20]
 800583a:	4921      	ldr	r1, [pc, #132]	@ (80058c0 <vTaskSwitchContext+0xb8>)
 800583c:	697a      	ldr	r2, [r7, #20]
 800583e:	4613      	mov	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	4413      	add	r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	440b      	add	r3, r1
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10d      	bne.n	800586a <vTaskSwitchContext+0x62>
    __asm volatile
 800584e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005852:	b672      	cpsid	i
 8005854:	f383 8811 	msr	BASEPRI, r3
 8005858:	f3bf 8f6f 	isb	sy
 800585c:	f3bf 8f4f 	dsb	sy
 8005860:	b662      	cpsie	i
 8005862:	607b      	str	r3, [r7, #4]
}
 8005864:	bf00      	nop
 8005866:	bf00      	nop
 8005868:	e7fd      	b.n	8005866 <vTaskSwitchContext+0x5e>
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	4613      	mov	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4a12      	ldr	r2, [pc, #72]	@ (80058c0 <vTaskSwitchContext+0xb8>)
 8005876:	4413      	add	r3, r2
 8005878:	613b      	str	r3, [r7, #16]
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	605a      	str	r2, [r3, #4]
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	685a      	ldr	r2, [r3, #4]
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	3308      	adds	r3, #8
 800588c:	429a      	cmp	r2, r3
 800588e:	d103      	bne.n	8005898 <vTaskSwitchContext+0x90>
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	68da      	ldr	r2, [r3, #12]
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	605a      	str	r2, [r3, #4]
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	4a09      	ldr	r2, [pc, #36]	@ (80058c4 <vTaskSwitchContext+0xbc>)
 80058a0:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80058a2:	4b08      	ldr	r3, [pc, #32]	@ (80058c4 <vTaskSwitchContext+0xbc>)
 80058a4:	681b      	ldr	r3, [r3, #0]
    }
 80058a6:	bf00      	nop
 80058a8:	371c      	adds	r7, #28
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	240003e4 	.word	0x240003e4
 80058b8:	240003d0 	.word	0x240003d0
 80058bc:	240003c4 	.word	0x240003c4
 80058c0:	240002d4 	.word	0x240002d4
 80058c4:	240002d0 	.word	0x240002d0

080058c8 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d10d      	bne.n	80058f4 <vTaskPlaceOnEventList+0x2c>
    __asm volatile
 80058d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058dc:	b672      	cpsid	i
 80058de:	f383 8811 	msr	BASEPRI, r3
 80058e2:	f3bf 8f6f 	isb	sy
 80058e6:	f3bf 8f4f 	dsb	sy
 80058ea:	b662      	cpsie	i
 80058ec:	60fb      	str	r3, [r7, #12]
}
 80058ee:	bf00      	nop
 80058f0:	bf00      	nop
 80058f2:	e7fd      	b.n	80058f0 <vTaskPlaceOnEventList+0x28>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058f4:	4b07      	ldr	r3, [pc, #28]	@ (8005914 <vTaskPlaceOnEventList+0x4c>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	3318      	adds	r3, #24
 80058fa:	4619      	mov	r1, r3
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f7fe f9ba 	bl	8003c76 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005902:	2101      	movs	r1, #1
 8005904:	6838      	ldr	r0, [r7, #0]
 8005906:	f000 fcc3 	bl	8006290 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 800590a:	bf00      	nop
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	240002d0 	.word	0x240002d0

08005918 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d10d      	bne.n	8005946 <vTaskPlaceOnEventListRestricted+0x2e>
    __asm volatile
 800592a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800592e:	b672      	cpsid	i
 8005930:	f383 8811 	msr	BASEPRI, r3
 8005934:	f3bf 8f6f 	isb	sy
 8005938:	f3bf 8f4f 	dsb	sy
 800593c:	b662      	cpsie	i
 800593e:	613b      	str	r3, [r7, #16]
}
 8005940:	bf00      	nop
 8005942:	bf00      	nop
 8005944:	e7fd      	b.n	8005942 <vTaskPlaceOnEventListRestricted+0x2a>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	617b      	str	r3, [r7, #20]
 800594c:	4b15      	ldr	r3, [pc, #84]	@ (80059a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	697a      	ldr	r2, [r7, #20]
 8005952:	61da      	str	r2, [r3, #28]
 8005954:	4b13      	ldr	r3, [pc, #76]	@ (80059a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	697a      	ldr	r2, [r7, #20]
 800595a:	6892      	ldr	r2, [r2, #8]
 800595c:	621a      	str	r2, [r3, #32]
 800595e:	4b11      	ldr	r3, [pc, #68]	@ (80059a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	3218      	adds	r2, #24
 8005968:	605a      	str	r2, [r3, #4]
 800596a:	4b0e      	ldr	r3, [pc, #56]	@ (80059a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f103 0218 	add.w	r2, r3, #24
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	609a      	str	r2, [r3, #8]
 8005976:	4b0b      	ldr	r3, [pc, #44]	@ (80059a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	629a      	str	r2, [r3, #40]	@ 0x28
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	1c5a      	adds	r2, r3, #1
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d002      	beq.n	8005994 <vTaskPlaceOnEventListRestricted+0x7c>
        {
            xTicksToWait = portMAX_DELAY;
 800598e:	f04f 33ff 	mov.w	r3, #4294967295
 8005992:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005994:	6879      	ldr	r1, [r7, #4]
 8005996:	68b8      	ldr	r0, [r7, #8]
 8005998:	f000 fc7a 	bl	8006290 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 800599c:	bf00      	nop
 800599e:	3718      	adds	r7, #24
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	240002d0 	.word	0x240002d0

080059a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80059a8:	b480      	push	{r7}
 80059aa:	b08b      	sub	sp, #44	@ 0x2c
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10d      	bne.n	80059da <xTaskRemoveFromEventList+0x32>
    __asm volatile
 80059be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c2:	b672      	cpsid	i
 80059c4:	f383 8811 	msr	BASEPRI, r3
 80059c8:	f3bf 8f6f 	isb	sy
 80059cc:	f3bf 8f4f 	dsb	sy
 80059d0:	b662      	cpsie	i
 80059d2:	60fb      	str	r3, [r7, #12]
}
 80059d4:	bf00      	nop
 80059d6:	bf00      	nop
 80059d8:	e7fd      	b.n	80059d6 <xTaskRemoveFromEventList+0x2e>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80059da:	6a3b      	ldr	r3, [r7, #32]
 80059dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059de:	61fb      	str	r3, [r7, #28]
 80059e0:	6a3b      	ldr	r3, [r7, #32]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	6a3a      	ldr	r2, [r7, #32]
 80059e6:	6a12      	ldr	r2, [r2, #32]
 80059e8:	609a      	str	r2, [r3, #8]
 80059ea:	6a3b      	ldr	r3, [r7, #32]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	6a3a      	ldr	r2, [r7, #32]
 80059f0:	69d2      	ldr	r2, [r2, #28]
 80059f2:	605a      	str	r2, [r3, #4]
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	685a      	ldr	r2, [r3, #4]
 80059f8:	6a3b      	ldr	r3, [r7, #32]
 80059fa:	3318      	adds	r3, #24
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d103      	bne.n	8005a08 <xTaskRemoveFromEventList+0x60>
 8005a00:	6a3b      	ldr	r3, [r7, #32]
 8005a02:	6a1a      	ldr	r2, [r3, #32]
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	605a      	str	r2, [r3, #4]
 8005a08:	6a3b      	ldr	r3, [r7, #32]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	1e5a      	subs	r2, r3, #1
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005a18:	4b4b      	ldr	r3, [pc, #300]	@ (8005b48 <xTaskRemoveFromEventList+0x1a0>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d160      	bne.n	8005ae2 <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005a20:	6a3b      	ldr	r3, [r7, #32]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	617b      	str	r3, [r7, #20]
 8005a26:	6a3b      	ldr	r3, [r7, #32]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	6a3a      	ldr	r2, [r7, #32]
 8005a2c:	68d2      	ldr	r2, [r2, #12]
 8005a2e:	609a      	str	r2, [r3, #8]
 8005a30:	6a3b      	ldr	r3, [r7, #32]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	6a3a      	ldr	r2, [r7, #32]
 8005a36:	6892      	ldr	r2, [r2, #8]
 8005a38:	605a      	str	r2, [r3, #4]
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	6a3b      	ldr	r3, [r7, #32]
 8005a40:	3304      	adds	r3, #4
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d103      	bne.n	8005a4e <xTaskRemoveFromEventList+0xa6>
 8005a46:	6a3b      	ldr	r3, [r7, #32]
 8005a48:	68da      	ldr	r2, [r3, #12]
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	605a      	str	r2, [r3, #4]
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	2200      	movs	r2, #0
 8005a52:	615a      	str	r2, [r3, #20]
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	1e5a      	subs	r2, r3, #1
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a62:	2201      	movs	r2, #1
 8005a64:	409a      	lsls	r2, r3
 8005a66:	4b39      	ldr	r3, [pc, #228]	@ (8005b4c <xTaskRemoveFromEventList+0x1a4>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	4a37      	ldr	r2, [pc, #220]	@ (8005b4c <xTaskRemoveFromEventList+0x1a4>)
 8005a6e:	6013      	str	r3, [r2, #0]
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a74:	4936      	ldr	r1, [pc, #216]	@ (8005b50 <xTaskRemoveFromEventList+0x1a8>)
 8005a76:	4613      	mov	r3, r2
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4413      	add	r3, r2
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	440b      	add	r3, r1
 8005a80:	3304      	adds	r3, #4
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	613b      	str	r3, [r7, #16]
 8005a86:	6a3b      	ldr	r3, [r7, #32]
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	609a      	str	r2, [r3, #8]
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	689a      	ldr	r2, [r3, #8]
 8005a90:	6a3b      	ldr	r3, [r7, #32]
 8005a92:	60da      	str	r2, [r3, #12]
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	6a3a      	ldr	r2, [r7, #32]
 8005a9a:	3204      	adds	r2, #4
 8005a9c:	605a      	str	r2, [r3, #4]
 8005a9e:	6a3b      	ldr	r3, [r7, #32]
 8005aa0:	1d1a      	adds	r2, r3, #4
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	609a      	str	r2, [r3, #8]
 8005aa6:	6a3b      	ldr	r3, [r7, #32]
 8005aa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aaa:	4613      	mov	r3, r2
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	4413      	add	r3, r2
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	4a27      	ldr	r2, [pc, #156]	@ (8005b50 <xTaskRemoveFromEventList+0x1a8>)
 8005ab4:	441a      	add	r2, r3
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	615a      	str	r2, [r3, #20]
 8005aba:	6a3b      	ldr	r3, [r7, #32]
 8005abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005abe:	4924      	ldr	r1, [pc, #144]	@ (8005b50 <xTaskRemoveFromEventList+0x1a8>)
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	4413      	add	r3, r2
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	440b      	add	r3, r1
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6a3a      	ldr	r2, [r7, #32]
 8005ace:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005ad0:	1c59      	adds	r1, r3, #1
 8005ad2:	481f      	ldr	r0, [pc, #124]	@ (8005b50 <xTaskRemoveFromEventList+0x1a8>)
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	4413      	add	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4403      	add	r3, r0
 8005ade:	6019      	str	r1, [r3, #0]
 8005ae0:	e01b      	b.n	8005b1a <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8005b54 <xTaskRemoveFromEventList+0x1ac>)
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	61bb      	str	r3, [r7, #24]
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	61da      	str	r2, [r3, #28]
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	689a      	ldr	r2, [r3, #8]
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	621a      	str	r2, [r3, #32]
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	6a3a      	ldr	r2, [r7, #32]
 8005afc:	3218      	adds	r2, #24
 8005afe:	605a      	str	r2, [r3, #4]
 8005b00:	6a3b      	ldr	r3, [r7, #32]
 8005b02:	f103 0218 	add.w	r2, r3, #24
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	609a      	str	r2, [r3, #8]
 8005b0a:	6a3b      	ldr	r3, [r7, #32]
 8005b0c:	4a11      	ldr	r2, [pc, #68]	@ (8005b54 <xTaskRemoveFromEventList+0x1ac>)
 8005b0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b10:	4b10      	ldr	r3, [pc, #64]	@ (8005b54 <xTaskRemoveFromEventList+0x1ac>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	3301      	adds	r3, #1
 8005b16:	4a0f      	ldr	r2, [pc, #60]	@ (8005b54 <xTaskRemoveFromEventList+0x1ac>)
 8005b18:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b1a:	6a3b      	ldr	r3, [r7, #32]
 8005b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8005b58 <xTaskRemoveFromEventList+0x1b0>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d905      	bls.n	8005b34 <xTaskRemoveFromEventList+0x18c>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8005b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b5c <xTaskRemoveFromEventList+0x1b4>)
 8005b2e:	2201      	movs	r2, #1
 8005b30:	601a      	str	r2, [r3, #0]
 8005b32:	e001      	b.n	8005b38 <xTaskRemoveFromEventList+0x190>
        }
        else
        {
            xReturn = pdFALSE;
 8005b34:	2300      	movs	r3, #0
 8005b36:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8005b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	372c      	adds	r7, #44	@ 0x2c
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	240003e4 	.word	0x240003e4
 8005b4c:	240003c4 	.word	0x240003c4
 8005b50:	240002d4 	.word	0x240002d4
 8005b54:	24000390 	.word	0x24000390
 8005b58:	240002d0 	.word	0x240002d0
 8005b5c:	240003d0 	.word	0x240003d0

08005b60 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005b68:	4b06      	ldr	r3, [pc, #24]	@ (8005b84 <vTaskInternalSetTimeOutState+0x24>)
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8005b70:	4b05      	ldr	r3, [pc, #20]	@ (8005b88 <vTaskInternalSetTimeOutState+0x28>)
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr
 8005b84:	240003d4 	.word	0x240003d4
 8005b88:	240003c0 	.word	0x240003c0

08005b8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b088      	sub	sp, #32
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10d      	bne.n	8005bb8 <xTaskCheckForTimeOut+0x2c>
    __asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba0:	b672      	cpsid	i
 8005ba2:	f383 8811 	msr	BASEPRI, r3
 8005ba6:	f3bf 8f6f 	isb	sy
 8005baa:	f3bf 8f4f 	dsb	sy
 8005bae:	b662      	cpsie	i
 8005bb0:	613b      	str	r3, [r7, #16]
}
 8005bb2:	bf00      	nop
 8005bb4:	bf00      	nop
 8005bb6:	e7fd      	b.n	8005bb4 <xTaskCheckForTimeOut+0x28>
    configASSERT( pxTicksToWait );
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10d      	bne.n	8005bda <xTaskCheckForTimeOut+0x4e>
    __asm volatile
 8005bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc2:	b672      	cpsid	i
 8005bc4:	f383 8811 	msr	BASEPRI, r3
 8005bc8:	f3bf 8f6f 	isb	sy
 8005bcc:	f3bf 8f4f 	dsb	sy
 8005bd0:	b662      	cpsie	i
 8005bd2:	60fb      	str	r3, [r7, #12]
}
 8005bd4:	bf00      	nop
 8005bd6:	bf00      	nop
 8005bd8:	e7fd      	b.n	8005bd6 <xTaskCheckForTimeOut+0x4a>

    taskENTER_CRITICAL();
 8005bda:	f000 fffb 	bl	8006bd4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8005bde:	4b1b      	ldr	r3, [pc, #108]	@ (8005c4c <xTaskCheckForTimeOut+0xc0>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	617b      	str	r3, [r7, #20]
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	4b17      	ldr	r3, [pc, #92]	@ (8005c50 <xTaskCheckForTimeOut+0xc4>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d00a      	beq.n	8005c10 <xTaskCheckForTimeOut+0x84>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	69ba      	ldr	r2, [r7, #24]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d305      	bcc.n	8005c10 <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8005c04:	2301      	movs	r3, #1
 8005c06:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	601a      	str	r2, [r3, #0]
 8005c0e:	e015      	b.n	8005c3c <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d20b      	bcs.n	8005c32 <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	1ad2      	subs	r2, r2, r3
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7ff ff9a 	bl	8005b60 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	61fb      	str	r3, [r7, #28]
 8005c30:	e004      	b.n	8005c3c <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2200      	movs	r2, #0
 8005c36:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8005c3c:	f001 f800 	bl	8006c40 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8005c40:	69fb      	ldr	r3, [r7, #28]
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3720      	adds	r7, #32
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	240003c0 	.word	0x240003c0
 8005c50:	240003d4 	.word	0x240003d4

08005c54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005c54:	b480      	push	{r7}
 8005c56:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8005c58:	4b03      	ldr	r3, [pc, #12]	@ (8005c68 <vTaskMissedYield+0x14>)
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8005c5e:	bf00      	nop
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr
 8005c68:	240003d0 	.word	0x240003d0

08005c6c <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8005c74:	f000 f84c 	bl	8005d10 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8005c78:	4b06      	ldr	r3, [pc, #24]	@ (8005c94 <prvIdleTask+0x28>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d9f9      	bls.n	8005c74 <prvIdleTask+0x8>
            {
                taskYIELD();
 8005c80:	4b05      	ldr	r3, [pc, #20]	@ (8005c98 <prvIdleTask+0x2c>)
 8005c82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c86:	601a      	str	r2, [r3, #0]
 8005c88:	f3bf 8f4f 	dsb	sy
 8005c8c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8005c90:	e7f0      	b.n	8005c74 <prvIdleTask+0x8>
 8005c92:	bf00      	nop
 8005c94:	240002d4 	.word	0x240002d4
 8005c98:	e000ed04 	.word	0xe000ed04

08005c9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	607b      	str	r3, [r7, #4]
 8005ca6:	e00c      	b.n	8005cc2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	4613      	mov	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4413      	add	r3, r2
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	4a10      	ldr	r2, [pc, #64]	@ (8005cf4 <prvInitialiseTaskLists+0x58>)
 8005cb4:	4413      	add	r3, r2
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fd ffb0 	bl	8003c1c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	607b      	str	r3, [r7, #4]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2b06      	cmp	r3, #6
 8005cc6:	d9ef      	bls.n	8005ca8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005cc8:	480b      	ldr	r0, [pc, #44]	@ (8005cf8 <prvInitialiseTaskLists+0x5c>)
 8005cca:	f7fd ffa7 	bl	8003c1c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005cce:	480b      	ldr	r0, [pc, #44]	@ (8005cfc <prvInitialiseTaskLists+0x60>)
 8005cd0:	f7fd ffa4 	bl	8003c1c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005cd4:	480a      	ldr	r0, [pc, #40]	@ (8005d00 <prvInitialiseTaskLists+0x64>)
 8005cd6:	f7fd ffa1 	bl	8003c1c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8005cda:	480a      	ldr	r0, [pc, #40]	@ (8005d04 <prvInitialiseTaskLists+0x68>)
 8005cdc:	f7fd ff9e 	bl	8003c1c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8005ce0:	4b09      	ldr	r3, [pc, #36]	@ (8005d08 <prvInitialiseTaskLists+0x6c>)
 8005ce2:	4a05      	ldr	r2, [pc, #20]	@ (8005cf8 <prvInitialiseTaskLists+0x5c>)
 8005ce4:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005ce6:	4b09      	ldr	r3, [pc, #36]	@ (8005d0c <prvInitialiseTaskLists+0x70>)
 8005ce8:	4a04      	ldr	r2, [pc, #16]	@ (8005cfc <prvInitialiseTaskLists+0x60>)
 8005cea:	601a      	str	r2, [r3, #0]
}
 8005cec:	bf00      	nop
 8005cee:	3708      	adds	r7, #8
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	240002d4 	.word	0x240002d4
 8005cf8:	24000360 	.word	0x24000360
 8005cfc:	24000374 	.word	0x24000374
 8005d00:	24000390 	.word	0x24000390
 8005d04:	240003a4 	.word	0x240003a4
 8005d08:	24000388 	.word	0x24000388
 8005d0c:	2400038c 	.word	0x2400038c

08005d10 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d16:	e019      	b.n	8005d4c <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8005d18:	f000 ff5c 	bl	8006bd4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005d1c:	4b10      	ldr	r3, [pc, #64]	@ (8005d60 <prvCheckTasksWaitingTermination+0x50>)
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	3304      	adds	r3, #4
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7fd ffdd 	bl	8003ce8 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8005d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d64 <prvCheckTasksWaitingTermination+0x54>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	4a0b      	ldr	r2, [pc, #44]	@ (8005d64 <prvCheckTasksWaitingTermination+0x54>)
 8005d36:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8005d38:	4b0b      	ldr	r3, [pc, #44]	@ (8005d68 <prvCheckTasksWaitingTermination+0x58>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8005d68 <prvCheckTasksWaitingTermination+0x58>)
 8005d40:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8005d42:	f000 ff7d 	bl	8006c40 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f810 	bl	8005d6c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d4c:	4b06      	ldr	r3, [pc, #24]	@ (8005d68 <prvCheckTasksWaitingTermination+0x58>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1e1      	bne.n	8005d18 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8005d54:	bf00      	nop
 8005d56:	bf00      	nop
 8005d58:	3708      	adds	r7, #8
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	240003a4 	.word	0x240003a4
 8005d64:	240003bc 	.word	0x240003bc
 8005d68:	240003b8 	.word	0x240003b8

08005d6c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d108      	bne.n	8005d90 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d82:	4618      	mov	r0, r3
 8005d84:	f001 f998 	bl	80070b8 <vPortFree>
                vPortFree( pxTCB );
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f001 f995 	bl	80070b8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8005d8e:	e01b      	b.n	8005dc8 <prvDeleteTCB+0x5c>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d103      	bne.n	8005da2 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f001 f98c 	bl	80070b8 <vPortFree>
    }
 8005da0:	e012      	b.n	8005dc8 <prvDeleteTCB+0x5c>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005da8:	2b02      	cmp	r3, #2
 8005daa:	d00d      	beq.n	8005dc8 <prvDeleteTCB+0x5c>
    __asm volatile
 8005dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db0:	b672      	cpsid	i
 8005db2:	f383 8811 	msr	BASEPRI, r3
 8005db6:	f3bf 8f6f 	isb	sy
 8005dba:	f3bf 8f4f 	dsb	sy
 8005dbe:	b662      	cpsie	i
 8005dc0:	60fb      	str	r3, [r7, #12]
}
 8005dc2:	bf00      	nop
 8005dc4:	bf00      	nop
 8005dc6:	e7fd      	b.n	8005dc4 <prvDeleteTCB+0x58>
    }
 8005dc8:	bf00      	nop
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8005e00 <prvResetNextTaskUnblockTime+0x30>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d104      	bne.n	8005de8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8005dde:	4b09      	ldr	r3, [pc, #36]	@ (8005e04 <prvResetNextTaskUnblockTime+0x34>)
 8005de0:	f04f 32ff 	mov.w	r2, #4294967295
 8005de4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8005de6:	e005      	b.n	8005df4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005de8:	4b05      	ldr	r3, [pc, #20]	@ (8005e00 <prvResetNextTaskUnblockTime+0x30>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a04      	ldr	r2, [pc, #16]	@ (8005e04 <prvResetNextTaskUnblockTime+0x34>)
 8005df2:	6013      	str	r3, [r2, #0]
}
 8005df4:	bf00      	nop
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	24000388 	.word	0x24000388
 8005e04:	240003dc 	.word	0x240003dc

08005e08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8005e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e3c <xTaskGetSchedulerState+0x34>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d102      	bne.n	8005e1c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8005e16:	2301      	movs	r3, #1
 8005e18:	607b      	str	r3, [r7, #4]
 8005e1a:	e008      	b.n	8005e2e <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005e1c:	4b08      	ldr	r3, [pc, #32]	@ (8005e40 <xTaskGetSchedulerState+0x38>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d102      	bne.n	8005e2a <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8005e24:	2302      	movs	r3, #2
 8005e26:	607b      	str	r3, [r7, #4]
 8005e28:	e001      	b.n	8005e2e <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 8005e2e:	687b      	ldr	r3, [r7, #4]
    }
 8005e30:	4618      	mov	r0, r3
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr
 8005e3c:	240003c8 	.word	0x240003c8
 8005e40:	240003e4 	.word	0x240003e4

08005e44 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005e50:	2300      	movs	r3, #0
 8005e52:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f000 8089 	beq.w	8005f6e <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e60:	4b45      	ldr	r3, [pc, #276]	@ (8005f78 <xTaskPriorityInherit+0x134>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d278      	bcs.n	8005f5c <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	db06      	blt.n	8005e80 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 8005e72:	4b41      	ldr	r3, [pc, #260]	@ (8005f78 <xTaskPriorityInherit+0x134>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e78:	f1c3 0207 	rsb	r2, r3, #7
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	6959      	ldr	r1, [r3, #20]
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e88:	4613      	mov	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	4413      	add	r3, r2
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	4a3a      	ldr	r2, [pc, #232]	@ (8005f7c <xTaskPriorityInherit+0x138>)
 8005e92:	4413      	add	r3, r2
 8005e94:	4299      	cmp	r1, r3
 8005e96:	d159      	bne.n	8005f4c <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	3304      	adds	r3, #4
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7fd ff23 	bl	8003ce8 <uxListRemove>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d10a      	bne.n	8005ebe <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eac:	2201      	movs	r2, #1
 8005eae:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb2:	43da      	mvns	r2, r3
 8005eb4:	4b32      	ldr	r3, [pc, #200]	@ (8005f80 <xTaskPriorityInherit+0x13c>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4013      	ands	r3, r2
 8005eba:	4a31      	ldr	r2, [pc, #196]	@ (8005f80 <xTaskPriorityInherit+0x13c>)
 8005ebc:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ebe:	4b2e      	ldr	r3, [pc, #184]	@ (8005f78 <xTaskPriorityInherit+0x134>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ecc:	2201      	movs	r2, #1
 8005ece:	409a      	lsls	r2, r3
 8005ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8005f80 <xTaskPriorityInherit+0x13c>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	4a2a      	ldr	r2, [pc, #168]	@ (8005f80 <xTaskPriorityInherit+0x13c>)
 8005ed8:	6013      	str	r3, [r2, #0]
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ede:	4927      	ldr	r1, [pc, #156]	@ (8005f7c <xTaskPriorityInherit+0x138>)
 8005ee0:	4613      	mov	r3, r2
 8005ee2:	009b      	lsls	r3, r3, #2
 8005ee4:	4413      	add	r3, r2
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	440b      	add	r3, r1
 8005eea:	3304      	adds	r3, #4
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	60fb      	str	r3, [r7, #12]
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	609a      	str	r2, [r3, #8]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	689a      	ldr	r2, [r3, #8]
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	60da      	str	r2, [r3, #12]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	693a      	ldr	r2, [r7, #16]
 8005f04:	3204      	adds	r2, #4
 8005f06:	605a      	str	r2, [r3, #4]
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	1d1a      	adds	r2, r3, #4
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	609a      	str	r2, [r3, #8]
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f14:	4613      	mov	r3, r2
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	4413      	add	r3, r2
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	4a17      	ldr	r2, [pc, #92]	@ (8005f7c <xTaskPriorityInherit+0x138>)
 8005f1e:	441a      	add	r2, r3
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	615a      	str	r2, [r3, #20]
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f28:	4914      	ldr	r1, [pc, #80]	@ (8005f7c <xTaskPriorityInherit+0x138>)
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4413      	add	r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	440b      	add	r3, r1
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005f3a:	1c59      	adds	r1, r3, #1
 8005f3c:	480f      	ldr	r0, [pc, #60]	@ (8005f7c <xTaskPriorityInherit+0x138>)
 8005f3e:	4613      	mov	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	4413      	add	r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	4403      	add	r3, r0
 8005f48:	6019      	str	r1, [r3, #0]
 8005f4a:	e004      	b.n	8005f56 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f78 <xTaskPriorityInherit+0x134>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8005f56:	2301      	movs	r3, #1
 8005f58:	617b      	str	r3, [r7, #20]
 8005f5a:	e008      	b.n	8005f6e <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f60:	4b05      	ldr	r3, [pc, #20]	@ (8005f78 <xTaskPriorityInherit+0x134>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d201      	bcs.n	8005f6e <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 8005f6e:	697b      	ldr	r3, [r7, #20]
    }
 8005f70:	4618      	mov	r0, r3
 8005f72:	3718      	adds	r7, #24
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	240002d0 	.word	0x240002d0
 8005f7c:	240002d4 	.word	0x240002d4
 8005f80:	240003c4 	.word	0x240003c4

08005f84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b088      	sub	sp, #32
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8005f90:	2300      	movs	r3, #0
 8005f92:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f000 8094 	beq.w	80060c4 <xTaskPriorityDisinherit+0x140>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8005f9c:	4b4c      	ldr	r3, [pc, #304]	@ (80060d0 <xTaskPriorityDisinherit+0x14c>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	69ba      	ldr	r2, [r7, #24]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d00d      	beq.n	8005fc2 <xTaskPriorityDisinherit+0x3e>
    __asm volatile
 8005fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005faa:	b672      	cpsid	i
 8005fac:	f383 8811 	msr	BASEPRI, r3
 8005fb0:	f3bf 8f6f 	isb	sy
 8005fb4:	f3bf 8f4f 	dsb	sy
 8005fb8:	b662      	cpsie	i
 8005fba:	613b      	str	r3, [r7, #16]
}
 8005fbc:	bf00      	nop
 8005fbe:	bf00      	nop
 8005fc0:	e7fd      	b.n	8005fbe <xTaskPriorityDisinherit+0x3a>
            configASSERT( pxTCB->uxMutexesHeld );
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10d      	bne.n	8005fe6 <xTaskPriorityDisinherit+0x62>
    __asm volatile
 8005fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fce:	b672      	cpsid	i
 8005fd0:	f383 8811 	msr	BASEPRI, r3
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	f3bf 8f4f 	dsb	sy
 8005fdc:	b662      	cpsie	i
 8005fde:	60fb      	str	r3, [r7, #12]
}
 8005fe0:	bf00      	nop
 8005fe2:	bf00      	nop
 8005fe4:	e7fd      	b.n	8005fe2 <xTaskPriorityDisinherit+0x5e>
            ( pxTCB->uxMutexesHeld )--;
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fea:	1e5a      	subs	r2, r3, #1
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d063      	beq.n	80060c4 <xTaskPriorityDisinherit+0x140>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006000:	2b00      	cmp	r3, #0
 8006002:	d15f      	bne.n	80060c4 <xTaskPriorityDisinherit+0x140>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	3304      	adds	r3, #4
 8006008:	4618      	mov	r0, r3
 800600a:	f7fd fe6d 	bl	8003ce8 <uxListRemove>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10a      	bne.n	800602a <xTaskPriorityDisinherit+0xa6>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006018:	2201      	movs	r2, #1
 800601a:	fa02 f303 	lsl.w	r3, r2, r3
 800601e:	43da      	mvns	r2, r3
 8006020:	4b2c      	ldr	r3, [pc, #176]	@ (80060d4 <xTaskPriorityDisinherit+0x150>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4013      	ands	r3, r2
 8006026:	4a2b      	ldr	r2, [pc, #172]	@ (80060d4 <xTaskPriorityDisinherit+0x150>)
 8006028:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006036:	f1c3 0207 	rsb	r2, r3, #7
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006042:	2201      	movs	r2, #1
 8006044:	409a      	lsls	r2, r3
 8006046:	4b23      	ldr	r3, [pc, #140]	@ (80060d4 <xTaskPriorityDisinherit+0x150>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4313      	orrs	r3, r2
 800604c:	4a21      	ldr	r2, [pc, #132]	@ (80060d4 <xTaskPriorityDisinherit+0x150>)
 800604e:	6013      	str	r3, [r2, #0]
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006054:	4920      	ldr	r1, [pc, #128]	@ (80060d8 <xTaskPriorityDisinherit+0x154>)
 8006056:	4613      	mov	r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	4413      	add	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	440b      	add	r3, r1
 8006060:	3304      	adds	r3, #4
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	617b      	str	r3, [r7, #20]
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	609a      	str	r2, [r3, #8]
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	60da      	str	r2, [r3, #12]
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	69ba      	ldr	r2, [r7, #24]
 800607a:	3204      	adds	r2, #4
 800607c:	605a      	str	r2, [r3, #4]
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	1d1a      	adds	r2, r3, #4
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	609a      	str	r2, [r3, #8]
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800608a:	4613      	mov	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	4413      	add	r3, r2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	4a11      	ldr	r2, [pc, #68]	@ (80060d8 <xTaskPriorityDisinherit+0x154>)
 8006094:	441a      	add	r2, r3
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	615a      	str	r2, [r3, #20]
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800609e:	490e      	ldr	r1, [pc, #56]	@ (80060d8 <xTaskPriorityDisinherit+0x154>)
 80060a0:	4613      	mov	r3, r2
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	4413      	add	r3, r2
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	440b      	add	r3, r1
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	69ba      	ldr	r2, [r7, #24]
 80060ae:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80060b0:	1c59      	adds	r1, r3, #1
 80060b2:	4809      	ldr	r0, [pc, #36]	@ (80060d8 <xTaskPriorityDisinherit+0x154>)
 80060b4:	4613      	mov	r3, r2
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	4413      	add	r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4403      	add	r3, r0
 80060be:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80060c0:	2301      	movs	r3, #1
 80060c2:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 80060c4:	69fb      	ldr	r3, [r7, #28]
    }
 80060c6:	4618      	mov	r0, r3
 80060c8:	3720      	adds	r7, #32
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	240002d0 	.word	0x240002d0
 80060d4:	240003c4 	.word	0x240003c4
 80060d8:	240002d4 	.word	0x240002d4

080060dc <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80060dc:	b580      	push	{r7, lr}
 80060de:	b08a      	sub	sp, #40	@ 0x28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80060ea:	2301      	movs	r3, #1
 80060ec:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f000 80aa 	beq.w	800624a <vTaskPriorityDisinheritAfterTimeout+0x16e>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80060f6:	6a3b      	ldr	r3, [r7, #32]
 80060f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10d      	bne.n	800611a <vTaskPriorityDisinheritAfterTimeout+0x3e>
    __asm volatile
 80060fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006102:	b672      	cpsid	i
 8006104:	f383 8811 	msr	BASEPRI, r3
 8006108:	f3bf 8f6f 	isb	sy
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	b662      	cpsie	i
 8006112:	613b      	str	r3, [r7, #16]
}
 8006114:	bf00      	nop
 8006116:	bf00      	nop
 8006118:	e7fd      	b.n	8006116 <vTaskPriorityDisinheritAfterTimeout+0x3a>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800611a:	6a3b      	ldr	r3, [r7, #32]
 800611c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800611e:	683a      	ldr	r2, [r7, #0]
 8006120:	429a      	cmp	r2, r3
 8006122:	d902      	bls.n	800612a <vTaskPriorityDisinheritAfterTimeout+0x4e>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	627b      	str	r3, [r7, #36]	@ 0x24
 8006128:	e002      	b.n	8006130 <vTaskPriorityDisinheritAfterTimeout+0x54>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800612e:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8006130:	6a3b      	ldr	r3, [r7, #32]
 8006132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006136:	429a      	cmp	r2, r3
 8006138:	f000 8087 	beq.w	800624a <vTaskPriorityDisinheritAfterTimeout+0x16e>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800613c:	6a3b      	ldr	r3, [r7, #32]
 800613e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006140:	69fa      	ldr	r2, [r7, #28]
 8006142:	429a      	cmp	r2, r3
 8006144:	f040 8081 	bne.w	800624a <vTaskPriorityDisinheritAfterTimeout+0x16e>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8006148:	4b42      	ldr	r3, [pc, #264]	@ (8006254 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6a3a      	ldr	r2, [r7, #32]
 800614e:	429a      	cmp	r2, r3
 8006150:	d10d      	bne.n	800616e <vTaskPriorityDisinheritAfterTimeout+0x92>
    __asm volatile
 8006152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006156:	b672      	cpsid	i
 8006158:	f383 8811 	msr	BASEPRI, r3
 800615c:	f3bf 8f6f 	isb	sy
 8006160:	f3bf 8f4f 	dsb	sy
 8006164:	b662      	cpsie	i
 8006166:	60fb      	str	r3, [r7, #12]
}
 8006168:	bf00      	nop
 800616a:	bf00      	nop
 800616c:	e7fd      	b.n	800616a <vTaskPriorityDisinheritAfterTimeout+0x8e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800616e:	6a3b      	ldr	r3, [r7, #32]
 8006170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006172:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8006174:	6a3b      	ldr	r3, [r7, #32]
 8006176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006178:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800617a:	6a3b      	ldr	r3, [r7, #32]
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	2b00      	cmp	r3, #0
 8006180:	db04      	blt.n	800618c <vTaskPriorityDisinheritAfterTimeout+0xb0>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8006182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006184:	f1c3 0207 	rsb	r2, r3, #7
 8006188:	6a3b      	ldr	r3, [r7, #32]
 800618a:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800618c:	6a3b      	ldr	r3, [r7, #32]
 800618e:	6959      	ldr	r1, [r3, #20]
 8006190:	69ba      	ldr	r2, [r7, #24]
 8006192:	4613      	mov	r3, r2
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	4413      	add	r3, r2
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	4a2f      	ldr	r2, [pc, #188]	@ (8006258 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800619c:	4413      	add	r3, r2
 800619e:	4299      	cmp	r1, r3
 80061a0:	d153      	bne.n	800624a <vTaskPriorityDisinheritAfterTimeout+0x16e>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061a2:	6a3b      	ldr	r3, [r7, #32]
 80061a4:	3304      	adds	r3, #4
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fd fd9e 	bl	8003ce8 <uxListRemove>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d10a      	bne.n	80061c8 <vTaskPriorityDisinheritAfterTimeout+0xec>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80061b2:	6a3b      	ldr	r3, [r7, #32]
 80061b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b6:	2201      	movs	r2, #1
 80061b8:	fa02 f303 	lsl.w	r3, r2, r3
 80061bc:	43da      	mvns	r2, r3
 80061be:	4b27      	ldr	r3, [pc, #156]	@ (800625c <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4013      	ands	r3, r2
 80061c4:	4a25      	ldr	r2, [pc, #148]	@ (800625c <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80061c6:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 80061c8:	6a3b      	ldr	r3, [r7, #32]
 80061ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061cc:	2201      	movs	r2, #1
 80061ce:	409a      	lsls	r2, r3
 80061d0:	4b22      	ldr	r3, [pc, #136]	@ (800625c <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	4a21      	ldr	r2, [pc, #132]	@ (800625c <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80061d8:	6013      	str	r3, [r2, #0]
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061de:	491e      	ldr	r1, [pc, #120]	@ (8006258 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 80061e0:	4613      	mov	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	4413      	add	r3, r2
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	440b      	add	r3, r1
 80061ea:	3304      	adds	r3, #4
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	617b      	str	r3, [r7, #20]
 80061f0:	6a3b      	ldr	r3, [r7, #32]
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	609a      	str	r2, [r3, #8]
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	689a      	ldr	r2, [r3, #8]
 80061fa:	6a3b      	ldr	r3, [r7, #32]
 80061fc:	60da      	str	r2, [r3, #12]
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	6a3a      	ldr	r2, [r7, #32]
 8006204:	3204      	adds	r2, #4
 8006206:	605a      	str	r2, [r3, #4]
 8006208:	6a3b      	ldr	r3, [r7, #32]
 800620a:	1d1a      	adds	r2, r3, #4
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	609a      	str	r2, [r3, #8]
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006214:	4613      	mov	r3, r2
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	4413      	add	r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	4a0e      	ldr	r2, [pc, #56]	@ (8006258 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800621e:	441a      	add	r2, r3
 8006220:	6a3b      	ldr	r3, [r7, #32]
 8006222:	615a      	str	r2, [r3, #20]
 8006224:	6a3b      	ldr	r3, [r7, #32]
 8006226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006228:	490b      	ldr	r1, [pc, #44]	@ (8006258 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800622a:	4613      	mov	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	4413      	add	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	440b      	add	r3, r1
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	6a3a      	ldr	r2, [r7, #32]
 8006238:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800623a:	1c59      	adds	r1, r3, #1
 800623c:	4806      	ldr	r0, [pc, #24]	@ (8006258 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800623e:	4613      	mov	r3, r2
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	4413      	add	r3, r2
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	4403      	add	r3, r0
 8006248:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 800624a:	bf00      	nop
 800624c:	3728      	adds	r7, #40	@ 0x28
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	240002d0 	.word	0x240002d0
 8006258:	240002d4 	.word	0x240002d4
 800625c:	240003c4 	.word	0x240003c4

08006260 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8006266:	4b09      	ldr	r3, [pc, #36]	@ (800628c <pvTaskIncrementMutexHeldCount+0x2c>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d004      	beq.n	800627c <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006276:	1c5a      	adds	r2, r3, #1
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 800627c:	687b      	ldr	r3, [r7, #4]
    }
 800627e:	4618      	mov	r0, r3
 8006280:	370c      	adds	r7, #12
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	240002d0 	.word	0x240002d0

08006290 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b086      	sub	sp, #24
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800629a:	4b22      	ldr	r3, [pc, #136]	@ (8006324 <prvAddCurrentTaskToDelayedList+0x94>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	617b      	str	r3, [r7, #20]
    List_t * const pxDelayedList = pxDelayedTaskList;
 80062a0:	4b21      	ldr	r3, [pc, #132]	@ (8006328 <prvAddCurrentTaskToDelayedList+0x98>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	613b      	str	r3, [r7, #16]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 80062a6:	4b21      	ldr	r3, [pc, #132]	@ (800632c <prvAddCurrentTaskToDelayedList+0x9c>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	60fb      	str	r3, [r7, #12]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062ac:	4b20      	ldr	r3, [pc, #128]	@ (8006330 <prvAddCurrentTaskToDelayedList+0xa0>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	3304      	adds	r3, #4
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7fd fd18 	bl	8003ce8 <uxListRemove>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d10b      	bne.n	80062d6 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80062be:	4b1c      	ldr	r3, [pc, #112]	@ (8006330 <prvAddCurrentTaskToDelayedList+0xa0>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c4:	2201      	movs	r2, #1
 80062c6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ca:	43da      	mvns	r2, r3
 80062cc:	4b19      	ldr	r3, [pc, #100]	@ (8006334 <prvAddCurrentTaskToDelayedList+0xa4>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4013      	ands	r3, r2
 80062d2:	4a18      	ldr	r2, [pc, #96]	@ (8006334 <prvAddCurrentTaskToDelayedList+0xa4>)
 80062d4:	6013      	str	r3, [r2, #0]
    #else /* INCLUDE_vTaskSuspend */
    {
        /* Calculate the time at which the task should be woken if the event
         * does not occur.  This may overflow but this doesn't matter, the kernel
         * will manage it correctly. */
        xTimeToWake = xConstTickCount + xTicksToWait;
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4413      	add	r3, r2
 80062dc:	60bb      	str	r3, [r7, #8]

        /* The list item will be inserted in wake time order. */
        listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80062de:	4b14      	ldr	r3, [pc, #80]	@ (8006330 <prvAddCurrentTaskToDelayedList+0xa0>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68ba      	ldr	r2, [r7, #8]
 80062e4:	605a      	str	r2, [r3, #4]

        if( xTimeToWake < xConstTickCount )
 80062e6:	68ba      	ldr	r2, [r7, #8]
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d207      	bcs.n	80062fe <prvAddCurrentTaskToDelayedList+0x6e>
        {
            traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
            /* Wake time has overflowed.  Place this item in the overflow list. */
            vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80062ee:	4b10      	ldr	r3, [pc, #64]	@ (8006330 <prvAddCurrentTaskToDelayedList+0xa0>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	3304      	adds	r3, #4
 80062f4:	4619      	mov	r1, r3
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f7fd fcbd 	bl	8003c76 <vListInsert>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80062fc:	e00e      	b.n	800631c <prvAddCurrentTaskToDelayedList+0x8c>
            vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80062fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006330 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	3304      	adds	r3, #4
 8006304:	4619      	mov	r1, r3
 8006306:	6938      	ldr	r0, [r7, #16]
 8006308:	f7fd fcb5 	bl	8003c76 <vListInsert>
            if( xTimeToWake < xNextTaskUnblockTime )
 800630c:	4b0a      	ldr	r3, [pc, #40]	@ (8006338 <prvAddCurrentTaskToDelayedList+0xa8>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	429a      	cmp	r2, r3
 8006314:	d202      	bcs.n	800631c <prvAddCurrentTaskToDelayedList+0x8c>
                xNextTaskUnblockTime = xTimeToWake;
 8006316:	4a08      	ldr	r2, [pc, #32]	@ (8006338 <prvAddCurrentTaskToDelayedList+0xa8>)
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	6013      	str	r3, [r2, #0]
}
 800631c:	bf00      	nop
 800631e:	3718      	adds	r7, #24
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}
 8006324:	240003c0 	.word	0x240003c0
 8006328:	24000388 	.word	0x24000388
 800632c:	2400038c 	.word	0x2400038c
 8006330:	240002d0 	.word	0x240002d0
 8006334:	240003c4 	.word	0x240003c4
 8006338:	240003dc 	.word	0x240003dc

0800633c <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	4a07      	ldr	r2, [pc, #28]	@ (8006368 <vApplicationGetIdleTaskMemory+0x2c>)
 800634c:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	4a06      	ldr	r2, [pc, #24]	@ (800636c <vApplicationGetIdleTaskMemory+0x30>)
 8006352:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2280      	movs	r2, #128	@ 0x80
 8006358:	601a      	str	r2, [r3, #0]
    }
 800635a:	bf00      	nop
 800635c:	3714      	adds	r7, #20
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr
 8006366:	bf00      	nop
 8006368:	240003e8 	.word	0x240003e8
 800636c:	24000444 	.word	0x24000444

08006370 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	4a07      	ldr	r2, [pc, #28]	@ (800639c <vApplicationGetTimerTaskMemory+0x2c>)
 8006380:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	4a06      	ldr	r2, [pc, #24]	@ (80063a0 <vApplicationGetTimerTaskMemory+0x30>)
 8006386:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800638e:	601a      	str	r2, [r3, #0]
    }
 8006390:	bf00      	nop
 8006392:	3714      	adds	r7, #20
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr
 800639c:	24000644 	.word	0x24000644
 80063a0:	240006a0 	.word	0x240006a0

080063a4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b08a      	sub	sp, #40	@ 0x28
 80063a8:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 80063aa:	2300      	movs	r3, #0
 80063ac:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80063ae:	f000 fa6f 	bl	8006890 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80063b2:	4b1e      	ldr	r3, [pc, #120]	@ (800642c <xTimerCreateTimerTask+0x88>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d021      	beq.n	80063fe <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 80063ba:	2300      	movs	r3, #0
 80063bc:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 80063be:	2300      	movs	r3, #0
 80063c0:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 80063c2:	1d3a      	adds	r2, r7, #4
 80063c4:	f107 0108 	add.w	r1, r7, #8
 80063c8:	f107 030c 	add.w	r3, r7, #12
 80063cc:	4618      	mov	r0, r3
 80063ce:	f7ff ffcf 	bl	8006370 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 80063d2:	6879      	ldr	r1, [r7, #4]
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	9202      	str	r2, [sp, #8]
 80063da:	9301      	str	r3, [sp, #4]
 80063dc:	2302      	movs	r3, #2
 80063de:	9300      	str	r3, [sp, #0]
 80063e0:	2300      	movs	r3, #0
 80063e2:	460a      	mov	r2, r1
 80063e4:	4912      	ldr	r1, [pc, #72]	@ (8006430 <xTimerCreateTimerTask+0x8c>)
 80063e6:	4813      	ldr	r0, [pc, #76]	@ (8006434 <xTimerCreateTimerTask+0x90>)
 80063e8:	f7fe fd11 	bl	8004e0e <xTaskCreateStatic>
 80063ec:	4603      	mov	r3, r0
 80063ee:	4a12      	ldr	r2, [pc, #72]	@ (8006438 <xTimerCreateTimerTask+0x94>)
 80063f0:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 80063f2:	4b11      	ldr	r3, [pc, #68]	@ (8006438 <xTimerCreateTimerTask+0x94>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d001      	beq.n	80063fe <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 80063fa:	2301      	movs	r3, #1
 80063fc:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d10d      	bne.n	8006420 <xTimerCreateTimerTask+0x7c>
    __asm volatile
 8006404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006408:	b672      	cpsid	i
 800640a:	f383 8811 	msr	BASEPRI, r3
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	b662      	cpsie	i
 8006418:	613b      	str	r3, [r7, #16]
}
 800641a:	bf00      	nop
 800641c:	bf00      	nop
 800641e:	e7fd      	b.n	800641c <xTimerCreateTimerTask+0x78>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 8006420:	697b      	ldr	r3, [r7, #20]
    }
 8006422:	4618      	mov	r0, r3
 8006424:	3718      	adds	r7, #24
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	24000ad0 	.word	0x24000ad0
 8006430:	0800c284 	.word	0x0800c284
 8006434:	080064e1 	.word	0x080064e1
 8006438:	24000ad4 	.word	0x24000ad4

0800643c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006448:	e008      	b.n	800645c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	4413      	add	r3, r2
 8006452:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6a1b      	ldr	r3, [r3, #32]
 8006458:	68f8      	ldr	r0, [r7, #12]
 800645a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	699a      	ldr	r2, [r3, #24]
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	18d1      	adds	r1, r2, r3
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	68f8      	ldr	r0, [r7, #12]
 800646a:	f000 f8df 	bl	800662c <prvInsertTimerInActiveList>
 800646e:	4603      	mov	r3, r0
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1ea      	bne.n	800644a <prvReloadTimer+0xe>
        }
    }
 8006474:	bf00      	nop
 8006476:	bf00      	nop
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
	...

08006480 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800648a:	4b14      	ldr	r3, [pc, #80]	@ (80064dc <prvProcessExpiredTimer+0x5c>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	3304      	adds	r3, #4
 8006498:	4618      	mov	r0, r3
 800649a:	f7fd fc25 	bl	8003ce8 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064a4:	f003 0304 	and.w	r3, r3, #4
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d005      	beq.n	80064b8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	6879      	ldr	r1, [r7, #4]
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f7ff ffc3 	bl	800643c <prvReloadTimer>
 80064b6:	e008      	b.n	80064ca <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064be:	f023 0301 	bic.w	r3, r3, #1
 80064c2:	b2da      	uxtb	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6a1b      	ldr	r3, [r3, #32]
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	4798      	blx	r3
    }
 80064d2:	bf00      	nop
 80064d4:	3710      	adds	r7, #16
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	24000ac8 	.word	0x24000ac8

080064e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80064e8:	f107 0308 	add.w	r3, r7, #8
 80064ec:	4618      	mov	r0, r3
 80064ee:	f000 f859 	bl	80065a4 <prvGetNextExpireTime>
 80064f2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	4619      	mov	r1, r3
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f000 f805 	bl	8006508 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80064fe:	f000 f8d7 	bl	80066b0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006502:	bf00      	nop
 8006504:	e7f0      	b.n	80064e8 <prvTimerTask+0x8>
	...

08006508 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8006512:	f7fe ff17 	bl	8005344 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006516:	f107 0308 	add.w	r3, r7, #8
 800651a:	4618      	mov	r0, r3
 800651c:	f000 f866 	bl	80065ec <prvSampleTimeNow>
 8006520:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d130      	bne.n	800658a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d10a      	bne.n	8006544 <prvProcessTimerOrBlockTask+0x3c>
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	429a      	cmp	r2, r3
 8006534:	d806      	bhi.n	8006544 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8006536:	f7fe ff13 	bl	8005360 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800653a:	68f9      	ldr	r1, [r7, #12]
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f7ff ff9f 	bl	8006480 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8006542:	e024      	b.n	800658e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d008      	beq.n	800655c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800654a:	4b13      	ldr	r3, [pc, #76]	@ (8006598 <prvProcessTimerOrBlockTask+0x90>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d101      	bne.n	8006558 <prvProcessTimerOrBlockTask+0x50>
 8006554:	2301      	movs	r3, #1
 8006556:	e000      	b.n	800655a <prvProcessTimerOrBlockTask+0x52>
 8006558:	2300      	movs	r3, #0
 800655a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800655c:	4b0f      	ldr	r3, [pc, #60]	@ (800659c <prvProcessTimerOrBlockTask+0x94>)
 800655e:	6818      	ldr	r0, [r3, #0]
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	4619      	mov	r1, r3
 800656a:	f7fe fbb5 	bl	8004cd8 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800656e:	f7fe fef7 	bl	8005360 <xTaskResumeAll>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d10a      	bne.n	800658e <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8006578:	4b09      	ldr	r3, [pc, #36]	@ (80065a0 <prvProcessTimerOrBlockTask+0x98>)
 800657a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800657e:	601a      	str	r2, [r3, #0]
 8006580:	f3bf 8f4f 	dsb	sy
 8006584:	f3bf 8f6f 	isb	sy
    }
 8006588:	e001      	b.n	800658e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800658a:	f7fe fee9 	bl	8005360 <xTaskResumeAll>
    }
 800658e:	bf00      	nop
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	24000acc 	.word	0x24000acc
 800659c:	24000ad0 	.word	0x24000ad0
 80065a0:	e000ed04 	.word	0xe000ed04

080065a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80065a4:	b480      	push	{r7}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80065ac:	4b0e      	ldr	r3, [pc, #56]	@ (80065e8 <prvGetNextExpireTime+0x44>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d101      	bne.n	80065ba <prvGetNextExpireTime+0x16>
 80065b6:	2201      	movs	r2, #1
 80065b8:	e000      	b.n	80065bc <prvGetNextExpireTime+0x18>
 80065ba:	2200      	movs	r2, #0
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d105      	bne.n	80065d4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065c8:	4b07      	ldr	r3, [pc, #28]	@ (80065e8 <prvGetNextExpireTime+0x44>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	60fb      	str	r3, [r7, #12]
 80065d2:	e001      	b.n	80065d8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80065d4:	2300      	movs	r3, #0
 80065d6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80065d8:	68fb      	ldr	r3, [r7, #12]
    }
 80065da:	4618      	mov	r0, r3
 80065dc:	3714      	adds	r7, #20
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop
 80065e8:	24000ac8 	.word	0x24000ac8

080065ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b084      	sub	sp, #16
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80065f4:	f7fe ffbe 	bl	8005574 <xTaskGetTickCount>
 80065f8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80065fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006628 <prvSampleTimeNow+0x3c>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	429a      	cmp	r2, r3
 8006602:	d205      	bcs.n	8006610 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8006604:	f000 f91e 	bl	8006844 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	601a      	str	r2, [r3, #0]
 800660e:	e002      	b.n	8006616 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8006616:	4a04      	ldr	r2, [pc, #16]	@ (8006628 <prvSampleTimeNow+0x3c>)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800661c:	68fb      	ldr	r3, [r7, #12]
    }
 800661e:	4618      	mov	r0, r3
 8006620:	3710      	adds	r7, #16
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	24000ad8 	.word	0x24000ad8

0800662c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800662c:	b580      	push	{r7, lr}
 800662e:	b086      	sub	sp, #24
 8006630:	af00      	add	r7, sp, #0
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	607a      	str	r2, [r7, #4]
 8006638:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800663a:	2300      	movs	r3, #0
 800663c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	68ba      	ldr	r2, [r7, #8]
 8006642:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	68fa      	ldr	r2, [r7, #12]
 8006648:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800664a:	68ba      	ldr	r2, [r7, #8]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	429a      	cmp	r2, r3
 8006650:	d812      	bhi.n	8006678 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	1ad2      	subs	r2, r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	699b      	ldr	r3, [r3, #24]
 800665c:	429a      	cmp	r2, r3
 800665e:	d302      	bcc.n	8006666 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8006660:	2301      	movs	r3, #1
 8006662:	617b      	str	r3, [r7, #20]
 8006664:	e01b      	b.n	800669e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006666:	4b10      	ldr	r3, [pc, #64]	@ (80066a8 <prvInsertTimerInActiveList+0x7c>)
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	3304      	adds	r3, #4
 800666e:	4619      	mov	r1, r3
 8006670:	4610      	mov	r0, r2
 8006672:	f7fd fb00 	bl	8003c76 <vListInsert>
 8006676:	e012      	b.n	800669e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	429a      	cmp	r2, r3
 800667e:	d206      	bcs.n	800668e <prvInsertTimerInActiveList+0x62>
 8006680:	68ba      	ldr	r2, [r7, #8]
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	429a      	cmp	r2, r3
 8006686:	d302      	bcc.n	800668e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8006688:	2301      	movs	r3, #1
 800668a:	617b      	str	r3, [r7, #20]
 800668c:	e007      	b.n	800669e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800668e:	4b07      	ldr	r3, [pc, #28]	@ (80066ac <prvInsertTimerInActiveList+0x80>)
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	3304      	adds	r3, #4
 8006696:	4619      	mov	r1, r3
 8006698:	4610      	mov	r0, r2
 800669a:	f7fd faec 	bl	8003c76 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800669e:	697b      	ldr	r3, [r7, #20]
    }
 80066a0:	4618      	mov	r0, r3
 80066a2:	3718      	adds	r7, #24
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	24000acc 	.word	0x24000acc
 80066ac:	24000ac8 	.word	0x24000ac8

080066b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b088      	sub	sp, #32
 80066b4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 80066b6:	f107 0308 	add.w	r3, r7, #8
 80066ba:	2200      	movs	r2, #0
 80066bc:	601a      	str	r2, [r3, #0]
 80066be:	605a      	str	r2, [r3, #4]
 80066c0:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80066c2:	e0ab      	b.n	800681c <prvProcessReceivedCommands+0x16c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f2c0 80a8 	blt.w	800681c <prvProcessReceivedCommands+0x16c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80066d0:	69fb      	ldr	r3, [r7, #28]
 80066d2:	695b      	ldr	r3, [r3, #20]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d004      	beq.n	80066e2 <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	3304      	adds	r3, #4
 80066dc:	4618      	mov	r0, r3
 80066de:	f7fd fb03 	bl	8003ce8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80066e2:	1d3b      	adds	r3, r7, #4
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7ff ff81 	bl	80065ec <prvSampleTimeNow>
 80066ea:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	2b08      	cmp	r3, #8
 80066f2:	f200 8090 	bhi.w	8006816 <prvProcessReceivedCommands+0x166>
 80066f6:	a201      	add	r2, pc, #4	@ (adr r2, 80066fc <prvProcessReceivedCommands+0x4c>)
 80066f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066fc:	08006721 	.word	0x08006721
 8006700:	08006721 	.word	0x08006721
 8006704:	08006789 	.word	0x08006789
 8006708:	0800679d 	.word	0x0800679d
 800670c:	080067ed 	.word	0x080067ed
 8006710:	08006721 	.word	0x08006721
 8006714:	08006721 	.word	0x08006721
 8006718:	08006789 	.word	0x08006789
 800671c:	0800679d 	.word	0x0800679d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006726:	f043 0301 	orr.w	r3, r3, #1
 800672a:	b2da      	uxtb	r2, r3
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	699b      	ldr	r3, [r3, #24]
 8006738:	18d1      	adds	r1, r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	69f8      	ldr	r0, [r7, #28]
 8006740:	f7ff ff74 	bl	800662c <prvInsertTimerInActiveList>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d067      	beq.n	800681a <prvProcessReceivedCommands+0x16a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006750:	f003 0304 	and.w	r3, r3, #4
 8006754:	2b00      	cmp	r3, #0
 8006756:	d009      	beq.n	800676c <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	699b      	ldr	r3, [r3, #24]
 800675e:	4413      	add	r3, r2
 8006760:	69ba      	ldr	r2, [r7, #24]
 8006762:	4619      	mov	r1, r3
 8006764:	69f8      	ldr	r0, [r7, #28]
 8006766:	f7ff fe69 	bl	800643c <prvReloadTimer>
 800676a:	e008      	b.n	800677e <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006772:	f023 0301 	bic.w	r3, r3, #1
 8006776:	b2da      	uxtb	r2, r3
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	6a1b      	ldr	r3, [r3, #32]
 8006782:	69f8      	ldr	r0, [r7, #28]
 8006784:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8006786:	e048      	b.n	800681a <prvProcessReceivedCommands+0x16a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800678e:	f023 0301 	bic.w	r3, r3, #1
 8006792:	b2da      	uxtb	r2, r3
 8006794:	69fb      	ldr	r3, [r7, #28]
 8006796:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800679a:	e03f      	b.n	800681c <prvProcessReceivedCommands+0x16c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067a2:	f043 0301 	orr.w	r3, r3, #1
 80067a6:	b2da      	uxtb	r2, r3
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10d      	bne.n	80067d8 <prvProcessReceivedCommands+0x128>
    __asm volatile
 80067bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c0:	b672      	cpsid	i
 80067c2:	f383 8811 	msr	BASEPRI, r3
 80067c6:	f3bf 8f6f 	isb	sy
 80067ca:	f3bf 8f4f 	dsb	sy
 80067ce:	b662      	cpsie	i
 80067d0:	617b      	str	r3, [r7, #20]
}
 80067d2:	bf00      	nop
 80067d4:	bf00      	nop
 80067d6:	e7fd      	b.n	80067d4 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	699a      	ldr	r2, [r3, #24]
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	18d1      	adds	r1, r2, r3
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	69ba      	ldr	r2, [r7, #24]
 80067e4:	69f8      	ldr	r0, [r7, #28]
 80067e6:	f7ff ff21 	bl	800662c <prvInsertTimerInActiveList>
                        break;
 80067ea:	e017      	b.n	800681c <prvProcessReceivedCommands+0x16c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067f2:	f003 0302 	and.w	r3, r3, #2
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d103      	bne.n	8006802 <prvProcessReceivedCommands+0x152>
                            {
                                vPortFree( pxTimer );
 80067fa:	69f8      	ldr	r0, [r7, #28]
 80067fc:	f000 fc5c 	bl	80070b8 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8006800:	e00c      	b.n	800681c <prvProcessReceivedCommands+0x16c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006808:	f023 0301 	bic.w	r3, r3, #1
 800680c:	b2da      	uxtb	r2, r3
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006814:	e002      	b.n	800681c <prvProcessReceivedCommands+0x16c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8006816:	bf00      	nop
 8006818:	e000      	b.n	800681c <prvProcessReceivedCommands+0x16c>
                        break;
 800681a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800681c:	4b08      	ldr	r3, [pc, #32]	@ (8006840 <prvProcessReceivedCommands+0x190>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f107 0108 	add.w	r1, r7, #8
 8006824:	2200      	movs	r2, #0
 8006826:	4618      	mov	r0, r3
 8006828:	f7fd fdc8 	bl	80043bc <xQueueReceive>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	f47f af48 	bne.w	80066c4 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8006834:	bf00      	nop
 8006836:	bf00      	nop
 8006838:	3720      	adds	r7, #32
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	24000ad0 	.word	0x24000ad0

08006844 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8006844:	b580      	push	{r7, lr}
 8006846:	b082      	sub	sp, #8
 8006848:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800684a:	e009      	b.n	8006860 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800684c:	4b0e      	ldr	r3, [pc, #56]	@ (8006888 <prvSwitchTimerLists+0x44>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8006856:	f04f 31ff 	mov.w	r1, #4294967295
 800685a:	6838      	ldr	r0, [r7, #0]
 800685c:	f7ff fe10 	bl	8006480 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006860:	4b09      	ldr	r3, [pc, #36]	@ (8006888 <prvSwitchTimerLists+0x44>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1f0      	bne.n	800684c <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800686a:	4b07      	ldr	r3, [pc, #28]	@ (8006888 <prvSwitchTimerLists+0x44>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8006870:	4b06      	ldr	r3, [pc, #24]	@ (800688c <prvSwitchTimerLists+0x48>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a04      	ldr	r2, [pc, #16]	@ (8006888 <prvSwitchTimerLists+0x44>)
 8006876:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006878:	4a04      	ldr	r2, [pc, #16]	@ (800688c <prvSwitchTimerLists+0x48>)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6013      	str	r3, [r2, #0]
    }
 800687e:	bf00      	nop
 8006880:	3708      	adds	r7, #8
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	24000ac8 	.word	0x24000ac8
 800688c:	24000acc 	.word	0x24000acc

08006890 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006890:	b580      	push	{r7, lr}
 8006892:	b082      	sub	sp, #8
 8006894:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8006896:	f000 f99d 	bl	8006bd4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800689a:	4b15      	ldr	r3, [pc, #84]	@ (80068f0 <prvCheckForValidListAndQueue+0x60>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d120      	bne.n	80068e4 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 80068a2:	4814      	ldr	r0, [pc, #80]	@ (80068f4 <prvCheckForValidListAndQueue+0x64>)
 80068a4:	f7fd f9ba 	bl	8003c1c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80068a8:	4813      	ldr	r0, [pc, #76]	@ (80068f8 <prvCheckForValidListAndQueue+0x68>)
 80068aa:	f7fd f9b7 	bl	8003c1c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80068ae:	4b13      	ldr	r3, [pc, #76]	@ (80068fc <prvCheckForValidListAndQueue+0x6c>)
 80068b0:	4a10      	ldr	r2, [pc, #64]	@ (80068f4 <prvCheckForValidListAndQueue+0x64>)
 80068b2:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80068b4:	4b12      	ldr	r3, [pc, #72]	@ (8006900 <prvCheckForValidListAndQueue+0x70>)
 80068b6:	4a10      	ldr	r2, [pc, #64]	@ (80068f8 <prvCheckForValidListAndQueue+0x68>)
 80068b8:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80068ba:	2300      	movs	r3, #0
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	4b11      	ldr	r3, [pc, #68]	@ (8006904 <prvCheckForValidListAndQueue+0x74>)
 80068c0:	4a11      	ldr	r2, [pc, #68]	@ (8006908 <prvCheckForValidListAndQueue+0x78>)
 80068c2:	210c      	movs	r1, #12
 80068c4:	200a      	movs	r0, #10
 80068c6:	f7fd facf 	bl	8003e68 <xQueueGenericCreateStatic>
 80068ca:	4603      	mov	r3, r0
 80068cc:	4a08      	ldr	r2, [pc, #32]	@ (80068f0 <prvCheckForValidListAndQueue+0x60>)
 80068ce:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80068d0:	4b07      	ldr	r3, [pc, #28]	@ (80068f0 <prvCheckForValidListAndQueue+0x60>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d005      	beq.n	80068e4 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80068d8:	4b05      	ldr	r3, [pc, #20]	@ (80068f0 <prvCheckForValidListAndQueue+0x60>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	490b      	ldr	r1, [pc, #44]	@ (800690c <prvCheckForValidListAndQueue+0x7c>)
 80068de:	4618      	mov	r0, r3
 80068e0:	f7fe f96c 	bl	8004bbc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80068e4:	f000 f9ac 	bl	8006c40 <vPortExitCritical>
    }
 80068e8:	bf00      	nop
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	24000ad0 	.word	0x24000ad0
 80068f4:	24000aa0 	.word	0x24000aa0
 80068f8:	24000ab4 	.word	0x24000ab4
 80068fc:	24000ac8 	.word	0x24000ac8
 8006900:	24000acc 	.word	0x24000acc
 8006904:	24000b54 	.word	0x24000b54
 8006908:	24000adc 	.word	0x24000adc
 800690c:	0800c28c 	.word	0x0800c28c

08006910 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	3b04      	subs	r3, #4
 8006920:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006928:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	3b04      	subs	r3, #4
 800692e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	f023 0201 	bic.w	r2, r3, #1
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	3b04      	subs	r3, #4
 800693e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8006940:	4a0c      	ldr	r2, [pc, #48]	@ (8006974 <pxPortInitialiseStack+0x64>)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	3b14      	subs	r3, #20
 800694a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800694c:	687a      	ldr	r2, [r7, #4]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	3b04      	subs	r3, #4
 8006956:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f06f 0202 	mvn.w	r2, #2
 800695e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	3b20      	subs	r3, #32
 8006964:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8006966:	68fb      	ldr	r3, [r7, #12]
}
 8006968:	4618      	mov	r0, r3
 800696a:	3714      	adds	r7, #20
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr
 8006974:	08006979 	.word	0x08006979

08006978 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006978:	b480      	push	{r7}
 800697a:	b085      	sub	sp, #20
 800697c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800697e:	2300      	movs	r3, #0
 8006980:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8006982:	4b15      	ldr	r3, [pc, #84]	@ (80069d8 <prvTaskExitError+0x60>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800698a:	d00d      	beq.n	80069a8 <prvTaskExitError+0x30>
    __asm volatile
 800698c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006990:	b672      	cpsid	i
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	b662      	cpsie	i
 80069a0:	60fb      	str	r3, [r7, #12]
}
 80069a2:	bf00      	nop
 80069a4:	bf00      	nop
 80069a6:	e7fd      	b.n	80069a4 <prvTaskExitError+0x2c>
    __asm volatile
 80069a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ac:	b672      	cpsid	i
 80069ae:	f383 8811 	msr	BASEPRI, r3
 80069b2:	f3bf 8f6f 	isb	sy
 80069b6:	f3bf 8f4f 	dsb	sy
 80069ba:	b662      	cpsie	i
 80069bc:	60bb      	str	r3, [r7, #8]
}
 80069be:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80069c0:	bf00      	nop
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d0fc      	beq.n	80069c2 <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80069c8:	bf00      	nop
 80069ca:	bf00      	nop
 80069cc:	3714      	adds	r7, #20
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	24000050 	.word	0x24000050
 80069dc:	00000000 	.word	0x00000000

080069e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80069e0:	4b07      	ldr	r3, [pc, #28]	@ (8006a00 <pxCurrentTCBConst2>)
 80069e2:	6819      	ldr	r1, [r3, #0]
 80069e4:	6808      	ldr	r0, [r1, #0]
 80069e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ea:	f380 8809 	msr	PSP, r0
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f04f 0000 	mov.w	r0, #0
 80069f6:	f380 8811 	msr	BASEPRI, r0
 80069fa:	4770      	bx	lr
 80069fc:	f3af 8000 	nop.w

08006a00 <pxCurrentTCBConst2>:
 8006a00:	240002d0 	.word	0x240002d0
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8006a04:	bf00      	nop
 8006a06:	bf00      	nop

08006a08 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8006a08:	4808      	ldr	r0, [pc, #32]	@ (8006a2c <prvPortStartFirstTask+0x24>)
 8006a0a:	6800      	ldr	r0, [r0, #0]
 8006a0c:	6800      	ldr	r0, [r0, #0]
 8006a0e:	f380 8808 	msr	MSP, r0
 8006a12:	f04f 0000 	mov.w	r0, #0
 8006a16:	f380 8814 	msr	CONTROL, r0
 8006a1a:	b662      	cpsie	i
 8006a1c:	b661      	cpsie	f
 8006a1e:	f3bf 8f4f 	dsb	sy
 8006a22:	f3bf 8f6f 	isb	sy
 8006a26:	df00      	svc	0
 8006a28:	bf00      	nop
 8006a2a:	0000      	.short	0x0000
 8006a2c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8006a30:	bf00      	nop
 8006a32:	bf00      	nop

08006a34 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b08a      	sub	sp, #40	@ 0x28
 8006a38:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8006a3a:	4b5c      	ldr	r3, [pc, #368]	@ (8006bac <xPortStartScheduler+0x178>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8006a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a42:	332c      	adds	r3, #44	@ 0x2c
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a5a      	ldr	r2, [pc, #360]	@ (8006bb0 <xPortStartScheduler+0x17c>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d00d      	beq.n	8006a68 <xPortStartScheduler+0x34>
    __asm volatile
 8006a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a50:	b672      	cpsid	i
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	b662      	cpsie	i
 8006a60:	61bb      	str	r3, [r7, #24]
}
 8006a62:	bf00      	nop
 8006a64:	bf00      	nop
 8006a66:	e7fd      	b.n	8006a64 <xPortStartScheduler+0x30>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8006a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a6a:	3338      	adds	r3, #56	@ 0x38
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a51      	ldr	r2, [pc, #324]	@ (8006bb4 <xPortStartScheduler+0x180>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d00d      	beq.n	8006a90 <xPortStartScheduler+0x5c>
    __asm volatile
 8006a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a78:	b672      	cpsid	i
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	b662      	cpsie	i
 8006a88:	61fb      	str	r3, [r7, #28]
}
 8006a8a:	bf00      	nop
 8006a8c:	bf00      	nop
 8006a8e:	e7fd      	b.n	8006a8c <xPortStartScheduler+0x58>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8006a90:	2300      	movs	r3, #0
 8006a92:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a94:	4b48      	ldr	r3, [pc, #288]	@ (8006bb8 <xPortStartScheduler+0x184>)
 8006a96:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8006a98:	6a3b      	ldr	r3, [r7, #32]
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006aa0:	6a3b      	ldr	r3, [r7, #32]
 8006aa2:	22ff      	movs	r2, #255	@ 0xff
 8006aa4:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006aa6:	6a3b      	ldr	r3, [r7, #32]
 8006aa8:	781b      	ldrb	r3, [r3, #0]
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006aae:	79fb      	ldrb	r3, [r7, #7]
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006ab6:	b2da      	uxtb	r2, r3
 8006ab8:	4b40      	ldr	r3, [pc, #256]	@ (8006bbc <xPortStartScheduler+0x188>)
 8006aba:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8006abc:	4b3f      	ldr	r3, [pc, #252]	@ (8006bbc <xPortStartScheduler+0x188>)
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d10d      	bne.n	8006ae0 <xPortStartScheduler+0xac>
    __asm volatile
 8006ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac8:	b672      	cpsid	i
 8006aca:	f383 8811 	msr	BASEPRI, r3
 8006ace:	f3bf 8f6f 	isb	sy
 8006ad2:	f3bf 8f4f 	dsb	sy
 8006ad6:	b662      	cpsie	i
 8006ad8:	617b      	str	r3, [r7, #20]
}
 8006ada:	bf00      	nop
 8006adc:	bf00      	nop
 8006ade:	e7fd      	b.n	8006adc <xPortStartScheduler+0xa8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8006ae0:	79fb      	ldrb	r3, [r7, #7]
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	43db      	mvns	r3, r3
 8006ae6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d015      	beq.n	8006b1a <xPortStartScheduler+0xe6>
    __asm volatile
 8006aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af2:	b672      	cpsid	i
 8006af4:	f383 8811 	msr	BASEPRI, r3
 8006af8:	f3bf 8f6f 	isb	sy
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	b662      	cpsie	i
 8006b02:	613b      	str	r3, [r7, #16]
}
 8006b04:	bf00      	nop
 8006b06:	bf00      	nop
 8006b08:	e7fd      	b.n	8006b06 <xPortStartScheduler+0xd2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006b10:	79fb      	ldrb	r3, [r7, #7]
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b1a:	79fb      	ldrb	r3, [r7, #7]
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b22:	2b80      	cmp	r3, #128	@ 0x80
 8006b24:	d0f1      	beq.n	8006b0a <xPortStartScheduler+0xd6>
        }

        if( ulImplementedPrioBits == 8 )
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	2b08      	cmp	r3, #8
 8006b2a:	d103      	bne.n	8006b34 <xPortStartScheduler+0x100>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8006b2c:	4b24      	ldr	r3, [pc, #144]	@ (8006bc0 <xPortStartScheduler+0x18c>)
 8006b2e:	2200      	movs	r2, #0
 8006b30:	601a      	str	r2, [r3, #0]
 8006b32:	e004      	b.n	8006b3e <xPortStartScheduler+0x10a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	f1c3 0307 	rsb	r3, r3, #7
 8006b3a:	4a21      	ldr	r2, [pc, #132]	@ (8006bc0 <xPortStartScheduler+0x18c>)
 8006b3c:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b3e:	4b20      	ldr	r3, [pc, #128]	@ (8006bc0 <xPortStartScheduler+0x18c>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	021b      	lsls	r3, r3, #8
 8006b44:	4a1e      	ldr	r2, [pc, #120]	@ (8006bc0 <xPortStartScheduler+0x18c>)
 8006b46:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b48:	4b1d      	ldr	r3, [pc, #116]	@ (8006bc0 <xPortStartScheduler+0x18c>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b50:	4a1b      	ldr	r2, [pc, #108]	@ (8006bc0 <xPortStartScheduler+0x18c>)
 8006b52:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8006b54:	7bfb      	ldrb	r3, [r7, #15]
 8006b56:	b2da      	uxtb	r2, r3
 8006b58:	6a3b      	ldr	r3, [r7, #32]
 8006b5a:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8006b5c:	4b19      	ldr	r3, [pc, #100]	@ (8006bc4 <xPortStartScheduler+0x190>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a18      	ldr	r2, [pc, #96]	@ (8006bc4 <xPortStartScheduler+0x190>)
 8006b62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b66:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8006b68:	4b16      	ldr	r3, [pc, #88]	@ (8006bc4 <xPortStartScheduler+0x190>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a15      	ldr	r2, [pc, #84]	@ (8006bc4 <xPortStartScheduler+0x190>)
 8006b6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b72:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8006b74:	4b14      	ldr	r3, [pc, #80]	@ (8006bc8 <xPortStartScheduler+0x194>)
 8006b76:	2200      	movs	r2, #0
 8006b78:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8006b7a:	f000 f8e9 	bl	8006d50 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8006b7e:	4b13      	ldr	r3, [pc, #76]	@ (8006bcc <xPortStartScheduler+0x198>)
 8006b80:	2200      	movs	r2, #0
 8006b82:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8006b84:	f000 f908 	bl	8006d98 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006b88:	4b11      	ldr	r3, [pc, #68]	@ (8006bd0 <xPortStartScheduler+0x19c>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a10      	ldr	r2, [pc, #64]	@ (8006bd0 <xPortStartScheduler+0x19c>)
 8006b8e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006b92:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8006b94:	f7ff ff38 	bl	8006a08 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8006b98:	f7fe fe36 	bl	8005808 <vTaskSwitchContext>
    prvTaskExitError();
 8006b9c:	f7ff feec 	bl	8006978 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3728      	adds	r7, #40	@ 0x28
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	e000ed08 	.word	0xe000ed08
 8006bb0:	080069e1 	.word	0x080069e1
 8006bb4:	08006ca1 	.word	0x08006ca1
 8006bb8:	e000e400 	.word	0xe000e400
 8006bbc:	24000ba4 	.word	0x24000ba4
 8006bc0:	24000ba8 	.word	0x24000ba8
 8006bc4:	e000ed20 	.word	0xe000ed20
 8006bc8:	e000ed1c 	.word	0xe000ed1c
 8006bcc:	24000050 	.word	0x24000050
 8006bd0:	e000ef34 	.word	0xe000ef34

08006bd4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
    __asm volatile
 8006bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bde:	b672      	cpsid	i
 8006be0:	f383 8811 	msr	BASEPRI, r3
 8006be4:	f3bf 8f6f 	isb	sy
 8006be8:	f3bf 8f4f 	dsb	sy
 8006bec:	b662      	cpsie	i
 8006bee:	607b      	str	r3, [r7, #4]
}
 8006bf0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8006bf2:	4b11      	ldr	r3, [pc, #68]	@ (8006c38 <vPortEnterCritical+0x64>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	4a0f      	ldr	r2, [pc, #60]	@ (8006c38 <vPortEnterCritical+0x64>)
 8006bfa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8006bfc:	4b0e      	ldr	r3, [pc, #56]	@ (8006c38 <vPortEnterCritical+0x64>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d112      	bne.n	8006c2a <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006c04:	4b0d      	ldr	r3, [pc, #52]	@ (8006c3c <vPortEnterCritical+0x68>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00d      	beq.n	8006c2a <vPortEnterCritical+0x56>
    __asm volatile
 8006c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c12:	b672      	cpsid	i
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	b662      	cpsie	i
 8006c22:	603b      	str	r3, [r7, #0]
}
 8006c24:	bf00      	nop
 8006c26:	bf00      	nop
 8006c28:	e7fd      	b.n	8006c26 <vPortEnterCritical+0x52>
    }
}
 8006c2a:	bf00      	nop
 8006c2c:	370c      	adds	r7, #12
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop
 8006c38:	24000050 	.word	0x24000050
 8006c3c:	e000ed04 	.word	0xe000ed04

08006c40 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8006c46:	4b13      	ldr	r3, [pc, #76]	@ (8006c94 <vPortExitCritical+0x54>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10d      	bne.n	8006c6a <vPortExitCritical+0x2a>
    __asm volatile
 8006c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c52:	b672      	cpsid	i
 8006c54:	f383 8811 	msr	BASEPRI, r3
 8006c58:	f3bf 8f6f 	isb	sy
 8006c5c:	f3bf 8f4f 	dsb	sy
 8006c60:	b662      	cpsie	i
 8006c62:	607b      	str	r3, [r7, #4]
}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop
 8006c68:	e7fd      	b.n	8006c66 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 8006c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8006c94 <vPortExitCritical+0x54>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	4a08      	ldr	r2, [pc, #32]	@ (8006c94 <vPortExitCritical+0x54>)
 8006c72:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8006c74:	4b07      	ldr	r3, [pc, #28]	@ (8006c94 <vPortExitCritical+0x54>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d105      	bne.n	8006c88 <vPortExitCritical+0x48>
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	603b      	str	r3, [r7, #0]
    __asm volatile
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	f383 8811 	msr	BASEPRI, r3
}
 8006c86:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr
 8006c94:	24000050 	.word	0x24000050
	...

08006ca0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8006ca0:	f3ef 8009 	mrs	r0, PSP
 8006ca4:	f3bf 8f6f 	isb	sy
 8006ca8:	4b15      	ldr	r3, [pc, #84]	@ (8006d00 <pxCurrentTCBConst>)
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	f01e 0f10 	tst.w	lr, #16
 8006cb0:	bf08      	it	eq
 8006cb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006cb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cba:	6010      	str	r0, [r2, #0]
 8006cbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006cc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006cc4:	b672      	cpsid	i
 8006cc6:	f380 8811 	msr	BASEPRI, r0
 8006cca:	f3bf 8f4f 	dsb	sy
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	b662      	cpsie	i
 8006cd4:	f7fe fd98 	bl	8005808 <vTaskSwitchContext>
 8006cd8:	f04f 0000 	mov.w	r0, #0
 8006cdc:	f380 8811 	msr	BASEPRI, r0
 8006ce0:	bc09      	pop	{r0, r3}
 8006ce2:	6819      	ldr	r1, [r3, #0]
 8006ce4:	6808      	ldr	r0, [r1, #0]
 8006ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cea:	f01e 0f10 	tst.w	lr, #16
 8006cee:	bf08      	it	eq
 8006cf0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006cf4:	f380 8809 	msr	PSP, r0
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	4770      	bx	lr
 8006cfe:	bf00      	nop

08006d00 <pxCurrentTCBConst>:
 8006d00:	240002d0 	.word	0x240002d0
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop

08006d08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
    __asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	b672      	cpsid	i
 8006d14:	f383 8811 	msr	BASEPRI, r3
 8006d18:	f3bf 8f6f 	isb	sy
 8006d1c:	f3bf 8f4f 	dsb	sy
 8006d20:	b662      	cpsie	i
 8006d22:	607b      	str	r3, [r7, #4]
}
 8006d24:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006d26:	f7fe fc53 	bl	80055d0 <xTaskIncrementTick>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d003      	beq.n	8006d38 <xPortSysTickHandler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006d30:	4b06      	ldr	r3, [pc, #24]	@ (8006d4c <xPortSysTickHandler+0x44>)
 8006d32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d36:	601a      	str	r2, [r3, #0]
 8006d38:	2300      	movs	r3, #0
 8006d3a:	603b      	str	r3, [r7, #0]
    __asm volatile
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	f383 8811 	msr	BASEPRI, r3
}
 8006d42:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8006d44:	bf00      	nop
 8006d46:	3708      	adds	r7, #8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	e000ed04 	.word	0xe000ed04

08006d50 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8006d50:	b480      	push	{r7}
 8006d52:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006d54:	4b0b      	ldr	r3, [pc, #44]	@ (8006d84 <vPortSetupTimerInterrupt+0x34>)
 8006d56:	2200      	movs	r2, #0
 8006d58:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d88 <vPortSetupTimerInterrupt+0x38>)
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006d60:	4b0a      	ldr	r3, [pc, #40]	@ (8006d8c <vPortSetupTimerInterrupt+0x3c>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a0a      	ldr	r2, [pc, #40]	@ (8006d90 <vPortSetupTimerInterrupt+0x40>)
 8006d66:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6a:	099b      	lsrs	r3, r3, #6
 8006d6c:	4a09      	ldr	r2, [pc, #36]	@ (8006d94 <vPortSetupTimerInterrupt+0x44>)
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d72:	4b04      	ldr	r3, [pc, #16]	@ (8006d84 <vPortSetupTimerInterrupt+0x34>)
 8006d74:	2207      	movs	r2, #7
 8006d76:	601a      	str	r2, [r3, #0]
}
 8006d78:	bf00      	nop
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr
 8006d82:	bf00      	nop
 8006d84:	e000e010 	.word	0xe000e010
 8006d88:	e000e018 	.word	0xe000e018
 8006d8c:	24000000 	.word	0x24000000
 8006d90:	10624dd3 	.word	0x10624dd3
 8006d94:	e000e014 	.word	0xe000e014

08006d98 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006d98:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006da8 <vPortEnableVFP+0x10>
 8006d9c:	6801      	ldr	r1, [r0, #0]
 8006d9e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006da2:	6001      	str	r1, [r0, #0]
 8006da4:	4770      	bx	lr
 8006da6:	0000      	.short	0x0000
 8006da8:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8006dac:	bf00      	nop
 8006dae:	bf00      	nop

08006db0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8006db6:	f3ef 8305 	mrs	r3, IPSR
 8006dba:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2b0f      	cmp	r3, #15
 8006dc0:	d917      	bls.n	8006df2 <vPortValidateInterruptPriority+0x42>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006dc2:	4a1a      	ldr	r2, [pc, #104]	@ (8006e2c <vPortValidateInterruptPriority+0x7c>)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006dcc:	4b18      	ldr	r3, [pc, #96]	@ (8006e30 <vPortValidateInterruptPriority+0x80>)
 8006dce:	781b      	ldrb	r3, [r3, #0]
 8006dd0:	7afa      	ldrb	r2, [r7, #11]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d20d      	bcs.n	8006df2 <vPortValidateInterruptPriority+0x42>
    __asm volatile
 8006dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dda:	b672      	cpsid	i
 8006ddc:	f383 8811 	msr	BASEPRI, r3
 8006de0:	f3bf 8f6f 	isb	sy
 8006de4:	f3bf 8f4f 	dsb	sy
 8006de8:	b662      	cpsie	i
 8006dea:	607b      	str	r3, [r7, #4]
}
 8006dec:	bf00      	nop
 8006dee:	bf00      	nop
 8006df0:	e7fd      	b.n	8006dee <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006df2:	4b10      	ldr	r3, [pc, #64]	@ (8006e34 <vPortValidateInterruptPriority+0x84>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8006e38 <vPortValidateInterruptPriority+0x88>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d90d      	bls.n	8006e1e <vPortValidateInterruptPriority+0x6e>
    __asm volatile
 8006e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e06:	b672      	cpsid	i
 8006e08:	f383 8811 	msr	BASEPRI, r3
 8006e0c:	f3bf 8f6f 	isb	sy
 8006e10:	f3bf 8f4f 	dsb	sy
 8006e14:	b662      	cpsie	i
 8006e16:	603b      	str	r3, [r7, #0]
}
 8006e18:	bf00      	nop
 8006e1a:	bf00      	nop
 8006e1c:	e7fd      	b.n	8006e1a <vPortValidateInterruptPriority+0x6a>
    }
 8006e1e:	bf00      	nop
 8006e20:	3714      	adds	r7, #20
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	e000e3f0 	.word	0xe000e3f0
 8006e30:	24000ba4 	.word	0x24000ba4
 8006e34:	e000ed0c 	.word	0xe000ed0c
 8006e38:	24000ba8 	.word	0x24000ba8

08006e3c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b08e      	sub	sp, #56	@ 0x38
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8006e44:	2300      	movs	r3, #0
 8006e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d022      	beq.n	8006e94 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8006e4e:	2308      	movs	r3, #8
 8006e50:	43db      	mvns	r3, r3
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d81b      	bhi.n	8006e90 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8006e58:	2208      	movs	r2, #8
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f003 0307 	and.w	r3, r3, #7
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d014      	beq.n	8006e94 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f003 0307 	and.w	r3, r3, #7
 8006e70:	f1c3 0308 	rsb	r3, r3, #8
 8006e74:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8006e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e78:	43db      	mvns	r3, r3
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d804      	bhi.n	8006e8a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e84:	4413      	add	r3, r2
 8006e86:	607b      	str	r3, [r7, #4]
 8006e88:	e004      	b.n	8006e94 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	607b      	str	r3, [r7, #4]
 8006e8e:	e001      	b.n	8006e94 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8006e90:	2300      	movs	r3, #0
 8006e92:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8006e94:	f7fe fa56 	bl	8005344 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8006e98:	4b80      	ldr	r3, [pc, #512]	@ (800709c <pvPortMalloc+0x260>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d101      	bne.n	8006ea4 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8006ea0:	f000 f986 	bl	80071b0 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f2c0 80de 	blt.w	8007068 <pvPortMalloc+0x22c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	f000 80da 	beq.w	8007068 <pvPortMalloc+0x22c>
 8006eb4:	4b7a      	ldr	r3, [pc, #488]	@ (80070a0 <pvPortMalloc+0x264>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	f200 80d4 	bhi.w	8007068 <pvPortMalloc+0x22c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006ec0:	4b78      	ldr	r3, [pc, #480]	@ (80070a4 <pvPortMalloc+0x268>)
 8006ec2:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8006ec4:	4b77      	ldr	r3, [pc, #476]	@ (80070a4 <pvPortMalloc+0x268>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8006eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ecc:	4a76      	ldr	r2, [pc, #472]	@ (80070a8 <pvPortMalloc+0x26c>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d305      	bcc.n	8006ede <pvPortMalloc+0xa2>
 8006ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ed4:	4a75      	ldr	r2, [pc, #468]	@ (80070ac <pvPortMalloc+0x270>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d801      	bhi.n	8006ede <pvPortMalloc+0xa2>
 8006eda:	2301      	movs	r3, #1
 8006edc:	e000      	b.n	8006ee0 <pvPortMalloc+0xa4>
 8006ede:	2300      	movs	r3, #0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d12d      	bne.n	8006f40 <pvPortMalloc+0x104>
    __asm volatile
 8006ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee8:	b672      	cpsid	i
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	b662      	cpsie	i
 8006ef8:	623b      	str	r3, [r7, #32]
}
 8006efa:	bf00      	nop
 8006efc:	bf00      	nop
 8006efe:	e7fd      	b.n	8006efc <pvPortMalloc+0xc0>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8006f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f02:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8006f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8006f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f0c:	4a66      	ldr	r2, [pc, #408]	@ (80070a8 <pvPortMalloc+0x26c>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d305      	bcc.n	8006f1e <pvPortMalloc+0xe2>
 8006f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f14:	4a65      	ldr	r2, [pc, #404]	@ (80070ac <pvPortMalloc+0x270>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d801      	bhi.n	8006f1e <pvPortMalloc+0xe2>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e000      	b.n	8006f20 <pvPortMalloc+0xe4>
 8006f1e:	2300      	movs	r3, #0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10d      	bne.n	8006f40 <pvPortMalloc+0x104>
    __asm volatile
 8006f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f28:	b672      	cpsid	i
 8006f2a:	f383 8811 	msr	BASEPRI, r3
 8006f2e:	f3bf 8f6f 	isb	sy
 8006f32:	f3bf 8f4f 	dsb	sy
 8006f36:	b662      	cpsie	i
 8006f38:	61fb      	str	r3, [r7, #28]
}
 8006f3a:	bf00      	nop
 8006f3c:	bf00      	nop
 8006f3e:	e7fd      	b.n	8006f3c <pvPortMalloc+0x100>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8006f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d903      	bls.n	8006f52 <pvPortMalloc+0x116>
 8006f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1d6      	bne.n	8006f00 <pvPortMalloc+0xc4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8006f52:	4b52      	ldr	r3, [pc, #328]	@ (800709c <pvPortMalloc+0x260>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	f000 8085 	beq.w	8007068 <pvPortMalloc+0x22c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8006f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2208      	movs	r2, #8
 8006f64:	4413      	add	r3, r2
 8006f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8006f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f6a:	4a4f      	ldr	r2, [pc, #316]	@ (80070a8 <pvPortMalloc+0x26c>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d305      	bcc.n	8006f7c <pvPortMalloc+0x140>
 8006f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f72:	4a4e      	ldr	r2, [pc, #312]	@ (80070ac <pvPortMalloc+0x270>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d801      	bhi.n	8006f7c <pvPortMalloc+0x140>
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e000      	b.n	8006f7e <pvPortMalloc+0x142>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d10d      	bne.n	8006f9e <pvPortMalloc+0x162>
    __asm volatile
 8006f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f86:	b672      	cpsid	i
 8006f88:	f383 8811 	msr	BASEPRI, r3
 8006f8c:	f3bf 8f6f 	isb	sy
 8006f90:	f3bf 8f4f 	dsb	sy
 8006f94:	b662      	cpsie	i
 8006f96:	61bb      	str	r3, [r7, #24]
}
 8006f98:	bf00      	nop
 8006f9a:	bf00      	nop
 8006f9c:	e7fd      	b.n	8006f9a <pvPortMalloc+0x15e>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa4:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8006fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d90d      	bls.n	8006fcc <pvPortMalloc+0x190>
    __asm volatile
 8006fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb4:	b672      	cpsid	i
 8006fb6:	f383 8811 	msr	BASEPRI, r3
 8006fba:	f3bf 8f6f 	isb	sy
 8006fbe:	f3bf 8f4f 	dsb	sy
 8006fc2:	b662      	cpsie	i
 8006fc4:	617b      	str	r3, [r7, #20]
}
 8006fc6:	bf00      	nop
 8006fc8:	bf00      	nop
 8006fca:	e7fd      	b.n	8006fc8 <pvPortMalloc+0x18c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006fcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fce:	685a      	ldr	r2, [r3, #4]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	1ad2      	subs	r2, r2, r3
 8006fd4:	2308      	movs	r3, #8
 8006fd6:	005b      	lsls	r3, r3, #1
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d926      	bls.n	800702a <pvPortMalloc+0x1ee>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006fdc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe6:	f003 0307 	and.w	r3, r3, #7
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d00d      	beq.n	800700a <pvPortMalloc+0x1ce>
    __asm volatile
 8006fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff2:	b672      	cpsid	i
 8006ff4:	f383 8811 	msr	BASEPRI, r3
 8006ff8:	f3bf 8f6f 	isb	sy
 8006ffc:	f3bf 8f4f 	dsb	sy
 8007000:	b662      	cpsie	i
 8007002:	613b      	str	r3, [r7, #16]
}
 8007004:	bf00      	nop
 8007006:	bf00      	nop
 8007008:	e7fd      	b.n	8007006 <pvPortMalloc+0x1ca>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800700a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800700c:	685a      	ldr	r2, [r3, #4]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	1ad2      	subs	r2, r2, r3
 8007012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007014:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8007016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800701c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007022:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8007024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007028:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800702a:	4b1d      	ldr	r3, [pc, #116]	@ (80070a0 <pvPortMalloc+0x264>)
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	1ad3      	subs	r3, r2, r3
 8007034:	4a1a      	ldr	r2, [pc, #104]	@ (80070a0 <pvPortMalloc+0x264>)
 8007036:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007038:	4b19      	ldr	r3, [pc, #100]	@ (80070a0 <pvPortMalloc+0x264>)
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	4b1c      	ldr	r3, [pc, #112]	@ (80070b0 <pvPortMalloc+0x274>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	429a      	cmp	r2, r3
 8007042:	d203      	bcs.n	800704c <pvPortMalloc+0x210>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007044:	4b16      	ldr	r3, [pc, #88]	@ (80070a0 <pvPortMalloc+0x264>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a19      	ldr	r2, [pc, #100]	@ (80070b0 <pvPortMalloc+0x274>)
 800704a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800704c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007056:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8007058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800705a:	2200      	movs	r2, #0
 800705c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800705e:	4b15      	ldr	r3, [pc, #84]	@ (80070b4 <pvPortMalloc+0x278>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	3301      	adds	r3, #1
 8007064:	4a13      	ldr	r2, [pc, #76]	@ (80070b4 <pvPortMalloc+0x278>)
 8007066:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8007068:	f7fe f97a 	bl	8005360 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800706c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800706e:	f003 0307 	and.w	r3, r3, #7
 8007072:	2b00      	cmp	r3, #0
 8007074:	d00d      	beq.n	8007092 <pvPortMalloc+0x256>
    __asm volatile
 8007076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800707a:	b672      	cpsid	i
 800707c:	f383 8811 	msr	BASEPRI, r3
 8007080:	f3bf 8f6f 	isb	sy
 8007084:	f3bf 8f4f 	dsb	sy
 8007088:	b662      	cpsie	i
 800708a:	60fb      	str	r3, [r7, #12]
}
 800708c:	bf00      	nop
 800708e:	bf00      	nop
 8007090:	e7fd      	b.n	800708e <pvPortMalloc+0x252>
    return pvReturn;
 8007092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8007094:	4618      	mov	r0, r3
 8007096:	3738      	adds	r7, #56	@ 0x38
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}
 800709c:	24040bb4 	.word	0x24040bb4
 80070a0:	24040bb8 	.word	0x24040bb8
 80070a4:	24040bac 	.word	0x24040bac
 80070a8:	24000bac 	.word	0x24000bac
 80070ac:	24040bab 	.word	0x24040bab
 80070b0:	24040bbc 	.word	0x24040bbc
 80070b4:	24040bc0 	.word	0x24040bc0

080070b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b088      	sub	sp, #32
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d066      	beq.n	8007198 <vPortFree+0xe0>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80070ca:	2308      	movs	r3, #8
 80070cc:	425b      	negs	r3, r3
 80070ce:	69fa      	ldr	r2, [r7, #28]
 80070d0:	4413      	add	r3, r2
 80070d2:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	4a31      	ldr	r2, [pc, #196]	@ (80071a0 <vPortFree+0xe8>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d305      	bcc.n	80070ec <vPortFree+0x34>
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	4a30      	ldr	r2, [pc, #192]	@ (80071a4 <vPortFree+0xec>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d801      	bhi.n	80070ec <vPortFree+0x34>
 80070e8:	2301      	movs	r3, #1
 80070ea:	e000      	b.n	80070ee <vPortFree+0x36>
 80070ec:	2300      	movs	r3, #0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d10d      	bne.n	800710e <vPortFree+0x56>
    __asm volatile
 80070f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f6:	b672      	cpsid	i
 80070f8:	f383 8811 	msr	BASEPRI, r3
 80070fc:	f3bf 8f6f 	isb	sy
 8007100:	f3bf 8f4f 	dsb	sy
 8007104:	b662      	cpsie	i
 8007106:	617b      	str	r3, [r7, #20]
}
 8007108:	bf00      	nop
 800710a:	bf00      	nop
 800710c:	e7fd      	b.n	800710a <vPortFree+0x52>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	db0d      	blt.n	8007132 <vPortFree+0x7a>
    __asm volatile
 8007116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711a:	b672      	cpsid	i
 800711c:	f383 8811 	msr	BASEPRI, r3
 8007120:	f3bf 8f6f 	isb	sy
 8007124:	f3bf 8f4f 	dsb	sy
 8007128:	b662      	cpsie	i
 800712a:	613b      	str	r3, [r7, #16]
}
 800712c:	bf00      	nop
 800712e:	bf00      	nop
 8007130:	e7fd      	b.n	800712e <vPortFree+0x76>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00d      	beq.n	8007156 <vPortFree+0x9e>
    __asm volatile
 800713a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713e:	b672      	cpsid	i
 8007140:	f383 8811 	msr	BASEPRI, r3
 8007144:	f3bf 8f6f 	isb	sy
 8007148:	f3bf 8f4f 	dsb	sy
 800714c:	b662      	cpsie	i
 800714e:	60fb      	str	r3, [r7, #12]
}
 8007150:	bf00      	nop
 8007152:	bf00      	nop
 8007154:	e7fd      	b.n	8007152 <vPortFree+0x9a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	2b00      	cmp	r3, #0
 800715c:	da1c      	bge.n	8007198 <vPortFree+0xe0>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d118      	bne.n	8007198 <vPortFree+0xe0>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8007172:	f7fe f8e7 	bl	8005344 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	685a      	ldr	r2, [r3, #4]
 800717a:	4b0b      	ldr	r3, [pc, #44]	@ (80071a8 <vPortFree+0xf0>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4413      	add	r3, r2
 8007180:	4a09      	ldr	r2, [pc, #36]	@ (80071a8 <vPortFree+0xf0>)
 8007182:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007184:	69b8      	ldr	r0, [r7, #24]
 8007186:	f000 f86d 	bl	8007264 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800718a:	4b08      	ldr	r3, [pc, #32]	@ (80071ac <vPortFree+0xf4>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	3301      	adds	r3, #1
 8007190:	4a06      	ldr	r2, [pc, #24]	@ (80071ac <vPortFree+0xf4>)
 8007192:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8007194:	f7fe f8e4 	bl	8005360 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8007198:	bf00      	nop
 800719a:	3720      	adds	r7, #32
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	24000bac 	.word	0x24000bac
 80071a4:	24040bab 	.word	0x24040bab
 80071a8:	24040bb8 	.word	0x24040bb8
 80071ac:	24040bc4 	.word	0x24040bc4

080071b0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80071b0:	b480      	push	{r7}
 80071b2:	b085      	sub	sp, #20
 80071b4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80071b6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80071ba:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80071bc:	4b24      	ldr	r3, [pc, #144]	@ (8007250 <prvHeapInit+0xa0>)
 80071be:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f003 0307 	and.w	r3, r3, #7
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00c      	beq.n	80071e4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	3307      	adds	r3, #7
 80071ce:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f023 0307 	bic.w	r3, r3, #7
 80071d6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	1ad3      	subs	r3, r2, r3
 80071de:	4a1c      	ldr	r2, [pc, #112]	@ (8007250 <prvHeapInit+0xa0>)
 80071e0:	4413      	add	r3, r2
 80071e2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	4a1b      	ldr	r2, [pc, #108]	@ (8007254 <prvHeapInit+0xa4>)
 80071e8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80071ea:	4b1a      	ldr	r3, [pc, #104]	@ (8007254 <prvHeapInit+0xa4>)
 80071ec:	2200      	movs	r2, #0
 80071ee:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	4413      	add	r3, r2
 80071f6:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80071f8:	2208      	movs	r2, #8
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	1a9b      	subs	r3, r3, r2
 80071fe:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f023 0307 	bic.w	r3, r3, #7
 8007206:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a13      	ldr	r2, [pc, #76]	@ (8007258 <prvHeapInit+0xa8>)
 800720c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800720e:	4b12      	ldr	r3, [pc, #72]	@ (8007258 <prvHeapInit+0xa8>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	2200      	movs	r2, #0
 8007214:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8007216:	4b10      	ldr	r3, [pc, #64]	@ (8007258 <prvHeapInit+0xa8>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2200      	movs	r2, #0
 800721c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	1ad2      	subs	r2, r2, r3
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800722c:	4b0a      	ldr	r3, [pc, #40]	@ (8007258 <prvHeapInit+0xa8>)
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	4a08      	ldr	r2, [pc, #32]	@ (800725c <prvHeapInit+0xac>)
 800723a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	4a07      	ldr	r2, [pc, #28]	@ (8007260 <prvHeapInit+0xb0>)
 8007242:	6013      	str	r3, [r2, #0]
}
 8007244:	bf00      	nop
 8007246:	3714      	adds	r7, #20
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr
 8007250:	24000bac 	.word	0x24000bac
 8007254:	24040bac 	.word	0x24040bac
 8007258:	24040bb4 	.word	0x24040bb4
 800725c:	24040bbc 	.word	0x24040bbc
 8007260:	24040bb8 	.word	0x24040bb8

08007264 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8007264:	b480      	push	{r7}
 8007266:	b087      	sub	sp, #28
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800726c:	4b37      	ldr	r3, [pc, #220]	@ (800734c <prvInsertBlockIntoFreeList+0xe8>)
 800726e:	617b      	str	r3, [r7, #20]
 8007270:	e002      	b.n	8007278 <prvInsertBlockIntoFreeList+0x14>
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	617b      	str	r3, [r7, #20]
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	687a      	ldr	r2, [r7, #4]
 800727e:	429a      	cmp	r2, r3
 8007280:	d8f7      	bhi.n	8007272 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	4a31      	ldr	r2, [pc, #196]	@ (800734c <prvInsertBlockIntoFreeList+0xe8>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d01a      	beq.n	80072c0 <prvInsertBlockIntoFreeList+0x5c>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	4a30      	ldr	r2, [pc, #192]	@ (8007350 <prvInsertBlockIntoFreeList+0xec>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d305      	bcc.n	800729e <prvInsertBlockIntoFreeList+0x3a>
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	4a2f      	ldr	r2, [pc, #188]	@ (8007354 <prvInsertBlockIntoFreeList+0xf0>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d801      	bhi.n	800729e <prvInsertBlockIntoFreeList+0x3a>
 800729a:	2301      	movs	r3, #1
 800729c:	e000      	b.n	80072a0 <prvInsertBlockIntoFreeList+0x3c>
 800729e:	2300      	movs	r3, #0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10d      	bne.n	80072c0 <prvInsertBlockIntoFreeList+0x5c>
    __asm volatile
 80072a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072a8:	b672      	cpsid	i
 80072aa:	f383 8811 	msr	BASEPRI, r3
 80072ae:	f3bf 8f6f 	isb	sy
 80072b2:	f3bf 8f4f 	dsb	sy
 80072b6:	b662      	cpsie	i
 80072b8:	60fb      	str	r3, [r7, #12]
}
 80072ba:	bf00      	nop
 80072bc:	bf00      	nop
 80072be:	e7fd      	b.n	80072bc <prvInsertBlockIntoFreeList+0x58>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	693a      	ldr	r2, [r7, #16]
 80072ca:	4413      	add	r3, r2
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	429a      	cmp	r2, r3
 80072d0:	d108      	bne.n	80072e4 <prvInsertBlockIntoFreeList+0x80>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	685a      	ldr	r2, [r3, #4]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	441a      	add	r2, r3
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	693a      	ldr	r2, [r7, #16]
 80072ee:	441a      	add	r2, r3
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d118      	bne.n	800732a <prvInsertBlockIntoFreeList+0xc6>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	4b16      	ldr	r3, [pc, #88]	@ (8007358 <prvInsertBlockIntoFreeList+0xf4>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	429a      	cmp	r2, r3
 8007302:	d00d      	beq.n	8007320 <prvInsertBlockIntoFreeList+0xbc>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	685a      	ldr	r2, [r3, #4]
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	441a      	add	r2, r3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	e008      	b.n	8007332 <prvInsertBlockIntoFreeList+0xce>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8007320:	4b0d      	ldr	r3, [pc, #52]	@ (8007358 <prvInsertBlockIntoFreeList+0xf4>)
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	601a      	str	r2, [r3, #0]
 8007328:	e003      	b.n	8007332 <prvInsertBlockIntoFreeList+0xce>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	429a      	cmp	r2, r3
 8007338:	d002      	beq.n	8007340 <prvInsertBlockIntoFreeList+0xdc>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8007340:	bf00      	nop
 8007342:	371c      	adds	r7, #28
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr
 800734c:	24040bac 	.word	0x24040bac
 8007350:	24000bac 	.word	0x24000bac
 8007354:	24040bab 	.word	0x24040bab
 8007358:	24040bb4 	.word	0x24040bb4

0800735c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007362:	2003      	movs	r0, #3
 8007364:	f000 f95c 	bl	8007620 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007368:	f001 fd18 	bl	8008d9c <HAL_RCC_GetSysClockFreq>
 800736c:	4602      	mov	r2, r0
 800736e:	4b15      	ldr	r3, [pc, #84]	@ (80073c4 <HAL_Init+0x68>)
 8007370:	699b      	ldr	r3, [r3, #24]
 8007372:	0a1b      	lsrs	r3, r3, #8
 8007374:	f003 030f 	and.w	r3, r3, #15
 8007378:	4913      	ldr	r1, [pc, #76]	@ (80073c8 <HAL_Init+0x6c>)
 800737a:	5ccb      	ldrb	r3, [r1, r3]
 800737c:	f003 031f 	and.w	r3, r3, #31
 8007380:	fa22 f303 	lsr.w	r3, r2, r3
 8007384:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007386:	4b0f      	ldr	r3, [pc, #60]	@ (80073c4 <HAL_Init+0x68>)
 8007388:	699b      	ldr	r3, [r3, #24]
 800738a:	f003 030f 	and.w	r3, r3, #15
 800738e:	4a0e      	ldr	r2, [pc, #56]	@ (80073c8 <HAL_Init+0x6c>)
 8007390:	5cd3      	ldrb	r3, [r2, r3]
 8007392:	f003 031f 	and.w	r3, r3, #31
 8007396:	687a      	ldr	r2, [r7, #4]
 8007398:	fa22 f303 	lsr.w	r3, r2, r3
 800739c:	4a0b      	ldr	r2, [pc, #44]	@ (80073cc <HAL_Init+0x70>)
 800739e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80073a0:	4a0b      	ldr	r2, [pc, #44]	@ (80073d0 <HAL_Init+0x74>)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80073a6:	200f      	movs	r0, #15
 80073a8:	f000 f814 	bl	80073d4 <HAL_InitTick>
 80073ac:	4603      	mov	r3, r0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d001      	beq.n	80073b6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	e002      	b.n	80073bc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80073b6:	f7f9 ff27 	bl	8001208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3708      	adds	r7, #8
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}
 80073c4:	58024400 	.word	0x58024400
 80073c8:	0800c2e0 	.word	0x0800c2e0
 80073cc:	24000004 	.word	0x24000004
 80073d0:	24000000 	.word	0x24000000

080073d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b082      	sub	sp, #8
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80073dc:	4b15      	ldr	r3, [pc, #84]	@ (8007434 <HAL_InitTick+0x60>)
 80073de:	781b      	ldrb	r3, [r3, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d101      	bne.n	80073e8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	e021      	b.n	800742c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80073e8:	4b13      	ldr	r3, [pc, #76]	@ (8007438 <HAL_InitTick+0x64>)
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	4b11      	ldr	r3, [pc, #68]	@ (8007434 <HAL_InitTick+0x60>)
 80073ee:	781b      	ldrb	r3, [r3, #0]
 80073f0:	4619      	mov	r1, r3
 80073f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80073f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80073fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80073fe:	4618      	mov	r0, r3
 8007400:	f000 f941 	bl	8007686 <HAL_SYSTICK_Config>
 8007404:	4603      	mov	r3, r0
 8007406:	2b00      	cmp	r3, #0
 8007408:	d001      	beq.n	800740e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	e00e      	b.n	800742c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2b0f      	cmp	r3, #15
 8007412:	d80a      	bhi.n	800742a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007414:	2200      	movs	r2, #0
 8007416:	6879      	ldr	r1, [r7, #4]
 8007418:	f04f 30ff 	mov.w	r0, #4294967295
 800741c:	f000 f90b 	bl	8007636 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007420:	4a06      	ldr	r2, [pc, #24]	@ (800743c <HAL_InitTick+0x68>)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007426:	2300      	movs	r3, #0
 8007428:	e000      	b.n	800742c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
}
 800742c:	4618      	mov	r0, r3
 800742e:	3708      	adds	r7, #8
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	24000058 	.word	0x24000058
 8007438:	24000000 	.word	0x24000000
 800743c:	24000054 	.word	0x24000054

08007440 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007440:	b480      	push	{r7}
 8007442:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007444:	4b06      	ldr	r3, [pc, #24]	@ (8007460 <HAL_IncTick+0x20>)
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	461a      	mov	r2, r3
 800744a:	4b06      	ldr	r3, [pc, #24]	@ (8007464 <HAL_IncTick+0x24>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4413      	add	r3, r2
 8007450:	4a04      	ldr	r2, [pc, #16]	@ (8007464 <HAL_IncTick+0x24>)
 8007452:	6013      	str	r3, [r2, #0]
}
 8007454:	bf00      	nop
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	24000058 	.word	0x24000058
 8007464:	24040bc8 	.word	0x24040bc8

08007468 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007468:	b480      	push	{r7}
 800746a:	af00      	add	r7, sp, #0
  return uwTick;
 800746c:	4b03      	ldr	r3, [pc, #12]	@ (800747c <HAL_GetTick+0x14>)
 800746e:	681b      	ldr	r3, [r3, #0]
}
 8007470:	4618      	mov	r0, r3
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	24040bc8 	.word	0x24040bc8

08007480 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007480:	b480      	push	{r7}
 8007482:	b085      	sub	sp, #20
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f003 0307 	and.w	r3, r3, #7
 800748e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007490:	4b0b      	ldr	r3, [pc, #44]	@ (80074c0 <__NVIC_SetPriorityGrouping+0x40>)
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007496:	68ba      	ldr	r2, [r7, #8]
 8007498:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800749c:	4013      	ands	r3, r2
 800749e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80074a8:	4b06      	ldr	r3, [pc, #24]	@ (80074c4 <__NVIC_SetPriorityGrouping+0x44>)
 80074aa:	4313      	orrs	r3, r2
 80074ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80074ae:	4a04      	ldr	r2, [pc, #16]	@ (80074c0 <__NVIC_SetPriorityGrouping+0x40>)
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	60d3      	str	r3, [r2, #12]
}
 80074b4:	bf00      	nop
 80074b6:	3714      	adds	r7, #20
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr
 80074c0:	e000ed00 	.word	0xe000ed00
 80074c4:	05fa0000 	.word	0x05fa0000

080074c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80074c8:	b480      	push	{r7}
 80074ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80074cc:	4b04      	ldr	r3, [pc, #16]	@ (80074e0 <__NVIC_GetPriorityGrouping+0x18>)
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	0a1b      	lsrs	r3, r3, #8
 80074d2:	f003 0307 	and.w	r3, r3, #7
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	e000ed00 	.word	0xe000ed00

080074e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	4603      	mov	r3, r0
 80074ec:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80074ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	db0b      	blt.n	800750e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80074f6:	88fb      	ldrh	r3, [r7, #6]
 80074f8:	f003 021f 	and.w	r2, r3, #31
 80074fc:	4907      	ldr	r1, [pc, #28]	@ (800751c <__NVIC_EnableIRQ+0x38>)
 80074fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007502:	095b      	lsrs	r3, r3, #5
 8007504:	2001      	movs	r0, #1
 8007506:	fa00 f202 	lsl.w	r2, r0, r2
 800750a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800750e:	bf00      	nop
 8007510:	370c      	adds	r7, #12
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr
 800751a:	bf00      	nop
 800751c:	e000e100 	.word	0xe000e100

08007520 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	4603      	mov	r3, r0
 8007528:	6039      	str	r1, [r7, #0]
 800752a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800752c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007530:	2b00      	cmp	r3, #0
 8007532:	db0a      	blt.n	800754a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	b2da      	uxtb	r2, r3
 8007538:	490c      	ldr	r1, [pc, #48]	@ (800756c <__NVIC_SetPriority+0x4c>)
 800753a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800753e:	0112      	lsls	r2, r2, #4
 8007540:	b2d2      	uxtb	r2, r2
 8007542:	440b      	add	r3, r1
 8007544:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007548:	e00a      	b.n	8007560 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	b2da      	uxtb	r2, r3
 800754e:	4908      	ldr	r1, [pc, #32]	@ (8007570 <__NVIC_SetPriority+0x50>)
 8007550:	88fb      	ldrh	r3, [r7, #6]
 8007552:	f003 030f 	and.w	r3, r3, #15
 8007556:	3b04      	subs	r3, #4
 8007558:	0112      	lsls	r2, r2, #4
 800755a:	b2d2      	uxtb	r2, r2
 800755c:	440b      	add	r3, r1
 800755e:	761a      	strb	r2, [r3, #24]
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	e000e100 	.word	0xe000e100
 8007570:	e000ed00 	.word	0xe000ed00

08007574 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007574:	b480      	push	{r7}
 8007576:	b089      	sub	sp, #36	@ 0x24
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	f003 0307 	and.w	r3, r3, #7
 8007586:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	f1c3 0307 	rsb	r3, r3, #7
 800758e:	2b04      	cmp	r3, #4
 8007590:	bf28      	it	cs
 8007592:	2304      	movcs	r3, #4
 8007594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007596:	69fb      	ldr	r3, [r7, #28]
 8007598:	3304      	adds	r3, #4
 800759a:	2b06      	cmp	r3, #6
 800759c:	d902      	bls.n	80075a4 <NVIC_EncodePriority+0x30>
 800759e:	69fb      	ldr	r3, [r7, #28]
 80075a0:	3b03      	subs	r3, #3
 80075a2:	e000      	b.n	80075a6 <NVIC_EncodePriority+0x32>
 80075a4:	2300      	movs	r3, #0
 80075a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80075a8:	f04f 32ff 	mov.w	r2, #4294967295
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	fa02 f303 	lsl.w	r3, r2, r3
 80075b2:	43da      	mvns	r2, r3
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	401a      	ands	r2, r3
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80075bc:	f04f 31ff 	mov.w	r1, #4294967295
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	fa01 f303 	lsl.w	r3, r1, r3
 80075c6:	43d9      	mvns	r1, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80075cc:	4313      	orrs	r3, r2
         );
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3724      	adds	r7, #36	@ 0x24
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr
	...

080075dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b082      	sub	sp, #8
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	3b01      	subs	r3, #1
 80075e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075ec:	d301      	bcc.n	80075f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80075ee:	2301      	movs	r3, #1
 80075f0:	e00f      	b.n	8007612 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80075f2:	4a0a      	ldr	r2, [pc, #40]	@ (800761c <SysTick_Config+0x40>)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	3b01      	subs	r3, #1
 80075f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80075fa:	210f      	movs	r1, #15
 80075fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007600:	f7ff ff8e 	bl	8007520 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007604:	4b05      	ldr	r3, [pc, #20]	@ (800761c <SysTick_Config+0x40>)
 8007606:	2200      	movs	r2, #0
 8007608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800760a:	4b04      	ldr	r3, [pc, #16]	@ (800761c <SysTick_Config+0x40>)
 800760c:	2207      	movs	r2, #7
 800760e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007610:	2300      	movs	r3, #0
}
 8007612:	4618      	mov	r0, r3
 8007614:	3708      	adds	r7, #8
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	e000e010 	.word	0xe000e010

08007620 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b082      	sub	sp, #8
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f7ff ff29 	bl	8007480 <__NVIC_SetPriorityGrouping>
}
 800762e:	bf00      	nop
 8007630:	3708      	adds	r7, #8
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}

08007636 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007636:	b580      	push	{r7, lr}
 8007638:	b086      	sub	sp, #24
 800763a:	af00      	add	r7, sp, #0
 800763c:	4603      	mov	r3, r0
 800763e:	60b9      	str	r1, [r7, #8]
 8007640:	607a      	str	r2, [r7, #4]
 8007642:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007644:	f7ff ff40 	bl	80074c8 <__NVIC_GetPriorityGrouping>
 8007648:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	68b9      	ldr	r1, [r7, #8]
 800764e:	6978      	ldr	r0, [r7, #20]
 8007650:	f7ff ff90 	bl	8007574 <NVIC_EncodePriority>
 8007654:	4602      	mov	r2, r0
 8007656:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800765a:	4611      	mov	r1, r2
 800765c:	4618      	mov	r0, r3
 800765e:	f7ff ff5f 	bl	8007520 <__NVIC_SetPriority>
}
 8007662:	bf00      	nop
 8007664:	3718      	adds	r7, #24
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b082      	sub	sp, #8
 800766e:	af00      	add	r7, sp, #0
 8007670:	4603      	mov	r3, r0
 8007672:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007674:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007678:	4618      	mov	r0, r3
 800767a:	f7ff ff33 	bl	80074e4 <__NVIC_EnableIRQ>
}
 800767e:	bf00      	nop
 8007680:	3708      	adds	r7, #8
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}

08007686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b082      	sub	sp, #8
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f7ff ffa4 	bl	80075dc <SysTick_Config>
 8007694:	4603      	mov	r3, r0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3708      	adds	r7, #8
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
	...

080076a0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b098      	sub	sp, #96	@ 0x60
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80076a8:	4a84      	ldr	r2, [pc, #528]	@ (80078bc <HAL_FDCAN_Init+0x21c>)
 80076aa:	f107 030c 	add.w	r3, r7, #12
 80076ae:	4611      	mov	r1, r2
 80076b0:	224c      	movs	r2, #76	@ 0x4c
 80076b2:	4618      	mov	r0, r3
 80076b4:	f003 f949 	bl	800a94a <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d101      	bne.n	80076c2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e1c6      	b.n	8007a50 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a7e      	ldr	r2, [pc, #504]	@ (80078c0 <HAL_FDCAN_Init+0x220>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d106      	bne.n	80076da <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80076d4:	461a      	mov	r2, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d106      	bne.n	80076f4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f7f9 fda4 	bl	800123c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	699a      	ldr	r2, [r3, #24]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f022 0210 	bic.w	r2, r2, #16
 8007702:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007704:	f7ff feb0 	bl	8007468 <HAL_GetTick>
 8007708:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800770a:	e014      	b.n	8007736 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800770c:	f7ff feac 	bl	8007468 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	2b0a      	cmp	r3, #10
 8007718:	d90d      	bls.n	8007736 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007720:	f043 0201 	orr.w	r2, r3, #1
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2203      	movs	r2, #3
 800772e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e18c      	b.n	8007a50 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	699b      	ldr	r3, [r3, #24]
 800773c:	f003 0308 	and.w	r3, r3, #8
 8007740:	2b08      	cmp	r3, #8
 8007742:	d0e3      	beq.n	800770c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	699a      	ldr	r2, [r3, #24]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f042 0201 	orr.w	r2, r2, #1
 8007752:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007754:	f7ff fe88 	bl	8007468 <HAL_GetTick>
 8007758:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800775a:	e014      	b.n	8007786 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800775c:	f7ff fe84 	bl	8007468 <HAL_GetTick>
 8007760:	4602      	mov	r2, r0
 8007762:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007764:	1ad3      	subs	r3, r2, r3
 8007766:	2b0a      	cmp	r3, #10
 8007768:	d90d      	bls.n	8007786 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007770:	f043 0201 	orr.w	r2, r3, #1
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2203      	movs	r2, #3
 800777e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e164      	b.n	8007a50 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b00      	cmp	r3, #0
 8007792:	d0e3      	beq.n	800775c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	699a      	ldr	r2, [r3, #24]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f042 0202 	orr.w	r2, r2, #2
 80077a2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	7c1b      	ldrb	r3, [r3, #16]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d108      	bne.n	80077be <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	699a      	ldr	r2, [r3, #24]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077ba:	619a      	str	r2, [r3, #24]
 80077bc:	e007      	b.n	80077ce <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	699a      	ldr	r2, [r3, #24]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80077cc:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	7c5b      	ldrb	r3, [r3, #17]
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d108      	bne.n	80077e8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	699a      	ldr	r2, [r3, #24]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80077e4:	619a      	str	r2, [r3, #24]
 80077e6:	e007      	b.n	80077f8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	699a      	ldr	r2, [r3, #24]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80077f6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	7c9b      	ldrb	r3, [r3, #18]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d108      	bne.n	8007812 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	699a      	ldr	r2, [r3, #24]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800780e:	619a      	str	r2, [r3, #24]
 8007810:	e007      	b.n	8007822 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	699a      	ldr	r2, [r3, #24]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007820:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	699b      	ldr	r3, [r3, #24]
 8007828:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	689a      	ldr	r2, [r3, #8]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	430a      	orrs	r2, r1
 8007836:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	699a      	ldr	r2, [r3, #24]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8007846:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	691a      	ldr	r2, [r3, #16]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f022 0210 	bic.w	r2, r2, #16
 8007856:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	2b01      	cmp	r3, #1
 800785e:	d108      	bne.n	8007872 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	699a      	ldr	r2, [r3, #24]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f042 0204 	orr.w	r2, r2, #4
 800786e:	619a      	str	r2, [r3, #24]
 8007870:	e030      	b.n	80078d4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d02c      	beq.n	80078d4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	2b02      	cmp	r3, #2
 8007880:	d020      	beq.n	80078c4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	699a      	ldr	r2, [r3, #24]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007890:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	691a      	ldr	r2, [r3, #16]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f042 0210 	orr.w	r2, r2, #16
 80078a0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	2b03      	cmp	r3, #3
 80078a8:	d114      	bne.n	80078d4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	699a      	ldr	r2, [r3, #24]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f042 0220 	orr.w	r2, r2, #32
 80078b8:	619a      	str	r2, [r3, #24]
 80078ba:	e00b      	b.n	80078d4 <HAL_FDCAN_Init+0x234>
 80078bc:	0800c294 	.word	0x0800c294
 80078c0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	699a      	ldr	r2, [r3, #24]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f042 0220 	orr.w	r2, r2, #32
 80078d2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	699b      	ldr	r3, [r3, #24]
 80078d8:	3b01      	subs	r3, #1
 80078da:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	69db      	ldr	r3, [r3, #28]
 80078e0:	3b01      	subs	r3, #1
 80078e2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80078e4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a1b      	ldr	r3, [r3, #32]
 80078ea:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80078ec:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	695b      	ldr	r3, [r3, #20]
 80078f4:	3b01      	subs	r3, #1
 80078f6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80078fc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80078fe:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007908:	d115      	bne.n	8007936 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800790e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007914:	3b01      	subs	r3, #1
 8007916:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007918:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800791e:	3b01      	subs	r3, #1
 8007920:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007922:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800792a:	3b01      	subs	r3, #1
 800792c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007932:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007934:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00a      	beq.n	8007954 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	430a      	orrs	r2, r1
 8007950:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800795c:	4413      	add	r3, r2
 800795e:	2b00      	cmp	r3, #0
 8007960:	d011      	beq.n	8007986 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800796a:	f023 0107 	bic.w	r1, r3, #7
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	3360      	adds	r3, #96	@ 0x60
 8007976:	443b      	add	r3, r7
 8007978:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	430a      	orrs	r2, r1
 8007982:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798a:	2b00      	cmp	r3, #0
 800798c:	d011      	beq.n	80079b2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007996:	f023 0107 	bic.w	r1, r3, #7
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800799e:	009b      	lsls	r3, r3, #2
 80079a0:	3360      	adds	r3, #96	@ 0x60
 80079a2:	443b      	add	r3, r7
 80079a4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	430a      	orrs	r2, r1
 80079ae:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d012      	beq.n	80079e0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80079c2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	3360      	adds	r3, #96	@ 0x60
 80079ce:	443b      	add	r3, r7
 80079d0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80079d4:	011a      	lsls	r2, r3, #4
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	430a      	orrs	r2, r1
 80079dc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d012      	beq.n	8007a0e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80079f0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	3360      	adds	r3, #96	@ 0x60
 80079fc:	443b      	add	r3, r7
 80079fe:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007a02:	021a      	lsls	r2, r3, #8
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a11      	ldr	r2, [pc, #68]	@ (8007a58 <HAL_FDCAN_Init+0x3b8>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d107      	bne.n	8007a28 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	689a      	ldr	r2, [r3, #8]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	f022 0203 	bic.w	r2, r2, #3
 8007a26:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f000 fdf7 	bl	8008634 <FDCAN_CalcultateRamBlockAddresses>
 8007a46:	4603      	mov	r3, r0
 8007a48:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8007a4c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3760      	adds	r7, #96	@ 0x60
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}
 8007a58:	4000a000 	.word	0x4000a000

08007a5c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b087      	sub	sp, #28
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007a6c:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007a6e:	7bfb      	ldrb	r3, [r7, #15]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d002      	beq.n	8007a7a <HAL_FDCAN_ConfigFilter+0x1e>
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	2b02      	cmp	r3, #2
 8007a78:	d157      	bne.n	8007b2a <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d12b      	bne.n	8007ada <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	2b07      	cmp	r3, #7
 8007a88:	d10d      	bne.n	8007aa6 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	69db      	ldr	r3, [r3, #28]
 8007a94:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8007a96:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8007a9c:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8007a9e:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8007aa2:	617b      	str	r3, [r7, #20]
 8007aa4:	e00e      	b.n	8007ac4 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007ab2:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8007aba:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	4413      	add	r3, r2
 8007ad0:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	697a      	ldr	r2, [r7, #20]
 8007ad6:	601a      	str	r2, [r3, #0]
 8007ad8:	e025      	b.n	8007b26 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	68db      	ldr	r3, [r3, #12]
 8007ade:	075a      	lsls	r2, r3, #29
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	2b07      	cmp	r3, #7
 8007aee:	d103      	bne.n	8007af8 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	699b      	ldr	r3, [r3, #24]
 8007af4:	613b      	str	r3, [r7, #16]
 8007af6:	e006      	b.n	8007b06 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	079a      	lsls	r2, r3, #30
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	695b      	ldr	r3, [r3, #20]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	00db      	lsls	r3, r3, #3
 8007b10:	4413      	add	r3, r2
 8007b12:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	697a      	ldr	r2, [r7, #20]
 8007b18:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	3304      	adds	r3, #4
 8007b1e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	693a      	ldr	r2, [r7, #16]
 8007b24:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007b26:	2300      	movs	r3, #0
 8007b28:	e008      	b.n	8007b3c <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007b30:	f043 0202 	orr.w	r2, r3, #2
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
  }
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	371c      	adds	r7, #28
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d111      	bne.n	8007b80 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2202      	movs	r2, #2
 8007b60:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	699a      	ldr	r2, [r3, #24]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f022 0201 	bic.w	r2, r2, #1
 8007b72:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	e008      	b.n	8007b92 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007b86:	f043 0204 	orr.w	r2, r3, #4
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
  }
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	370c      	adds	r7, #12
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr

08007b9e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b086      	sub	sp, #24
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	60f8      	str	r0, [r7, #12]
 8007ba6:	60b9      	str	r1, [r7, #8]
 8007ba8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	2b02      	cmp	r3, #2
 8007bb4:	d141      	bne.n	8007c3a <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007bbe:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d109      	bne.n	8007bda <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bcc:	f043 0220 	orr.w	r2, r3, #32
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e038      	b.n	8007c4c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007be2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d009      	beq.n	8007bfe <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bf0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e026      	b.n	8007c4c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007c06:	0c1b      	lsrs	r3, r3, #16
 8007c08:	f003 031f 	and.w	r3, r3, #31
 8007c0c:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	68b9      	ldr	r1, [r7, #8]
 8007c14:	68f8      	ldr	r0, [r7, #12]
 8007c16:	f000 fe93 	bl	8008940 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2101      	movs	r1, #1
 8007c20:	697a      	ldr	r2, [r7, #20]
 8007c22:	fa01 f202 	lsl.w	r2, r1, r2
 8007c26:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	409a      	lsls	r2, r3
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	e008      	b.n	8007c4c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c40:	f043 0208 	orr.w	r2, r3, #8
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
  }
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3718      	adds	r7, #24
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b08b      	sub	sp, #44	@ 0x2c
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	607a      	str	r2, [r7, #4]
 8007c60:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8007c62:	2300      	movs	r3, #0
 8007c64:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007c6c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8007c6e:	7efb      	ldrb	r3, [r7, #27]
 8007c70:	2b02      	cmp	r3, #2
 8007c72:	f040 8149 	bne.w	8007f08 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	2b40      	cmp	r3, #64	@ 0x40
 8007c7a:	d14c      	bne.n	8007d16 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007c84:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d109      	bne.n	8007ca0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c92:	f043 0220 	orr.w	r2, r3, #32
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e13c      	b.n	8007f1a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ca8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d109      	bne.n	8007cc4 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007cb6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e12a      	b.n	8007f1a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ccc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007cd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cd4:	d10a      	bne.n	8007cec <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007cde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ce2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ce6:	d101      	bne.n	8007cec <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007cf4:	0a1b      	lsrs	r3, r3, #8
 8007cf6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007cfa:	69fa      	ldr	r2, [r7, #28]
 8007cfc:	4413      	add	r3, r2
 8007cfe:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d08:	69f9      	ldr	r1, [r7, #28]
 8007d0a:	fb01 f303 	mul.w	r3, r1, r3
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	4413      	add	r3, r2
 8007d12:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d14:	e068      	b.n	8007de8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	2b41      	cmp	r3, #65	@ 0x41
 8007d1a:	d14c      	bne.n	8007db6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007d24:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d109      	bne.n	8007d40 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d32:	f043 0220 	orr.w	r2, r3, #32
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e0ec      	b.n	8007f1a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007d48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d109      	bne.n	8007d64 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d56:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	e0da      	b.n	8007f1a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007d6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d74:	d10a      	bne.n	8007d8c <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007d7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d86:	d101      	bne.n	8007d8c <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007d94:	0a1b      	lsrs	r3, r3, #8
 8007d96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d9a:	69fa      	ldr	r2, [r7, #28]
 8007d9c:	4413      	add	r3, r2
 8007d9e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007da8:	69f9      	ldr	r1, [r7, #28]
 8007daa:	fb01 f303 	mul.w	r3, r1, r3
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	4413      	add	r3, r2
 8007db2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007db4:	e018      	b.n	8007de8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007dba:	68ba      	ldr	r2, [r7, #8]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d309      	bcc.n	8007dd4 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007dc6:	f043 0220 	orr.w	r2, r3, #32
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	e0a2      	b.n	8007f1a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ddc:	68b9      	ldr	r1, [r7, #8]
 8007dde:	fb01 f303 	mul.w	r3, r1, r3
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	4413      	add	r3, r2
 8007de6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d107      	bne.n	8007e0c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	0c9b      	lsrs	r3, r3, #18
 8007e02:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	601a      	str	r2, [r3, #0]
 8007e0a:	e005      	b.n	8007e18 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8007e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e32:	3304      	adds	r3, #4
 8007e34:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	b29a      	uxth	r2, r3
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8007e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	0c1b      	lsrs	r3, r3, #16
 8007e46:	f003 020f 	and.w	r2, r3, #15
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	0e1b      	lsrs	r3, r3, #24
 8007e6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	0fda      	lsrs	r2, r3, #31
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e80:	3304      	adds	r3, #4
 8007e82:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8007e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e86:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007e88:	2300      	movs	r3, #0
 8007e8a:	623b      	str	r3, [r7, #32]
 8007e8c:	e00a      	b.n	8007ea4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8007e8e:	697a      	ldr	r2, [r7, #20]
 8007e90:	6a3b      	ldr	r3, [r7, #32]
 8007e92:	441a      	add	r2, r3
 8007e94:	6839      	ldr	r1, [r7, #0]
 8007e96:	6a3b      	ldr	r3, [r7, #32]
 8007e98:	440b      	add	r3, r1
 8007e9a:	7812      	ldrb	r2, [r2, #0]
 8007e9c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007e9e:	6a3b      	ldr	r3, [r7, #32]
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	623b      	str	r3, [r7, #32]
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8007f28 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8007eaa:	5cd3      	ldrb	r3, [r2, r3]
 8007eac:	461a      	mov	r2, r3
 8007eae:	6a3b      	ldr	r3, [r7, #32]
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d3ec      	bcc.n	8007e8e <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	2b40      	cmp	r3, #64	@ 0x40
 8007eb8:	d105      	bne.n	8007ec6 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	69fa      	ldr	r2, [r7, #28]
 8007ec0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8007ec4:	e01e      	b.n	8007f04 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	2b41      	cmp	r3, #65	@ 0x41
 8007eca:	d105      	bne.n	8007ed8 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	69fa      	ldr	r2, [r7, #28]
 8007ed2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8007ed6:	e015      	b.n	8007f04 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	2b1f      	cmp	r3, #31
 8007edc:	d808      	bhi.n	8007ef0 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2101      	movs	r1, #1
 8007ee4:	68ba      	ldr	r2, [r7, #8]
 8007ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8007eea:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8007eee:	e009      	b.n	8007f04 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	f003 021f 	and.w	r2, r3, #31
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2101      	movs	r1, #1
 8007efc:	fa01 f202 	lsl.w	r2, r1, r2
 8007f00:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8007f04:	2300      	movs	r3, #0
 8007f06:	e008      	b.n	8007f1a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f0e:	f043 0208 	orr.w	r2, r3, #8
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
  }
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	372c      	adds	r7, #44	@ 0x2c
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	0800c304 	.word	0x0800c304

08007f2c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b087      	sub	sp, #28
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	60b9      	str	r1, [r7, #8]
 8007f36:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007f3e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007f40:	7dfb      	ldrb	r3, [r7, #23]
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d002      	beq.n	8007f4c <HAL_FDCAN_ActivateNotification+0x20>
 8007f46:	7dfb      	ldrb	r3, [r7, #23]
 8007f48:	2b02      	cmp	r3, #2
 8007f4a:	d155      	bne.n	8007ff8 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	4013      	ands	r3, r2
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d108      	bne.n	8007f6c <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f042 0201 	orr.w	r2, r2, #1
 8007f68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007f6a:	e014      	b.n	8007f96 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	4013      	ands	r3, r2
 8007f76:	68ba      	ldr	r2, [r7, #8]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d108      	bne.n	8007f8e <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f042 0202 	orr.w	r2, r2, #2
 8007f8a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007f8c:	e003      	b.n	8007f96 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	2203      	movs	r2, #3
 8007f94:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d009      	beq.n	8007fb4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	430a      	orrs	r2, r1
 8007fb0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d009      	beq.n	8007fd2 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	430a      	orrs	r2, r1
 8007fce:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	4b0f      	ldr	r3, [pc, #60]	@ (8008018 <HAL_FDCAN_ActivateNotification+0xec>)
 8007fdc:	4013      	ands	r3, r2
 8007fde:	68fa      	ldr	r2, [r7, #12]
 8007fe0:	6812      	ldr	r2, [r2, #0]
 8007fe2:	430b      	orrs	r3, r1
 8007fe4:	6553      	str	r3, [r2, #84]	@ 0x54
 8007fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800801c <HAL_FDCAN_ActivateNotification+0xf0>)
 8007fe8:	695a      	ldr	r2, [r3, #20]
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	0f9b      	lsrs	r3, r3, #30
 8007fee:	490b      	ldr	r1, [pc, #44]	@ (800801c <HAL_FDCAN_ActivateNotification+0xf0>)
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	e008      	b.n	800800a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ffe:	f043 0202 	orr.w	r2, r3, #2
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
  }
}
 800800a:	4618      	mov	r0, r3
 800800c:	371c      	adds	r7, #28
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr
 8008016:	bf00      	nop
 8008018:	3fcfffff 	.word	0x3fcfffff
 800801c:	4000a800 	.word	0x4000a800

08008020 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b096      	sub	sp, #88	@ 0x58
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8008028:	4b9a      	ldr	r3, [pc, #616]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 800802a:	691b      	ldr	r3, [r3, #16]
 800802c:	079b      	lsls	r3, r3, #30
 800802e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8008030:	4b98      	ldr	r3, [pc, #608]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 8008032:	695b      	ldr	r3, [r3, #20]
 8008034:	079b      	lsls	r3, r3, #30
 8008036:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008038:	4013      	ands	r3, r2
 800803a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008042:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8008046:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800804e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008050:	4013      	ands	r3, r2
 8008052:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800805a:	f003 030f 	and.w	r3, r3, #15
 800805e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008066:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008068:	4013      	ands	r3, r2
 800806a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008072:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008076:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800807e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008080:	4013      	ands	r3, r2
 8008082:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800808a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800808e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008096:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008098:	4013      	ands	r3, r2
 800809a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080a2:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80080a6:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080b0:	4013      	ands	r3, r2
 80080b2:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080c2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80080c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080c6:	0a1b      	lsrs	r3, r3, #8
 80080c8:	f003 0301 	and.w	r3, r3, #1
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d010      	beq.n	80080f2 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80080d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d2:	0a1b      	lsrs	r3, r3, #8
 80080d4:	f003 0301 	and.w	r3, r3, #1
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d00a      	beq.n	80080f2 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80080e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80080e6:	4b6b      	ldr	r3, [pc, #428]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 80080e8:	2200      	movs	r2, #0
 80080ea:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f000 fa54 	bl	800859a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80080f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080f4:	0a9b      	lsrs	r3, r3, #10
 80080f6:	f003 0301 	and.w	r3, r3, #1
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d01d      	beq.n	800813a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80080fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008100:	0a9b      	lsrs	r3, r3, #10
 8008102:	f003 0301 	and.w	r3, r3, #1
 8008106:	2b00      	cmp	r3, #0
 8008108:	d017      	beq.n	800813a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008112:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800811c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800811e:	4013      	ands	r3, r2
 8008120:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800812a:	651a      	str	r2, [r3, #80]	@ 0x50
 800812c:	4b59      	ldr	r3, [pc, #356]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 800812e:	2200      	movs	r2, #0
 8008130:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8008132:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 fa07 	bl	8008548 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800813a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800813c:	2b00      	cmp	r3, #0
 800813e:	d00d      	beq.n	800815c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008146:	4b54      	ldr	r3, [pc, #336]	@ (8008298 <HAL_FDCAN_IRQHandler+0x278>)
 8008148:	400b      	ands	r3, r1
 800814a:	6513      	str	r3, [r2, #80]	@ 0x50
 800814c:	4a51      	ldr	r2, [pc, #324]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 800814e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008150:	0f9b      	lsrs	r3, r3, #30
 8008152:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8008154:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f9c0 	bl	80084dc <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800815c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800815e:	2b00      	cmp	r3, #0
 8008160:	d00d      	beq.n	800817e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008168:	4b4b      	ldr	r3, [pc, #300]	@ (8008298 <HAL_FDCAN_IRQHandler+0x278>)
 800816a:	400b      	ands	r3, r1
 800816c:	6513      	str	r3, [r2, #80]	@ 0x50
 800816e:	4a49      	ldr	r2, [pc, #292]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 8008170:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008172:	0f9b      	lsrs	r3, r3, #30
 8008174:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8008176:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f000 f9ba 	bl	80084f2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800817e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008180:	2b00      	cmp	r3, #0
 8008182:	d00d      	beq.n	80081a0 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800818a:	4b43      	ldr	r3, [pc, #268]	@ (8008298 <HAL_FDCAN_IRQHandler+0x278>)
 800818c:	400b      	ands	r3, r1
 800818e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008190:	4a40      	ldr	r2, [pc, #256]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 8008192:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008194:	0f9b      	lsrs	r3, r3, #30
 8008196:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8008198:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f7fb f874 	bl	8003288 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80081a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00d      	beq.n	80081c2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80081ac:	4b3a      	ldr	r3, [pc, #232]	@ (8008298 <HAL_FDCAN_IRQHandler+0x278>)
 80081ae:	400b      	ands	r3, r1
 80081b0:	6513      	str	r3, [r2, #80]	@ 0x50
 80081b2:	4a38      	ldr	r2, [pc, #224]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 80081b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081b6:	0f9b      	lsrs	r3, r3, #30
 80081b8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80081ba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f000 f9a3 	bl	8008508 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80081c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081c4:	0adb      	lsrs	r3, r3, #11
 80081c6:	f003 0301 	and.w	r3, r3, #1
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d010      	beq.n	80081f0 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80081ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081d0:	0adb      	lsrs	r3, r3, #11
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d00a      	beq.n	80081f0 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80081e4:	4b2b      	ldr	r3, [pc, #172]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 f997 	bl	800851e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80081f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081f2:	0a5b      	lsrs	r3, r3, #9
 80081f4:	f003 0301 	and.w	r3, r3, #1
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d01d      	beq.n	8008238 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80081fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081fe:	0a5b      	lsrs	r3, r3, #9
 8008200:	f003 0301 	and.w	r3, r3, #1
 8008204:	2b00      	cmp	r3, #0
 8008206:	d017      	beq.n	8008238 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008210:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800821a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800821c:	4013      	ands	r3, r2
 800821e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008228:	651a      	str	r2, [r3, #80]	@ 0x50
 800822a:	4b1a      	ldr	r3, [pc, #104]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 800822c:	2200      	movs	r2, #0
 800822e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8008230:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 f97d 	bl	8008532 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8008238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800823a:	0cdb      	lsrs	r3, r3, #19
 800823c:	f003 0301 	and.w	r3, r3, #1
 8008240:	2b00      	cmp	r3, #0
 8008242:	d010      	beq.n	8008266 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8008244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008246:	0cdb      	lsrs	r3, r3, #19
 8008248:	f003 0301 	and.w	r3, r3, #1
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00a      	beq.n	8008266 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8008258:	651a      	str	r2, [r3, #80]	@ 0x50
 800825a:	4b0e      	ldr	r3, [pc, #56]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 800825c:	2200      	movs	r2, #0
 800825e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f000 f97c 	bl	800855e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8008266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008268:	0c1b      	lsrs	r3, r3, #16
 800826a:	f003 0301 	and.w	r3, r3, #1
 800826e:	2b00      	cmp	r3, #0
 8008270:	d016      	beq.n	80082a0 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8008272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008274:	0c1b      	lsrs	r3, r3, #16
 8008276:	f003 0301 	and.w	r3, r3, #1
 800827a:	2b00      	cmp	r3, #0
 800827c:	d010      	beq.n	80082a0 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8008286:	651a      	str	r2, [r3, #80]	@ 0x50
 8008288:	4b02      	ldr	r3, [pc, #8]	@ (8008294 <HAL_FDCAN_IRQHandler+0x274>)
 800828a:	2200      	movs	r2, #0
 800828c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	e004      	b.n	800829c <HAL_FDCAN_IRQHandler+0x27c>
 8008292:	bf00      	nop
 8008294:	4000a800 	.word	0x4000a800
 8008298:	3fcfffff 	.word	0x3fcfffff
 800829c:	f000 f969 	bl	8008572 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80082a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082a2:	0c9b      	lsrs	r3, r3, #18
 80082a4:	f003 0301 	and.w	r3, r3, #1
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d010      	beq.n	80082ce <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80082ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ae:	0c9b      	lsrs	r3, r3, #18
 80082b0:	f003 0301 	and.w	r3, r3, #1
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d00a      	beq.n	80082ce <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80082c0:	651a      	str	r2, [r3, #80]	@ 0x50
 80082c2:	4b83      	ldr	r3, [pc, #524]	@ (80084d0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80082c4:	2200      	movs	r2, #0
 80082c6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 f95c 	bl	8008586 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80082ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082d0:	0c5b      	lsrs	r3, r3, #17
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d015      	beq.n	8008306 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80082da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082dc:	0c5b      	lsrs	r3, r3, #17
 80082de:	f003 0301 	and.w	r3, r3, #1
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00f      	beq.n	8008306 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80082ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80082f0:	4b77      	ldr	r3, [pc, #476]	@ (80084d0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80082f2:	2200      	movs	r2, #0
 80082f4:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80082fc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8008306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008308:	2b00      	cmp	r3, #0
 800830a:	d00d      	beq.n	8008328 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008312:	4b70      	ldr	r3, [pc, #448]	@ (80084d4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8008314:	400b      	ands	r3, r1
 8008316:	6513      	str	r3, [r2, #80]	@ 0x50
 8008318:	4a6d      	ldr	r2, [pc, #436]	@ (80084d0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800831a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800831c:	0f9b      	lsrs	r3, r3, #30
 800831e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8008320:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f000 f94d 	bl	80085c2 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8008328:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800832a:	2b00      	cmp	r3, #0
 800832c:	d011      	beq.n	8008352 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008334:	4b67      	ldr	r3, [pc, #412]	@ (80084d4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8008336:	400b      	ands	r3, r1
 8008338:	6513      	str	r3, [r2, #80]	@ 0x50
 800833a:	4a65      	ldr	r2, [pc, #404]	@ (80084d0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800833c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800833e:	0f9b      	lsrs	r3, r3, #30
 8008340:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8008348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800834a:	431a      	orrs	r2, r3
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a60      	ldr	r2, [pc, #384]	@ (80084d8 <HAL_FDCAN_IRQHandler+0x4b8>)
 8008358:	4293      	cmp	r3, r2
 800835a:	f040 80ac 	bne.w	80084b6 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	f003 0303 	and.w	r3, r3, #3
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 80a4 	beq.w	80084b6 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	6a1b      	ldr	r3, [r3, #32]
 8008374:	f003 030f 	and.w	r3, r3, #15
 8008378:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008380:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008382:	4013      	ands	r3, r2
 8008384:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	6a1b      	ldr	r3, [r3, #32]
 800838c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008390:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008398:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800839a:	4013      	ands	r3, r2
 800839c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	6a1b      	ldr	r3, [r3, #32]
 80083a4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80083a8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083b2:	4013      	ands	r3, r2
 80083b4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	6a1b      	ldr	r3, [r3, #32]
 80083bc:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80083c0:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083c8:	6a3a      	ldr	r2, [r7, #32]
 80083ca:	4013      	ands	r3, r2
 80083cc:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	6a1b      	ldr	r3, [r3, #32]
 80083d4:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80083d8:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e0:	69fa      	ldr	r2, [r7, #28]
 80083e2:	4013      	ands	r3, r2
 80083e4:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ec:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	6a1b      	ldr	r3, [r3, #32]
 80083f4:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80083f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d007      	beq.n	800840c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008402:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8008404:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 f8e6 	bl	80085d8 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800840c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800840e:	2b00      	cmp	r3, #0
 8008410:	d007      	beq.n	8008422 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008418:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800841a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 f8e6 	bl	80085ee <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8008422:	69bb      	ldr	r3, [r7, #24]
 8008424:	099b      	lsrs	r3, r3, #6
 8008426:	f003 0301 	and.w	r3, r3, #1
 800842a:	2b00      	cmp	r3, #0
 800842c:	d01a      	beq.n	8008464 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	099b      	lsrs	r3, r3, #6
 8008432:	f003 0301 	and.w	r3, r3, #1
 8008436:	2b00      	cmp	r3, #0
 8008438:	d014      	beq.n	8008464 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008440:	0c1b      	lsrs	r3, r3, #16
 8008442:	b29b      	uxth	r3, r3
 8008444:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800844c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008450:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	2240      	movs	r2, #64	@ 0x40
 8008458:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800845a:	68fa      	ldr	r2, [r7, #12]
 800845c:	6939      	ldr	r1, [r7, #16]
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 f8d0 	bl	8008604 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8008464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008466:	2b00      	cmp	r3, #0
 8008468:	d007      	beq.n	800847a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008470:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8008472:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f000 f8d1 	bl	800861c <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800847a:	6a3b      	ldr	r3, [r7, #32]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d00b      	beq.n	8008498 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	6a3a      	ldr	r2, [r7, #32]
 8008486:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800848e:	6a3b      	ldr	r3, [r7, #32]
 8008490:	431a      	orrs	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d00b      	beq.n	80084b6 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	69fa      	ldr	r2, [r7, #28]
 80084a4:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80084ac:	69fb      	ldr	r3, [r7, #28]
 80084ae:	431a      	orrs	r2, r3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d002      	beq.n	80084c6 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 f874 	bl	80085ae <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80084c6:	bf00      	nop
 80084c8:	3758      	adds	r7, #88	@ 0x58
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	4000a800 	.word	0x4000a800
 80084d4:	3fcfffff 	.word	0x3fcfffff
 80084d8:	4000a000 	.word	0x4000a000

080084dc <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80084dc:	b480      	push	{r7}
 80084de:	b083      	sub	sp, #12
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80084e6:	bf00      	nop
 80084e8:	370c      	adds	r7, #12
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr

080084f2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80084f2:	b480      	push	{r7}
 80084f4:	b083      	sub	sp, #12
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
 80084fa:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80084fc:	bf00      	nop
 80084fe:	370c      	adds	r7, #12
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8008508:	b480      	push	{r7}
 800850a:	b083      	sub	sp, #12
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8008512:	bf00      	nop
 8008514:	370c      	adds	r7, #12
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr

0800851e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800851e:	b480      	push	{r7}
 8008520:	b083      	sub	sp, #12
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8008526:	bf00      	nop
 8008528:	370c      	adds	r7, #12
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr

08008532 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008532:	b480      	push	{r7}
 8008534:	b083      	sub	sp, #12
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
 800853a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800853c:	bf00      	nop
 800853e:	370c      	adds	r7, #12
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8008552:	bf00      	nop
 8008554:	370c      	adds	r7, #12
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr

0800855e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800855e:	b480      	push	{r7}
 8008560:	b083      	sub	sp, #12
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8008566:	bf00      	nop
 8008568:	370c      	adds	r7, #12
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr

08008572 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008572:	b480      	push	{r7}
 8008574:	b083      	sub	sp, #12
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800857a:	bf00      	nop
 800857c:	370c      	adds	r7, #12
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr

08008586 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008586:	b480      	push	{r7}
 8008588:	b083      	sub	sp, #12
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800858e:	bf00      	nop
 8008590:	370c      	adds	r7, #12
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800859a:	b480      	push	{r7}
 800859c:	b083      	sub	sp, #12
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80085a2:	bf00      	nop
 80085a4:	370c      	adds	r7, #12
 80085a6:	46bd      	mov	sp, r7
 80085a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ac:	4770      	bx	lr

080085ae <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80085ae:	b480      	push	{r7}
 80085b0:	b083      	sub	sp, #12
 80085b2:	af00      	add	r7, sp, #0
 80085b4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80085b6:	bf00      	nop
 80085b8:	370c      	adds	r7, #12
 80085ba:	46bd      	mov	sp, r7
 80085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c0:	4770      	bx	lr

080085c2 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80085c2:	b480      	push	{r7}
 80085c4:	b083      	sub	sp, #12
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	6078      	str	r0, [r7, #4]
 80085ca:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80085cc:	bf00      	nop
 80085ce:	370c      	adds	r7, #12
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr

080085d8 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80085e2:	bf00      	nop
 80085e4:	370c      	adds	r7, #12
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr

080085ee <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80085ee:	b480      	push	{r7}
 80085f0:	b083      	sub	sp, #12
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
 80085f6:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80085f8:	bf00      	nop
 80085fa:	370c      	adds	r7, #12
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr

08008604 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8008604:	b480      	push	{r7}
 8008606:	b085      	sub	sp, #20
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	60b9      	str	r1, [r7, #8]
 800860e:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8008610:	bf00      	nop
 8008612:	3714      	adds	r7, #20
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr

0800861c <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8008626:	bf00      	nop
 8008628:	370c      	adds	r7, #12
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr
	...

08008634 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008640:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800864a:	4ba7      	ldr	r3, [pc, #668]	@ (80088e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800864c:	4013      	ands	r3, r2
 800864e:	68ba      	ldr	r2, [r7, #8]
 8008650:	0091      	lsls	r1, r2, #2
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	6812      	ldr	r2, [r2, #0]
 8008656:	430b      	orrs	r3, r1
 8008658:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008664:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800866c:	041a      	lsls	r2, r3, #16
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	430a      	orrs	r2, r1
 8008674:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800867c:	68ba      	ldr	r2, [r7, #8]
 800867e:	4413      	add	r3, r2
 8008680:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800868a:	4b97      	ldr	r3, [pc, #604]	@ (80088e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800868c:	4013      	ands	r3, r2
 800868e:	68ba      	ldr	r2, [r7, #8]
 8008690:	0091      	lsls	r1, r2, #2
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	6812      	ldr	r2, [r2, #0]
 8008696:	430b      	orrs	r3, r1
 8008698:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086a4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086ac:	041a      	lsls	r2, r3, #16
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	430a      	orrs	r2, r1
 80086b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086bc:	005b      	lsls	r3, r3, #1
 80086be:	68ba      	ldr	r2, [r7, #8]
 80086c0:	4413      	add	r3, r2
 80086c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80086cc:	4b86      	ldr	r3, [pc, #536]	@ (80088e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80086ce:	4013      	ands	r3, r2
 80086d0:	68ba      	ldr	r2, [r7, #8]
 80086d2:	0091      	lsls	r1, r2, #2
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	6812      	ldr	r2, [r2, #0]
 80086d8:	430b      	orrs	r3, r1
 80086da:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80086e6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ee:	041a      	lsls	r2, r3, #16
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	430a      	orrs	r2, r1
 80086f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008702:	fb02 f303 	mul.w	r3, r2, r3
 8008706:	68ba      	ldr	r2, [r7, #8]
 8008708:	4413      	add	r3, r2
 800870a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008714:	4b74      	ldr	r3, [pc, #464]	@ (80088e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008716:	4013      	ands	r3, r2
 8008718:	68ba      	ldr	r2, [r7, #8]
 800871a:	0091      	lsls	r1, r2, #2
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	6812      	ldr	r2, [r2, #0]
 8008720:	430b      	orrs	r3, r1
 8008722:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800872e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008736:	041a      	lsls	r2, r3, #16
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	430a      	orrs	r2, r1
 800873e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800874a:	fb02 f303 	mul.w	r3, r2, r3
 800874e:	68ba      	ldr	r2, [r7, #8]
 8008750:	4413      	add	r3, r2
 8008752:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800875c:	4b62      	ldr	r3, [pc, #392]	@ (80088e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800875e:	4013      	ands	r3, r2
 8008760:	68ba      	ldr	r2, [r7, #8]
 8008762:	0091      	lsls	r1, r2, #2
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	6812      	ldr	r2, [r2, #0]
 8008768:	430b      	orrs	r3, r1
 800876a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008776:	fb02 f303 	mul.w	r3, r2, r3
 800877a:	68ba      	ldr	r2, [r7, #8]
 800877c:	4413      	add	r3, r2
 800877e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8008788:	4b57      	ldr	r3, [pc, #348]	@ (80088e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800878a:	4013      	ands	r3, r2
 800878c:	68ba      	ldr	r2, [r7, #8]
 800878e:	0091      	lsls	r1, r2, #2
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	6812      	ldr	r2, [r2, #0]
 8008794:	430b      	orrs	r3, r1
 8008796:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087a2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087aa:	041a      	lsls	r2, r3, #16
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	430a      	orrs	r2, r1
 80087b2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087ba:	005b      	lsls	r3, r3, #1
 80087bc:	68ba      	ldr	r2, [r7, #8]
 80087be:	4413      	add	r3, r2
 80087c0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80087ca:	4b47      	ldr	r3, [pc, #284]	@ (80088e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80087cc:	4013      	ands	r3, r2
 80087ce:	68ba      	ldr	r2, [r7, #8]
 80087d0:	0091      	lsls	r1, r2, #2
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	6812      	ldr	r2, [r2, #0]
 80087d6:	430b      	orrs	r3, r1
 80087d8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80087e4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087ec:	041a      	lsls	r2, r3, #16
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	430a      	orrs	r2, r1
 80087f4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008800:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008808:	061a      	lsls	r2, r3, #24
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	430a      	orrs	r2, r1
 8008810:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008818:	4b34      	ldr	r3, [pc, #208]	@ (80088ec <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800881a:	4413      	add	r3, r2
 800881c:	009a      	lsls	r2, r3, #2
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	441a      	add	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800883a:	00db      	lsls	r3, r3, #3
 800883c:	441a      	add	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800884a:	6879      	ldr	r1, [r7, #4]
 800884c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800884e:	fb01 f303 	mul.w	r3, r1, r3
 8008852:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8008854:	441a      	add	r2, r3
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008862:	6879      	ldr	r1, [r7, #4]
 8008864:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8008866:	fb01 f303 	mul.w	r3, r1, r3
 800886a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800886c:	441a      	add	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800887a:	6879      	ldr	r1, [r7, #4]
 800887c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800887e:	fb01 f303 	mul.w	r3, r1, r3
 8008882:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8008884:	441a      	add	r2, r3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008896:	00db      	lsls	r3, r3, #3
 8008898:	441a      	add	r2, r3
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088aa:	6879      	ldr	r1, [r7, #4]
 80088ac:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80088ae:	fb01 f303 	mul.w	r3, r1, r3
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	441a      	add	r2, r3
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088c6:	6879      	ldr	r1, [r7, #4]
 80088c8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80088ca:	fb01 f303 	mul.w	r3, r1, r3
 80088ce:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80088d0:	441a      	add	r2, r3
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088de:	4a04      	ldr	r2, [pc, #16]	@ (80088f0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d915      	bls.n	8008910 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80088e4:	e006      	b.n	80088f4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80088e6:	bf00      	nop
 80088e8:	ffff0003 	.word	0xffff0003
 80088ec:	10002b00 	.word	0x10002b00
 80088f0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80088fa:	f043 0220 	orr.w	r2, r3, #32
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2203      	movs	r2, #3
 8008908:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e010      	b.n	8008932 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008914:	60fb      	str	r3, [r7, #12]
 8008916:	e005      	b.n	8008924 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2200      	movs	r2, #0
 800891c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	3304      	adds	r3, #4
 8008922:	60fb      	str	r3, [r7, #12]
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	429a      	cmp	r2, r3
 800892e:	d3f3      	bcc.n	8008918 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8008930:	2300      	movs	r3, #0
}
 8008932:	4618      	mov	r0, r3
 8008934:	3714      	adds	r7, #20
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop

08008940 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8008940:	b480      	push	{r7}
 8008942:	b089      	sub	sp, #36	@ 0x24
 8008944:	af00      	add	r7, sp, #0
 8008946:	60f8      	str	r0, [r7, #12]
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	607a      	str	r2, [r7, #4]
 800894c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d10a      	bne.n	800896c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800895e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008966:	4313      	orrs	r3, r2
 8008968:	61fb      	str	r3, [r7, #28]
 800896a:	e00a      	b.n	8008982 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8008974:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800897a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800897c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008980:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	6a1b      	ldr	r3, [r3, #32]
 8008986:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800898c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8008992:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8008998:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80089a0:	4313      	orrs	r3, r2
 80089a2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80089ae:	6839      	ldr	r1, [r7, #0]
 80089b0:	fb01 f303 	mul.w	r3, r1, r3
 80089b4:	009b      	lsls	r3, r3, #2
 80089b6:	4413      	add	r3, r2
 80089b8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80089ba:	69bb      	ldr	r3, [r7, #24]
 80089bc:	69fa      	ldr	r2, [r7, #28]
 80089be:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80089c0:	69bb      	ldr	r3, [r7, #24]
 80089c2:	3304      	adds	r3, #4
 80089c4:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	693a      	ldr	r2, [r7, #16]
 80089ca:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	3304      	adds	r3, #4
 80089d0:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80089d2:	2300      	movs	r3, #0
 80089d4:	617b      	str	r3, [r7, #20]
 80089d6:	e020      	b.n	8008a1a <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	3303      	adds	r3, #3
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	4413      	add	r3, r2
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	3302      	adds	r3, #2
 80089e8:	6879      	ldr	r1, [r7, #4]
 80089ea:	440b      	add	r3, r1
 80089ec:	781b      	ldrb	r3, [r3, #0]
 80089ee:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80089f0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	3301      	adds	r3, #1
 80089f6:	6879      	ldr	r1, [r7, #4]
 80089f8:	440b      	add	r3, r1
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80089fe:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8008a00:	6879      	ldr	r1, [r7, #4]
 8008a02:	697a      	ldr	r2, [r7, #20]
 8008a04:	440a      	add	r2, r1
 8008a06:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8008a08:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008a0a:	69bb      	ldr	r3, [r7, #24]
 8008a0c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8008a0e:	69bb      	ldr	r3, [r7, #24]
 8008a10:	3304      	adds	r3, #4
 8008a12:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	3304      	adds	r3, #4
 8008a18:	617b      	str	r3, [r7, #20]
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	68db      	ldr	r3, [r3, #12]
 8008a1e:	4a06      	ldr	r2, [pc, #24]	@ (8008a38 <FDCAN_CopyMessageToRAM+0xf8>)
 8008a20:	5cd3      	ldrb	r3, [r2, r3]
 8008a22:	461a      	mov	r2, r3
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d3d6      	bcc.n	80089d8 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8008a2a:	bf00      	nop
 8008a2c:	bf00      	nop
 8008a2e:	3724      	adds	r7, #36	@ 0x24
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr
 8008a38:	0800c304 	.word	0x0800c304

08008a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b089      	sub	sp, #36	@ 0x24
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008a46:	2300      	movs	r3, #0
 8008a48:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008a4a:	4b89      	ldr	r3, [pc, #548]	@ (8008c70 <HAL_GPIO_Init+0x234>)
 8008a4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008a4e:	e194      	b.n	8008d7a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	2101      	movs	r1, #1
 8008a56:	69fb      	ldr	r3, [r7, #28]
 8008a58:	fa01 f303 	lsl.w	r3, r1, r3
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f000 8186 	beq.w	8008d74 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	f003 0303 	and.w	r3, r3, #3
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d005      	beq.n	8008a80 <HAL_GPIO_Init+0x44>
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	f003 0303 	and.w	r3, r3, #3
 8008a7c:	2b02      	cmp	r3, #2
 8008a7e:	d130      	bne.n	8008ae2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008a86:	69fb      	ldr	r3, [r7, #28]
 8008a88:	005b      	lsls	r3, r3, #1
 8008a8a:	2203      	movs	r2, #3
 8008a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a90:	43db      	mvns	r3, r3
 8008a92:	69ba      	ldr	r2, [r7, #24]
 8008a94:	4013      	ands	r3, r2
 8008a96:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	68da      	ldr	r2, [r3, #12]
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	005b      	lsls	r3, r3, #1
 8008aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa4:	69ba      	ldr	r2, [r7, #24]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	69ba      	ldr	r2, [r7, #24]
 8008aae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	69fb      	ldr	r3, [r7, #28]
 8008aba:	fa02 f303 	lsl.w	r3, r2, r3
 8008abe:	43db      	mvns	r3, r3
 8008ac0:	69ba      	ldr	r2, [r7, #24]
 8008ac2:	4013      	ands	r3, r2
 8008ac4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	091b      	lsrs	r3, r3, #4
 8008acc:	f003 0201 	and.w	r2, r3, #1
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad6:	69ba      	ldr	r2, [r7, #24]
 8008ad8:	4313      	orrs	r3, r2
 8008ada:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	69ba      	ldr	r2, [r7, #24]
 8008ae0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	f003 0303 	and.w	r3, r3, #3
 8008aea:	2b03      	cmp	r3, #3
 8008aec:	d017      	beq.n	8008b1e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	005b      	lsls	r3, r3, #1
 8008af8:	2203      	movs	r2, #3
 8008afa:	fa02 f303 	lsl.w	r3, r2, r3
 8008afe:	43db      	mvns	r3, r3
 8008b00:	69ba      	ldr	r2, [r7, #24]
 8008b02:	4013      	ands	r3, r2
 8008b04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	689a      	ldr	r2, [r3, #8]
 8008b0a:	69fb      	ldr	r3, [r7, #28]
 8008b0c:	005b      	lsls	r3, r3, #1
 8008b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b12:	69ba      	ldr	r2, [r7, #24]
 8008b14:	4313      	orrs	r3, r2
 8008b16:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	69ba      	ldr	r2, [r7, #24]
 8008b1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	f003 0303 	and.w	r3, r3, #3
 8008b26:	2b02      	cmp	r3, #2
 8008b28:	d123      	bne.n	8008b72 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	08da      	lsrs	r2, r3, #3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	3208      	adds	r2, #8
 8008b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	f003 0307 	and.w	r3, r3, #7
 8008b3e:	009b      	lsls	r3, r3, #2
 8008b40:	220f      	movs	r2, #15
 8008b42:	fa02 f303 	lsl.w	r3, r2, r3
 8008b46:	43db      	mvns	r3, r3
 8008b48:	69ba      	ldr	r2, [r7, #24]
 8008b4a:	4013      	ands	r3, r2
 8008b4c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	691a      	ldr	r2, [r3, #16]
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	f003 0307 	and.w	r3, r3, #7
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b5e:	69ba      	ldr	r2, [r7, #24]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008b64:	69fb      	ldr	r3, [r7, #28]
 8008b66:	08da      	lsrs	r2, r3, #3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	3208      	adds	r2, #8
 8008b6c:	69b9      	ldr	r1, [r7, #24]
 8008b6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	005b      	lsls	r3, r3, #1
 8008b7c:	2203      	movs	r2, #3
 8008b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b82:	43db      	mvns	r3, r3
 8008b84:	69ba      	ldr	r2, [r7, #24]
 8008b86:	4013      	ands	r3, r2
 8008b88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	f003 0203 	and.w	r2, r3, #3
 8008b92:	69fb      	ldr	r3, [r7, #28]
 8008b94:	005b      	lsls	r3, r3, #1
 8008b96:	fa02 f303 	lsl.w	r3, r2, r3
 8008b9a:	69ba      	ldr	r2, [r7, #24]
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	69ba      	ldr	r2, [r7, #24]
 8008ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	f000 80e0 	beq.w	8008d74 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008bb4:	4b2f      	ldr	r3, [pc, #188]	@ (8008c74 <HAL_GPIO_Init+0x238>)
 8008bb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008bba:	4a2e      	ldr	r2, [pc, #184]	@ (8008c74 <HAL_GPIO_Init+0x238>)
 8008bbc:	f043 0302 	orr.w	r3, r3, #2
 8008bc0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8008c74 <HAL_GPIO_Init+0x238>)
 8008bc6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008bca:	f003 0302 	and.w	r3, r3, #2
 8008bce:	60fb      	str	r3, [r7, #12]
 8008bd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008bd2:	4a29      	ldr	r2, [pc, #164]	@ (8008c78 <HAL_GPIO_Init+0x23c>)
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	089b      	lsrs	r3, r3, #2
 8008bd8:	3302      	adds	r3, #2
 8008bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	f003 0303 	and.w	r3, r3, #3
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	220f      	movs	r2, #15
 8008bea:	fa02 f303 	lsl.w	r3, r2, r3
 8008bee:	43db      	mvns	r3, r3
 8008bf0:	69ba      	ldr	r2, [r7, #24]
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	4a20      	ldr	r2, [pc, #128]	@ (8008c7c <HAL_GPIO_Init+0x240>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d052      	beq.n	8008ca4 <HAL_GPIO_Init+0x268>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a1f      	ldr	r2, [pc, #124]	@ (8008c80 <HAL_GPIO_Init+0x244>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d031      	beq.n	8008c6a <HAL_GPIO_Init+0x22e>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4a1e      	ldr	r2, [pc, #120]	@ (8008c84 <HAL_GPIO_Init+0x248>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d02b      	beq.n	8008c66 <HAL_GPIO_Init+0x22a>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	4a1d      	ldr	r2, [pc, #116]	@ (8008c88 <HAL_GPIO_Init+0x24c>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d025      	beq.n	8008c62 <HAL_GPIO_Init+0x226>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a1c      	ldr	r2, [pc, #112]	@ (8008c8c <HAL_GPIO_Init+0x250>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d01f      	beq.n	8008c5e <HAL_GPIO_Init+0x222>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4a1b      	ldr	r2, [pc, #108]	@ (8008c90 <HAL_GPIO_Init+0x254>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d019      	beq.n	8008c5a <HAL_GPIO_Init+0x21e>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a1a      	ldr	r2, [pc, #104]	@ (8008c94 <HAL_GPIO_Init+0x258>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d013      	beq.n	8008c56 <HAL_GPIO_Init+0x21a>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	4a19      	ldr	r2, [pc, #100]	@ (8008c98 <HAL_GPIO_Init+0x25c>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d00d      	beq.n	8008c52 <HAL_GPIO_Init+0x216>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	4a18      	ldr	r2, [pc, #96]	@ (8008c9c <HAL_GPIO_Init+0x260>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d007      	beq.n	8008c4e <HAL_GPIO_Init+0x212>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a17      	ldr	r2, [pc, #92]	@ (8008ca0 <HAL_GPIO_Init+0x264>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d101      	bne.n	8008c4a <HAL_GPIO_Init+0x20e>
 8008c46:	2309      	movs	r3, #9
 8008c48:	e02d      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c4a:	230a      	movs	r3, #10
 8008c4c:	e02b      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c4e:	2308      	movs	r3, #8
 8008c50:	e029      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c52:	2307      	movs	r3, #7
 8008c54:	e027      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c56:	2306      	movs	r3, #6
 8008c58:	e025      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c5a:	2305      	movs	r3, #5
 8008c5c:	e023      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c5e:	2304      	movs	r3, #4
 8008c60:	e021      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c62:	2303      	movs	r3, #3
 8008c64:	e01f      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c66:	2302      	movs	r3, #2
 8008c68:	e01d      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e01b      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c6e:	bf00      	nop
 8008c70:	58000080 	.word	0x58000080
 8008c74:	58024400 	.word	0x58024400
 8008c78:	58000400 	.word	0x58000400
 8008c7c:	58020000 	.word	0x58020000
 8008c80:	58020400 	.word	0x58020400
 8008c84:	58020800 	.word	0x58020800
 8008c88:	58020c00 	.word	0x58020c00
 8008c8c:	58021000 	.word	0x58021000
 8008c90:	58021400 	.word	0x58021400
 8008c94:	58021800 	.word	0x58021800
 8008c98:	58021c00 	.word	0x58021c00
 8008c9c:	58022000 	.word	0x58022000
 8008ca0:	58022400 	.word	0x58022400
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	69fa      	ldr	r2, [r7, #28]
 8008ca8:	f002 0203 	and.w	r2, r2, #3
 8008cac:	0092      	lsls	r2, r2, #2
 8008cae:	4093      	lsls	r3, r2
 8008cb0:	69ba      	ldr	r2, [r7, #24]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008cb6:	4938      	ldr	r1, [pc, #224]	@ (8008d98 <HAL_GPIO_Init+0x35c>)
 8008cb8:	69fb      	ldr	r3, [r7, #28]
 8008cba:	089b      	lsrs	r3, r3, #2
 8008cbc:	3302      	adds	r3, #2
 8008cbe:	69ba      	ldr	r2, [r7, #24]
 8008cc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008cc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	43db      	mvns	r3, r3
 8008cd0:	69ba      	ldr	r2, [r7, #24]
 8008cd2:	4013      	ands	r3, r2
 8008cd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d003      	beq.n	8008cea <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008ce2:	69ba      	ldr	r2, [r7, #24]
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008cea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008cf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	43db      	mvns	r3, r3
 8008cfe:	69ba      	ldr	r2, [r7, #24]
 8008d00:	4013      	ands	r3, r2
 8008d02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d003      	beq.n	8008d18 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008d10:	69ba      	ldr	r2, [r7, #24]
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008d18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008d1c:	69bb      	ldr	r3, [r7, #24]
 8008d1e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	43db      	mvns	r3, r3
 8008d2a:	69ba      	ldr	r2, [r7, #24]
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d003      	beq.n	8008d44 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008d3c:	69ba      	ldr	r2, [r7, #24]
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	69ba      	ldr	r2, [r7, #24]
 8008d48:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	43db      	mvns	r3, r3
 8008d54:	69ba      	ldr	r2, [r7, #24]
 8008d56:	4013      	ands	r3, r2
 8008d58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d003      	beq.n	8008d6e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008d66:	69ba      	ldr	r2, [r7, #24]
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	69ba      	ldr	r2, [r7, #24]
 8008d72:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	3301      	adds	r3, #1
 8008d78:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	69fb      	ldr	r3, [r7, #28]
 8008d80:	fa22 f303 	lsr.w	r3, r2, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	f47f ae63 	bne.w	8008a50 <HAL_GPIO_Init+0x14>
  }
}
 8008d8a:	bf00      	nop
 8008d8c:	bf00      	nop
 8008d8e:	3724      	adds	r7, #36	@ 0x24
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr
 8008d98:	58000400 	.word	0x58000400

08008d9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b089      	sub	sp, #36	@ 0x24
 8008da0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008da2:	4bb3      	ldr	r3, [pc, #716]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008da4:	691b      	ldr	r3, [r3, #16]
 8008da6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008daa:	2b18      	cmp	r3, #24
 8008dac:	f200 8155 	bhi.w	800905a <HAL_RCC_GetSysClockFreq+0x2be>
 8008db0:	a201      	add	r2, pc, #4	@ (adr r2, 8008db8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db6:	bf00      	nop
 8008db8:	08008e1d 	.word	0x08008e1d
 8008dbc:	0800905b 	.word	0x0800905b
 8008dc0:	0800905b 	.word	0x0800905b
 8008dc4:	0800905b 	.word	0x0800905b
 8008dc8:	0800905b 	.word	0x0800905b
 8008dcc:	0800905b 	.word	0x0800905b
 8008dd0:	0800905b 	.word	0x0800905b
 8008dd4:	0800905b 	.word	0x0800905b
 8008dd8:	08008e43 	.word	0x08008e43
 8008ddc:	0800905b 	.word	0x0800905b
 8008de0:	0800905b 	.word	0x0800905b
 8008de4:	0800905b 	.word	0x0800905b
 8008de8:	0800905b 	.word	0x0800905b
 8008dec:	0800905b 	.word	0x0800905b
 8008df0:	0800905b 	.word	0x0800905b
 8008df4:	0800905b 	.word	0x0800905b
 8008df8:	08008e49 	.word	0x08008e49
 8008dfc:	0800905b 	.word	0x0800905b
 8008e00:	0800905b 	.word	0x0800905b
 8008e04:	0800905b 	.word	0x0800905b
 8008e08:	0800905b 	.word	0x0800905b
 8008e0c:	0800905b 	.word	0x0800905b
 8008e10:	0800905b 	.word	0x0800905b
 8008e14:	0800905b 	.word	0x0800905b
 8008e18:	08008e4f 	.word	0x08008e4f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e1c:	4b94      	ldr	r3, [pc, #592]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 0320 	and.w	r3, r3, #32
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d009      	beq.n	8008e3c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e28:	4b91      	ldr	r3, [pc, #580]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	08db      	lsrs	r3, r3, #3
 8008e2e:	f003 0303 	and.w	r3, r3, #3
 8008e32:	4a90      	ldr	r2, [pc, #576]	@ (8009074 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008e34:	fa22 f303 	lsr.w	r3, r2, r3
 8008e38:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008e3a:	e111      	b.n	8009060 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008e3c:	4b8d      	ldr	r3, [pc, #564]	@ (8009074 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008e3e:	61bb      	str	r3, [r7, #24]
      break;
 8008e40:	e10e      	b.n	8009060 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008e42:	4b8d      	ldr	r3, [pc, #564]	@ (8009078 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008e44:	61bb      	str	r3, [r7, #24]
      break;
 8008e46:	e10b      	b.n	8009060 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008e48:	4b8c      	ldr	r3, [pc, #560]	@ (800907c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008e4a:	61bb      	str	r3, [r7, #24]
      break;
 8008e4c:	e108      	b.n	8009060 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008e4e:	4b88      	ldr	r3, [pc, #544]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e52:	f003 0303 	and.w	r3, r3, #3
 8008e56:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008e58:	4b85      	ldr	r3, [pc, #532]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e5c:	091b      	lsrs	r3, r3, #4
 8008e5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e62:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008e64:	4b82      	ldr	r3, [pc, #520]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e68:	f003 0301 	and.w	r3, r3, #1
 8008e6c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008e6e:	4b80      	ldr	r3, [pc, #512]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e72:	08db      	lsrs	r3, r3, #3
 8008e74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	fb02 f303 	mul.w	r3, r2, r3
 8008e7e:	ee07 3a90 	vmov	s15, r3
 8008e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e86:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	f000 80e1 	beq.w	8009054 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	f000 8083 	beq.w	8008fa0 <HAL_RCC_GetSysClockFreq+0x204>
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	2b02      	cmp	r3, #2
 8008e9e:	f200 80a1 	bhi.w	8008fe4 <HAL_RCC_GetSysClockFreq+0x248>
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d003      	beq.n	8008eb0 <HAL_RCC_GetSysClockFreq+0x114>
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d056      	beq.n	8008f5c <HAL_RCC_GetSysClockFreq+0x1c0>
 8008eae:	e099      	b.n	8008fe4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008eb0:	4b6f      	ldr	r3, [pc, #444]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f003 0320 	and.w	r3, r3, #32
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d02d      	beq.n	8008f18 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ebc:	4b6c      	ldr	r3, [pc, #432]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	08db      	lsrs	r3, r3, #3
 8008ec2:	f003 0303 	and.w	r3, r3, #3
 8008ec6:	4a6b      	ldr	r2, [pc, #428]	@ (8009074 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8008ecc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	ee07 3a90 	vmov	s15, r3
 8008ed4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	ee07 3a90 	vmov	s15, r3
 8008ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ee6:	4b62      	ldr	r3, [pc, #392]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eee:	ee07 3a90 	vmov	s15, r3
 8008ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ef6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008efa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009080 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008efe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f12:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008f16:	e087      	b.n	8009028 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	ee07 3a90 	vmov	s15, r3
 8008f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f22:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009084 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f2a:	4b51      	ldr	r3, [pc, #324]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f32:	ee07 3a90 	vmov	s15, r3
 8008f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008f3e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009080 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008f42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f56:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008f5a:	e065      	b.n	8009028 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	ee07 3a90 	vmov	s15, r3
 8008f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f66:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009088 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008f6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f6e:	4b40      	ldr	r3, [pc, #256]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f76:	ee07 3a90 	vmov	s15, r3
 8008f7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008f82:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009080 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008f86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f9a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008f9e:	e043      	b.n	8009028 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	ee07 3a90 	vmov	s15, r3
 8008fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008faa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800908c <HAL_RCC_GetSysClockFreq+0x2f0>
 8008fae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fb2:	4b2f      	ldr	r3, [pc, #188]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fba:	ee07 3a90 	vmov	s15, r3
 8008fbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fc2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008fc6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009080 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008fca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fde:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008fe2:	e021      	b.n	8009028 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	ee07 3a90 	vmov	s15, r3
 8008fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fee:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009088 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ffe:	ee07 3a90 	vmov	s15, r3
 8009002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009006:	ed97 6a02 	vldr	s12, [r7, #8]
 800900a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009080 <HAL_RCC_GetSysClockFreq+0x2e4>
 800900e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800901a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800901e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009022:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009026:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009028:	4b11      	ldr	r3, [pc, #68]	@ (8009070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800902a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800902c:	0a5b      	lsrs	r3, r3, #9
 800902e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009032:	3301      	adds	r3, #1
 8009034:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	ee07 3a90 	vmov	s15, r3
 800903c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009040:	edd7 6a07 	vldr	s13, [r7, #28]
 8009044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009048:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800904c:	ee17 3a90 	vmov	r3, s15
 8009050:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009052:	e005      	b.n	8009060 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009054:	2300      	movs	r3, #0
 8009056:	61bb      	str	r3, [r7, #24]
      break;
 8009058:	e002      	b.n	8009060 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800905a:	4b07      	ldr	r3, [pc, #28]	@ (8009078 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800905c:	61bb      	str	r3, [r7, #24]
      break;
 800905e:	bf00      	nop
  }

  return sysclockfreq;
 8009060:	69bb      	ldr	r3, [r7, #24]
}
 8009062:	4618      	mov	r0, r3
 8009064:	3724      	adds	r7, #36	@ 0x24
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop
 8009070:	58024400 	.word	0x58024400
 8009074:	03d09000 	.word	0x03d09000
 8009078:	003d0900 	.word	0x003d0900
 800907c:	017d7840 	.word	0x017d7840
 8009080:	46000000 	.word	0x46000000
 8009084:	4c742400 	.word	0x4c742400
 8009088:	4a742400 	.word	0x4a742400
 800908c:	4bbebc20 	.word	0x4bbebc20

08009090 <LL_GPIO_SetPinMode>:
{
 8009090:	b480      	push	{r7}
 8009092:	b085      	sub	sp, #20
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6819      	ldr	r1, [r3, #0]
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	fb03 f203 	mul.w	r2, r3, r3
 80090a6:	4613      	mov	r3, r2
 80090a8:	005b      	lsls	r3, r3, #1
 80090aa:	4413      	add	r3, r2
 80090ac:	43db      	mvns	r3, r3
 80090ae:	ea01 0203 	and.w	r2, r1, r3
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	fb03 f303 	mul.w	r3, r3, r3
 80090b8:	6879      	ldr	r1, [r7, #4]
 80090ba:	fb01 f303 	mul.w	r3, r1, r3
 80090be:	431a      	orrs	r2, r3
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	601a      	str	r2, [r3, #0]
}
 80090c4:	bf00      	nop
 80090c6:	3714      	adds	r7, #20
 80090c8:	46bd      	mov	sp, r7
 80090ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ce:	4770      	bx	lr

080090d0 <LL_GPIO_SetPinOutputType>:
{
 80090d0:	b480      	push	{r7}
 80090d2:	b085      	sub	sp, #20
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	685a      	ldr	r2, [r3, #4]
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	43db      	mvns	r3, r3
 80090e4:	401a      	ands	r2, r3
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	6879      	ldr	r1, [r7, #4]
 80090ea:	fb01 f303 	mul.w	r3, r1, r3
 80090ee:	431a      	orrs	r2, r3
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	605a      	str	r2, [r3, #4]
}
 80090f4:	bf00      	nop
 80090f6:	3714      	adds	r7, #20
 80090f8:	46bd      	mov	sp, r7
 80090fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fe:	4770      	bx	lr

08009100 <LL_GPIO_SetPinSpeed>:
{
 8009100:	b480      	push	{r7}
 8009102:	b085      	sub	sp, #20
 8009104:	af00      	add	r7, sp, #0
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	60b9      	str	r1, [r7, #8]
 800910a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6899      	ldr	r1, [r3, #8]
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	fb03 f203 	mul.w	r2, r3, r3
 8009116:	4613      	mov	r3, r2
 8009118:	005b      	lsls	r3, r3, #1
 800911a:	4413      	add	r3, r2
 800911c:	43db      	mvns	r3, r3
 800911e:	ea01 0203 	and.w	r2, r1, r3
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	fb03 f303 	mul.w	r3, r3, r3
 8009128:	6879      	ldr	r1, [r7, #4]
 800912a:	fb01 f303 	mul.w	r3, r1, r3
 800912e:	431a      	orrs	r2, r3
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	609a      	str	r2, [r3, #8]
}
 8009134:	bf00      	nop
 8009136:	3714      	adds	r7, #20
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <LL_GPIO_SetPinPull>:
{
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	60f8      	str	r0, [r7, #12]
 8009148:	60b9      	str	r1, [r7, #8]
 800914a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	68d9      	ldr	r1, [r3, #12]
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	fb03 f203 	mul.w	r2, r3, r3
 8009156:	4613      	mov	r3, r2
 8009158:	005b      	lsls	r3, r3, #1
 800915a:	4413      	add	r3, r2
 800915c:	43db      	mvns	r3, r3
 800915e:	ea01 0203 	and.w	r2, r1, r3
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	fb03 f303 	mul.w	r3, r3, r3
 8009168:	6879      	ldr	r1, [r7, #4]
 800916a:	fb01 f303 	mul.w	r3, r1, r3
 800916e:	431a      	orrs	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	60da      	str	r2, [r3, #12]
}
 8009174:	bf00      	nop
 8009176:	3714      	adds	r7, #20
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <LL_GPIO_SetAFPin_0_7>:
{
 8009180:	b480      	push	{r7}
 8009182:	b085      	sub	sp, #20
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	6a19      	ldr	r1, [r3, #32]
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	fb03 f303 	mul.w	r3, r3, r3
 8009196:	68ba      	ldr	r2, [r7, #8]
 8009198:	fb02 f303 	mul.w	r3, r2, r3
 800919c:	68ba      	ldr	r2, [r7, #8]
 800919e:	fb03 f202 	mul.w	r2, r3, r2
 80091a2:	4613      	mov	r3, r2
 80091a4:	011b      	lsls	r3, r3, #4
 80091a6:	1a9b      	subs	r3, r3, r2
 80091a8:	43db      	mvns	r3, r3
 80091aa:	ea01 0203 	and.w	r2, r1, r3
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	fb03 f303 	mul.w	r3, r3, r3
 80091b4:	68b9      	ldr	r1, [r7, #8]
 80091b6:	fb01 f303 	mul.w	r3, r1, r3
 80091ba:	68b9      	ldr	r1, [r7, #8]
 80091bc:	fb01 f303 	mul.w	r3, r1, r3
 80091c0:	6879      	ldr	r1, [r7, #4]
 80091c2:	fb01 f303 	mul.w	r3, r1, r3
 80091c6:	431a      	orrs	r2, r3
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	621a      	str	r2, [r3, #32]
}
 80091cc:	bf00      	nop
 80091ce:	3714      	adds	r7, #20
 80091d0:	46bd      	mov	sp, r7
 80091d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d6:	4770      	bx	lr

080091d8 <LL_GPIO_SetAFPin_8_15>:
{
 80091d8:	b480      	push	{r7}
 80091da:	b085      	sub	sp, #20
 80091dc:	af00      	add	r7, sp, #0
 80091de:	60f8      	str	r0, [r7, #12]
 80091e0:	60b9      	str	r1, [r7, #8]
 80091e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	0a1b      	lsrs	r3, r3, #8
 80091ec:	68ba      	ldr	r2, [r7, #8]
 80091ee:	0a12      	lsrs	r2, r2, #8
 80091f0:	fb02 f303 	mul.w	r3, r2, r3
 80091f4:	68ba      	ldr	r2, [r7, #8]
 80091f6:	0a12      	lsrs	r2, r2, #8
 80091f8:	fb02 f303 	mul.w	r3, r2, r3
 80091fc:	68ba      	ldr	r2, [r7, #8]
 80091fe:	0a12      	lsrs	r2, r2, #8
 8009200:	fb03 f202 	mul.w	r2, r3, r2
 8009204:	4613      	mov	r3, r2
 8009206:	011b      	lsls	r3, r3, #4
 8009208:	1a9b      	subs	r3, r3, r2
 800920a:	43db      	mvns	r3, r3
 800920c:	ea01 0203 	and.w	r2, r1, r3
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	0a1b      	lsrs	r3, r3, #8
 8009214:	68b9      	ldr	r1, [r7, #8]
 8009216:	0a09      	lsrs	r1, r1, #8
 8009218:	fb01 f303 	mul.w	r3, r1, r3
 800921c:	68b9      	ldr	r1, [r7, #8]
 800921e:	0a09      	lsrs	r1, r1, #8
 8009220:	fb01 f303 	mul.w	r3, r1, r3
 8009224:	68b9      	ldr	r1, [r7, #8]
 8009226:	0a09      	lsrs	r1, r1, #8
 8009228:	fb01 f303 	mul.w	r3, r1, r3
 800922c:	6879      	ldr	r1, [r7, #4]
 800922e:	fb01 f303 	mul.w	r3, r1, r3
 8009232:	431a      	orrs	r2, r3
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8009238:	bf00      	nop
 800923a:	3714      	adds	r7, #20
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr

08009244 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b088      	sub	sp, #32
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
 800924c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	fa93 f3a3 	rbit	r3, r3
 800925a:	60fb      	str	r3, [r7, #12]
  return result;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d101      	bne.n	800926a <LL_GPIO_Init+0x26>
    return 32U;
 8009266:	2320      	movs	r3, #32
 8009268:	e003      	b.n	8009272 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	fab3 f383 	clz	r3, r3
 8009270:	b2db      	uxtb	r3, r3
 8009272:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009274:	e048      	b.n	8009308 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	2101      	movs	r1, #1
 800927c:	69fb      	ldr	r3, [r7, #28]
 800927e:	fa01 f303 	lsl.w	r3, r1, r3
 8009282:	4013      	ands	r3, r2
 8009284:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 8009286:	69bb      	ldr	r3, [r7, #24]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d03a      	beq.n	8009302 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	2b01      	cmp	r3, #1
 8009292:	d003      	beq.n	800929c <LL_GPIO_Init+0x58>
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	2b02      	cmp	r3, #2
 800929a:	d10e      	bne.n	80092ba <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	689b      	ldr	r3, [r3, #8]
 80092a0:	461a      	mov	r2, r3
 80092a2:	69b9      	ldr	r1, [r7, #24]
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f7ff ff2b 	bl	8009100 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	6819      	ldr	r1, [r3, #0]
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	68db      	ldr	r3, [r3, #12]
 80092b2:	461a      	mov	r2, r3
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f7ff ff0b 	bl	80090d0 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	691b      	ldr	r3, [r3, #16]
 80092be:	461a      	mov	r2, r3
 80092c0:	69b9      	ldr	r1, [r7, #24]
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f7ff ff3c 	bl	8009140 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	685b      	ldr	r3, [r3, #4]
 80092cc:	2b02      	cmp	r3, #2
 80092ce:	d111      	bne.n	80092f4 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80092d0:	69bb      	ldr	r3, [r7, #24]
 80092d2:	2bff      	cmp	r3, #255	@ 0xff
 80092d4:	d807      	bhi.n	80092e6 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	695b      	ldr	r3, [r3, #20]
 80092da:	461a      	mov	r2, r3
 80092dc:	69b9      	ldr	r1, [r7, #24]
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f7ff ff4e 	bl	8009180 <LL_GPIO_SetAFPin_0_7>
 80092e4:	e006      	b.n	80092f4 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	695b      	ldr	r3, [r3, #20]
 80092ea:	461a      	mov	r2, r3
 80092ec:	69b9      	ldr	r1, [r7, #24]
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f7ff ff72 	bl	80091d8 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	461a      	mov	r2, r3
 80092fa:	69b9      	ldr	r1, [r7, #24]
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7ff fec7 	bl	8009090 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8009302:	69fb      	ldr	r3, [r7, #28]
 8009304:	3301      	adds	r3, #1
 8009306:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	681a      	ldr	r2, [r3, #0]
 800930c:	69fb      	ldr	r3, [r7, #28]
 800930e:	fa22 f303 	lsr.w	r3, r2, r3
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1af      	bne.n	8009276 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8009316:	2300      	movs	r3, #0
}
 8009318:	4618      	mov	r0, r3
 800931a:	3720      	adds	r7, #32
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <LL_RCC_HSE_IsReady>:
{
 8009320:	b480      	push	{r7}
 8009322:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8009324:	4b07      	ldr	r3, [pc, #28]	@ (8009344 <LL_RCC_HSE_IsReady+0x24>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800932c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009330:	d101      	bne.n	8009336 <LL_RCC_HSE_IsReady+0x16>
 8009332:	2301      	movs	r3, #1
 8009334:	e000      	b.n	8009338 <LL_RCC_HSE_IsReady+0x18>
 8009336:	2300      	movs	r3, #0
}
 8009338:	4618      	mov	r0, r3
 800933a:	46bd      	mov	sp, r7
 800933c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009340:	4770      	bx	lr
 8009342:	bf00      	nop
 8009344:	58024400 	.word	0x58024400

08009348 <LL_RCC_HSI_IsReady>:
{
 8009348:	b480      	push	{r7}
 800934a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800934c:	4b06      	ldr	r3, [pc, #24]	@ (8009368 <LL_RCC_HSI_IsReady+0x20>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f003 0304 	and.w	r3, r3, #4
 8009354:	2b04      	cmp	r3, #4
 8009356:	d101      	bne.n	800935c <LL_RCC_HSI_IsReady+0x14>
 8009358:	2301      	movs	r3, #1
 800935a:	e000      	b.n	800935e <LL_RCC_HSI_IsReady+0x16>
 800935c:	2300      	movs	r3, #0
}
 800935e:	4618      	mov	r0, r3
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr
 8009368:	58024400 	.word	0x58024400

0800936c <LL_RCC_HSI_GetDivider>:
{
 800936c:	b480      	push	{r7}
 800936e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8009370:	4b04      	ldr	r3, [pc, #16]	@ (8009384 <LL_RCC_HSI_GetDivider+0x18>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f003 0318 	and.w	r3, r3, #24
}
 8009378:	4618      	mov	r0, r3
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr
 8009382:	bf00      	nop
 8009384:	58024400 	.word	0x58024400

08009388 <LL_RCC_CSI_IsReady>:
{
 8009388:	b480      	push	{r7}
 800938a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 800938c:	4b07      	ldr	r3, [pc, #28]	@ (80093ac <LL_RCC_CSI_IsReady+0x24>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009398:	d101      	bne.n	800939e <LL_RCC_CSI_IsReady+0x16>
 800939a:	2301      	movs	r3, #1
 800939c:	e000      	b.n	80093a0 <LL_RCC_CSI_IsReady+0x18>
 800939e:	2300      	movs	r3, #0
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	58024400 	.word	0x58024400

080093b0 <LL_RCC_LSE_IsReady>:
{
 80093b0:	b480      	push	{r7}
 80093b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80093b4:	4b06      	ldr	r3, [pc, #24]	@ (80093d0 <LL_RCC_LSE_IsReady+0x20>)
 80093b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093b8:	f003 0302 	and.w	r3, r3, #2
 80093bc:	2b02      	cmp	r3, #2
 80093be:	d101      	bne.n	80093c4 <LL_RCC_LSE_IsReady+0x14>
 80093c0:	2301      	movs	r3, #1
 80093c2:	e000      	b.n	80093c6 <LL_RCC_LSE_IsReady+0x16>
 80093c4:	2300      	movs	r3, #0
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr
 80093d0:	58024400 	.word	0x58024400

080093d4 <LL_RCC_GetSysClkSource>:
{
 80093d4:	b480      	push	{r7}
 80093d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80093d8:	4b04      	ldr	r3, [pc, #16]	@ (80093ec <LL_RCC_GetSysClkSource+0x18>)
 80093da:	691b      	ldr	r3, [r3, #16]
 80093dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	46bd      	mov	sp, r7
 80093e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e8:	4770      	bx	lr
 80093ea:	bf00      	nop
 80093ec:	58024400 	.word	0x58024400

080093f0 <LL_RCC_GetSysPrescaler>:
{
 80093f0:	b480      	push	{r7}
 80093f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 80093f4:	4b04      	ldr	r3, [pc, #16]	@ (8009408 <LL_RCC_GetSysPrescaler+0x18>)
 80093f6:	699b      	ldr	r3, [r3, #24]
 80093f8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr
 8009406:	bf00      	nop
 8009408:	58024400 	.word	0x58024400

0800940c <LL_RCC_GetAHBPrescaler>:
{
 800940c:	b480      	push	{r7}
 800940e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 8009410:	4b04      	ldr	r3, [pc, #16]	@ (8009424 <LL_RCC_GetAHBPrescaler+0x18>)
 8009412:	699b      	ldr	r3, [r3, #24]
 8009414:	f003 030f 	and.w	r3, r3, #15
}
 8009418:	4618      	mov	r0, r3
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr
 8009422:	bf00      	nop
 8009424:	58024400 	.word	0x58024400

08009428 <LL_RCC_GetAPB1Prescaler>:
{
 8009428:	b480      	push	{r7}
 800942a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 800942c:	4b04      	ldr	r3, [pc, #16]	@ (8009440 <LL_RCC_GetAPB1Prescaler+0x18>)
 800942e:	69db      	ldr	r3, [r3, #28]
 8009430:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8009434:	4618      	mov	r0, r3
 8009436:	46bd      	mov	sp, r7
 8009438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943c:	4770      	bx	lr
 800943e:	bf00      	nop
 8009440:	58024400 	.word	0x58024400

08009444 <LL_RCC_GetAPB2Prescaler>:
{
 8009444:	b480      	push	{r7}
 8009446:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 8009448:	4b04      	ldr	r3, [pc, #16]	@ (800945c <LL_RCC_GetAPB2Prescaler+0x18>)
 800944a:	69db      	ldr	r3, [r3, #28]
 800944c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8009450:	4618      	mov	r0, r3
 8009452:	46bd      	mov	sp, r7
 8009454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009458:	4770      	bx	lr
 800945a:	bf00      	nop
 800945c:	58024400 	.word	0x58024400

08009460 <LL_RCC_GetClockSource>:
{
 8009460:	b480      	push	{r7}
 8009462:	b085      	sub	sp, #20
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	b2da      	uxtb	r2, r3
 800946c:	4b0e      	ldr	r3, [pc, #56]	@ (80094a8 <LL_RCC_GetClockSource+0x48>)
 800946e:	4413      	add	r3, r2
 8009470:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681a      	ldr	r2, [r3, #0]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	0e19      	lsrs	r1, r3, #24
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	0a1b      	lsrs	r3, r3, #8
 800947e:	f003 031f 	and.w	r3, r3, #31
 8009482:	fa01 f303 	lsl.w	r3, r1, r3
 8009486:	401a      	ands	r2, r3
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	0a1b      	lsrs	r3, r3, #8
 800948c:	f003 031f 	and.w	r3, r3, #31
 8009490:	fa22 f303 	lsr.w	r3, r2, r3
 8009494:	041a      	lsls	r2, r3, #16
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4313      	orrs	r3, r2
}
 800949a:	4618      	mov	r0, r3
 800949c:	3714      	adds	r7, #20
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop
 80094a8:	5802444c 	.word	0x5802444c

080094ac <LL_RCC_GetUSARTClockSource>:
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b082      	sub	sp, #8
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f7ff ffd3 	bl	8009460 <LL_RCC_GetClockSource>
 80094ba:	4603      	mov	r3, r0
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3708      	adds	r7, #8
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}

080094c4 <LL_RCC_PLL_GetSource>:
{
 80094c4:	b480      	push	{r7}
 80094c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 80094c8:	4b04      	ldr	r3, [pc, #16]	@ (80094dc <LL_RCC_PLL_GetSource+0x18>)
 80094ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094cc:	f003 0303 	and.w	r3, r3, #3
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	46bd      	mov	sp, r7
 80094d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	58024400 	.word	0x58024400

080094e0 <LL_RCC_PLL1P_IsEnabled>:
{
 80094e0:	b480      	push	{r7}
 80094e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN) ? 1UL : 0UL);
 80094e4:	4b07      	ldr	r3, [pc, #28]	@ (8009504 <LL_RCC_PLL1P_IsEnabled+0x24>)
 80094e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80094ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094f0:	d101      	bne.n	80094f6 <LL_RCC_PLL1P_IsEnabled+0x16>
 80094f2:	2301      	movs	r3, #1
 80094f4:	e000      	b.n	80094f8 <LL_RCC_PLL1P_IsEnabled+0x18>
 80094f6:	2300      	movs	r3, #0
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	58024400 	.word	0x58024400

08009508 <LL_RCC_PLL1Q_IsEnabled>:
{
 8009508:	b480      	push	{r7}
 800950a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN) ? 1UL : 0UL);
 800950c:	4b07      	ldr	r3, [pc, #28]	@ (800952c <LL_RCC_PLL1Q_IsEnabled+0x24>)
 800950e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009514:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009518:	d101      	bne.n	800951e <LL_RCC_PLL1Q_IsEnabled+0x16>
 800951a:	2301      	movs	r3, #1
 800951c:	e000      	b.n	8009520 <LL_RCC_PLL1Q_IsEnabled+0x18>
 800951e:	2300      	movs	r3, #0
}
 8009520:	4618      	mov	r0, r3
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr
 800952a:	bf00      	nop
 800952c:	58024400 	.word	0x58024400

08009530 <LL_RCC_PLL1R_IsEnabled>:
{
 8009530:	b480      	push	{r7}
 8009532:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN) ? 1UL : 0UL);
 8009534:	4b07      	ldr	r3, [pc, #28]	@ (8009554 <LL_RCC_PLL1R_IsEnabled+0x24>)
 8009536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009538:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800953c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009540:	d101      	bne.n	8009546 <LL_RCC_PLL1R_IsEnabled+0x16>
 8009542:	2301      	movs	r3, #1
 8009544:	e000      	b.n	8009548 <LL_RCC_PLL1R_IsEnabled+0x18>
 8009546:	2300      	movs	r3, #0
}
 8009548:	4618      	mov	r0, r3
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr
 8009552:	bf00      	nop
 8009554:	58024400 	.word	0x58024400

08009558 <LL_RCC_PLL1FRACN_IsEnabled>:
{
 8009558:	b480      	push	{r7}
 800955a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN) ? 1UL : 0UL);
 800955c:	4b06      	ldr	r3, [pc, #24]	@ (8009578 <LL_RCC_PLL1FRACN_IsEnabled+0x20>)
 800955e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009560:	f003 0301 	and.w	r3, r3, #1
 8009564:	2b01      	cmp	r3, #1
 8009566:	d101      	bne.n	800956c <LL_RCC_PLL1FRACN_IsEnabled+0x14>
 8009568:	2301      	movs	r3, #1
 800956a:	e000      	b.n	800956e <LL_RCC_PLL1FRACN_IsEnabled+0x16>
 800956c:	2300      	movs	r3, #0
}
 800956e:	4618      	mov	r0, r3
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr
 8009578:	58024400 	.word	0x58024400

0800957c <LL_RCC_PLL1_GetN>:
{
 800957c:	b480      	push	{r7}
 800957e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 8009580:	4b04      	ldr	r3, [pc, #16]	@ (8009594 <LL_RCC_PLL1_GetN+0x18>)
 8009582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009588:	3301      	adds	r3, #1
}
 800958a:	4618      	mov	r0, r3
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr
 8009594:	58024400 	.word	0x58024400

08009598 <LL_RCC_PLL1_GetM>:
{
 8009598:	b480      	push	{r7}
 800959a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 800959c:	4b04      	ldr	r3, [pc, #16]	@ (80095b0 <LL_RCC_PLL1_GetM+0x18>)
 800959e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095a0:	091b      	lsrs	r3, r3, #4
 80095a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr
 80095b0:	58024400 	.word	0x58024400

080095b4 <LL_RCC_PLL1_GetP>:
{
 80095b4:	b480      	push	{r7}
 80095b6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 80095b8:	4b05      	ldr	r3, [pc, #20]	@ (80095d0 <LL_RCC_PLL1_GetP+0x1c>)
 80095ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095bc:	0a5b      	lsrs	r3, r3, #9
 80095be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095c2:	3301      	adds	r3, #1
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	46bd      	mov	sp, r7
 80095c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095cc:	4770      	bx	lr
 80095ce:	bf00      	nop
 80095d0:	58024400 	.word	0x58024400

080095d4 <LL_RCC_PLL1_GetQ>:
{
 80095d4:	b480      	push	{r7}
 80095d6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 80095d8:	4b05      	ldr	r3, [pc, #20]	@ (80095f0 <LL_RCC_PLL1_GetQ+0x1c>)
 80095da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095dc:	0c1b      	lsrs	r3, r3, #16
 80095de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095e2:	3301      	adds	r3, #1
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	46bd      	mov	sp, r7
 80095e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ec:	4770      	bx	lr
 80095ee:	bf00      	nop
 80095f0:	58024400 	.word	0x58024400

080095f4 <LL_RCC_PLL1_GetR>:
{
 80095f4:	b480      	push	{r7}
 80095f6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 80095f8:	4b05      	ldr	r3, [pc, #20]	@ (8009610 <LL_RCC_PLL1_GetR+0x1c>)
 80095fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095fc:	0e1b      	lsrs	r3, r3, #24
 80095fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009602:	3301      	adds	r3, #1
}
 8009604:	4618      	mov	r0, r3
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	58024400 	.word	0x58024400

08009614 <LL_RCC_PLL1_GetFRACN>:
{
 8009614:	b480      	push	{r7}
 8009616:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 8009618:	4b04      	ldr	r3, [pc, #16]	@ (800962c <LL_RCC_PLL1_GetFRACN+0x18>)
 800961a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800961c:	08db      	lsrs	r3, r3, #3
 800961e:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8009622:	4618      	mov	r0, r3
 8009624:	46bd      	mov	sp, r7
 8009626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962a:	4770      	bx	lr
 800962c:	58024400 	.word	0x58024400

08009630 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 8009630:	b480      	push	{r7}
 8009632:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY)) ? 1UL : 0UL);
 8009634:	4b07      	ldr	r3, [pc, #28]	@ (8009654 <LL_RCC_PLL2_IsReady+0x24>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800963c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009640:	d101      	bne.n	8009646 <LL_RCC_PLL2_IsReady+0x16>
 8009642:	2301      	movs	r3, #1
 8009644:	e000      	b.n	8009648 <LL_RCC_PLL2_IsReady+0x18>
 8009646:	2300      	movs	r3, #0
}
 8009648:	4618      	mov	r0, r3
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr
 8009652:	bf00      	nop
 8009654:	58024400 	.word	0x58024400

08009658 <LL_RCC_PLL2P_IsEnabled>:
  * @brief  Check if PLL2 P is enabled
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(void)
{
 8009658:	b480      	push	{r7}
 800965a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN) ? 1UL : 0UL);
 800965c:	4b07      	ldr	r3, [pc, #28]	@ (800967c <LL_RCC_PLL2P_IsEnabled+0x24>)
 800965e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009660:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009664:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009668:	d101      	bne.n	800966e <LL_RCC_PLL2P_IsEnabled+0x16>
 800966a:	2301      	movs	r3, #1
 800966c:	e000      	b.n	8009670 <LL_RCC_PLL2P_IsEnabled+0x18>
 800966e:	2300      	movs	r3, #0
}
 8009670:	4618      	mov	r0, r3
 8009672:	46bd      	mov	sp, r7
 8009674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009678:	4770      	bx	lr
 800967a:	bf00      	nop
 800967c:	58024400 	.word	0x58024400

08009680 <LL_RCC_PLL2Q_IsEnabled>:
  * @brief  Check if PLL2 Q is enabled
  * @rmtoll PLLCFGR           DIVQ2EN         LL_RCC_PLL2Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(void)
{
 8009680:	b480      	push	{r7}
 8009682:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN) ? 1UL : 0UL);
 8009684:	4b07      	ldr	r3, [pc, #28]	@ (80096a4 <LL_RCC_PLL2Q_IsEnabled+0x24>)
 8009686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009688:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800968c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009690:	d101      	bne.n	8009696 <LL_RCC_PLL2Q_IsEnabled+0x16>
 8009692:	2301      	movs	r3, #1
 8009694:	e000      	b.n	8009698 <LL_RCC_PLL2Q_IsEnabled+0x18>
 8009696:	2300      	movs	r3, #0
}
 8009698:	4618      	mov	r0, r3
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr
 80096a2:	bf00      	nop
 80096a4:	58024400 	.word	0x58024400

080096a8 <LL_RCC_PLL2R_IsEnabled>:
  * @brief  Check if PLL2 R is enabled
  * @rmtoll PLLCFGR           DIVR2EN         LL_RCC_PLL2R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(void)
{
 80096a8:	b480      	push	{r7}
 80096aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN) ? 1UL : 0UL);
 80096ac:	4b07      	ldr	r3, [pc, #28]	@ (80096cc <LL_RCC_PLL2R_IsEnabled+0x24>)
 80096ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80096b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80096b8:	d101      	bne.n	80096be <LL_RCC_PLL2R_IsEnabled+0x16>
 80096ba:	2301      	movs	r3, #1
 80096bc:	e000      	b.n	80096c0 <LL_RCC_PLL2R_IsEnabled+0x18>
 80096be:	2300      	movs	r3, #0
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	46bd      	mov	sp, r7
 80096c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c8:	4770      	bx	lr
 80096ca:	bf00      	nop
 80096cc:	58024400 	.word	0x58024400

080096d0 <LL_RCC_PLL2FRACN_IsEnabled>:
  * @brief  Check if PLL2 FRACN is enabled
  * @rmtoll PLLCFGR           PLL2FRACEN         LL_RCC_PLL2FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(void)
{
 80096d0:	b480      	push	{r7}
 80096d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN) ? 1UL : 0UL);
 80096d4:	4b06      	ldr	r3, [pc, #24]	@ (80096f0 <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 80096d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096d8:	f003 0310 	and.w	r3, r3, #16
 80096dc:	2b10      	cmp	r3, #16
 80096de:	d101      	bne.n	80096e4 <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 80096e0:	2301      	movs	r3, #1
 80096e2:	e000      	b.n	80096e6 <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 80096e4:	2300      	movs	r3, #0
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr
 80096f0:	58024400 	.word	0x58024400

080096f4 <LL_RCC_PLL2_GetN>:
  * @brief  Get PLL2 N Coefficient
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(void)
{
 80096f4:	b480      	push	{r7}
 80096f6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 80096f8:	4b04      	ldr	r3, [pc, #16]	@ (800970c <LL_RCC_PLL2_GetN+0x18>)
 80096fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009700:	3301      	adds	r3, #1
}
 8009702:	4618      	mov	r0, r3
 8009704:	46bd      	mov	sp, r7
 8009706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970a:	4770      	bx	lr
 800970c:	58024400 	.word	0x58024400

08009710 <LL_RCC_PLL2_GetM>:
  * @brief  Get PLL2 M Coefficient
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void)
{
 8009710:	b480      	push	{r7}
 8009712:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 8009714:	4b04      	ldr	r3, [pc, #16]	@ (8009728 <LL_RCC_PLL2_GetM+0x18>)
 8009716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009718:	0b1b      	lsrs	r3, r3, #12
 800971a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800971e:	4618      	mov	r0, r3
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr
 8009728:	58024400 	.word	0x58024400

0800972c <LL_RCC_PLL2_GetP>:
  * @brief  Get PLL2 P Coefficient
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(void)
{
 800972c:	b480      	push	{r7}
 800972e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 8009730:	4b05      	ldr	r3, [pc, #20]	@ (8009748 <LL_RCC_PLL2_GetP+0x1c>)
 8009732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009734:	0a5b      	lsrs	r3, r3, #9
 8009736:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800973a:	3301      	adds	r3, #1
}
 800973c:	4618      	mov	r0, r3
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr
 8009746:	bf00      	nop
 8009748:	58024400 	.word	0x58024400

0800974c <LL_RCC_PLL2_GetQ>:
  * @brief  Get PLL2 Q Coefficient
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(void)
{
 800974c:	b480      	push	{r7}
 800974e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 8009750:	4b05      	ldr	r3, [pc, #20]	@ (8009768 <LL_RCC_PLL2_GetQ+0x1c>)
 8009752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009754:	0c1b      	lsrs	r3, r3, #16
 8009756:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800975a:	3301      	adds	r3, #1
}
 800975c:	4618      	mov	r0, r3
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr
 8009766:	bf00      	nop
 8009768:	58024400 	.word	0x58024400

0800976c <LL_RCC_PLL2_GetR>:
  * @brief  Get PLL2 R Coefficient
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(void)
{
 800976c:	b480      	push	{r7}
 800976e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 8009770:	4b05      	ldr	r3, [pc, #20]	@ (8009788 <LL_RCC_PLL2_GetR+0x1c>)
 8009772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009774:	0e1b      	lsrs	r3, r3, #24
 8009776:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800977a:	3301      	adds	r3, #1
}
 800977c:	4618      	mov	r0, r3
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr
 8009786:	bf00      	nop
 8009788:	58024400 	.word	0x58024400

0800978c <LL_RCC_PLL2_GetFRACN>:
  * @brief  Get PLL2 FRACN Coefficient
  * @rmtoll PLL2FRACR      FRACN2          LL_RCC_PLL2_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void)
{
 800978c:	b480      	push	{r7}
 800978e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 8009790:	4b04      	ldr	r3, [pc, #16]	@ (80097a4 <LL_RCC_PLL2_GetFRACN+0x18>)
 8009792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009794:	08db      	lsrs	r3, r3, #3
 8009796:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800979a:	4618      	mov	r0, r3
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr
 80097a4:	58024400 	.word	0x58024400

080097a8 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll CR           PLL3RDY        LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 80097a8:	b480      	push	{r7}
 80097aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY)) ? 1UL : 0UL);
 80097ac:	4b07      	ldr	r3, [pc, #28]	@ (80097cc <LL_RCC_PLL3_IsReady+0x24>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097b8:	d101      	bne.n	80097be <LL_RCC_PLL3_IsReady+0x16>
 80097ba:	2301      	movs	r3, #1
 80097bc:	e000      	b.n	80097c0 <LL_RCC_PLL3_IsReady+0x18>
 80097be:	2300      	movs	r3, #0
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	46bd      	mov	sp, r7
 80097c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c8:	4770      	bx	lr
 80097ca:	bf00      	nop
 80097cc:	58024400 	.word	0x58024400

080097d0 <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLLCFGR           DIVP3EN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 80097d0:	b480      	push	{r7}
 80097d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN) ? 1UL : 0UL);
 80097d4:	4b07      	ldr	r3, [pc, #28]	@ (80097f4 <LL_RCC_PLL3P_IsEnabled+0x24>)
 80097d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80097dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097e0:	d101      	bne.n	80097e6 <LL_RCC_PLL3P_IsEnabled+0x16>
 80097e2:	2301      	movs	r3, #1
 80097e4:	e000      	b.n	80097e8 <LL_RCC_PLL3P_IsEnabled+0x18>
 80097e6:	2300      	movs	r3, #0
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr
 80097f2:	bf00      	nop
 80097f4:	58024400 	.word	0x58024400

080097f8 <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLLCFGR           DIVQ3EN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 80097f8:	b480      	push	{r7}
 80097fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN) ? 1UL : 0UL);
 80097fc:	4b07      	ldr	r3, [pc, #28]	@ (800981c <LL_RCC_PLL3Q_IsEnabled+0x24>)
 80097fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009800:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009804:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009808:	d101      	bne.n	800980e <LL_RCC_PLL3Q_IsEnabled+0x16>
 800980a:	2301      	movs	r3, #1
 800980c:	e000      	b.n	8009810 <LL_RCC_PLL3Q_IsEnabled+0x18>
 800980e:	2300      	movs	r3, #0
}
 8009810:	4618      	mov	r0, r3
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr
 800981a:	bf00      	nop
 800981c:	58024400 	.word	0x58024400

08009820 <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLLCFGR           DIVR3EN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 8009820:	b480      	push	{r7}
 8009822:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN) ? 1UL : 0UL);
 8009824:	4b07      	ldr	r3, [pc, #28]	@ (8009844 <LL_RCC_PLL3R_IsEnabled+0x24>)
 8009826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009828:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800982c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009830:	d101      	bne.n	8009836 <LL_RCC_PLL3R_IsEnabled+0x16>
 8009832:	2301      	movs	r3, #1
 8009834:	e000      	b.n	8009838 <LL_RCC_PLL3R_IsEnabled+0x18>
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	46bd      	mov	sp, r7
 800983c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009840:	4770      	bx	lr
 8009842:	bf00      	nop
 8009844:	58024400 	.word	0x58024400

08009848 <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLLCFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 8009848:	b480      	push	{r7}
 800984a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN) ? 1UL : 0UL);
 800984c:	4b07      	ldr	r3, [pc, #28]	@ (800986c <LL_RCC_PLL3FRACN_IsEnabled+0x24>)
 800984e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009854:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009858:	d101      	bne.n	800985e <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 800985a:	2301      	movs	r3, #1
 800985c:	e000      	b.n	8009860 <LL_RCC_PLL3FRACN_IsEnabled+0x18>
 800985e:	2300      	movs	r3, #0
}
 8009860:	4618      	mov	r0, r3
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop
 800986c:	58024400 	.word	0x58024400

08009870 <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 N Coefficient
  * @rmtoll PLL3DIVR        N3          LL_RCC_PLL3_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 8009870:	b480      	push	{r7}
 8009872:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 8009874:	4b04      	ldr	r3, [pc, #16]	@ (8009888 <LL_RCC_PLL3_GetN+0x18>)
 8009876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009878:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800987c:	3301      	adds	r3, #1
}
 800987e:	4618      	mov	r0, r3
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr
 8009888:	58024400 	.word	0x58024400

0800988c <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 M Coefficient
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 800988c:	b480      	push	{r7}
 800988e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 8009890:	4b04      	ldr	r3, [pc, #16]	@ (80098a4 <LL_RCC_PLL3_GetM+0x18>)
 8009892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009894:	0d1b      	lsrs	r3, r3, #20
 8009896:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800989a:	4618      	mov	r0, r3
 800989c:	46bd      	mov	sp, r7
 800989e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a2:	4770      	bx	lr
 80098a4:	58024400 	.word	0x58024400

080098a8 <LL_RCC_PLL3_GetP>:
  * @brief  Get PLL3 P Coefficient
  * @rmtoll PLL3DIVR        P3          LL_RCC_PLL3_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 80098a8:	b480      	push	{r7}
 80098aa:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 80098ac:	4b05      	ldr	r3, [pc, #20]	@ (80098c4 <LL_RCC_PLL3_GetP+0x1c>)
 80098ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098b0:	0a5b      	lsrs	r3, r3, #9
 80098b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098b6:	3301      	adds	r3, #1
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	46bd      	mov	sp, r7
 80098bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c0:	4770      	bx	lr
 80098c2:	bf00      	nop
 80098c4:	58024400 	.word	0x58024400

080098c8 <LL_RCC_PLL3_GetQ>:
  * @brief  Get PLL3 Q Coefficient
  * @rmtoll PLL3DIVR        Q3          LL_RCC_PLL3_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 80098c8:	b480      	push	{r7}
 80098ca:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 80098cc:	4b05      	ldr	r3, [pc, #20]	@ (80098e4 <LL_RCC_PLL3_GetQ+0x1c>)
 80098ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098d0:	0c1b      	lsrs	r3, r3, #16
 80098d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098d6:	3301      	adds	r3, #1
}
 80098d8:	4618      	mov	r0, r3
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr
 80098e2:	bf00      	nop
 80098e4:	58024400 	.word	0x58024400

080098e8 <LL_RCC_PLL3_GetR>:
  * @brief  Get PLL3 R Coefficient
  * @rmtoll PLL3DIVR        R3          LL_RCC_PLL3_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 80098e8:	b480      	push	{r7}
 80098ea:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 80098ec:	4b05      	ldr	r3, [pc, #20]	@ (8009904 <LL_RCC_PLL3_GetR+0x1c>)
 80098ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098f0:	0e1b      	lsrs	r3, r3, #24
 80098f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098f6:	3301      	adds	r3, #1
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	46bd      	mov	sp, r7
 80098fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009900:	4770      	bx	lr
 8009902:	bf00      	nop
 8009904:	58024400 	.word	0x58024400

08009908 <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 8009908:	b480      	push	{r7}
 800990a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 800990c:	4b04      	ldr	r3, [pc, #16]	@ (8009920 <LL_RCC_PLL3_GetFRACN+0x18>)
 800990e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009910:	08db      	lsrs	r3, r3, #3
 8009912:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8009916:	4618      	mov	r0, r3
 8009918:	46bd      	mov	sp, r7
 800991a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991e:	4770      	bx	lr
 8009920:	58024400 	.word	0x58024400

08009924 <LL_RCC_GetPLL1ClockFreq>:
  * @brief  Return PLL1 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b08a      	sub	sp, #40	@ 0x28
 8009928:	af02      	add	r7, sp, #8
 800992a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 800992c:	2300      	movs	r3, #0
 800992e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8009930:	2300      	movs	r3, #0
 8009932:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8009934:	f7ff fdc6 	bl	80094c4 <LL_RCC_PLL_GetSource>
 8009938:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	2b02      	cmp	r3, #2
 800993e:	d01f      	beq.n	8009980 <LL_RCC_GetPLL1ClockFreq+0x5c>
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	2b02      	cmp	r3, #2
 8009944:	d824      	bhi.n	8009990 <LL_RCC_GetPLL1ClockFreq+0x6c>
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d003      	beq.n	8009954 <LL_RCC_GetPLL1ClockFreq+0x30>
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	2b01      	cmp	r3, #1
 8009950:	d00e      	beq.n	8009970 <LL_RCC_GetPLL1ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8009952:	e01d      	b.n	8009990 <LL_RCC_GetPLL1ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8009954:	f7ff fcf8 	bl	8009348 <LL_RCC_HSI_IsReady>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d01a      	beq.n	8009994 <LL_RCC_GetPLL1ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 800995e:	f7ff fd05 	bl	800936c <LL_RCC_HSI_GetDivider>
 8009962:	4603      	mov	r3, r0
 8009964:	08db      	lsrs	r3, r3, #3
 8009966:	4a38      	ldr	r2, [pc, #224]	@ (8009a48 <LL_RCC_GetPLL1ClockFreq+0x124>)
 8009968:	fa22 f303 	lsr.w	r3, r2, r3
 800996c:	61fb      	str	r3, [r7, #28]
      break;
 800996e:	e011      	b.n	8009994 <LL_RCC_GetPLL1ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8009970:	f7ff fd0a 	bl	8009388 <LL_RCC_CSI_IsReady>
 8009974:	4603      	mov	r3, r0
 8009976:	2b00      	cmp	r3, #0
 8009978:	d00e      	beq.n	8009998 <LL_RCC_GetPLL1ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 800997a:	4b34      	ldr	r3, [pc, #208]	@ (8009a4c <LL_RCC_GetPLL1ClockFreq+0x128>)
 800997c:	61fb      	str	r3, [r7, #28]
      break;
 800997e:	e00b      	b.n	8009998 <LL_RCC_GetPLL1ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8009980:	f7ff fcce 	bl	8009320 <LL_RCC_HSE_IsReady>
 8009984:	4603      	mov	r3, r0
 8009986:	2b00      	cmp	r3, #0
 8009988:	d008      	beq.n	800999c <LL_RCC_GetPLL1ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 800998a:	4b31      	ldr	r3, [pc, #196]	@ (8009a50 <LL_RCC_GetPLL1ClockFreq+0x12c>)
 800998c:	61fb      	str	r3, [r7, #28]
      break;
 800998e:	e005      	b.n	800999c <LL_RCC_GetPLL1ClockFreq+0x78>
      break;
 8009990:	bf00      	nop
 8009992:	e004      	b.n	800999e <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8009994:	bf00      	nop
 8009996:	e002      	b.n	800999e <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8009998:	bf00      	nop
 800999a:	e000      	b.n	800999e <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 800999c:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2200      	movs	r2, #0
 80099a2:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2200      	movs	r2, #0
 80099ae:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL1_GetM();
 80099b0:	f7ff fdf2 	bl	8009598 <LL_RCC_PLL1_GetM>
 80099b4:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL1_GetN();
 80099b6:	f7ff fde1 	bl	800957c <LL_RCC_PLL1_GetN>
 80099ba:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 80099bc:	f7ff fdcc 	bl	8009558 <LL_RCC_PLL1FRACN_IsEnabled>
 80099c0:	4603      	mov	r3, r0
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d002      	beq.n	80099cc <LL_RCC_GetPLL1ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL1_GetFRACN();
 80099c6:	f7ff fe25 	bl	8009614 <LL_RCC_PLL1_GetFRACN>
 80099ca:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d035      	beq.n	8009a3e <LL_RCC_GetPLL1ClockFreq+0x11a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
 80099d2:	f7ff fd85 	bl	80094e0 <LL_RCC_PLL1P_IsEnabled>
 80099d6:	4603      	mov	r3, r0
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d00c      	beq.n	80099f6 <LL_RCC_GetPLL1ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 80099dc:	f7ff fdea 	bl	80095b4 <LL_RCC_PLL1_GetP>
 80099e0:	4603      	mov	r3, r0
 80099e2:	9300      	str	r3, [sp, #0]
 80099e4:	69bb      	ldr	r3, [r7, #24]
 80099e6:	68fa      	ldr	r2, [r7, #12]
 80099e8:	6939      	ldr	r1, [r7, #16]
 80099ea:	69f8      	ldr	r0, [r7, #28]
 80099ec:	f000 f964 	bl	8009cb8 <LL_RCC_CalcPLLClockFreq>
 80099f0:	4602      	mov	r2, r0
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL1Q_IsEnabled() != 0U)
 80099f6:	f7ff fd87 	bl	8009508 <LL_RCC_PLL1Q_IsEnabled>
 80099fa:	4603      	mov	r3, r0
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d00c      	beq.n	8009a1a <LL_RCC_GetPLL1ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 8009a00:	f7ff fde8 	bl	80095d4 <LL_RCC_PLL1_GetQ>
 8009a04:	4603      	mov	r3, r0
 8009a06:	9300      	str	r3, [sp, #0]
 8009a08:	69bb      	ldr	r3, [r7, #24]
 8009a0a:	68fa      	ldr	r2, [r7, #12]
 8009a0c:	6939      	ldr	r1, [r7, #16]
 8009a0e:	69f8      	ldr	r0, [r7, #28]
 8009a10:	f000 f952 	bl	8009cb8 <LL_RCC_CalcPLLClockFreq>
 8009a14:	4602      	mov	r2, r0
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL1R_IsEnabled() != 0U)
 8009a1a:	f7ff fd89 	bl	8009530 <LL_RCC_PLL1R_IsEnabled>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d00c      	beq.n	8009a3e <LL_RCC_GetPLL1ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 8009a24:	f7ff fde6 	bl	80095f4 <LL_RCC_PLL1_GetR>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	9300      	str	r3, [sp, #0]
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	68fa      	ldr	r2, [r7, #12]
 8009a30:	6939      	ldr	r1, [r7, #16]
 8009a32:	69f8      	ldr	r0, [r7, #28]
 8009a34:	f000 f940 	bl	8009cb8 <LL_RCC_CalcPLLClockFreq>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	609a      	str	r2, [r3, #8]
    }
  }
}
 8009a3e:	bf00      	nop
 8009a40:	3720      	adds	r7, #32
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}
 8009a46:	bf00      	nop
 8009a48:	03d09000 	.word	0x03d09000
 8009a4c:	003d0900 	.word	0x003d0900
 8009a50:	017d7840 	.word	0x017d7840

08009a54 <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b08a      	sub	sp, #40	@ 0x28
 8009a58:	af02      	add	r7, sp, #8
 8009a5a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8009a60:	2300      	movs	r3, #0
 8009a62:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8009a64:	f7ff fd2e 	bl	80094c4 <LL_RCC_PLL_GetSource>
 8009a68:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	2b02      	cmp	r3, #2
 8009a6e:	d01f      	beq.n	8009ab0 <LL_RCC_GetPLL2ClockFreq+0x5c>
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d824      	bhi.n	8009ac0 <LL_RCC_GetPLL2ClockFreq+0x6c>
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d003      	beq.n	8009a84 <LL_RCC_GetPLL2ClockFreq+0x30>
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d00e      	beq.n	8009aa0 <LL_RCC_GetPLL2ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8009a82:	e01d      	b.n	8009ac0 <LL_RCC_GetPLL2ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8009a84:	f7ff fc60 	bl	8009348 <LL_RCC_HSI_IsReady>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d01a      	beq.n	8009ac4 <LL_RCC_GetPLL2ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8009a8e:	f7ff fc6d 	bl	800936c <LL_RCC_HSI_GetDivider>
 8009a92:	4603      	mov	r3, r0
 8009a94:	08db      	lsrs	r3, r3, #3
 8009a96:	4a38      	ldr	r2, [pc, #224]	@ (8009b78 <LL_RCC_GetPLL2ClockFreq+0x124>)
 8009a98:	fa22 f303 	lsr.w	r3, r2, r3
 8009a9c:	61fb      	str	r3, [r7, #28]
      break;
 8009a9e:	e011      	b.n	8009ac4 <LL_RCC_GetPLL2ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8009aa0:	f7ff fc72 	bl	8009388 <LL_RCC_CSI_IsReady>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d00e      	beq.n	8009ac8 <LL_RCC_GetPLL2ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8009aaa:	4b34      	ldr	r3, [pc, #208]	@ (8009b7c <LL_RCC_GetPLL2ClockFreq+0x128>)
 8009aac:	61fb      	str	r3, [r7, #28]
      break;
 8009aae:	e00b      	b.n	8009ac8 <LL_RCC_GetPLL2ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8009ab0:	f7ff fc36 	bl	8009320 <LL_RCC_HSE_IsReady>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d008      	beq.n	8009acc <LL_RCC_GetPLL2ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 8009aba:	4b31      	ldr	r3, [pc, #196]	@ (8009b80 <LL_RCC_GetPLL2ClockFreq+0x12c>)
 8009abc:	61fb      	str	r3, [r7, #28]
      break;
 8009abe:	e005      	b.n	8009acc <LL_RCC_GetPLL2ClockFreq+0x78>
      break;
 8009ac0:	bf00      	nop
 8009ac2:	e004      	b.n	8009ace <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8009ac4:	bf00      	nop
 8009ac6:	e002      	b.n	8009ace <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8009ac8:	bf00      	nop
 8009aca:	e000      	b.n	8009ace <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8009acc:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2200      	movs	r2, #0
 8009ade:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL2_GetM();
 8009ae0:	f7ff fe16 	bl	8009710 <LL_RCC_PLL2_GetM>
 8009ae4:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL2_GetN();
 8009ae6:	f7ff fe05 	bl	80096f4 <LL_RCC_PLL2_GetN>
 8009aea:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 8009aec:	f7ff fdf0 	bl	80096d0 <LL_RCC_PLL2FRACN_IsEnabled>
 8009af0:	4603      	mov	r3, r0
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d002      	beq.n	8009afc <LL_RCC_GetPLL2ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL2_GetFRACN();
 8009af6:	f7ff fe49 	bl	800978c <LL_RCC_PLL2_GetFRACN>
 8009afa:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d035      	beq.n	8009b6e <LL_RCC_GetPLL2ClockFreq+0x11a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
 8009b02:	f7ff fda9 	bl	8009658 <LL_RCC_PLL2P_IsEnabled>
 8009b06:	4603      	mov	r3, r0
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d00c      	beq.n	8009b26 <LL_RCC_GetPLL2ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 8009b0c:	f7ff fe0e 	bl	800972c <LL_RCC_PLL2_GetP>
 8009b10:	4603      	mov	r3, r0
 8009b12:	9300      	str	r3, [sp, #0]
 8009b14:	69bb      	ldr	r3, [r7, #24]
 8009b16:	68fa      	ldr	r2, [r7, #12]
 8009b18:	6939      	ldr	r1, [r7, #16]
 8009b1a:	69f8      	ldr	r0, [r7, #28]
 8009b1c:	f000 f8cc 	bl	8009cb8 <LL_RCC_CalcPLLClockFreq>
 8009b20:	4602      	mov	r2, r0
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8009b26:	f7ff fdab 	bl	8009680 <LL_RCC_PLL2Q_IsEnabled>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d00c      	beq.n	8009b4a <LL_RCC_GetPLL2ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 8009b30:	f7ff fe0c 	bl	800974c <LL_RCC_PLL2_GetQ>
 8009b34:	4603      	mov	r3, r0
 8009b36:	9300      	str	r3, [sp, #0]
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	68fa      	ldr	r2, [r7, #12]
 8009b3c:	6939      	ldr	r1, [r7, #16]
 8009b3e:	69f8      	ldr	r0, [r7, #28]
 8009b40:	f000 f8ba 	bl	8009cb8 <LL_RCC_CalcPLLClockFreq>
 8009b44:	4602      	mov	r2, r0
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL2R_IsEnabled() != 0U)
 8009b4a:	f7ff fdad 	bl	80096a8 <LL_RCC_PLL2R_IsEnabled>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d00c      	beq.n	8009b6e <LL_RCC_GetPLL2ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 8009b54:	f7ff fe0a 	bl	800976c <LL_RCC_PLL2_GetR>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	9300      	str	r3, [sp, #0]
 8009b5c:	69bb      	ldr	r3, [r7, #24]
 8009b5e:	68fa      	ldr	r2, [r7, #12]
 8009b60:	6939      	ldr	r1, [r7, #16]
 8009b62:	69f8      	ldr	r0, [r7, #28]
 8009b64:	f000 f8a8 	bl	8009cb8 <LL_RCC_CalcPLLClockFreq>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	609a      	str	r2, [r3, #8]
    }
  }
}
 8009b6e:	bf00      	nop
 8009b70:	3720      	adds	r7, #32
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	03d09000 	.word	0x03d09000
 8009b7c:	003d0900 	.word	0x003d0900
 8009b80:	017d7840 	.word	0x017d7840

08009b84 <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b08a      	sub	sp, #40	@ 0x28
 8009b88:	af02      	add	r7, sp, #8
 8009b8a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8009b90:	2300      	movs	r3, #0
 8009b92:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8009b94:	f7ff fc96 	bl	80094c4 <LL_RCC_PLL_GetSource>
 8009b98:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	2b02      	cmp	r3, #2
 8009b9e:	d01f      	beq.n	8009be0 <LL_RCC_GetPLL3ClockFreq+0x5c>
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	2b02      	cmp	r3, #2
 8009ba4:	d824      	bhi.n	8009bf0 <LL_RCC_GetPLL3ClockFreq+0x6c>
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d003      	beq.n	8009bb4 <LL_RCC_GetPLL3ClockFreq+0x30>
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	2b01      	cmp	r3, #1
 8009bb0:	d00e      	beq.n	8009bd0 <LL_RCC_GetPLL3ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8009bb2:	e01d      	b.n	8009bf0 <LL_RCC_GetPLL3ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8009bb4:	f7ff fbc8 	bl	8009348 <LL_RCC_HSI_IsReady>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d01a      	beq.n	8009bf4 <LL_RCC_GetPLL3ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8009bbe:	f7ff fbd5 	bl	800936c <LL_RCC_HSI_GetDivider>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	08db      	lsrs	r3, r3, #3
 8009bc6:	4a39      	ldr	r2, [pc, #228]	@ (8009cac <LL_RCC_GetPLL3ClockFreq+0x128>)
 8009bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8009bcc:	61fb      	str	r3, [r7, #28]
      break;
 8009bce:	e011      	b.n	8009bf4 <LL_RCC_GetPLL3ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8009bd0:	f7ff fbda 	bl	8009388 <LL_RCC_CSI_IsReady>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d00e      	beq.n	8009bf8 <LL_RCC_GetPLL3ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8009bda:	4b35      	ldr	r3, [pc, #212]	@ (8009cb0 <LL_RCC_GetPLL3ClockFreq+0x12c>)
 8009bdc:	61fb      	str	r3, [r7, #28]
      break;
 8009bde:	e00b      	b.n	8009bf8 <LL_RCC_GetPLL3ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8009be0:	f7ff fb9e 	bl	8009320 <LL_RCC_HSE_IsReady>
 8009be4:	4603      	mov	r3, r0
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d008      	beq.n	8009bfc <LL_RCC_GetPLL3ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 8009bea:	4b32      	ldr	r3, [pc, #200]	@ (8009cb4 <LL_RCC_GetPLL3ClockFreq+0x130>)
 8009bec:	61fb      	str	r3, [r7, #28]
      break;
 8009bee:	e005      	b.n	8009bfc <LL_RCC_GetPLL3ClockFreq+0x78>
      break;
 8009bf0:	bf00      	nop
 8009bf2:	e004      	b.n	8009bfe <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8009bf4:	bf00      	nop
 8009bf6:	e002      	b.n	8009bfe <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8009bf8:	bf00      	nop
 8009bfa:	e000      	b.n	8009bfe <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8009bfc:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2200      	movs	r2, #0
 8009c02:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2200      	movs	r2, #0
 8009c08:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL3_GetM();
 8009c10:	f7ff fe3c 	bl	800988c <LL_RCC_PLL3_GetM>
 8009c14:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL3_GetN();
 8009c16:	f7ff fe2b 	bl	8009870 <LL_RCC_PLL3_GetN>
 8009c1a:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 8009c1c:	f7ff fe14 	bl	8009848 <LL_RCC_PLL3FRACN_IsEnabled>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d002      	beq.n	8009c2c <LL_RCC_GetPLL3ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL3_GetFRACN();
 8009c26:	f7ff fe6f 	bl	8009908 <LL_RCC_PLL3_GetFRACN>
 8009c2a:	61b8      	str	r0, [r7, #24]
  }

  if ((m != 0U) && (pllinputfreq != 0U))
 8009c2c:	693b      	ldr	r3, [r7, #16]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d038      	beq.n	8009ca4 <LL_RCC_GetPLL3ClockFreq+0x120>
 8009c32:	69fb      	ldr	r3, [r7, #28]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d035      	beq.n	8009ca4 <LL_RCC_GetPLL3ClockFreq+0x120>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
 8009c38:	f7ff fdca 	bl	80097d0 <LL_RCC_PLL3P_IsEnabled>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d00c      	beq.n	8009c5c <LL_RCC_GetPLL3ClockFreq+0xd8>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 8009c42:	f7ff fe31 	bl	80098a8 <LL_RCC_PLL3_GetP>
 8009c46:	4603      	mov	r3, r0
 8009c48:	9300      	str	r3, [sp, #0]
 8009c4a:	69bb      	ldr	r3, [r7, #24]
 8009c4c:	68fa      	ldr	r2, [r7, #12]
 8009c4e:	6939      	ldr	r1, [r7, #16]
 8009c50:	69f8      	ldr	r0, [r7, #28]
 8009c52:	f000 f831 	bl	8009cb8 <LL_RCC_CalcPLLClockFreq>
 8009c56:	4602      	mov	r2, r0
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8009c5c:	f7ff fdcc 	bl	80097f8 <LL_RCC_PLL3Q_IsEnabled>
 8009c60:	4603      	mov	r3, r0
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d00c      	beq.n	8009c80 <LL_RCC_GetPLL3ClockFreq+0xfc>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 8009c66:	f7ff fe2f 	bl	80098c8 <LL_RCC_PLL3_GetQ>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	69bb      	ldr	r3, [r7, #24]
 8009c70:	68fa      	ldr	r2, [r7, #12]
 8009c72:	6939      	ldr	r1, [r7, #16]
 8009c74:	69f8      	ldr	r0, [r7, #28]
 8009c76:	f000 f81f 	bl	8009cb8 <LL_RCC_CalcPLLClockFreq>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL3R_IsEnabled() != 0U)
 8009c80:	f7ff fdce 	bl	8009820 <LL_RCC_PLL3R_IsEnabled>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00c      	beq.n	8009ca4 <LL_RCC_GetPLL3ClockFreq+0x120>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 8009c8a:	f7ff fe2d 	bl	80098e8 <LL_RCC_PLL3_GetR>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	9300      	str	r3, [sp, #0]
 8009c92:	69bb      	ldr	r3, [r7, #24]
 8009c94:	68fa      	ldr	r2, [r7, #12]
 8009c96:	6939      	ldr	r1, [r7, #16]
 8009c98:	69f8      	ldr	r0, [r7, #28]
 8009c9a:	f000 f80d 	bl	8009cb8 <LL_RCC_CalcPLLClockFreq>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	609a      	str	r2, [r3, #8]
    }
  }
}
 8009ca4:	bf00      	nop
 8009ca6:	3720      	adds	r7, #32
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}
 8009cac:	03d09000 	.word	0x03d09000
 8009cb0:	003d0900 	.word	0x003d0900
 8009cb4:	017d7840 	.word	0x017d7840

08009cb8 <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b087      	sub	sp, #28
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	60f8      	str	r0, [r7, #12]
 8009cc0:	60b9      	str	r1, [r7, #8]
 8009cc2:	607a      	str	r2, [r7, #4]
 8009cc4:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN / (float_t)0x2000));
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	ee07 3a90 	vmov	s15, r3
 8009ccc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	ee07 3a90 	vmov	s15, r3
 8009cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	ee07 3a90 	vmov	s15, r3
 8009ce4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	ee07 3a90 	vmov	s15, r3
 8009cee:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8009cf2:	eddf 5a10 	vldr	s11, [pc, #64]	@ 8009d34 <LL_RCC_CalcPLLClockFreq+0x7c>
 8009cf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009cfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d02:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)PQR;
 8009d06:	6a3b      	ldr	r3, [r7, #32]
 8009d08:	ee07 3a90 	vmov	s15, r3
 8009d0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009d10:	edd7 6a05 	vldr	s13, [r7, #20]
 8009d14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d18:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 8009d1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8009d20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d24:	ee17 3a90 	vmov	r3, s15
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	371c      	adds	r7, #28
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr
 8009d34:	46000000 	.word	0x46000000

08009d38 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8009d38:	b590      	push	{r4, r7, lr}
 8009d3a:	b087      	sub	sp, #28
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8009d40:	2300      	movs	r3, #0
 8009d42:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f7ff fbb1 	bl	80094ac <LL_RCC_GetUSARTClockSource>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	4a62      	ldr	r2, [pc, #392]	@ (8009ed8 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	f000 80a9 	beq.w	8009ea6 <LL_RCC_GetUSARTClockFreq+0x16e>
 8009d54:	4a60      	ldr	r2, [pc, #384]	@ (8009ed8 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	f200 80ae 	bhi.w	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009d5c:	4a5f      	ldr	r2, [pc, #380]	@ (8009edc <LL_RCC_GetUSARTClockFreq+0x1a4>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	f000 80a1 	beq.w	8009ea6 <LL_RCC_GetUSARTClockFreq+0x16e>
 8009d64:	4a5d      	ldr	r2, [pc, #372]	@ (8009edc <LL_RCC_GetUSARTClockFreq+0x1a4>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	f200 80a6 	bhi.w	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009d6c:	4a5c      	ldr	r2, [pc, #368]	@ (8009ee0 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	f000 8091 	beq.w	8009e96 <LL_RCC_GetUSARTClockFreq+0x15e>
 8009d74:	4a5a      	ldr	r2, [pc, #360]	@ (8009ee0 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	f200 809e 	bhi.w	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009d7c:	4a59      	ldr	r2, [pc, #356]	@ (8009ee4 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	f000 8089 	beq.w	8009e96 <LL_RCC_GetUSARTClockFreq+0x15e>
 8009d84:	4a57      	ldr	r2, [pc, #348]	@ (8009ee4 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	f200 8096 	bhi.w	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009d8c:	4a56      	ldr	r2, [pc, #344]	@ (8009ee8 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d073      	beq.n	8009e7a <LL_RCC_GetUSARTClockFreq+0x142>
 8009d92:	4a55      	ldr	r2, [pc, #340]	@ (8009ee8 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	f200 808f 	bhi.w	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009d9a:	4a54      	ldr	r2, [pc, #336]	@ (8009eec <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d06c      	beq.n	8009e7a <LL_RCC_GetUSARTClockFreq+0x142>
 8009da0:	4a52      	ldr	r2, [pc, #328]	@ (8009eec <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	f200 8088 	bhi.w	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009da8:	4a51      	ldr	r2, [pc, #324]	@ (8009ef0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8009daa:	4293      	cmp	r3, r2
 8009dac:	d058      	beq.n	8009e60 <LL_RCC_GetUSARTClockFreq+0x128>
 8009dae:	4a50      	ldr	r2, [pc, #320]	@ (8009ef0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	f200 8081 	bhi.w	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009db6:	4a4f      	ldr	r2, [pc, #316]	@ (8009ef4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8009db8:	4293      	cmp	r3, r2
 8009dba:	d051      	beq.n	8009e60 <LL_RCC_GetUSARTClockFreq+0x128>
 8009dbc:	4a4d      	ldr	r2, [pc, #308]	@ (8009ef4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d87a      	bhi.n	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009dc2:	4a4d      	ldr	r2, [pc, #308]	@ (8009ef8 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d03e      	beq.n	8009e46 <LL_RCC_GetUSARTClockFreq+0x10e>
 8009dc8:	4a4b      	ldr	r2, [pc, #300]	@ (8009ef8 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d874      	bhi.n	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009dce:	4a4b      	ldr	r2, [pc, #300]	@ (8009efc <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d038      	beq.n	8009e46 <LL_RCC_GetUSARTClockFreq+0x10e>
 8009dd4:	4a49      	ldr	r2, [pc, #292]	@ (8009efc <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d86e      	bhi.n	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
 8009dda:	4a49      	ldr	r2, [pc, #292]	@ (8009f00 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d01a      	beq.n	8009e16 <LL_RCC_GetUSARTClockFreq+0xde>
 8009de0:	4a48      	ldr	r2, [pc, #288]	@ (8009f04 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d168      	bne.n	8009eb8 <LL_RCC_GetUSARTClockFreq+0x180>
  {
    case LL_RCC_USART16_CLKSOURCE_PCLK2:
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 8009de6:	f000 f895 	bl	8009f14 <RCC_GetSystemClockFreq>
 8009dea:	4604      	mov	r4, r0
 8009dec:	f7ff fb00 	bl	80093f0 <LL_RCC_GetSysPrescaler>
 8009df0:	4603      	mov	r3, r0
 8009df2:	0a1b      	lsrs	r3, r3, #8
 8009df4:	f003 030f 	and.w	r3, r3, #15
 8009df8:	4a43      	ldr	r2, [pc, #268]	@ (8009f08 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8009dfa:	5cd3      	ldrb	r3, [r2, r3]
 8009dfc:	f003 031f 	and.w	r3, r3, #31
 8009e00:	fa24 f303 	lsr.w	r3, r4, r3
 8009e04:	4618      	mov	r0, r3
 8009e06:	f000 f8e7 	bl	8009fd8 <RCC_GetHCLKClockFreq>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f000 f911 	bl	800a034 <RCC_GetPCLK2ClockFreq>
 8009e12:	6178      	str	r0, [r7, #20]
      break;
 8009e14:	e05b      	b.n	8009ece <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART234578_CLKSOURCE_PCLK1:
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 8009e16:	f000 f87d 	bl	8009f14 <RCC_GetSystemClockFreq>
 8009e1a:	4604      	mov	r4, r0
 8009e1c:	f7ff fae8 	bl	80093f0 <LL_RCC_GetSysPrescaler>
 8009e20:	4603      	mov	r3, r0
 8009e22:	0a1b      	lsrs	r3, r3, #8
 8009e24:	f003 030f 	and.w	r3, r3, #15
 8009e28:	4a37      	ldr	r2, [pc, #220]	@ (8009f08 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8009e2a:	5cd3      	ldrb	r3, [r2, r3]
 8009e2c:	f003 031f 	and.w	r3, r3, #31
 8009e30:	fa24 f303 	lsr.w	r3, r4, r3
 8009e34:	4618      	mov	r0, r3
 8009e36:	f000 f8cf 	bl	8009fd8 <RCC_GetHCLKClockFreq>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f000 f8e1 	bl	800a004 <RCC_GetPCLK1ClockFreq>
 8009e42:	6178      	str	r0, [r7, #20]
      break;
 8009e44:	e043      	b.n	8009ece <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART16_CLKSOURCE_PLL2Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL2Q:
      if (LL_RCC_PLL2_IsReady() != 0U)
 8009e46:	f7ff fbf3 	bl	8009630 <LL_RCC_PLL2_IsReady>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d035      	beq.n	8009ebc <LL_RCC_GetUSARTClockFreq+0x184>
      {
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8009e50:	f107 0308 	add.w	r3, r7, #8
 8009e54:	4618      	mov	r0, r3
 8009e56:	f7ff fdfd 	bl	8009a54 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	617b      	str	r3, [r7, #20]
      }
      break;
 8009e5e:	e02d      	b.n	8009ebc <LL_RCC_GetUSARTClockFreq+0x184>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
 8009e60:	f7ff fca2 	bl	80097a8 <LL_RCC_PLL3_IsReady>
 8009e64:	4603      	mov	r3, r0
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d02a      	beq.n	8009ec0 <LL_RCC_GetUSARTClockFreq+0x188>
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8009e6a:	f107 0308 	add.w	r3, r7, #8
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7ff fe88 	bl	8009b84 <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	617b      	str	r3, [r7, #20]
      }
      break;
 8009e78:	e022      	b.n	8009ec0 <LL_RCC_GetUSARTClockFreq+0x188>

    case LL_RCC_USART16_CLKSOURCE_HSI:
    case LL_RCC_USART234578_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
 8009e7a:	f7ff fa65 	bl	8009348 <LL_RCC_HSI_IsReady>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d01f      	beq.n	8009ec4 <LL_RCC_GetUSARTClockFreq+0x18c>
      {
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8009e84:	f7ff fa72 	bl	800936c <LL_RCC_HSI_GetDivider>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	08db      	lsrs	r3, r3, #3
 8009e8c:	4a1f      	ldr	r2, [pc, #124]	@ (8009f0c <LL_RCC_GetUSARTClockFreq+0x1d4>)
 8009e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8009e92:	617b      	str	r3, [r7, #20]
      }
      break;
 8009e94:	e016      	b.n	8009ec4 <LL_RCC_GetUSARTClockFreq+0x18c>

    case LL_RCC_USART16_CLKSOURCE_CSI:
    case LL_RCC_USART234578_CLKSOURCE_CSI:
      if (LL_RCC_CSI_IsReady() != 0U)
 8009e96:	f7ff fa77 	bl	8009388 <LL_RCC_CSI_IsReady>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d013      	beq.n	8009ec8 <LL_RCC_GetUSARTClockFreq+0x190>
      {
        usart_frequency = CSI_VALUE;
 8009ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8009f10 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 8009ea2:	617b      	str	r3, [r7, #20]
      }
      break;
 8009ea4:	e010      	b.n	8009ec8 <LL_RCC_GetUSARTClockFreq+0x190>

    case LL_RCC_USART16_CLKSOURCE_LSE:
    case LL_RCC_USART234578_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
 8009ea6:	f7ff fa83 	bl	80093b0 <LL_RCC_LSE_IsReady>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d00d      	beq.n	8009ecc <LL_RCC_GetUSARTClockFreq+0x194>
      {
        usart_frequency = LSE_VALUE;
 8009eb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009eb4:	617b      	str	r3, [r7, #20]
      }
      break;
 8009eb6:	e009      	b.n	8009ecc <LL_RCC_GetUSARTClockFreq+0x194>

    default:
      /* Kernel clock disabled */
      break;
 8009eb8:	bf00      	nop
 8009eba:	e008      	b.n	8009ece <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8009ebc:	bf00      	nop
 8009ebe:	e006      	b.n	8009ece <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8009ec0:	bf00      	nop
 8009ec2:	e004      	b.n	8009ece <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8009ec4:	bf00      	nop
 8009ec6:	e002      	b.n	8009ece <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8009ec8:	bf00      	nop
 8009eca:	e000      	b.n	8009ece <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8009ecc:	bf00      	nop
  }

  return usart_frequency;
 8009ece:	697b      	ldr	r3, [r7, #20]
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	371c      	adds	r7, #28
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd90      	pop	{r4, r7, pc}
 8009ed8:	07050308 	.word	0x07050308
 8009edc:	07050008 	.word	0x07050008
 8009ee0:	07040308 	.word	0x07040308
 8009ee4:	07040008 	.word	0x07040008
 8009ee8:	07030308 	.word	0x07030308
 8009eec:	07030008 	.word	0x07030008
 8009ef0:	07020308 	.word	0x07020308
 8009ef4:	07020008 	.word	0x07020008
 8009ef8:	07010308 	.word	0x07010308
 8009efc:	07010008 	.word	0x07010008
 8009f00:	07000008 	.word	0x07000008
 8009f04:	07000308 	.word	0x07000308
 8009f08:	0800c314 	.word	0x0800c314
 8009f0c:	03d09000 	.word	0x03d09000
 8009f10:	003d0900 	.word	0x003d0900

08009f14 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	60fb      	str	r3, [r7, #12]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8009f1e:	f7ff fa59 	bl	80093d4 <LL_RCC_GetSysClkSource>
 8009f22:	4603      	mov	r3, r0
 8009f24:	2b18      	cmp	r3, #24
 8009f26:	d84b      	bhi.n	8009fc0 <RCC_GetSystemClockFreq+0xac>
 8009f28:	a201      	add	r2, pc, #4	@ (adr r2, 8009f30 <RCC_GetSystemClockFreq+0x1c>)
 8009f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f2e:	bf00      	nop
 8009f30:	08009f95 	.word	0x08009f95
 8009f34:	08009fc1 	.word	0x08009fc1
 8009f38:	08009fc1 	.word	0x08009fc1
 8009f3c:	08009fc1 	.word	0x08009fc1
 8009f40:	08009fc1 	.word	0x08009fc1
 8009f44:	08009fc1 	.word	0x08009fc1
 8009f48:	08009fc1 	.word	0x08009fc1
 8009f4c:	08009fc1 	.word	0x08009fc1
 8009f50:	08009fa7 	.word	0x08009fa7
 8009f54:	08009fc1 	.word	0x08009fc1
 8009f58:	08009fc1 	.word	0x08009fc1
 8009f5c:	08009fc1 	.word	0x08009fc1
 8009f60:	08009fc1 	.word	0x08009fc1
 8009f64:	08009fc1 	.word	0x08009fc1
 8009f68:	08009fc1 	.word	0x08009fc1
 8009f6c:	08009fc1 	.word	0x08009fc1
 8009f70:	08009fad 	.word	0x08009fad
 8009f74:	08009fc1 	.word	0x08009fc1
 8009f78:	08009fc1 	.word	0x08009fc1
 8009f7c:	08009fc1 	.word	0x08009fc1
 8009f80:	08009fc1 	.word	0x08009fc1
 8009f84:	08009fc1 	.word	0x08009fc1
 8009f88:	08009fc1 	.word	0x08009fc1
 8009f8c:	08009fc1 	.word	0x08009fc1
 8009f90:	08009fb3 	.word	0x08009fb3
  {
    /* No check on Ready: Won't be selected by hardware if not */
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8009f94:	f7ff f9ea 	bl	800936c <LL_RCC_HSI_GetDivider>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	08db      	lsrs	r3, r3, #3
 8009f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8009fcc <RCC_GetSystemClockFreq+0xb8>)
 8009f9e:	fa22 f303 	lsr.w	r3, r2, r3
 8009fa2:	60fb      	str	r3, [r7, #12]
      break;
 8009fa4:	e00d      	b.n	8009fc2 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:
      frequency = CSI_VALUE;
 8009fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8009fd0 <RCC_GetSystemClockFreq+0xbc>)
 8009fa8:	60fb      	str	r3, [r7, #12]
      break;
 8009faa:	e00a      	b.n	8009fc2 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:
      frequency = HSE_VALUE;
 8009fac:	4b09      	ldr	r3, [pc, #36]	@ (8009fd4 <RCC_GetSystemClockFreq+0xc0>)
 8009fae:	60fb      	str	r3, [r7, #12]
      break;
 8009fb0:	e007      	b.n	8009fc2 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 8009fb2:	463b      	mov	r3, r7
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f7ff fcb5 	bl	8009924 <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	60fb      	str	r3, [r7, #12]
      break;
 8009fbe:	e000      	b.n	8009fc2 <RCC_GetSystemClockFreq+0xae>

    default:
      /* Nothing to do */
      break;
 8009fc0:	bf00      	nop
  }

  return frequency;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3710      	adds	r7, #16
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}
 8009fcc:	03d09000 	.word	0x03d09000
 8009fd0:	003d0900 	.word	0x003d0900
 8009fd4:	017d7840 	.word	0x017d7840

08009fd8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b082      	sub	sp, #8
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8009fe0:	f7ff fa14 	bl	800940c <LL_RCC_GetAHBPrescaler>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	f003 030f 	and.w	r3, r3, #15
 8009fea:	4a05      	ldr	r2, [pc, #20]	@ (800a000 <RCC_GetHCLKClockFreq+0x28>)
 8009fec:	5cd3      	ldrb	r3, [r2, r3]
 8009fee:	f003 031f 	and.w	r3, r3, #31
 8009ff2:	687a      	ldr	r2, [r7, #4]
 8009ff4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3708      	adds	r7, #8
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}
 800a000:	0800c314 	.word	0x0800c314

0800a004 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b082      	sub	sp, #8
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800a00c:	f7ff fa0c 	bl	8009428 <LL_RCC_GetAPB1Prescaler>
 800a010:	4603      	mov	r3, r0
 800a012:	091b      	lsrs	r3, r3, #4
 800a014:	f003 0307 	and.w	r3, r3, #7
 800a018:	4a05      	ldr	r2, [pc, #20]	@ (800a030 <RCC_GetPCLK1ClockFreq+0x2c>)
 800a01a:	5cd3      	ldrb	r3, [r2, r3]
 800a01c:	f003 031f 	and.w	r3, r3, #31
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a026:	4618      	mov	r0, r3
 800a028:	3708      	adds	r7, #8
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}
 800a02e:	bf00      	nop
 800a030:	0800c314 	.word	0x0800c314

0800a034 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b082      	sub	sp, #8
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800a03c:	f7ff fa02 	bl	8009444 <LL_RCC_GetAPB2Prescaler>
 800a040:	4603      	mov	r3, r0
 800a042:	0a1b      	lsrs	r3, r3, #8
 800a044:	f003 0307 	and.w	r3, r3, #7
 800a048:	4a05      	ldr	r2, [pc, #20]	@ (800a060 <RCC_GetPCLK2ClockFreq+0x2c>)
 800a04a:	5cd3      	ldrb	r3, [r2, r3]
 800a04c:	f003 031f 	and.w	r3, r3, #31
 800a050:	687a      	ldr	r2, [r7, #4]
 800a052:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a056:	4618      	mov	r0, r3
 800a058:	3708      	adds	r7, #8
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
 800a05e:	bf00      	nop
 800a060:	0800c314 	.word	0x0800c314

0800a064 <LL_USART_IsEnabled>:
{
 800a064:	b480      	push	{r7}
 800a066:	b083      	sub	sp, #12
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f003 0301 	and.w	r3, r3, #1
 800a074:	2b01      	cmp	r3, #1
 800a076:	d101      	bne.n	800a07c <LL_USART_IsEnabled+0x18>
 800a078:	2301      	movs	r3, #1
 800a07a:	e000      	b.n	800a07e <LL_USART_IsEnabled+0x1a>
 800a07c:	2300      	movs	r3, #0
}
 800a07e:	4618      	mov	r0, r3
 800a080:	370c      	adds	r7, #12
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr

0800a08a <LL_USART_SetPrescaler>:
{
 800a08a:	b480      	push	{r7}
 800a08c:	b083      	sub	sp, #12
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
 800a092:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a098:	f023 030f 	bic.w	r3, r3, #15
 800a09c:	683a      	ldr	r2, [r7, #0]
 800a09e:	b292      	uxth	r2, r2
 800a0a0:	431a      	orrs	r2, r3
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800a0a6:	bf00      	nop
 800a0a8:	370c      	adds	r7, #12
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr

0800a0b2 <LL_USART_SetStopBitsLength>:
{
 800a0b2:	b480      	push	{r7}
 800a0b4:	b083      	sub	sp, #12
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
 800a0ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	431a      	orrs	r2, r3
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	605a      	str	r2, [r3, #4]
}
 800a0cc:	bf00      	nop
 800a0ce:	370c      	adds	r7, #12
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr

0800a0d8 <LL_USART_SetHWFlowCtrl>:
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	689b      	ldr	r3, [r3, #8]
 800a0e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	431a      	orrs	r2, r3
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	609a      	str	r2, [r3, #8]
}
 800a0f2:	bf00      	nop
 800a0f4:	370c      	adds	r7, #12
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr
	...

0800a100 <LL_USART_SetBaudRate>:
{
 800a100:	b480      	push	{r7}
 800a102:	b087      	sub	sp, #28
 800a104:	af00      	add	r7, sp, #0
 800a106:	60f8      	str	r0, [r7, #12]
 800a108:	60b9      	str	r1, [r7, #8]
 800a10a:	607a      	str	r2, [r7, #4]
 800a10c:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2b0b      	cmp	r3, #11
 800a112:	d83c      	bhi.n	800a18e <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800a114:	6a3b      	ldr	r3, [r7, #32]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d039      	beq.n	800a18e <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a120:	d122      	bne.n	800a168 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	b2db      	uxtb	r3, r3
 800a126:	461a      	mov	r2, r3
 800a128:	4b1c      	ldr	r3, [pc, #112]	@ (800a19c <LL_USART_SetBaudRate+0x9c>)
 800a12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a12e:	68ba      	ldr	r2, [r7, #8]
 800a130:	fbb2 f3f3 	udiv	r3, r2, r3
 800a134:	005a      	lsls	r2, r3, #1
 800a136:	6a3b      	ldr	r3, [r7, #32]
 800a138:	085b      	lsrs	r3, r3, #1
 800a13a:	441a      	add	r2, r3
 800a13c:	6a3b      	ldr	r3, [r7, #32]
 800a13e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a142:	b29b      	uxth	r3, r3
 800a144:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800a146:	697a      	ldr	r2, [r7, #20]
 800a148:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 800a14c:	4013      	ands	r3, r2
 800a14e:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	085b      	lsrs	r3, r3, #1
 800a154:	b29b      	uxth	r3, r3
 800a156:	f003 0307 	and.w	r3, r3, #7
 800a15a:	693a      	ldr	r2, [r7, #16]
 800a15c:	4313      	orrs	r3, r2
 800a15e:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	693a      	ldr	r2, [r7, #16]
 800a164:	60da      	str	r2, [r3, #12]
}
 800a166:	e012      	b.n	800a18e <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	461a      	mov	r2, r3
 800a16e:	4b0b      	ldr	r3, [pc, #44]	@ (800a19c <LL_USART_SetBaudRate+0x9c>)
 800a170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a174:	68ba      	ldr	r2, [r7, #8]
 800a176:	fbb2 f2f3 	udiv	r2, r2, r3
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	085b      	lsrs	r3, r3, #1
 800a17e:	441a      	add	r2, r3
 800a180:	6a3b      	ldr	r3, [r7, #32]
 800a182:	fbb2 f3f3 	udiv	r3, r2, r3
 800a186:	b29b      	uxth	r3, r3
 800a188:	461a      	mov	r2, r3
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	60da      	str	r2, [r3, #12]
}
 800a18e:	bf00      	nop
 800a190:	371c      	adds	r7, #28
 800a192:	46bd      	mov	sp, r7
 800a194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a198:	4770      	bx	lr
 800a19a:	bf00      	nop
 800a19c:	0800c324 	.word	0x0800c324

0800a1a0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b086      	sub	sp, #24
 800a1a4:	af02      	add	r7, sp, #8
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f7ff ff56 	bl	800a064 <LL_USART_IsEnabled>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d17f      	bne.n	800a2be <LL_USART_Init+0x11e>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681a      	ldr	r2, [r3, #0]
 800a1c2:	4b41      	ldr	r3, [pc, #260]	@ (800a2c8 <LL_USART_Init+0x128>)
 800a1c4:	4013      	ands	r3, r2
 800a1c6:	683a      	ldr	r2, [r7, #0]
 800a1c8:	6891      	ldr	r1, [r2, #8]
 800a1ca:	683a      	ldr	r2, [r7, #0]
 800a1cc:	6912      	ldr	r2, [r2, #16]
 800a1ce:	4311      	orrs	r1, r2
 800a1d0:	683a      	ldr	r2, [r7, #0]
 800a1d2:	6952      	ldr	r2, [r2, #20]
 800a1d4:	4311      	orrs	r1, r2
 800a1d6:	683a      	ldr	r2, [r7, #0]
 800a1d8:	69d2      	ldr	r2, [r2, #28]
 800a1da:	430a      	orrs	r2, r1
 800a1dc:	431a      	orrs	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	4619      	mov	r1, r3
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f7ff ff62 	bl	800a0b2 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	699b      	ldr	r3, [r3, #24]
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f7ff ff6f 	bl	800a0d8 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	4a33      	ldr	r2, [pc, #204]	@ (800a2cc <LL_USART_Init+0x12c>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d104      	bne.n	800a20c <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 800a202:	4833      	ldr	r0, [pc, #204]	@ (800a2d0 <LL_USART_Init+0x130>)
 800a204:	f7ff fd98 	bl	8009d38 <LL_RCC_GetUSARTClockFreq>
 800a208:	60b8      	str	r0, [r7, #8]
 800a20a:	e03d      	b.n	800a288 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART2)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	4a31      	ldr	r2, [pc, #196]	@ (800a2d4 <LL_USART_Init+0x134>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d104      	bne.n	800a21e <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800a214:	4830      	ldr	r0, [pc, #192]	@ (800a2d8 <LL_USART_Init+0x138>)
 800a216:	f7ff fd8f 	bl	8009d38 <LL_RCC_GetUSARTClockFreq>
 800a21a:	60b8      	str	r0, [r7, #8]
 800a21c:	e034      	b.n	800a288 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART3)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4a2e      	ldr	r2, [pc, #184]	@ (800a2dc <LL_USART_Init+0x13c>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d104      	bne.n	800a230 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800a226:	482c      	ldr	r0, [pc, #176]	@ (800a2d8 <LL_USART_Init+0x138>)
 800a228:	f7ff fd86 	bl	8009d38 <LL_RCC_GetUSARTClockFreq>
 800a22c:	60b8      	str	r0, [r7, #8]
 800a22e:	e02b      	b.n	800a288 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART4)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	4a2b      	ldr	r2, [pc, #172]	@ (800a2e0 <LL_USART_Init+0x140>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d104      	bne.n	800a242 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800a238:	4827      	ldr	r0, [pc, #156]	@ (800a2d8 <LL_USART_Init+0x138>)
 800a23a:	f7ff fd7d 	bl	8009d38 <LL_RCC_GetUSARTClockFreq>
 800a23e:	60b8      	str	r0, [r7, #8]
 800a240:	e022      	b.n	800a288 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART5)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	4a27      	ldr	r2, [pc, #156]	@ (800a2e4 <LL_USART_Init+0x144>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d104      	bne.n	800a254 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800a24a:	4823      	ldr	r0, [pc, #140]	@ (800a2d8 <LL_USART_Init+0x138>)
 800a24c:	f7ff fd74 	bl	8009d38 <LL_RCC_GetUSARTClockFreq>
 800a250:	60b8      	str	r0, [r7, #8]
 800a252:	e019      	b.n	800a288 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART6)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	4a24      	ldr	r2, [pc, #144]	@ (800a2e8 <LL_USART_Init+0x148>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d104      	bne.n	800a266 <LL_USART_Init+0xc6>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 800a25c:	481c      	ldr	r0, [pc, #112]	@ (800a2d0 <LL_USART_Init+0x130>)
 800a25e:	f7ff fd6b 	bl	8009d38 <LL_RCC_GetUSARTClockFreq>
 800a262:	60b8      	str	r0, [r7, #8]
 800a264:	e010      	b.n	800a288 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART7)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4a20      	ldr	r2, [pc, #128]	@ (800a2ec <LL_USART_Init+0x14c>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d104      	bne.n	800a278 <LL_USART_Init+0xd8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800a26e:	481a      	ldr	r0, [pc, #104]	@ (800a2d8 <LL_USART_Init+0x138>)
 800a270:	f7ff fd62 	bl	8009d38 <LL_RCC_GetUSARTClockFreq>
 800a274:	60b8      	str	r0, [r7, #8]
 800a276:	e007      	b.n	800a288 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART8)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	4a1d      	ldr	r2, [pc, #116]	@ (800a2f0 <LL_USART_Init+0x150>)
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d103      	bne.n	800a288 <LL_USART_Init+0xe8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800a280:	4815      	ldr	r0, [pc, #84]	@ (800a2d8 <LL_USART_Init+0x138>)
 800a282:	f7ff fd59 	bl	8009d38 <LL_RCC_GetUSARTClockFreq>
 800a286:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d011      	beq.n	800a2b2 <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d00d      	beq.n	800a2b2 <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 800a296:	2300      	movs	r3, #0
 800a298:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	69d9      	ldr	r1, [r3, #28]
                           USART_InitStruct->BaudRate);
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 800a2a6:	9300      	str	r3, [sp, #0]
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	68b9      	ldr	r1, [r7, #8]
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f7ff ff27 	bl	800a100 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	4619      	mov	r1, r3
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f7ff fee6 	bl	800a08a <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800a2be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3710      	adds	r7, #16
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}
 800a2c8:	efff69f3 	.word	0xefff69f3
 800a2cc:	40011000 	.word	0x40011000
 800a2d0:	07000308 	.word	0x07000308
 800a2d4:	40004400 	.word	0x40004400
 800a2d8:	07000008 	.word	0x07000008
 800a2dc:	40004800 	.word	0x40004800
 800a2e0:	40004c00 	.word	0x40004c00
 800a2e4:	40005000 	.word	0x40005000
 800a2e8:	40011400 	.word	0x40011400
 800a2ec:	40007800 	.word	0x40007800
 800a2f0:	40007c00 	.word	0x40007c00

0800a2f4 <LL_SetSystemCoreClock>:
  *         @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
#endif /* DUAL_CORE */
void LL_SetSystemCoreClock(uint32_t CPU_Frequency)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b083      	sub	sp, #12
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = CPU_Frequency;
 800a2fc:	4a04      	ldr	r2, [pc, #16]	@ (800a310 <LL_SetSystemCoreClock+0x1c>)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6013      	str	r3, [r2, #0]
}
 800a302:	bf00      	nop
 800a304:	370c      	adds	r7, #12
 800a306:	46bd      	mov	sp, r7
 800a308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30c:	4770      	bx	lr
 800a30e:	bf00      	nop
 800a310:	24000000 	.word	0x24000000

0800a314 <srand>:
 800a314:	b538      	push	{r3, r4, r5, lr}
 800a316:	4b10      	ldr	r3, [pc, #64]	@ (800a358 <srand+0x44>)
 800a318:	681d      	ldr	r5, [r3, #0]
 800a31a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800a31c:	4604      	mov	r4, r0
 800a31e:	b9b3      	cbnz	r3, 800a34e <srand+0x3a>
 800a320:	2018      	movs	r0, #24
 800a322:	f000 fb89 	bl	800aa38 <malloc>
 800a326:	4602      	mov	r2, r0
 800a328:	6328      	str	r0, [r5, #48]	@ 0x30
 800a32a:	b920      	cbnz	r0, 800a336 <srand+0x22>
 800a32c:	4b0b      	ldr	r3, [pc, #44]	@ (800a35c <srand+0x48>)
 800a32e:	480c      	ldr	r0, [pc, #48]	@ (800a360 <srand+0x4c>)
 800a330:	2146      	movs	r1, #70	@ 0x46
 800a332:	f000 fb19 	bl	800a968 <__assert_func>
 800a336:	490b      	ldr	r1, [pc, #44]	@ (800a364 <srand+0x50>)
 800a338:	4b0b      	ldr	r3, [pc, #44]	@ (800a368 <srand+0x54>)
 800a33a:	e9c0 1300 	strd	r1, r3, [r0]
 800a33e:	4b0b      	ldr	r3, [pc, #44]	@ (800a36c <srand+0x58>)
 800a340:	6083      	str	r3, [r0, #8]
 800a342:	230b      	movs	r3, #11
 800a344:	8183      	strh	r3, [r0, #12]
 800a346:	2100      	movs	r1, #0
 800a348:	2001      	movs	r0, #1
 800a34a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a34e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800a350:	2200      	movs	r2, #0
 800a352:	611c      	str	r4, [r3, #16]
 800a354:	615a      	str	r2, [r3, #20]
 800a356:	bd38      	pop	{r3, r4, r5, pc}
 800a358:	24000068 	.word	0x24000068
 800a35c:	0800c354 	.word	0x0800c354
 800a360:	0800c36b 	.word	0x0800c36b
 800a364:	abcd330e 	.word	0xabcd330e
 800a368:	e66d1234 	.word	0xe66d1234
 800a36c:	0005deec 	.word	0x0005deec

0800a370 <rand>:
 800a370:	4b16      	ldr	r3, [pc, #88]	@ (800a3cc <rand+0x5c>)
 800a372:	b510      	push	{r4, lr}
 800a374:	681c      	ldr	r4, [r3, #0]
 800a376:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a378:	b9b3      	cbnz	r3, 800a3a8 <rand+0x38>
 800a37a:	2018      	movs	r0, #24
 800a37c:	f000 fb5c 	bl	800aa38 <malloc>
 800a380:	4602      	mov	r2, r0
 800a382:	6320      	str	r0, [r4, #48]	@ 0x30
 800a384:	b920      	cbnz	r0, 800a390 <rand+0x20>
 800a386:	4b12      	ldr	r3, [pc, #72]	@ (800a3d0 <rand+0x60>)
 800a388:	4812      	ldr	r0, [pc, #72]	@ (800a3d4 <rand+0x64>)
 800a38a:	2152      	movs	r1, #82	@ 0x52
 800a38c:	f000 faec 	bl	800a968 <__assert_func>
 800a390:	4911      	ldr	r1, [pc, #68]	@ (800a3d8 <rand+0x68>)
 800a392:	4b12      	ldr	r3, [pc, #72]	@ (800a3dc <rand+0x6c>)
 800a394:	e9c0 1300 	strd	r1, r3, [r0]
 800a398:	4b11      	ldr	r3, [pc, #68]	@ (800a3e0 <rand+0x70>)
 800a39a:	6083      	str	r3, [r0, #8]
 800a39c:	230b      	movs	r3, #11
 800a39e:	8183      	strh	r3, [r0, #12]
 800a3a0:	2100      	movs	r1, #0
 800a3a2:	2001      	movs	r0, #1
 800a3a4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a3a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a3aa:	480e      	ldr	r0, [pc, #56]	@ (800a3e4 <rand+0x74>)
 800a3ac:	690b      	ldr	r3, [r1, #16]
 800a3ae:	694c      	ldr	r4, [r1, #20]
 800a3b0:	4a0d      	ldr	r2, [pc, #52]	@ (800a3e8 <rand+0x78>)
 800a3b2:	4358      	muls	r0, r3
 800a3b4:	fb02 0004 	mla	r0, r2, r4, r0
 800a3b8:	fba3 3202 	umull	r3, r2, r3, r2
 800a3bc:	3301      	adds	r3, #1
 800a3be:	eb40 0002 	adc.w	r0, r0, r2
 800a3c2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800a3c6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800a3ca:	bd10      	pop	{r4, pc}
 800a3cc:	24000068 	.word	0x24000068
 800a3d0:	0800c354 	.word	0x0800c354
 800a3d4:	0800c36b 	.word	0x0800c36b
 800a3d8:	abcd330e 	.word	0xabcd330e
 800a3dc:	e66d1234 	.word	0xe66d1234
 800a3e0:	0005deec 	.word	0x0005deec
 800a3e4:	5851f42d 	.word	0x5851f42d
 800a3e8:	4c957f2d 	.word	0x4c957f2d

0800a3ec <std>:
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	b510      	push	{r4, lr}
 800a3f0:	4604      	mov	r4, r0
 800a3f2:	e9c0 3300 	strd	r3, r3, [r0]
 800a3f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a3fa:	6083      	str	r3, [r0, #8]
 800a3fc:	8181      	strh	r1, [r0, #12]
 800a3fe:	6643      	str	r3, [r0, #100]	@ 0x64
 800a400:	81c2      	strh	r2, [r0, #14]
 800a402:	6183      	str	r3, [r0, #24]
 800a404:	4619      	mov	r1, r3
 800a406:	2208      	movs	r2, #8
 800a408:	305c      	adds	r0, #92	@ 0x5c
 800a40a:	f000 fa03 	bl	800a814 <memset>
 800a40e:	4b0d      	ldr	r3, [pc, #52]	@ (800a444 <std+0x58>)
 800a410:	6263      	str	r3, [r4, #36]	@ 0x24
 800a412:	4b0d      	ldr	r3, [pc, #52]	@ (800a448 <std+0x5c>)
 800a414:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a416:	4b0d      	ldr	r3, [pc, #52]	@ (800a44c <std+0x60>)
 800a418:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a41a:	4b0d      	ldr	r3, [pc, #52]	@ (800a450 <std+0x64>)
 800a41c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a41e:	4b0d      	ldr	r3, [pc, #52]	@ (800a454 <std+0x68>)
 800a420:	6224      	str	r4, [r4, #32]
 800a422:	429c      	cmp	r4, r3
 800a424:	d006      	beq.n	800a434 <std+0x48>
 800a426:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a42a:	4294      	cmp	r4, r2
 800a42c:	d002      	beq.n	800a434 <std+0x48>
 800a42e:	33d0      	adds	r3, #208	@ 0xd0
 800a430:	429c      	cmp	r4, r3
 800a432:	d105      	bne.n	800a440 <std+0x54>
 800a434:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a43c:	f000 ba82 	b.w	800a944 <__retarget_lock_init_recursive>
 800a440:	bd10      	pop	{r4, pc}
 800a442:	bf00      	nop
 800a444:	0800a651 	.word	0x0800a651
 800a448:	0800a673 	.word	0x0800a673
 800a44c:	0800a6ab 	.word	0x0800a6ab
 800a450:	0800a6cf 	.word	0x0800a6cf
 800a454:	24040bcc 	.word	0x24040bcc

0800a458 <stdio_exit_handler>:
 800a458:	4a02      	ldr	r2, [pc, #8]	@ (800a464 <stdio_exit_handler+0xc>)
 800a45a:	4903      	ldr	r1, [pc, #12]	@ (800a468 <stdio_exit_handler+0x10>)
 800a45c:	4803      	ldr	r0, [pc, #12]	@ (800a46c <stdio_exit_handler+0x14>)
 800a45e:	f000 b869 	b.w	800a534 <_fwalk_sglue>
 800a462:	bf00      	nop
 800a464:	2400005c 	.word	0x2400005c
 800a468:	0800b249 	.word	0x0800b249
 800a46c:	2400006c 	.word	0x2400006c

0800a470 <cleanup_stdio>:
 800a470:	6841      	ldr	r1, [r0, #4]
 800a472:	4b0c      	ldr	r3, [pc, #48]	@ (800a4a4 <cleanup_stdio+0x34>)
 800a474:	4299      	cmp	r1, r3
 800a476:	b510      	push	{r4, lr}
 800a478:	4604      	mov	r4, r0
 800a47a:	d001      	beq.n	800a480 <cleanup_stdio+0x10>
 800a47c:	f000 fee4 	bl	800b248 <_fflush_r>
 800a480:	68a1      	ldr	r1, [r4, #8]
 800a482:	4b09      	ldr	r3, [pc, #36]	@ (800a4a8 <cleanup_stdio+0x38>)
 800a484:	4299      	cmp	r1, r3
 800a486:	d002      	beq.n	800a48e <cleanup_stdio+0x1e>
 800a488:	4620      	mov	r0, r4
 800a48a:	f000 fedd 	bl	800b248 <_fflush_r>
 800a48e:	68e1      	ldr	r1, [r4, #12]
 800a490:	4b06      	ldr	r3, [pc, #24]	@ (800a4ac <cleanup_stdio+0x3c>)
 800a492:	4299      	cmp	r1, r3
 800a494:	d004      	beq.n	800a4a0 <cleanup_stdio+0x30>
 800a496:	4620      	mov	r0, r4
 800a498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a49c:	f000 bed4 	b.w	800b248 <_fflush_r>
 800a4a0:	bd10      	pop	{r4, pc}
 800a4a2:	bf00      	nop
 800a4a4:	24040bcc 	.word	0x24040bcc
 800a4a8:	24040c34 	.word	0x24040c34
 800a4ac:	24040c9c 	.word	0x24040c9c

0800a4b0 <global_stdio_init.part.0>:
 800a4b0:	b510      	push	{r4, lr}
 800a4b2:	4b0b      	ldr	r3, [pc, #44]	@ (800a4e0 <global_stdio_init.part.0+0x30>)
 800a4b4:	4c0b      	ldr	r4, [pc, #44]	@ (800a4e4 <global_stdio_init.part.0+0x34>)
 800a4b6:	4a0c      	ldr	r2, [pc, #48]	@ (800a4e8 <global_stdio_init.part.0+0x38>)
 800a4b8:	601a      	str	r2, [r3, #0]
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	2200      	movs	r2, #0
 800a4be:	2104      	movs	r1, #4
 800a4c0:	f7ff ff94 	bl	800a3ec <std>
 800a4c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a4c8:	2201      	movs	r2, #1
 800a4ca:	2109      	movs	r1, #9
 800a4cc:	f7ff ff8e 	bl	800a3ec <std>
 800a4d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a4d4:	2202      	movs	r2, #2
 800a4d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4da:	2112      	movs	r1, #18
 800a4dc:	f7ff bf86 	b.w	800a3ec <std>
 800a4e0:	24040d04 	.word	0x24040d04
 800a4e4:	24040bcc 	.word	0x24040bcc
 800a4e8:	0800a459 	.word	0x0800a459

0800a4ec <__sfp_lock_acquire>:
 800a4ec:	4801      	ldr	r0, [pc, #4]	@ (800a4f4 <__sfp_lock_acquire+0x8>)
 800a4ee:	f000 ba2a 	b.w	800a946 <__retarget_lock_acquire_recursive>
 800a4f2:	bf00      	nop
 800a4f4:	24040d0d 	.word	0x24040d0d

0800a4f8 <__sfp_lock_release>:
 800a4f8:	4801      	ldr	r0, [pc, #4]	@ (800a500 <__sfp_lock_release+0x8>)
 800a4fa:	f000 ba25 	b.w	800a948 <__retarget_lock_release_recursive>
 800a4fe:	bf00      	nop
 800a500:	24040d0d 	.word	0x24040d0d

0800a504 <__sinit>:
 800a504:	b510      	push	{r4, lr}
 800a506:	4604      	mov	r4, r0
 800a508:	f7ff fff0 	bl	800a4ec <__sfp_lock_acquire>
 800a50c:	6a23      	ldr	r3, [r4, #32]
 800a50e:	b11b      	cbz	r3, 800a518 <__sinit+0x14>
 800a510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a514:	f7ff bff0 	b.w	800a4f8 <__sfp_lock_release>
 800a518:	4b04      	ldr	r3, [pc, #16]	@ (800a52c <__sinit+0x28>)
 800a51a:	6223      	str	r3, [r4, #32]
 800a51c:	4b04      	ldr	r3, [pc, #16]	@ (800a530 <__sinit+0x2c>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d1f5      	bne.n	800a510 <__sinit+0xc>
 800a524:	f7ff ffc4 	bl	800a4b0 <global_stdio_init.part.0>
 800a528:	e7f2      	b.n	800a510 <__sinit+0xc>
 800a52a:	bf00      	nop
 800a52c:	0800a471 	.word	0x0800a471
 800a530:	24040d04 	.word	0x24040d04

0800a534 <_fwalk_sglue>:
 800a534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a538:	4607      	mov	r7, r0
 800a53a:	4688      	mov	r8, r1
 800a53c:	4614      	mov	r4, r2
 800a53e:	2600      	movs	r6, #0
 800a540:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a544:	f1b9 0901 	subs.w	r9, r9, #1
 800a548:	d505      	bpl.n	800a556 <_fwalk_sglue+0x22>
 800a54a:	6824      	ldr	r4, [r4, #0]
 800a54c:	2c00      	cmp	r4, #0
 800a54e:	d1f7      	bne.n	800a540 <_fwalk_sglue+0xc>
 800a550:	4630      	mov	r0, r6
 800a552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a556:	89ab      	ldrh	r3, [r5, #12]
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d907      	bls.n	800a56c <_fwalk_sglue+0x38>
 800a55c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a560:	3301      	adds	r3, #1
 800a562:	d003      	beq.n	800a56c <_fwalk_sglue+0x38>
 800a564:	4629      	mov	r1, r5
 800a566:	4638      	mov	r0, r7
 800a568:	47c0      	blx	r8
 800a56a:	4306      	orrs	r6, r0
 800a56c:	3568      	adds	r5, #104	@ 0x68
 800a56e:	e7e9      	b.n	800a544 <_fwalk_sglue+0x10>

0800a570 <iprintf>:
 800a570:	b40f      	push	{r0, r1, r2, r3}
 800a572:	b507      	push	{r0, r1, r2, lr}
 800a574:	4906      	ldr	r1, [pc, #24]	@ (800a590 <iprintf+0x20>)
 800a576:	ab04      	add	r3, sp, #16
 800a578:	6808      	ldr	r0, [r1, #0]
 800a57a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a57e:	6881      	ldr	r1, [r0, #8]
 800a580:	9301      	str	r3, [sp, #4]
 800a582:	f000 fb39 	bl	800abf8 <_vfiprintf_r>
 800a586:	b003      	add	sp, #12
 800a588:	f85d eb04 	ldr.w	lr, [sp], #4
 800a58c:	b004      	add	sp, #16
 800a58e:	4770      	bx	lr
 800a590:	24000068 	.word	0x24000068

0800a594 <_puts_r>:
 800a594:	6a03      	ldr	r3, [r0, #32]
 800a596:	b570      	push	{r4, r5, r6, lr}
 800a598:	6884      	ldr	r4, [r0, #8]
 800a59a:	4605      	mov	r5, r0
 800a59c:	460e      	mov	r6, r1
 800a59e:	b90b      	cbnz	r3, 800a5a4 <_puts_r+0x10>
 800a5a0:	f7ff ffb0 	bl	800a504 <__sinit>
 800a5a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5a6:	07db      	lsls	r3, r3, #31
 800a5a8:	d405      	bmi.n	800a5b6 <_puts_r+0x22>
 800a5aa:	89a3      	ldrh	r3, [r4, #12]
 800a5ac:	0598      	lsls	r0, r3, #22
 800a5ae:	d402      	bmi.n	800a5b6 <_puts_r+0x22>
 800a5b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5b2:	f000 f9c8 	bl	800a946 <__retarget_lock_acquire_recursive>
 800a5b6:	89a3      	ldrh	r3, [r4, #12]
 800a5b8:	0719      	lsls	r1, r3, #28
 800a5ba:	d502      	bpl.n	800a5c2 <_puts_r+0x2e>
 800a5bc:	6923      	ldr	r3, [r4, #16]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d135      	bne.n	800a62e <_puts_r+0x9a>
 800a5c2:	4621      	mov	r1, r4
 800a5c4:	4628      	mov	r0, r5
 800a5c6:	f000 f8cf 	bl	800a768 <__swsetup_r>
 800a5ca:	b380      	cbz	r0, 800a62e <_puts_r+0x9a>
 800a5cc:	f04f 35ff 	mov.w	r5, #4294967295
 800a5d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5d2:	07da      	lsls	r2, r3, #31
 800a5d4:	d405      	bmi.n	800a5e2 <_puts_r+0x4e>
 800a5d6:	89a3      	ldrh	r3, [r4, #12]
 800a5d8:	059b      	lsls	r3, r3, #22
 800a5da:	d402      	bmi.n	800a5e2 <_puts_r+0x4e>
 800a5dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5de:	f000 f9b3 	bl	800a948 <__retarget_lock_release_recursive>
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	bd70      	pop	{r4, r5, r6, pc}
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	da04      	bge.n	800a5f4 <_puts_r+0x60>
 800a5ea:	69a2      	ldr	r2, [r4, #24]
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	dc17      	bgt.n	800a620 <_puts_r+0x8c>
 800a5f0:	290a      	cmp	r1, #10
 800a5f2:	d015      	beq.n	800a620 <_puts_r+0x8c>
 800a5f4:	6823      	ldr	r3, [r4, #0]
 800a5f6:	1c5a      	adds	r2, r3, #1
 800a5f8:	6022      	str	r2, [r4, #0]
 800a5fa:	7019      	strb	r1, [r3, #0]
 800a5fc:	68a3      	ldr	r3, [r4, #8]
 800a5fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a602:	3b01      	subs	r3, #1
 800a604:	60a3      	str	r3, [r4, #8]
 800a606:	2900      	cmp	r1, #0
 800a608:	d1ed      	bne.n	800a5e6 <_puts_r+0x52>
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	da11      	bge.n	800a632 <_puts_r+0x9e>
 800a60e:	4622      	mov	r2, r4
 800a610:	210a      	movs	r1, #10
 800a612:	4628      	mov	r0, r5
 800a614:	f000 f86a 	bl	800a6ec <__swbuf_r>
 800a618:	3001      	adds	r0, #1
 800a61a:	d0d7      	beq.n	800a5cc <_puts_r+0x38>
 800a61c:	250a      	movs	r5, #10
 800a61e:	e7d7      	b.n	800a5d0 <_puts_r+0x3c>
 800a620:	4622      	mov	r2, r4
 800a622:	4628      	mov	r0, r5
 800a624:	f000 f862 	bl	800a6ec <__swbuf_r>
 800a628:	3001      	adds	r0, #1
 800a62a:	d1e7      	bne.n	800a5fc <_puts_r+0x68>
 800a62c:	e7ce      	b.n	800a5cc <_puts_r+0x38>
 800a62e:	3e01      	subs	r6, #1
 800a630:	e7e4      	b.n	800a5fc <_puts_r+0x68>
 800a632:	6823      	ldr	r3, [r4, #0]
 800a634:	1c5a      	adds	r2, r3, #1
 800a636:	6022      	str	r2, [r4, #0]
 800a638:	220a      	movs	r2, #10
 800a63a:	701a      	strb	r2, [r3, #0]
 800a63c:	e7ee      	b.n	800a61c <_puts_r+0x88>
	...

0800a640 <puts>:
 800a640:	4b02      	ldr	r3, [pc, #8]	@ (800a64c <puts+0xc>)
 800a642:	4601      	mov	r1, r0
 800a644:	6818      	ldr	r0, [r3, #0]
 800a646:	f7ff bfa5 	b.w	800a594 <_puts_r>
 800a64a:	bf00      	nop
 800a64c:	24000068 	.word	0x24000068

0800a650 <__sread>:
 800a650:	b510      	push	{r4, lr}
 800a652:	460c      	mov	r4, r1
 800a654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a658:	f000 f926 	bl	800a8a8 <_read_r>
 800a65c:	2800      	cmp	r0, #0
 800a65e:	bfab      	itete	ge
 800a660:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a662:	89a3      	ldrhlt	r3, [r4, #12]
 800a664:	181b      	addge	r3, r3, r0
 800a666:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a66a:	bfac      	ite	ge
 800a66c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a66e:	81a3      	strhlt	r3, [r4, #12]
 800a670:	bd10      	pop	{r4, pc}

0800a672 <__swrite>:
 800a672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a676:	461f      	mov	r7, r3
 800a678:	898b      	ldrh	r3, [r1, #12]
 800a67a:	05db      	lsls	r3, r3, #23
 800a67c:	4605      	mov	r5, r0
 800a67e:	460c      	mov	r4, r1
 800a680:	4616      	mov	r6, r2
 800a682:	d505      	bpl.n	800a690 <__swrite+0x1e>
 800a684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a688:	2302      	movs	r3, #2
 800a68a:	2200      	movs	r2, #0
 800a68c:	f000 f8fa 	bl	800a884 <_lseek_r>
 800a690:	89a3      	ldrh	r3, [r4, #12]
 800a692:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a696:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a69a:	81a3      	strh	r3, [r4, #12]
 800a69c:	4632      	mov	r2, r6
 800a69e:	463b      	mov	r3, r7
 800a6a0:	4628      	mov	r0, r5
 800a6a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6a6:	f000 b911 	b.w	800a8cc <_write_r>

0800a6aa <__sseek>:
 800a6aa:	b510      	push	{r4, lr}
 800a6ac:	460c      	mov	r4, r1
 800a6ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6b2:	f000 f8e7 	bl	800a884 <_lseek_r>
 800a6b6:	1c43      	adds	r3, r0, #1
 800a6b8:	89a3      	ldrh	r3, [r4, #12]
 800a6ba:	bf15      	itete	ne
 800a6bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a6be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a6c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a6c6:	81a3      	strheq	r3, [r4, #12]
 800a6c8:	bf18      	it	ne
 800a6ca:	81a3      	strhne	r3, [r4, #12]
 800a6cc:	bd10      	pop	{r4, pc}

0800a6ce <__sclose>:
 800a6ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6d2:	f000 b8c7 	b.w	800a864 <_close_r>
	...

0800a6d8 <viprintf>:
 800a6d8:	460b      	mov	r3, r1
 800a6da:	4903      	ldr	r1, [pc, #12]	@ (800a6e8 <viprintf+0x10>)
 800a6dc:	4602      	mov	r2, r0
 800a6de:	6808      	ldr	r0, [r1, #0]
 800a6e0:	6881      	ldr	r1, [r0, #8]
 800a6e2:	f000 ba89 	b.w	800abf8 <_vfiprintf_r>
 800a6e6:	bf00      	nop
 800a6e8:	24000068 	.word	0x24000068

0800a6ec <__swbuf_r>:
 800a6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ee:	460e      	mov	r6, r1
 800a6f0:	4614      	mov	r4, r2
 800a6f2:	4605      	mov	r5, r0
 800a6f4:	b118      	cbz	r0, 800a6fe <__swbuf_r+0x12>
 800a6f6:	6a03      	ldr	r3, [r0, #32]
 800a6f8:	b90b      	cbnz	r3, 800a6fe <__swbuf_r+0x12>
 800a6fa:	f7ff ff03 	bl	800a504 <__sinit>
 800a6fe:	69a3      	ldr	r3, [r4, #24]
 800a700:	60a3      	str	r3, [r4, #8]
 800a702:	89a3      	ldrh	r3, [r4, #12]
 800a704:	071a      	lsls	r2, r3, #28
 800a706:	d501      	bpl.n	800a70c <__swbuf_r+0x20>
 800a708:	6923      	ldr	r3, [r4, #16]
 800a70a:	b943      	cbnz	r3, 800a71e <__swbuf_r+0x32>
 800a70c:	4621      	mov	r1, r4
 800a70e:	4628      	mov	r0, r5
 800a710:	f000 f82a 	bl	800a768 <__swsetup_r>
 800a714:	b118      	cbz	r0, 800a71e <__swbuf_r+0x32>
 800a716:	f04f 37ff 	mov.w	r7, #4294967295
 800a71a:	4638      	mov	r0, r7
 800a71c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a71e:	6823      	ldr	r3, [r4, #0]
 800a720:	6922      	ldr	r2, [r4, #16]
 800a722:	1a98      	subs	r0, r3, r2
 800a724:	6963      	ldr	r3, [r4, #20]
 800a726:	b2f6      	uxtb	r6, r6
 800a728:	4283      	cmp	r3, r0
 800a72a:	4637      	mov	r7, r6
 800a72c:	dc05      	bgt.n	800a73a <__swbuf_r+0x4e>
 800a72e:	4621      	mov	r1, r4
 800a730:	4628      	mov	r0, r5
 800a732:	f000 fd89 	bl	800b248 <_fflush_r>
 800a736:	2800      	cmp	r0, #0
 800a738:	d1ed      	bne.n	800a716 <__swbuf_r+0x2a>
 800a73a:	68a3      	ldr	r3, [r4, #8]
 800a73c:	3b01      	subs	r3, #1
 800a73e:	60a3      	str	r3, [r4, #8]
 800a740:	6823      	ldr	r3, [r4, #0]
 800a742:	1c5a      	adds	r2, r3, #1
 800a744:	6022      	str	r2, [r4, #0]
 800a746:	701e      	strb	r6, [r3, #0]
 800a748:	6962      	ldr	r2, [r4, #20]
 800a74a:	1c43      	adds	r3, r0, #1
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d004      	beq.n	800a75a <__swbuf_r+0x6e>
 800a750:	89a3      	ldrh	r3, [r4, #12]
 800a752:	07db      	lsls	r3, r3, #31
 800a754:	d5e1      	bpl.n	800a71a <__swbuf_r+0x2e>
 800a756:	2e0a      	cmp	r6, #10
 800a758:	d1df      	bne.n	800a71a <__swbuf_r+0x2e>
 800a75a:	4621      	mov	r1, r4
 800a75c:	4628      	mov	r0, r5
 800a75e:	f000 fd73 	bl	800b248 <_fflush_r>
 800a762:	2800      	cmp	r0, #0
 800a764:	d0d9      	beq.n	800a71a <__swbuf_r+0x2e>
 800a766:	e7d6      	b.n	800a716 <__swbuf_r+0x2a>

0800a768 <__swsetup_r>:
 800a768:	b538      	push	{r3, r4, r5, lr}
 800a76a:	4b29      	ldr	r3, [pc, #164]	@ (800a810 <__swsetup_r+0xa8>)
 800a76c:	4605      	mov	r5, r0
 800a76e:	6818      	ldr	r0, [r3, #0]
 800a770:	460c      	mov	r4, r1
 800a772:	b118      	cbz	r0, 800a77c <__swsetup_r+0x14>
 800a774:	6a03      	ldr	r3, [r0, #32]
 800a776:	b90b      	cbnz	r3, 800a77c <__swsetup_r+0x14>
 800a778:	f7ff fec4 	bl	800a504 <__sinit>
 800a77c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a780:	0719      	lsls	r1, r3, #28
 800a782:	d422      	bmi.n	800a7ca <__swsetup_r+0x62>
 800a784:	06da      	lsls	r2, r3, #27
 800a786:	d407      	bmi.n	800a798 <__swsetup_r+0x30>
 800a788:	2209      	movs	r2, #9
 800a78a:	602a      	str	r2, [r5, #0]
 800a78c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a790:	81a3      	strh	r3, [r4, #12]
 800a792:	f04f 30ff 	mov.w	r0, #4294967295
 800a796:	e033      	b.n	800a800 <__swsetup_r+0x98>
 800a798:	0758      	lsls	r0, r3, #29
 800a79a:	d512      	bpl.n	800a7c2 <__swsetup_r+0x5a>
 800a79c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a79e:	b141      	cbz	r1, 800a7b2 <__swsetup_r+0x4a>
 800a7a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a7a4:	4299      	cmp	r1, r3
 800a7a6:	d002      	beq.n	800a7ae <__swsetup_r+0x46>
 800a7a8:	4628      	mov	r0, r5
 800a7aa:	f000 f8fb 	bl	800a9a4 <_free_r>
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7b2:	89a3      	ldrh	r3, [r4, #12]
 800a7b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a7b8:	81a3      	strh	r3, [r4, #12]
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	6063      	str	r3, [r4, #4]
 800a7be:	6923      	ldr	r3, [r4, #16]
 800a7c0:	6023      	str	r3, [r4, #0]
 800a7c2:	89a3      	ldrh	r3, [r4, #12]
 800a7c4:	f043 0308 	orr.w	r3, r3, #8
 800a7c8:	81a3      	strh	r3, [r4, #12]
 800a7ca:	6923      	ldr	r3, [r4, #16]
 800a7cc:	b94b      	cbnz	r3, 800a7e2 <__swsetup_r+0x7a>
 800a7ce:	89a3      	ldrh	r3, [r4, #12]
 800a7d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a7d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7d8:	d003      	beq.n	800a7e2 <__swsetup_r+0x7a>
 800a7da:	4621      	mov	r1, r4
 800a7dc:	4628      	mov	r0, r5
 800a7de:	f000 fd93 	bl	800b308 <__smakebuf_r>
 800a7e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7e6:	f013 0201 	ands.w	r2, r3, #1
 800a7ea:	d00a      	beq.n	800a802 <__swsetup_r+0x9a>
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	60a2      	str	r2, [r4, #8]
 800a7f0:	6962      	ldr	r2, [r4, #20]
 800a7f2:	4252      	negs	r2, r2
 800a7f4:	61a2      	str	r2, [r4, #24]
 800a7f6:	6922      	ldr	r2, [r4, #16]
 800a7f8:	b942      	cbnz	r2, 800a80c <__swsetup_r+0xa4>
 800a7fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a7fe:	d1c5      	bne.n	800a78c <__swsetup_r+0x24>
 800a800:	bd38      	pop	{r3, r4, r5, pc}
 800a802:	0799      	lsls	r1, r3, #30
 800a804:	bf58      	it	pl
 800a806:	6962      	ldrpl	r2, [r4, #20]
 800a808:	60a2      	str	r2, [r4, #8]
 800a80a:	e7f4      	b.n	800a7f6 <__swsetup_r+0x8e>
 800a80c:	2000      	movs	r0, #0
 800a80e:	e7f7      	b.n	800a800 <__swsetup_r+0x98>
 800a810:	24000068 	.word	0x24000068

0800a814 <memset>:
 800a814:	4402      	add	r2, r0
 800a816:	4603      	mov	r3, r0
 800a818:	4293      	cmp	r3, r2
 800a81a:	d100      	bne.n	800a81e <memset+0xa>
 800a81c:	4770      	bx	lr
 800a81e:	f803 1b01 	strb.w	r1, [r3], #1
 800a822:	e7f9      	b.n	800a818 <memset+0x4>

0800a824 <strncasecmp>:
 800a824:	b570      	push	{r4, r5, r6, lr}
 800a826:	4e0e      	ldr	r6, [pc, #56]	@ (800a860 <strncasecmp+0x3c>)
 800a828:	4605      	mov	r5, r0
 800a82a:	440a      	add	r2, r1
 800a82c:	428a      	cmp	r2, r1
 800a82e:	d101      	bne.n	800a834 <strncasecmp+0x10>
 800a830:	2000      	movs	r0, #0
 800a832:	e013      	b.n	800a85c <strncasecmp+0x38>
 800a834:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a838:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a83c:	5cf0      	ldrb	r0, [r6, r3]
 800a83e:	f000 0003 	and.w	r0, r0, #3
 800a842:	2801      	cmp	r0, #1
 800a844:	5d30      	ldrb	r0, [r6, r4]
 800a846:	f000 0003 	and.w	r0, r0, #3
 800a84a:	bf08      	it	eq
 800a84c:	3320      	addeq	r3, #32
 800a84e:	2801      	cmp	r0, #1
 800a850:	bf08      	it	eq
 800a852:	3420      	addeq	r4, #32
 800a854:	1b18      	subs	r0, r3, r4
 800a856:	d101      	bne.n	800a85c <strncasecmp+0x38>
 800a858:	2c00      	cmp	r4, #0
 800a85a:	d1e7      	bne.n	800a82c <strncasecmp+0x8>
 800a85c:	bd70      	pop	{r4, r5, r6, pc}
 800a85e:	bf00      	nop
 800a860:	0800c433 	.word	0x0800c433

0800a864 <_close_r>:
 800a864:	b538      	push	{r3, r4, r5, lr}
 800a866:	4d06      	ldr	r5, [pc, #24]	@ (800a880 <_close_r+0x1c>)
 800a868:	2300      	movs	r3, #0
 800a86a:	4604      	mov	r4, r0
 800a86c:	4608      	mov	r0, r1
 800a86e:	602b      	str	r3, [r5, #0]
 800a870:	f7f6 fdc4 	bl	80013fc <_close>
 800a874:	1c43      	adds	r3, r0, #1
 800a876:	d102      	bne.n	800a87e <_close_r+0x1a>
 800a878:	682b      	ldr	r3, [r5, #0]
 800a87a:	b103      	cbz	r3, 800a87e <_close_r+0x1a>
 800a87c:	6023      	str	r3, [r4, #0]
 800a87e:	bd38      	pop	{r3, r4, r5, pc}
 800a880:	24040d08 	.word	0x24040d08

0800a884 <_lseek_r>:
 800a884:	b538      	push	{r3, r4, r5, lr}
 800a886:	4d07      	ldr	r5, [pc, #28]	@ (800a8a4 <_lseek_r+0x20>)
 800a888:	4604      	mov	r4, r0
 800a88a:	4608      	mov	r0, r1
 800a88c:	4611      	mov	r1, r2
 800a88e:	2200      	movs	r2, #0
 800a890:	602a      	str	r2, [r5, #0]
 800a892:	461a      	mov	r2, r3
 800a894:	f7f6 fdd9 	bl	800144a <_lseek>
 800a898:	1c43      	adds	r3, r0, #1
 800a89a:	d102      	bne.n	800a8a2 <_lseek_r+0x1e>
 800a89c:	682b      	ldr	r3, [r5, #0]
 800a89e:	b103      	cbz	r3, 800a8a2 <_lseek_r+0x1e>
 800a8a0:	6023      	str	r3, [r4, #0]
 800a8a2:	bd38      	pop	{r3, r4, r5, pc}
 800a8a4:	24040d08 	.word	0x24040d08

0800a8a8 <_read_r>:
 800a8a8:	b538      	push	{r3, r4, r5, lr}
 800a8aa:	4d07      	ldr	r5, [pc, #28]	@ (800a8c8 <_read_r+0x20>)
 800a8ac:	4604      	mov	r4, r0
 800a8ae:	4608      	mov	r0, r1
 800a8b0:	4611      	mov	r1, r2
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	602a      	str	r2, [r5, #0]
 800a8b6:	461a      	mov	r2, r3
 800a8b8:	f7f6 fd67 	bl	800138a <_read>
 800a8bc:	1c43      	adds	r3, r0, #1
 800a8be:	d102      	bne.n	800a8c6 <_read_r+0x1e>
 800a8c0:	682b      	ldr	r3, [r5, #0]
 800a8c2:	b103      	cbz	r3, 800a8c6 <_read_r+0x1e>
 800a8c4:	6023      	str	r3, [r4, #0]
 800a8c6:	bd38      	pop	{r3, r4, r5, pc}
 800a8c8:	24040d08 	.word	0x24040d08

0800a8cc <_write_r>:
 800a8cc:	b538      	push	{r3, r4, r5, lr}
 800a8ce:	4d07      	ldr	r5, [pc, #28]	@ (800a8ec <_write_r+0x20>)
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	4608      	mov	r0, r1
 800a8d4:	4611      	mov	r1, r2
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	602a      	str	r2, [r5, #0]
 800a8da:	461a      	mov	r2, r3
 800a8dc:	f7f6 fd72 	bl	80013c4 <_write>
 800a8e0:	1c43      	adds	r3, r0, #1
 800a8e2:	d102      	bne.n	800a8ea <_write_r+0x1e>
 800a8e4:	682b      	ldr	r3, [r5, #0]
 800a8e6:	b103      	cbz	r3, 800a8ea <_write_r+0x1e>
 800a8e8:	6023      	str	r3, [r4, #0]
 800a8ea:	bd38      	pop	{r3, r4, r5, pc}
 800a8ec:	24040d08 	.word	0x24040d08

0800a8f0 <__errno>:
 800a8f0:	4b01      	ldr	r3, [pc, #4]	@ (800a8f8 <__errno+0x8>)
 800a8f2:	6818      	ldr	r0, [r3, #0]
 800a8f4:	4770      	bx	lr
 800a8f6:	bf00      	nop
 800a8f8:	24000068 	.word	0x24000068

0800a8fc <__libc_init_array>:
 800a8fc:	b570      	push	{r4, r5, r6, lr}
 800a8fe:	4d0d      	ldr	r5, [pc, #52]	@ (800a934 <__libc_init_array+0x38>)
 800a900:	4c0d      	ldr	r4, [pc, #52]	@ (800a938 <__libc_init_array+0x3c>)
 800a902:	1b64      	subs	r4, r4, r5
 800a904:	10a4      	asrs	r4, r4, #2
 800a906:	2600      	movs	r6, #0
 800a908:	42a6      	cmp	r6, r4
 800a90a:	d109      	bne.n	800a920 <__libc_init_array+0x24>
 800a90c:	4d0b      	ldr	r5, [pc, #44]	@ (800a93c <__libc_init_array+0x40>)
 800a90e:	4c0c      	ldr	r4, [pc, #48]	@ (800a940 <__libc_init_array+0x44>)
 800a910:	f000 fdb4 	bl	800b47c <_init>
 800a914:	1b64      	subs	r4, r4, r5
 800a916:	10a4      	asrs	r4, r4, #2
 800a918:	2600      	movs	r6, #0
 800a91a:	42a6      	cmp	r6, r4
 800a91c:	d105      	bne.n	800a92a <__libc_init_array+0x2e>
 800a91e:	bd70      	pop	{r4, r5, r6, pc}
 800a920:	f855 3b04 	ldr.w	r3, [r5], #4
 800a924:	4798      	blx	r3
 800a926:	3601      	adds	r6, #1
 800a928:	e7ee      	b.n	800a908 <__libc_init_array+0xc>
 800a92a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a92e:	4798      	blx	r3
 800a930:	3601      	adds	r6, #1
 800a932:	e7f2      	b.n	800a91a <__libc_init_array+0x1e>
 800a934:	0800c53c 	.word	0x0800c53c
 800a938:	0800c53c 	.word	0x0800c53c
 800a93c:	0800c53c 	.word	0x0800c53c
 800a940:	0800c540 	.word	0x0800c540

0800a944 <__retarget_lock_init_recursive>:
 800a944:	4770      	bx	lr

0800a946 <__retarget_lock_acquire_recursive>:
 800a946:	4770      	bx	lr

0800a948 <__retarget_lock_release_recursive>:
 800a948:	4770      	bx	lr

0800a94a <memcpy>:
 800a94a:	440a      	add	r2, r1
 800a94c:	4291      	cmp	r1, r2
 800a94e:	f100 33ff 	add.w	r3, r0, #4294967295
 800a952:	d100      	bne.n	800a956 <memcpy+0xc>
 800a954:	4770      	bx	lr
 800a956:	b510      	push	{r4, lr}
 800a958:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a95c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a960:	4291      	cmp	r1, r2
 800a962:	d1f9      	bne.n	800a958 <memcpy+0xe>
 800a964:	bd10      	pop	{r4, pc}
	...

0800a968 <__assert_func>:
 800a968:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a96a:	4614      	mov	r4, r2
 800a96c:	461a      	mov	r2, r3
 800a96e:	4b09      	ldr	r3, [pc, #36]	@ (800a994 <__assert_func+0x2c>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	4605      	mov	r5, r0
 800a974:	68d8      	ldr	r0, [r3, #12]
 800a976:	b14c      	cbz	r4, 800a98c <__assert_func+0x24>
 800a978:	4b07      	ldr	r3, [pc, #28]	@ (800a998 <__assert_func+0x30>)
 800a97a:	9100      	str	r1, [sp, #0]
 800a97c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a980:	4906      	ldr	r1, [pc, #24]	@ (800a99c <__assert_func+0x34>)
 800a982:	462b      	mov	r3, r5
 800a984:	f000 fc88 	bl	800b298 <fiprintf>
 800a988:	f000 fd2c 	bl	800b3e4 <abort>
 800a98c:	4b04      	ldr	r3, [pc, #16]	@ (800a9a0 <__assert_func+0x38>)
 800a98e:	461c      	mov	r4, r3
 800a990:	e7f3      	b.n	800a97a <__assert_func+0x12>
 800a992:	bf00      	nop
 800a994:	24000068 	.word	0x24000068
 800a998:	0800c3c3 	.word	0x0800c3c3
 800a99c:	0800c3d0 	.word	0x0800c3d0
 800a9a0:	0800c3fe 	.word	0x0800c3fe

0800a9a4 <_free_r>:
 800a9a4:	b538      	push	{r3, r4, r5, lr}
 800a9a6:	4605      	mov	r5, r0
 800a9a8:	2900      	cmp	r1, #0
 800a9aa:	d041      	beq.n	800aa30 <_free_r+0x8c>
 800a9ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9b0:	1f0c      	subs	r4, r1, #4
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	bfb8      	it	lt
 800a9b6:	18e4      	addlt	r4, r4, r3
 800a9b8:	f000 f8e8 	bl	800ab8c <__malloc_lock>
 800a9bc:	4a1d      	ldr	r2, [pc, #116]	@ (800aa34 <_free_r+0x90>)
 800a9be:	6813      	ldr	r3, [r2, #0]
 800a9c0:	b933      	cbnz	r3, 800a9d0 <_free_r+0x2c>
 800a9c2:	6063      	str	r3, [r4, #4]
 800a9c4:	6014      	str	r4, [r2, #0]
 800a9c6:	4628      	mov	r0, r5
 800a9c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9cc:	f000 b8e4 	b.w	800ab98 <__malloc_unlock>
 800a9d0:	42a3      	cmp	r3, r4
 800a9d2:	d908      	bls.n	800a9e6 <_free_r+0x42>
 800a9d4:	6820      	ldr	r0, [r4, #0]
 800a9d6:	1821      	adds	r1, r4, r0
 800a9d8:	428b      	cmp	r3, r1
 800a9da:	bf01      	itttt	eq
 800a9dc:	6819      	ldreq	r1, [r3, #0]
 800a9de:	685b      	ldreq	r3, [r3, #4]
 800a9e0:	1809      	addeq	r1, r1, r0
 800a9e2:	6021      	streq	r1, [r4, #0]
 800a9e4:	e7ed      	b.n	800a9c2 <_free_r+0x1e>
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	685b      	ldr	r3, [r3, #4]
 800a9ea:	b10b      	cbz	r3, 800a9f0 <_free_r+0x4c>
 800a9ec:	42a3      	cmp	r3, r4
 800a9ee:	d9fa      	bls.n	800a9e6 <_free_r+0x42>
 800a9f0:	6811      	ldr	r1, [r2, #0]
 800a9f2:	1850      	adds	r0, r2, r1
 800a9f4:	42a0      	cmp	r0, r4
 800a9f6:	d10b      	bne.n	800aa10 <_free_r+0x6c>
 800a9f8:	6820      	ldr	r0, [r4, #0]
 800a9fa:	4401      	add	r1, r0
 800a9fc:	1850      	adds	r0, r2, r1
 800a9fe:	4283      	cmp	r3, r0
 800aa00:	6011      	str	r1, [r2, #0]
 800aa02:	d1e0      	bne.n	800a9c6 <_free_r+0x22>
 800aa04:	6818      	ldr	r0, [r3, #0]
 800aa06:	685b      	ldr	r3, [r3, #4]
 800aa08:	6053      	str	r3, [r2, #4]
 800aa0a:	4408      	add	r0, r1
 800aa0c:	6010      	str	r0, [r2, #0]
 800aa0e:	e7da      	b.n	800a9c6 <_free_r+0x22>
 800aa10:	d902      	bls.n	800aa18 <_free_r+0x74>
 800aa12:	230c      	movs	r3, #12
 800aa14:	602b      	str	r3, [r5, #0]
 800aa16:	e7d6      	b.n	800a9c6 <_free_r+0x22>
 800aa18:	6820      	ldr	r0, [r4, #0]
 800aa1a:	1821      	adds	r1, r4, r0
 800aa1c:	428b      	cmp	r3, r1
 800aa1e:	bf04      	itt	eq
 800aa20:	6819      	ldreq	r1, [r3, #0]
 800aa22:	685b      	ldreq	r3, [r3, #4]
 800aa24:	6063      	str	r3, [r4, #4]
 800aa26:	bf04      	itt	eq
 800aa28:	1809      	addeq	r1, r1, r0
 800aa2a:	6021      	streq	r1, [r4, #0]
 800aa2c:	6054      	str	r4, [r2, #4]
 800aa2e:	e7ca      	b.n	800a9c6 <_free_r+0x22>
 800aa30:	bd38      	pop	{r3, r4, r5, pc}
 800aa32:	bf00      	nop
 800aa34:	24040d14 	.word	0x24040d14

0800aa38 <malloc>:
 800aa38:	4b02      	ldr	r3, [pc, #8]	@ (800aa44 <malloc+0xc>)
 800aa3a:	4601      	mov	r1, r0
 800aa3c:	6818      	ldr	r0, [r3, #0]
 800aa3e:	f000 b825 	b.w	800aa8c <_malloc_r>
 800aa42:	bf00      	nop
 800aa44:	24000068 	.word	0x24000068

0800aa48 <sbrk_aligned>:
 800aa48:	b570      	push	{r4, r5, r6, lr}
 800aa4a:	4e0f      	ldr	r6, [pc, #60]	@ (800aa88 <sbrk_aligned+0x40>)
 800aa4c:	460c      	mov	r4, r1
 800aa4e:	6831      	ldr	r1, [r6, #0]
 800aa50:	4605      	mov	r5, r0
 800aa52:	b911      	cbnz	r1, 800aa5a <sbrk_aligned+0x12>
 800aa54:	f000 fcb6 	bl	800b3c4 <_sbrk_r>
 800aa58:	6030      	str	r0, [r6, #0]
 800aa5a:	4621      	mov	r1, r4
 800aa5c:	4628      	mov	r0, r5
 800aa5e:	f000 fcb1 	bl	800b3c4 <_sbrk_r>
 800aa62:	1c43      	adds	r3, r0, #1
 800aa64:	d103      	bne.n	800aa6e <sbrk_aligned+0x26>
 800aa66:	f04f 34ff 	mov.w	r4, #4294967295
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	bd70      	pop	{r4, r5, r6, pc}
 800aa6e:	1cc4      	adds	r4, r0, #3
 800aa70:	f024 0403 	bic.w	r4, r4, #3
 800aa74:	42a0      	cmp	r0, r4
 800aa76:	d0f8      	beq.n	800aa6a <sbrk_aligned+0x22>
 800aa78:	1a21      	subs	r1, r4, r0
 800aa7a:	4628      	mov	r0, r5
 800aa7c:	f000 fca2 	bl	800b3c4 <_sbrk_r>
 800aa80:	3001      	adds	r0, #1
 800aa82:	d1f2      	bne.n	800aa6a <sbrk_aligned+0x22>
 800aa84:	e7ef      	b.n	800aa66 <sbrk_aligned+0x1e>
 800aa86:	bf00      	nop
 800aa88:	24040d10 	.word	0x24040d10

0800aa8c <_malloc_r>:
 800aa8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa90:	1ccd      	adds	r5, r1, #3
 800aa92:	f025 0503 	bic.w	r5, r5, #3
 800aa96:	3508      	adds	r5, #8
 800aa98:	2d0c      	cmp	r5, #12
 800aa9a:	bf38      	it	cc
 800aa9c:	250c      	movcc	r5, #12
 800aa9e:	2d00      	cmp	r5, #0
 800aaa0:	4606      	mov	r6, r0
 800aaa2:	db01      	blt.n	800aaa8 <_malloc_r+0x1c>
 800aaa4:	42a9      	cmp	r1, r5
 800aaa6:	d904      	bls.n	800aab2 <_malloc_r+0x26>
 800aaa8:	230c      	movs	r3, #12
 800aaaa:	6033      	str	r3, [r6, #0]
 800aaac:	2000      	movs	r0, #0
 800aaae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aab2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab88 <_malloc_r+0xfc>
 800aab6:	f000 f869 	bl	800ab8c <__malloc_lock>
 800aaba:	f8d8 3000 	ldr.w	r3, [r8]
 800aabe:	461c      	mov	r4, r3
 800aac0:	bb44      	cbnz	r4, 800ab14 <_malloc_r+0x88>
 800aac2:	4629      	mov	r1, r5
 800aac4:	4630      	mov	r0, r6
 800aac6:	f7ff ffbf 	bl	800aa48 <sbrk_aligned>
 800aaca:	1c43      	adds	r3, r0, #1
 800aacc:	4604      	mov	r4, r0
 800aace:	d158      	bne.n	800ab82 <_malloc_r+0xf6>
 800aad0:	f8d8 4000 	ldr.w	r4, [r8]
 800aad4:	4627      	mov	r7, r4
 800aad6:	2f00      	cmp	r7, #0
 800aad8:	d143      	bne.n	800ab62 <_malloc_r+0xd6>
 800aada:	2c00      	cmp	r4, #0
 800aadc:	d04b      	beq.n	800ab76 <_malloc_r+0xea>
 800aade:	6823      	ldr	r3, [r4, #0]
 800aae0:	4639      	mov	r1, r7
 800aae2:	4630      	mov	r0, r6
 800aae4:	eb04 0903 	add.w	r9, r4, r3
 800aae8:	f000 fc6c 	bl	800b3c4 <_sbrk_r>
 800aaec:	4581      	cmp	r9, r0
 800aaee:	d142      	bne.n	800ab76 <_malloc_r+0xea>
 800aaf0:	6821      	ldr	r1, [r4, #0]
 800aaf2:	1a6d      	subs	r5, r5, r1
 800aaf4:	4629      	mov	r1, r5
 800aaf6:	4630      	mov	r0, r6
 800aaf8:	f7ff ffa6 	bl	800aa48 <sbrk_aligned>
 800aafc:	3001      	adds	r0, #1
 800aafe:	d03a      	beq.n	800ab76 <_malloc_r+0xea>
 800ab00:	6823      	ldr	r3, [r4, #0]
 800ab02:	442b      	add	r3, r5
 800ab04:	6023      	str	r3, [r4, #0]
 800ab06:	f8d8 3000 	ldr.w	r3, [r8]
 800ab0a:	685a      	ldr	r2, [r3, #4]
 800ab0c:	bb62      	cbnz	r2, 800ab68 <_malloc_r+0xdc>
 800ab0e:	f8c8 7000 	str.w	r7, [r8]
 800ab12:	e00f      	b.n	800ab34 <_malloc_r+0xa8>
 800ab14:	6822      	ldr	r2, [r4, #0]
 800ab16:	1b52      	subs	r2, r2, r5
 800ab18:	d420      	bmi.n	800ab5c <_malloc_r+0xd0>
 800ab1a:	2a0b      	cmp	r2, #11
 800ab1c:	d917      	bls.n	800ab4e <_malloc_r+0xc2>
 800ab1e:	1961      	adds	r1, r4, r5
 800ab20:	42a3      	cmp	r3, r4
 800ab22:	6025      	str	r5, [r4, #0]
 800ab24:	bf18      	it	ne
 800ab26:	6059      	strne	r1, [r3, #4]
 800ab28:	6863      	ldr	r3, [r4, #4]
 800ab2a:	bf08      	it	eq
 800ab2c:	f8c8 1000 	streq.w	r1, [r8]
 800ab30:	5162      	str	r2, [r4, r5]
 800ab32:	604b      	str	r3, [r1, #4]
 800ab34:	4630      	mov	r0, r6
 800ab36:	f000 f82f 	bl	800ab98 <__malloc_unlock>
 800ab3a:	f104 000b 	add.w	r0, r4, #11
 800ab3e:	1d23      	adds	r3, r4, #4
 800ab40:	f020 0007 	bic.w	r0, r0, #7
 800ab44:	1ac2      	subs	r2, r0, r3
 800ab46:	bf1c      	itt	ne
 800ab48:	1a1b      	subne	r3, r3, r0
 800ab4a:	50a3      	strne	r3, [r4, r2]
 800ab4c:	e7af      	b.n	800aaae <_malloc_r+0x22>
 800ab4e:	6862      	ldr	r2, [r4, #4]
 800ab50:	42a3      	cmp	r3, r4
 800ab52:	bf0c      	ite	eq
 800ab54:	f8c8 2000 	streq.w	r2, [r8]
 800ab58:	605a      	strne	r2, [r3, #4]
 800ab5a:	e7eb      	b.n	800ab34 <_malloc_r+0xa8>
 800ab5c:	4623      	mov	r3, r4
 800ab5e:	6864      	ldr	r4, [r4, #4]
 800ab60:	e7ae      	b.n	800aac0 <_malloc_r+0x34>
 800ab62:	463c      	mov	r4, r7
 800ab64:	687f      	ldr	r7, [r7, #4]
 800ab66:	e7b6      	b.n	800aad6 <_malloc_r+0x4a>
 800ab68:	461a      	mov	r2, r3
 800ab6a:	685b      	ldr	r3, [r3, #4]
 800ab6c:	42a3      	cmp	r3, r4
 800ab6e:	d1fb      	bne.n	800ab68 <_malloc_r+0xdc>
 800ab70:	2300      	movs	r3, #0
 800ab72:	6053      	str	r3, [r2, #4]
 800ab74:	e7de      	b.n	800ab34 <_malloc_r+0xa8>
 800ab76:	230c      	movs	r3, #12
 800ab78:	6033      	str	r3, [r6, #0]
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	f000 f80c 	bl	800ab98 <__malloc_unlock>
 800ab80:	e794      	b.n	800aaac <_malloc_r+0x20>
 800ab82:	6005      	str	r5, [r0, #0]
 800ab84:	e7d6      	b.n	800ab34 <_malloc_r+0xa8>
 800ab86:	bf00      	nop
 800ab88:	24040d14 	.word	0x24040d14

0800ab8c <__malloc_lock>:
 800ab8c:	4801      	ldr	r0, [pc, #4]	@ (800ab94 <__malloc_lock+0x8>)
 800ab8e:	f7ff beda 	b.w	800a946 <__retarget_lock_acquire_recursive>
 800ab92:	bf00      	nop
 800ab94:	24040d0c 	.word	0x24040d0c

0800ab98 <__malloc_unlock>:
 800ab98:	4801      	ldr	r0, [pc, #4]	@ (800aba0 <__malloc_unlock+0x8>)
 800ab9a:	f7ff bed5 	b.w	800a948 <__retarget_lock_release_recursive>
 800ab9e:	bf00      	nop
 800aba0:	24040d0c 	.word	0x24040d0c

0800aba4 <__sfputc_r>:
 800aba4:	6893      	ldr	r3, [r2, #8]
 800aba6:	3b01      	subs	r3, #1
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	b410      	push	{r4}
 800abac:	6093      	str	r3, [r2, #8]
 800abae:	da08      	bge.n	800abc2 <__sfputc_r+0x1e>
 800abb0:	6994      	ldr	r4, [r2, #24]
 800abb2:	42a3      	cmp	r3, r4
 800abb4:	db01      	blt.n	800abba <__sfputc_r+0x16>
 800abb6:	290a      	cmp	r1, #10
 800abb8:	d103      	bne.n	800abc2 <__sfputc_r+0x1e>
 800abba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abbe:	f7ff bd95 	b.w	800a6ec <__swbuf_r>
 800abc2:	6813      	ldr	r3, [r2, #0]
 800abc4:	1c58      	adds	r0, r3, #1
 800abc6:	6010      	str	r0, [r2, #0]
 800abc8:	7019      	strb	r1, [r3, #0]
 800abca:	4608      	mov	r0, r1
 800abcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abd0:	4770      	bx	lr

0800abd2 <__sfputs_r>:
 800abd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abd4:	4606      	mov	r6, r0
 800abd6:	460f      	mov	r7, r1
 800abd8:	4614      	mov	r4, r2
 800abda:	18d5      	adds	r5, r2, r3
 800abdc:	42ac      	cmp	r4, r5
 800abde:	d101      	bne.n	800abe4 <__sfputs_r+0x12>
 800abe0:	2000      	movs	r0, #0
 800abe2:	e007      	b.n	800abf4 <__sfputs_r+0x22>
 800abe4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abe8:	463a      	mov	r2, r7
 800abea:	4630      	mov	r0, r6
 800abec:	f7ff ffda 	bl	800aba4 <__sfputc_r>
 800abf0:	1c43      	adds	r3, r0, #1
 800abf2:	d1f3      	bne.n	800abdc <__sfputs_r+0xa>
 800abf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800abf8 <_vfiprintf_r>:
 800abf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abfc:	460d      	mov	r5, r1
 800abfe:	b09d      	sub	sp, #116	@ 0x74
 800ac00:	4614      	mov	r4, r2
 800ac02:	4698      	mov	r8, r3
 800ac04:	4606      	mov	r6, r0
 800ac06:	b118      	cbz	r0, 800ac10 <_vfiprintf_r+0x18>
 800ac08:	6a03      	ldr	r3, [r0, #32]
 800ac0a:	b90b      	cbnz	r3, 800ac10 <_vfiprintf_r+0x18>
 800ac0c:	f7ff fc7a 	bl	800a504 <__sinit>
 800ac10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac12:	07d9      	lsls	r1, r3, #31
 800ac14:	d405      	bmi.n	800ac22 <_vfiprintf_r+0x2a>
 800ac16:	89ab      	ldrh	r3, [r5, #12]
 800ac18:	059a      	lsls	r2, r3, #22
 800ac1a:	d402      	bmi.n	800ac22 <_vfiprintf_r+0x2a>
 800ac1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac1e:	f7ff fe92 	bl	800a946 <__retarget_lock_acquire_recursive>
 800ac22:	89ab      	ldrh	r3, [r5, #12]
 800ac24:	071b      	lsls	r3, r3, #28
 800ac26:	d501      	bpl.n	800ac2c <_vfiprintf_r+0x34>
 800ac28:	692b      	ldr	r3, [r5, #16]
 800ac2a:	b99b      	cbnz	r3, 800ac54 <_vfiprintf_r+0x5c>
 800ac2c:	4629      	mov	r1, r5
 800ac2e:	4630      	mov	r0, r6
 800ac30:	f7ff fd9a 	bl	800a768 <__swsetup_r>
 800ac34:	b170      	cbz	r0, 800ac54 <_vfiprintf_r+0x5c>
 800ac36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac38:	07dc      	lsls	r4, r3, #31
 800ac3a:	d504      	bpl.n	800ac46 <_vfiprintf_r+0x4e>
 800ac3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac40:	b01d      	add	sp, #116	@ 0x74
 800ac42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac46:	89ab      	ldrh	r3, [r5, #12]
 800ac48:	0598      	lsls	r0, r3, #22
 800ac4a:	d4f7      	bmi.n	800ac3c <_vfiprintf_r+0x44>
 800ac4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac4e:	f7ff fe7b 	bl	800a948 <__retarget_lock_release_recursive>
 800ac52:	e7f3      	b.n	800ac3c <_vfiprintf_r+0x44>
 800ac54:	2300      	movs	r3, #0
 800ac56:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac58:	2320      	movs	r3, #32
 800ac5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac62:	2330      	movs	r3, #48	@ 0x30
 800ac64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ae14 <_vfiprintf_r+0x21c>
 800ac68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac6c:	f04f 0901 	mov.w	r9, #1
 800ac70:	4623      	mov	r3, r4
 800ac72:	469a      	mov	sl, r3
 800ac74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac78:	b10a      	cbz	r2, 800ac7e <_vfiprintf_r+0x86>
 800ac7a:	2a25      	cmp	r2, #37	@ 0x25
 800ac7c:	d1f9      	bne.n	800ac72 <_vfiprintf_r+0x7a>
 800ac7e:	ebba 0b04 	subs.w	fp, sl, r4
 800ac82:	d00b      	beq.n	800ac9c <_vfiprintf_r+0xa4>
 800ac84:	465b      	mov	r3, fp
 800ac86:	4622      	mov	r2, r4
 800ac88:	4629      	mov	r1, r5
 800ac8a:	4630      	mov	r0, r6
 800ac8c:	f7ff ffa1 	bl	800abd2 <__sfputs_r>
 800ac90:	3001      	adds	r0, #1
 800ac92:	f000 80a7 	beq.w	800ade4 <_vfiprintf_r+0x1ec>
 800ac96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac98:	445a      	add	r2, fp
 800ac9a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac9c:	f89a 3000 	ldrb.w	r3, [sl]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	f000 809f 	beq.w	800ade4 <_vfiprintf_r+0x1ec>
 800aca6:	2300      	movs	r3, #0
 800aca8:	f04f 32ff 	mov.w	r2, #4294967295
 800acac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acb0:	f10a 0a01 	add.w	sl, sl, #1
 800acb4:	9304      	str	r3, [sp, #16]
 800acb6:	9307      	str	r3, [sp, #28]
 800acb8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800acbc:	931a      	str	r3, [sp, #104]	@ 0x68
 800acbe:	4654      	mov	r4, sl
 800acc0:	2205      	movs	r2, #5
 800acc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acc6:	4853      	ldr	r0, [pc, #332]	@ (800ae14 <_vfiprintf_r+0x21c>)
 800acc8:	f7f5 fb12 	bl	80002f0 <memchr>
 800accc:	9a04      	ldr	r2, [sp, #16]
 800acce:	b9d8      	cbnz	r0, 800ad08 <_vfiprintf_r+0x110>
 800acd0:	06d1      	lsls	r1, r2, #27
 800acd2:	bf44      	itt	mi
 800acd4:	2320      	movmi	r3, #32
 800acd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acda:	0713      	lsls	r3, r2, #28
 800acdc:	bf44      	itt	mi
 800acde:	232b      	movmi	r3, #43	@ 0x2b
 800ace0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ace4:	f89a 3000 	ldrb.w	r3, [sl]
 800ace8:	2b2a      	cmp	r3, #42	@ 0x2a
 800acea:	d015      	beq.n	800ad18 <_vfiprintf_r+0x120>
 800acec:	9a07      	ldr	r2, [sp, #28]
 800acee:	4654      	mov	r4, sl
 800acf0:	2000      	movs	r0, #0
 800acf2:	f04f 0c0a 	mov.w	ip, #10
 800acf6:	4621      	mov	r1, r4
 800acf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acfc:	3b30      	subs	r3, #48	@ 0x30
 800acfe:	2b09      	cmp	r3, #9
 800ad00:	d94b      	bls.n	800ad9a <_vfiprintf_r+0x1a2>
 800ad02:	b1b0      	cbz	r0, 800ad32 <_vfiprintf_r+0x13a>
 800ad04:	9207      	str	r2, [sp, #28]
 800ad06:	e014      	b.n	800ad32 <_vfiprintf_r+0x13a>
 800ad08:	eba0 0308 	sub.w	r3, r0, r8
 800ad0c:	fa09 f303 	lsl.w	r3, r9, r3
 800ad10:	4313      	orrs	r3, r2
 800ad12:	9304      	str	r3, [sp, #16]
 800ad14:	46a2      	mov	sl, r4
 800ad16:	e7d2      	b.n	800acbe <_vfiprintf_r+0xc6>
 800ad18:	9b03      	ldr	r3, [sp, #12]
 800ad1a:	1d19      	adds	r1, r3, #4
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	9103      	str	r1, [sp, #12]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	bfbb      	ittet	lt
 800ad24:	425b      	neglt	r3, r3
 800ad26:	f042 0202 	orrlt.w	r2, r2, #2
 800ad2a:	9307      	strge	r3, [sp, #28]
 800ad2c:	9307      	strlt	r3, [sp, #28]
 800ad2e:	bfb8      	it	lt
 800ad30:	9204      	strlt	r2, [sp, #16]
 800ad32:	7823      	ldrb	r3, [r4, #0]
 800ad34:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad36:	d10a      	bne.n	800ad4e <_vfiprintf_r+0x156>
 800ad38:	7863      	ldrb	r3, [r4, #1]
 800ad3a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad3c:	d132      	bne.n	800ada4 <_vfiprintf_r+0x1ac>
 800ad3e:	9b03      	ldr	r3, [sp, #12]
 800ad40:	1d1a      	adds	r2, r3, #4
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	9203      	str	r2, [sp, #12]
 800ad46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad4a:	3402      	adds	r4, #2
 800ad4c:	9305      	str	r3, [sp, #20]
 800ad4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ae24 <_vfiprintf_r+0x22c>
 800ad52:	7821      	ldrb	r1, [r4, #0]
 800ad54:	2203      	movs	r2, #3
 800ad56:	4650      	mov	r0, sl
 800ad58:	f7f5 faca 	bl	80002f0 <memchr>
 800ad5c:	b138      	cbz	r0, 800ad6e <_vfiprintf_r+0x176>
 800ad5e:	9b04      	ldr	r3, [sp, #16]
 800ad60:	eba0 000a 	sub.w	r0, r0, sl
 800ad64:	2240      	movs	r2, #64	@ 0x40
 800ad66:	4082      	lsls	r2, r0
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	3401      	adds	r4, #1
 800ad6c:	9304      	str	r3, [sp, #16]
 800ad6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad72:	4829      	ldr	r0, [pc, #164]	@ (800ae18 <_vfiprintf_r+0x220>)
 800ad74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad78:	2206      	movs	r2, #6
 800ad7a:	f7f5 fab9 	bl	80002f0 <memchr>
 800ad7e:	2800      	cmp	r0, #0
 800ad80:	d03f      	beq.n	800ae02 <_vfiprintf_r+0x20a>
 800ad82:	4b26      	ldr	r3, [pc, #152]	@ (800ae1c <_vfiprintf_r+0x224>)
 800ad84:	bb1b      	cbnz	r3, 800adce <_vfiprintf_r+0x1d6>
 800ad86:	9b03      	ldr	r3, [sp, #12]
 800ad88:	3307      	adds	r3, #7
 800ad8a:	f023 0307 	bic.w	r3, r3, #7
 800ad8e:	3308      	adds	r3, #8
 800ad90:	9303      	str	r3, [sp, #12]
 800ad92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad94:	443b      	add	r3, r7
 800ad96:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad98:	e76a      	b.n	800ac70 <_vfiprintf_r+0x78>
 800ad9a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad9e:	460c      	mov	r4, r1
 800ada0:	2001      	movs	r0, #1
 800ada2:	e7a8      	b.n	800acf6 <_vfiprintf_r+0xfe>
 800ada4:	2300      	movs	r3, #0
 800ada6:	3401      	adds	r4, #1
 800ada8:	9305      	str	r3, [sp, #20]
 800adaa:	4619      	mov	r1, r3
 800adac:	f04f 0c0a 	mov.w	ip, #10
 800adb0:	4620      	mov	r0, r4
 800adb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adb6:	3a30      	subs	r2, #48	@ 0x30
 800adb8:	2a09      	cmp	r2, #9
 800adba:	d903      	bls.n	800adc4 <_vfiprintf_r+0x1cc>
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d0c6      	beq.n	800ad4e <_vfiprintf_r+0x156>
 800adc0:	9105      	str	r1, [sp, #20]
 800adc2:	e7c4      	b.n	800ad4e <_vfiprintf_r+0x156>
 800adc4:	fb0c 2101 	mla	r1, ip, r1, r2
 800adc8:	4604      	mov	r4, r0
 800adca:	2301      	movs	r3, #1
 800adcc:	e7f0      	b.n	800adb0 <_vfiprintf_r+0x1b8>
 800adce:	ab03      	add	r3, sp, #12
 800add0:	9300      	str	r3, [sp, #0]
 800add2:	462a      	mov	r2, r5
 800add4:	4b12      	ldr	r3, [pc, #72]	@ (800ae20 <_vfiprintf_r+0x228>)
 800add6:	a904      	add	r1, sp, #16
 800add8:	4630      	mov	r0, r6
 800adda:	f3af 8000 	nop.w
 800adde:	4607      	mov	r7, r0
 800ade0:	1c78      	adds	r0, r7, #1
 800ade2:	d1d6      	bne.n	800ad92 <_vfiprintf_r+0x19a>
 800ade4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ade6:	07d9      	lsls	r1, r3, #31
 800ade8:	d405      	bmi.n	800adf6 <_vfiprintf_r+0x1fe>
 800adea:	89ab      	ldrh	r3, [r5, #12]
 800adec:	059a      	lsls	r2, r3, #22
 800adee:	d402      	bmi.n	800adf6 <_vfiprintf_r+0x1fe>
 800adf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adf2:	f7ff fda9 	bl	800a948 <__retarget_lock_release_recursive>
 800adf6:	89ab      	ldrh	r3, [r5, #12]
 800adf8:	065b      	lsls	r3, r3, #25
 800adfa:	f53f af1f 	bmi.w	800ac3c <_vfiprintf_r+0x44>
 800adfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae00:	e71e      	b.n	800ac40 <_vfiprintf_r+0x48>
 800ae02:	ab03      	add	r3, sp, #12
 800ae04:	9300      	str	r3, [sp, #0]
 800ae06:	462a      	mov	r2, r5
 800ae08:	4b05      	ldr	r3, [pc, #20]	@ (800ae20 <_vfiprintf_r+0x228>)
 800ae0a:	a904      	add	r1, sp, #16
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	f000 f879 	bl	800af04 <_printf_i>
 800ae12:	e7e4      	b.n	800adde <_vfiprintf_r+0x1e6>
 800ae14:	0800c3ff 	.word	0x0800c3ff
 800ae18:	0800c409 	.word	0x0800c409
 800ae1c:	00000000 	.word	0x00000000
 800ae20:	0800abd3 	.word	0x0800abd3
 800ae24:	0800c405 	.word	0x0800c405

0800ae28 <_printf_common>:
 800ae28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae2c:	4616      	mov	r6, r2
 800ae2e:	4698      	mov	r8, r3
 800ae30:	688a      	ldr	r2, [r1, #8]
 800ae32:	690b      	ldr	r3, [r1, #16]
 800ae34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	bfb8      	it	lt
 800ae3c:	4613      	movlt	r3, r2
 800ae3e:	6033      	str	r3, [r6, #0]
 800ae40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae44:	4607      	mov	r7, r0
 800ae46:	460c      	mov	r4, r1
 800ae48:	b10a      	cbz	r2, 800ae4e <_printf_common+0x26>
 800ae4a:	3301      	adds	r3, #1
 800ae4c:	6033      	str	r3, [r6, #0]
 800ae4e:	6823      	ldr	r3, [r4, #0]
 800ae50:	0699      	lsls	r1, r3, #26
 800ae52:	bf42      	ittt	mi
 800ae54:	6833      	ldrmi	r3, [r6, #0]
 800ae56:	3302      	addmi	r3, #2
 800ae58:	6033      	strmi	r3, [r6, #0]
 800ae5a:	6825      	ldr	r5, [r4, #0]
 800ae5c:	f015 0506 	ands.w	r5, r5, #6
 800ae60:	d106      	bne.n	800ae70 <_printf_common+0x48>
 800ae62:	f104 0a19 	add.w	sl, r4, #25
 800ae66:	68e3      	ldr	r3, [r4, #12]
 800ae68:	6832      	ldr	r2, [r6, #0]
 800ae6a:	1a9b      	subs	r3, r3, r2
 800ae6c:	42ab      	cmp	r3, r5
 800ae6e:	dc26      	bgt.n	800aebe <_printf_common+0x96>
 800ae70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ae74:	6822      	ldr	r2, [r4, #0]
 800ae76:	3b00      	subs	r3, #0
 800ae78:	bf18      	it	ne
 800ae7a:	2301      	movne	r3, #1
 800ae7c:	0692      	lsls	r2, r2, #26
 800ae7e:	d42b      	bmi.n	800aed8 <_printf_common+0xb0>
 800ae80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ae84:	4641      	mov	r1, r8
 800ae86:	4638      	mov	r0, r7
 800ae88:	47c8      	blx	r9
 800ae8a:	3001      	adds	r0, #1
 800ae8c:	d01e      	beq.n	800aecc <_printf_common+0xa4>
 800ae8e:	6823      	ldr	r3, [r4, #0]
 800ae90:	6922      	ldr	r2, [r4, #16]
 800ae92:	f003 0306 	and.w	r3, r3, #6
 800ae96:	2b04      	cmp	r3, #4
 800ae98:	bf02      	ittt	eq
 800ae9a:	68e5      	ldreq	r5, [r4, #12]
 800ae9c:	6833      	ldreq	r3, [r6, #0]
 800ae9e:	1aed      	subeq	r5, r5, r3
 800aea0:	68a3      	ldr	r3, [r4, #8]
 800aea2:	bf0c      	ite	eq
 800aea4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aea8:	2500      	movne	r5, #0
 800aeaa:	4293      	cmp	r3, r2
 800aeac:	bfc4      	itt	gt
 800aeae:	1a9b      	subgt	r3, r3, r2
 800aeb0:	18ed      	addgt	r5, r5, r3
 800aeb2:	2600      	movs	r6, #0
 800aeb4:	341a      	adds	r4, #26
 800aeb6:	42b5      	cmp	r5, r6
 800aeb8:	d11a      	bne.n	800aef0 <_printf_common+0xc8>
 800aeba:	2000      	movs	r0, #0
 800aebc:	e008      	b.n	800aed0 <_printf_common+0xa8>
 800aebe:	2301      	movs	r3, #1
 800aec0:	4652      	mov	r2, sl
 800aec2:	4641      	mov	r1, r8
 800aec4:	4638      	mov	r0, r7
 800aec6:	47c8      	blx	r9
 800aec8:	3001      	adds	r0, #1
 800aeca:	d103      	bne.n	800aed4 <_printf_common+0xac>
 800aecc:	f04f 30ff 	mov.w	r0, #4294967295
 800aed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aed4:	3501      	adds	r5, #1
 800aed6:	e7c6      	b.n	800ae66 <_printf_common+0x3e>
 800aed8:	18e1      	adds	r1, r4, r3
 800aeda:	1c5a      	adds	r2, r3, #1
 800aedc:	2030      	movs	r0, #48	@ 0x30
 800aede:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aee2:	4422      	add	r2, r4
 800aee4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aee8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aeec:	3302      	adds	r3, #2
 800aeee:	e7c7      	b.n	800ae80 <_printf_common+0x58>
 800aef0:	2301      	movs	r3, #1
 800aef2:	4622      	mov	r2, r4
 800aef4:	4641      	mov	r1, r8
 800aef6:	4638      	mov	r0, r7
 800aef8:	47c8      	blx	r9
 800aefa:	3001      	adds	r0, #1
 800aefc:	d0e6      	beq.n	800aecc <_printf_common+0xa4>
 800aefe:	3601      	adds	r6, #1
 800af00:	e7d9      	b.n	800aeb6 <_printf_common+0x8e>
	...

0800af04 <_printf_i>:
 800af04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af08:	7e0f      	ldrb	r7, [r1, #24]
 800af0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af0c:	2f78      	cmp	r7, #120	@ 0x78
 800af0e:	4691      	mov	r9, r2
 800af10:	4680      	mov	r8, r0
 800af12:	460c      	mov	r4, r1
 800af14:	469a      	mov	sl, r3
 800af16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af1a:	d807      	bhi.n	800af2c <_printf_i+0x28>
 800af1c:	2f62      	cmp	r7, #98	@ 0x62
 800af1e:	d80a      	bhi.n	800af36 <_printf_i+0x32>
 800af20:	2f00      	cmp	r7, #0
 800af22:	f000 80d1 	beq.w	800b0c8 <_printf_i+0x1c4>
 800af26:	2f58      	cmp	r7, #88	@ 0x58
 800af28:	f000 80b8 	beq.w	800b09c <_printf_i+0x198>
 800af2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af34:	e03a      	b.n	800afac <_printf_i+0xa8>
 800af36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af3a:	2b15      	cmp	r3, #21
 800af3c:	d8f6      	bhi.n	800af2c <_printf_i+0x28>
 800af3e:	a101      	add	r1, pc, #4	@ (adr r1, 800af44 <_printf_i+0x40>)
 800af40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af44:	0800af9d 	.word	0x0800af9d
 800af48:	0800afb1 	.word	0x0800afb1
 800af4c:	0800af2d 	.word	0x0800af2d
 800af50:	0800af2d 	.word	0x0800af2d
 800af54:	0800af2d 	.word	0x0800af2d
 800af58:	0800af2d 	.word	0x0800af2d
 800af5c:	0800afb1 	.word	0x0800afb1
 800af60:	0800af2d 	.word	0x0800af2d
 800af64:	0800af2d 	.word	0x0800af2d
 800af68:	0800af2d 	.word	0x0800af2d
 800af6c:	0800af2d 	.word	0x0800af2d
 800af70:	0800b0af 	.word	0x0800b0af
 800af74:	0800afdb 	.word	0x0800afdb
 800af78:	0800b069 	.word	0x0800b069
 800af7c:	0800af2d 	.word	0x0800af2d
 800af80:	0800af2d 	.word	0x0800af2d
 800af84:	0800b0d1 	.word	0x0800b0d1
 800af88:	0800af2d 	.word	0x0800af2d
 800af8c:	0800afdb 	.word	0x0800afdb
 800af90:	0800af2d 	.word	0x0800af2d
 800af94:	0800af2d 	.word	0x0800af2d
 800af98:	0800b071 	.word	0x0800b071
 800af9c:	6833      	ldr	r3, [r6, #0]
 800af9e:	1d1a      	adds	r2, r3, #4
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	6032      	str	r2, [r6, #0]
 800afa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800afac:	2301      	movs	r3, #1
 800afae:	e09c      	b.n	800b0ea <_printf_i+0x1e6>
 800afb0:	6833      	ldr	r3, [r6, #0]
 800afb2:	6820      	ldr	r0, [r4, #0]
 800afb4:	1d19      	adds	r1, r3, #4
 800afb6:	6031      	str	r1, [r6, #0]
 800afb8:	0606      	lsls	r6, r0, #24
 800afba:	d501      	bpl.n	800afc0 <_printf_i+0xbc>
 800afbc:	681d      	ldr	r5, [r3, #0]
 800afbe:	e003      	b.n	800afc8 <_printf_i+0xc4>
 800afc0:	0645      	lsls	r5, r0, #25
 800afc2:	d5fb      	bpl.n	800afbc <_printf_i+0xb8>
 800afc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800afc8:	2d00      	cmp	r5, #0
 800afca:	da03      	bge.n	800afd4 <_printf_i+0xd0>
 800afcc:	232d      	movs	r3, #45	@ 0x2d
 800afce:	426d      	negs	r5, r5
 800afd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afd4:	4858      	ldr	r0, [pc, #352]	@ (800b138 <_printf_i+0x234>)
 800afd6:	230a      	movs	r3, #10
 800afd8:	e011      	b.n	800affe <_printf_i+0xfa>
 800afda:	6821      	ldr	r1, [r4, #0]
 800afdc:	6833      	ldr	r3, [r6, #0]
 800afde:	0608      	lsls	r0, r1, #24
 800afe0:	f853 5b04 	ldr.w	r5, [r3], #4
 800afe4:	d402      	bmi.n	800afec <_printf_i+0xe8>
 800afe6:	0649      	lsls	r1, r1, #25
 800afe8:	bf48      	it	mi
 800afea:	b2ad      	uxthmi	r5, r5
 800afec:	2f6f      	cmp	r7, #111	@ 0x6f
 800afee:	4852      	ldr	r0, [pc, #328]	@ (800b138 <_printf_i+0x234>)
 800aff0:	6033      	str	r3, [r6, #0]
 800aff2:	bf14      	ite	ne
 800aff4:	230a      	movne	r3, #10
 800aff6:	2308      	moveq	r3, #8
 800aff8:	2100      	movs	r1, #0
 800affa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800affe:	6866      	ldr	r6, [r4, #4]
 800b000:	60a6      	str	r6, [r4, #8]
 800b002:	2e00      	cmp	r6, #0
 800b004:	db05      	blt.n	800b012 <_printf_i+0x10e>
 800b006:	6821      	ldr	r1, [r4, #0]
 800b008:	432e      	orrs	r6, r5
 800b00a:	f021 0104 	bic.w	r1, r1, #4
 800b00e:	6021      	str	r1, [r4, #0]
 800b010:	d04b      	beq.n	800b0aa <_printf_i+0x1a6>
 800b012:	4616      	mov	r6, r2
 800b014:	fbb5 f1f3 	udiv	r1, r5, r3
 800b018:	fb03 5711 	mls	r7, r3, r1, r5
 800b01c:	5dc7      	ldrb	r7, [r0, r7]
 800b01e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b022:	462f      	mov	r7, r5
 800b024:	42bb      	cmp	r3, r7
 800b026:	460d      	mov	r5, r1
 800b028:	d9f4      	bls.n	800b014 <_printf_i+0x110>
 800b02a:	2b08      	cmp	r3, #8
 800b02c:	d10b      	bne.n	800b046 <_printf_i+0x142>
 800b02e:	6823      	ldr	r3, [r4, #0]
 800b030:	07df      	lsls	r7, r3, #31
 800b032:	d508      	bpl.n	800b046 <_printf_i+0x142>
 800b034:	6923      	ldr	r3, [r4, #16]
 800b036:	6861      	ldr	r1, [r4, #4]
 800b038:	4299      	cmp	r1, r3
 800b03a:	bfde      	ittt	le
 800b03c:	2330      	movle	r3, #48	@ 0x30
 800b03e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b042:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b046:	1b92      	subs	r2, r2, r6
 800b048:	6122      	str	r2, [r4, #16]
 800b04a:	f8cd a000 	str.w	sl, [sp]
 800b04e:	464b      	mov	r3, r9
 800b050:	aa03      	add	r2, sp, #12
 800b052:	4621      	mov	r1, r4
 800b054:	4640      	mov	r0, r8
 800b056:	f7ff fee7 	bl	800ae28 <_printf_common>
 800b05a:	3001      	adds	r0, #1
 800b05c:	d14a      	bne.n	800b0f4 <_printf_i+0x1f0>
 800b05e:	f04f 30ff 	mov.w	r0, #4294967295
 800b062:	b004      	add	sp, #16
 800b064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b068:	6823      	ldr	r3, [r4, #0]
 800b06a:	f043 0320 	orr.w	r3, r3, #32
 800b06e:	6023      	str	r3, [r4, #0]
 800b070:	4832      	ldr	r0, [pc, #200]	@ (800b13c <_printf_i+0x238>)
 800b072:	2778      	movs	r7, #120	@ 0x78
 800b074:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b078:	6823      	ldr	r3, [r4, #0]
 800b07a:	6831      	ldr	r1, [r6, #0]
 800b07c:	061f      	lsls	r7, r3, #24
 800b07e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b082:	d402      	bmi.n	800b08a <_printf_i+0x186>
 800b084:	065f      	lsls	r7, r3, #25
 800b086:	bf48      	it	mi
 800b088:	b2ad      	uxthmi	r5, r5
 800b08a:	6031      	str	r1, [r6, #0]
 800b08c:	07d9      	lsls	r1, r3, #31
 800b08e:	bf44      	itt	mi
 800b090:	f043 0320 	orrmi.w	r3, r3, #32
 800b094:	6023      	strmi	r3, [r4, #0]
 800b096:	b11d      	cbz	r5, 800b0a0 <_printf_i+0x19c>
 800b098:	2310      	movs	r3, #16
 800b09a:	e7ad      	b.n	800aff8 <_printf_i+0xf4>
 800b09c:	4826      	ldr	r0, [pc, #152]	@ (800b138 <_printf_i+0x234>)
 800b09e:	e7e9      	b.n	800b074 <_printf_i+0x170>
 800b0a0:	6823      	ldr	r3, [r4, #0]
 800b0a2:	f023 0320 	bic.w	r3, r3, #32
 800b0a6:	6023      	str	r3, [r4, #0]
 800b0a8:	e7f6      	b.n	800b098 <_printf_i+0x194>
 800b0aa:	4616      	mov	r6, r2
 800b0ac:	e7bd      	b.n	800b02a <_printf_i+0x126>
 800b0ae:	6833      	ldr	r3, [r6, #0]
 800b0b0:	6825      	ldr	r5, [r4, #0]
 800b0b2:	6961      	ldr	r1, [r4, #20]
 800b0b4:	1d18      	adds	r0, r3, #4
 800b0b6:	6030      	str	r0, [r6, #0]
 800b0b8:	062e      	lsls	r6, r5, #24
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	d501      	bpl.n	800b0c2 <_printf_i+0x1be>
 800b0be:	6019      	str	r1, [r3, #0]
 800b0c0:	e002      	b.n	800b0c8 <_printf_i+0x1c4>
 800b0c2:	0668      	lsls	r0, r5, #25
 800b0c4:	d5fb      	bpl.n	800b0be <_printf_i+0x1ba>
 800b0c6:	8019      	strh	r1, [r3, #0]
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	6123      	str	r3, [r4, #16]
 800b0cc:	4616      	mov	r6, r2
 800b0ce:	e7bc      	b.n	800b04a <_printf_i+0x146>
 800b0d0:	6833      	ldr	r3, [r6, #0]
 800b0d2:	1d1a      	adds	r2, r3, #4
 800b0d4:	6032      	str	r2, [r6, #0]
 800b0d6:	681e      	ldr	r6, [r3, #0]
 800b0d8:	6862      	ldr	r2, [r4, #4]
 800b0da:	2100      	movs	r1, #0
 800b0dc:	4630      	mov	r0, r6
 800b0de:	f7f5 f907 	bl	80002f0 <memchr>
 800b0e2:	b108      	cbz	r0, 800b0e8 <_printf_i+0x1e4>
 800b0e4:	1b80      	subs	r0, r0, r6
 800b0e6:	6060      	str	r0, [r4, #4]
 800b0e8:	6863      	ldr	r3, [r4, #4]
 800b0ea:	6123      	str	r3, [r4, #16]
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0f2:	e7aa      	b.n	800b04a <_printf_i+0x146>
 800b0f4:	6923      	ldr	r3, [r4, #16]
 800b0f6:	4632      	mov	r2, r6
 800b0f8:	4649      	mov	r1, r9
 800b0fa:	4640      	mov	r0, r8
 800b0fc:	47d0      	blx	sl
 800b0fe:	3001      	adds	r0, #1
 800b100:	d0ad      	beq.n	800b05e <_printf_i+0x15a>
 800b102:	6823      	ldr	r3, [r4, #0]
 800b104:	079b      	lsls	r3, r3, #30
 800b106:	d413      	bmi.n	800b130 <_printf_i+0x22c>
 800b108:	68e0      	ldr	r0, [r4, #12]
 800b10a:	9b03      	ldr	r3, [sp, #12]
 800b10c:	4298      	cmp	r0, r3
 800b10e:	bfb8      	it	lt
 800b110:	4618      	movlt	r0, r3
 800b112:	e7a6      	b.n	800b062 <_printf_i+0x15e>
 800b114:	2301      	movs	r3, #1
 800b116:	4632      	mov	r2, r6
 800b118:	4649      	mov	r1, r9
 800b11a:	4640      	mov	r0, r8
 800b11c:	47d0      	blx	sl
 800b11e:	3001      	adds	r0, #1
 800b120:	d09d      	beq.n	800b05e <_printf_i+0x15a>
 800b122:	3501      	adds	r5, #1
 800b124:	68e3      	ldr	r3, [r4, #12]
 800b126:	9903      	ldr	r1, [sp, #12]
 800b128:	1a5b      	subs	r3, r3, r1
 800b12a:	42ab      	cmp	r3, r5
 800b12c:	dcf2      	bgt.n	800b114 <_printf_i+0x210>
 800b12e:	e7eb      	b.n	800b108 <_printf_i+0x204>
 800b130:	2500      	movs	r5, #0
 800b132:	f104 0619 	add.w	r6, r4, #25
 800b136:	e7f5      	b.n	800b124 <_printf_i+0x220>
 800b138:	0800c410 	.word	0x0800c410
 800b13c:	0800c421 	.word	0x0800c421

0800b140 <__sflush_r>:
 800b140:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b148:	0716      	lsls	r6, r2, #28
 800b14a:	4605      	mov	r5, r0
 800b14c:	460c      	mov	r4, r1
 800b14e:	d454      	bmi.n	800b1fa <__sflush_r+0xba>
 800b150:	684b      	ldr	r3, [r1, #4]
 800b152:	2b00      	cmp	r3, #0
 800b154:	dc02      	bgt.n	800b15c <__sflush_r+0x1c>
 800b156:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b158:	2b00      	cmp	r3, #0
 800b15a:	dd48      	ble.n	800b1ee <__sflush_r+0xae>
 800b15c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b15e:	2e00      	cmp	r6, #0
 800b160:	d045      	beq.n	800b1ee <__sflush_r+0xae>
 800b162:	2300      	movs	r3, #0
 800b164:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b168:	682f      	ldr	r7, [r5, #0]
 800b16a:	6a21      	ldr	r1, [r4, #32]
 800b16c:	602b      	str	r3, [r5, #0]
 800b16e:	d030      	beq.n	800b1d2 <__sflush_r+0x92>
 800b170:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b172:	89a3      	ldrh	r3, [r4, #12]
 800b174:	0759      	lsls	r1, r3, #29
 800b176:	d505      	bpl.n	800b184 <__sflush_r+0x44>
 800b178:	6863      	ldr	r3, [r4, #4]
 800b17a:	1ad2      	subs	r2, r2, r3
 800b17c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b17e:	b10b      	cbz	r3, 800b184 <__sflush_r+0x44>
 800b180:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b182:	1ad2      	subs	r2, r2, r3
 800b184:	2300      	movs	r3, #0
 800b186:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b188:	6a21      	ldr	r1, [r4, #32]
 800b18a:	4628      	mov	r0, r5
 800b18c:	47b0      	blx	r6
 800b18e:	1c43      	adds	r3, r0, #1
 800b190:	89a3      	ldrh	r3, [r4, #12]
 800b192:	d106      	bne.n	800b1a2 <__sflush_r+0x62>
 800b194:	6829      	ldr	r1, [r5, #0]
 800b196:	291d      	cmp	r1, #29
 800b198:	d82b      	bhi.n	800b1f2 <__sflush_r+0xb2>
 800b19a:	4a2a      	ldr	r2, [pc, #168]	@ (800b244 <__sflush_r+0x104>)
 800b19c:	40ca      	lsrs	r2, r1
 800b19e:	07d6      	lsls	r6, r2, #31
 800b1a0:	d527      	bpl.n	800b1f2 <__sflush_r+0xb2>
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	6062      	str	r2, [r4, #4]
 800b1a6:	04d9      	lsls	r1, r3, #19
 800b1a8:	6922      	ldr	r2, [r4, #16]
 800b1aa:	6022      	str	r2, [r4, #0]
 800b1ac:	d504      	bpl.n	800b1b8 <__sflush_r+0x78>
 800b1ae:	1c42      	adds	r2, r0, #1
 800b1b0:	d101      	bne.n	800b1b6 <__sflush_r+0x76>
 800b1b2:	682b      	ldr	r3, [r5, #0]
 800b1b4:	b903      	cbnz	r3, 800b1b8 <__sflush_r+0x78>
 800b1b6:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1ba:	602f      	str	r7, [r5, #0]
 800b1bc:	b1b9      	cbz	r1, 800b1ee <__sflush_r+0xae>
 800b1be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1c2:	4299      	cmp	r1, r3
 800b1c4:	d002      	beq.n	800b1cc <__sflush_r+0x8c>
 800b1c6:	4628      	mov	r0, r5
 800b1c8:	f7ff fbec 	bl	800a9a4 <_free_r>
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1d0:	e00d      	b.n	800b1ee <__sflush_r+0xae>
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	4628      	mov	r0, r5
 800b1d6:	47b0      	blx	r6
 800b1d8:	4602      	mov	r2, r0
 800b1da:	1c50      	adds	r0, r2, #1
 800b1dc:	d1c9      	bne.n	800b172 <__sflush_r+0x32>
 800b1de:	682b      	ldr	r3, [r5, #0]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d0c6      	beq.n	800b172 <__sflush_r+0x32>
 800b1e4:	2b1d      	cmp	r3, #29
 800b1e6:	d001      	beq.n	800b1ec <__sflush_r+0xac>
 800b1e8:	2b16      	cmp	r3, #22
 800b1ea:	d11e      	bne.n	800b22a <__sflush_r+0xea>
 800b1ec:	602f      	str	r7, [r5, #0]
 800b1ee:	2000      	movs	r0, #0
 800b1f0:	e022      	b.n	800b238 <__sflush_r+0xf8>
 800b1f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1f6:	b21b      	sxth	r3, r3
 800b1f8:	e01b      	b.n	800b232 <__sflush_r+0xf2>
 800b1fa:	690f      	ldr	r7, [r1, #16]
 800b1fc:	2f00      	cmp	r7, #0
 800b1fe:	d0f6      	beq.n	800b1ee <__sflush_r+0xae>
 800b200:	0793      	lsls	r3, r2, #30
 800b202:	680e      	ldr	r6, [r1, #0]
 800b204:	bf08      	it	eq
 800b206:	694b      	ldreq	r3, [r1, #20]
 800b208:	600f      	str	r7, [r1, #0]
 800b20a:	bf18      	it	ne
 800b20c:	2300      	movne	r3, #0
 800b20e:	eba6 0807 	sub.w	r8, r6, r7
 800b212:	608b      	str	r3, [r1, #8]
 800b214:	f1b8 0f00 	cmp.w	r8, #0
 800b218:	dde9      	ble.n	800b1ee <__sflush_r+0xae>
 800b21a:	6a21      	ldr	r1, [r4, #32]
 800b21c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b21e:	4643      	mov	r3, r8
 800b220:	463a      	mov	r2, r7
 800b222:	4628      	mov	r0, r5
 800b224:	47b0      	blx	r6
 800b226:	2800      	cmp	r0, #0
 800b228:	dc08      	bgt.n	800b23c <__sflush_r+0xfc>
 800b22a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b22e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b232:	81a3      	strh	r3, [r4, #12]
 800b234:	f04f 30ff 	mov.w	r0, #4294967295
 800b238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b23c:	4407      	add	r7, r0
 800b23e:	eba8 0800 	sub.w	r8, r8, r0
 800b242:	e7e7      	b.n	800b214 <__sflush_r+0xd4>
 800b244:	20400001 	.word	0x20400001

0800b248 <_fflush_r>:
 800b248:	b538      	push	{r3, r4, r5, lr}
 800b24a:	690b      	ldr	r3, [r1, #16]
 800b24c:	4605      	mov	r5, r0
 800b24e:	460c      	mov	r4, r1
 800b250:	b913      	cbnz	r3, 800b258 <_fflush_r+0x10>
 800b252:	2500      	movs	r5, #0
 800b254:	4628      	mov	r0, r5
 800b256:	bd38      	pop	{r3, r4, r5, pc}
 800b258:	b118      	cbz	r0, 800b262 <_fflush_r+0x1a>
 800b25a:	6a03      	ldr	r3, [r0, #32]
 800b25c:	b90b      	cbnz	r3, 800b262 <_fflush_r+0x1a>
 800b25e:	f7ff f951 	bl	800a504 <__sinit>
 800b262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d0f3      	beq.n	800b252 <_fflush_r+0xa>
 800b26a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b26c:	07d0      	lsls	r0, r2, #31
 800b26e:	d404      	bmi.n	800b27a <_fflush_r+0x32>
 800b270:	0599      	lsls	r1, r3, #22
 800b272:	d402      	bmi.n	800b27a <_fflush_r+0x32>
 800b274:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b276:	f7ff fb66 	bl	800a946 <__retarget_lock_acquire_recursive>
 800b27a:	4628      	mov	r0, r5
 800b27c:	4621      	mov	r1, r4
 800b27e:	f7ff ff5f 	bl	800b140 <__sflush_r>
 800b282:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b284:	07da      	lsls	r2, r3, #31
 800b286:	4605      	mov	r5, r0
 800b288:	d4e4      	bmi.n	800b254 <_fflush_r+0xc>
 800b28a:	89a3      	ldrh	r3, [r4, #12]
 800b28c:	059b      	lsls	r3, r3, #22
 800b28e:	d4e1      	bmi.n	800b254 <_fflush_r+0xc>
 800b290:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b292:	f7ff fb59 	bl	800a948 <__retarget_lock_release_recursive>
 800b296:	e7dd      	b.n	800b254 <_fflush_r+0xc>

0800b298 <fiprintf>:
 800b298:	b40e      	push	{r1, r2, r3}
 800b29a:	b503      	push	{r0, r1, lr}
 800b29c:	4601      	mov	r1, r0
 800b29e:	ab03      	add	r3, sp, #12
 800b2a0:	4805      	ldr	r0, [pc, #20]	@ (800b2b8 <fiprintf+0x20>)
 800b2a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2a6:	6800      	ldr	r0, [r0, #0]
 800b2a8:	9301      	str	r3, [sp, #4]
 800b2aa:	f7ff fca5 	bl	800abf8 <_vfiprintf_r>
 800b2ae:	b002      	add	sp, #8
 800b2b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2b4:	b003      	add	sp, #12
 800b2b6:	4770      	bx	lr
 800b2b8:	24000068 	.word	0x24000068

0800b2bc <__swhatbuf_r>:
 800b2bc:	b570      	push	{r4, r5, r6, lr}
 800b2be:	460c      	mov	r4, r1
 800b2c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2c4:	2900      	cmp	r1, #0
 800b2c6:	b096      	sub	sp, #88	@ 0x58
 800b2c8:	4615      	mov	r5, r2
 800b2ca:	461e      	mov	r6, r3
 800b2cc:	da0d      	bge.n	800b2ea <__swhatbuf_r+0x2e>
 800b2ce:	89a3      	ldrh	r3, [r4, #12]
 800b2d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b2d4:	f04f 0100 	mov.w	r1, #0
 800b2d8:	bf14      	ite	ne
 800b2da:	2340      	movne	r3, #64	@ 0x40
 800b2dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b2e0:	2000      	movs	r0, #0
 800b2e2:	6031      	str	r1, [r6, #0]
 800b2e4:	602b      	str	r3, [r5, #0]
 800b2e6:	b016      	add	sp, #88	@ 0x58
 800b2e8:	bd70      	pop	{r4, r5, r6, pc}
 800b2ea:	466a      	mov	r2, sp
 800b2ec:	f000 f848 	bl	800b380 <_fstat_r>
 800b2f0:	2800      	cmp	r0, #0
 800b2f2:	dbec      	blt.n	800b2ce <__swhatbuf_r+0x12>
 800b2f4:	9901      	ldr	r1, [sp, #4]
 800b2f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b2fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b2fe:	4259      	negs	r1, r3
 800b300:	4159      	adcs	r1, r3
 800b302:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b306:	e7eb      	b.n	800b2e0 <__swhatbuf_r+0x24>

0800b308 <__smakebuf_r>:
 800b308:	898b      	ldrh	r3, [r1, #12]
 800b30a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b30c:	079d      	lsls	r5, r3, #30
 800b30e:	4606      	mov	r6, r0
 800b310:	460c      	mov	r4, r1
 800b312:	d507      	bpl.n	800b324 <__smakebuf_r+0x1c>
 800b314:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b318:	6023      	str	r3, [r4, #0]
 800b31a:	6123      	str	r3, [r4, #16]
 800b31c:	2301      	movs	r3, #1
 800b31e:	6163      	str	r3, [r4, #20]
 800b320:	b003      	add	sp, #12
 800b322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b324:	ab01      	add	r3, sp, #4
 800b326:	466a      	mov	r2, sp
 800b328:	f7ff ffc8 	bl	800b2bc <__swhatbuf_r>
 800b32c:	9f00      	ldr	r7, [sp, #0]
 800b32e:	4605      	mov	r5, r0
 800b330:	4639      	mov	r1, r7
 800b332:	4630      	mov	r0, r6
 800b334:	f7ff fbaa 	bl	800aa8c <_malloc_r>
 800b338:	b948      	cbnz	r0, 800b34e <__smakebuf_r+0x46>
 800b33a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b33e:	059a      	lsls	r2, r3, #22
 800b340:	d4ee      	bmi.n	800b320 <__smakebuf_r+0x18>
 800b342:	f023 0303 	bic.w	r3, r3, #3
 800b346:	f043 0302 	orr.w	r3, r3, #2
 800b34a:	81a3      	strh	r3, [r4, #12]
 800b34c:	e7e2      	b.n	800b314 <__smakebuf_r+0xc>
 800b34e:	89a3      	ldrh	r3, [r4, #12]
 800b350:	6020      	str	r0, [r4, #0]
 800b352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b356:	81a3      	strh	r3, [r4, #12]
 800b358:	9b01      	ldr	r3, [sp, #4]
 800b35a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b35e:	b15b      	cbz	r3, 800b378 <__smakebuf_r+0x70>
 800b360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b364:	4630      	mov	r0, r6
 800b366:	f000 f81d 	bl	800b3a4 <_isatty_r>
 800b36a:	b128      	cbz	r0, 800b378 <__smakebuf_r+0x70>
 800b36c:	89a3      	ldrh	r3, [r4, #12]
 800b36e:	f023 0303 	bic.w	r3, r3, #3
 800b372:	f043 0301 	orr.w	r3, r3, #1
 800b376:	81a3      	strh	r3, [r4, #12]
 800b378:	89a3      	ldrh	r3, [r4, #12]
 800b37a:	431d      	orrs	r5, r3
 800b37c:	81a5      	strh	r5, [r4, #12]
 800b37e:	e7cf      	b.n	800b320 <__smakebuf_r+0x18>

0800b380 <_fstat_r>:
 800b380:	b538      	push	{r3, r4, r5, lr}
 800b382:	4d07      	ldr	r5, [pc, #28]	@ (800b3a0 <_fstat_r+0x20>)
 800b384:	2300      	movs	r3, #0
 800b386:	4604      	mov	r4, r0
 800b388:	4608      	mov	r0, r1
 800b38a:	4611      	mov	r1, r2
 800b38c:	602b      	str	r3, [r5, #0]
 800b38e:	f7f6 f841 	bl	8001414 <_fstat>
 800b392:	1c43      	adds	r3, r0, #1
 800b394:	d102      	bne.n	800b39c <_fstat_r+0x1c>
 800b396:	682b      	ldr	r3, [r5, #0]
 800b398:	b103      	cbz	r3, 800b39c <_fstat_r+0x1c>
 800b39a:	6023      	str	r3, [r4, #0]
 800b39c:	bd38      	pop	{r3, r4, r5, pc}
 800b39e:	bf00      	nop
 800b3a0:	24040d08 	.word	0x24040d08

0800b3a4 <_isatty_r>:
 800b3a4:	b538      	push	{r3, r4, r5, lr}
 800b3a6:	4d06      	ldr	r5, [pc, #24]	@ (800b3c0 <_isatty_r+0x1c>)
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	4608      	mov	r0, r1
 800b3ae:	602b      	str	r3, [r5, #0]
 800b3b0:	f7f6 f840 	bl	8001434 <_isatty>
 800b3b4:	1c43      	adds	r3, r0, #1
 800b3b6:	d102      	bne.n	800b3be <_isatty_r+0x1a>
 800b3b8:	682b      	ldr	r3, [r5, #0]
 800b3ba:	b103      	cbz	r3, 800b3be <_isatty_r+0x1a>
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	bd38      	pop	{r3, r4, r5, pc}
 800b3c0:	24040d08 	.word	0x24040d08

0800b3c4 <_sbrk_r>:
 800b3c4:	b538      	push	{r3, r4, r5, lr}
 800b3c6:	4d06      	ldr	r5, [pc, #24]	@ (800b3e0 <_sbrk_r+0x1c>)
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	4604      	mov	r4, r0
 800b3cc:	4608      	mov	r0, r1
 800b3ce:	602b      	str	r3, [r5, #0]
 800b3d0:	f7f6 f848 	bl	8001464 <_sbrk>
 800b3d4:	1c43      	adds	r3, r0, #1
 800b3d6:	d102      	bne.n	800b3de <_sbrk_r+0x1a>
 800b3d8:	682b      	ldr	r3, [r5, #0]
 800b3da:	b103      	cbz	r3, 800b3de <_sbrk_r+0x1a>
 800b3dc:	6023      	str	r3, [r4, #0]
 800b3de:	bd38      	pop	{r3, r4, r5, pc}
 800b3e0:	24040d08 	.word	0x24040d08

0800b3e4 <abort>:
 800b3e4:	b508      	push	{r3, lr}
 800b3e6:	2006      	movs	r0, #6
 800b3e8:	f000 f82c 	bl	800b444 <raise>
 800b3ec:	2001      	movs	r0, #1
 800b3ee:	f7f5 ffc1 	bl	8001374 <_exit>

0800b3f2 <_raise_r>:
 800b3f2:	291f      	cmp	r1, #31
 800b3f4:	b538      	push	{r3, r4, r5, lr}
 800b3f6:	4605      	mov	r5, r0
 800b3f8:	460c      	mov	r4, r1
 800b3fa:	d904      	bls.n	800b406 <_raise_r+0x14>
 800b3fc:	2316      	movs	r3, #22
 800b3fe:	6003      	str	r3, [r0, #0]
 800b400:	f04f 30ff 	mov.w	r0, #4294967295
 800b404:	bd38      	pop	{r3, r4, r5, pc}
 800b406:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b408:	b112      	cbz	r2, 800b410 <_raise_r+0x1e>
 800b40a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b40e:	b94b      	cbnz	r3, 800b424 <_raise_r+0x32>
 800b410:	4628      	mov	r0, r5
 800b412:	f000 f831 	bl	800b478 <_getpid_r>
 800b416:	4622      	mov	r2, r4
 800b418:	4601      	mov	r1, r0
 800b41a:	4628      	mov	r0, r5
 800b41c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b420:	f000 b818 	b.w	800b454 <_kill_r>
 800b424:	2b01      	cmp	r3, #1
 800b426:	d00a      	beq.n	800b43e <_raise_r+0x4c>
 800b428:	1c59      	adds	r1, r3, #1
 800b42a:	d103      	bne.n	800b434 <_raise_r+0x42>
 800b42c:	2316      	movs	r3, #22
 800b42e:	6003      	str	r3, [r0, #0]
 800b430:	2001      	movs	r0, #1
 800b432:	e7e7      	b.n	800b404 <_raise_r+0x12>
 800b434:	2100      	movs	r1, #0
 800b436:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b43a:	4620      	mov	r0, r4
 800b43c:	4798      	blx	r3
 800b43e:	2000      	movs	r0, #0
 800b440:	e7e0      	b.n	800b404 <_raise_r+0x12>
	...

0800b444 <raise>:
 800b444:	4b02      	ldr	r3, [pc, #8]	@ (800b450 <raise+0xc>)
 800b446:	4601      	mov	r1, r0
 800b448:	6818      	ldr	r0, [r3, #0]
 800b44a:	f7ff bfd2 	b.w	800b3f2 <_raise_r>
 800b44e:	bf00      	nop
 800b450:	24000068 	.word	0x24000068

0800b454 <_kill_r>:
 800b454:	b538      	push	{r3, r4, r5, lr}
 800b456:	4d07      	ldr	r5, [pc, #28]	@ (800b474 <_kill_r+0x20>)
 800b458:	2300      	movs	r3, #0
 800b45a:	4604      	mov	r4, r0
 800b45c:	4608      	mov	r0, r1
 800b45e:	4611      	mov	r1, r2
 800b460:	602b      	str	r3, [r5, #0]
 800b462:	f7f5 ff77 	bl	8001354 <_kill>
 800b466:	1c43      	adds	r3, r0, #1
 800b468:	d102      	bne.n	800b470 <_kill_r+0x1c>
 800b46a:	682b      	ldr	r3, [r5, #0]
 800b46c:	b103      	cbz	r3, 800b470 <_kill_r+0x1c>
 800b46e:	6023      	str	r3, [r4, #0]
 800b470:	bd38      	pop	{r3, r4, r5, pc}
 800b472:	bf00      	nop
 800b474:	24040d08 	.word	0x24040d08

0800b478 <_getpid_r>:
 800b478:	f7f5 bf64 	b.w	8001344 <_getpid>

0800b47c <_init>:
 800b47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b47e:	bf00      	nop
 800b480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b482:	bc08      	pop	{r3}
 800b484:	469e      	mov	lr, r3
 800b486:	4770      	bx	lr

0800b488 <_fini>:
 800b488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48a:	bf00      	nop
 800b48c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b48e:	bc08      	pop	{r3}
 800b490:	469e      	mov	lr, r3
 800b492:	4770      	bx	lr
