# Digital-Logic-Design-in-VHDL
The projects are done as Lab work in the partial requirement of the Digital Lab design Course
