$date
	Fri Aug 29 23:14:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc_in [31:0] $end
$var reg 1 $ pc_jmp $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 & pc_in [31:0] $end
$var wire 1 $ pc_jmp $end
$var wire 1 % rst $end
$var reg 32 ' pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
0$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
0%
#25000
b100 !
b100 '
1"
#30000
0"
#35000
b1000 !
b1000 '
1"
#40000
0"
#45000
b1100 !
b1100 '
1"
#50000
0"
#55000
b10000 !
b10000 '
1"
#60000
0"
1$
b1000000000000 #
b1000000000000 &
#65000
b1000000000000 !
b1000000000000 '
1"
#70000
0"
0$
#75000
b1000000000100 !
b1000000000100 '
1"
#80000
0"
#85000
b1000000001000 !
b1000000001000 '
1"
#90000
0"
#95000
b1000000001100 !
b1000000001100 '
1"
#100000
0"
#105000
b1000000010000 !
b1000000010000 '
1"
#110000
0"
1$
b11111111111111111111111111111100 #
b11111111111111111111111111111100 &
#115000
b11111111111111111111111111111100 !
b11111111111111111111111111111100 '
1"
#120000
0"
0$
#125000
b0 !
b0 '
1"
#130000
0"
#135000
b100 !
b100 '
1"
#140000
0"
#145000
b1000 !
b1000 '
1"
#150000
0"
#155000
b1100 !
b1100 '
1"
#160000
0"
