SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Mon Jul 18 20:29:07 2022
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n FIFO -lang verilog -synth synplify -bus_exp 7 -bb -arch mg5a00 -type fifoblk -addr_width 8 -data_width 16 -num_words 256 -outdata REGISTERED -no_enable -pe -1 -pf -1 -fill 
    Circuit name     : FIFO
    Module type      : fifoblk
    Module Version   : 5.1
    Ports            : 
    Inputs       : Data[15:0], Clock, WrEn, RdEn, Reset
    Outputs      : Q[15:0], WCNT[8:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : FIFO.edn
    Verilog output   : FIFO.v
    Verilog template : FIFO_tmpl.v
    Verilog testbench: tb_FIFO_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : FIFO.srp
    Estimated Resource Usage:
            LUT : 70
            EBR : 1
            Reg : 29
  
END   SCUBA Module Synthesis

