<!DOCTYPE HTML>
<html>

<head>
  <title>Akash Poptani</title>
  <meta name="description" content="website description" />
  <meta name="keywords" content="website keywords, website keywords" />
  <meta http-equiv="content-type" content="text/html; charset=windows-1252" />
  <link rel="stylesheet" type="text/css" href="style/style.css" />
  <link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Lato&display=swap" rel="stylesheet">
</head>

<body>
  <div id="main">
    <div id="header">
      <div id="logo">
        <!-- class="logo_colour", allows you to change the colour of the text -->
        <h1><br/>Akash Poptani</h1>
<!--        <h2>Simple. Contemporary. Website Template.</h2> -->
      </div>
      <div id="menubar">
        <ul id="menu">
          <!-- put class="selected" in the li tag for the selected page - to highlight which page you're on -->
          <li class="selected"><a href="index.html">About</a></li>
          <li><a href="research.html">Research interests</a></li>
          <li><a href="publications.html">Projects and Publications</a></li>
          <li><a href="organisation.html">Organisations</a></li>
          <li><a href="contact.html">Contact</a></li>
        </ul>
      </div>
    </div>
    <div id="site_content">
      <div id="content">
        <p style="font-size: 16px;">I'm a final year student at the Indian Institute of Technology Dharwad, Karnataka. I'm pursuing Bachelor's of technology (B.Tech) in Electrical Engineering.</p>

<p style="font-size: 16px;">My research interests include Computer Architecture, Formal Verification(Runtime Verification), Digital Systems, Hardware Security, Embedded Systems and Compilers. I am currently working on Runtime Verification (Design and Development of Runtime monitor processors) and Computer Architecture (Extending the Tejas architectural simulator with power (McPAT) and temperature (Hotspot) modeling capabilities, Hardware Prefetching and Branch Prediction Techniques) under the guidance of <a href="https://iitdh.ac.in/rajshekar.k/index.html">Prof. Rajshekar K</a></p>
<p style="font-size: 16px;">This summer during my internship at the Hong Kong University of Science and Technology (HKUST), under the guidance of <a href="https://eeweiz.home.ece.ust.hk/">Prof. Wei Zhang</a>, I embarked on a significant project involving the hardware implementation of a prefetcher architecture for a multi-AI core system, employing Verilog. This experience introduced me to advanced tools like SMAUG and gem5-aladdin, which I adeptly utilized to optimize performance by integrating a prefetcher and dead-block predictor. This journey culminated in the successful submission of a paper, "TFCM: Transformer-Focused Cache Management with Broad," to the esteemed International Symposium on High-Performance Computer Architecture (HPCA) in 2024.</p>
<p style="font-size: 16px;">I have also worked as a research intern at , Arizona State University(ASU), Tata Consultancy services (TCS) Banglore , IIT Dharwad, IIT Ropar in the domains of multi AI core architectures, ML in EDA, TinyML, Task Scheduling algorithms, and Cache Replacement and Partitioning Policies. My journey as a researcher reflects a dynamic blend of theoretical knowledge, hands-on experimentation, and collaborative spirit. My passion continues to drive my pursuit of innovative solutions and breakthroughs in these domains.</p>
<br/>
<br/>
<p style="font-size: 16px;"><a href="papers/CurriculumVitae.pdf">Curriculum Vitae</a></p>
<p style="font-size: 16px;"><a href="papers/akash_transcript.pdf">Transcript and List of Current Courses</a></p>
      </div>
    </div>
  </div>
</body>
</html>
