{
  "module_name": "cf-fsi-fw.h",
  "hash_id": "89bd2aca45b8da5aee97aa94fa553ddb5817bbfe647b19ab29a9eb39406ff647",
  "original_prompt": "Ingested from linux-6.6.14/drivers/fsi/cf-fsi-fw.h",
  "human_readable_source": " \n#ifndef __CF_FSI_FW_H\n#define __CF_FSI_FW_H\n\n \n\n \n\n#define HDR_OFFSET\t        0x400\n\n \n#define HDR_SYS_SIG\t\t0x00\t \n#define  SYS_SIG_SHARED\t\t0x5348\n#define  SYS_SIG_SPLIT\t\t0x5350\n#define HDR_FW_VERS\t\t0x02\t \n#define HDR_API_VERS\t\t0x04\t \n#define  API_VERSION_MAJ\t2\t \n#define  API_VERSION_MIN\t1\n#define HDR_FW_OPTIONS\t\t0x08\t \n#define  FW_OPTION_TRACE_EN\t0x00000001\t \n#define\t FW_OPTION_CONT_CLOCK\t0x00000002\t \n#define HDR_FW_SIZE\t\t0x10\t \n\n \n#define HDR_CMD_STAT_AREA\t0x80\t \n#define HDR_FW_CONTROL\t\t0x84\t \n#define\t FW_CONTROL_CONT_CLOCK\t0x00000002\t \n#define\t FW_CONTROL_DUMMY_RD\t0x00000004\t \n#define\t FW_CONTROL_USE_STOP\t0x00000008\t \n#define HDR_CLOCK_GPIO_VADDR\t0x90\t \n#define HDR_CLOCK_GPIO_DADDR\t0x92\t \n#define HDR_DATA_GPIO_VADDR\t0x94\t \n#define HDR_DATA_GPIO_DADDR\t0x96\t \n#define HDR_TRANS_GPIO_VADDR\t0x98\t \n#define HDR_TRANS_GPIO_DADDR\t0x9a\t \n#define HDR_CLOCK_GPIO_BIT\t0x9c\t \n#define HDR_DATA_GPIO_BIT\t0x9d\t \n#define HDR_TRANS_GPIO_BIT\t0x9e\t \n\n \n\n \n#define\tCMD_STAT_REG\t        0x00\n#define  CMD_REG_CMD_MASK\t0x000000ff\n#define  CMD_REG_CMD_SHIFT\t0\n#define\t  CMD_NONE\t\t0x00\n#define\t  CMD_COMMAND\t\t0x01\n#define\t  CMD_BREAK\t\t0x02\n#define\t  CMD_IDLE_CLOCKS\t0x03  \n#define   CMD_INVALID\t\t0xff\n#define  CMD_REG_CLEN_MASK\t0x0000ff00\n#define  CMD_REG_CLEN_SHIFT\t8\n#define  CMD_REG_RLEN_MASK\t0x00ff0000\n#define  CMD_REG_RLEN_SHIFT\t16\n#define  CMD_REG_STAT_MASK\t0xff000000\n#define  CMD_REG_STAT_SHIFT\t24\n#define\t  STAT_WORKING\t\t0x00\n#define\t  STAT_COMPLETE\t\t0x01\n#define\t  STAT_ERR_INVAL_CMD\t0x80\n#define\t  STAT_ERR_INVAL_IRQ\t0x81\n#define\t  STAT_ERR_MTOE\t\t0x82\n\n \n#define\tSTAT_RTAG\t\t0x04\n\n \n#define\tSTAT_RCRC\t\t0x05\n\n \n#define\tECHO_DLY_REG\t\t0x08\n#define\tSEND_DLY_REG\t\t0x09\n\n \n#define\tCMD_DATA\t\t0x10  \n\n \n#define\tRSP_DATA\t\t0x20  \n\n \n#define\tINT_CNT\t\t\t0x30  \n#define\tBAD_INT_VEC\t\t0x34  \n#define\tCF_STARTED\t\t0x38  \n#define\tCLK_CNT\t\t\t0x3c  \n\n \n#define ARB_REG\t\t\t0x40\n#define  ARB_ARM_REQ\t\t0x01\n#define  ARB_ARM_ACK\t\t0x02\n\n \n#define CF_RESET_D0\t\t0x50\n#define CF_RESET_D1\t\t0x54\n#define BAD_INT_S0\t\t0x58\n#define BAD_INT_S1\t\t0x5c\n#define STOP_CNT\t\t0x60\n\n \n\n \n#define\tTRACEBUF\t\t0x100\n#define\t  TR_CLKOBIT0\t\t0xc0\n#define\t  TR_CLKOBIT1\t\t0xc1\n#define\t  TR_CLKOSTART\t\t0x82\n#define\t  TR_OLEN\t\t0x83  \n#define\t  TR_CLKZ\t\t0x84  \n#define\t  TR_CLKWSTART\t\t0x85\n#define\t  TR_CLKTAG\t\t0x86  \n#define\t  TR_CLKDATA\t\t0x87  \n#define\t  TR_CLKCRC\t\t0x88  \n#define\t  TR_CLKIBIT0\t\t0x90\n#define\t  TR_CLKIBIT1\t\t0x91\n#define\t  TR_END\t\t0xff\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}