Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Thu Aug  9 21:33:28 2018
| Host             : WYU running 64-bit major release  (build 9200)
| Command          : report_power -file FPGA_Top_power_routed.rpt -pb FPGA_Top_power_summary_routed.pb -rpx FPGA_Top_power_routed.rpx
| Design           : FPGA_Top
| Device           : xc7a100tfgg484-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.417        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.309        |
| Device Static (W)        | 0.108        |
| Total Off-Chip Power (W) | 0.005        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.040 |        9 |       --- |             --- |
| Slice Logic              |     0.007 |    51425 |       --- |             --- |
|   LUT as Logic           |     0.006 |    16895 |     63400 |           26.65 |
|   Register               |    <0.001 |    21881 |    126800 |           17.26 |
|   CARRY4                 |    <0.001 |     1020 |     15850 |            6.44 |
|   LUT as Distributed RAM |    <0.001 |      280 |     19000 |            1.47 |
|   LUT as Shift Register  |    <0.001 |     2765 |     19000 |           14.55 |
|   F7/F8 Muxes            |    <0.001 |      643 |     63400 |            1.01 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     2996 |       --- |             --- |
| Signals                  |     0.011 |    31904 |       --- |             --- |
| Block RAM                |     0.004 |     16.5 |       135 |           12.22 |
| MMCM                     |     0.084 |        1 |         6 |           16.67 |
| I/O                      |     0.162 |      140 |       285 |           49.12 |
| Static Power             |     0.108 |          |           |                 |
| Total                    |     0.417 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.079 |       0.063 |      0.016 |
| Vccaux    |       1.800 |     0.065 |       0.047 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.066 |       0.062 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| CLKOUT                                                                                     | CLKOUT                                                               |            20.8 |
| Clk40M                                                                                     | Clk40M                                                               |            25.0 |
| ClockFeedback                                                                              | ClockGenerator/ClockFeedback                                         |            50.0 |
| Mmcm100M                                                                                   | ClockGenerator/Mmcm100M                                              |            10.0 |
| Mmcm40M                                                                                    | ClockGenerator/Mmcm40M                                               |            25.0 |
| Mmcm5M                                                                                     | ClockGenerator/Mmcm5M                                                |           200.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| FPGA_Top                                                                                |     0.309 |
|   Acquisition                                                                           |     0.005 |
|     AD9220Control                                                                       |    <0.001 |
|       Ad9220Control                                                                     |    <0.001 |
|     AcquisitionDataSwitcher                                                             |     0.001 |
|       MicrorocChain1DataFIFO                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                     c2                                                                  |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                     c0                                                                  |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       MicrorocChain2DataFIFO                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                     c2                                                                  |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                     c0                                                                  |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       MicrorocChain3DataFIFO                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                     c2                                                                  |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                     c0                                                                  |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       MicrorocChain4DataFIFO                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                     c2                                                                  |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                     c0                                                                  |    <0.001 |
|                     c1                                                                  |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     MicrorocSCurveTest                                                                  |     0.004 |
|       SC_test_control                                                                   |     0.002 |
|       SC_test_single                                                                    |    <0.001 |
|         Trigger0                                                                        |    <0.001 |
|         Trigger1                                                                        |    <0.001 |
|         Trigger2                                                                        |    <0.001 |
|       scurve_data_fifo_16x16                                                            |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   grss.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwss.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|   ClockGenerator                                                                        |     0.084 |
|   Command                                                                               |     0.003 |
|     AcquisitionStartStopSet                                                             |    <0.001 |
|     AdcDataNumberSet3to0                                                                |    <0.001 |
|     AdcDataNumberSet7to4                                                                |    <0.001 |
|     AdcStartDelayTimeSet                                                                |    <0.001 |
|     AsicChainSelectSet                                                                  |    <0.001 |
|     BandGapEnable                                                                       |    <0.001 |
|     BandGapPPEnable                                                                     |    <0.001 |
|     CTestChannel3to0                                                                    |    <0.001 |
|     CTestChannel7to4                                                                    |    <0.001 |
|     CTestOrInputSelect                                                                  |    <0.001 |
|     ChipID3to0                                                                          |    <0.001 |
|     ChipID7to4                                                                          |    <0.001 |
|     CkMux                                                                               |    <0.001 |
|     CommandFifo32Depth                                                                  |     0.002 |
|       U0                                                                                |     0.002 |
|         inst_fifo_gen                                                                   |     0.002 |
|           gconvfifo.rf                                                                  |     0.002 |
|             grf.rf                                                                      |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                 rd_pntr_cdc_inst                                                        |    <0.001 |
|                 wr_pntr_cdc_inst                                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                 gras.rsts                                                               |    <0.001 |
|                 rpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                 gwas.wsts                                                               |    <0.001 |
|                 wpntr                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                     |     0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                |     0.001 |
|                   inst_blk_mem_gen                                                      |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.001 |
|                       valid.cstr                                                        |     0.001 |
|                         ramloop[0].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|               rstblk                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst            |    <0.001 |
|     CounterMaxSet11to8                                                                  |    <0.001 |
|     CounterMaxSet15to12                                                                 |    <0.001 |
|     CounterMaxSet3to0                                                                   |    <0.001 |
|     CounterMaxSet7to4                                                                   |    <0.001 |
|     Dac0Vth3to0                                                                         |    <0.001 |
|     Dac0Vth7to4                                                                         |    <0.001 |
|     Dac0Vth9to8                                                                         |    <0.001 |
|     Dac1Vth3to0                                                                         |    <0.001 |
|     Dac1Vth7to4                                                                         |    <0.001 |
|     Dac1Vth9to8                                                                         |    <0.001 |
|     Dac2Vth3to0                                                                         |    <0.001 |
|     Dac2Vth7to4                                                                         |    <0.001 |
|     Dac2Vth9to8                                                                         |    <0.001 |
|     Dac4bitPPEnable                                                                     |    <0.001 |
|     DacEnable                                                                           |    <0.001 |
|     DacPPEnable                                                                         |    <0.001 |
|     DaqModeSelect                                                                       |    <0.001 |
|     DataFifoReset                                                                       |    <0.001 |
|     DataoutChannelSelect                                                                |    <0.001 |
|     DiscriMaskSet                                                                       |    <0.001 |
|     DiscriminatorPPEnable                                                               |    <0.001 |
|     EnablePowerPulsingPin                                                               |    <0.001 |
|     EndHoldTimeSet11to8                                                                 |    <0.001 |
|     EndHoldTimeSet15to12                                                                |    <0.001 |
|     EndHoldTimeSet3to0                                                                  |    <0.001 |
|     EndHoldTimeSet7to4                                                                  |    <0.001 |
|     EndReadoutChannelSelect                                                             |    <0.001 |
|     EndReadoutParameterGenerator                                                        |    <0.001 |
|     ExternalAdcStartStop                                                                |    <0.001 |
|     ExternalRazDelayTime                                                                |    <0.001 |
|     ExternalRazMode                                                                     |    <0.001 |
|     ExternalRazSignalEnable                                                             |    <0.001 |
|     ExternalTriggerEnable                                                               |    <0.001 |
|     GainBoostEnable                                                                     |    <0.001 |
|     HighGainShaperFeedbackSelect                                                        |    <0.001 |
|     HighGainShaperPPEnable                                                              |    <0.001 |
|     HoldDelaySet3to0                                                                    |    <0.001 |
|     HoldDelaySet7to4                                                                    |    <0.001 |
|     HoldEnableSet                                                                       |    <0.001 |
|     HoldTimeSet11to8                                                                    |    <0.001 |
|     HoldTimeSet15to12                                                                   |    <0.001 |
|     HoldTimeSet3to0                                                                     |    <0.001 |
|     HoldTimeSet7to4                                                                     |    <0.001 |
|     InternalRazSignalEnable                                                             |    <0.001 |
|     InternalRazSignalLenth                                                              |    <0.001 |
|     LatchedOrDirectOutput                                                               |    <0.001 |
|     LightLed                                                                            |    <0.001 |
|     LowGainShaperFeedbackSelect                                                         |    <0.001 |
|     LowGainShaperPPEnable                                                               |    <0.001 |
|     LvdsReceiverPPEnable                                                                |    <0.001 |
|     MaskChannel3to0                                                                     |    <0.001 |
|     MaskChannel5to4                                                                     |    <0.001 |
|     MaskSet                                                                             |    <0.001 |
|     OTAqEnable                                                                          |    <0.001 |
|     OTAqPPEnable                                                                        |    <0.001 |
|     ParameterLoadStart                                                                  |    <0.001 |
|     PreAmplifierPPEnable                                                                |    <0.001 |
|     ReadScopeChannel3to0                                                                |    <0.001 |
|     ReadScopeChannel7to4                                                                |    <0.001 |
|     ReadoutChannelSelect                                                                |    <0.001 |
|     ResetMicrorocAcq                                                                    |    <0.001 |
|     RunningModeSelect                                                                   |    <0.001 |
|     SCurveTestReset                                                                     |    <0.001 |
|     SelectSCurveTestAsic                                                                |    <0.001 |
|     SetAsicNumber                                                                       |    <0.001 |
|     SetStartAcquisitionTime11to8                                                        |    <0.001 |
|     SetStartAcquisitionTime15to12                                                       |    <0.001 |
|     SetStartAcquisitionTime3to0                                                         |    <0.001 |
|     SetStartAcquisitionTime7to4                                                         |    <0.001 |
|     ShaperOutLowGainOrHighGain                                                          |    <0.001 |
|     SingleOr64ChannelSelect                                                             |    <0.001 |
|     SingleTestChannelSet3to0                                                            |    <0.001 |
|     SingleTestChannelSet5to4                                                            |    <0.001 |
|     SlowControlOrReadScopeSelect                                                        |    <0.001 |
|     StartReadoutChannelSelect                                                           |    <0.001 |
|     SweepDacEndValue3to0                                                                |    <0.001 |
|     SweepDacEndValue7to4                                                                |    <0.001 |
|     SweepDacEndValue9to8                                                                |    <0.001 |
|     SweepDacStartValue3to0                                                              |    <0.001 |
|     SweepDacStartValue7to4                                                              |    <0.001 |
|     SweepDacStartValue9to8                                                              |    <0.001 |
|     SweepDacStepValue3to0                                                               |    <0.001 |
|     SweepDacStepValue7to4                                                               |    <0.001 |
|     SweepDacStepValue9to8                                                               |    <0.001 |
|     SweepTestStartStopSet                                                               |    <0.001 |
|     TestSignalColumnSelect                                                              |    <0.001 |
|     TestSignalRowSelect                                                                 |    <0.001 |
|     TimeStampReset                                                                      |    <0.001 |
|     TransmitOnChannelSelect                                                             |    <0.001 |
|     TriggerCoincidenceSet                                                               |    <0.001 |
|     TriggerCountMaxSet11to8                                                             |    <0.001 |
|     TriggerCountMaxSet15to12                                                            |    <0.001 |
|     TriggerCountMaxSet3to0                                                              |    <0.001 |
|     TriggerCountMaxSet7to4                                                              |    <0.001 |
|     TriggerDelaySet                                                                     |    <0.001 |
|     TriggerEfficiencyOrCountEfficiencySet                                               |    <0.001 |
|     TriggerNor64OrDirectSelect                                                          |    <0.001 |
|     TriggerOutputEnable                                                                 |    <0.001 |
|     TriggerToWriteSelect                                                                |    <0.001 |
|     UnmaskAllChannelSet                                                                 |    <0.001 |
|     WidlarPPEnable                                                                      |    <0.001 |
|   CommonControlSignalGenerator                                                          |     0.155 |
|     ExternalRazGen                                                                      |    <0.001 |
|     HoldGen                                                                             |     0.003 |
|     RamReadDoneDetect                                                                   |    <0.001 |
|     TimeStampSyncAndTrigger                                                             |    <0.001 |
|   ConfigurationSelect                                                                   |     0.004 |
|   MicrorocChain1                                                                        |     0.004 |
|     MicrorocDaq                                                                         |    <0.001 |
|       AutoDaqControl                                                                    |    <0.001 |
|       SlaveDaqControl                                                                   |    <0.001 |
|     ReadOnChipRam                                                                       |    <0.001 |
|     SlowControlAndReadScope                                                             |     0.003 |
|       ConfigParameter                                                                   |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                   rd_pntr_cdc_inst                                                      |    <0.001 |
|                   wr_pntr_cdc_inst                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   gras.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwas.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       ParameterGen                                                                      |     0.002 |
|       ParameterShiftOut                                                                 |    <0.001 |
|       PulseSync                                                                         |    <0.001 |
|   MicrorocChain2                                                                        |     0.004 |
|     MicrorocDaq                                                                         |    <0.001 |
|       AutoDaqControl                                                                    |    <0.001 |
|       SlaveDaqControl                                                                   |    <0.001 |
|     ReadOnChipRam                                                                       |    <0.001 |
|     SlowControlAndReadScope                                                             |     0.003 |
|       ConfigParameter                                                                   |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                   rd_pntr_cdc_inst                                                      |    <0.001 |
|                   wr_pntr_cdc_inst                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   gras.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwas.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       ParameterGen                                                                      |     0.002 |
|       ParameterShiftOut                                                                 |    <0.001 |
|       PulseSync                                                                         |    <0.001 |
|   MicrorocChain3                                                                        |     0.004 |
|     MicrorocDaq                                                                         |    <0.001 |
|       AutoDaqControl                                                                    |    <0.001 |
|       SlaveDaqControl                                                                   |    <0.001 |
|     ReadOnChipRam                                                                       |    <0.001 |
|     SlowControlAndReadScope                                                             |     0.003 |
|       ConfigParameter                                                                   |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                   rd_pntr_cdc_inst                                                      |    <0.001 |
|                   wr_pntr_cdc_inst                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   gras.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwas.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       ParameterGen                                                                      |     0.002 |
|       ParameterShiftOut                                                                 |    <0.001 |
|       PulseSync                                                                         |    <0.001 |
|   MicrorocChain4                                                                        |     0.004 |
|     MicrorocDaq                                                                         |    <0.001 |
|       AutoDaqControl                                                                    |    <0.001 |
|       SlaveDaqControl                                                                   |    <0.001 |
|     ReadOnChipRam                                                                       |    <0.001 |
|     SlowControlAndReadScope                                                             |     0.003 |
|       ConfigParameter                                                                   |    <0.001 |
|         U0                                                                              |    <0.001 |
|           inst_fifo_gen                                                                 |    <0.001 |
|             gconvfifo.rf                                                                |    <0.001 |
|               grf.rf                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                   rd_pntr_cdc_inst                                                      |    <0.001 |
|                   wr_pntr_cdc_inst                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                   gras.rsts                                                             |    <0.001 |
|                   rpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                   gwas.wsts                                                             |    <0.001 |
|                   wpntr                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                     inst_blk_mem_gen                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                         valid.cstr                                                      |    <0.001 |
|                           ramloop[0].ram.r                                              |    <0.001 |
|                             prim_noinit.ram                                             |    <0.001 |
|                 rstblk                                                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       ParameterGen                                                                      |     0.002 |
|       ParameterShiftOut                                                                 |    <0.001 |
|       PulseSync                                                                         |    <0.001 |
|   TriggerSwitcher                                                                       |    <0.001 |
|   UsbDataFifo                                                                           |     0.002 |
|     U0                                                                                  |     0.002 |
|       inst_fifo_gen                                                                     |     0.002 |
|         gconvfifo.rf                                                                    |     0.002 |
|           grf.rf                                                                        |     0.002 |
|             gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|               rd_pntr_cdc_inst                                                          |    <0.001 |
|               wr_pntr_cdc_inst                                                          |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|               gras.rsts                                                                 |    <0.001 |
|                 c0                                                                      |    <0.001 |
|                 c1                                                                      |    <0.001 |
|               rpntr                                                                     |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|               gwas.wsts                                                                 |    <0.001 |
|                 c1                                                                      |    <0.001 |
|                 c2                                                                      |    <0.001 |
|               wpntr                                                                     |    <0.001 |
|             gntv_or_sync_fifo.mem                                                       |     0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.001 |
|                 inst_blk_mem_gen                                                        |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                  |     0.001 |
|                     valid.cstr                                                          |     0.001 |
|                       has_mux_b.B                                                       |    <0.001 |
|                       ramloop[0].ram.r                                                  |    <0.001 |
|                         prim_noinit.ram                                                 |    <0.001 |
|                       ramloop[1].ram.r                                                  |    <0.001 |
|                         prim_noinit.ram                                                 |    <0.001 |
|                       ramloop[2].ram.r                                                  |    <0.001 |
|                         prim_noinit.ram                                                 |    <0.001 |
|                       ramloop[3].ram.r                                                  |    <0.001 |
|                         prim_noinit.ram                                                 |    <0.001 |
|             rstblk                                                                      |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr     |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd     |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst      |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst              |    <0.001 |
|   dbg_hub                                                                               |     0.002 |
|     inst                                                                                |     0.002 |
|       BSCANID.u_xsdbm_id                                                                |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                            |     0.001 |
|           U_ICON_INTERFACE                                                              |    <0.001 |
|             U_CMD1                                                                      |    <0.001 |
|             U_CMD2                                                                      |    <0.001 |
|             U_CMD3                                                                      |    <0.001 |
|             U_CMD4                                                                      |    <0.001 |
|             U_CMD5                                                                      |    <0.001 |
|             U_CMD6_RD                                                                   |    <0.001 |
|               U_RD_FIFO                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                   |    <0.001 |
|                   inst_fifo_gen                                                         |    <0.001 |
|                     gconvfifo.rf                                                        |    <0.001 |
|                       grf.rf                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                             |    <0.001 |
|                           gras.rsts                                                     |    <0.001 |
|                           rpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                           gwas.wsts                                                     |    <0.001 |
|                           wpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                           |    <0.001 |
|                         rstblk                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|             U_CMD6_WR                                                                   |    <0.001 |
|               U_WR_FIFO                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                   |    <0.001 |
|                   inst_fifo_gen                                                         |    <0.001 |
|                     gconvfifo.rf                                                        |    <0.001 |
|                       grf.rf                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                           gras.rsts                                                     |    <0.001 |
|                           rpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                           gwas.wsts                                                     |    <0.001 |
|                           wpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                           |    <0.001 |
|                         rstblk                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|             U_CMD7_CTL                                                                  |    <0.001 |
|             U_CMD7_STAT                                                                 |    <0.001 |
|             U_STATIC_STATUS                                                             |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                     |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                         |    <0.001 |
|             U_RD_ABORT_FLAG                                                             |    <0.001 |
|             U_RD_REQ_FLAG                                                               |    <0.001 |
|             U_TIMER                                                                     |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                 |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                                |    <0.001 |
|           U_CMD                                                                         |    <0.001 |
|           U_STAT                                                                        |    <0.001 |
|           U_SYNC                                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                 |    <0.001 |
|   u_ila_0                                                                               |     0.021 |
|     inst                                                                                |     0.021 |
|       ila_core_inst                                                                     |     0.021 |
|         ADV_TRIG.u_adv_trig                                                             |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                                 |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                                |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                                |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                                |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                               |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                                  |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                                  |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                                  |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                                 |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                                |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                                |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                                |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                               |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                        |    <0.001 |
|         COUNTER.u_count                                                                 |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                        |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                        |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                        |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                        |    <0.001 |
|         ila_trace_memory_inst                                                           |     0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |     0.001 |
|             inst_blk_mem_gen                                                            |     0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                      |     0.001 |
|                 valid.cstr                                                              |     0.001 |
|                   ramloop[0].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[2].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[3].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[4].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[5].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[6].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|         u_ila_cap_ctrl                                                                  |    <0.001 |
|           U_CDONE                                                                       |    <0.001 |
|           U_NS0                                                                         |    <0.001 |
|           U_NS1                                                                         |    <0.001 |
|           u_cap_addrgen                                                                 |    <0.001 |
|             U_CMPRESET                                                                  |    <0.001 |
|             u_cap_sample_counter                                                        |    <0.001 |
|               U_SCE                                                                     |    <0.001 |
|               U_SCMPCE                                                                  |    <0.001 |
|               U_SCRST                                                                   |    <0.001 |
|               u_scnt_cmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                   DUT                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|             u_cap_window_counter                                                        |    <0.001 |
|               U_WCE                                                                     |    <0.001 |
|               U_WHCMPCE                                                                 |    <0.001 |
|               U_WLCMPCE                                                                 |    <0.001 |
|               u_wcnt_hcmp                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                   DUT                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|               u_wcnt_lcmp                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                   DUT                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|         u_ila_regs                                                                      |     0.010 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                                    |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                                    |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                                    |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                                    |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[100].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[101].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[102].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[103].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[52].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[53].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[54].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[55].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[56].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[57].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[58].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[59].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[60].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[61].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[62].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[63].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[64].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[65].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[66].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[67].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[68].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[69].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[70].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[71].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[72].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[73].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[74].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[75].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[76].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[77].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[78].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[79].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[80].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[81].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[82].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[83].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[84].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[85].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[86].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[87].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[88].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[89].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[90].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[91].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[92].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[93].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[94].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[95].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[96].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[97].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[98].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[99].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                          |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                                   |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                          |    <0.001 |
|           U_XSDB_SLAVE                                                                  |    <0.001 |
|           reg_15                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_16                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_17                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_18                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_19                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_1a                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_6                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_7                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_8                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_80                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_81                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_82                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_83                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_84                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_85                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_887                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_88d                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_88f                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_890                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_892                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_9                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_srl_fff                                                                   |    <0.001 |
|           reg_stream_ffd                                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_stream_ffe                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|         u_ila_reset_ctrl                                                                |    <0.001 |
|           arm_detection_inst                                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                  |    <0.001 |
|           halt_detection_inst                                                           |    <0.001 |
|         u_trig                                                                          |     0.008 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           U_TM                                                                          |     0.003 |
|             N_DDR_MODE.G_NMU[0].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[100].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[101].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[102].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[103].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[45].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[46].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[47].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[48].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[49].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[50].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[51].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[52].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[53].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[54].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[55].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[56].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[57].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[58].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[59].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[60].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[61].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[62].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[63].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[64].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[65].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[66].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[67].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[68].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[69].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[70].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[71].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[72].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[73].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[74].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[75].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[76].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[77].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[78].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[79].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[80].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[81].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[82].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[83].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[84].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[85].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[86].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[87].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[88].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[89].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[90].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[91].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[92].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[93].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[94].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[95].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[96].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[97].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[98].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[99].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|         xsdb_memory_read_inst                                                           |    <0.001 |
|   u_ila_1                                                                               |     0.007 |
|     inst                                                                                |     0.007 |
|       ila_core_inst                                                                     |     0.007 |
|         ADV_TRIG.u_adv_trig                                                             |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                                 |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                                |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                                |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                                |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                               |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                                  |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                                  |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                                  |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                                 |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                                |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                                |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                                |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                               |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                        |    <0.001 |
|         COUNTER.u_count                                                                 |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                        |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                        |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                        |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                        |    <0.001 |
|         ila_trace_memory_inst                                                           |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |    <0.001 |
|             inst_blk_mem_gen                                                            |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                      |    <0.001 |
|                 valid.cstr                                                              |    <0.001 |
|                   ramloop[0].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|         u_ila_cap_ctrl                                                                  |    <0.001 |
|           U_CDONE                                                                       |    <0.001 |
|           U_NS0                                                                         |    <0.001 |
|           U_NS1                                                                         |    <0.001 |
|           u_cap_addrgen                                                                 |    <0.001 |
|             U_CMPRESET                                                                  |    <0.001 |
|             u_cap_sample_counter                                                        |    <0.001 |
|               U_SCE                                                                     |    <0.001 |
|               U_SCMPCE                                                                  |    <0.001 |
|               U_SCRST                                                                   |    <0.001 |
|               u_scnt_cmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                   DUT                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|             u_cap_window_counter                                                        |    <0.001 |
|               U_WCE                                                                     |    <0.001 |
|               U_WHCMPCE                                                                 |    <0.001 |
|               U_WLCMPCE                                                                 |    <0.001 |
|               u_wcnt_hcmp                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                   DUT                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|               u_wcnt_lcmp                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                   DUT                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|         u_ila_regs                                                                      |     0.004 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                                    |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                                    |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                                    |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                                    |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                          |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                                   |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                         |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                          |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                          |    <0.001 |
|           U_XSDB_SLAVE                                                                  |    <0.001 |
|           reg_15                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_16                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_17                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_18                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_19                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_1a                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_6                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_7                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_8                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_80                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_81                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_82                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_83                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_84                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_85                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_887                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_88d                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_88f                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_890                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_892                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_9                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_srl_fff                                                                   |    <0.001 |
|           reg_stream_ffd                                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_stream_ffe                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|         u_ila_reset_ctrl                                                                |    <0.001 |
|           arm_detection_inst                                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                  |    <0.001 |
|           halt_detection_inst                                                           |    <0.001 |
|         u_trig                                                                          |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           U_TM                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|         xsdb_memory_read_inst                                                           |    <0.001 |
|   usb_cy7c68013A                                                                        |    <0.001 |
|     FD_BUS_IOBUF[0]_inst                                                                |    <0.001 |
|     FD_BUS_IOBUF[10]_inst                                                               |    <0.001 |
|     FD_BUS_IOBUF[11]_inst                                                               |    <0.001 |
|     FD_BUS_IOBUF[12]_inst                                                               |    <0.001 |
|     FD_BUS_IOBUF[13]_inst                                                               |    <0.001 |
|     FD_BUS_IOBUF[14]_inst                                                               |    <0.001 |
|     FD_BUS_IOBUF[15]_inst                                                               |    <0.001 |
|     FD_BUS_IOBUF[1]_inst                                                                |    <0.001 |
|     FD_BUS_IOBUF[2]_inst                                                                |    <0.001 |
|     FD_BUS_IOBUF[3]_inst                                                                |    <0.001 |
|     FD_BUS_IOBUF[4]_inst                                                                |    <0.001 |
|     FD_BUS_IOBUF[5]_inst                                                                |    <0.001 |
|     FD_BUS_IOBUF[6]_inst                                                                |    <0.001 |
|     FD_BUS_IOBUF[7]_inst                                                                |    <0.001 |
|     FD_BUS_IOBUF[8]_inst                                                                |    <0.001 |
|     FD_BUS_IOBUF[9]_inst                                                                |    <0.001 |
+-----------------------------------------------------------------------------------------+-----------+


