// Seed: 3227816567
module module_0 (
    id_1
);
  inout wire id_1;
  tri0 id_2, id_3;
  assign id_2 = -1;
  assign id_2 = (id_1) == -1;
  tri id_4;
  id_5(
      -1, -1
  );
  assign id_1 = 1;
  assign id_4 = 1'd0 - id_2;
endmodule : SymbolIdentifier
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2 + -1;
  tri1 id_3;
  tri1 id_4;
  bit id_5, id_6, id_7;
  wire id_8;
  always if (-1 ^ id_2) id_5 = id_7;
  always id_7 <= 1;
  assign id_5 = id_4 - id_3;
  module_0 modCall_1 (id_8);
  tri1 id_9, id_10 = -1, id_11;
endmodule
