Qflow static timing analysis logfile created on qua jan 17 23:20:35 -02 2018
Running vesta static timing analysis
vesta --summary reports --long NRISC_ULA.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
(c) 2013-2017 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "NRISC_ULA"
Lib Read:  Processed 6142 lines.
Verilog netlist read:  Processed 1764 lines.
Number of paths analyzed:  67

Top 20 maximum delay paths:
Path DFFPOSX1_1/CLK to output pin ULA_OUT[1] delay 466.493 ps
      0.0 ps  clk_bF_buf2:   BUFX4_51/Y -> DFFPOSX1_1/CLK
    196.6 ps    _1477__1_: DFFPOSX1_1/Q ->   BUFX2_34/A
    296.6 ps    _1476__1_:   BUFX2_34/Y ->    BUFX2_2/A
    390.7 ps       _0__1_:    BUFX2_2/Y ->   BUFX2_37/A
    466.5 ps   ULA_OUT[1]:   BUFX2_37/Y -> 

Path DFFPOSX1_28/CLK to output pin ULA_OUT[2] delay 404.555 ps
      0.0 ps  clk_bF_buf4: BUFX4_49/Y -> DFFPOSX1_28/CLK
    224.5 ps    _1476__2_: BUFX2_35/Y ->     BUFX2_3/A
    328.2 ps       _0__2_:  BUFX2_3/Y ->    BUFX2_38/A
    404.6 ps   ULA_OUT[2]: BUFX2_38/Y -> 

Path DFFPOSX1_12/CLK to output pin ULA_OUT[0] delay 404.555 ps
      0.0 ps  clk_bF_buf4: BUFX4_49/Y -> DFFPOSX1_12/CLK
    224.5 ps    _1476__0_: BUFX2_33/Y ->     BUFX2_1/A
    328.2 ps       _0__0_:  BUFX2_1/Y ->    BUFX2_36/A
    404.6 ps   ULA_OUT[0]: BUFX2_36/Y -> 

Path DFFPOSX1_1/CLK to DFFPOSX1_23/D delay 390.661 ps
      0.0 ps  clk_bF_buf2:   BUFX4_51/Y ->  DFFPOSX1_1/CLK
    196.6 ps    _1477__1_: DFFPOSX1_1/Q ->    BUFX2_34/A
    296.6 ps    _1476__1_:   BUFX2_34/Y ->     BUFX2_2/A
    390.7 ps       _0__1_:    BUFX2_2/Y -> DFFPOSX1_23/D

Path DFFPOSX1_1/CLK to output pin ULA_flags[1] delay 372.796 ps
      0.0 ps   clk_bF_buf2:   BUFX4_51/Y -> DFFPOSX1_1/CLK
    196.6 ps     _1477__1_: DFFPOSX1_1/Q ->   BUFX2_34/A
    296.6 ps     _1476__1_:   BUFX2_34/Y ->   BUFX2_69/A
    372.8 ps  ULA_flags[1]:   BUFX2_69/Y -> 

Path DFFPOSX1_30/CLK to output pin ULA_OUT[4] delay 372.16 ps
      0.0 ps  clk_bF_buf0:    BUFX4_54/Y -> DFFPOSX1_30/CLK
    196.6 ps    _1476__4_: DFFPOSX1_30/Q ->     BUFX2_5/A
    296.1 ps       _0__4_:     BUFX2_5/Y ->    BUFX2_40/A
    372.2 ps   ULA_OUT[4]:    BUFX2_40/Y -> 

Path DFFPOSX1_29/CLK to output pin ULA_OUT[3] delay 372.16 ps
      0.0 ps  clk_bF_buf0:    BUFX4_54/Y -> DFFPOSX1_29/CLK
    196.6 ps    _1476__3_: DFFPOSX1_29/Q ->     BUFX2_4/A
    296.1 ps       _0__3_:     BUFX2_4/Y ->    BUFX2_39/A
    372.2 ps   ULA_OUT[3]:    BUFX2_39/Y -> 

Path DFFPOSX1_14/CLK to output pin ULA_OUT[19] delay 372.16 ps
      0.0 ps  clk_bF_buf0:    BUFX4_54/Y -> DFFPOSX1_14/CLK
    196.6 ps   _1476__19_: DFFPOSX1_14/Q ->    BUFX2_20/A
    296.1 ps      _0__19_:    BUFX2_20/Y ->    BUFX2_55/A
    372.2 ps  ULA_OUT[19]:    BUFX2_55/Y -> 

Path DFFPOSX1_11/CLK to output pin ULA_OUT[17] delay 372.16 ps
      0.0 ps  clk_bF_buf0:    BUFX4_54/Y -> DFFPOSX1_11/CLK
    196.6 ps   _1476__17_: DFFPOSX1_11/Q ->    BUFX2_18/A
    296.1 ps      _0__17_:    BUFX2_18/Y ->    BUFX2_53/A
    372.2 ps  ULA_OUT[17]:    BUFX2_53/Y -> 

Path DFFPOSX1_10/CLK to output pin ULA_OUT[16] delay 372.16 ps
      0.0 ps  clk_bF_buf0:    BUFX4_54/Y -> DFFPOSX1_10/CLK
    196.6 ps   _1476__16_: DFFPOSX1_10/Q ->    BUFX2_17/A
    296.1 ps      _0__16_:    BUFX2_17/Y ->    BUFX2_52/A
    372.2 ps  ULA_OUT[16]:    BUFX2_52/Y -> 

Path DFFPOSX1_27/CLK to output pin ULA_OUT[31] delay 372.16 ps
      0.0 ps  clk_bF_buf1:    BUFX4_53/Y -> DFFPOSX1_27/CLK
    196.6 ps   _1476__31_: DFFPOSX1_27/Q ->    BUFX2_32/A
    296.1 ps      _0__31_:    BUFX2_32/Y ->    BUFX2_67/A
    372.2 ps  ULA_OUT[31]:    BUFX2_67/Y -> 

Path DFFPOSX1_9/CLK to output pin ULA_OUT[15] delay 372.16 ps
      0.0 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_9/CLK
    196.6 ps   _1476__15_: DFFPOSX1_9/Q ->   BUFX2_16/A
    296.1 ps      _0__15_:   BUFX2_16/Y ->   BUFX2_51/A
    372.2 ps  ULA_OUT[15]:   BUFX2_51/Y -> 

Path DFFPOSX1_8/CLK to output pin ULA_OUT[14] delay 372.16 ps
      0.0 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_8/CLK
    196.6 ps   _1476__14_: DFFPOSX1_8/Q ->   BUFX2_15/A
    296.1 ps      _0__14_:   BUFX2_15/Y ->   BUFX2_50/A
    372.2 ps  ULA_OUT[14]:   BUFX2_50/Y -> 

Path DFFPOSX1_7/CLK to output pin ULA_OUT[13] delay 372.16 ps
      0.0 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_7/CLK
    196.6 ps   _1476__13_: DFFPOSX1_7/Q ->   BUFX2_14/A
    296.1 ps      _0__13_:   BUFX2_14/Y ->   BUFX2_49/A
    372.2 ps  ULA_OUT[13]:   BUFX2_49/Y -> 

Path DFFPOSX1_5/CLK to output pin ULA_OUT[11] delay 372.16 ps
      0.0 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_5/CLK
    196.6 ps   _1476__11_: DFFPOSX1_5/Q ->   BUFX2_12/A
    296.1 ps      _0__11_:   BUFX2_12/Y ->   BUFX2_47/A
    372.2 ps  ULA_OUT[11]:   BUFX2_47/Y -> 

Path DFFPOSX1_4/CLK to output pin ULA_OUT[10] delay 372.16 ps
      0.0 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_4/CLK
    196.6 ps   _1476__10_: DFFPOSX1_4/Q ->   BUFX2_11/A
    296.1 ps      _0__10_:   BUFX2_11/Y ->   BUFX2_46/A
    372.2 ps  ULA_OUT[10]:   BUFX2_46/Y -> 

Path DFFPOSX1_32/CLK to output pin ULA_OUT[6] delay 372.16 ps
      0.0 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_32/CLK
    196.6 ps    _1476__6_: DFFPOSX1_32/Q ->     BUFX2_7/A
    296.1 ps       _0__6_:     BUFX2_7/Y ->    BUFX2_42/A
    372.2 ps   ULA_OUT[6]:    BUFX2_42/Y -> 

Path DFFPOSX1_31/CLK to output pin ULA_OUT[5] delay 372.16 ps
      0.0 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_31/CLK
    196.6 ps    _1476__5_: DFFPOSX1_31/Q ->     BUFX2_6/A
    296.1 ps       _0__5_:     BUFX2_6/Y ->    BUFX2_41/A
    372.2 ps   ULA_OUT[5]:    BUFX2_41/Y -> 

Path DFFPOSX1_16/CLK to output pin ULA_OUT[21] delay 372.16 ps
      0.0 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_16/CLK
    196.6 ps   _1476__21_: DFFPOSX1_16/Q ->    BUFX2_22/A
    296.1 ps      _0__21_:    BUFX2_22/Y ->    BUFX2_57/A
    372.2 ps  ULA_OUT[21]:    BUFX2_57/Y -> 

Path DFFPOSX1_13/CLK to output pin ULA_OUT[18] delay 372.16 ps
      0.0 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_13/CLK
    196.6 ps   _1476__18_: DFFPOSX1_13/Q ->    BUFX2_19/A
    296.1 ps      _0__18_:    BUFX2_19/Y ->    BUFX2_54/A
    372.2 ps  ULA_OUT[18]:    BUFX2_54/Y -> 

Computed maximum clock frequency (zero slack) = 2143.66 MHz
-----------------------------------------

Number of paths analyzed:  67

Top 20 minimum delay paths:
Path DFFPOSX1_2/CLK to DFFPOSX1_2/D delay 171.893 ps
      0.0 ps  clk_bF_buf4:   BUFX4_49/Y -> DFFPOSX1_2/CLK
     86.9 ps    _1476__8_: DFFPOSX1_2/Q ->    BUFX2_9/A
    171.9 ps       _0__8_:    BUFX2_9/Y -> DFFPOSX1_2/D

Path DFFPOSX1_15/CLK to DFFPOSX1_15/D delay 171.893 ps
      0.0 ps  clk_bF_buf4:    BUFX4_49/Y -> DFFPOSX1_15/CLK
     86.9 ps   _1476__20_: DFFPOSX1_15/Q ->    BUFX2_21/A
    171.9 ps      _0__20_:    BUFX2_21/Y -> DFFPOSX1_15/D

Path DFFPOSX1_19/CLK to DFFPOSX1_19/D delay 171.893 ps
      0.0 ps  clk_bF_buf4:    BUFX4_49/Y -> DFFPOSX1_19/CLK
     86.9 ps   _1476__24_: DFFPOSX1_19/Q ->    BUFX2_25/A
    171.9 ps      _0__24_:    BUFX2_25/Y -> DFFPOSX1_19/D

Path DFFPOSX1_21/CLK to DFFPOSX1_21/D delay 171.893 ps
      0.0 ps  clk_bF_buf4:    BUFX4_49/Y -> DFFPOSX1_21/CLK
     86.9 ps   _1476__26_: DFFPOSX1_21/Q ->    BUFX2_27/A
    171.9 ps      _0__26_:    BUFX2_27/Y -> DFFPOSX1_21/D

Path DFFPOSX1_33/CLK to DFFPOSX1_33/D delay 171.893 ps
      0.0 ps  clk_bF_buf4:    BUFX4_49/Y -> DFFPOSX1_33/CLK
     86.9 ps    _1476__7_: DFFPOSX1_33/Q ->     BUFX2_8/A
    171.9 ps       _0__7_:     BUFX2_8/Y -> DFFPOSX1_33/D

Path DFFPOSX1_17/CLK to DFFPOSX1_17/D delay 171.893 ps
      0.0 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_17/CLK
     86.9 ps   _1476__22_: DFFPOSX1_17/Q ->    BUFX2_23/A
    171.9 ps      _0__22_:    BUFX2_23/Y -> DFFPOSX1_17/D

Path DFFPOSX1_18/CLK to DFFPOSX1_18/D delay 171.893 ps
      0.0 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_18/CLK
     86.9 ps   _1476__23_: DFFPOSX1_18/Q ->    BUFX2_24/A
    171.9 ps      _0__23_:    BUFX2_24/Y -> DFFPOSX1_18/D

Path DFFPOSX1_20/CLK to DFFPOSX1_20/D delay 171.893 ps
      0.0 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_20/CLK
     86.9 ps   _1476__25_: DFFPOSX1_20/Q ->    BUFX2_26/A
    171.9 ps      _0__25_:    BUFX2_26/Y -> DFFPOSX1_20/D

Path DFFPOSX1_22/CLK to DFFPOSX1_22/D delay 171.893 ps
      0.0 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_22/CLK
     86.9 ps   _1476__27_: DFFPOSX1_22/Q ->    BUFX2_28/A
    171.9 ps      _0__27_:    BUFX2_28/Y -> DFFPOSX1_22/D

Path DFFPOSX1_24/CLK to DFFPOSX1_24/D delay 171.893 ps
      0.0 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_24/CLK
     86.9 ps   _1476__28_: DFFPOSX1_24/Q ->    BUFX2_29/A
    171.9 ps      _0__28_:    BUFX2_29/Y -> DFFPOSX1_24/D

Path DFFPOSX1_25/CLK to DFFPOSX1_25/D delay 171.893 ps
      0.0 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_25/CLK
     86.9 ps   _1476__29_: DFFPOSX1_25/Q ->    BUFX2_30/A
    171.9 ps      _0__29_:    BUFX2_30/Y -> DFFPOSX1_25/D

Path DFFPOSX1_26/CLK to DFFPOSX1_26/D delay 171.893 ps
      0.0 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_26/CLK
     86.9 ps   _1476__30_: DFFPOSX1_26/Q ->    BUFX2_31/A
    171.9 ps      _0__30_:    BUFX2_31/Y -> DFFPOSX1_26/D

Path DFFPOSX1_3/CLK to DFFPOSX1_3/D delay 171.893 ps
      0.0 ps  clk_bF_buf2:   BUFX4_51/Y -> DFFPOSX1_3/CLK
     86.9 ps    _1476__9_: DFFPOSX1_3/Q ->   BUFX2_10/A
    171.9 ps       _0__9_:   BUFX2_10/Y -> DFFPOSX1_3/D

Path DFFPOSX1_6/CLK to DFFPOSX1_6/D delay 171.893 ps
      0.0 ps  clk_bF_buf2:   BUFX4_51/Y -> DFFPOSX1_6/CLK
     86.9 ps   _1476__12_: DFFPOSX1_6/Q ->   BUFX2_13/A
    171.9 ps      _0__12_:   BUFX2_13/Y -> DFFPOSX1_6/D

Path DFFPOSX1_13/CLK to DFFPOSX1_13/D delay 171.893 ps
      0.0 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_13/CLK
     86.9 ps   _1476__18_: DFFPOSX1_13/Q ->    BUFX2_19/A
    171.9 ps      _0__18_:    BUFX2_19/Y -> DFFPOSX1_13/D

Path DFFPOSX1_16/CLK to DFFPOSX1_16/D delay 171.893 ps
      0.0 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_16/CLK
     86.9 ps   _1476__21_: DFFPOSX1_16/Q ->    BUFX2_22/A
    171.9 ps      _0__21_:    BUFX2_22/Y -> DFFPOSX1_16/D

Path DFFPOSX1_31/CLK to DFFPOSX1_31/D delay 171.893 ps
      0.0 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_31/CLK
     86.9 ps    _1476__5_: DFFPOSX1_31/Q ->     BUFX2_6/A
    171.9 ps       _0__5_:     BUFX2_6/Y -> DFFPOSX1_31/D

Path DFFPOSX1_32/CLK to DFFPOSX1_32/D delay 171.893 ps
      0.0 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_32/CLK
     86.9 ps    _1476__6_: DFFPOSX1_32/Q ->     BUFX2_7/A
    171.9 ps       _0__6_:     BUFX2_7/Y -> DFFPOSX1_32/D

Path DFFPOSX1_4/CLK to DFFPOSX1_4/D delay 171.893 ps
      0.0 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_4/CLK
     86.9 ps   _1476__10_: DFFPOSX1_4/Q ->   BUFX2_11/A
    171.9 ps      _0__10_:   BUFX2_11/Y -> DFFPOSX1_4/D

Path DFFPOSX1_5/CLK to DFFPOSX1_5/D delay 171.893 ps
      0.0 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_5/CLK
     86.9 ps   _1476__11_: DFFPOSX1_5/Q ->   BUFX2_12/A
    171.9 ps      _0__11_:   BUFX2_12/Y -> DFFPOSX1_5/D

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  98

Top 20 maximum delay paths:
Path input pin ULA_B[1] to DFFPOSX1_1/D delay 1632.71 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  OR2X2_112/B
    281.2 ps            _213_:  OR2X2_112/Y ->  OR2X2_223/B
    417.9 ps            _223_:  OR2X2_223/Y ->  OR2X2_430/B
    546.0 ps            _426_:  OR2X2_430/Y -> AND2X2_223/A
    664.7 ps            _436_: AND2X2_223/Y ->   XOR2X1_3/B
    850.1 ps            _447_:   XOR2X1_3/Y ->    BUFX4_2/A
   1010.1 ps    _447__bF_buf0:    BUFX4_2/Y ->   OR2X2_13/B
   1251.2 ps            _649_:   OR2X2_13/Y ->  OR2X2_318/B
   1479.2 ps            _376_:  OR2X2_318/Y ->  OR2X2_382/B
   1607.8 ps            _541_:  OR2X2_382/Y -> AND2X2_537/B
   1708.7 ps            _549_: AND2X2_537/Y -> AND2X2_538/B
   1809.2 ps            _550_: AND2X2_538/Y ->  OR2X2_384/B
   1921.4 ps            _553_:  OR2X2_384/Y -> AND2X2_589/A
   2015.0 ps            _644_: AND2X2_589/Y -> AND2X2_591/B
   2114.0 ps            _645_: AND2X2_591/Y -> AND2X2_592/A
   2202.7 ps            _646_: AND2X2_592/Y -> AND2X2_593/B
   2301.6 ps            _647_: AND2X2_593/Y -> AND2X2_594/A
   2390.2 ps            _648_: AND2X2_594/Y -> AND2X2_595/B
   2484.7 ps             zero: AND2X2_595/Y -> DFFPOSX1_1/D

Path input pin ULA_B[1] to output pin ULA_OUT[8] delay 1367.11 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_8/A
    680.0 ps    _340__bF_buf1:    BUFX4_8/Y -> AND2X2_556/A
    782.3 ps            _532_: AND2X2_556/Y ->  OR2X2_452/A
    905.5 ps            _543_:  OR2X2_452/Y -> AND2X2_242/A
   1008.0 ps           _1294_: AND2X2_242/Y ->  OR2X2_130/A
   1101.2 ps           _1296_:  OR2X2_130/Y -> AND2X2_244/A
   1192.2 ps           _1297_: AND2X2_244/Y ->  OR2X2_131/B
   1294.5 ps           _1298_:  OR2X2_131/Y ->  OR2X2_132/B
   1396.1 ps           _1299_:  OR2X2_132/Y -> AND2X2_245/A
   1490.0 ps           _1300_: AND2X2_245/Y ->  OR2X2_133/B
   1590.6 ps           _1301_:  OR2X2_133/Y -> AND2X2_259/A
   1684.7 ps           _1326_: AND2X2_259/Y ->  OR2X2_144/B
   1796.2 ps           _1331_:  OR2X2_144/Y ->   INVX1_10/A
   1856.1 ps           _0__8_:    BUFX2_9/Y ->   BUFX2_44/A
   1925.8 ps       ULA_OUT[8]:   BUFX2_44/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[16] delay 1356.16 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  OR2X2_112/B
    281.2 ps            _213_:  OR2X2_112/Y ->  OR2X2_223/B
    417.9 ps            _223_:  OR2X2_223/Y ->  OR2X2_430/B
    546.0 ps            _426_:  OR2X2_430/Y -> AND2X2_223/A
    664.7 ps            _436_: AND2X2_223/Y ->   XOR2X1_3/B
    850.1 ps            _447_:   XOR2X1_3/Y ->    BUFX4_2/A
   1010.1 ps    _447__bF_buf0:    BUFX4_2/Y ->   OR2X2_13/B
   1251.2 ps            _649_:   OR2X2_13/Y ->  OR2X2_253/A
   1383.0 ps            _131_:  OR2X2_253/Y ->  OR2X2_254/B
   1483.2 ps            _132_:  OR2X2_254/Y -> AND2X2_385/B
   1587.0 ps            _155_: AND2X2_385/Y ->  OR2X2_260/B
   1699.3 ps            _159_:  OR2X2_260/Y ->   INVX1_22/A
   1759.3 ps          _0__16_:   BUFX2_17/Y ->   BUFX2_52/A
   1829.0 ps      ULA_OUT[16]:   BUFX2_52/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[0] delay 1355.7 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_9/A
    683.5 ps    _340__bF_buf0:    BUFX4_9/Y -> AND2X2_135/A
    786.8 ps            _674_: AND2X2_135/Y ->   OR2X2_68/A
    893.7 ps            _675_:   OR2X2_68/Y -> AND2X2_146/A
    991.2 ps            _676_: AND2X2_146/Y ->   OR2X2_79/B
   1107.7 ps            _677_:   OR2X2_79/Y -> AND2X2_157/A
   1218.5 ps            _678_: AND2X2_157/Y ->   OR2X2_90/B
   1323.0 ps            _679_:   OR2X2_90/Y ->  OR2X2_101/B
   1424.4 ps            _680_:  OR2X2_101/Y -> AND2X2_168/A
   1519.1 ps            _681_: AND2X2_168/Y ->  OR2X2_113/A
   1612.1 ps            _682_:  OR2X2_113/Y -> AND2X2_534/A
   1703.1 ps            _746_: AND2X2_534/Y ->  OR2X2_323/B
   1814.5 ps            _747_:  OR2X2_323/Y ->   INVX1_46/A
   1874.4 ps           _0__0_:    BUFX2_1/Y ->   BUFX2_36/A
   1944.1 ps       ULA_OUT[0]:   BUFX2_36/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[10] delay 1317.19 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_6/A
    693.6 ps    _340__bF_buf3:    BUFX4_6/Y ->  AND2X2_12/A
    801.4 ps            _874_:  AND2X2_12/Y ->  OR2X2_433/A
    908.4 ps            _875_:  OR2X2_433/Y ->  AND2X2_14/A
   1006.6 ps            _876_:  AND2X2_14/Y ->  OR2X2_435/A
   1113.4 ps            _881_:  OR2X2_435/Y -> AND2X2_280/A
   1210.9 ps           _1376_: AND2X2_280/Y ->  OR2X2_163/B
   1313.4 ps           _1377_:  OR2X2_163/Y ->  OR2X2_164/B
   1414.9 ps           _1378_:  OR2X2_164/Y -> AND2X2_281/A
   1508.9 ps           _1379_: AND2X2_281/Y ->  OR2X2_165/B
   1609.4 ps           _1380_:  OR2X2_165/Y -> AND2X2_294/A
   1703.6 ps           _1405_: AND2X2_294/Y ->  OR2X2_177/B
   1815.0 ps           _1410_:  OR2X2_177/Y ->   INVX1_12/A
   1874.9 ps          _0__10_:   BUFX2_11/Y ->   BUFX2_46/A
   1944.6 ps      ULA_OUT[10]:   BUFX2_46/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[9] delay 1316.65 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_4/A
    698.9 ps    _340__bF_buf5:    BUFX4_4/Y -> AND2X2_604/A
    809.2 ps            _784_: AND2X2_604/Y ->  OR2X2_390/A
    902.7 ps            _785_:  OR2X2_390/Y -> AND2X2_605/A
    993.6 ps            _786_: AND2X2_605/Y ->  OR2X2_401/B
   1110.0 ps            _787_:  OR2X2_401/Y -> AND2X2_261/A
   1206.6 ps           _1334_: AND2X2_261/Y ->  OR2X2_147/B
   1309.8 ps           _1335_:  OR2X2_147/Y ->  OR2X2_148/A
   1404.6 ps           _1336_:  OR2X2_148/Y -> AND2X2_262/A
   1495.6 ps           _1337_: AND2X2_262/Y ->  OR2X2_149/B
   1596.1 ps           _1338_:  OR2X2_149/Y -> AND2X2_277/A
   1690.3 ps           _1368_: AND2X2_277/Y ->  OR2X2_161/B
   1802.5 ps           _1373_:  OR2X2_161/Y ->   INVX1_11/A
   1862.5 ps           _0__9_:   BUFX2_10/Y ->   BUFX2_45/A
   1932.2 ps       ULA_OUT[9]:   BUFX2_45/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[2] delay 1306.29 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_7/A
    683.5 ps    _340__bF_buf2:    BUFX4_7/Y -> AND2X2_631/A
    786.8 ps            _855_: AND2X2_631/Y ->  OR2X2_426/A
    893.7 ps            _857_:  OR2X2_426/Y -> AND2X2_633/A
    991.2 ps            _858_: AND2X2_633/Y ->  OR2X2_427/B
   1121.2 ps            _859_:  OR2X2_427/Y -> AND2X2_634/A
   1224.2 ps            _860_: AND2X2_634/Y ->  OR2X2_432/A
   1332.4 ps            _871_:  OR2X2_432/Y ->  AND2X2_10/A
   1431.0 ps            _872_:  AND2X2_10/Y ->  OR2X2_440/A
   1525.7 ps            _895_:  OR2X2_440/Y ->  OR2X2_442/B
   1626.3 ps            _896_:  OR2X2_442/Y ->  AND2X2_63/A
   1720.4 ps            _954_:  AND2X2_63/Y ->    OR2X2_6/B
   1831.9 ps            _955_:    OR2X2_6/Y ->    INVX1_4/A
   1891.8 ps           _0__2_:    BUFX2_3/Y ->   BUFX2_38/A
   1961.4 ps       ULA_OUT[2]:   BUFX2_38/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[18] delay 1305.77 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_7/A
    683.5 ps    _340__bF_buf2:    BUFX4_7/Y -> AND2X2_631/A
    786.8 ps            _855_: AND2X2_631/Y ->  OR2X2_426/A
    893.7 ps            _857_:  OR2X2_426/Y -> AND2X2_633/A
    991.2 ps            _858_: AND2X2_633/Y ->  OR2X2_427/B
   1121.2 ps            _859_:  OR2X2_427/Y -> AND2X2_634/A
   1224.2 ps            _860_: AND2X2_634/Y ->  OR2X2_432/A
   1332.4 ps            _871_:  OR2X2_432/Y ->  OR2X2_266/B
   1435.1 ps            _187_:  OR2X2_266/Y -> AND2X2_398/B
   1538.5 ps            _208_: AND2X2_398/Y ->  OR2X2_271/B
   1650.0 ps            _214_:  OR2X2_271/Y ->   INVX1_27/A
   1709.9 ps          _0__18_:   BUFX2_19/Y ->   BUFX2_54/A
   1779.6 ps      ULA_OUT[18]:   BUFX2_54/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[12] delay 1299.99 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_8/A
    680.0 ps    _340__bF_buf1:    BUFX4_8/Y -> AND2X2_556/A
    782.3 ps            _532_: AND2X2_556/Y ->  OR2X2_452/A
    905.5 ps            _543_:  OR2X2_452/Y -> AND2X2_109/A
   1007.3 ps           _1047_: AND2X2_109/Y ->   OR2X2_32/B
   1123.8 ps           _1048_:   OR2X2_32/Y -> AND2X2_314/A
   1220.4 ps           _1455_: AND2X2_314/Y ->  OR2X2_195/B
   1322.8 ps           _1456_:  OR2X2_195/Y ->  OR2X2_196/B
   1424.4 ps           _1457_:  OR2X2_196/Y -> AND2X2_315/A
   1518.3 ps           _1458_: AND2X2_315/Y ->  OR2X2_197/B
   1618.9 ps           _1459_:  OR2X2_197/Y -> AND2X2_329/A
   1713.0 ps              _9_: AND2X2_329/Y ->  OR2X2_208/B
   1824.5 ps             _10_:  OR2X2_208/Y ->   INVX1_14/A
   1884.4 ps          _0__12_:   BUFX2_13/Y ->   BUFX2_48/A
   1954.1 ps      ULA_OUT[12]:   BUFX2_48/Y -> 

Path input pin ULA_B[1] to DFFPOSX1_2/D delay 1288 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_8/A
    680.0 ps    _340__bF_buf1:    BUFX4_8/Y -> AND2X2_556/A
    782.3 ps            _532_: AND2X2_556/Y ->  OR2X2_452/A
    905.5 ps            _543_:  OR2X2_452/Y -> AND2X2_242/A
   1008.0 ps           _1294_: AND2X2_242/Y ->  OR2X2_130/A
   1101.2 ps           _1296_:  OR2X2_130/Y -> AND2X2_244/A
   1192.2 ps           _1297_: AND2X2_244/Y ->  OR2X2_131/B
   1294.5 ps           _1298_:  OR2X2_131/Y ->  OR2X2_132/B
   1396.1 ps           _1299_:  OR2X2_132/Y -> AND2X2_245/A
   1490.0 ps           _1300_: AND2X2_245/Y ->  OR2X2_133/B
   1590.6 ps           _1301_:  OR2X2_133/Y -> AND2X2_259/A
   1684.7 ps           _1326_: AND2X2_259/Y ->  OR2X2_144/B
   1796.2 ps           _1331_:  OR2X2_144/Y ->   INVX1_10/A
   1856.1 ps           _0__8_:    BUFX2_9/Y -> DFFPOSX1_2/D

Path input pin ULA_B[1] to output pin ULA_OUT[20] delay 1285.13 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_8/A
    680.0 ps    _340__bF_buf1:    BUFX4_8/Y -> AND2X2_101/A
    782.3 ps            _668_: AND2X2_101/Y ->   OR2X2_57/A
    889.2 ps            _669_:   OR2X2_57/Y -> AND2X2_105/A
    986.7 ps           _1041_: AND2X2_105/Y ->   OR2X2_30/B
   1103.2 ps           _1042_:   OR2X2_30/Y -> AND2X2_106/A
   1200.5 ps           _1043_: AND2X2_106/Y ->   OR2X2_31/A
   1308.6 ps           _1044_:   OR2X2_31/Y ->  OR2X2_281/B
   1411.2 ps            _245_:  OR2X2_281/Y -> AND2X2_426/B
   1514.7 ps            _272_: AND2X2_426/Y ->  OR2X2_291/B
   1626.9 ps            _278_:  OR2X2_291/Y ->   INVX1_29/A
   1686.9 ps          _0__20_:   BUFX2_21/Y ->   BUFX2_56/A
   1756.6 ps      ULA_OUT[20]:   BUFX2_56/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[24] delay 1284.62 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  OR2X2_112/B
    281.2 ps            _213_:  OR2X2_112/Y ->  OR2X2_223/B
    417.9 ps            _223_:  OR2X2_223/Y ->  OR2X2_430/B
    546.0 ps            _426_:  OR2X2_430/Y -> AND2X2_223/A
    664.7 ps            _436_: AND2X2_223/Y ->   XOR2X1_3/B
    850.1 ps            _447_:   XOR2X1_3/Y ->    BUFX4_2/A
   1010.1 ps    _447__bF_buf0:    BUFX4_2/Y ->   OR2X2_13/B
   1251.2 ps            _649_:   OR2X2_13/Y ->  OR2X2_318/B
   1479.2 ps            _376_:  OR2X2_318/Y ->  OR2X2_319/A
   1595.0 ps            _377_:  OR2X2_319/Y -> AND2X2_469/B
   1693.5 ps            _385_: AND2X2_469/Y -> AND2X2_476/B
   1793.9 ps            _401_: AND2X2_476/Y ->  OR2X2_330/B
   1905.3 ps            _402_:  OR2X2_330/Y ->   INVX1_35/A
   1965.2 ps          _0__24_:   BUFX2_25/Y ->   BUFX2_60/A
   2034.9 ps      ULA_OUT[24]:   BUFX2_60/Y -> 

Path input pin ULA_B[1] to DFFPOSX1_10/D delay 1277.03 ps
      0.0 ps         ULA_B[1]:              ->    BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->   OR2X2_112/B
    281.2 ps            _213_:  OR2X2_112/Y ->   OR2X2_223/B
    417.9 ps            _223_:  OR2X2_223/Y ->   OR2X2_430/B
    546.0 ps            _426_:  OR2X2_430/Y ->  AND2X2_223/A
    664.7 ps            _436_: AND2X2_223/Y ->    XOR2X1_3/B
    850.1 ps            _447_:   XOR2X1_3/Y ->     BUFX4_2/A
   1010.1 ps    _447__bF_buf0:    BUFX4_2/Y ->    OR2X2_13/B
   1251.2 ps            _649_:   OR2X2_13/Y ->   OR2X2_253/A
   1383.0 ps            _131_:  OR2X2_253/Y ->   OR2X2_254/B
   1483.2 ps            _132_:  OR2X2_254/Y ->  AND2X2_385/B
   1587.0 ps            _155_: AND2X2_385/Y ->   OR2X2_260/B
   1699.3 ps            _159_:  OR2X2_260/Y ->    INVX1_22/A
   1759.3 ps          _0__16_:   BUFX2_17/Y -> DFFPOSX1_10/D

Path input pin ULA_B[1] to DFFPOSX1_12/D delay 1276.59 ps
      0.0 ps         ULA_B[1]:              ->    BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->   XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y ->  AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->   OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->     BUFX4_9/A
    683.5 ps    _340__bF_buf0:    BUFX4_9/Y ->  AND2X2_135/A
    786.8 ps            _674_: AND2X2_135/Y ->    OR2X2_68/A
    893.7 ps            _675_:   OR2X2_68/Y ->  AND2X2_146/A
    991.2 ps            _676_: AND2X2_146/Y ->    OR2X2_79/B
   1107.7 ps            _677_:   OR2X2_79/Y ->  AND2X2_157/A
   1218.5 ps            _678_: AND2X2_157/Y ->    OR2X2_90/B
   1323.0 ps            _679_:   OR2X2_90/Y ->   OR2X2_101/B
   1424.4 ps            _680_:  OR2X2_101/Y ->  AND2X2_168/A
   1519.1 ps            _681_: AND2X2_168/Y ->   OR2X2_113/A
   1612.1 ps            _682_:  OR2X2_113/Y ->  AND2X2_534/A
   1703.1 ps            _746_: AND2X2_534/Y ->   OR2X2_323/B
   1814.5 ps            _747_:  OR2X2_323/Y ->    INVX1_46/A
   1874.4 ps           _0__0_:    BUFX2_1/Y -> DFFPOSX1_12/D

Path input pin ULA_B[1] to output pin ULA_OUT[13] delay 1262.62 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_5/A
    690.5 ps    _340__bF_buf4:    BUFX4_5/Y -> AND2X2_600/A
    796.8 ps            _778_: AND2X2_600/Y ->  OR2X2_379/A
    903.8 ps            _779_:  OR2X2_379/Y -> AND2X2_142/A
   1001.4 ps           _1113_: AND2X2_142/Y ->   OR2X2_55/B
   1117.8 ps           _1114_:   OR2X2_55/Y -> AND2X2_331/A
   1214.4 ps             _17_: AND2X2_331/Y ->  OR2X2_210/B
   1316.8 ps             _18_:  OR2X2_210/Y ->  OR2X2_211/B
   1418.4 ps             _19_:  OR2X2_211/Y -> AND2X2_332/A
   1512.3 ps             _20_: AND2X2_332/Y ->  OR2X2_213/B
   1612.9 ps             _21_:  OR2X2_213/Y -> AND2X2_347/A
   1707.0 ps             _49_: AND2X2_347/Y ->  OR2X2_226/B
   1819.3 ps             _50_:  OR2X2_226/Y ->   INVX1_15/A
   1879.3 ps          _0__13_:   BUFX2_14/Y ->   BUFX2_49/A
   1949.0 ps      ULA_OUT[13]:   BUFX2_49/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[14] delay 1251.56 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_6/A
    693.6 ps    _340__bF_buf3:    BUFX4_6/Y ->  AND2X2_12/A
    801.4 ps            _874_:  AND2X2_12/Y ->  OR2X2_433/A
    908.4 ps            _875_:  OR2X2_433/Y -> AND2X2_172/A
   1006.0 ps           _1171_: AND2X2_172/Y ->   OR2X2_78/B
   1122.4 ps           _1172_:   OR2X2_78/Y -> AND2X2_349/A
   1219.0 ps             _58_: AND2X2_349/Y ->  OR2X2_228/B
   1321.4 ps             _59_:  OR2X2_228/Y ->  OR2X2_229/B
   1423.0 ps             _60_:  OR2X2_229/Y -> AND2X2_350/A
   1516.9 ps             _61_: AND2X2_350/Y ->  OR2X2_230/B
   1617.5 ps             _62_:  OR2X2_230/Y -> AND2X2_363/A
   1711.6 ps             _89_: AND2X2_363/Y ->  OR2X2_242/B
   1823.1 ps             _90_:  OR2X2_242/Y ->   INVX1_16/A
   1883.0 ps          _0__14_:   BUFX2_15/Y ->   BUFX2_50/A
   1952.7 ps      ULA_OUT[14]:   BUFX2_50/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[5] delay 1249.72 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_7/A
    683.5 ps    _340__bF_buf2:    BUFX4_7/Y -> AND2X2_579/A
    786.8 ps            _759_: AND2X2_579/Y ->  OR2X2_346/A
    893.7 ps            _760_:  OR2X2_346/Y -> AND2X2_131/A
    991.9 ps           _1097_: AND2X2_131/Y ->   OR2X2_52/A
   1098.7 ps           _1102_:   OR2X2_52/Y -> AND2X2_136/A
   1196.2 ps           _1103_: AND2X2_136/Y ->   OR2X2_53/B
   1313.8 ps           _1104_:   OR2X2_53/Y -> AND2X2_137/A
   1411.5 ps           _1105_: AND2X2_137/Y ->   OR2X2_58/A
   1506.2 ps           _1118_:   OR2X2_58/Y ->   OR2X2_59/B
   1606.8 ps           _1119_:   OR2X2_59/Y -> AND2X2_162/A
   1700.9 ps           _1152_: AND2X2_162/Y ->   OR2X2_72/B
   1813.2 ps           _1153_:   OR2X2_72/Y ->    INVX1_7/A
   1873.2 ps           _0__5_:    BUFX2_6/Y ->   BUFX2_41/A
   1942.8 ps       ULA_OUT[5]:   BUFX2_41/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[21] delay 1246.63 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_7/A
    683.5 ps    _340__bF_buf2:    BUFX4_7/Y -> AND2X2_579/A
    786.8 ps            _759_: AND2X2_579/Y ->  OR2X2_346/A
    893.7 ps            _760_:  OR2X2_346/Y -> AND2X2_131/A
    991.9 ps           _1097_: AND2X2_131/Y ->   OR2X2_52/A
   1098.7 ps           _1102_:   OR2X2_52/Y -> AND2X2_136/A
   1196.2 ps           _1103_: AND2X2_136/Y ->   OR2X2_53/B
   1313.8 ps           _1104_:   OR2X2_53/Y ->  OR2X2_292/B
   1415.7 ps            _279_:  OR2X2_292/Y -> AND2X2_439/B
   1519.2 ps            _303_: AND2X2_439/Y ->  OR2X2_299/B
   1630.7 ps            _307_:  OR2X2_299/Y ->   INVX1_31/A
   1690.6 ps          _0__21_:   BUFX2_22/Y ->   BUFX2_57/A
   1760.3 ps      ULA_OUT[21]:   BUFX2_57/Y -> 

Path input pin ULA_B[1] to output pin ULA_OUT[22] delay 1239.07 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_8/A
    680.0 ps    _340__bF_buf1:    BUFX4_8/Y ->   AND2X2_4/A
    782.3 ps            _862_:   AND2X2_4/Y ->  OR2X2_428/A
    889.2 ps            _863_:  OR2X2_428/Y -> AND2X2_164/A
    986.7 ps           _1159_: AND2X2_164/Y ->   OR2X2_73/B
   1103.2 ps           _1160_:   OR2X2_73/Y -> AND2X2_165/A
   1199.8 ps           _1161_: AND2X2_165/Y ->   OR2X2_75/B
   1317.4 ps           _1164_:   OR2X2_75/Y ->  OR2X2_300/B
   1419.3 ps            _309_:  OR2X2_300/Y -> AND2X2_452/B
   1522.8 ps            _335_: AND2X2_452/Y ->  OR2X2_307/B
   1635.0 ps            _339_:  OR2X2_307/Y ->   INVX1_33/A
   1695.0 ps          _0__22_:   BUFX2_23/Y ->   BUFX2_58/A
   1764.7 ps      ULA_OUT[22]:   BUFX2_58/Y -> 

Path input pin ULA_B[1] to DFFPOSX1_4/D delay 1238.08 ps
      0.0 ps         ULA_B[1]:              ->   BUFX4_40/A
    144.7 ps  ULA_B_1_bF_buf0:   BUFX4_40/Y ->  XNOR2X1_1/B
    265.2 ps            _319_:  XNOR2X1_1/Y -> AND2X2_112/A
    367.1 ps            _330_: AND2X2_112/Y ->  OR2X2_408/B
    532.0 ps            _340_:  OR2X2_408/Y ->    BUFX4_6/A
    693.6 ps    _340__bF_buf3:    BUFX4_6/Y ->  AND2X2_12/A
    801.4 ps            _874_:  AND2X2_12/Y ->  OR2X2_433/A
    908.4 ps            _875_:  OR2X2_433/Y ->  AND2X2_14/A
   1006.6 ps            _876_:  AND2X2_14/Y ->  OR2X2_435/A
   1113.4 ps            _881_:  OR2X2_435/Y -> AND2X2_280/A
   1210.9 ps           _1376_: AND2X2_280/Y ->  OR2X2_163/B
   1313.4 ps           _1377_:  OR2X2_163/Y ->  OR2X2_164/B
   1414.9 ps           _1378_:  OR2X2_164/Y -> AND2X2_281/A
   1508.9 ps           _1379_: AND2X2_281/Y ->  OR2X2_165/B
   1609.4 ps           _1380_:  OR2X2_165/Y -> AND2X2_294/A
   1703.6 ps           _1405_: AND2X2_294/Y ->  OR2X2_177/B
   1815.0 ps           _1410_:  OR2X2_177/Y ->   INVX1_12/A
   1874.9 ps          _0__10_:   BUFX2_11/Y -> DFFPOSX1_4/D

-----------------------------------------

Number of paths analyzed:  98

Top 20 minimum delay paths:
Path input pin clk to DFFPOSX1_30/CLK delay 144.445 ps
      0.0 ps          clk:            ->    BUFX4_54/A
    144.4 ps  clk_bF_buf0: BUFX4_54/Y -> DFFPOSX1_30/CLK

Path input pin clk to DFFPOSX1_29/CLK delay 144.445 ps
      0.0 ps          clk:            ->    BUFX4_54/A
    144.4 ps  clk_bF_buf0: BUFX4_54/Y -> DFFPOSX1_29/CLK

Path input pin clk to DFFPOSX1_23/CLK delay 144.445 ps
      0.0 ps          clk:            ->    BUFX4_54/A
    144.4 ps  clk_bF_buf0: BUFX4_54/Y -> DFFPOSX1_23/CLK

Path input pin clk to DFFPOSX1_14/CLK delay 144.445 ps
      0.0 ps          clk:            ->    BUFX4_54/A
    144.4 ps  clk_bF_buf0: BUFX4_54/Y -> DFFPOSX1_14/CLK

Path input pin clk to DFFPOSX1_11/CLK delay 144.445 ps
      0.0 ps          clk:            ->    BUFX4_54/A
    144.4 ps  clk_bF_buf0: BUFX4_54/Y -> DFFPOSX1_11/CLK

Path input pin clk to DFFPOSX1_10/CLK delay 144.445 ps
      0.0 ps          clk:            ->    BUFX4_54/A
    144.4 ps  clk_bF_buf0: BUFX4_54/Y -> DFFPOSX1_10/CLK

Path input pin clk to DFFPOSX1_27/CLK delay 144.445 ps
      0.0 ps          clk:            ->    BUFX4_53/A
    144.4 ps  clk_bF_buf1: BUFX4_53/Y -> DFFPOSX1_27/CLK

Path input pin clk to DFFPOSX1_9/CLK delay 144.445 ps
      0.0 ps          clk:            ->   BUFX4_53/A
    144.4 ps  clk_bF_buf1: BUFX4_53/Y -> DFFPOSX1_9/CLK

Path input pin clk to DFFPOSX1_8/CLK delay 144.445 ps
      0.0 ps          clk:            ->   BUFX4_53/A
    144.4 ps  clk_bF_buf1: BUFX4_53/Y -> DFFPOSX1_8/CLK

Path input pin clk to DFFPOSX1_7/CLK delay 144.445 ps
      0.0 ps          clk:            ->   BUFX4_53/A
    144.4 ps  clk_bF_buf1: BUFX4_53/Y -> DFFPOSX1_7/CLK

Path input pin clk to DFFPOSX1_5/CLK delay 144.445 ps
      0.0 ps          clk:            ->   BUFX4_53/A
    144.4 ps  clk_bF_buf1: BUFX4_53/Y -> DFFPOSX1_5/CLK

Path input pin clk to DFFPOSX1_4/CLK delay 144.445 ps
      0.0 ps          clk:            ->   BUFX4_53/A
    144.4 ps  clk_bF_buf1: BUFX4_53/Y -> DFFPOSX1_4/CLK

Path input pin clk to DFFPOSX1_32/CLK delay 155.701 ps
      0.0 ps          clk:            ->    BUFX4_51/A
    155.7 ps  clk_bF_buf2: BUFX4_51/Y -> DFFPOSX1_32/CLK

Path input pin clk to DFFPOSX1_31/CLK delay 155.701 ps
      0.0 ps          clk:            ->    BUFX4_51/A
    155.7 ps  clk_bF_buf2: BUFX4_51/Y -> DFFPOSX1_31/CLK

Path input pin clk to DFFPOSX1_16/CLK delay 155.701 ps
      0.0 ps          clk:            ->    BUFX4_51/A
    155.7 ps  clk_bF_buf2: BUFX4_51/Y -> DFFPOSX1_16/CLK

Path input pin clk to DFFPOSX1_13/CLK delay 155.701 ps
      0.0 ps          clk:            ->    BUFX4_51/A
    155.7 ps  clk_bF_buf2: BUFX4_51/Y -> DFFPOSX1_13/CLK

Path input pin clk to DFFPOSX1_6/CLK delay 155.701 ps
      0.0 ps          clk:            ->   BUFX4_51/A
    155.7 ps  clk_bF_buf2: BUFX4_51/Y -> DFFPOSX1_6/CLK

Path input pin clk to DFFPOSX1_3/CLK delay 155.701 ps
      0.0 ps          clk:            ->   BUFX4_51/A
    155.7 ps  clk_bF_buf2: BUFX4_51/Y -> DFFPOSX1_3/CLK

Path input pin clk to DFFPOSX1_1/CLK delay 155.701 ps
      0.0 ps          clk:            ->   BUFX4_51/A
    155.7 ps  clk_bF_buf2: BUFX4_51/Y -> DFFPOSX1_1/CLK

Path input pin clk to DFFPOSX1_26/CLK delay 155.701 ps
      0.0 ps          clk:            ->    BUFX4_50/A
    155.7 ps  clk_bF_buf3: BUFX4_50/Y -> DFFPOSX1_26/CLK

-----------------------------------------

