Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 15 13:24:08 2024
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |              89 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                       Enable Signal                                                       |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | your_instance_name/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                   | your_instance_name/U0/i_synth/g_single_rate.i_single_rate/base_cnt |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | da/cs3_out                                                                                                                |                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | da/ldac0_out                                                                                                              |                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | da/sclk1_out                                                                                                              |                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | da/sdin2_out                                                                                                              |                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | da/bit_index[3]_i_1_n_0                                                                                                   |                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | da/FSM_onehot_state[4]_i_1_n_0                                                                                            |                                                                    |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                    |                                                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | your_instance_name/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                         |                                                                    |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                 |                                                                    |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/CNTRL_IN[0] |                                                                    |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | da/dac_register1__0                                                                                                       |                                                                    |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                           | da/busy1                                                           |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | your_instance_name/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                   |                                                                    |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG |                                                                                                                           | clear                                                              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                           |                                                                    |               18 |             72 |         4.00 |
+----------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+


