# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Tue Dec 26 14:41:37 2023 


#
# I/O constraints
#

set_io ADC_FD G11
set_io ADC_GPIO_0 G14
set_io ADC_GPIO_1 K6
set_io ADC_GPIO_2 D9
set_io ADC_GPIO_3 G12
set_io ADC_GPIO_4 H14
set_io ADC_LDO_PWR_GOOD E11
set_io ADC_PWDN A5
set_io ADC_PWR_RUN A8
set_io ADC_sclk B5
set_io ADC_sdio F7
set_io ADC_ss_n F9
set_io BOARD_PWR_RUN A7
set_io BTN_1 T4
set_io CLK_OUT_N A10
set_io CLK_OUT_P B10
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AP26
set_io DBGport_9 AP21
set_io EXT_ADC_Reset_N G9
set_io EXT_HMC_Reset_N J14
set_io EXT_LMX1_Reset_N J19
set_io EXT_LMX2_Reset_N K7
set_io FTDI_BE[0] P5
set_io FTDI_BE[1] P6
set_io FTDI_BE[2] L2
set_io FTDI_BE[3] L3
set_io FTDI_CLK H1
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] C1
set_io FTDI_DATA[2] F5
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] C2
set_io FTDI_DATA[6] E8
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] T8
set_io FTDI_DATA[9] T7
set_io FTDI_DATA[10] D6
set_io FTDI_DATA[11] E6
set_io FTDI_DATA[12] P3
set_io FTDI_DATA[13] P4
set_io FTDI_DATA[14] M5
set_io FTDI_DATA[15] M6
set_io FTDI_DATA[16] C8
set_io FTDI_DATA[17] D8
set_io FTDI_DATA[18] H8
set_io FTDI_DATA[19] H9
set_io FTDI_DATA[20] N6
set_io FTDI_DATA[21] N7
set_io FTDI_DATA[22] M1
set_io FTDI_DATA[23] M2
set_io FTDI_DATA[24] C4
set_io FTDI_DATA[25] C3
set_io FTDI_DATA[26] H3
set_io FTDI_DATA[27] H4
set_io FTDI_DATA[28] A3
set_io FTDI_DATA[29] A2
set_io FTDI_DATA[30] M4
set_io FTDI_DATA[31] L4
set_io FTDI_GPIO_0 N3
set_io FTDI_GPIO_1 N4
set_io FTDI_RESET_N N1
set_io FTDI_nOE K5
set_io FTDI_nRD L5
set_io FTDI_nRXF H7
set_io FTDI_nTXE G7
set_io FTDI_nWR R5
set_io GPIO_0 L19
set_io GPIO_1 L18
set_io HMC_CLK_IN_N E2
set_io HMC_CLK_IN_P F2
set_io HMC_GPIO_0 H12
set_io HMC_GPIO_1 H13
set_io HMC_GPIO_2 G16
set_io HMC_GPIO_3 G15
set_io HMC_SYNC J13
set_io HMC_sclk J16
set_io HMC_sdio H17
set_io HMC_ss_n K16
set_io LDO_PWR_GOOD E10
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso J18
set_io LMX1_mosi K18
set_io LMX1_sclk K17
set_io LMX1_ss_n H16
set_io LMX2_miso J8
set_io LMX2_mosi R7
set_io LMX2_sclk R8
set_io LMX2_ss_n K8
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N AL25
set_io SMPS_PWR_GOOD H2
set_io SYNCINB_N F10
set_io SYNCINB_P G10
set_io SYNC_IN_N E12
set_io SYNC_IN_P F12
set_io SYNC_OUT_1_N M17
set_io SYNC_OUT_1_P L17
set_io SYNC_OUT_2_N M7
set_io SYNC_OUT_2_P N8
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 526 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 223 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a3 765 72
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 348 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 698 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_0_a2_3 661 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[1] 859 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[1] 747 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[5] 700 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[7] 892 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 366 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 837 88
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 617 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 376 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0[4] 710 72
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 306 61
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 408 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/RD_Enable_Vector_Encoded_0 706 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[3] 564 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 621 111
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 644 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 521 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[4] 943 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[3] 204 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[6] 721 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 485 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 363 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 401 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[6] 649 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1268 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1199 169
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 327 36
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 610 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[5] 620 115
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1081 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[5] 810 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 433 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1 803 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 641 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 386 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 351 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 260 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 414 55
set_location Controler_0/ADI_SPI_1/data_counter[15] 736 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[2] 716 96
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[2] 668 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 332 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 289 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[26] 642 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 400 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 719 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1158 171
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 939 268
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[6] 949 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 999 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 334 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 625 82
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 321 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 361 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1254 168
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 257 42
set_location Controler_0/ADI_SPI_0/addr_counter[19] 740 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 221 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[5] 707 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_85_0_i 614 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 474 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[5] 700 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[4] 599 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 500 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[4] 889 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 249 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 255 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 720 61
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[4] 678 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 448 10
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 365 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 697 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 674 54
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 551 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 850 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 606 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1129 141
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1283 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 358 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[0] 694 61
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 502 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a2 779 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_state_reg_4_0_1 640 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 227 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[30] 474 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 370 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 2266 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[7] 707 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 329 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 234 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1127 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 572 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 368 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1192 160
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 498 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 614 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 638 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[0] 822 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[7] 782 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 213 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m0s2 853 72
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 292 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m124 736 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIG39N[5] 734 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 847 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 477 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 253 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 251 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 303 46
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 658 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1134 142
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 341 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 649 46
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 659 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 389 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 658 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 594 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIV0E11 598 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 726 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 355 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[7] 758 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[3] 894 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 688 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 511 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 200 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 427 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1 810 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a3 772 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 324 58
set_location Controler_0/ADI_SPI_0/data_counter[12] 709 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1331 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[2] 604 108
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number_0_sqmuxa 647 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 692 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 681 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 563 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[2] 716 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1324 160
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 620 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[7] 907 70
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[9] 417 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 986 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 309 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 378 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[2] 690 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[4] 685 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 228 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.1.un36_input_k_array 684 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 988 124
set_location Controler_0/Reset_Controler_0/state_reg[1] 656 34
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[6] 674 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1173 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[1] 949 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[7] 730 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[1] 899 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 345 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[5] 677 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[4] 803 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1 612 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 217 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_1_2_sqmuxa_0_a2 569 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 674 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 695 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 691 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 351 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 709 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0 755 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[2] 648 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 709 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 289 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 267 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_2[1] 598 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_1_1_sqmuxa_0_a3 786 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1116 220
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1430 169
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 561 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 986 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 838 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[5] 858 69
set_location Controler_0/gpio_controler_0/read_data_frame[0] 698 28
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 708 33
set_location Controler_0/ADI_SPI_0/data_counter[25] 722 37
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[2] 674 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 425 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 229 28
set_location Communication_0/UART_Protocol_0/INV_0 182 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[13] 621 70
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 659 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 375 15
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 456 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[0] 699 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 987 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 305 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 737 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_RNIP5941[2] 635 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 607 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 315 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[6] 742 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[2] 856 63
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 656 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 272 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 407 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[1] 937 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 182 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.3.un28_input_k_array 690 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 264 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 591 133
set_location Controler_0/gpio_controler_0/read_data_frame[13] 680 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 613 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[3] 946 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[2] 817 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 683 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[1] 714 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_Last_A[3] 613 88
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 515 73
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 602 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[2] 858 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 387 15
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[0] 685 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 660 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 415 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1_RNIU1GT3 702 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 312 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 750 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1359 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 1239 171
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_ns_i_0_o2[1] 603 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 255 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1526 159
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 644 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 317 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 521 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 611 133
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[11] 613 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0 877 72
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 562 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_m0[7] 632 72
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 588 48
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1088 157
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 570 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 857 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[0] 727 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 795 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_12_1_sqmuxa_0_a3 647 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 603 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[3] 863 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[7] 725 81
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_i_a2_0[3] 626 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[4] 668 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 488 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 621 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 180 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[2] 817 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 1254 171
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 490 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[3] 590 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 726 51
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 645 21
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 700 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[12] 631 75
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2 733 42
set_location Controler_0/Command_Decoder_0/counter[28] 520 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[0] 820 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[6] 658 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[6] 721 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 442 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 217 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[2] 639 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 402 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 596 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 344 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1069 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 744 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[4] 626 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1832 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 370 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 429 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 238 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_4 659 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1032 151
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1343 190
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 264 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 361 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 518 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a3_2 623 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 599 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 516 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 635 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[37] 468 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 460 30
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 694 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 229 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 860 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1104 172
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 661 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1356 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 270 28
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 680 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1198 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 261 198
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[1] 689 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[6] 742 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 664 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 281 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 367 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 381 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[2] 904 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 429 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 437 16
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[10] 647 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1391 208
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg[2] 643 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 272 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[0] 819 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 689 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 370 16
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 652 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 415 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[31] 147 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[6] 597 114
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1318 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 573 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 787 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1148 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 349 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 262 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2188 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 393 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 605 52
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[7] 607 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 618 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 374 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 219 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 514 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 689 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 190 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 417 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 618 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 837 112
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/IlasRawCounter_2_0_sqmuxa 564 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[4] 881 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 436 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[1] 733 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 253 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 241 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 406 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1284 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 566 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1033 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 432 73
set_location Controler_0/gpio_controler_0/Outputs_8[14] 651 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 340 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_0[3] 724 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 569 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 780 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_5_1_sqmuxa_0_a3 789 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 602 105
set_location Controler_0/ADI_SPI_0/addr_counter[10] 731 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m0[5] 518 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[2] 620 58
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 448 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 2260 264
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv[7] 716 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[1] 790 103
set_location Controler_0/REGISTERS_0/state_reg[4] 591 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[2] 824 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[7] 650 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1136 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[5] 728 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[1] 603 100
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 568 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 330 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1360 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1014 151
set_location Controler_0/ADI_SPI_0/data_counter[21] 718 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m63 800 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1853 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 482 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 619 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[1] 902 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 416 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 901 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 800 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_0 647 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 607 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1199 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 303 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[12] 469 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[0] 816 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 313 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1069 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 240 37
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 301 52
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[7] 610 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 482 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 427 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0 783 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 266 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 570 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 519 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 733 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_0_a3_1 749 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 199 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 225 51
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0[0] 330 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 430 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[25] 621 90
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[4] 887 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 265 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 354 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 704 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[0] 912 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 331 31
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 562 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 404 25
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 658 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 272 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 559 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[2] 212 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 504 43
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1075 160
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 521 42
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1310 184
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 360 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 258 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 464 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 415 76
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 625 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 448 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6 622 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 146 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[5] 947 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 617 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 197 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[0] 933 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 494 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 589 133
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 866 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 317 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 247 25
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1084 159
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[7] 634 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/IlasRawCounter_1_0_sqmuxa 574 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 246 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 484 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 601 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[7] 460 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1148 142
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 707 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 523 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 522 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 663 27
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 374 10
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 493 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 247 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/REN_d1 471 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[6] 589 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1462 207
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 392 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 600 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[2] 707 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 205 16
set_location Controler_0/gpio_controler_0/un19_read_signal_1 682 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 708 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 393 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 206 49
set_location Controler_0/gpio_controler_0/read_data_frame[5] 687 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 667 48
set_location Controler_0/ADI_SPI_0/data_counter[15] 712 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1037 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_21_9_sn_m6_0_a3_1 657 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 336 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 619 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1047 196
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[3] 600 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 492 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[12] 637 69
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1588 169
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[2] 569 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 432 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 355 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[7] 460 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 551 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 798 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[3] 457 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 440 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2015 234
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[4] 520 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1191 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 336 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1316 180
set_location Controler_0/gpio_controler_0/un12_write_signal_1 658 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[1] 784 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1153 127
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 613 79
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[0] 646 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[6] 739 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1341 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 348 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 346 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 312 54
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 573 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 430 51
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1279 180
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 668 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 417 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[3] 640 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 255 46
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3[6] 599 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_1_0_0 637 60
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[2] 693 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 414 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1074 156
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 589 82
set_location Controler_0/ADI_SPI_0/addr_counter[9] 730 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 333 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 647 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 372 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 452 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 655 55
set_location Controler_0/Command_Decoder_0/decode_vector[8] 564 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 360 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 617 82
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 709 25
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1101 159
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_2_0_0 567 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 365 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[5] 660 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 393 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_1 760 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 408 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 279 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 478 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1354 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 676 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 717 51
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[4] 611 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[5] 945 72
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 729 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[7] 730 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 387 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_a3_0_1[1] 593 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[18] 603 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[4] 746 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0_RNID0JQ1 754 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 595 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[1] 686 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[5] 794 63
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[3] 574 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 704 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_i_a2_0[2] 632 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3_1 779 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1393 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 359 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 350 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 422 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 420 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 246 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 222 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 806 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 189 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 330 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[2] 629 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[3] 679 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 449 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 624 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 234 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 457 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1197 168
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 364 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[1] 660 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[0] 755 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 442 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[2] 919 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[2] 812 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 782 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 589 111
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 599 30
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 570 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 691 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[4] 954 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 197 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa 790 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[0] 730 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 792 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[1] 941 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 379 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_5_1_sqmuxa_0_a3 635 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 489 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[6] 642 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1_RNIV8514 671 99
set_location Controler_0/Answer_Encoder_0/periph_data[7] 557 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 325 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 246 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[6] 952 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 383 30
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A[0] 679 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 669 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 360 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[2] 822 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[1] 612 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 600 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 640 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 811 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 268 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 397 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 213 15
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 305 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 184 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[1] 772 84
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 648 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m13 567 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 411 10
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[3] 602 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1154 154
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[9] 690 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[3] 616 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[4] 714 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 334 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[2] 732 64
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 349 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[3] 343 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 275 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_Enable_Vector_1[2] 596 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 450 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 293 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 624 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 723 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[0] 589 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 371 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 822 171
set_location Controler_0/ADI_SPI_0/addr_counter[31] 752 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[0] 702 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[4] 915 69
set_location Controler_0/ADI_SPI_1/addr_counter[8] 753 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[0] 861 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 871 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 415 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 423 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 223 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 442 15
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un39_test_data_1_CO2 712 63
set_location Controler_0/Command_Decoder_0/state_reg[9] 555 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 343 18
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 548 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame[1] 574 70
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 750 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 368 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 369 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 368 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 204 45
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 649 33
set_location Controler_0/ADI_SPI_0/data_counter[11] 708 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 256 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 440 73
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 337 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 658 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[2] 664 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIATLL_0 754 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 331 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 480 43
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1346 180
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[1] 671 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 308 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 755 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 473 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 314 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1232 261
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1588 168
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[1] 624 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[1] 610 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 408 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0 599 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 422 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 439 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1 609 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 506 28
set_location Controler_0/Answer_Encoder_0/periph_data_7[14] 601 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[2] 674 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1165 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 959 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 356 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 400 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 533 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1107 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 288 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[6] 629 108
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 698 22
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 527 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 633 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[10] 636 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[0] 920 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 342 46
set_location Controler_0/Answer_Encoder_0/periph_data[6] 555 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 433 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1248 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 421 45
set_location Controler_0/gpio_controler_0/un16_write_signal_1_0 663 24
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[9] 694 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 444 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 442 79
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 455 21
set_location Controler_0/Answer_Encoder_0/periph_data[8] 556 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[2] 603 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 655 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 379 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 334 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1516 150
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 704 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 253 45
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 512 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 354 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0 651 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 241 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[4] 641 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e 753 75
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[17] 210 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 318 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[3] 881 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 322 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 840 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[6] 726 105
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1276 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 355 31
set_location I_2/U0_RGB1 583 14
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 195 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[0] 665 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 355 57
set_location Controler_0/Command_Decoder_0/counter[20] 512 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 629 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 482 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[0] 854 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 325 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 632 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[17] 602 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 248 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 192 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[1] 685 99
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 667 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m6 781 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 153 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[2] 903 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_R[2] 609 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 310 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 883 201
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[15] 614 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 538 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 294 34
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 738 37
set_location Controler_0/gpio_controler_0/read_data_frame[2] 681 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[7] 738 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[7] 691 79
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1324 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_o4 735 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 730 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 676 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 431 54
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1322 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 376 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 1243 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1_RNIV9CM3 635 105
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1086 156
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 845 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 354 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[11] 414 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1069 190
set_location Controler_0/ADI_SPI_0/addr_counter[25] 746 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[3] 686 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 400 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 413 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[24] 683 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[3] 730 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 403 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 411 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[3] 567 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 444 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 475 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 402 15
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[4] 518 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[5] 702 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 563 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[13] 619 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 647 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1046 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1128 141
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 186 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[2] 765 64
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 659 36
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 651 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1316 199
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 645 33
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1082 159
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 564 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[6] 588 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_Last_A[3] 674 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 384 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 985 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 396 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[3] 623 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 305 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 505 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 397 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[19] 408 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_10_1_sqmuxa_0_a3 769 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[7] 671 103
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[0] 673 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 318 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 330 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1063 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[1] 890 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[4] 739 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 370 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1_RNI944C3 633 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 601 142
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[3] 600 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 323 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 275 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 307 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[6] 721 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 532 69
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_1[6] 536 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1314 180
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 558 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 843 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 291 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 852 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1350 153
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[1] 707 76
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 676 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[27] 607 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1460 315
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 740 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 335 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[2] 602 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[0] 701 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_3_2_sqmuxa_0_a2_RNID6D51 575 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[0] 610 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 262 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 283 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 473 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[6] 805 78
set_location Controler_0/Answer_Encoder_0/periph_data[3] 569 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 332 37
set_location Controler_0/ADI_SPI_0/sclk_4 665 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 554 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 670 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 658 46
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_i_a2[0] 661 81
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 346 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 526 10
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 2184 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m52 693 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 379 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[5] 731 81
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1149 172
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1148 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1559 228
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[0] 792 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 380 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 193 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 662 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 396 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 347 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[13] 458 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 340 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 358 18
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 739 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 554 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_R[0] 618 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 410 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[0] 721 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[4] 896 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 522 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_i_a2_0_RNIFBP11[0] 630 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 565 22
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 661 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 307 28
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 650 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 231 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.1.un36_input_k_array_1_1 691 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_2 618 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 261 49
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 618 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 634 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 270 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 479 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 509 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 453 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1199 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 270 57
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 712 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 419 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 329 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un4_full_for_all_signallto7_a0_1 718 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 699 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 329 58
set_location Communication_0/Communication_CMD_MUX_0/state_reg[0] 413 25
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 326 36
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[2] 693 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1081 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[3] 899 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1296 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 245 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 842 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 389 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 509 10
set_location Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 411 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[1] 598 111
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 636 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 210 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a2 762 78
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 571 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 499 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 278 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 722 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 519 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 208 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1078 79
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 54 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 710 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 361 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 519 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 629 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[4] 894 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 948 171
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 290 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_0[6] 570 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a3 767 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[0] 610 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[17] 433 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 665 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[1] 705 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 364 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 251 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[4] 496 75
set_location Communication_0/Communication_Controler_0/m4_e_1 670 27
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1247 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1193 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[4] 739 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m6_0_a3 827 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m12_0_a3 666 108
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[21] 269 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[3] 676 105
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 693 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[15] 686 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[3] 913 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 517 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 329 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 568 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[7] 737 100
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 721 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 937 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1303 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1130 145
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[21] 149 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_0_a2 612 90
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 633 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 337 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[6] 594 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 254 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1359 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[5] 891 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m18_e_0_o2_0 801 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 989 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 306 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_m3[3] 569 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 348 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a2 791 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 361 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 805 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1089 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/Q[1] 468 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1068 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[6] 819 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1131 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m12 591 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[2] 337 58
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 664 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[7] 720 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_2_0_0 628 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 502 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.3.un60_input_k_array_2 681 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2[0] 240 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[0] 636 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a2 778 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 940 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 241 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[0] 689 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 492 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[7] 650 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1167 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 464 25
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1246 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 628 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 406 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1123 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 234 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 257 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[2] 689 112
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[2] 632 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 423 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[5] 894 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 512 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0 756 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1107 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[7] 720 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 297 46
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1343 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[0] 742 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 605 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[4] 852 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 397 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 862 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[7] 730 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1126 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[2] 633 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 322 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r4 613 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 209 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[1] 642 112
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 537 36
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 608 30
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 725 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 523 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 338 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 437 15
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1147 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 821 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 303 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 252 57
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[5] 652 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[5] 798 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 508 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 276 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[4] 875 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[7] 669 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[0] 716 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 771 336
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[1] 707 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 255 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1139 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 415 75
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 514 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 589 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[2] 503 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 589 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 354 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 512 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[6] 813 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 645 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[5] 864 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 392 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1249 166
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[7] 210 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[7] 875 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 414 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[4] 797 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[17] 433 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1.SUM_0[4] 753 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 282 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1091 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 276 34
set_location Controler_0/ADI_SPI_1/counter[0] 750 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 257 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 204 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[7] 726 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 226 51
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 728 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 634 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 690 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1241 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[0] 761 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 543 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 335 45
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 537 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 260 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 655 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 691 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[18] 597 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 434 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 836 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[5] 936 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1145 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 486 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 349 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 659 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 379 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 278 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0_1 731 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0_0 763 75
set_location Controler_0/gpio_controler_0/state_reg[1] 657 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[6] 629 112
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 343 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 811 186
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 596 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 395 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 366 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[5] 641 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[3] 693 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 468 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 345 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[6] 484 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[0] 753 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[11] 693 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 466 28
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1102 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 435 70
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 325 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 744 333
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO 534 63
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_50_i_a3[3] 620 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 265 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[2] 824 81
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 500 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 594 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 300 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 345 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 332 19
set_location Controler_0/Command_Decoder_0/decode_vector[2] 573 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 641 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 337 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1041 150
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[0] 639 81
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 604 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[2] 923 72
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 663 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1110 172
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 311 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[1] 922 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 334 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 386 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 597 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a3 634 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 404 55
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1099 156
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[22] 658 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 213 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 734 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 325 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 653 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 367 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 444 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 308 58
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 662 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 699 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1 749 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[4] 741 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 528 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1142 142
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[4] 738 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 521 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_3_9_sn_m6_0_a3 636 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 398 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 320 36
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 728 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 947 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 276 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1337 157
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 509 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 591 30
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 548 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 727 22
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 646 42
set_location Controler_0/gpio_controler_0/state_reg[5] 659 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 361 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0_RNIU9RK2 673 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 749 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[27] 453 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 258 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 464 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 421 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 389 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[1] 864 63
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 291 36
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1[6] 552 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[5] 663 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 145 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 592 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[13] 458 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 681 22
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 658 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 340 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 317 46
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 698 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 424 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 654 90
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_0[2] 598 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 439 49
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u 497 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 376 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[7] 712 108
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 552 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 574 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 344 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 566 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[4] 784 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 426 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 254 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[7] 902 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 392 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 1224 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 386 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 433 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 400 58
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 569 43
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 649 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 482 21
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[0] 570 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_3_tz 814 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 943 267
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1100 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[0] 827 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[6] 625 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[6] 591 115
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1322 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[0] 931 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[0] 726 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 211 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 800 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 527 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 737 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_0_0 646 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[3] 811 78
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[19] 535 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0 724 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1042 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 797 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a3 788 72
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1321 202
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[1] 789 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 387 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[1] 796 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 627 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 422 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 506 27
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 659 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1251 168
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[7] 602 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 735 96
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[4] 625 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 319 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[5] 866 60
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1088 153
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[4] 685 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[2] 607 81
set_location CFG0_GND_INST 1083 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[3] 892 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 814 187
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 508 10
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 722 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1362 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 870 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[0] 671 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 283 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 373 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_343_i_i 567 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 511 18
set_location Controler_0/Answer_Encoder_0/periph_data[2] 553 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 562 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 289 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 423 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[1] 606 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 249 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 312 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 558 25
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[6] 715 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1326 97
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 643 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 341 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 598 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 531 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[6] 873 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 424 27
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 734 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 396 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 318 52
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 634 43
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1069 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 668 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 934 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 814 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 274 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 319 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 589 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 634 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[2] 913 75
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 417 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[23] 410 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1141 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 631 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[3] 909 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1 823 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 556 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 434 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 375 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 647 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1194 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1067 208
set_location Synchronizer_0/Chain[0] 644 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 862 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[23] 636 73
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 657 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[2] 607 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 487 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[2] 636 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1365 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1135 144
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[0] 660 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 298 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 537 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 288 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 410 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 377 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 253 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 565 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_RNIVR1L1 595 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e 646 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 194 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 320 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 859 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 589 135
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[19] 617 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 286 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[1] 640 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 619 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 505 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[4] 712 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 563 43
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 713 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1321 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 494 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 383 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 442 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[0] 709 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1609 160
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 570 24
set_location Controler_0/ADI_SPI_1/addr_counter[6] 751 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 659 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 626 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 642 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 369 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 641 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1176 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 300 54
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 700 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[4] 796 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[13] 681 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[3] 874 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 991 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 243 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 495 45
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 654 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[6] 661 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 869 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_0_a3 657 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[3] 623 111
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_RNITU5B[2] 675 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 830 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 402 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1973 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[3] 911 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1010 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[8] 409 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 767 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1057 207
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 596 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 942 132
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 665 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 313 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[1] 710 100
set_location Controler_0/ADI_SPI_1/divider_enable 754 37
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 729 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 497 64
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[3] 628 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 266 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 715 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 666 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[7] 743 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 520 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 419 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[0] 725 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 319 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 312 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 279 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 980 124
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 657 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 256 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[3] 861 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 358 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m18_e_0_o2_0 610 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 326 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[5] 620 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 441 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 299 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 370 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[0] 823 84
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 368 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 619 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[6] 742 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 247 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[13] 655 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 556 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[6] 716 109
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 706 18
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 641 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 390 79
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1263 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 253 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1144 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 416 55
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1085 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 223 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv[7] 623 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 470 28
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 704 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[5] 685 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 201 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 1248 168
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 308 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 513 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 310 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1033 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 597 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 317 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 609 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 328 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 257 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[13] 154 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1135 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 316 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 315 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[3] 706 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 396 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 414 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 643 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1356 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 303 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 374 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 635 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a3 789 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_s_6_RNO 716 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 550 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 205 45
set_location Communication_0/Communication_Controler_0/m7 661 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[6] 802 84
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 1101 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 350 55
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1141 171
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 740 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1163 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 409 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 237 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m63 733 84
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 631 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1269 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 398 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 566 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 759 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 227 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[7] 727 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[3] 751 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 297 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 395 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1094 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 435 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1330 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[1] 792 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 398 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[1] 921 69
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1345 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 511 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 721 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 229 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[3] 912 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 316 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 562 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_ADD_INDEX_1_3[0] 709 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 300 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 504 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[3] 688 99
set_location Controler_0/ADI_SPI_1/addr_counter[20] 765 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 460 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2099 336
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_RNIS8941[3] 613 63
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 669 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1285 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 240 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[7] 706 123
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 553 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 610 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1194 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[4] 783 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 225 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[2] 924 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1040 180
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 449 70
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 525 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 661 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 555 96
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1152 162
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 240 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[3] 709 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 195 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 593 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 410 82
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1619 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 697 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[4] 685 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m0s2 767 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 408 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_1_0 777 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1_RNI53JM[2] 696 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[1] 865 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 148 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 612 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 255 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 549 6
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 842 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[9] 670 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 766 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[6] 826 63
set_location Controler_0/Command_Decoder_0/counter[9] 501 34
set_location Controler_0/Command_Decoder_0/decode_vector[5] 566 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[1] 637 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 305 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[6] 853 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[5] 644 78
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[6] 739 36
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 595 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[1] 682 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 283 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[2] 910 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 285 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 362 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_0_a3 782 69
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 729 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 561 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 664 16
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 691 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1352 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 282 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 506 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 332 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[5] 722 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 684 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7[0] 470 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[7] 651 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 430 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 737 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 594 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1098 145
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.3.un28_input_k_array_1 685 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[5] 705 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[2] 799 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[5] 945 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 640 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_0_a2 615 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 290 49
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 650 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1254 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 284 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[7] 595 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0 826 72
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 501 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 396 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 508 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 462 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 633 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1357 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1136 144
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[3] 590 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[7] 663 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 344 52
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un43_test_data_1_CO2 608 63
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[7] 638 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 382 246
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 501 234
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 335 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 353 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 592 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 741 91
set_location Controler_0/ADI_SPI_0/counter[4] 680 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1157 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1071 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1147 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3 778 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[7] 666 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[1] 749 81
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[7] 734 21
set_location Controler_0/ADI_SPI_1/busy 623 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 639 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 610 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 312 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 977 124
set_location Communication_0/Communication_CMD_MUX_0/un2_communication_req 412 24
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[9] 648 27
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[0] 746 85
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[13] 684 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[7] 526 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 402 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 375 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 536 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[3] 153 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[2] 923 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 728 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[16] 656 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 314 16
set_location Controler_0/gpio_controler_0/state_reg_RNIM95N[1] 657 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 627 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 247 52
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[20] 649 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 467 243
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 815 109
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 615 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 397 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 650 91
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1248 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 397 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1828 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 233 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1358 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[0] 747 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 144 30
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[5] 618 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 434 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[2] 768 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 561 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 367 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 436 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 265 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[4] 665 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[5] 685 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 467 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 230 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[4] 204 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 429 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 538 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 691 22
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[1] 608 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 446 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 469 18
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 416 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 253 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[6] 551 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[5] 755 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1347 172
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 621 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[0] 755 106
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 524 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1087 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[5] 703 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 560 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_0_a2 601 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[3] 711 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_1_1_sqmuxa_0_a2 632 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[7] 724 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 435 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 481 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 222 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 316 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[3] 870 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m6 575 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 369 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 272 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1366 90
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 300 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 303 55
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 637 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 841 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 502 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[1] 610 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[6] 896 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 859 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 424 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 705 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 637 91
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[18] 658 69
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 519 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 222 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[9] 612 70
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[7] 643 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[2] 816 81
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 723 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[1] 780 100
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 642 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2 612 84
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[3] 665 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 466 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 613 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 366 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 632 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[6] 928 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 456 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 861 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[0] 625 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1195 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 366 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 451 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[5] 756 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[1] 706 109
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 622 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 299 27
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 668 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[7] 738 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 295 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 369 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[7] 710 114
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 326 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 649 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 540 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI6ELC[0] 726 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[1] 610 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 258 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0[3] 709 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 275 34
set_location Controler_0/Command_Decoder_0/counter[21] 513 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 514 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 371 31
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 590 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 439 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 865 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[0] 934 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[0] 870 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[6] 926 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1[0] 331 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[1] 820 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 223 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[5] 702 112
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 1211 168
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 601 79
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 640 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 390 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 256 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 664 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[3] 572 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 399 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[28] 639 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 238 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 332 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 463 33
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1264 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 544 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[3] 683 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 271 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 310 55
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_2 651 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 396 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1215 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 263 15
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 637 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.N_170_i 713 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 378 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 185 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 945 126
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 642 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[5] 760 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[3] 659 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[0] 732 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 431 73
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 306 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[0] 921 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[7] 638 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 327 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 623 55
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 605 31
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 467 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 447 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 1249 217
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 289 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 386 42
set_location Controler_0/ADI_SPI_0/state_reg[1] 714 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 676 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 508 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12] 679 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_0 806 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 903 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[3] 662 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[2] 824 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1324 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 440 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1203 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 709 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 612 114
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[5] 612 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m5 566 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 363 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 723 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[26] 603 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 628 85
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 605 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[4] 694 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[1] 206 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 416 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0[2] 527 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 754 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 507 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 432 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 686 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 475 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 192 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 403 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 945 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[6] 910 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 444 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 557 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 605 58
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[8] 670 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[2] 775 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[4] 646 78
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1376 217
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[5] 713 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 313 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 219 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1194 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_1 805 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_1 777 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[3] 746 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[5] 738 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1180 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2 753 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 390 37
set_location Controler_0/ADI_SPI_1/addr_counter[12] 757 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 426 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[7] 810 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 728 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 422 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 471 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 511 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1711 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 435 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 369 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 285 37
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 670 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1[1] 243 24
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 633 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/RDATA_r4 480 72
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 367 16
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 500 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1323 160
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 663 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1144 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[1] 755 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[2] 630 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1554 166
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 260 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 383 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 635 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 255 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1159 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 754 55
set_location Controler_0/ADI_SPI_1/addr_counter[7] 752 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 155 37
set_location Controler_0/ADI_SPI_0/addr_counter[27] 748 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 504 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 399 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 352 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 298 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 814 118
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 590 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[1] 682 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 950 172
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[27] 315 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[2] 823 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[3] 809 78
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1313 169
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[7] 516 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1363 169
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 624 18
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1250 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 242 43
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 716 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[7] 704 123
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1380 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 390 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 329 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 501 43
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 658 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 543 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 282 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 496 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 484 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 378 34
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 573 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 235 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 353 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 607 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 367 15
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 687 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 467 30
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 635 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 211 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 607 141
set_location Controler_0/ADI_SPI_1/data_counter[21] 742 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[0] 618 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[4] 716 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 309 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 615 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 626 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 596 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m1 597 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 404 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 712 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 484 28
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 689 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[25] 640 70
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 450 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 412 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1 622 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 528 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[5] 729 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 403 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 316 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1144 126
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 571 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 613 82
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 600 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[5] 801 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[4] 710 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 681 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 341 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 382 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 328 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 367 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 647 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 867 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 207 96
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1321 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 750 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 371 45
set_location Controler_0/Answer_Encoder_0/periph_data_3[4] 685 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1799 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[1] 758 81
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 643 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[0] 866 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 390 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 271 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[3] 764 81
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1332 160
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 452 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Write_Enable_1 719 88
set_location Controler_0/ADI_SPI_0/data_counter[0] 697 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 219 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 401 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[11] 420 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 542 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[2] 696 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 353 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[6] 612 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 437 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 440 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 431 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 610 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 263 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_50_RNO[3] 674 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 671 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_0_a2 618 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[2] 825 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 840 114
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[4] 574 64
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 266 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 523 9
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1329 160
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 567 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[29] 154 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 498 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1 614 79
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1352 153
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 668 31
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1324 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 489 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 681 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/Q[1] 476 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 222 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 273 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[5] 690 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 254 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[3] 807 72
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 550 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 663 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 542 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[7] 871 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 435 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1184 91
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.1.un52_input_k_array 695 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1074 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[4] 887 76
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/un1_orcomparatordata_a 672 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 370 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 833 88
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 739 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 269 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1254 210
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 325 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 364 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 224 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 723 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 426 7
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 953 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1198 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 979 124
set_location Controler_0/ADI_SPI_1/data_counter[30] 751 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[1] 836 103
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 682 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 440 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2 746 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2041 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 264 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_R[1] 695 73
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1086 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 930 132
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 652 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[4] 903 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1362 169
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[7] 722 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 391 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[4] 887 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[1] 719 99
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 1250 217
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m0s2 598 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0s2 656 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 840 105
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 563 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[20] 618 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[1] 755 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 565 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1309 174
set_location Controler_0/gpio_controler_0/Outputs[4] 742 22
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 655 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 653 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 455 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 220 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[12] 422 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[20] 308 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[3] 751 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_1_9_sn_m6_0_a3 645 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 418 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 259 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 272 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[2] 794 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 490 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 905 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124_i 831 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[4] 695 79
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 712 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 731 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 796 55
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[5] 695 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 502 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 607 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[6] 733 115
set_location Controler_0/ADI_SPI_0/ss_n 664 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1140 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 265 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[3] 883 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 337 21
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[4] 741 21
set_location Controler_0/ADI_SPI_1/addr_counter[16] 761 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 337 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1330 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1088 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 692 55
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 649 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_50[3] 678 75
set_location Controler_0/gpio_controler_0/state_reg_RNIB4R9[1] 656 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 292 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 255 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 707 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0 612 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[2] 818 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 435 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 394 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[4] 600 97
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 201 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 653 48
set_location Communication_0/Communication_Controler_0/state_reg[4] 599 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 649 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 662 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 668 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 2037 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 145 37
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 666 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 406 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[6] 738 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[0] 674 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 553 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1224 171
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 878 243
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 767 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 264 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[0] 668 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 417 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 319 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 313 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[1] 663 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m18_e_0_o2_0 795 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[7] 649 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 378 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 438 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 397 57
set_location Controler_0/Answer_Encoder_0/periph_data[1] 566 42
set_location Communication_0/Communication_Switch_0/Builder_Enable_1 382 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 374 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 436 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 423 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1121 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_2 825 69
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 534 18
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 681 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 589 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIC0GI_0 593 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 665 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 394 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 624 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 388 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 260 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 390 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[0] 630 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 209 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 480 30
set_location Controler_0/ADI_SPI_0/addr_counter[8] 729 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 414 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[10] 606 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_Enable_Vector_1[3] 710 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 562 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 657 60
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1270 174
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 631 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 223 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1691 279
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[0] 657 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 752 69
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1085 157
set_location Controler_0/ADI_SPI_0/data_counter[27] 724 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[3] 882 64
set_location Controler_0/Answer_Encoder_0/periph_data[9] 552 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 429 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[2] 857 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[6] 815 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 656 88
set_location Communication_0/Communication_Controler_0/communication_vote_vector8 373 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 674 48
set_location Controler_0/gpio_controler_0/Outputs[14] 649 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 304 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 874 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 364 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 652 46
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 730 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 308 61
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[4] 631 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1382 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 416 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_a3_2 622 99
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 707 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 275 58
set_location Controler_0/ADI_SPI_1/data_counter[11] 732 46
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 738 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1071 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 255 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 226 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 687 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 180 52
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[4] 596 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1076 189
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[16] 304 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 244 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 626 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 936 174
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 733 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 305 28
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 742 42
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1368 210
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[0] 782 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 953 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[6] 733 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 239 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 758 88
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 623 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 405 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1_RNIVHHD2 621 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 217 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[0] 866 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 409 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[2] 711 102
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 657 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 385 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 857 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 152 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 422 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 453 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 600 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 637 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 329 19
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 557 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 389 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 333 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[0] 927 72
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 564 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1346 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1363 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[1] 932 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 515 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[7] 877 63
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 646 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 2190 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[3] 665 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[6] 920 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 451 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1193 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 281 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 477 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 471 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 640 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1248 165
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[21] 591 70
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 719 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 447 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[4] 916 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 340 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1082 73
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 702 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 522 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o 278 24
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIB42F 666 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1019 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 263 55
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 705 19
set_location Communication_0/Communication_Controler_0/read_data_frame_5[3] 642 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 253 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 591 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_A_RNITPI41[2] 615 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 416 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 674 49
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1750 313
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 312 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 352 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 514 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 513 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 406 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 266 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 338 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1276 160
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[1] 688 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 515 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[0] 665 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 570 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 335 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m11 590 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 701 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[6] 728 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[4] 731 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 434 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 549 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1101 145
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[9] 534 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 236 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 852 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1392 210
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[1] 767 82
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[0] 498 46
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1305 184
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1456 217
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 326 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1037 151
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[5] 619 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 683 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 287 34
set_location Controler_0/ADI_SPI_1/state_reg_RNICTGM1[4] 734 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1040 150
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/OrComparatorData_R 683 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 384 57
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 572 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 256 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 514 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[4] 610 81
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1088 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 403 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 432 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1178 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 334 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 547 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 493 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 570 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 680 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[3] 660 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0_0 763 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 635 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 280 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[4] 888 75
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 535 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0_a3[4] 679 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 261 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 207 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[1] 872 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1373 211
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[7] 673 96
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2 622 90
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 568 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 518 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 346 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1321 100
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 667 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 517 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[30] 638 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m65 799 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 301 51
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 638 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 527 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 716 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 391 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[1] 709 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 296 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 228 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 435 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 509 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[7] 605 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 250 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 507 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_R[2] 655 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 313 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 428 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 589 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2226 261
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1329 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1340 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 449 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_Z[3] 666 82
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 592 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 426 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[5] 743 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 926 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNI5CGG 907 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 439 10
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 659 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[1] 687 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[2] 703 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[0] 596 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[0] 730 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 453 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2[0] 333 36
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[3] 601 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[0] 920 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[5] 707 103
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 654 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 321 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1431 123
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_0[0] 572 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 498 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 412 46
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1333 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 717 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 1194 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 242 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 344 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 751 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[6] 798 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 848 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 651 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[8] 662 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 603 82
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 510 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1044 195
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_a3[4] 619 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 659 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 254 55
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 570 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 383 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[7] 663 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[14] 688 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 243 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputData_1_2_sqmuxa 697 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJB1H 1341 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 420 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set 615 79
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[7] 654 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[1] 884 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 413 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 844 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[3] 956 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[2] 911 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[6] 804 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[5] 860 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1077 157
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 328 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[0] 740 105
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 727 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 298 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 318 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 445 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1191 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 651 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 629 132
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 402 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[4] 892 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[7] 738 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 386 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 363 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1197 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 313 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 501 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 571 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 474 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 538 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 244 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 701 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[28] 618 91
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[20] 609 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 423 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 339 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 399 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 599 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 727 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[6] 902 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m55 615 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 409 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1 815 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_3 616 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1079 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0_3 601 75
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 712 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 445 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 598 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 449 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1100 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 628 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[5] 641 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 424 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_1_9_sn_m6_0_a2 815 69
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO 659 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 481 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 636 75
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 633 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 260 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1354 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 427 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 202 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1195 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[0] 934 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 833 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 193 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 697 24
set_location Controler_0/ADI_SPI_0/data_counter[17] 714 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2008 255
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[0] 677 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 512 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 651 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 342 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 404 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 241 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 506 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1188 169
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 485 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1349 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 634 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 327 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[7] 727 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[0] 874 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[5] 881 69
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1093 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[2] 906 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[5] 938 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 428 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 521 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[5] 211 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[10] 467 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 339 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 634 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 256 175
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 574 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_0_a2_0 751 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1040 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 482 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 497 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 270 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 441 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 258 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 407 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1362 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 333 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 350 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_3_2_sqmuxa_0_a2 566 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 291 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[6] 722 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 647 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1106 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 321 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m1 709 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[0] 660 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[25] 640 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 631 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 622 31
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[1] 625 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 218 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1382 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1052 195
set_location Controler_0/gpio_controler_0/un8_write_signal 638 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[7] 701 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[31] 623 69
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 540 36
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 659 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 637 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[1] 632 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[6] 879 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 822 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 252 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 2005 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 741 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 997 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[6] 642 64
set_location Controler_0/gpio_controler_0/un12_write_signal 655 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 234 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 860 97
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1094 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 313 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 310 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 350 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[1] 672 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1367 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 477 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 557 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1071 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[7] 727 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 397 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m31_1_0 712 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 234 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 508 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1352 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[10] 628 76
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1326 160
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 324 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 630 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[1] 698 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 560 15
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 476 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m0s2 874 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 435 76
set_location Controler_0/gpio_controler_0/un23_read_signal_1_0 681 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 595 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 384 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 568 22
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 753 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r4 615 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 648 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv[0] 655 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 667 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 446 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1355 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 254 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 402 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[2] 625 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[1] 942 75
set_location Communication_0/Communication_Switch_0/Builder_Enable 382 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 363 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 592 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 429 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[3] 526 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 761 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 998 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 553 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 441 27
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1237 175
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 304 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1280 180
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[13] 154 37
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1086 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1672 199
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0_a3_1[2] 672 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[1] 621 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1194 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 232 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 524 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 419 58
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[3] 610 63
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 736 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 302 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1167 130
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[28] 680 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 226 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0 656 105
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[35] 490 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 394 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_2 745 75
set_location Controler_0/gpio_controler_0/un19_read_signal 673 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 373 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 550 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[2] 740 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 326 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 303 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 420 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 271 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[6] 806 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 424 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1143 127
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 610 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 146 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1197 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 545 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 544 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 631 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[0] 914 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_0_a3 909 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 757 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 434 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 626 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 695 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 634 46
set_location Controler_0/ADI_SPI_0/data_counter[5] 702 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[7] 595 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 271 42
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 549 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 688 55
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1339 181
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 344 21
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1102 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1353 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 639 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 408 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[0] 152 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[0] 745 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 363 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0_2 667 69
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1089 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[6] 719 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1196 90
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 653 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 424 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1240 189
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 591 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[30] 638 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 740 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 599 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 233 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[3] 676 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 864 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[1] 747 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[2] 595 85
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_1_x_3 595 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 427 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 337 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 331 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 670 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[2] 698 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 318 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 676 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 363 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[9] 670 58
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 660 43
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 683 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 659 79
set_location Controler_0/gpio_controler_0/Outputs_8_2[4] 738 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 421 15
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[4] 640 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 570 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 358 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1360 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1351 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[5] 898 75
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 573 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_4 640 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 791 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 475 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 328 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1258 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[1] 767 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[7] 792 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[20] 151 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[29] 646 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[3] 908 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1076 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[3] 727 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 411 58
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 711 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 404 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1357 97
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 754 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[16] 656 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[22] 658 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 595 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[7] 702 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[7] 932 72
set_location Controler_0/ADI_SPI_1/counter_3[0] 750 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 301 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 326 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 730 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 656 90
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[2] 511 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 737 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[4] 616 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[3] 712 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1324 210
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1317 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 318 27
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 681 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 392 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[7] 607 111
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[2] 962 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 590 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 870 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 494 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 239 49
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 643 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a3 790 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 418 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 372 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 628 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m3 779 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 323 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[7] 816 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 391 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 739 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 254 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 429 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 317 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 406 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 601 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[1] 801 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[4] 888 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[1] 875 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 340 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0_RNIRFQM2 649 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1442 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 457 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1322 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[0] 863 70
set_location Controler_0/Command_Decoder_0/decode_vector[3] 569 34
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1316 181
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u_1_1 375 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 529 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[7] 897 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[1] 747 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 438 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 526 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 817 171
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 248 261
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 633 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[7] 879 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1194 169
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 439 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 668 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[1] 897 72
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 380 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 426 48
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[4] 689 88
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[23] 605 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m6_e_3 655 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 359 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[1] 669 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[5] 733 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/un1_re_set6 662 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 364 16
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1147 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[2] 626 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 603 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 691 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 232 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 637 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 398 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 716 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 299 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 861 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1048 196
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[6] 723 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 312 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 388 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 660 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 553 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[0] 923 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 522 22
set_location Controler_0/Command_Decoder_0/counter[30] 522 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[6] 241 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1051 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1354 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 250 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1356 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 150 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1143 142
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 318 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_a3_0_a4[0] 591 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 728 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 372 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 694 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1384 217
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 722 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 640 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1196 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 575 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 422 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 539 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 607 15
set_location Controler_0/gpio_controler_0/read_data_frame[1] 687 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 346 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1152 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 433 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 427 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 505 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 288 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 330 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1316 198
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1261 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2146 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_0 606 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[4] 461 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 633 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 228 55
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 731 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_2 588 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_K[2] 601 85
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[9] 646 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 409 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[3] 593 114
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[12] 599 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 303 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 300 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1362 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1197 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 395 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 223 55
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 665 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 621 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 494 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[14] 616 76
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 732 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 983 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 372 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[6] 866 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[7] 759 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 666 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_1 890 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[2] 919 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 411 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 622 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 682 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[2] 463 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_0_a2 600 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 440 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 601 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 289 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 341 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 742 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 859 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[7] 912 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 682 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a3 779 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1165 184
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 310 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 414 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 387 25
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 629 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1366 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 704 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 145 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[3] 750 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_14_1_sqmuxa_0_a3 756 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 370 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 647 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 722 51
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 666 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[6] 702 106
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[2] 670 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[3] 601 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[2] 710 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 257 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1198 342
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 538 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[6] 854 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 454 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 350 58
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 666 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 364 31
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 639 42
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 561 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1387 207
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 706 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 871 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 385 37
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_R[0] 673 73
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 624 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 542 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 295 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 684 22
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1249 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 267 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 436 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 376 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[5] 677 91
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 671 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 618 127
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 715 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 368 55
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 560 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e 823 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 447 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_0[5] 620 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1066 208
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1310 181
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[4] 616 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 788 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 338 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 425 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 613 37
set_location Controler_0/gpio_controler_0/read_data_frame[14] 686 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[4] 588 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[23] 149 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[1] 796 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 445 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1541 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 296 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1081 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 502 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 443 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 599 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1346 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1298 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[7] 880 76
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 682 42
set_location Controler_0/ADI_SPI_0/addr_counter[6] 727 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[1] 673 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 730 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 847 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 929 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1366 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 348 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 350 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 482 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 690 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 710 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 535 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[4] 634 108
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[15] 602 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1153 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 348 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1306 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[6] 750 81
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 301 58
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1089 153
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 910 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 488 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 333 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[7] 678 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 638 111
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1340 181
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 504 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1262 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 647 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e 850 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[6] 668 102
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[1] 638 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[6] 735 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 331 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 225 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 520 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e 799 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 248 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[2] 824 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1347 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[6] 825 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 364 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 2012 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 417 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 548 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[15] 149 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 399 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 218 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 519 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1056 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 452 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 545 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 354 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 373 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[1] 724 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1266 157
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 588 82
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 263 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 374 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m64 737 84
set_location Controler_0/ADI_SPI_0/data_counter[24] 721 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 319 51
set_location Controler_0/ADI_SPI_1/addr_counter[5] 750 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 296 31
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 579 66
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 832 91
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1309 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 454 45
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1355 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 781 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 233 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[6] 752 81
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 202 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 207 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 267 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1_RNIG5S32 850 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3[2] 739 88
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 222 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_20_9_sn_m6_0_a3_1 654 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 204 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 823 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 233 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 481 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[0] 657 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 289 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1315 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1383 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 255 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 590 55
set_location Controler_0/ADI_SPI_1/counter[2] 758 37
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1081 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1 590 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[17] 649 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[6] 736 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 520 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[4] 683 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[7] 878 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 371 15
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 319 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[6] 726 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 1251 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 246 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[0] 734 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[12] 694 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 377 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[0] 821 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 653 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[6] 770 84
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 595 49
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 592 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[2] 716 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 526 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[7] 686 70
set_location Controler_0/Answer_Encoder_0/periph_data_3[12] 617 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[3] 499 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 513 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 428 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 451 18
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 542 42
set_location Controler_0/ADI_SPI_1/sdio_cl 747 37
set_location Controler_0/ADI_SPI_1/tx_data_buffer_RNO[0] 737 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_RNO[7] 568 69
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1612 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 302 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 611 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[3] 954 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 590 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1394 210
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[4] 717 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 326 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[15] 620 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1263 157
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 290 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 210 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 309 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 243 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 290 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 422 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 667 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[3] 895 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 360 55
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[7] 605 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 228 58
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 541 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[3] 672 99
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1267 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 824 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[4] 798 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 436 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_4 824 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 432 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 416 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0_0 645 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 591 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 622 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 360 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 395 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 195 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 606 82
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[5] 689 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 602 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[0] 781 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 384 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9s2 781 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 322 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1199 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1302 198
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 523 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 397 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[7] 902 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[3] 812 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 483 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[6] 705 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 318 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 497 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[1] 684 103
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 532 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[26] 603 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[6] 704 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 853 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 954 76
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[5] 661 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 488 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 201 100
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1311 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 278 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1051 195
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[7] 566 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_a3_0[4] 570 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 657 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 266 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 410 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 334 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 499 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1901 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 498 21
set_location Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 502 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 446 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1338 229
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 446 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 445 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 767 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1196 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[3] 607 97
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 717 25
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[5] 568 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[1] 947 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 629 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[1] 796 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 407 37
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 700 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 724 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/RDATA_r[3] 477 70
set_location Controler_0/ADI_SPI_0/addr_counter[15] 736 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 423 7
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1281 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 942 267
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 602 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 392 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[9] 612 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[0] 870 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 523 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[3] 857 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1689 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1063 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 284 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 670 88
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 699 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 650 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3_3 591 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 420 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[0] 933 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 381 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 212 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1600 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1165 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 441 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[2] 691 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[7] 918 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[18] 597 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 816 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[2] 625 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 428 18
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 563 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 355 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1156 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 234 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 367 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1327 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1157 157
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 365 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[5] 687 102
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 318 36
set_location Controler_0/gpio_controler_0/un4_write_signal 654 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1096 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 284 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 266 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 710 48
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 667 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1353 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 406 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[6] 728 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 357 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 347 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 696 108
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 723 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 452 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 827 72
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 663 31
set_location Controler_0/gpio_controler_0/Outputs_8[13] 724 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 636 30
set_location Controler_0/gpio_controler_0/Outputs_8[6] 702 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 187 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 261 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 591 76
set_location Controler_0/Answer_Encoder_0/periph_data[11] 555 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 421 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[6] 150 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1331 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1131 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0 776 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[6] 703 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 271 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 678 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1039 175
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 532 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 470 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1199 114
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[0] 565 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 404 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1281 180
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 306 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1050 196
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 406 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[7] 785 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[8] 601 69
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIIOB41[4] 538 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 510 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 450 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[0] 872 63
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 606 15
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1157 162
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 234 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 848 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 375 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 612 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1034 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 286 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 468 18
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 536 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1352 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[6] 699 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[0] 870 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 244 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[4] 615 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[1] 1213 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 147 31
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 548 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 397 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 526 43
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 643 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[4] 792 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 630 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 510 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0 787 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 407 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 599 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO 645 78
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1320 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 386 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 644 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1389 207
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[4] 786 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 589 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 518 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 487 25
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 570 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1357 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 501 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1931 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 374 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 781 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 439 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m6_0_a3 594 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 789 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 474 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 324 48
set_location Controler_0/Answer_Encoder_0/periph_data[12] 554 42
set_location Controler_0/Command_Decoder_0/counter[8] 500 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 720 18
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2_0_0[0] 590 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 437 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 327 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1075 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[3] 706 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m13 716 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 376 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[3] 815 82
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 307 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 598 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[6] 654 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[10] 692 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1318 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 232 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[3] 676 82
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 714 25
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1321 172
set_location Controler_0/ADI_SPI_0/data_counter[14] 711 37
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 555 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 414 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m127 742 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1161 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[11] 425 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 631 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 199 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[2] 737 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[2] 542 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[6] 909 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[6] 627 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[5] 681 102
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 283 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 649 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 431 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 257 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 194 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1350 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 553 22
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 632 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_1_x_3 451 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1353 154
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 287 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 447 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 330 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[2] 601 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 227 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 430 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 378 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 183 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 709 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 963 73
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 591 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[1] 944 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 317 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 290 28
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1088 159
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 537 72
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1242 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 259 57
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 670 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[5] 677 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 392 34
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 598 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[2] 824 84
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1331 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 790 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[14] 609 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[4] 820 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 324 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 391 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[1] 611 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 422 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 427 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 685 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 232 43
set_location Controler_0/ADI_SPI_1/counter[6] 762 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 630 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 598 142
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[36] 483 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 304 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 506 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 415 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1000 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 199 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 642 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 692 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 354 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 510 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[1] 633 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 442 76
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1300 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 425 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[22] 604 85
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 561 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[30] 318 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 564 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 335 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 686 108
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[3] 649 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[5] 604 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 480 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[3] 640 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4] 705 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1037 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1067 210
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0 787 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 336 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 705 22
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 691 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1154 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 478 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 414 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1244 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 326 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 592 16
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 497 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 422 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1000 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 616 127
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[3] 607 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 261 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 569 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 316 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[7] 672 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 431 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 259 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 678 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_i_o3[3] 622 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 704 63
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 568 28
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1316 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 396 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1105 172
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 211 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[8] 562 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 358 34
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[2] 638 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 349 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6 668 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1271 157
set_location Controler_0/ADI_SPI_0/data_counter[28] 725 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3_1 589 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[5] 723 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[30] 682 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 362 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[0] 815 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 343 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 554 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 313 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 380 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m101 714 84
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 645 79
set_location Controler_0/ADI_SPI_0/addr_counter[7] 728 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[3] 790 82
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 598 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 510 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 341 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 813 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 264 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1195 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 439 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[1] 641 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2299 333
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.2.un40_input_k_array_1 671 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 215 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1603 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 358 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 386 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 380 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 334 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[6] 775 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m32 571 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 514 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 517 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[6] 615 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 619 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[2] 703 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 867 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1552 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1353 91
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 540 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 329 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 398 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 375 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 376 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 436 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 210 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 439 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 623 114
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 591 24
set_location Controler_0/gpio_controler_0/read_data_frame[10] 692 31
set_location Controler_0/ADI_SPI_1/state_reg[2] 746 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 259 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 526 18
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 4 4
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1 634 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[4] 855 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 225 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[0] 664 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_o2_0[4] 570 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 684 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 352 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[12] 611 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[1] 206 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1115 144
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[8] 633 64
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 631 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 291 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1_RNIVLAD2 893 81
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 308 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 807 187
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 693 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1344 154
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 645 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1376 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 319 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 667 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1165 127
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 497 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[7] 819 75
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 674 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 395 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127_i 802 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 604 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1043 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 379 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1338 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 416 18
set_location Controler_0/gpio_controler_0/Outputs_8[1] 726 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 330 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 255 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[2] 911 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 280 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_0_a2 621 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 419 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 632 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 358 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 266 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 391 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 386 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1189 169
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_0 695 84
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1265 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[4] 796 76
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_i_0_1[5] 566 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 221 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 753 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 237 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 366 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 381 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[3] 884 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[0] 744 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 549 16
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1275 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[17] 602 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[7] 739 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 341 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1364 106
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[1] 687 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 573 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[1] 868 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 428 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 599 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[6] 744 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[0] 920 79
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 745 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 693 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 606 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 663 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1103 174
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 503 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 423 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 221 54
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 335 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 625 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 354 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 669 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite[0] 612 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 417 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1119 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 461 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[5] 818 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 336 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 258 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 351 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 309 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1355 154
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 519 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 601 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[6] 788 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[4] 750 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 406 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1226 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 549 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[4] 712 102
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 554 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 369 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[3] 751 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 258 52
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 657 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 721 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 853 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 603 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[2] 865 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 353 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 841 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1058 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[0] 689 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[5] 675 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 396 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 502 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1000 159
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0[4] 526 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 390 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0 597 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[3] 723 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1070 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 928 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m11 714 78
set_location Controler_0/ADI_SPI_0/counter[1] 672 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 589 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 378 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 421 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[5] 698 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 449 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 807 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 700 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 352 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 828 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1064 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 343 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 556 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 377 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 644 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m83 607 99
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1340 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 437 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 434 72
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 593 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 520 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 454 15
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 219 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 631 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 261 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 334 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 526 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNIFILI1 704 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1058 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 328 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m0s2 915 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 568 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[3] 733 85
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[27] 607 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1197 169
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1270 181
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 528 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 341 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 315 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 607 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 853 96
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/AndComparatorData_K 682 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 872 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 345 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 248 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 428 45
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[0] 707 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 499 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[1] 814 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 1429 168
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[7] 633 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 206 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 715 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2 601 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[23] 605 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 441 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 399 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 549 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 667 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[4] 940 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 815 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m6_e 906 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1176 90
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[21] 646 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 238 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[0] 819 85
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 556 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIS1191[1] 588 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 199 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 964 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 326 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 431 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 433 69
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 564 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1004 151
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 638 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 783 226
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[4] 572 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3_rep[4] 740 85
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 656 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0 762 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 426 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 710 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1075 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[7] 886 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 695 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 640 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 699 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 832 108
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[6] 572 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_0_a3 646 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 522 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 314 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 432 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 409 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 271 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 673 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 320 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[5] 670 96
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1266 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 548 54
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 721 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 476 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 298 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 729 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 417 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 804 118
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 630 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 339 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[2] 784 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1085 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1322 180
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 655 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 349 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[22] 650 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 285 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 483 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 657 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e 895 81
set_location Controler_0/ADI_SPI_0/data_counter[18] 715 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 2192 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 785 226
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[4] 746 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 396 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 558 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1129 142
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 487 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 414 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 494 73
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 632 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 552 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 949 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 336 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 633 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[7] 633 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 235 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/re_pulse_d1 614 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1 821 69
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1311 172
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 683 28
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 328 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[4] 942 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[3] 953 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 593 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 553 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 321 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[4] 661 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[2] 823 82
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 315 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 485 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1109 144
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[7] 634 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[4] 807 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 404 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 428 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 825 171
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[11] 627 76
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[5] 624 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1199 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 404 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 214 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 382 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41 836 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[4] 679 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 570 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[3] 636 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1282 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 676 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a3 789 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 651 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 342 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0 769 72
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 660 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 620 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 302 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1247 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1017 342
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 432 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 628 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 595 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 516 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 191 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 487 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 424 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[7] 639 97
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[3] 565 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[19] 622 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[27] 607 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 261 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[0] 791 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 224 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_K[3] 690 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 453 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 357 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 350 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 932 127
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 616 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[2] 606 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 510 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 535 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[1] 776 85
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 602 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1159 127
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 670 91
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[1] 617 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[1] 791 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 730 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[5] 858 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/re_pulse_d1 469 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 263 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 356 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 696 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 419 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m31 719 78
set_location Controler_0/Command_Decoder_0/counter[31] 523 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[4] 792 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 224 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[26] 542 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 753 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[1] 792 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 321 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[3] 750 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 533 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 385 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 274 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 515 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 536 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[6] 871 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 572 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 421 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 722 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 306 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 507 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[7] 876 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 595 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 306 45
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1082 160
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_1 667 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 300 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[0] 669 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 563 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI80SQ1 365 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 218 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 292 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[2] 569 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[6] 714 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1358 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 775 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 235 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 813 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 433 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 405 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1259 174
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 628 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 557 54
set_location Controler_0/gpio_controler_0/state_reg[2] 650 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 504 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 203 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[6] 634 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 214 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[5] 744 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 213 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 551 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[31] 623 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1008 151
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[6] 484 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1280 171
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 434 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[5] 612 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 588 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 504 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1272 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 840 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1054 196
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[24] 600 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m65 743 84
set_location Controler_0/ADI_SPI_1/addr_counter[10] 755 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 328 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 408 21
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 597 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 392 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m0s2 918 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9s2 652 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 373 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 200 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 304 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[0] 608 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 151 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 207 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 402 72
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 656 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[2] 556 73
set_location Controler_0/ADI_SPI_1/counter[4] 748 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0[1] 522 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 1249 165
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 684 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 328 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[2] 820 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9s2 653 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[4] 803 63
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 589 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 299 49
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 729 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 385 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 782 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 947 133
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 446 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 394 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[4] 719 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 718 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[5] 661 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 323 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[0] 823 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1071 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1142 151
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 499 36
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 644 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 681 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1195 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 611 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 445 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_2[1] 737 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 459 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1342 228
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 637 75
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 496 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 366 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 399 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 324 31
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 653 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 382 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 242 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 430 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 409 10
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 592 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[0] 731 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 548 6
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 384 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1160 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[7] 885 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[1] 894 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[3] 808 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 181 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 426 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 316 60
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 5
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 379 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1155 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[7] 663 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 660 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[3] 884 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 596 79
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1267 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 440 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[1] 555 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite[0] 681 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 593 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1062 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[0] 925 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[5] 750 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 436 19
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 575 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 597 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 293 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_4 599 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 397 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 408 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[5] 791 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 665 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[0] 788 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 262 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 647 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1304 166
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m90_2 715 78
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1362 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 403 49
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 523 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 269 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[12] 528 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1331 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m68 732 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1385 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 388 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3 596 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 183 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 307 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[0] 871 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 470 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 656 102
set_location Controler_0/ADI_SPI_1/addr_counter[27] 772 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[1] 589 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[2] 821 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 433 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 635 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 385 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1336 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a2 594 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[0] 914 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 326 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 626 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 479 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/RDATA_r[1] 476 70
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1317 166
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[2] 627 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1189 168
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[0] 827 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 619 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 361 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 445 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 625 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[6] 560 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[6] 890 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[0] 755 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[4] 706 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1233 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 743 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.0.un32_input_k_array_0_a2 679 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[1] 705 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 511 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 304 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 333 57
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 672 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[7] 691 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 442 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m64 794 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[5] 699 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 375 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[5] 797 81
set_location Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 464 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[6] 627 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 357 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1162 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[1] 927 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 365 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 347 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0 774 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 630 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[1] 710 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 608 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 351 315
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 675 88
set_location Controler_0/gpio_controler_0/read_data_frame[9] 693 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 312 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 216 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[0] 862 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 319 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 646 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0_0 595 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 524 9
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 472 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[6] 756 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/RDATA_r[2] 474 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[2] 599 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 618 111
set_location Data_Block_0/DataSource_Transcievers_0/AND2_0 607 72
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[1] 664 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 438 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[2] 777 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 449 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0_0 778 69
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 648 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 456 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 341 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 412 70
set_location Controler_0/ADI_SPI_1/counter[3] 759 37
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[0] 690 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 271 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 483 28
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 595 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1688 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[7] 815 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[6] 797 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 385 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 429 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 743 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 150 36
set_location Controler_0/gpio_controler_0/un3_write_signal 653 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 645 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[1] 754 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1138 145
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 374 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1049 196
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1333 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 699 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1146 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1348 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[6] 810 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m45 689 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[3] 686 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 434 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 487 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 252 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1160 153
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 567 16
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1589 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1033 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[2] 714 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 679 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 361 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[2] 638 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_K[1] 618 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[10] 526 7
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1373 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 334 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 199 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 850 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[0] 729 102
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1095 156
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[2] 647 81
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[11] 262 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 412 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 422 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 696 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 422 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 368 48
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 706 19
set_location Controler_0/Command_Decoder_0/counter[23] 515 34
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 649 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_50[2] 676 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[4] 717 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 471 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 625 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0s2 650 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 926 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1303 199
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 505 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[4] 669 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 537 18
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[3] 575 61
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[6] 650 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 513 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 327 55
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 567 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[0] 736 88
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 746 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[7] 750 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1230 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 541 255
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[1] 780 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 321 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 207 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 511 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 303 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 570 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[5] 662 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 613 52
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 627 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[6] 786 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[1] 803 84
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[1] 638 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[2] 622 115
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 649 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 340 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 385 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 440 31
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 551 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[6] 742 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_pulse_d1 616 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 507 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3 787 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 252 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 492 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 794 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 729 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 539 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1355 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1198 181
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1265 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1070 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[5] 675 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 420 43
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNID63O 732 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 210 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 955 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 445 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 405 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 495 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1194 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 373 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 590 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 700 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 617 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_a3_0 622 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 752 333
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 588 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 333 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_i_a3_0_a4 638 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/RDATA_r[3] 479 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1077 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1111 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a3 775 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[6] 948 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 549 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1002 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1275 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 786 225
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_0[1] 636 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 250 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 552 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 354 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1354 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[5] 703 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 959 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 615 111
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 678 103
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 485 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[7] 859 73
set_location Controler_0/ADI_SPI_0/data_counter[29] 726 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[6] 955 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 425 10
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 494 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[1] 734 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1158 153
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[2] 638 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_m3[3] 564 102
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 763 45
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1344 180
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 612 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 858 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[2] 605 99
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter 533 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 338 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 402 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[6] 635 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 272 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 348 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[8] 563 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 481 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1346 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[3] 685 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 282 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[4] 884 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 324 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 463 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 439 27
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[32] 443 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 656 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 254 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1364 168
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 623 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 393 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 315 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2 616 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[6] 957 75
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 663 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 739 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 314 28
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1103 159
set_location Controler_0/gpio_controler_0/read_data_frame[3] 691 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 283 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 730 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1377 217
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 523 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 618 82
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 697 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1112 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 290 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa 633 102
set_location Controler_0/ADI_SPI_0/addr_counter[17] 738 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1356 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[4] 724 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[1] 871 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3[1] 734 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2140 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 248 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1361 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m12_0_a3 749 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 267 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 359 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 721 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 305 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 360 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1266 174
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[2] 687 88
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 627 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1345 91
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_A[3] 615 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[5] 701 102
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 752 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[0] 855 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m90_2_1 710 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[18] 662 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 383 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 230 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter 619 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 440 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[0] 739 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[1] 800 78
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 947 268
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 637 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1364 91
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 737 30
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 652 37
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1596 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[5] 802 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 546 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[0] 625 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 270 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[1] 895 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 448 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 234 57
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.3.un60_input_k_array 673 69
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 303 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[0] 669 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 708 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m10 588 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 335 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 319 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 393 19
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 467 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[6] 731 106
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1084 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 317 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 356 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[1] 709 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 425 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 497 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 388 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a3 728 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1223 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 508 19
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1006 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 242 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[6] 693 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 482 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[1] 524 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 706 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 234 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 747 99
set_location Controler_0/ADI_SPI_1/counter[8] 764 37
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 716 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[0] 922 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 415 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 569 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[2] 657 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_2_0 600 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 251 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[4] 702 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 365 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_3_2_sqmuxa_0_a2_RNIJCD51 571 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1078 157
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[0] 633 76
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1358 196
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame[3] 636 61
set_location Controler_0/ADI_SPI_0/data_counter[20] 717 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 378 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_0 765 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[5] 620 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 495 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 528 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 379 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[0] 870 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[1] 609 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 567 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 841 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 265 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 265 57
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[5] 662 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 603 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 183 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 424 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 486 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 842 105
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 451 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1288 174
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1148 171
set_location Communication_0/Communication_Controler_0/state_reg_RNO[2] 600 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 592 76
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 734 28
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 698 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[7] 735 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[12] 694 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 284 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 320 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 282 54
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1334 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 851 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 462 18
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un8_and_lane_data_go_1 688 84
set_location Controler_0/gpio_controler_0/read_data_frame[7] 675 25
set_location Controler_0/Command_Decoder_0/Perif_BUSY 591 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1372 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 434 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[1] 942 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 482 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 305 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 538 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.1.un36_input_k_array_1_0 687 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 408 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 379 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_1_x_3 667 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG 613 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[0] 832 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m3 610 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 714 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 330 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[4] 754 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 298 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 219 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[5] 279 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 229 58
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[3] 664 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3[4] 732 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[4] 697 102
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 693 42
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[3] 628 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[6] 719 114
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[3] 640 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 242 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 704 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[7] 926 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[5] 679 96
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 723 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2013 234
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[1] 790 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[5] 824 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 212 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[0] 827 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 501 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 470 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2 573 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[4] 591 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 459 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1228 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 411 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[4] 668 96
set_location Communication_0/Communication_Controler_0/state_reg_RNILU05[5] 598 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_pulse 660 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 273 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 374 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 727 52
set_location Controler_0/Command_Decoder_0/counter[22] 514 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[4] 665 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0_a3_0[4] 717 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 604 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[6] 853 76
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[4] 693 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 364 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 291 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 469 118
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1037 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 733 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 249 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[4] 881 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 624 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/re_pulse_d1 639 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 310 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1687 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[29] 623 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[4] 725 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 597 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1260 172
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 659 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1352 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_2_9_sn_m6_0_a3 816 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 273 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1045 195
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 652 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 410 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 427 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[7] 881 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9 615 78
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[8] 677 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/OrComparatorData_R_RNIOA8C 680 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_RNINEVH1 642 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 306 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m0s2 925 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 383 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[7] 749 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 636 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 507 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[5] 891 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[6] 651 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 540 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a3 634 99
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 360 19
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 459 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[2] 913 76
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1382 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1147 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 487 30
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 553 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 615 73
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 646 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 382 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 362 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 203 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1181 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 438 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[35] 480 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_26_1_sqmuxa_2_0_a3 798 72
set_location Controler_0/ADI_SPI_0/data_counter[19] 716 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3 759 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[6] 675 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[5] 683 73
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIAT0R 665 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_RNO[3] 642 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 811 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 288 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 638 51
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 650 31
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 552 76
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv_0[1] 651 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 588 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 354 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 327 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2097 336
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[7] 727 114
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[5] 618 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[0] 570 70
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 525 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 373 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1349 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1381 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 361 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 227 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 423 27
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 613 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_4 524 60
set_location Controler_0/Command_Decoder_0/state_reg[2] 558 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[3] 814 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[1] 691 105
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 667 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 647 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 531 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 812 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1097 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1185 91
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 601 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[1] 801 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 307 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[5] 701 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 440 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1145 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 420 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 316 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 554 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 752 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1225 171
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 240 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.N_265_i_i_i 709 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 385 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[2] 690 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 670 45
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 593 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 335 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1125 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 541 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 499 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1189 159
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 719 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIAOVH[4] 733 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 189 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[23] 605 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 423 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2259 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[7] 673 97
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1297 183
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 643 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 997 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 321 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 350 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 823 171
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 649 88
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1282 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[5] 682 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[2] 715 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 232 31
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 594 48
set_location Controler_0/ADI_SPI_0/addr_counter[5] 726 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 522 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/memwaddr_r_0_sqmuxa_1_x_3 439 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 300 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 307 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3[8] 490 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 209 16
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 703 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 301 54
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 685 238
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1243 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 662 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 714 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 416 70
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 286 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_4_0 528 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 340 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1331 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 420 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 514 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[18] 534 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1194 159
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2_0 608 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 638 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3 594 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 373 15
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 642 34
set_location Controler_0/gpio_controler_0/un11_read_signal_2 618 24
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1328 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 592 142
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 628 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 875 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 318 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 560 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 502 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[1] 715 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 942 126
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 563 49
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 718 21
set_location Controler_0/ADI_SPI_1/addr_counter[0] 745 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 629 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 435 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 742 49
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 255 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 526 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1326 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 371 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m72 690 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 262 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 407 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNI1KPL[1] 602 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 214 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 259 25
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 564 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 681 85
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 663 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 440 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 634 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[6] 634 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[4] 720 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 875 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 479 309
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_4 656 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 288 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 335 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 664 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 417 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_i_a4_0_RNIN6JD1[0] 596 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 416 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[4] 723 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast[2] 279 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 758 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 287 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 398 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1321 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 365 55
set_location Controler_0/ADI_SPI_0/addr_counter[26] 747 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 628 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 368 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 512 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1361 100
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 753 45
set_location Controler_0/ADI_SPI_1/addr_counter[4] 749 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[4] 885 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 631 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 600 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 757 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 325 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 292 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[4] 887 75
set_location Controler_0/ADI_SPI_0/data_counter[10] 707 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[5] 959 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1215 159
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 594 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[4] 823 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 509 70
set_location Controler_0/Command_Decoder_0/counter[26] 518 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 398 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1291 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 874 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1187 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 320 45
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 666 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[2] 607 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 497 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 323 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 350 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_4 621 54
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 596 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[1] 693 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 565 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 767 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[2] 655 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1337 228
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 283 9
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1347 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 505 15
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 575 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 332 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[3] 934 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 559 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 406 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 610 132
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 626 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 740 96
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_state_reg_4_0 645 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1124 196
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[6] 696 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[2] 599 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 278 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1235 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 664 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 991 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 408 18
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[0] 600 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 743 88
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 606 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 464 27
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1236 172
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 536 42
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 629 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_RNI5FR21 656 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 453 19
set_location Controler_0/Command_Decoder_0/counter[3] 495 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_0[2] 643 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[3] 808 81
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[3] 693 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 331 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 590 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[2] 818 81
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1252 175
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 664 91
set_location BUFD_0 557 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1183 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 672 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1344 96
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 654 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 539 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1347 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[13] 301 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[5] 666 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 743 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1527 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 361 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 339 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 259 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1348 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 950 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1345 154
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1311 180
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 630 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[2] 914 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[6] 814 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1113 172
set_location Controler_0/ADI_SPI_0/state_reg[0] 713 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 611 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[3] 747 105
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 633 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 314 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[6] 594 114
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 700 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 703 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 412 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 616 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 362 55
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1354 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 234 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 226 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_1[6] 627 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1137 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 365 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 555 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 416 45
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 713 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputData_3_2_sqmuxa_0_a2_RNI08691 657 57
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[7] 602 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 657 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 410 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[6] 802 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[4] 820 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 384 61
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 721 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 399 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1235 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 741 255
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 997 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1386 208
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 711 19
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 697 21
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[5] 609 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1328 183
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[3] 721 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[3] 722 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 239 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[3] 590 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 419 22
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1330 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[1] 869 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1277 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 400 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31 572 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1038 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 383 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 516 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 591 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 277 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[3] 732 81
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1142 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 397 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 302 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 661 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 432 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 569 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 353 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 402 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 385 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[5] 905 75
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 610 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 402 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 148 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1198 160
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 717 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 312 49
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 733 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 302 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 675 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 555 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[5] 899 78
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 691 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 573 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 571 51
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1325 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 331 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 682 51
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1150 171
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 421 73
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 646 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[0] 863 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6 598 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 444 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 565 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ 644 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 495 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[4] 879 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1079 157
set_location Controler_0/gpio_controler_0/Outputs_8[5] 663 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 455 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 480 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 230 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[3] 153 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 635 82
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 599 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[31] 415 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 437 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 541 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 152 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 425 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[3] 888 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 706 63
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1156 162
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[7] 644 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 209 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[4] 809 81
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 298 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 326 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2 750 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 958 198
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 602 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 247 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 598 55
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 611 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[2] 638 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[31] 147 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 331 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[2] 670 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m98 619 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 441 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[2] 686 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 427 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 740 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 561 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m2s2 529 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 766 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[6] 801 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[0] 826 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 695 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1 658 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[29] 615 69
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1386 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 769 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[2] 733 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1348 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 467 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[7] 859 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 236 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1073 157
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/REN_d1 488 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[6] 791 64
set_location Controler_0/Command_Decoder_0/counter[24] 516 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 566 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 808 187
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 550 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 252 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[6] 680 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 644 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[0] 871 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 843 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 433 27
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1369 210
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[5] 563 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 513 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1375 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 410 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9s2 754 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[0] 754 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 384 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[2] 699 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 362 10
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[3] 609 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 245 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 515 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 612 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 215 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 616 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_22_1_sqmuxa_1_0_a3 763 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 310 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 618 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 213 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 606 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 312 27
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 670 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 343 15
set_location Controler_0/gpio_controler_0/Outputs_8_i_2_1[11] 697 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[0] 603 114
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 726 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 368 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 233 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 373 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[8] 662 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 266 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[3] 721 105
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1309 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m69 739 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1363 168
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 840 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 609 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 398 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[0] 613 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[2] 276 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1182 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1196 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 283 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 311 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 247 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 863 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 347 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 719 18
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 736 42
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 545 36
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 556 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1_RNIUD2L1 898 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 326 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[7] 211 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[20] 598 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 256 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 338 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1381 217
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 644 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 617 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 382 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 376 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[5] 631 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIO0OO_0 814 69
set_location Controler_0/ADI_SPI_1/data_counter[28] 749 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 853 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 629 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 705 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 535 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0 621 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 406 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 851 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 434 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[2] 786 85
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[4] 651 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 441 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 409 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 616 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 666 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 318 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 404 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 291 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 495 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 402 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 688 46
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 558 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[6] 658 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 484 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 411 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 604 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 386 61
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[7] 605 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01[0] 515 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 216 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 403 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 566 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 436 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 258 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[2] 689 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[3] 736 64
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1338 180
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_RNO[7] 618 63
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 738 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[0] 661 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1108 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 477 309
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 464 21
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[5] 600 63
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[6] 631 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0_0 776 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 622 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 405 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 296 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 480 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 593 82
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[29] 619 90
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 505 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI46EK3[0] 725 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 608 52
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 512 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 553 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 265 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1070 189
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 731 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1242 151
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[4] 640 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[0] 826 84
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 595 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 225 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 270 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 367 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 696 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m34 710 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[5] 810 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 313 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 337 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2259 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1144 142
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 492 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 363 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1_1.SUM_0_o3[4] 715 72
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 564 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0[7] 524 69
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[3] 667 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 332 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 425 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 804 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 150 37
set_location Controler_0/Command_Decoder_0/state_reg[3] 554 31
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 573 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/RDATA_r[1] 468 70
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1251 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 257 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 319 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[1] 925 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 414 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1413 216
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1241 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[2] 634 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 858 97
set_location Controler_0/ADI_SPI_0/addr_counter[21] 742 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 427 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1374 211
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[4] 952 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 423 28
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1327 202
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 594 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 729 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 256 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 916 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 263 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 519 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[0] 703 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1077 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 630 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 566 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[4] 723 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2 599 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIF1OK1[7] 832 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 359 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 401 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 847 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1044 196
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[3] 712 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m0s2 728 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 703 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 607 79
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 711 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[6] 801 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1 850 69
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.2.un40_input_k_array 656 75
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 725 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[9] 144 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[7] 726 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1147 151
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/op_ge.un1_fsm_timerlto3 671 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 694 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2_3 633 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 400 72
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 714 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 426 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 325 43
set_location Controler_0/ADI_SPI_0/divider_enable 663 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 426 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/RDATA_r[2] 470 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[2] 780 84
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 394 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 678 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[6] 775 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1038 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 362 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[0] 759 91
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 715 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 313 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 399 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 628 24
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1264 181
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/un1_state_reg_4 682 78
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 554 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 635 132
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 749 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[2] 927 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1359 213
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m35 594 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 292 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa 533 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 431 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1198 114
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 719 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 494 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1 855 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 193 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1191 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[6] 731 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 449 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 432 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 415 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 496 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[1] 594 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 335 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 716 55
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[6] 691 88
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[5] 677 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 677 85
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 378 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 520 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 259 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 306 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 2204 267
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 296 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 559 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3 747 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 736 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 513 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[4] 822 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[4] 629 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[19] 260 15
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[5] 609 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 757 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 244 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 274 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124 832 102
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 654 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[29] 545 7
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 393 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 353 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[3] 621 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 397 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m57 613 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 526 9
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1325 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 698 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 376 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[5] 816 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 429 7
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 406 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 144 31
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 630 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 330 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1199 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 511 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 279 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 367 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[2] 611 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 256 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[11] 703 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 392 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3 813 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 433 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[2] 768 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 542 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 345 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[6] 761 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 392 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 441 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 414 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 390 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 294 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 695 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[4] 908 82
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 614 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 276 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 249 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 313 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 538 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 242 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 454 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[12] 300 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 215 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1032 160
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1082 154
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1349 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1342 229
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 472 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[10] 632 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[6] 716 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 273 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 684 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 361 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3_3 776 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 595 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 627 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[1] 826 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[2] 799 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[1] 724 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 369 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 347 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 534 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 242 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 569 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 440 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[1] 652 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 403 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[15] 531 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 314 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 331 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[7] 671 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 395 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[7] 729 105
set_location Controler_0/gpio_controler_0/state_reg[4] 652 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 317 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1388 211
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[3] 457 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0_RNO 620 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 434 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 193 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 288 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 348 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 602 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 227 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 661 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 421 7
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 571 24
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 732 28
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 679 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 550 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 230 55
set_location Controler_0/Command_Decoder_0/counter[0] 498 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[7] 710 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 330 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 371 33
set_location Controler_0/ADI_SPI_1/data_counter[18] 739 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 439 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[27] 605 88
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 688 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 461 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 327 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 945 234
set_location Controler_0/ADI_SPI_0/counter[3] 674 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 427 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[15] 645 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 247 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 531 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 484 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 558 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[7] 817 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[9] 690 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[6] 950 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 326 34
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 724 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 414 9
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 724 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_3_0_a2 762 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 320 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 252 55
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 606 45
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 665 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 438 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1231 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 447 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 231 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 542 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 367 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNI0R6C 812 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 465 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[2] 674 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[6] 924 69
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 645 27
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 593 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 322 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 286 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1194 181
set_location Controler_0/REGISTERS_0/state_reg[0] 598 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.Ilas_LastFrame_6_0 671 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1118 196
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[2] 529 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 1254 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 403 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 231 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[26] 434 22
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 748 48
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1269 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 272 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[7] 728 99
set_location Controler_0/ADI_SPI_1/addr_counter[31] 776 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1291 196
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0_0 620 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 748 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 338 45
set_location Controler_0/ADI_SPI_1/data_counter[0] 721 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 427 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[1] 684 99
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1_RNIPLOQ[4] 702 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 252 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 287 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[2] 667 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[11] 695 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 224 51
set_location Controler_0/Command_Decoder_0/counter[6] 498 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 379 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 411 199
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 595 24
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 707 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1039 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 209 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 657 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[3] 697 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 487 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[7] 875 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1148 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 354 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 238 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m81 575 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 461 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 262 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[7] 678 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 385 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 548 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 415 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[2] 934 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[9] 562 64
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 724 25
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 500 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 198 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 681 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 332 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[7] 722 102
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 550 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1 659 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 395 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 996 166
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 873 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[5] 899 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 520 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 391 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[2] 823 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 620 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[6] 628 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 371 19
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 629 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 276 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[0] 723 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[0] 724 99
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_i_a2_0_RNIEGS01[2] 629 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 319 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 487 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_i_1[1] 708 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 402 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 418 49
set_location Controler_0/ADI_SPI_1/counter[7] 763 37
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[6] 685 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 782 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 409 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 216 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 613 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[4] 930 75
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_5 695 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 322 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[3] 941 72
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 666 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_17_9_sn_m6_0_a3 596 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 318 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 412 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1308 169
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[2] 906 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[1] 824 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 439 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[4] 596 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[34] 462 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1196 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 537 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 632 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 552 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1065 159
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 493 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 596 142
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 744 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[10] 423 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1314 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1172 183
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 630 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 357 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 686 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 495 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 654 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_1 643 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 307 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[3] 633 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 397 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 593 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[6] 617 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 428 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[1] 652 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 229 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0s2 931 69
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 594 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a2 602 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 597 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 456 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[3] 639 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1042 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 273 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[6] 711 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[0] 225 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[7] 697 76
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[1] 593 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 279 9
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNO[3] 596 60
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1274 172
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 13 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 654 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 265 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 401 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[7] 561 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[3] 718 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 996 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 437 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1327 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0[2] 791 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 460 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 559 22
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[6] 641 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 410 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1117 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 357 150
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1096 156
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 521 64
set_location Controler_0/gpio_controler_0/state_reg[3] 651 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 714 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 704 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[6] 619 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 712 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 271 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 266 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_m0[5] 632 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 592 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 397 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[2] 715 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 741 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 258 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 338 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1109 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 748 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 611 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 391 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 596 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_i_i_a2_0[0] 646 84
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 675 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1361 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[1] 936 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[4] 683 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[3] 687 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[6] 517 69
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.0.un48_input_k_array_0_a2 673 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 336 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 729 57
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[1] 541 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 220 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 818 171
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[4] 692 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 368 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 230 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 600 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1329 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 324 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 730 51
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1007 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[5] 713 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 251 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 457 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[16] 593 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 311 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/IlasRawCounter_1_0_sqmuxa 643 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a2_0 643 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 187 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 755 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[6] 546 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 235 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[7] 814 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3 592 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[4] 750 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 319 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[2] 567 79
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 498 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 834 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[2] 712 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1351 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[2] 598 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 646 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 507 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 237 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 625 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 572 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 692 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 224 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 235 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO 612 57
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1096 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[2] 674 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_1 615 99
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[7] 692 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1114 172
set_location Controler_0/gpio_controler_0/un11_read_signal 664 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 604 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 206 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[0] 745 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 285 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 492 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[1] 825 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 536 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[3] 810 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1068 190
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 503 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_4 489 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[2] 694 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 900 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 381 10
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_0[6] 710 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 400 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 974 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1296 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 205 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1062 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 525 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1301 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 258 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_2[3] 743 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 398 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1115 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 659 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 438 27
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 591 49
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 631 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71[2] 468 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 571 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 339 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 253 49
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 726 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 846 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 202 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1_1.SUM_0[4] 714 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 410 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 443 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 637 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1363 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 222 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 694 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 739 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 524 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[5] 711 106
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 732 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 809 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 743 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 614 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0_RNIG41N1 619 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 276 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1242 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[0] 668 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 505 70
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 692 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 338 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 527 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[6] 793 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_0_a3 631 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/re_pulse 639 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 623 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[2] 714 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 339 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1195 169
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1379 217
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_0[7] 575 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 194 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 325 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m86 715 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[6] 730 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1_RNIHDOC2 820 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 626 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 337 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[1] 759 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 217 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 661 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 559 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 512 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3 619 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 328 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 597 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1264 157
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 610 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 650 48
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ 416 25
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 601 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 382 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 328 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[5] 620 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[4] 746 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[27] 675 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 513 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 333 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 494 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 474 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 699 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 478 64
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 414 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[7] 692 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1300 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 344 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 628 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 279 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 603 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 636 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[7] 675 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 275 54
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[4] 705 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[7] 705 123
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 569 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1075 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m46 717 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 499 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 393 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 996 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 429 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 622 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 634 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 402 54
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 606 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 269 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 481 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 444 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1349 172
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 431 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[4] 813 63
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 736 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[2] 808 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 491 24
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 662 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1190 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 335 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 863 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 342 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[6] 734 96
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 542 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 753 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1066 159
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 491 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 546 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 736 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 842 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[4] 804 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 411 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[2] 653 111
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[7] 689 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 428 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 471 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 565 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 597 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 476 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[1] 675 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1033 157
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 472 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 397 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1315 202
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[5] 519 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1365 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[4] 806 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0 774 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 372 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 409 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 535 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m130 739 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 253 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[4] 663 70
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[7] 655 57
set_location Controler_0/REGISTERS_0/state_reg[1] 597 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 281 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 567 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Ilas_LastFrame 568 61
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 679 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 359 48
set_location Controler_0/ADI_SPI_1/state_reg[0] 751 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1102 145
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 646 21
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 525 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 393 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 666 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 246 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 707 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[7] 660 96
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 612 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[5] 652 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 187 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[6] 691 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 438 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_Enable_Vector_1[2] 718 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[6] 716 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 388 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1 910 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 742 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 556 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 208 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[2] 215 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 645 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1116 195
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 181 51
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1271 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[5] 797 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 368 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 287 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1311 100
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1600 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 287 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 357 57
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 662 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 472 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 148 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[7] 674 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 489 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 427 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2011 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 246 30
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 561 34
set_location Controler_0/ADI_SPI_0/data_counter[8] 705 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 426 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1262 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m40 835 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1194 160
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 668 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 677 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[4] 805 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 972 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 984 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 683 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1394 211
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[6] 855 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 479 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 405 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 572 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 283 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 612 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[2] 662 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 521 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 148 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[6] 698 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 254 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[0] 701 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0 618 105
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 565 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 418 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 334 48
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 567 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1045 196
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 699 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m18 711 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[2] 930 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[1] 822 72
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 566 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[5] 680 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 500 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 201 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[2] 818 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 871 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1824 210
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1092 156
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[8] 601 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0_RNIVMVU 767 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1084 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_12_1_sqmuxa_0_a3 786 72
set_location Controler_0/ADI_SPI_1/addr_counter[23] 768 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 603 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 947 132
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 653 33
set_location Controler_0/Command_Decoder_0/counter[25] 517 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[0] 821 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1145 142
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 777 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 574 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1052 207
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 602 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 662 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 366 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 425 27
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 624 33
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[6] 715 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 271 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_2 657 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 308 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[6] 807 79
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 494 36
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1331 171
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[10] 258 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 533 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 322 55
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1245 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1057 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a3 761 72
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 694 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_1_RNIPCSU 650 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 849 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 453 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 625 79
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter 632 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 978 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 301 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 199 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[6] 692 70
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 708 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 557 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 559 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 666 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0 687 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1383 207
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[5] 642 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 758 78
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1084 154
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1343 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 294 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[6] 594 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 416 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 649 90
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 471 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 269 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 553 15
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 503 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[1] 516 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 353 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 242 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 698 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 864 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[1] 867 60
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 668 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 482 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1321 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[6] 741 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 631 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[3] 557 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 628 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 403 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[0] 671 96
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1249 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 375 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 210 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 662 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[0] 674 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[0] 933 73
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 299 61
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1374 217
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[4] 729 96
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 294 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 361 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 846 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 418 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 533 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m18_e_0_o2_0 794 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1369 225
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1298 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1364 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 325 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m12 717 78
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 767 36
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 601 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m35 719 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 331 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[11] 688 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 422 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 280 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[5] 714 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 415 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 237 31
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 735 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 339 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[3] 695 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 378 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 227 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 590 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 320 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1064 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 415 45
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1074 160
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 365 15
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 560 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 335 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 263 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1268 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 235 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 448 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 424 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m71 803 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_a3_0_a4[0] 640 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 155 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[2] 867 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 374 31
set_location Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable_i 466 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 520 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 198 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 463 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 390 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[4] 811 63
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 727 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 488 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 397 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 336 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[9] 647 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 336 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[1] 617 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 403 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 414 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 416 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame[3] 596 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 626 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 677 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1087 79
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 299 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 847 109
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[24] 606 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 340 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 492 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0 766 69
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 498 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1328 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 316 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 180 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 240 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 434 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[3] 740 81
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[6] 249 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1147 142
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0 715 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 368 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[1] 867 61
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 574 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 508 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 538 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[7] 632 88
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 470 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 405 10
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 499 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 349 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[0] 862 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 405 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[2] 766 63
set_location Controler_0/ADI_SPI_1/data_counter[5] 726 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 542 43
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 754 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[3] 904 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1161 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1297 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1117 196
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 638 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[7] 880 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 237 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 599 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[4] 931 76
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 671 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1166 127
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 602 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[18] 306 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_1 773 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[5] 821 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[0] 692 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[0] 540 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1143 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 516 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[3] 675 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 1437 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 274 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 811 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 342 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m38 732 87
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1245 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 486 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 201 43
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1359 196
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[6] 804 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite[1] 679 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 336 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 781 54
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 544 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[2] 732 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 405 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 337 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 794 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 368 10
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 330 60
set_location Synchronizer_0/Chain[1] 642 22
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 735 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[3] 812 81
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1372 217
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[5] 549 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 701 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 560 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 541 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 737 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1197 90
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 495 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 195 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 702 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 704 27
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1604 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 546 15
set_location Controler_0/ADI_SPI_0/addr_counter[28] 749 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 510 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 351 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 291 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[6] 694 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 431 25
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 713 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0_2 625 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[0] 743 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_0 764 69
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1296 166
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 571 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 292 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 840 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m37 735 84
set_location Controler_0/Answer_Encoder_0/periph_data_7[12] 622 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[4] 672 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[3] 670 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[4] 704 102
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[15] 149 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 618 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 513 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 309 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 385 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1959 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 341 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 376 43
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 663 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[8] 691 73
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[11] 706 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 197 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[5] 668 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1367 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 437 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 622 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 280 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1279 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 321 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[4] 630 109
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 432 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[6] 732 99
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1062 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 245 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 397 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 574 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1339 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 269 28
set_location Communication_0/Communication_Controler_0/state_reg[2] 600 37
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 496 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 976 124
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIMLT01[6] 568 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 382 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 512 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 321 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/un1_re_set6 614 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 413 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[11] 262 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 309 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 369 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 566 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 513 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1459 207
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 669 91
set_location Controler_0/gpio_controler_0/read_data_frame[6] 706 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 419 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[0] 807 81
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 330 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_21_9_sn_m6_0_a2 796 69
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 722 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 675 48
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 562 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 523 57
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[5] 663 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m32 718 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1071 189
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 515 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 434 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 560 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 318 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 253 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0_0 593 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 680 85
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[26] 314 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 702 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3_1 775 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 440 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0 666 69
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 406 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[0] 685 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 317 58
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1329 172
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[7] 575 63
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 525 37
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 566 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 924 126
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 959 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 336 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[26] 642 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 474 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_RNIUA941[4] 617 63
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1086 154
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_i_0[5] 570 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_Enable_Vector_1[0] 611 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 681 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 397 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 674 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[3] 815 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 367 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 335 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[7] 704 124
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[5] 572 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 551 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 332 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 677 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 503 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[9] 647 72
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 614 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 398 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 678 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 719 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 376 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2255 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 344 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1125 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 560 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 848 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 340 15
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 628 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 271 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1190 169
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 569 33
set_location Controler_0/ADI_SPI_0/addr_counter[0] 721 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 284 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1141 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 372 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 378 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1193 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 405 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 305 60
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_orcomparatordata_a_i_a2 613 87
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/OrComparatorData_R_i_0_o2_RNI28N21 616 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1035 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0s2 732 102
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[5] 719 82
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 490 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q_i_m2_cZ[4] 661 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 404 36
set_location Controler_0/Answer_Encoder_0/periph_data_3[10] 637 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 350 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 412 55
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 709 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 636 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 290 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 426 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[2] 865 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 277 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 264 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[1] 859 70
set_location Controler_0/ADI_SPI_0/addr_counter[4] 725 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/un1_re_set6 488 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 441 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 145 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 613 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 567 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 259 15
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 288 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 500 73
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 348 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIO0OO_1 808 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 714 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 315 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 419 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 513 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 602 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[25] 445 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0s2 735 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 865 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[1] 594 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[4] 725 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 608 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[3] 953 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 363 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1137 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[1] 927 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 596 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q_i_m2[7] 674 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 254 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1_1.SUM_0[2] 780 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m75 620 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 422 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 271 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 399 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIUNO73[4] 732 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 899 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[7] 726 81
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 551 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 345 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 395 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1_rep[4] 738 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 560 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 605 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 404 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m10 718 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 873 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 272 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 293 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 342 34
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 661 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 780 225
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 734 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 560 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 600 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1151 141
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 455 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 425 79
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 327 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 512 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 531 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 506 70
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[6] 629 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1060 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[7] 752 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 276 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 523 58
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 723 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 356 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[2] 702 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 439 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 458 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1192 91
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[5] 711 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 428 60
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[33] 444 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 425 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 572 52
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 542 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[8] 296 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o3 721 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 253 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1798 309
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[5] 211 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[14] 643 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 933 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 416 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1074 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_4 749 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 309 37
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 661 31
set_location Communication_0/Communication_Controler_0/read_data_frame_5[1] 640 36
set_location Controler_0/ADI_SPI_1/state_reg[1] 754 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[7] 653 70
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 628 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 432 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[5] 592 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 440 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1358 213
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 632 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 355 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[22] 147 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1196 168
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[2] 630 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 621 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1387 211
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_4 691 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 686 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2075 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 508 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 499 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1387 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[6] 663 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1196 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 457 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 509 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1154 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[1] 884 76
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[5] 524 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 602 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[2] 692 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 638 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9s2 801 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 398 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[5] 713 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[11] 449 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 220 97
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 635 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1266 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 425 9
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[3] 640 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 268 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 939 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1160 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 360 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[3] 730 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 940 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 268 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 399 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 403 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 227 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1215 160
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 616 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 783 225
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1328 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_1 758 75
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0 709 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[4] 246 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[1] 665 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 235 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 523 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 356 25
set_location Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 525 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 324 52
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 253 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0_RNI812E2 653 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 531 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 369 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[4] 931 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[4] 523 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 421 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 329 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 857 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 381 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 220 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 363 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[6] 539 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 356 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[2] 930 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[25] 252 16
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1082 156
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 641 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3_4_i_1 786 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 430 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[2] 802 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 565 21
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[4] 569 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 631 126
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 510 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 566 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1009 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[7] 600 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[2] 659 111
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 610 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 649 91
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 558 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 412 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[11] 659 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 388 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 944 133
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[3] 621 51
set_location Controler_0/ADI_SPI_1/addr_counter[17] 762 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 428 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[7] 890 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 829 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1177 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[2] 867 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1035 159
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 668 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 330 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1831 210
set_location Communication_0/Communication_Switch_0/dest_1_fifo_empty6 379 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 367 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1393 210
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 204 51
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 630 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[7] 611 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 259 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 461 21
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 643 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 330 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 236 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/memwaddr_r_0_sqmuxa_1_x_3 655 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[21] 149 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1344 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[4] 740 108
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 574 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 492 46
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 568 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1519 180
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[3] 600 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 631 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 710 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1461 105
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 456 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 260 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_1[7] 522 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 603 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 375 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 571 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1229 174
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 629 22
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 543 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[5] 690 103
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 371 10
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 532 64
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 778 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 392 24
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 294 60
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 937 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 488 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 474 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 373 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 632 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[6] 711 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1190 91
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[7] 566 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 522 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[6] 599 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 346 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 647 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 440 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[0] 681 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_1 764 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1290 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 846 105
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 593 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1108 172
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1273 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 944 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 192 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 336 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 459 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 508 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 600 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 256 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[0] 689 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 465 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 524 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 409 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 284 36
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1079 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[2] 910 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 350 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.3.un60_input_k_array_3 679 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 717 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 682 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 614 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 937 127
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1253 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1069 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 276 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[3] 679 99
set_location Controler_0/gpio_controler_0/un44_write_signal 679 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2192 351
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 571 42
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[5] 568 76
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 293 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1191 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 808 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 428 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1132 144
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 506 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 301 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 704 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 380 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[5] 762 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 300 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 209 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1125 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 927 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 403 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[3] 857 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 412 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 514 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1179 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[6] 571 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 282 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 200 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 605 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 511 16
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 553 27
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 737 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[2] 645 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 420 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 362 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 833 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 426 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 592 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 359 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[5] 666 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 242 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 404 33
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.2.un40_input_k_array_2 648 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 370 28
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1072 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 641 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 311 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 487 69
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0 620 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 312 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 599 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 365 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 363 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1286 202
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[4] 638 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[3] 662 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 254 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 516 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7 564 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 608 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 743 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 403 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 669 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 233 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[0] 907 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[2] 837 103
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 446 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 457 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 403 51
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 570 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[5] 539 63
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 765 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 498 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1310 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 251 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 369 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[4] 596 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 549 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 634 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 416 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1153 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1124 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 322 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 441 28
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 319 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[0] 525 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 663 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 396 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 289 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 640 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 707 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 241 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[5] 719 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[1] 919 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 676 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 851 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 410 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 355 25
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[7] 516 70
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 700 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2_3 785 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 445 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 441 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[1] 715 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[0] 785 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[2] 735 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 281 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 601 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 361 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 594 82
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1336 180
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[30] 152 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1194 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 982 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 595 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1199 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 642 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 264 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 435 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 329 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1351 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 462 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO 482 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 373 54
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 355 19
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 547 37
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 535 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 289 33
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[1] 686 88
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[0] 554 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[9] 297 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 670 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[20] 598 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[5] 715 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 382 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1148 150
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 575 46
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[13] 600 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 617 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[1] 751 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1357 100
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 671 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 720 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 209 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 446 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 234 28
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 575 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 477 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 555 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 529 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 311 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 960 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[2] 571 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 239 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 731 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 727 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 327 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 829 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m2_e 755 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1125 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 378 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 961 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 341 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 224 54
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNIDCG41 740 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 515 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 315 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[1] 612 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1032 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 551 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 536 18
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 680 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 333 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[2] 680 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1059 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[3] 753 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 412 22
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[6] 606 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 453 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 600 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 469 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 404 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2 625 99
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 473 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/re_set 484 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 680 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 562 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 999 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 279 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1138 127
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 669 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 396 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[8] 645 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 426 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[7] 734 81
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 625 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 315 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[39] 466 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 404 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 214 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 598 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 233 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 391 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 422 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1835 117
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 279 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 180 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 431 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 591 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 315 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[7] 916 78
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 614 31
set_location Controler_0/gpio_controler_0/read_data_frame[8] 707 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 469 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 324 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 825 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 443 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1_1 607 102
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[3] 525 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 410 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1_1.N_343_i_i 747 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[4] 544 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[4] 723 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 221 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 485 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[3] 941 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 399 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 275 46
set_location Controler_0/ADI_SPI_1/addr_counter[3] 748 43
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1255 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1080 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 336 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 405 72
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 560 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 730 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 241 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 551 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[2] 812 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 603 15
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 572 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[5] 873 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1157 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 372 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 181 52
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 534 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 604 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 868 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[1] 622 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 604 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[7] 643 108
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 533 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 933 132
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 730 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 731 22
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 946 268
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_4 807 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 355 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 681 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[2] 570 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 262 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1274 180
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 607 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 618 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 528 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[4] 512 63
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 727 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m34 595 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[5] 898 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1357 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 306 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[2] 854 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 432 28
set_location Controler_0/gpio_controler_0/Outputs[12] 666 22
set_location Controler_0/Command_Decoder_0/decode_vector[0] 571 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 661 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 605 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 557 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0 621 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 634 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 614 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 745 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[2] 933 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 736 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[0] 896 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[12] 420 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 401 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 381 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 335 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 344 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41_i 829 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 399 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[14] 146 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 665 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 427 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 490 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 276 36
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 312 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 371 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 259 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 682 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 257 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 377 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 329 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 431 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1324 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1_RNIJPSE1 809 72
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 605 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 597 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_RNIBGIF1 633 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 720 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 494 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0[1] 666 81
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 205 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[2] 621 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 677 48
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[4] 569 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 512 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 711 46
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_422_i 753 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 557 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 997 165
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1756 135
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 500 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 338 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 407 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1274 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[3] 600 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 597 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 382 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1334 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 236 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 278 37
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 936 268
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 722 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 425 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 606 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 321 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 521 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 608 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 266 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 675 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 625 30
set_location Controler_0/Command_Decoder_0/counter[19] 511 34
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 604 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1260 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[2] 632 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 497 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1166 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 472 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 566 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 295 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 801 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0 589 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1190 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 371 213
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 594 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 735 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1239 189
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1 636 79
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 65 33
set_location Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 456 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 438 10
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 308 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[5] 707 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 246 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[3] 787 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 328 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 403 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 427 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[1] 672 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[6] 728 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[2] 708 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 442 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 429 10
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[30] 614 90
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 721 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 363 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 349 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 481 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[4] 761 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[1] 791 100
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 527 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 511 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 233 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[7] 609 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 542 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[6] 597 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 367 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 469 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[1] 787 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[5] 951 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[1] 871 60
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 323 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[5] 764 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 406 46
set_location Controler_0/gpio_controler_0/un7_read_signal 668 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 299 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 510 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_3_1_a3 654 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_3_0_0_RNI3DTL1 571 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 273 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 391 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 254 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 425 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 475 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_i_a4_0_1[3] 594 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1075 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 985 126
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[8] 654 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[1] 680 108
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 728 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[0] 731 99
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 617 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 437 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[0] 866 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[6] 728 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 273 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite[3] 618 88
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 631 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[8] 524 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 742 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 275 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[2] 709 102
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 725 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[6] 650 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 594 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 865 79
set_location Controler_0/gpio_controler_0/Outputs_8[0] 655 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 672 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[6] 713 111
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[4] 518 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1039 156
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 193 55
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[10] 732 21
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_K[3] 612 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 311 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 336 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0 726 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 261 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m39 738 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 361 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[3] 699 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[8] 669 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1155 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_0_0 764 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0s2 633 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 215 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 276 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[1] 722 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 219 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[19] 408 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[5] 716 111
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputData_3_2_sqmuxa_0_a2_RNIS3691 654 60
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.2.un24_input_k_array 657 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_20_9_sn_m6_0_a3 651 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[1] 690 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 260 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 300 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 445 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 561 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 271 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[4] 681 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[2] 670 87
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 547 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[4] 695 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[3] 664 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 391 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIEKB41[2] 529 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 319 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1666 336
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 343 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 334 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 295 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 376 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 249 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[3] 895 79
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 938 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 262 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1078 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 427 7
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1319 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 221 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 155 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 362 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 277 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 391 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 427 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 540 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 615 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 330 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 547 54
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 735 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1412 216
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 597 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 401 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 673 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 198 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 560 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1234 190
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 326 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 787 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 401 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0_RNI3LDA1 604 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 518 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[5] 827 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[0] 689 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1234 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[4] 792 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 343 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 332 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 628 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 298 49
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[4] 625 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 421 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 405 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1065 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 436 10
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 630 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 530 22
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 566 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 287 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_pulse_d1 660 76
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0[6] 527 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 231 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 267 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[3] 716 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 604 141
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 571 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[4] 595 111
set_location Controler_0/ADI_SPI_0/state_reg[2] 712 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 2041 165
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0 0 377
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 555 49
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 624 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2369 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 924 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 229 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 395 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[1] 677 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 654 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1304 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 407 73
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 531 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_R[3] 622 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 263 28
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_24_i 670 33
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 459 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 233 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[21] 610 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[3] 734 64
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 604 37
set_location Controler_0/ADI_SPI_0/addr_counter[16] 737 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 331 9
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 411 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[5] 592 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1153 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 565 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 637 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 593 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1060 184
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 617 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 554 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 341 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 420 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 349 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[16] 144 25
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 495 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6 657 78
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 766 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[29] 478 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 522 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 414 45
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 1320 169
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 509 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1150 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 715 48
set_location Controler_0/ADI_SPI_0/write_read_buffer 660 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 384 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[3] 502 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 413 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1 648 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 383 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[22] 282 36
set_location Controler_0/Command_Decoder_0/counter[1] 493 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 829 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[4] 888 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 381 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1105 171
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2295 261
set_location Controler_0/gpio_controler_0/Outputs_8[4] 742 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 843 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 328 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 733 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[24] 255 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1053 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1 748 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[0] 912 75
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 650 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[2] 784 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[1] 769 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 312 31
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 492 45
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 531 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 402 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 386 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[20] 609 76
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1256 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[5] 784 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[2] 934 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 432 16
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 524 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 361 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 411 45
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 561 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 396 46
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 657 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 603 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9 487 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1305 166
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 594 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 400 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 725 55
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1080 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[0] 608 111
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1258 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 406 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 546 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 468 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 499 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 319 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[9] 670 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 603 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[4] 731 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 718 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[1] 693 105
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[5] 672 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 605 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 436 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9 618 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 482 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1378 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 212 97
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 695 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame[2] 624 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 422 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[1] 671 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 923 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 684 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 789 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[2] 714 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 592 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.N_85_0_i 710 84
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[20] 649 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 701 63
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[6] 693 60
set_location Controler_0/Command_Decoder_0/counter[2] 494 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 850 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[3] 661 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[0] 811 75
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 737 25
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 651 33
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 535 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 386 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 189 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIBU311[4] 565 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 292 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m130 837 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[2] 631 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[26] 677 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1305 198
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[0] 744 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 504 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 328 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 229 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0_0 773 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 378 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 340 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 639 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 327 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 441 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 693 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 311 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 423 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIG55U 1164 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1195 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 399 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 306 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 372 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_RNIV9QL[2] 623 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 468 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 497 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 259 43
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 736 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 360 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[6] 150 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 422 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 259 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 380 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m86 623 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 742 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[6] 950 76
set_location Communication_0/Communication_Controler_0/communication_vote_vector7 381 51
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[5] 678 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[4] 763 102
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 652 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1092 145
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 607 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 410 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 606 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[5] 717 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 455 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[3] 667 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 677 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1715 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 425 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 545 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 340 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[5] 938 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 407 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1156 153
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[9] 525 7
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 465 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0[3] 523 69
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 655 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_i_a2_0_1_RNI5SMT[3] 625 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[4] 852 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 397 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[4] 630 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 515 9
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 613 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[7] 526 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 356 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1111 171
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[0] 611 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1123 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 854 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 420 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 621 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 856 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO 296 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[2] 637 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 616 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[1] 683 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 292 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 512 42
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1269 172
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_A[2] 600 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 566 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 226 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 691 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 572 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 481 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 253 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 350 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1235 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1386 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1153 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 145 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 851 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m46 717 84
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 469 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 400 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 362 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 986 126
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 504 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 402 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_2_9_sn_m6_0_a3 595 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 557 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1172 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 404 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[2] 703 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[1] 593 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[3] 668 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 434 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_1_x_3 631 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_2 760 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 692 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[14] 691 21
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.1.un52_input_k_array_3 685 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 416 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 855 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 709 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 680 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[17] 664 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 563 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 398 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 483 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1158 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 351 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 366 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 430 7
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 548 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 923 180
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 608 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[5] 746 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[6] 708 108
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 613 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 756 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[7] 676 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 297 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 597 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 423 22
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 603 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[7] 922 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 372 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1173 130
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[5] 676 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 527 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 516 180
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 473 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1150 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 434 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 865 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m0s2 898 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 641 18
set_location Controler_0/REGISTERS_0/state_reg[5] 593 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[1] 514 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1056 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[3] 640 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 402 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1284 195
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0_RNIFLPO1 784 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 411 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 343 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 213 99
set_location Controler_0/ADI_SPI_1/addr_counter[1] 746 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 443 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[5] 679 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 426 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 382 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 496 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 333 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 702 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[6] 736 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 356 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[2] 701 123
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 639 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 235 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[7] 813 76
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[4] 672 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 501 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[17] 619 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1350 154
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 650 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 300 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 723 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m80 604 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[2] 733 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 265 43
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1149 171
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 670 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 232 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[0] 660 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[26] 208 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 564 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1106 171
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 298 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 211 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_0_0[5] 591 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 561 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 420 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 441 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 357 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 547 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[7] 770 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[0] 601 112
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 605 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 285 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[1] 870 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1132 141
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[2] 710 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9s2 701 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[13] 621 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[7] 643 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1364 90
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[24] 604 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[6] 770 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[0] 825 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 433 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 613 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2095 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 401 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 316 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1279 160
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 575 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 626 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1315 201
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 509 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 381 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1297 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[2] 697 117
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_1_x_3 511 69
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 658 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[1] 936 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 400 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[5] 666 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[8] 630 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 787 55
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 608 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 443 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1052 196
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 332 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 214 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 545 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 196 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[6] 633 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 464 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 363 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 518 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[29] 672 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[4] 724 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 391 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 264 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 204 54
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 620 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 405 36
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1257 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1380 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[3] 934 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1470 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 248 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 382 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[2] 825 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1188 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[3] 890 69
set_location Controler_0/Answer_Encoder_0/periph_data[13] 568 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 565 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 621 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 715 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 271 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[2] 663 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 830 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 492 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1245 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[28] 437 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1380 222
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[4] 593 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[5] 661 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 701 55
set_location Controler_0/ADI_SPI_0/addr_counter[11] 732 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 723 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 561 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[21] 665 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 393 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1267 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 717 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[2] 933 79
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[3] 665 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[2] 632 111
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 634 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 390 18
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa 652 24
set_location Controler_0/ADI_SPI_1/addr_counter[24] 769 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 589 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 608 19
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[14] 692 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1222 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 672 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 607 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[1] 697 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2 784 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[4] 728 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 313 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1380 211
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[4] 716 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[6] 803 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1189 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1170 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 616 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 505 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 588 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 384 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[0] 627 91
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 419 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[8] 538 70
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 673 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 502 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 406 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 262 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1084 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 235 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[1] 808 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 180 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 673 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[2] 667 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[0] 678 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 319 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_a3_1 619 102
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 604 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1197 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_9_1_sqmuxa_0_a3 626 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 245 31
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1244 175
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 467 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1 892 69
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1340 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e 750 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1127 196
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_0_a3[1] 644 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[1] 741 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[4] 608 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[7] 572 79
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 707 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0_m3[3] 712 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 324 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_i_a2_0[0] 630 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 205 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[3] 727 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 293 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 613 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 520 43
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 615 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 599 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 366 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 837 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 869 55
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 594 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 598 133
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite[1] 617 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 417 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 487 18
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 375 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[0] 728 102
set_location Controler_0/Command_Decoder_0/counter[17] 509 34
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 735 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 219 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 401 10
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 573 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 290 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[1] 485 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 665 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 429 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[3] 699 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 435 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1686 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[2] 914 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a2_0 760 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 846 109
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1318 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[7] 664 105
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 570 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[0] 706 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[1] 717 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 739 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1189 115
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[0] 660 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 378 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 680 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1016 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[1] 637 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 734 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 415 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 320 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 609 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m69 795 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 533 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 651 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 227 42
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 660 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 841 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 260 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m133 740 84
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_0_m4[7] 575 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 301 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 653 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 532 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[27] 644 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[0] 658 109
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 588 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[2] 791 76
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[5] 706 106
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1310 169
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 652 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[5] 878 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 565 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[3] 746 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a2 632 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 619 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 636 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 214 97
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 322 36
set_location Controler_0/ADI_SPI_0/data_counter[31] 728 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 492 24
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 568 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 206 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 589 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 308 31
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 633 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[3] 951 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1123 166
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 225 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_1_RNI6CUF 642 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 526 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[7] 758 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 511 10
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1384 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 428 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1359 169
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[7] 764 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[3] 619 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 282 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[28] 680 69
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 703 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[6] 667 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[3] 702 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[7] 600 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 396 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[2] 769 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 867 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 900 75
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[5] 687 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[1] 608 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[0] 667 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[7] 709 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 874 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[28] 604 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 266 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[0] 740 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[7] 819 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 411 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[5] 745 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 271 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 912 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1042 157
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 630 34
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 253 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1363 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1380 114
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 598 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/OrComparatorData_R_i_0_o2 613 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 463 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 599 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1333 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1111 172
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 650 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8] 690 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 545 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 374 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 847 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 222 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[4] 565 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[7] 697 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 218 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[0] 687 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[23] 652 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0 652 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 723 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 450 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 304 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[1] 662 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[6] 294 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 834 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1193 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[7] 614 112
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame[0] 631 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 761 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 295 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 237 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 342 18
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 629 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 200 48
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 2092 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 717 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 766 112
set_location Communication_0/Communication_Controler_0/m10 645 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[6] 681 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 593 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 345 18
set_location Controler_0/gpio_controler_0/Outputs_8[12] 666 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1414 216
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 494 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 644 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 186 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[2] 290 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3 630 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m59 679 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 295 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1354 210
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 703 19
set_location Controler_0/gpio_controler_0/Outputs_8[8] 669 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 570 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 428 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 252 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[27] 644 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[2] 907 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[2] 610 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 1200 165
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 788 225
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 559 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 402 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 438 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[9] 635 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 607 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 426 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[0] 668 105
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 296 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 446 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 707 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0_0 598 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m136 738 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 257 45
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 571 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 605 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[30] 617 91
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 211 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[3] 688 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 425 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 277 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[37] 465 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 853 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 718 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[3] 710 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[19] 608 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 375 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[3] 909 82
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1323 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[3] 893 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 369 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 424 10
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv_0_a2[7] 650 60
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 634 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[4] 678 108
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1091 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[3] 675 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 345 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[7] 902 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 443 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 611 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_1 618 99
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 459 30
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1080 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[6] 793 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1171 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 595 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 449 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 337 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 292 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[5] 679 108
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 564 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 300 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[5] 700 106
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 607 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 256 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[8] 633 63
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 566 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 373 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[0] 827 82
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 454 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 883 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 296 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 637 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 438 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1 700 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 421 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1339 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[3] 751 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[7] 725 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 378 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 455 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 192 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 304 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 198 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 520 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[0] 745 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 238 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 600 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m37 797 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 675 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 330 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_i_a4_0[3] 596 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_i_1_1[1] 715 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 689 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 727 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 240 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 403 57
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0_a2_0_3 600 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 671 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[6] 702 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0 617 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 2084 159
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[11] 678 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 222 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[5] 716 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 707 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 568 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 717 22
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1297 159
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 513 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[7] 711 115
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1144 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 198 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 481 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 323 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 645 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 445 16
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 589 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 411 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 441 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[4] 815 63
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 595 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[7] 741 82
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[0] 573 73
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[7] 550 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[0] 907 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 454 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 400 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 605 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 304 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 383 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1136 127
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 616 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 421 10
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv_i_0[5] 648 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 783 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1215 201
set_location Controler_0/Answer_Encoder_0/state_reg[0] 552 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[5] 623 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 664 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 493 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 203 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1328 201
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 944 268
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1 886 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 331 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 341 46
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 549 76
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1312 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[4] 857 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 412 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 556 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[15] 622 76
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.1.un20_input_k_array_1 685 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 866 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 641 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_4 658 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1229 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[1] 700 108
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 634 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 503 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 430 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_0_a3 645 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0_0 761 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 334 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 472 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[30] 152 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 409 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 458 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 268 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1136 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 627 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1173 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[2] 790 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 702 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 848 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[2] 684 96
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 522 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 841 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 606 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 314 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 460 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 468 24
set_location Controler_0/ADI_SPI_1/addr_counter[2] 747 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[0] 715 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 321 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 594 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[7] 814 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 350 48
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[11] 678 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0_0 570 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 398 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[3] 679 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[2] 902 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[7] 661 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 208 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1120 196
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 441 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 236 61
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1319 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 471 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 518 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[1] 911 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 438 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 847 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 387 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 793 55
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[1] 639 37
set_location Controler_0/ADI_SPI_0/state_reg[4] 590 34
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 634 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[22] 538 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 472 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 231 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[7] 644 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[3] 871 75
set_location Controler_0/gpio_controler_0/read_data_frame[15] 684 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m0s2 822 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 597 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[3] 763 81
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1611 160
set_location I_1 1152 163
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[0] 737 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1_4 785 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 410 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[8] 207 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[2] 215 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 2009 310
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 605 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 369 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 442 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a3 631 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 623 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[6] 588 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 394 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1192 117
set_location Controler_0/gpio_controler_0/Counter_RF_Input 665 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 467 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[4] 758 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 755 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_RNO 720 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[2] 637 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[7] 670 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[4] 677 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 480 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[1] 749 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[2] 684 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 390 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1610 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 205 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[7] 741 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 571 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 519 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 270 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 610 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 439 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 596 27
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1272 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 696 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1258 168
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[2] 607 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 719 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 499 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[5] 614 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[4] 739 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[7] 792 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 250 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 353 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m70 793 102
set_location Controler_0/ADI_SPI_0/busy 589 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 337 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 367 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 518 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 253 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[18] 447 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 151 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1076 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 404 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[2] 859 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a2 629 105
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1073 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 668 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 567 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 420 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 601 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 423 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[7] 888 82
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[6] 691 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 790 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 404 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 418 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 601 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 204 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 423 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 272 36
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 737 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 407 25
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 762 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 491 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 681 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 375 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_2 641 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 548 19
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 711 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 734 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[5] 559 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[6] 806 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_3_0_a2 644 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[2] 699 117
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 702 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1316 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 515 61
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 655 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[1] 684 102
set_location Controler_0/ADI_SPI_1/write_read_buffer 745 49
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 705 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 410 57
set_location Controler_0/gpio_controler_0/Outputs[15] 729 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[24] 470 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[20] 536 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1825 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 629 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1358 169
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[0] 927 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[7] 662 105
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 636 34
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 627 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 368 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 384 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 464 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 253 25
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 548 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 415 60
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[4] 603 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[3] 809 79
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 736 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[2] 693 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 194 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[14] 530 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 566 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_i_a2_0[1] 634 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 403 19
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1157 163
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1_RNI8PEC1 891 69
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0_a3[1] 681 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 229 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m12_0_a3 662 108
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1248 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 364 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 863 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 278 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_0_RNI5JNK[5] 700 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 198 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 427 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[7] 606 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1146 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 870 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3 783 72
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1278 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 408 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6 491 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3_2 760 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[6] 855 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 327 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 332 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[7] 924 73
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 301 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 417 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[5] 896 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 495 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 248 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 262 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 382 15
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 626 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 704 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 2191 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 473 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1706 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[6] 904 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[4] 664 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 531 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 631 79
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[10] 647 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 262 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_2 656 99
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[6] 564 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 657 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 547 52
set_location Controler_0/Command_Decoder_0/state_reg[7] 562 28
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[12] 620 43
set_location Controler_0/Answer_Encoder_0/state_reg[1] 553 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 680 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1367 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 596 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 1232 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 396 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[6] 726 96
set_location Controler_0/Answer_Encoder_0/periph_data_2[14] 603 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[28] 437 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[3] 692 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 211 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[2] 709 111
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1258 172
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[2] 615 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1276 159
set_location Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 493 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1685 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[31] 642 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 258 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 199 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 708 21
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0_a2[1] 660 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 393 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1069 157
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 332 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 221 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 364 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 643 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 311 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 378 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1158 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 428 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 351 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 638 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un31_test_data_1_CO2 573 75
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 555 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 565 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 252 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[3] 813 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_Enable_Vector_1[1] 595 97
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 637 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1226 190
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 589 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 654 88
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 710 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 305 43
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[3] 610 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 564 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9s2 872 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 384 46
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 720 30
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 747 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 407 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 314 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[4] 736 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 507 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[2] 666 102
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[12] 698 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 321 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[1] 902 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[3] 748 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m71 741 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNI0R6C_1 803 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 680 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 390 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 430 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 386 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_3_0_0 589 72
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 306 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1082 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 484 25
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 550 46
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[3] 684 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 437 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1086 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 535 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1197 181
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 635 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[6] 895 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 860 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 314 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 346 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 922 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 680 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[5] 804 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 514 25
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 522 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 532 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 741 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 208 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 740 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 631 25
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1083 154
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 644 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[2] 839 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[4] 742 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a2 796 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 401 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[3] 860 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 636 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[6] 661 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 671 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 867 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 677 52
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[6] 679 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 552 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[0] 604 91
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 676 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 641 51
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[2] 689 85
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[5] 601 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 353 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 155 31
set_location Controler_0/Command_Decoder_0/state_reg[8] 552 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 361 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 441 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[4] 574 103
set_location Controler_0/ADI_SPI_0/counter[7] 678 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 283 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 428 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 288 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 607 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1180 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1299 199
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2[0] 245 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 626 133
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 659 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 344 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[1] 694 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 236 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 564 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2206 117
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 628 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 460 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 374 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[7] 871 70
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 603 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 457 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[2] 671 70
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 572 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 726 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[3] 676 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[5] 816 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[1] 688 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 489 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 350 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 277 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1149 141
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[11] 659 70
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 607 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 250 52
set_location Controler_0/ADI_SPI_1/addr_counter[13] 758 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 420 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[30] 608 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[0] 710 85
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 278 36
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[4] 611 63
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1244 172
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 338 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 608 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1383 211
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[29] 615 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 369 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[6] 794 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 236 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1364 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 501 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[3] 893 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 731 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 441 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 596 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 387 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 356 19
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 671 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 444 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[0] 152 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 373 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 680 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[2] 712 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 374 42
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 653 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 385 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[1] 799 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_Enable_Vector_1[0] 751 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 608 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 448 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1088 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 381 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[5] 700 118
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 471 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 196 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[7] 885 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 389 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[0] 657 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 841 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[4] 696 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 262 174
set_location Controler_0/Answer_Encoder_0/periph_data[4] 559 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 622 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[3] 813 82
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 606 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[5] 249 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[6] 522 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[1] 869 60
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1299 180
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 302 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1321 90
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 416 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 388 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 319 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1117 195
set_location Controler_0/ADI_SPI_1/addr_counter[29] 774 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 599 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1056 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 360 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[6] 926 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1153 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 671 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 270 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1191 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[6] 660 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 2186 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 369 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 301 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1630 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1039 157
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 569 36
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 302 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 674 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 541 15
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1353 174
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[21] 608 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 237 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[12] 694 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 501 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 506 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO 550 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 217 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[2] 518 7
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 429 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 590 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[14] 302 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 196 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9s2 882 72
set_location Communication_0/Communication_Controler_0/state_reg_RNO[4] 599 36
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un51_test_data_1_CO2 607 63
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_i 741 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 314 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 395 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 385 21
set_location Controler_0/ADI_SPI_0/addr_counter[3] 724 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 148 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 423 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[2] 757 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 544 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1183 150
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/re_pulse 486 72
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 720 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 595 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[4] 822 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 642 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 235 49
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 629 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m87 573 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 228 45
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1090 153
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 623 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 443 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[0] 695 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 370 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[3] 615 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle 411 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[0] 532 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[7] 653 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 432 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 283 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 409 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 428 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[1] 795 85
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_RNO[1] 679 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 355 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 302 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[7] 654 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 261 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 601 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 529 22
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 547 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[3] 619 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 147 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 366 24
set_location Controler_0/gpio_controler_0/un15_read_signal_1_0 662 30
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 650 33
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 491 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 705 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1046 196
set_location Communication_0/Communication_Controler_0/state_reg_ns_i_a2[5] 595 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 846 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 627 30
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 623 36
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 652 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[1] 713 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 662 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 320 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[6] 637 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 348 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 366 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 623 133
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_0_a2[2] 642 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 687 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1316 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 230 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 639 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 325 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 352 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 218 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 714 22
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1241 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 368 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 387 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[2] 666 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 428 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[2] 698 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 672 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 498 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[7] 244 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 787 225
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[5] 889 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[2] 463 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 400 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1364 100
set_location Controler_0/Command_Decoder_0/decode_vector[7] 568 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 435 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 674 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 349 54
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 332 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 866 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1 691 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[2] 610 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 399 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[0] 676 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[7] 905 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 465 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 320 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m133 792 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[27] 675 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[3] 685 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 326 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 591 142
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 339 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 671 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 480 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1380 180
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 660 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 886 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 709 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 600 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 440 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[10] 450 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1344 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 838 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 379 37
set_location Controler_0/ADI_SPI_0/addr_counter[18] 739 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 146 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1156 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1156 154
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 332 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 280 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 275 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[2] 605 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[7] 885 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 498 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 478 19
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 570 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 387 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m0s2 750 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 532 36
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[15] 602 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[7] 669 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 539 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[8] 207 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 531 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 329 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[0] 798 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 427 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 802 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1041 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1395 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 625 342
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 558 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[5] 897 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1056 159
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 726 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 407 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_i_o2[0] 662 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 437 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[7] 606 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 550 6
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 304 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[7] 727 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_2 813 96
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 605 48
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1312 166
set_location Controler_0/gpio_controler_0/Outputs[11] 699 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[6] 909 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 439 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[6] 799 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 644 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[4] 204 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 678 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[28] 544 7
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 256 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 698 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 700 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1195 168
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 708 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 682 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 300 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 615 52
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[6] 565 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 189 51
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0_o3_0_1[2] 684 78
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 594 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[7] 729 99
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 588 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 511 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[7] 738 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 564 27
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[0] 633 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 464 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 255 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_0_a3 663 99
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 563 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 423 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 834 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[3] 745 81
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv[0] 573 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 633 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 408 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[7] 708 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 411 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 423 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 290 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1346 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 268 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 856 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 482 16
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 592 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 495 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[7] 713 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 429 19
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1085 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 290 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 830 261
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 600 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[4] 898 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_2 757 72
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 732 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 380 25
set_location Controler_0/gpio_controler_0/un15_read_signal 660 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 339 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 469 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1352 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1107 171
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 308 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 387 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[3] 552 73
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 609 42
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 738 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_i_a4_0_RNIGFVN1[1] 592 72
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 494 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[4] 854 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_0_a3 782 72
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 363 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[3] 891 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 731 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 470 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 863 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[19] 622 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 295 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 571 16
set_location Controler_0/ADI_SPI_0/data_counter[4] 701 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a3 674 102
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 706 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 362 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 284 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[24] 255 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 474 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9s2 790 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 411 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[1] 689 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[3] 724 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[4] 565 103
set_location Controler_0/Answer_Encoder_0/periph_data[5] 557 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 492 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 678 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[6] 906 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 337 9
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_0_a3_0[1] 638 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 659 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1058 159
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 627 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 458 28
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 728 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 513 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 466 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[2] 703 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 2193 156
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1089 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 379 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 504 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[0] 617 97
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv[1] 699 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[2] 708 105
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 727 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.1.un20_input_k_array 690 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[5] 712 97
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_1 0 376
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3 602 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 356 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 403 18
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 628 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 499 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 269 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 453 78
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1289 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 360 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 424 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 694 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1140 142
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[1] 749 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 591 111
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 573 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a2 593 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 608 132
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 743 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set 669 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 440 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1387 225
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 616 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 290 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0_o3[4] 573 102
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_a3_0 690 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[2] 568 100
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 612 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[23] 311 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 263 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1351 154
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 614 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[5] 660 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 938 127
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[1] 541 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 346 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 321 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_RNI2QD31 752 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3 597 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_2_2_sqmuxa_0_a4 535 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 425 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[10] 606 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 415 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1125 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 543 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127 796 102
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 688 24
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 608 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 301 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 859 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[4] 931 79
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 682 21
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1239 175
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 565 37
set_location Controler_0/ADI_SPI_0/counter[6] 677 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 390 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 648 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 372 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 486 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 563 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 589 142
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_0_a2 664 57
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[1] 289 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 260 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[2] 688 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 379 34
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 744 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[1] 919 69
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_i_o3[3] 573 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_K[0] 612 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 862 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 199 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1224 190
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[30] 682 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[0] 707 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[14] 613 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[11] 299 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 192 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1455 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 550 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 703 24
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 661 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 462 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1120 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e 851 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 311 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2084 336
set_location Controler_0/gpio_controler_0/un36_write_signal_1 651 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 214 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 721 61
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 725 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1674 36
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP[3] 571 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1_RNIL43T1 617 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 696 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 394 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 287 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a3 642 102
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 604 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1071 72
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 559 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 304 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 321 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[0] 602 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 590 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1_RNIRSB82 599 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 384 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 514 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[0] 688 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 458 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[4] 899 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 499 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 556 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1265 157
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 670 24
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 717 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 399 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 231 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m0s2 699 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 390 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[4] 746 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1130 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[6] 890 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 387 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[5] 869 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 405 315
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[3] 935 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 742 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 644 46
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[0] 609 73
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 627 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 375 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 475 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 598 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[5] 869 75
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[4] 685 85
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[15] 731 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 396 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1130 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 427 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1237 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[4] 868 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 384 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1367 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1387 217
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[6] 696 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[2] 624 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 846 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 407 34
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 308 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 518 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[0] 610 114
set_location Controler_0/REGISTERS_0/state_reg[2] 592 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 619 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[2] 753 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a3 784 69
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 324 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_0 774 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[5] 715 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[6] 628 108
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 543 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1344 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 714 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[8] 409 24
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 641 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 981 124
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 606 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[2] 919 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 845 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 315 58
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_2_0 650 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[6] 651 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 839 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 563 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[1] 795 78
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 696 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 308 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 324 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[4] 686 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1260 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 819 267
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 653 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 2324 69
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 761 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 350 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 226 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1265 174
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 591 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 386 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[6] 726 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 360 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 228 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[3] 716 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 743 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[1] 500 69
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1299 166
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Last_ILAS_Seq 681 82
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1246 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[6] 943 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[0] 748 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 489 24
set_location Controler_0/ADI_SPI_0/sdio_1 662 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 324 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 572 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 411 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 394 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[19] 260 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 232 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1345 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[1] 755 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_2[4] 741 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[3] 753 114
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/IlasRawCounter_2_0_sqmuxa 624 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 390 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 544 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 427 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 619 52
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 648 31
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1337 180
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg[2] 674 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 778 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[12] 611 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 567 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 854 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 333 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[3] 882 63
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Last_ILAS_Seq_RNIOF7H 675 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 380 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 248 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[6] 727 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[2] 707 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 503 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_Enable_Vector_1[1] 731 76
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputData_3_2_sqmuxa_0_a2 659 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0_1 775 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 653 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 239 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 380 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[5] 741 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_9_1_sqmuxa_0_a3 780 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1328 97
set_location Communication_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 460 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 720 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1139 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 378 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 348 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 251 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 529 63
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_0[6] 616 63
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 526 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 442 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 557 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[6] 794 69
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 213 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 616 133
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 505 61
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 759 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 734 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 374 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_1_1 774 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 373 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 216 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1119 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 799 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 369 24
set_location Controler_0/gpio_controler_0/un40_write_signal_2_0 677 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 435 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 831 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 350 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[6] 597 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1116 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 605 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[7] 682 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 558 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[2] 521 73
set_location Communication_0/Communication_Controler_0/read_data_frame_5[0] 646 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[1] 551 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 550 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 403 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[1] 592 112
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1240 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 492 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[7] 782 79
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 534 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 2083 169
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[31] 620 91
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 336 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[4] 944 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 473 309
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 515 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 339 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 590 333
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[5] 707 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 627 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0 654 102
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 661 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[4] 903 82
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 526 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_RNO[7] 709 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 823 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1357 213
set_location Controler_0/ADI_SPI_0/addr_counter[1] 722 34
set_location Controler_0/Command_Decoder_0/state_reg[6] 556 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[8] 691 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 598 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 211 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 425 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[4] 786 78
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 746 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[1] 639 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 410 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1188 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 727 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 650 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 312 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1365 90
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1237 172
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1338 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 231 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 549 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 270 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1149 126
set_location Controler_0/ADI_SPI_0/addr_counter[30] 751 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 420 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 645 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[6] 895 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 596 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 747 64
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 546 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 698 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1_RNIG0KF3 697 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 417 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 202 46
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 664 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 387 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 313 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1362 168
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[5] 896 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[4] 689 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10] 663 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 421 27
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 362 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame[0] 533 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 553 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 559 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[3] 685 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[3] 737 108
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 589 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 793 99
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 556 27
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[1] 589 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 464 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[1] 687 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 388 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[7] 665 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 397 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 592 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1041 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 366 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 242 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[1] 747 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_0_a3_1 654 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_0_o2_2[1] 621 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 684 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 525 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[0] 925 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 620 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 677 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 703 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 107 15
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1311 199
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 654 37
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[4] 654 57
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[4] 603 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 242 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 330 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[5] 814 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 626 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 915 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 372 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 685 21
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[6] 517 70
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[0] 673 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[1] 667 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 207 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[3] 881 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 422 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 273 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 291 61
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 497 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 570 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[1] 859 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1379 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 254 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 442 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 305 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[0] 675 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[2] 710 102
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 305 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 216 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[26] 601 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[0] 711 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a2 630 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1225 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[4] 811 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 217 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 534 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1601 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 428 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 663 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 371 54
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 568 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 559 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1086 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1169 129
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[0] 671 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 402 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 295 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNO[0] 600 72
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 612 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 591 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 341 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m5 773 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[7] 720 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_m2s2 625 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 515 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[2] 854 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 709 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 701 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 529 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 422 75
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 728 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 804 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 810 187
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 389 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 506 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 645 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 675 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0 764 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[3] 667 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 264 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/memwaddr_r_0_sqmuxa_1_x_3 475 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 369 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 533 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 624 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 380 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[7] 668 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0 812 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 564 52
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 604 82
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1090 156
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 575 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 406 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[1] 889 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1133 142
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 216 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 265 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 314 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 883 190
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 300 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 838 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 318 46
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1314 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 552 96
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1308 166
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 857 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[10] 692 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 784 226
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[6] 825 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 237 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 419 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9s2 884 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 303 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 215 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[9] 417 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1068 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 352 25
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 700 21
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/IlasSeqCount.Last_ILAS_Seq_3 681 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 337 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/un1_state_reg_4_1 673 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 663 16
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1239 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 588 135
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[5] 793 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 395 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 670 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[3] 720 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[16] 668 75
set_location Controler_0/Command_Decoder_0/cmd_CDb 566 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1190 181
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.2.un24_input_k_array_2 650 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[22] 310 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0s2 932 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m6_0_a3_1 595 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 224 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 287 54
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 658 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 345 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1758 135
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 566 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 558 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 438 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 489 22
set_location Controler_0/ADI_SPI_0/addr_counter[23] 744 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 640 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_0 597 102
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 606 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 448 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1309 169
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[1] 817 72
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 575 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[11] 685 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1041 156
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 901 61
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 570 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 1504 169
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 677 18
set_location Controler_0/ADI_SPI_1/data_counter[8] 729 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3 590 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[29] 154 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 562 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 855 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 687 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[3] 575 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1134 145
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[25] 541 7
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 671 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 645 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1454 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1350 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 329 9
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1312 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 435 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 336 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 842 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 557 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 662 49
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 561 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[7] 726 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[5] 604 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3_2 616 105
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 614 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[13] 529 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1[1] 589 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1138 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 340 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_i_a4_0[0] 537 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 427 45
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 694 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 574 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[7] 917 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 229 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 597 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[1] 771 84
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[3] 642 37
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[6] 572 75
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 725 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1124 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 358 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[0] 915 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1_3 653 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1118 145
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[14] 611 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 423 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 646 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 595 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 440 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 250 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 269 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[6] 627 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 378 22
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[6] 641 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 516 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 361 48
set_location Controler_0/ADI_SPI_1/data_counter[31] 752 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[6] 900 70
set_location Controler_0/ADI_SPI_0/data_counter[9] 706 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 606 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 677 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 294 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[3] 670 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[3] 799 103
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 592 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 210 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[6] 678 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[1] 785 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[17] 533 7
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 685 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 718 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 308 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 682 52
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 617 52
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 655 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1012 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[7] 921 78
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 742 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 421 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 274 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[2] 600 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9 669 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 272 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[4] 704 103
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[24] 683 69
set_location Controler_0/ADI_SPI_1/data_counter[29] 750 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 514 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[6] 721 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 288 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 223 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1359 168
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 663 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 476 309
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 372 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3 773 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[4] 606 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 273 51
set_location Controler_0/Answer_Encoder_0/periph_data_7[10] 640 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 419 51
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0_2 597 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[0] 749 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m18_e_0_o2_0 608 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[0] 613 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 765 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 404 10
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[9] 674 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[2] 698 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[0] 704 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 434 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 383 15
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1308 172
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[7] 651 57
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1325 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 343 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 258 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[4] 734 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 363 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 243 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 473 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 533 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 781 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 678 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[4] 631 97
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[7] 676 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[5] 945 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 465 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 2191 157
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 562 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[7] 547 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_2 820 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1232 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 561 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 347 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[6] 594 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[2] 708 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[2] 706 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 228 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 442 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1171 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 553 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[4] 687 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 527 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 652 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1189 160
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 557 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 413 10
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 715 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 234 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 564 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[4] 616 81
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 613 25
set_location Controler_0/ADI_SPI_0/data_counter[3] 700 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 308 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0 591 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[4] 716 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 426 76
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 692 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[4] 718 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 396 33
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[3] 565 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1350 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[7] 907 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1085 79
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.3.un44_input_k_array 684 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m12_0_a3 744 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 194 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[7] 550 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[7] 813 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 617 111
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 706 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 274 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m49 695 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 378 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 431 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 826 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 430 73
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_i_a3_4[3] 575 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 696 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/un1_re_set6 616 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[1] 517 7
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 571 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 345 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 788 226
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0 772 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 368 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[3] 893 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[1] 683 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 428 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[2] 763 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1_RNI3IVB2 856 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[3] 935 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[7] 928 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[30] 546 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[6] 698 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 715 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[6] 762 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 451 28
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[9] 674 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 740 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 477 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 621 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 499 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[19] 667 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 744 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1035 157
set_location Controler_0/Command_Decoder_0/counter[5] 497 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1192 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1260 157
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 683 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[13] 684 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 729 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 752 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 232 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 830 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 263 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[4] 651 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[2] 934 78
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 552 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 377 36
set_location Controler_0/ADI_SPI_0/data_counter[7] 704 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[2] 690 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 575 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 423 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 310 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 499 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 710 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 454 33
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[4] 717 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m68 798 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[5] 818 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[7] 888 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[6] 793 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1326 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 604 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[5] 705 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 519 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/re_pulse 469 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 444 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 354 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 437 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 283 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[5] 760 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[7] 673 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 389 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[1] 711 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 439 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[1] 816 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 194 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 494 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 877 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1263 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1 590 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 422 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 894 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 312 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 238 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1032 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 313 60
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 755 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 252 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 556 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 611 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[5] 293 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 551 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[1] 802 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 228 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 405 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0_o2_0[4] 712 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 246 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[5] 524 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[4] 656 109
set_location Controler_0/Command_Decoder_0/counter[4] 496 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1127 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 611 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[7] 742 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 219 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[4] 948 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1669 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 356 43
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 309 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[2] 609 78
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1318 166
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[0] 908 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[1] 608 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1182 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[0] 755 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 494 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 560 22
set_location Controler_0/ADI_SPI_1/counter[1] 757 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 650 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 236 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 400 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 254 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 322 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[4] 808 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[3] 806 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 362 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 841 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 610 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1322 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a2 640 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 686 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[0] 855 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 421 9
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[4] 574 63
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 603 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 681 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[6] 629 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 550 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[3] 742 81
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 310 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1.N_341_i_i 755 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 431 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 430 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 707 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 452 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 713 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1363 106
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2 678 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 306 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1013 193
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[13] 600 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[5] 812 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 747 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 2009 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 568 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 420 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 368 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 348 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 762 88
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 328 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 422 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 448 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 387 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[6] 612 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1134 151
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 517 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 559 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1095 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 230 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_10_1_sqmuxa_0_a3 668 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 493 16
set_location Controler_0/ADI_SPI_0/addr_counter[2] 723 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 709 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 370 10
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[2] 601 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 438 73
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIGMB41[3] 531 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 330 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 385 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 467 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 521 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[4] 724 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[12] 212 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 673 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 378 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 415 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 887 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[7] 733 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1303 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 563 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 609 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1319 100
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 601 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1599 306
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[16] 611 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 318 70
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_i_a4_0[1] 599 72
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1255 175
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.3.un44_input_k_array_1_1 691 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 501 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 833 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[6] 704 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 235 58
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[14] 649 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 376 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 493 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1122 145
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 588 30
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 633 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[7] 919 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_0_0[6] 568 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1185 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 564 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1141 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 271 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 475 27
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 570 45
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1278 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 393 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 909 75
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 729 21
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 719 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 421 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 373 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 812 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 185 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[7] 614 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 465 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[0] 663 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 752 99
set_location Controler_0/ADI_SPI_1/data_counter[19] 740 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[18] 670 75
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[12] 620 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 370 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[0] 666 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 510 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg[1] 678 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 251 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 716 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 897 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 574 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[4] 807 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 858 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[3] 746 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1070 190
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 297 34
set_location Controler_0/gpio_controler_0/read_data_frame[12] 697 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[2] 809 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 284 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[2] 749 49
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 734 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 262 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[5] 700 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 413 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 301 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 516 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[6] 747 81
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[10] 467 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 265 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set 644 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 715 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame[2] 564 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[6] 651 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 547 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[0] 662 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 527 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[2] 901 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 315 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 809 282
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[3] 883 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 564 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1152 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[1] 911 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[4] 793 103
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1251 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 670 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 438 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 303 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 314 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 512 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[7] 673 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[15] 614 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 206 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 664 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 629 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[2] 822 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[7] 700 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 308 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 511 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 523 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 339 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[6] 797 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[3] 588 114
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 677 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[1] 682 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[5] 716 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 504 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 565 43
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 667 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1158 127
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1342 180
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 560 51
set_location Controler_0/Command_Decoder_0/counter[18] 510 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 426 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 352 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 443 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[2] 960 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 192 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 349 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1262 156
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 635 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[26] 681 70
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 740 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 400 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0_a3_0_0[2] 677 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 721 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[0] 667 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[4] 705 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 275 48
set_location Controler_0/gpio_controler_0/un40_write_signal 678 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 230 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[7] 880 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[3] 511 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[0] 707 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[1] 683 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1825 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 509 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[0] 707 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m18 618 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1237 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[6] 876 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIC0GI 592 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 439 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 230 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 481 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 615 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 428 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 218 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 223 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m83 752 72
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 667 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 407 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 280 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 667 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 674 24
set_location Controler_0/Answer_Encoder_0/state_reg[4] 557 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 641 52
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 560 33
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 569 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 439 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 400 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 401 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0 642 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 602 52
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 616 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1358 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1112 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1037 208
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 630 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 302 45
set_location Controler_0/gpio_controler_0/un11_read_signal_4 671 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 916 133
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 504 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 404 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[20] 436 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1_RNIVL7D3 657 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1365 168
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 483 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[3] 630 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[6] 734 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 115 174
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite[2] 622 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 435 18
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1087 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[4] 461 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2] 722 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 628 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[1] 864 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1385 211
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 436 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1083 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 837 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 379 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1076 79
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 281 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 486 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 366 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1358 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1348 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 750 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 428 72
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 671 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 637 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 355 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 434 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 423 79
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_0_a2_0 594 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1188 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 196 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 385 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[5] 907 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1056 207
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 515 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1360 106
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 654 73
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 546 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 572 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 310 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 562 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 263 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 457 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 315 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 385 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[4] 523 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1351 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 2186 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1053 196
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 437 19
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 638 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[5] 681 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1381 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 552 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[3] 744 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 234 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[3] 950 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 259 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 595 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 358 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 669 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 336 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[7] 744 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 345 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 339 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 630 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv[1] 634 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 332 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0_1 612 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 568 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[6] 624 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 611 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m0[7] 525 72
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[7] 575 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 258 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 284 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 774 81
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 726 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[0] 570 69
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 533 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 325 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 589 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 273 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a3 725 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 477 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 300 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1389 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 813 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[5] 795 64
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 751 36
set_location Controler_0/ADI_SPI_1/addr_counter[21] 766 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 402 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[11] 626 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m18_e_0_o2_0 601 102
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[13] 672 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1143 181
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 591 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 291 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 546 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 207 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 498 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 336 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 481 22
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 660 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 366 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 373 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1365 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 484 16
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 656 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 625 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9s2 878 69
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1310 166
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 605 42
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[6] 629 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m98 709 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 478 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 333 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_R[1] 614 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[7] 661 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 661 88
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[1] 607 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame_RNO[3] 636 60
set_location Controler_0/ADI_SPI_0/data_counter[2] 699 37
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 569 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 675 46
set_location Controler_0/gpio_controler_0/Outputs_8[7] 735 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[5] 647 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 254 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 434 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 500 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 554 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1340 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 509 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 440 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 796 81
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 687 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1123 196
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 194 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite[2] 676 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[0] 935 88
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2_0_0[1] 1332 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m6_e_3 752 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 558 16
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 603 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 491 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[5] 617 85
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 593 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 204 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 215 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 231 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 503 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 417 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[6] 714 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[2] 910 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a3_RNIGJK92 727 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 706 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 214 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 429 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 854 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 496 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 676 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 573 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 556 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 575 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 681 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 442 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[3] 732 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 753 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 699 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[1] 710 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 483 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 412 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 596 133
set_location Controler_0/Answer_Encoder_0/state_reg[2] 554 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 434 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 270 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 599 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[6] 873 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[0] 864 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[1] 874 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 399 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 688 22
set_location Controler_0/ADI_SPI_1/counter[5] 761 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 372 10
set_location Controler_0/ADI_SPI_1/addr_counter[14] 759 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[6] 924 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 216 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[19] 307 19
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 604 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 573 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[11] 527 7
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 522 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[2] 620 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1 615 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1113 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 363 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[2] 824 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 735 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 360 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[4] 207 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 561 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[0] 603 85
set_location Controler_0/ADI_SPI_0/state_reg[3] 670 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1606 255
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 527 43
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 625 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 228 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[1] 711 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_3_1_a3 908 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[3] 590 114
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 600 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 629 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1090 225
set_location Controler_0/gpio_controler_0/Outputs_8[3] 698 30
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 663 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a3 639 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 230 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 685 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 355 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1177 114
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 320 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 359 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1129 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 393 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 356 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1248 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 283 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1283 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 419 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 381 18
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1091 156
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_0_0_RNIVD8Q[5] 569 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 658 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 506 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 733 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 401 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[3] 291 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[4] 687 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[28] 316 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 216 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 294 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1033 160
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[13] 693 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 188 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 421 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 373 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[7] 609 97
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 351 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1377 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 365 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 516 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 614 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m81 711 72
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[0] 622 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31_1_0 571 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[5] 755 99
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 554 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_0_1 772 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[1] 681 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 358 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_1_3 771 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 998 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 407 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 247 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[2] 834 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO[7] 244 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 719 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 497 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 405 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[1] 690 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[5] 619 109
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 624 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 866 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 553 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 563 52
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 669 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1361 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2264 150
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1087 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 428 34
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 731 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[5] 894 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 588 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 327 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 732 57
set_location Controler_0/gpio_controler_0/Outputs[5] 663 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 408 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 260 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1364 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_K[2] 657 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1366 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1286 201
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1087 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 264 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 241 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[4] 660 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 248 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 307 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 742 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1312 100
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNO[3] 590 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[4] 596 111
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_Z[4] 664 82
set_location Controler_0/Reset_Controler_0/state_reg[5] 658 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 505 25
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 725 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIATLL 751 75
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg[0] 673 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[2] 636 108
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 654 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[5] 521 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 418 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[1] 614 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 733 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 620 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[3] 959 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 408 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[5] 729 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 649 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[0] 695 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 278 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 352 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 590 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 384 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 571 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1249 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 564 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1078 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 677 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 548 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 559 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 204 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 423 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 280 42
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 724 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 415 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 438 69
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 181 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_342_i_i 600 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 277 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 390 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 621 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 689 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 273 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 1247 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 404 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 420 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1359 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 343 30
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 716 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 947 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 399 72
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 552 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[7] 711 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 273 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[1] 820 75
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 529 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 375 18
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 601 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[6] 909 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 468 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 601 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 566 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 445 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 315 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 682 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 646 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 750 64
set_location Controler_0/gpio_controler_0/Outputs_8_2[6] 700 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 436 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3_2 617 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 562 16
set_location I_1/U0_RGB1 577 39
set_location Controler_0/Command_Decoder_0/counter[10] 502 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 561 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 310 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 266 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 193 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 792 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 857 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 866 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1350 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a2 751 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[5] 619 108
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 590 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1344 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 468 28
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 635 34
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 743 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 419 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 279 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 229 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 625 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1195 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 552 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 604 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 433 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 194 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1532 228
set_location Communication_0/Communication_Controler_0/communication_vote_vector6 372 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 319 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 487 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 230 51
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 642 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 802 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[5] 697 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 433 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 253 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2248 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 609 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 334 57
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 524 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 413 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 726 22
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_a3[3] 694 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 480 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 660 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 394 25
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 560 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 424 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1159 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 266 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 375 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1186 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1132 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 289 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[5] 622 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 314 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2250 174
set_location I_1_CLK_GATING_AND2 553 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 546 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1191 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[7] 889 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 744 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[5] 614 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 435 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 619 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 524 58
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 561 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3 603 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 496 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/Q[2] 470 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 500 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[3] 552 72
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 643 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 685 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 397 9
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 886 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 447 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 500 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[4] 593 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[0] 462 16
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 562 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 697 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 446 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 228 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1233 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 395 51
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 532 42
set_location Controler_0/gpio_controler_0/Outputs_8_2[7] 733 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 365 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 538 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 390 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 688 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 314 27
set_location Communication_0/Communication_Controler_0/state_reg[5] 594 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 260 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 367 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 420 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 510 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 421 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 392 21
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u 374 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1109 172
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 561 36
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 626 33
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 721 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 238 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[2] 607 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 806 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 358 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 639 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 740 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 251 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 827 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 507 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1246 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[4] 727 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 344 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 729 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[7] 683 109
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1260 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 704 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 186 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 280 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 695 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[6] 733 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 524 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1542 210
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 646 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 146 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 818 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 460 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 664 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[7] 603 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 555 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[2] 668 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 593 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 354 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 429 48
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[1] 686 85
set_location Controler_0/gpio_controler_0/Outputs[0] 655 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1330 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 239 55
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10 708 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 392 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 265 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[1] 702 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 543 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 414 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[5] 680 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 356 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 2411 261
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 561 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 314 48
set_location Controler_0/Command_Decoder_0/state_reg_ns_0[6] 556 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 196 52
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_0_a2_4[2] 647 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 220 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[2] 622 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 318 54
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1326 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJRAV 946 132
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1103 156
set_location Controler_0/ADI_SPI_1/addr_counter[25] 770 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_0_1 595 99
set_location Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 501 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv_0[7] 652 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[5] 873 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 379 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[5] 677 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 315 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1357 168
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[2] 678 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_i_i[3] 614 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 254 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 700 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1152 157
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[5] 714 64
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 565 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1594 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 366 255
set_location Controler_0/ADI_SPI_1/data_counter[20] 741 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r4 664 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[6] 703 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2247 174
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 615 31
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 739 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 195 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 543 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m75 716 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[4] 898 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 396 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 474 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 604 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[5] 870 61
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 569 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[5] 767 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[5] 827 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[5] 821 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 937 267
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 686 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_0_a3 783 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 343 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 362 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 312 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[2] 756 63
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1316 184
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 295 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1854 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 369 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 608 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 471 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 572 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 612 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1338 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[4] 727 97
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1356 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 973 123
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 506 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 398 79
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 656 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 260 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1406 288
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 550 69
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 637 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1317 96
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 721 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1160 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[1] 700 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 402 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 217 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[1] 755 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0_1[2] 717 75
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 327 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1261 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 408 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv[6] 708 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 668 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 418 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 626 30
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/OrComparatorData_A_0 673 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1 624 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 921 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 574 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 443 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 620 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[7] 737 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[0] 758 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 323 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 562 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 614 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 738 336
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m39 828 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[2] 793 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[3] 730 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1038 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 490 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 925 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 290 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 203 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 359 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 212 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[7] 746 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 606 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 296 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 753 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 244 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 343 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 685 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[4] 655 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 320 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[17] 663 75
set_location Controler_0/Reset_Controler_0/state_reg[4] 648 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[6] 613 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_341_i_i 603 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 215 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 302 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_22_1_sqmuxa_1_0_a3 627 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 493 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[1] 691 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNI0R6C_0 809 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1258 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Write_Enable_1 694 91
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 225 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 301 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 573 60
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[2] 678 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[2] 708 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 498 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m78 714 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/re_pulse_d1 486 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 257 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_Z[4] 641 85
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 435 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[7] 799 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 597 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[2] 917 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 222 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 863 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 855 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[0] 620 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 707 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 609 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[3] 800 103
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 212 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 212 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 593 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 568 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 525 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 366 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3[3] 735 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1279 171
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 410 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_1[2] 566 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[4] 591 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 181 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[7] 747 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 414 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2 591 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 681 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a3 575 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 325 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 238 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 552 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 602 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 370 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_Z[3] 636 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1196 118
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_RNO[2] 622 87
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 600 30
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 670 31
set_location Controler_0/ADI_SPI_0/addr_counter[24] 745 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIPCSU_0 652 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 901 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 517 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 249 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 239 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 471 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_14_1_sqmuxa_0_a3 652 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 329 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 316 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 655 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 536 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 847 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 245 46
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 654 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 464 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 429 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 337 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 892 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 621 16
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 556 76
set_location Controler_0/gpio_controler_0/un3_write_signal_1 650 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 499 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[17] 649 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 544 54
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 466 24
set_location Controler_0/gpio_controler_0/Outputs_8_2[10] 739 21
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 637 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 917 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 231 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 496 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 397 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1345 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 483 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1347 196
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 579 367
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 403 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 252 42
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_DELAY 7 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 414 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0 659 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 666 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 529 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[3] 603 88
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 586 259
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 574 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 654 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[7] 875 73
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 560 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1159 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 373 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[0] 602 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNI0QDA1 371 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 670 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 322 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 627 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 819 171
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 743 42
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 558 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 381 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 206 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[5] 605 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 377 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 377 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m72 707 87
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 594 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a3 639 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[3] 792 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 344 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1323 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 620 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[4] 593 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 426 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 551 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter 566 60
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 1750 340
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 430 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 409 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 306 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 389 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[3] 956 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 985 127
set_location Controler_0/gpio_controler_0/Outputs[10] 740 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 564 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 615 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[1] 655 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1255 171
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 607 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 324 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 958 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1386 207
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[4] 345 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 599 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[2] 521 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 208 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[1] 722 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[0] 596 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 402 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 278 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 680 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[22] 439 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 370 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 426 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1072 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 713 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_1_0 589 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 360 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a2 611 99
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 540 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 341 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[5] 881 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 320 49
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 567 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 901 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 936 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 473 115
set_location Controler_0/gpio_controler_0/Outputs[1] 726 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1121 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[6] 617 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 493 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 597 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 854 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1362 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_2 759 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m136 801 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 429 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 506 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 409 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 197 52
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 576 366
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 551 42
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 655 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1903 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 263 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[4] 626 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 187 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 690 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 836 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0 762 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 433 19
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 714 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[3] 671 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 519 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 512 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[3] 519 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[4] 635 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 474 18
set_location Controler_0/ADI_SPI_1/data_counter[10] 731 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[3] 712 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 633 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[4] 932 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 887 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[1] 722 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 326 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 213 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 642 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[5] 616 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m0s2 748 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m103 708 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[3] 701 111
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 554 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 402 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[3] 685 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[7] 922 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 855 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 615 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 718 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 227 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 455 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 524 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 391 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 378 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1161 153
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_3 642 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m6_0_a2 588 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 184 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[4] 693 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1119 196
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 396 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1133 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[1] 680 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 258 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 433 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[1] 889 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[7] 779 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 263 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 501 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 212 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 441 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1170 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 217 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 226 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 265 31
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 556 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 410 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[2] 603 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 415 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 754 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a2 756 78
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1334 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[5] 866 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[2] 601 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0_RNI7OU61 883 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 598 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 593 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 674 45
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 496 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1317 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 738 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 245 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 398 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[6] 738 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[16] 451 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 318 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[1] 669 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1329 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[7] 688 79
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 545 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[3] 698 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[1] 736 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 404 28
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 620 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0_1 615 102
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 633 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a3 803 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 632 132
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2042 138
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 1556 165
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 306 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 344 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[0] 735 88
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 656 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1312 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 422 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 207 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 900 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 530 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 865 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 413 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 640 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 326 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_i_0_o2[3] 601 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3_2 758 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 416 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1_RNIHCH72 821 72
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A[3] 684 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 338 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 258 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 356 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 605 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 408 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9s2 729 108
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 697 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 362 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 306 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 442 42
set_location Controler_0/Command_Decoder_0/decode_vector[4] 574 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[7] 712 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 199 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[18] 256 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 572 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[0] 819 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 263 58
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 660 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[1] 604 97
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 670 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 202 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1122 196
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_i_2[1] 718 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 512 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1316 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 602 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 731 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1302 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 402 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 362 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 232 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 253 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[5] 708 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[4] 655 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 680 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 523 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un36_write_enable_0_1.SUM_0[4] 716 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 450 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 535 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r4_0_a2 820 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1135 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1065 234
set_location Controler_0/ADI_SPI_1/addr_counter[19] 764 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 281 34
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 567 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 236 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[3] 674 96
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 560 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 489 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[5] 735 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[4] 954 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 355 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 338 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 391 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[6] 734 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 415 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 554 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 539 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 470 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[0] 663 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 846 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 305 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 415 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[26] 208 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[4] 813 72
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 668 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[4] 882 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 421 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set 616 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[3] 662 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 490 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNI6CUF_0 651 99
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[6] 539 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 294 28
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 627 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 678 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 427 16
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[7] 638 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[2] 838 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 218 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[1] 784 64
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 544 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 690 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1453 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 489 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 415 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[6] 871 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 409 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1073 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1131 127
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 669 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[4] 757 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1856 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 370 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[6] 738 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[3] 714 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1188 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 405 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[4] 864 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 891 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 641 76
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[7] 636 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[4] 935 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[7] 608 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1039 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 386 45
set_location Controler_0/Reset_Controler_0/state_reg[3] 655 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 746 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1138 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 674 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 244 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 396 75
set_location Controler_0/gpio_controler_0/un8_write_signal_1 620 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[3] 671 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 497 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 422 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 379 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 718 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 480 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 401 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 265 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 248 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 478 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[6] 716 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 690 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 433 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 566 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 668 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[6] 955 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 856 78
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 553 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[4] 640 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 444 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_2 759 72
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 711 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 570 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 223 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 602 82
set_location Controler_0/ADI_SPI_0/data_counter[1] 698 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[1] 595 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[0] 592 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 453 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 845 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 412 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[5] 711 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1072 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 395 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1153 243
set_location Controler_0/gpio_controler_0/un23_read_signal 675 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 244 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 285 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 450 24
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[8] 696 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[1] 695 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 257 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 342 54
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[6] 604 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 446 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 374 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[5] 937 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1104 145
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 549 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 696 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[2] 786 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[2] 675 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI70JS[9] 732 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 372 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1278 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 751 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 541 22
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 643 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 307 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1277 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m70 736 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 438 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[5] 782 63
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 567 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3_1 614 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 237 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[7] 876 72
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 573 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[2] 783 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 316 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 408 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 572 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 192 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 649 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 755 48
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 543 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 826 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 519 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1248 211
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[1] 635 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[7] 712 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 593 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 302 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1066 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_2[2] 738 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[5] 683 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[2] 860 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 727 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 672 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 944 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 418 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_R[3] 673 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 760 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 413 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 704 87
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 738 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1316 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1357 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0s2 704 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 863 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[3] 886 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 405 22
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1331 160
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[24] 648 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 626 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1315 282
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[3] 590 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1158 157
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 839 61
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 596 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1169 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 333 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 224 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 721 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 441 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[5] 545 73
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0 668 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 433 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 496 45
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 636 51
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 618 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1034 157
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 595 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 313 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[11] 419 70
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1100 159
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 637 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 595 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1761 198
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 517 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 324 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 401 18
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 719 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1106 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1107 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 284 34
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 563 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 616 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[7] 916 72
set_location Controler_0/ADI_SPI_0/data_counter[6] 703 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1163 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 562 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 254 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 423 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[0] 695 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 356 34
set_location Controler_0/ADI_SPI_0/counter_3[4] 680 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1299 198
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q_i_m2_cZ[5] 672 72
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 560 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[4] 632 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[1] 875 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[0] 752 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 708 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 530 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 352 16
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_i 728 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 346 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1230 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1063 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 408 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 530 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1042 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[6] 936 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_a2_0 756 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[1] 682 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[4] 916 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[0] 749 105
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 629 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 640 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 568 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 697 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 331 48
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1303 166
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0_o3_0[2] 690 78
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 588 21
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[2] 645 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 839 70
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[8] 563 63
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 295 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[1] 694 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 380 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 635 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 604 15
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1337 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1133 151
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_RNO[1] 617 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[21] 448 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 528 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[1] 818 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 615 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 683 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 466 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 226 49
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 554 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 457 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_4 819 69
set_location I_2 1154 162
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[0] 931 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 321 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 235 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 571 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_1_2 766 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1114 144
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_0_a2 619 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 379 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 939 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 316 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 603 132
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 705 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 352 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[2] 869 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 599 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[31] 674 69
set_location Controler_0/gpio_controler_0/Outputs[2] 639 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 802 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 392 45
set_location Controler_0/Answer_Encoder_0/periph_data_7[4] 692 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 510 24
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 673 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 698 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 228 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[15] 303 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[28] 155 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[29] 478 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 345 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 690 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 496 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 603 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1312 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 794 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a3 781 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 309 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_2 614 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[1] 606 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 596 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[3] 805 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1034 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1359 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 326 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 501 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1314 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 311 37
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[4] 629 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 456 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 503 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 398 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 212 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 648 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[3] 543 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 386 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 804 187
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 303 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 431 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 267 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 330 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[0] 854 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 379 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1230 171
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 673 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 675 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 946 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 398 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1064 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 2193 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 256 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 206 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a2 641 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIO0OO 810 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 669 16
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[6] 606 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 442 18
set_location Controler_0/gpio_controler_0/Outputs_8[15] 722 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_1_1_sqmuxa_0_a3 628 102
set_location Controler_0/gpio_controler_0/Outputs[6] 702 31
set_location Controler_0/gpio_controler_0/Outputs_8_2[9] 658 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 188 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 671 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[23] 410 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1351 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[1] 599 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 528 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[1] 756 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[1] 949 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[5] 492 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[0] 737 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_0_0_RNI78E61[5] 592 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[6] 656 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[5] 681 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 427 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a3 640 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1255 168
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 320 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 414 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 540 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[7] 610 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[30] 608 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 848 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[4] 696 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[4] 899 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[5] 904 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 359 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[3] 647 112
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 712 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame[1] 643 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[0] 501 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 282 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 595 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[4] 753 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[2] 831 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 271 31
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[0] 549 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 395 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[2] 769 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 431 6
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[1] 605 108
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 599 49
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 664 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1073 190
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1090 160
set_location Controler_0/ADI_SPI_1/addr_counter[28] 773 43
set_location Communication_0/Communication_Controler_0/state_reg[0] 595 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 302 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[4] 686 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 499 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[2] 652 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 640 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[7] 662 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 567 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1196 160
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 724 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 563 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[6] 715 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 560 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[2] 767 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 504 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 360 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1313 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 507 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[2] 568 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0_0 770 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[3] 921 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[5] 783 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 344 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[5] 612 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[4] 732 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 399 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[0] 723 99
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 643 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 195 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[27] 453 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 448 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 453 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 522 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 486 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 343 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 405 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1129 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[3] 747 73
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[3] 713 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1341 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 334 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 479 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 381 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 402 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[0] 676 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 245 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 261 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[3] 694 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 219 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 485 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[0] 742 105
set_location Controler_0/Command_Decoder_0/counter[11] 503 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 249 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 243 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[2] 701 96
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 596 28
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 598 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[14] 688 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 301 48
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1254 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[6] 928 69
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 607 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 556 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 934 132
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 291 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1308 184
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[6] 614 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 406 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 543 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[0] 725 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1390 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[2] 703 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 235 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 819 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 597 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 231 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 571 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[0] 601 111
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNIN15O[8] 668 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 200 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[7] 664 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 401 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_4 671 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[6] 717 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 658 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[9] 534 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 423 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 423 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1183 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 372 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 429 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/re_set 473 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1384 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[4] 568 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1136 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 572 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIPCSU_1 639 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 734 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 436 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[3] 853 81
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 269 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 417 79
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1233 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 930 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 441 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[4] 689 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[1] 674 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[2] 928 78
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1098 156
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1304 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 293 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 215 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[5] 795 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 277 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 378 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 283 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1145 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/Q[2] 474 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 357 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[0] 685 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 420 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[4] 757 103
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 669 34
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 606 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1173 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 302 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[3] 735 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1099 145
set_location Controler_0/gpio_controler_0/Outputs[8] 669 22
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 612 28
set_location I_2_CLK_GATING_AND2 81 6
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 517 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 333 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1196 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[0] 862 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 319 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 646 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0 770 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[0] 913 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1220 174
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 396 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1346 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[4] 800 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 488 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[7] 759 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1344 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 433 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1799 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 429 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 267 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 437 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 420 58
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 567 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_16_9_sn_m12_0_a3 746 78
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 351 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m101 621 96
set_location Controler_0/ADI_SPI_1/data_counter[24] 745 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 297 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 399 19
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 722 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[12] 421 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 911 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 281 37
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 588 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[1] 588 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[3] 742 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 286 34
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 609 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 415 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 243 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1157 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 277 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 404 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[5] 945 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 555 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 374 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 324 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[5] 755 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 222 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 738 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[2] 644 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[2] 858 79
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 727 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1383 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1322 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 272 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[0] 610 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1068 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1259 189
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RE_d1 647 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1354 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 410 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 569 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 680 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 270 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 247 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 660 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1235 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[1] 641 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 416 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1006 151
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 592 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[7] 918 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 200 49
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1260 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1346 153
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[2] 714 106
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[5] 618 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 560 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 682 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 689 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 440 9
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1146 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 276 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1356 213
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[16] 668 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 200 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 553 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 302 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 318 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 617 133
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[6] 656 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 805 187
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0[2] 674 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[7] 620 76
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 665 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 308 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 349 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNI5CGG_1 904 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 424 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast[1] 249 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 862 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 398 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[7] 789 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 259 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[5] 905 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 292 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 229 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[4] 931 78
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 665 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[6] 914 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 320 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 598 46
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 563 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 463 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 663 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 325 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_K[1] 690 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 656 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[3] 647 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[3] 708 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[2] 596 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[2] 718 111
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 651 30
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 668 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[2] 601 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 519 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[3] 744 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 673 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 481 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[4] 939 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 868 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[4] 693 109
set_location Controler_0/ADI_SPI_0/sdio_cl 670 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 525 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 250 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[4] 599 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 648 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 193 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[7] 608 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 491 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 398 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 722 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 638 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1300 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[0] 674 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un35_test_data_1_CO2 635 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 634 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 636 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 549 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 298 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1190 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 249 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 604 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[5] 748 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 193 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[4] 811 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[6] 595 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 331 33
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 942 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 454 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1040 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1032 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[0] 785 84
set_location Controler_0/Command_Decoder_0/decode_vector[6] 572 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 552 51
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 605 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1827 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1363 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 615 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 432 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[7] 647 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 399 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[2] 634 118
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1140 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9s2 782 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 616 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 594 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1269 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[5] 700 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1103 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 590 133
set_location Controler_0/Answer_Encoder_0/state_reg[3] 555 34
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1103 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[0] 917 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a3 791 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 731 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[7] 671 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 301 30
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 669 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 229 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 530 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 683 22
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 752 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 515 42
set_location Controler_0/gpio_controler_0/un11_read_signal_0 665 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[2] 710 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1378 211
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 554 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[4] 854 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 449 73
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7_1 567 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 558 52
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[8] 693 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[1] 674 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[25] 676 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[7] 640 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 560 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 335 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 409 33
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 648 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 534 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 239 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 369 15
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 364 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 737 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un36_write_enable_0_1.SUM_0_m3[3] 708 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r4 644 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0_1 614 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 567 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 458 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[6] 665 102
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1337 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1263 174
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 532 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 511 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 726 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[29] 672 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[4] 627 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[3] 861 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 261 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1191 169
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 559 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 228 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[0] 607 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_1_2 611 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[2] 823 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 213 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 738 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1161 156
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 300 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 259 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[1] 724 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 353 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 650 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 418 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 407 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 835 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 571 18
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 602 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 493 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 539 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv[6] 615 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[6] 800 84
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 664 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/IlasRawCounter_0_0_sqmuxa 631 63
set_location Controler_0/ADI_SPI_1/data_counter[27] 748 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 435 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 938 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[0] 761 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 644 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[6] 591 114
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/memwaddr_r_0_sqmuxa_1_x_3 619 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 627 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 573 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 597 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 701 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[4] 732 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 718 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 724 22
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1323 202
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 495 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_a3_2 616 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 393 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[6] 903 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_3_0_0 641 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 231 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 256 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[0] 746 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 641 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1196 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 433 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1118 141
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_1_i_0 629 99
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1092 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 397 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 527 9
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 621 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[7] 740 100
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1264 174
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 633 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1345 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 860 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1249 171
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[31] 613 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[3] 880 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 351 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1198 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[4] 733 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 303 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 588 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1349 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1355 97
set_location Controler_0/ADI_SPI_1/data_counter[26] 747 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[6] 667 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 570 48
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNO[0] 498 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2143 138
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[3] 863 82
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[7] 604 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 981 159
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 305 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1134 127
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 595 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 678 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1 628 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 552 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1309 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 354 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[2] 802 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 574 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 835 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1356 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 145 25
set_location Controler_0/ADI_SPI_0/counter[8] 679 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 454 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 405 25
set_location Controler_0/gpio_controler_0/Outputs_8[10] 740 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1333 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[0] 805 75
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 539 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 647 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 507 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 348 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[7] 654 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 932 133
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1315 166
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[5] 859 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1252 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 672 49
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 710 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 838 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[5] 892 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNITRS11[13] 755 51
set_location Controler_0/ADI_SPI_0/addr_counter[13] 734 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 858 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 188 48
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 632 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 747 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 569 22
set_location Controler_0/ADI_SPI_1/data_counter[14] 735 46
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 651 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 234 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1074 207
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un55_test_data_1_CO2 658 57
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1088 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 353 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 311 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 372 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 337 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 432 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1350 171
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 546 49
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1083 160
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 695 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNI5CGG_0 873 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1243 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 268 52
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[5] 624 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 739 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 397 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 423 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[5] 904 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 636 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 311 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[2] 696 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[1] 741 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 268 58
set_location Controler_0/Answer_Encoder_0/periph_data[10] 553 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 718 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[3] 642 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 393 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 385 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 416 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 595 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[2] 670 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[3] 783 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 248 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 509 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 224 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 498 70
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 701 31
set_location Controler_0/gpio_controler_0/Outputs[3] 698 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1271 174
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 594 52
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 686 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[15] 473 25
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1297 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 446 18
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 609 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 452 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[1] 205 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 395 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 506 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A[2] 656 76
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 711 33
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 669 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 438 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 420 19
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[3] 734 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 445 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 639 79
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1314 172
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[4] 617 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[5] 713 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 312 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1168 129
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1369 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 335 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 366 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 279 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[5] 706 118
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 466 30
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_i_i[0] 641 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1013 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 429 27
set_location Controler_0/Command_Decoder_0/decode_vector[1] 565 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 153 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[5] 698 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1117 141
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 772 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 185 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[2] 611 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m41 734 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 264 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 569 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 373 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[1] 895 75
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 668 27
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[14] 611 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[6] 906 72
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 500 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 481 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[4] 615 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 220 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[7] 684 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 525 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[2] 670 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 699 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 588 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[4] 713 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 487 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[1] 765 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 268 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 384 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 698 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 266 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 632 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 939 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 230 28
set_location Controler_0/ADI_SPI_0/data_counter[30] 727 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[0] 703 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 374 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 315 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 480 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 699 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[0] 606 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 372 22
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1300 166
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1527 315
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 719 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[0] 661 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 189 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 411 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[6] 595 115
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 653 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 314 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[7] 864 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 211 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1158 172
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 646 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 301 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[7] 707 123
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[2] 513 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1093 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1115 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 427 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1358 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[2] 680 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 274 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[6] 628 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 407 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 410 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 810 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_26_1_sqmuxa_2_0_a3 627 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 398 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 309 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3] 667 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 287 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[5] 459 15
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un27_test_data_1_1.CO2 520 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 257 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 445 72
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 640 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 285 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 405 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 288 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 383 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 339 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[5] 684 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 610 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 264 34
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 559 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[5] 713 106
set_location Controler_0/Answer_Encoder_0/periph_data_7[5] 615 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 545 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 232 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 559 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 891 81
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1236 175
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 550 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 432 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 298 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 374 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 247 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 644 18
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 733 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 712 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 324 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 148 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[4] 803 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 612 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 447 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1070 157
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 590 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 365 255
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0 638 99
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[7] 719 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 810 186
set_location Controler_0/ADI_SPI_1/data_counter[17] 738 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[7] 678 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[14] 146 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[16] 603 84
set_location Communication_0/UART_Protocol_1/INV_0 321 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 547 22
set_location Controler_0/gpio_controler_0/Outputs_8_2[2] 643 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 250 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 432 10
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[4] 654 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[0] 800 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1081 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 720 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1193 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 872 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 943 268
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 631 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 519 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 410 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1174 129
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 675 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[5] 959 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 274 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 293 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[5] 870 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 418 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 684 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[3] 604 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 433 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 601 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[2] 705 117
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 477 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_0_a2[1] 647 84
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1090 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 615 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 343 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 574 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 555 46
set_location Controler_0/ADI_SPI_0/counter_3[0] 668 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 507 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 869 61
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[6] 656 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 521 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 593 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[0] 300 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 355 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 195 51
set_location Controler_0/ADI_SPI_1/data_counter[16] 737 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 567 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 482 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[5] 821 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 247 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 660 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 422 25
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 493 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 516 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1110 144
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 524 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 274 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 569 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 513 37
set_location Communication_0/Communication_Controler_0/read_data_frame_5[2] 645 36
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 690 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[3] 590 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1238 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 325 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[5] 867 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[3] 592 114
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 665 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 202 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1151 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1149 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 406 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 246 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 703 342
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[1] 512 72
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 639 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 454 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1190 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1356 99
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1140 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 433 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 739 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1310 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 679 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 460 33
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 639 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 374 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1134 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[5] 809 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/un1_re_set6 641 72
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[5] 600 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 349 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[7] 737 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 243 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 547 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_RNITP1L 627 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 426 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 570 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 549 51
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 636 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 375 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[3] 572 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 848 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 479 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 230 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 524 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[28] 155 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 233 52
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 557 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[3] 939 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[9] 549 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 572 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 492 309
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[3] 810 81
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_1_0_0 589 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 306 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 563 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 424 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_Enable_Vector_1[3] 606 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[2] 908 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1267 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 277 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 860 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 667 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 385 25
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1330 202
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 751 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 742 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 757 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[1] 669 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 352 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 542 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[4] 698 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 285 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 354 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[3] 617 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 626 82
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 609 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1347 154
set_location Controler_0/gpio_controler_0/un44_write_signal_0 673 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 452 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[2] 602 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 406 58
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 682 36
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 721 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[0] 707 115
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1314 169
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 199 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 451 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 394 52
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 631 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 505 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q_i_m2_cZ[6] 680 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 320 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 314 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 228 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[3] 612 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1659 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1304 198
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[36] 486 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 452 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 371 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1118 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1251 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 260 43
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 574 33
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 618 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[7] 917 69
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[5] 519 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[3] 745 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 509 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 237 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 573 16
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/Q[3] 479 69
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 538 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 469 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1076 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[6] 635 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[3] 935 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 272 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 553 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[4] 889 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 741 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 532 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[0] 751 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 462 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 279 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1122 195
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[21] 591 69
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 564 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 391 52
set_location Controler_0/ADI_SPI_1/data_counter[4] 725 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_pulse 616 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 205 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite[3] 678 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[4] 533 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[4] 608 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1065 154
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 672 88
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 632 25
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 722 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3 753 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 853 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 592 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 651 79
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 662 42
set_location Controler_0/Answer_Encoder_0/cmd_status_err 611 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 541 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 674 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[24] 540 7
set_location Controler_0/ADI_SPI_0/assert_data 661 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[1] 755 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[3] 672 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[1] 592 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 367 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 595 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[4] 673 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 620 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0_1 755 75
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[5] 619 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 402 24
set_location Controler_0/gpio_controler_0/Outputs_8_2[5] 667 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 303 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a3 650 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[0] 854 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 268 48
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 548 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[7] 626 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 405 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 436 25
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1263 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1258 171
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 670 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[4] 720 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 318 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 819 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[1] 608 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 270 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 828 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 198 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 289 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[0] 821 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 452 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 685 48
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[3] 567 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 668 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 351 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 286 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 399 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 282 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 506 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 346 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[7] 609 114
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 614 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1236 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 817 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 329 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 222 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[5] 791 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 343 31
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 653 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 265 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e_4 746 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[7] 736 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 369 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 555 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1261 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1158 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1827 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 403 52
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1143 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 545 43
set_location Communication_0/Communication_Controler_0/state_reg[1] 596 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 430 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0s2 740 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 505 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 502 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 857 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9s2 865 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 204 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 827 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 380 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[4] 692 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 294 48
set_location Controler_0/Command_Decoder_0/state_reg[0] 560 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 565 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 625 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 529 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 447 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 445 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg[1] 614 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 510 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[6] 926 69
set_location Controler_0/gpio_controler_0/Outputs_8_2[8] 660 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1231 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1189 180
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 445 10
set_location Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty 377 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 329 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1187 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[0] 754 105
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1386 217
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 307 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 559 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 602 58
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 651 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 217 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 207 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 387 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 522 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 517 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 380 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 834 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[1] 551 72
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_RNO[4] 685 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 487 27
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[0] 606 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1155 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 996 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1357 169
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[2] 527 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1659 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1172 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 655 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 343 34
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 655 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1345 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[2] 916 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[24] 648 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 409 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 405 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1257 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 254 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 638 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 384 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 593 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 230 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 426 42
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 694 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 332 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 475 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 348 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[6] 707 111
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[0] 636 36
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 524 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 334 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 435 24
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 484 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 518 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m38 834 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 873 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 260 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 384 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 317 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 270 46
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1328 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 311 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 381 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 301 45
set_location Controler_0/ADI_SPI_1/state_reg[4] 620 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 371 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1057 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[1] 691 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 730 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 306 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1058 208
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/IlasSeqCount.un13_ilascountergolto7_4 682 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 669 45
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 739 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 662 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 1081 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 658 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 316 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 188 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[5] 800 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 257 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 509 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[2] 692 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[1] 710 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 428 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[1] 859 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1359 99
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 656 37
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 562 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 329 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 264 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_i_a4_0_RNIM86N1[2] 593 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 514 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 308 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[0] 673 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 380 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 422 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1166 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 486 28
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1321 169
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[5] 865 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[3] 717 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 217 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 571 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 361 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[3] 757 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[3] 792 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 319 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2045 288
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_RNO[4] 664 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[3] 911 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a3 643 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 229 61
set_location Controler_0/ADI_SPI_1/addr_counter[11] 756 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[4] 695 111
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 530 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m12_0_a3 900 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[0] 783 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 402 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m103 592 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[0] 922 72
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1081 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 344 54
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 559 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[1] 341 58
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[4] 673 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 412 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[7] 602 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 764 91
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1085 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 561 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m87 785 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 688 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[1] 705 97
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[16] 451 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 575 28
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[6] 564 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 437 46
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2 661 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 507 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 528 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1224 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[1] 752 102
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[1] 624 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 320 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1366 169
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 511 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 611 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[3] 933 75
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 641 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1130 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 438 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[7] 680 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 252 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[7] 876 64
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 558 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[5] 879 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[0] 938 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 512 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 359 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 693 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 655 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 426 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1193 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 268 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 297 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 221 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[2] 642 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 683 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 247 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[0] 648 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m55 708 84
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 661 91
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 643 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 618 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 327 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 537 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[24] 312 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[0] 629 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1307 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 527 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[0] 855 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 669 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_5_9_sn_m6_0_a3_1 649 96
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[3] 626 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 568 25
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[6] 701 18
set_location Controler_0/ADI_SPI_1/data_counter[23] 744 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[0] 683 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[4] 572 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 648 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 223 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 621 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 370 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 195 48
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1233 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 422 7
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 302 49
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1375 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 365 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 337 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 379 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 642 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[7] 918 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 318 31
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 588 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1_RNINJOQ[3] 718 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 367 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 443 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 526 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 488 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 226 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 718 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 722 58
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 645 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[6] 940 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[0] 763 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1018 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 465 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[4] 943 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[5] 691 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[13] 655 70
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputData_3_2_sqmuxa_0_a2_RNI2A691 648 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 589 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[0] 658 108
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 541 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[3] 676 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 462 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 1238 171
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1081 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1284 180
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_RNO[0] 611 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 656 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 326 9
set_location Controler_0/Command_Decoder_0/counter[7] 499 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 331 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 381 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 546 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 392 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1337 156
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 268 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_2 590 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 432 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_RNO[3] 618 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 364 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[3] 630 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 651 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 450 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[3] 699 111
set_location Controler_0/Command_Decoder_0/cmd_status_err 601 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 194 51
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 529 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[0] 800 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 575 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[7] 815 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[1] 694 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 672 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[4] 897 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 407 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[5] 600 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 298 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[1] 885 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[26] 434 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 779 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1061 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 389 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[3] 926 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2 637 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 265 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 338 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 322 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 403 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1252 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m2_e 638 105
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 705 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1332 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[7] 741 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[5] 697 106
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 256 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 612 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 366 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 317 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[2] 595 84
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 747 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 402 207
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1317 189
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 500 31
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 594 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_i_a2_0_RNI8NL11[1] 635 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 403 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1215 190
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1193 342
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[1] 573 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1347 171
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 638 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m0s2 913 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[3] 661 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 513 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[6] 773 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 603 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1280 175
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 666 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1342 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 514 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_3_2_sqmuxa_0_a2_RNICP4K 567 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 331 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[0] 603 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 686 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[1] 694 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 516 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1267 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 652 48
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 652 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 309 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[2] 570 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 351 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 325 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 589 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1174 126
set_location Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty 380 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 558 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1193 115
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 624 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 727 55
set_location Controler_0/Answer_Encoder_0/periph_data[0] 552 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m57 715 87
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 628 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[2] 767 88
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1300 180
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 568 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[3] 659 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 620 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 466 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 387 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[4] 759 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 534 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 211 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 717 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 322 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[4] 734 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 371 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 454 22
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 542 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 686 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 476 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 854 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 644 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[0] 730 105
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 604 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 456 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[1] 708 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[7] 737 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 330 9
set_location Controler_0/gpio_controler_0/un40_write_signal_0 659 24
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 765 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 594 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 589 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 626 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[25] 616 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 540 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1430 201
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 439 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[0] 518 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 284 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[3] 794 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 233 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[3] 953 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 711 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 285 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[3] 811 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[5] 459 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.2.un56_input_k_array 655 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[1] 742 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 398 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m6_0_a3 564 108
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 591 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 407 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1160 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 223 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1372 211
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 450 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 691 91
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 184 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 2041 166
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 348 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 218 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 536 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 424 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 433 25
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 648 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 278 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 483 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m52 717 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 433 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[4] 882 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 420 57
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 561 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[6] 704 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 920 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 448 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 554 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_0_0[5] 573 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[2] 648 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 236 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3 772 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1327 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 355 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 273 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 679 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 632 18
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 574 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 380 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 469 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 424 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[5] 666 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 337 291
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 219 48
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1256 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 551 49
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 619 45
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1243 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNI92Q41 886 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 283 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 594 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 729 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[2] 967 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 564 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[6] 792 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 417 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 304 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 303 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1242 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[0] 674 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[2] 923 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[0] 628 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1282 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 611 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 401 25
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 558 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 716 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_RNIVG1M[1] 605 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 654 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[6] 930 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 344 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 401 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[6] 869 72
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 588 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 229 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 331 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 694 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[25] 602 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 335 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[6] 863 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0s2 627 105
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 636 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 360 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[4] 569 79
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 570 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[7] 620 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 300 30
set_location Controler_0/Reset_Controler_0/state_reg[0] 653 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[0] 805 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 388 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0_RNIIPTA2 655 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 429 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[7] 928 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 632 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 293 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 281 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 547 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 281 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1585 168
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2[4] 596 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 405 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 324 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[2] 710 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[4] 811 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[1] 684 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 541 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_2 613 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1172 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 223 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 403 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[5] 893 72
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 581 5
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 485 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6 525 60
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 541 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 481 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 257 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 394 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 952 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 435 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e_4 818 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 236 31
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[8] 677 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1172 129
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 640 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[7] 878 72
set_location Controler_0/ADI_SPI_1/addr_counter[30] 775 43
set_location Controler_0/ADI_SPI_1/data_counter[13] 734 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 403 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 322 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1269 156
set_location Controler_0/ADI_SPI_1/data_counter[9] 730 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[7] 773 81
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A[1] 684 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 546 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 782 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1363 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[1] 721 111
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 550 37
set_location Controler_0/Command_Decoder_0/state_reg[5] 559 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 415 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1301 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[0] 748 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[3] 598 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[3] 958 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 348 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 824 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[4] 592 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[6] 813 84
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[5] 572 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 438 9
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 618 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 309 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 681 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[5] 800 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[2] 868 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 513 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_RNO[7] 588 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 424 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 672 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 439 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[2] 817 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 539 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[1] 627 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[5] 765 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1325 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[7] 874 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 508 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 553 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 413 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 394 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 505 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 353 58
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_K[0] 678 73
set_location Controler_0/gpio_controler_0/Outputs_8_i_0[11] 705 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 310 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 483 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 752 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[3] 718 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 340 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 375 28
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 713 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 126 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_RNO[1] 639 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 294 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 316 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 564 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1184 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a2 765 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1354 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[3] 598 115
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1268 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 224 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 424 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1345 153
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 508 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1318 100
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 607 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 514 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m80 745 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 936 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 247 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 440 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[21] 309 19
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 708 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 338 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 387 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 444 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 317 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 282 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 485 28
set_location Controler_0/gpio_controler_0/Outputs_8[2] 639 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 763 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[3] 870 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 493 31
set_location Controler_0/ADI_SPI_1/data_counter[3] 724 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[5] 793 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 428 10
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 722 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9 535 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 426 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 903 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 852 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 430 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1133 127
set_location Controler_0/ADI_SPI_1/addr_counter[15] 760 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[1] 769 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[0] 872 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 654 234
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1013 192
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 625 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 326 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[3] 672 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[5] 602 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0 776 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1164 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 408 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 652 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 693 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[3] 724 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 443 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1268 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_1 567 108
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1250 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1036 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[1] 762 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 449 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[7] 722 103
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 563 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[2] 706 111
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 609 30
set_location Controler_0/gpio_controler_0/Outputs_8[9] 654 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[3] 613 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 310 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 623 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 600 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.Ilas_LastFrame_6_0_a2_0 666 57
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 710 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1164 130
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[1] 626 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 224 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 214 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[7] 683 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 655 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 349 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 188 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 479 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 200 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 359 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 307 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[6] 710 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 507 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 690 22
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 624 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 229 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1116 141
set_location Controler_0/ADI_SPI_1/data_counter[7] 728 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 596 30
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[7] 693 21
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[4] 641 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[6] 605 97
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[18] 658 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 317 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 420 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[20] 436 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 309 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[2] 593 85
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 500 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 387 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2_0 633 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 683 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 503 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 471 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 635 126
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1313 166
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 862 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 455 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 655 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 936 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[1] 702 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 273 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[1] 829 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1137 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 614 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 205 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 414 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 235 31
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1_0 334 36
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1262 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0_1 588 102
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 567 42
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1238 172
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 592 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[6] 766 81
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[1] 674 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 406 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1353 153
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 297 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[6] 777 84
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1240 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 559 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 799 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a3 608 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 314 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9s2 747 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 433 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 521 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 523 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 421 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[5] 878 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[4] 855 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[7] 748 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[2] 606 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1_1[1] 596 96
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1301 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 258 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[7] 770 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 572 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[0] 678 112
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 590 30
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 730 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 422 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 335 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[2] 857 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[18] 447 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 398 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 329 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[6] 926 76
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 715 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 683 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 237 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 590 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 414 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 400 19
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 717 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 565 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[1] 796 84
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0[0] 530 69
set_location Controler_0/ADI_SPI_1/counter_3[4] 748 36
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1069 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1339 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 420 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 680 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[5] 609 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1337 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[4] 879 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 614 82
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 624 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1077 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[1] 760 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 253 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 392 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 637 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[21] 646 73
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 614 46
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_2 657 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 525 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[7] 661 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 522 46
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1144 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 352 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 237 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 250 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 391 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[1] 874 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 439 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 517 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 676 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 402 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 211 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 396 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 396 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 376 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 277 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 322 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1105 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 473 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 575 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1227 190
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 458 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 643 76
set_location Controler_0/ADI_SPI_1/sclk_4 745 36
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 634 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 305 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 543 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 398 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[0] 736 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 766 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 295 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 245 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 194 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 565 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_3_2_sqmuxa_0_a2_RNIHAD51 569 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[4] 693 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 420 42
set_location Controler_0/ADI_SPI_0/addr_counter[14] 735 34
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 647 33
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 625 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[3] 686 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[0] 670 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 213 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 421 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[3] 696 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1387 174
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 687 28
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 704 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 443 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[6] 668 103
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 742 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 272 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1254 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1 761 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO_0 810 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 282 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 496 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 309 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[1] 677 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0_1 598 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 818 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 604 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 245 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 206 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 295 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[0] 791 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 396 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1336 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2 771 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 399 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 299 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 290 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[1] 875 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 417 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 347 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1015 151
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 659 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 336 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[8] 548 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[5] 600 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 2123 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 313 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 634 78
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 652 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1131 141
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[0] 826 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_1_9_sn_m6_0_a3_1 637 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 286 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[0] 620 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 425 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[2] 696 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 375 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1135 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 282 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 372 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 205 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 599 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 380 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[7] 912 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 611 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 906 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[1] 693 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 630 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 531 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[7] 898 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 351 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 665 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[28] 604 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 347 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 655 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 373 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[3] 750 114
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/RDATA_r4 471 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 241 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 212 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 603 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1255 165
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 634 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[3] 763 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 386 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_ADD_INDEX_1_3[2] 714 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 1249 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 716 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 570 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 565 60
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 683 42
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 620 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 404 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[15] 645 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[4] 898 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0_0 620 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 643 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552 684 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[4] 752 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 613 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 759 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 565 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[1] 686 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 571 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[38] 451 27
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 572 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1131 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[2] 780 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 374 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 232 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 426 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 594 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 819 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 352 37
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 713 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 410 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[1] 589 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 560 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 729 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 306 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[3] 590 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 319 55
set_location Controler_0/ADI_SPI_1/state_reg[3] 753 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 436 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 268 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 328 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 618 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 673 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[0] 705 114
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 640 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 608 82
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 696 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 280 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[4] 784 82
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 684 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 373 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[5] 946 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 329 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 692 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 307 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 1080 64
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 712 28
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 557 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIC86K[1] 530 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 549 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1143 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[5] 804 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 611 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[0] 762 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[5] 868 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 290 30
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[2] 635 97
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[3] 713 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 588 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1153 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9s2 804 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[2] 787 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 685 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 782 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[4] 656 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 388 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 931 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNI6CUF_1 649 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[5] 276 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/Q[3] 477 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[6] 751 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 674 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[3] 907 79
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 495 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_s_6_RNO 691 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[2] 910 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[6] 797 85
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 573 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_1 654 54
set_location Controler_0/Command_Decoder_0/counter[29] 521 34
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 692 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv_i_0_1[5] 649 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 309 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[3] 713 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 470 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 849 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 452 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[22] 606 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[5] 802 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[0] 851 72
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/IlasSeqCount.un13_ilascountergolto7_3 683 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 307 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 320 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 274 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[1] 860 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1169 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 498 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 508 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1232 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1080 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 402 36
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_o2 692 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m18_e_0_o2_0 605 102
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1261 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[3] 743 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1181 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1380 207
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 642 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 469 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 682 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_0_a3_0_0[1] 665 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 629 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_0[6] 571 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[5] 929 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 363 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 414 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[2] 765 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[5] 604 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 738 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[7] 726 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 277 27
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 732 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 532 22
set_location Controler_0/ADI_SPI_0/addr_counter[22] 743 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 486 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 354 19
set_location Controler_0/gpio_controler_0/Outputs[13] 724 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[1] 616 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1336 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[0] 913 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 411 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 394 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[0] 723 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1104 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 348 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[0] 787 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 656 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 355 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 380 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 679 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[10] 636 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 377 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 420 61
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 733 28
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 656 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 543 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 598 27
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 637 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 409 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[4] 766 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[2] 651 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[1] 516 72
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1292 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1007 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1326 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 653 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 615 16
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 758 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_0_RNI89CK[5] 622 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1146 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 506 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[27] 153 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 643 82
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 619 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[2] 907 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m6_0_a2 807 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[7] 887 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[4] 924 75
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[6] 623 88
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 603 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[5] 788 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 297 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 463 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 2076 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 421 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a3 638 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 400 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 324 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 672 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 846 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 510 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1323 97
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[1] 502 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 283 24
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 669 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 635 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[15] 686 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 260 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 494 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1277 160
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[23] 539 7
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1318 184
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 513 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[3] 797 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 270 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 422 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 1250 168
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[1] 660 106
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 541 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO 804 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[19] 671 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 434 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 365 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 571 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1131 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 395 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 540 54
set_location Communication_0/Communication_Controler_0/m11 646 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 517 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 439 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 251 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 594 76
set_location Controler_0/ADI_SPI_0/addr_counter[29] 750 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[0] 462 15
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 617 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 676 88
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 714 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[1] 817 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 635 79
set_location Communication_0/Communication_Controler_0/state_reg_ns[0] 594 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 535 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0_RNI5UIF1 819 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 262 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 403 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 393 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 507 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0 606 102
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 547 36
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 358 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 351 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 428 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 332 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 442 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1358 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 671 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[3] 688 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 725 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 589 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 616 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[4] 929 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 257 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1179 91
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 670 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[27] 543 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 625 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1681 333
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 463 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_1 744 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 344 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 601 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[4] 605 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1250 171
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 693 22
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 699 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 751 78
set_location Controler_0/Answer_Encoder_0/periph_data_3[14] 612 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[4] 852 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 289 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 299 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[3] 907 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[4] 659 108
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 737 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 338 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 710 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1_2 745 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[6] 733 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_1 609 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 630 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 571 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 399 78
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 641 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 325 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 413 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 625 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 492 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 416 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 678 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 943 132
set_location Controler_0/ADI_SPI_1/data_counter[2] 723 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[6] 741 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[3] 930 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 603 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[4] 806 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 387 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 235 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[0] 888 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[7] 743 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0_RNIP5NN1 886 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 518 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[6] 718 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 305 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[7] 684 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[1] 706 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[0] 934 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 280 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[2] 718 73
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 680 42
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 716 33
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 655 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 996 165
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 530 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/RDATA_r[0] 475 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 537 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 530 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 625 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 711 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 669 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 468 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 432 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[9] 562 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[3] 689 105
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 643 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 301 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 684 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[22] 650 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un4_full_for_all_signallto7_0 719 87
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 617 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[4] 859 81
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 629 36
set_location Controler_0/gpio_controler_0/state_reg[0] 649 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 523 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a3_1 778 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 339 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0_RNI2J7L1 788 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 918 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 438 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 901 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 429 52
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[3] 601 76
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0_1 16 164
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[5] 679 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[3] 959 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[5] 784 79
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[2] 667 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 260 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 603 141
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[4] 588 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 374 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[2] 909 69
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 720 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 563 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 938 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 266 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1313 184
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 518 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 349 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 201 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1494 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 402 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 275 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 376 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 342 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m59 716 84
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 717 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 380 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 393 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 274 49
set_location Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 413 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1315 169
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 697 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 313 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[6] 909 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m78 565 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 424 342
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array_0_a2 618 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 424 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 608 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[28] 618 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[7] 920 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 476 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[7] 647 108
set_location Controler_0/Command_Decoder_0/state_reg[1] 561 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 815 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 505 22
set_location Communication_0/Communication_CMD_MUX_0/state_reg[1] 419 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[7] 692 64
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[3] 601 64
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 540 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 739 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_0_2 596 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[1] 779 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[5] 712 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 368 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 943 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 530 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 413 43
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1307 166
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 412 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 204 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m0[6] 535 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[6] 778 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 889 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 626 19
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 624 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 459 24
set_location Controler_0/Command_Decoder_0/state_reg[4] 557 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[5] 663 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 191 52
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 555 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 307 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 679 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 723 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[4] 568 103
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 472 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 427 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[6] 753 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 372 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 398 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[22] 588 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 844 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1108 145
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 251 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1288 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 368 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_1_x_3 487 63
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 667 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1198 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_1_0_0_RNIN2K32 653 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[6] 722 97
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1087 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 439 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[11] 613 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[2] 828 103
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 571 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 648 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 850 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[7] 295 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[1] 715 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[7] 900 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 766 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[1] 857 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1123 195
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[32] 443 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 317 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[4] 498 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1139 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 343 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 411 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 271 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[3] 876 69
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 653 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 357 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[14] 441 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 267 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 505 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 421 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 218 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1315 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 611 81
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[9] 563 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1050 195
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[0] 782 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 418 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 508 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[15] 473 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 721 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[5] 680 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1079 190
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1[0] 250 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[1] 815 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1173 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 619 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 468 27
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1087 159
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 597 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.Ilas_LastFrame_6_0_a2_0_4 695 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 493 75
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1094 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[0] 861 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 392 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1206 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 242 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 439 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 645 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 666 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 198 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[5] 630 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 477 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1469 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 558 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 324 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[5] 720 81
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 623 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[6] 620 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 426 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 423 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[4] 801 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[3] 743 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 409 70
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[31] 642 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 551 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 279 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[6] 768 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 320 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[3] 708 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 628 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1032 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 375 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 400 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 650 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 398 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 817 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[4] 924 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 270 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[3] 905 81
set_location Controler_0/ADI_SPI_0/addr_counter[20] 741 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 449 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 511 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 518 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1231 190
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 296 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 462 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 676 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[1] 795 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 604 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 409 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 377 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 492 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 510 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIO0OO_2 811 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 735 288
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[7] 708 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 526 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1135 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 334 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1351 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a3_0 808 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 509 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a2 623 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[1] 820 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 345 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 262 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 246 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 228 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[1] 688 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[1] 636 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 306 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[18] 605 76
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[6] 551 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 607 132
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a2 637 102
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1277 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 329 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 734 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2142 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1686 279
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[20] 618 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 193 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[0] 760 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 854 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1189 181
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 357 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 472 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1291 195
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_170_i 599 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[0] 709 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a3_0 613 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 606 132
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 591 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 641 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 403 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 681 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 442 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2 769 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 225 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 612 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 475 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_RNI6LPH[0] 627 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[2] 905 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2047 279
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5[5] 549 60
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 271 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 230 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[17] 305 19
set_location Controler_0/ADI_SPI_0/counter[5] 676 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 557 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[25] 445 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[5] 720 82
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1309 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 343 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1132 127
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 481 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un36_write_enable_0_1.SUM[1] 713 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1132 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 745 108
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[3] 525 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 552 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 209 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[6] 665 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 392 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1360 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIRDB41 363 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 461 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 450 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1174 130
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[3] 700 114
set_location Controler_0/ADI_SPI_1/addr_counter[18] 763 43
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 321 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 427 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 401 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 392 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 524 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 412 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1188 115
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 610 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 572 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 614 126
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[4] 897 69
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 664 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 547 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 614 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 723 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 1436 207
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/memwaddr_r_0_sqmuxa_1_x_3 499 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 397 33
set_location Controler_0/Command_Decoder_0/counter[13] 505 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[7] 722 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 516 22
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1090 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 328 48
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 613 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1035 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[5] 910 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[0] 937 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1358 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 846 100
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[1] 669 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 427 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 839 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[34] 460 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 872 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 574 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 720 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[4] 672 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m124_i 735 87
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 328 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 342 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 495 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 731 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[4] 558 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1168 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 852 105
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 637 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 555 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 780 81
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 555 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1194 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 542 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 405 52
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 567 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 355 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 404 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 496 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 919 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1761 288
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 463 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 817 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[23] 607 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 757 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 208 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 767 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[5] 882 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 829 88
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[2] 677 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 304 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 440 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1365 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 303 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 453 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_i_a4_0_1_RNICJKL1[3] 598 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 948 172
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[4] 689 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 856 72
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 458 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 503 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 396 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 677 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 407 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 862 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 398 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[1] 717 109
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[0] 613 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 181 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 529 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 357 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 786 81
set_location Controler_0/Reset_Controler_0/un1_write_signal 639 30
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1083 159
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[4] 597 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 315 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 409 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 342 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[1] 682 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r4_0_a2 1142 144
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 702 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[0] 798 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0_1_1 770 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_265_i_i_i 617 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[5] 735 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 314 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 256 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 699 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 662 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 296 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 354 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1197 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a3 632 102
set_location Controler_0/ADI_SPI_1/ss_n 753 37
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_0_0[6] 555 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 623 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[4] 865 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[5] 736 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 399 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 947 127
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_i_a4_0[2] 597 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 298 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 226 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[2] 929 72
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1262 172
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 333 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 420 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 530 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 987 156
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 188 55
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 540 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1035 156
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[39] 481 18
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_i_a3_3[3] 574 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 597 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[3] 790 81
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[3] 635 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[4] 608 100
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1076 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 232 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 715 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 450 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 636 82
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 529 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 229 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 357 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 925 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 992 126
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 360 18
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[3] 679 70
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 566 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 725 60
set_location Controler_0/Command_Decoder_0/counter[27] 519 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 252 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 413 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 340 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 470 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 525 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[0] 737 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 404 52
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 546 36
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 720 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 842 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 374 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[10] 298 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[5] 812 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 261 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 404 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 259 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 286 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 612 132
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 849 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 420 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 342 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[9] 624 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[4] 593 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 272 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1131 142
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[19] 617 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 413 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 365 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 474 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 270 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 451 33
set_location Controler_0/Answer_Encoder_0/periph_data_3[5] 614 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[1] 759 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 675 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_i_a3_4[3] 621 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 529 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[1] 774 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_i_a3_0_1[1] 711 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 364 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_RNIV0E11_0 647 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 264 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[3] 731 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1931 156
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 600 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 852 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[5] 856 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[2] 797 75
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 589 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 661 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[12] 212 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[4] 894 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0_RNII04M2 692 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 313 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 299 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 400 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 367 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 840 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 565 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 414 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 610 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 421 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[1] 759 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 595 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 476 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 825 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 231 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[0] 708 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 332 49
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 633 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 438 16
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 553 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 267 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 992 127
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 657 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[2] 703 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1256 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 225 52
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 598 54
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1284 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 548 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1_RNIKS8E3 725 114
set_location Controler_0/gpio_controler_0/un12_write_signal_2_0_0 647 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1365 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 300 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 213 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 458 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 512 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m45 705 87
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 603 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[10] 258 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_1 688 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[1] 675 109
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[13] 617 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 307 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 257 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 437 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 266 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 900 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[1] 861 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 609 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[1] 853 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[7] 721 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[3] 746 73
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0[5] 517 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 524 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 611 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 771 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 263 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1188 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 826 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[31] 415 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 446 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1696 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1320 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 702 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_0[2] 644 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[2] 868 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[2] 687 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 687 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[0] 692 76
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 449 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 665 48
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[1] 640 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_4 628 63
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_1 666 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 631 132
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 213 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[7] 757 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 736 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 422 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1298 198
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 630 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 198 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 277 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1270 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 639 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_4 662 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 342 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 498 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1363 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 305 315
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[2] 858 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 421 76
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 572 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 625 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[2] 839 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_20_9_sn_m6_0_a3_1 805 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1638 306
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 396 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 421 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[1] 748 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[29] 317 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[7] 646 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 285 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[21] 537 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 383 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[4] 667 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 218 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 378 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[4] 889 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[23] 149 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 438 76
set_location Controler_0/ADI_SPI_1/assert_data 755 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 872 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[7] 795 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 340 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 856 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 667 49
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 624 25
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 658 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 425 25
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 646 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 600 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 423 25
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 598 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 193 43
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 656 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1228 190
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[7] 613 91
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 564 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 844 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 373 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 377 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 571 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 228 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 317 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[1] 598 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[3] 727 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 778 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 935 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[5] 929 69
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 606 49
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 666 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 210 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 244 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[0] 875 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1110 171
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv[7] 566 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1080 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[33] 444 25
set_location Controler_0/Command_Decoder_0/counter[12] 504 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1159 156
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNO[1] 593 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 836 88
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 637 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[5] 677 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 372 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 312 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO 666 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1367 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[2] 641 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[5] 619 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1295 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[7] 652 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[5] 600 115
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Last_ILAS_Seq 633 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1197 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[6] 631 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 729 51
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[16] 144 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[0] 692 103
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[8] 694 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 291 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1199 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 390 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 451 19
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 576 67
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[6] 603 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[1] 877 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2141 138
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[5] 610 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 293 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 355 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[2] 853 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 354 31
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1102 159
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 606 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a2 626 99
set_location Controler_0/ADI_SPI_0/counter[0] 668 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_0_a3 787 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 357 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 344 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 503 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 430 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1347 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 214 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 328 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 408 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 520 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[3] 628 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 716 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[6] 753 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 360 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 669 88
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 636 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 180 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[0] 912 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 508 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[2] 607 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 330 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter 534 72
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg[0] 620 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 598 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 683 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 337 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 683 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 619 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 658 79
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 723 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 492 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1_rep[4] 795 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1 793 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1011 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 706 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[5] 859 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 523 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 427 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 554 16
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 4
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1 696 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1171 130
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[1] 807 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[7] 897 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[3] 872 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/memwaddr_r_0_sqmuxa_1_x_3 619 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[6] 807 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 475 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[31] 319 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 354 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 648 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 402 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 782 81
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1153 162
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[0] 831 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[2] 930 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 507 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1295 180
set_location Controler_0/Reset_Controler_0/state_reg[2] 654 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 286 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 352 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 420 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1077 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 839 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[4] 624 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[7] 523 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 932 132
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 241 27
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 614 43
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 575 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[6] 911 63
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[0] 695 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 610 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[2] 409 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[5] 700 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 396 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2192 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 648 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 357 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[4] 626 69
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[2] 603 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 254 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 634 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 998 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 398 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 351 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 575 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 416 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1281 175
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 551 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 676 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[0] 620 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 590 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 313 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_ADD_INDEX_1_3[1] 715 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[2] 887 78
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1083 157
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[2] 639 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[6] 807 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 353 34
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 12 164
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[22] 147 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 397 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 435 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 365 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 318 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m127_i 734 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 434 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1335 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 730 79
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 712 25
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 597 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 591 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[1] 610 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 541 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 267 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 646 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 706 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[1] 753 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[5] 791 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2093 336
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[4] 798 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 622 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[1] 893 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 397 51
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[3] 248 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[20] 151 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 469 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 217 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 870 109
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 650 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 461 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[7] 779 81
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 740 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 405 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[25] 602 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0s2 565 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[5] 889 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_20_9_sn_m6_0_a3 806 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[26] 611 88
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 617 73
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un47_test_data_1_CO2 573 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 285 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 282 31
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[4] 673 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 342 37
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1080 157
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 618 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 418 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 416 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 476 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 904 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[1] 760 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 516 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14] 672 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1257 171
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 529 45
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 689 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 315 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv[7] 590 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e 655 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[3] 765 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1130 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 347 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 368 42
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 697 22
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 558 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1330 99
set_location Controler_0/Command_Decoder_0/counter[16] 508 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 619 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 407 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 372 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 563 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/re_pulse 614 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 852 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[0] 896 81
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1242 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 700 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 600 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[2] 631 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[3] 856 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[5] 616 88
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 474 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[0] 874 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 809 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 485 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 631 127
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 593 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 228 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 840 100
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 690 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 267 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 844 96
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 598 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[1] 852 69
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 630 37
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 686 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 265 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 754 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[8] 538 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 419 10
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 562 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[3] 862 81
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 189 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 945 132
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 186 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 619 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1325 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 261 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[3] 686 100
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 644 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 868 97
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 736 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 225 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 559 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 512 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[29] 646 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 2176 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 687 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_A[1] 621 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 637 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[3] 699 114
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 415 10
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 314 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[4] 694 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1152 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1363 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[3] 743 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 675 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1017 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 364 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[7] 885 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 316 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1273 180
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 612 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[0] 614 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 211 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 691 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 488 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 330 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 521 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 476 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 207 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 221 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 395 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 573 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 472 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 402 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[5] 691 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[6] 756 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[5] 861 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[1] 958 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1167 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 463 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[1] 776 84
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 728 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 321 58
set_location Controler_0/ADI_SPI_1/data_counter[1] 722 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 548 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 294 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 689 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 447 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 547 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 427 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 280 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 679 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 482 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 602 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[4] 790 78
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0 1168 162
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[16] 593 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 2198 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 416 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 812 186
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 370 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 384 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 289 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[5] 702 111
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[7] 655 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[6] 761 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 428 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[2] 755 63
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 626 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 487 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 519 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1346 97
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 204 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 473 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[7] 729 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1075 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 322 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[7] 725 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[6] 733 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 440 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 447 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 565 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 824 171
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 625 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 209 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 362 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[1] 566 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[2] 918 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 681 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 746 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 617 127
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 207 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[23] 636 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 439 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 1250 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 805 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 284 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 658 60
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 608 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m41_i 737 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1038 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[1] 790 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[1] 251 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[3] 643 111
set_location Controler_0/ADI_SPI_1/sdio_1 737 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[2] 800 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 445 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 220 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[5] 611 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[1] 749 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1175 126
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 629 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 572 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1.N_342_i_i 746 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[0] 901 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/Q[0] 472 69
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 621 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[2] 688 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/RDATA_r[0] 472 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 479 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 380 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[1] 694 112
set_location Controler_0/ADI_SPI_1/sclk 745 37
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 738 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[6] 606 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1361 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 391 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 544 19
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 588 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[4] 678 102
set_location Controler_0/ADI_SPI_1/data_counter[6] 727 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 420 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1340 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[1] 669 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 450 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 429 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[2] 635 118
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 671 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_state_reg_4_0_a3_0 637 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[4] 944 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1198 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 454 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 588 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 606 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 312 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a2 781 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[14] 441 21
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 622 46
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 486 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 303 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[4] 607 51
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1081 157
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 681 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 379 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 366 30
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 657 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 861 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 432 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 210 55
set_location Controler_0/Command_Decoder_0/counter[14] 506 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[4] 799 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 325 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1090 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 358 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 361 43
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 675 42
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 757 45
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 453 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[5] 861 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 216 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m40 733 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1037 150
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[9] 635 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[4] 781 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[3] 793 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 566 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 554 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1323 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 523 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 608 24
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un8_and_lane_data_go_2 687 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 404 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 428 21
set_location Controler_0/gpio_controler_0/Outputs_8_2[15] 729 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[5] 783 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 235 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 847 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[0] 624 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 416 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[0] 766 91
set_location Communication_0/Communication_Controler_0/m4_e 660 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[2] 641 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1074 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01[4] 500 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[8] 654 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[4] 677 82
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv[0] 703 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 438 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.2.un40_input_k_array_4 665 75
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 590 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 327 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 196 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1283 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 572 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 534 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 284 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 705 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 347 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 386 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 575 22
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 594 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 605 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 806 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 640 52
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[12] 629 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 377 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 268 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 473 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 526 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.3.un44_input_k_array_1_0 678 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 736 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 2185 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[2] 590 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 610 133
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[1] 754 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 393 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 478 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1030 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 264 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 277 45
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1306 166
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 736 91
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 554 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[5] 613 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[3] 752 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 398 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 417 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 408 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1138 151
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 527 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 822 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 511 28
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 601 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 216 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 200 100
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNIB76K[0] 528 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[3] 674 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 573 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 307 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 794 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 357 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 505 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 196 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 858 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[2] 604 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 418 70
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 187 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[6] 806 78
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[24] 470 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 984 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a3 911 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 427 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1278 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 239 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1053 195
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1297 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[6] 698 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 205 46
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 659 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 403 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1004 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 283 31
set_location Controler_0/ADI_SPI_1/addr_counter[9] 754 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 536 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1380 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 410 51
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1078 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 272 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[5] 781 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 447 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 639 48
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1141 172
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6 568 60
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 692 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[4] 908 81
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 365 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 531 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[2] 655 112
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 658 63
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 616 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 272 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[8] 630 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 216 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A_RNIEUV7[0] 680 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 349 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 504 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 413 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 805 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 337 42
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 664 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[6] 900 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1411 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 401 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 426 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[2] 873 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 256 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 558 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 430 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 341 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[6] 807 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 621 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 404 15
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 641 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 313 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[6] 731 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3_1 623 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1192 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[0] 811 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 431 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 492 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 525 64
set_location Controler_0/ADI_SPI_1/data_counter[22] 743 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2090 336
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0 571 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 848 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 302 28
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 708 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 673 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 432 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1268 174
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 601 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[0] 915 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 754 97
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 331 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[4] 713 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[7] 713 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 665 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 278 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[1] 694 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 362 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[28] 639 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1382 207
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a3 636 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 532 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_1 648 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 820 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 502 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1388 217
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 766 88
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 718 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1162 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[5] 745 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[4] 897 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1129 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 645 19
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1077 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1302 183
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 1249 216
set_location Controler_0/gpio_controler_0/Outputs[9] 654 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1332 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 382 22
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1143 171
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 649 36
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[3] 686 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[1] 672 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[2] 697 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 990 126
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a2 625 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 333 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 355 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 304 58
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[5] 662 64
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1309 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1035 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 220 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[0] 206 52
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1311 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 940 133
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1070 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 668 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 794 99
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 664 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 434 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 590 51
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[1] 684 84
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[4] 629 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1385 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 512 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[3] 883 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 409 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 305 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 354 43
set_location Controler_0/gpio_controler_0/un16_write_signal_2_0 671 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 484 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_0_0_a3_1[1] 639 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 491 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[7] 749 63
set_location Controler_0/ADI_SPI_0/sclk 665 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 673 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[4] 591 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[4] 728 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[5] 940 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1126 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[0] 925 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[4] 806 82
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 526 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 348 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1319 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 530 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[4] 682 102
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[25] 676 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0_RNID8Q42 648 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 367 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 289 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 505 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/RDATA_r[31] 674 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 356 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[12] 423 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[0] 699 105
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 241 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 931 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 511 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 404 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[9] 645 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 361 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 321 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[3] 697 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[3] 682 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[2] 700 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 519 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 440 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[6] 876 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[9] 694 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[1] 720 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 342 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 343 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[6] 736 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[6] 719 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 602 142
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 528 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 236 51
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 506 42
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[3] 688 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 331 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 507 16
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 563 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[0] 666 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 540 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 826 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 844 100
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_0_0[6] 565 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[9] 625 76
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 639 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[6] 883 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 722 21
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[2] 623 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2138 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 913 132
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 573 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[2] 697 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 565 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1_1 754 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[0] 921 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 425 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 379 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 745 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[2] 835 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[2] 817 63
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1121 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 873 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_RNIARR31[9] 629 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 410 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1_RNIED2A2 798 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 528 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1225 172
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 380 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 252 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 359 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 426 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 659 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[4] 694 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1160 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[5] 746 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 324 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0 880 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[7] 740 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 856 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 739 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[7] 776 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 663 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 192 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 307 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 726 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[0] 694 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[1] 901 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 352 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1020 201
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIPH4V[2] 570 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 349 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 418 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[1] 781 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 356 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 546 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 589 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 305 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 337 30
set_location Controler_0/ADI_SPI_0/counter[2] 673 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[12] 469 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 360 30
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 599 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 569 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 382 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[38] 490 18
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Ilas_LastFrame 671 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 278 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1.SUM_0[2] 748 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 795 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 566 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[13] 422 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 351 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 571 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1929 234
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m18_e_0_o2_0 792 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 552 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 409 34
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 596 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1339 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1232 172
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1266 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 526 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_2 775 72
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 698 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1321 160
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 644 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 449 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 274 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 559 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.2.un56_input_k_array_4 651 75
set_location Controler_0/ADI_SPI_0/data_counter[23] 720 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 246 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 416 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[5] 861 72
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 603 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_RNIVAQR 594 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 523 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 666 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 809 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 422 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 351 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 803 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 490 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 342 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[30] 474 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 326 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[4] 797 63
set_location Controler_0/Answer_Encoder_0/periph_data[15] 572 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2246 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 989 124
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[12] 637 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 425 76
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[0] 637 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 403 58
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[6] 643 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 477 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 630 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 389 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 548 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[4] 910 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[1] 695 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 420 10
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 472 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 448 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 836 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 326 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 683 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[4] 653 76
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[21] 661 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0 771 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[4] 876 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[0] 670 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1033 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 269 34
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1059 159
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 618 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 214 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 719 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3[0] 242 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 312 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 310 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1598 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[4] 884 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1086 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 493 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[7] 745 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 527 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 362 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 308 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_i_a3_0[0] 663 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 469 27
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[22] 439 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m49 706 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 713 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 682 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[5] 812 72
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 591 25
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[0] 609 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 202 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 728 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[4] 943 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 402 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_1[7] 631 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[5] 678 84
set_location Controler_0/ADI_SPI_1/data_counter[12] 733 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 393 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1055 196
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 438 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 569 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[5] 896 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 277 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 628 112
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 516 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 353 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 491 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[4] 682 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1036 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 598 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1305 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[2] 767 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1349 154
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 651 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 929 127
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 619 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 845 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 681 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[4] 635 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 737 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0 613 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1191 168
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 735 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 600 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 593 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[2] 610 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 589 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 284 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[4] 672 84
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 597 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[17] 210 16
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 547 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 282 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 415 61
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 605 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 452 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[5] 698 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_2_0 757 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_i_a3_3[3] 623 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 633 79
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.1.un52_input_k_array_2 689 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[3] 757 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1121 196
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 186 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 853 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 718 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 218 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 349 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1139 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 565 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 419 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 302 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 337 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 410 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/Q[14] 643 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 999 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 360 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1270 172
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 317 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[2] 696 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 407 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 638 82
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 220 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[2] 690 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 374 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[2] 706 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1190 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 654 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 588 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[3] 590 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[4] 825 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 821 172
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 364 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e 644 105
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/RDATA_r[6] 651 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 524 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 182 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 554 49
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 543 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 259 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 658 87
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1314 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[0] 927 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 745 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_1 636 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_A[0] 619 85
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 483 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 367 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1360 100
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 679 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 361 25
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1342 181
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[17] 619 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1036 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 392 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 186 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 147 234
set_location Controler_0/REGISTERS_0/state_reg[3] 589 37
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1362 196
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[1] 606 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 838 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_3 757 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1005 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 196 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 501 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[5] 690 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 390 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1355 309
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 869 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[5] 808 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 241 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 297 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 520 72
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1608 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[1] 601 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1_RNIIKD02 795 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[0] 944 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 366 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 363 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[0] 686 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 235 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 234 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[8] 644 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1137 151
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[5] 570 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[1] 820 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1375 217
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 452 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[1] 707 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[3] 805 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0 612 105
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 655 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 296 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[1] 683 99
set_location Controler_0/gpio_controler_0/read_data_frame[11] 704 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 465 19
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 676 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 350 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 398 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 377 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[2] 859 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 444 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 495 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 712 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[25] 313 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[4] 734 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1040 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[2] 699 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 815 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[2] 670 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 270 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[0] 672 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[8] 693 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 394 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 635 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 902 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 927 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 863 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 675 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 338 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[4] 858 81
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 522 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 408 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 1271 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1067 159
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 366 9
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_m0[6] 626 63
set_location Controler_0/ADI_SPI_0/data_counter[26] 723 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 624 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 601 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 812 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 688 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 327 60
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 552 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[0] 789 84
set_location Controler_0/gpio_controler_0/Outputs_8_i_a2_1_1[11] 703 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 525 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 403 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1248 166
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[1] 608 73
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1238 175
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 653 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 292 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1197 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 359 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 493 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO 612 78
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 607 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1272 174
set_location Controler_0/ADI_SPI_1/addr_counter[22] 767 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 560 43
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1 1740 13
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[7] 611 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[2] 714 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[4] 758 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 645 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 385 42
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[3] 649 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 724 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 1257 165
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[13] 421 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 682 43
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 562 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[14] 609 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 361 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 720 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1083 79
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_3[1] 669 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 434 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 477 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[1] 793 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[6] 794 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 381 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 553 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 356 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[6] 791 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[3] 597 85
set_location Controler_0/gpio_controler_0/un20_write_signal_1 666 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 305 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 287 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 415 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 396 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 562 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[0] 811 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[5] 741 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 827 78
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 600 48
set_location Controler_0/ADI_SPI_0/data_counter[13] 710 37
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 597 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 596 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[0] 704 114
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 649 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[1] 1212 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 426 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 637 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 627 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1363 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[3] 744 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1161 157
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 564 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[4] 799 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 241 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1200 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 281 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1 788 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 361 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 323 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[6] 663 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 735 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 150 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 297 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 488 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1003 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1343 96
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 726 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 567 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 807 100
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 632 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 502 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1240 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[4] 899 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3 768 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[0] 861 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 324 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 313 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 677 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1362 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[7] 697 123
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 529 64
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 595 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[18] 256 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 742 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[8] 833 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0_RNIPUGC1 780 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[3] 911 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 505 18
set_location Controler_0/gpio_controler_0/read_data_frame[4] 705 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 357 45
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 558 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1186 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 396 36
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 648 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 488 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 275 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 637 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 198 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[5] 814 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 525 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 452 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[1] 908 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 504 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 417 58
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 510 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[5] 706 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[7] 725 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1128 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 905 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 259 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 797 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1195 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_1_RNI38841 891 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 391 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0s2 722 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 748 114
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 416 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 686 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[0] 688 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1154 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 489 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[6] 804 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI9S311[3] 564 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 404 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 564 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 359 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[1] 679 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 360 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 182 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1430 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 400 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[0] 811 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 286 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9 647 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[1] 808 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 686 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 418 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 592 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 300 58
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 563 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1323 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 426 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 574 72
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 502 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 799 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 388 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 412 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0 592 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[1] 642 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 676 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[2] 735 91
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 644 51
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[0] 637 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 336 55
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 648 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 408 33
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 552 75
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[27] 153 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 359 55
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1252 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[3] 696 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 267 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 407 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 450 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 451 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[31] 547 7
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_0[5] 711 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 531 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 534 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 594 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 411 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 571 60
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 664 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_50[0] 681 75
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1080 160
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[3] 696 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 527 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1142 127
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_i_a3_0_a4 597 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[3] 956 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 485 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 342 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 498 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 618 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 674 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[6] 806 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[0] 339 58
set_location Controler_0/gpio_controler_0/un7_read_signal_0 672 30
set_location Controler_0/gpio_controler_0/un1_write_signal_4 648 24
set_location Communication_0/Communication_Controler_0/state_reg[3] 590 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[3] 596 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 417 51
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 728 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_50_0[0] 612 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1302 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[0] 623 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 498 30
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_RNO[1] 678 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 428 7
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 394 22
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[24] 600 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 468 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 515 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[6] 732 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 539 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 224 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 359 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[3] 618 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[7] 738 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 410 61
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 662 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 380 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 396 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 447 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[3] 745 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 263 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 344 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 465 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[3] 639 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 552 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1335 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1125 186
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 183 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 392 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 695 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 525 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 679 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[3] 737 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 325 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 606 142
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[3] 804 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[6] 739 108
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 661 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 324 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[0] 620 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 462 25
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 687 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 418 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 328 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1317 184
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 299 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1126 196
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 352 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[2] 690 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[1] 720 111
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 506 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[0] 747 114
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 657 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 527 60
set_location Controler_0/Answer_Encoder_0/periph_data[14] 565 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 972 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 588 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[1] 601 108
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 614 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[7] 924 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[7] 741 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1139 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 326 58
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 661 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 417 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[4] 796 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 835 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a2 635 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 624 36
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/un1_re_set6 478 69
set_location Controler_0/ADI_SPI_1/data_counter[25] 746 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1188 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[4] 798 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 342 48
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 608 57
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 434 64
set_location Controler_0/gpio_controler_0/SET_PULSE 741 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1339 160
set_location Controler_0/ADI_SPI_1/addr_counter[26] 771 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 599 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 434 9
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 631 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 441 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[0] 645 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[0] 822 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[23] 654 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[1] 897 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 421 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[9] 144 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1137 142
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 590 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 736 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_o2 811 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[4] 868 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 438 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 369 10
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 591 48
set_location Controler_0/ADI_SPI_0/data_counter[16] 713 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[5] 788 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[2] 748 73
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 643 75
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[0] 589 69
set_location Controler_0/gpio_controler_0/Outputs[7] 735 22
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 623 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1234 172
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 520 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[6] 739 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[3] 615 109
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[11] 414 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1154 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 442 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_0_a2 609 84
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 604 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[7] 680 82
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 341 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[1] 709 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1826 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 410 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[5] 957 72
set_location Controler_0/Command_Decoder_0/counter[15] 507 34
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 600 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 763 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 301 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 400 73
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 709 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 702 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 259 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[1] 791 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[0] 610 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 450 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1086 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 320 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 397 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3 624 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 431 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 550 49
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 513 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a3 780 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 658 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 626 105
set_location Controler_0/ADI_SPI_0/data_counter[22] 719 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 390 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/Q[0] 475 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[3] 913 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 609 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputData_2_2_sqmuxa 612 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 391 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e_4 748 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 831 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[5] 895 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 383 19
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[22] 588 69
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1339 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 831 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 293 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 686 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 424 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 409 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[7] 723 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 608 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 414 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 391 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[1] 955 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[6] 815 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[2] 408 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e_4 826 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2_1 622 96
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1341 180
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1095 157
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 788 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 648 96
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 541 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1595 168
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 292 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 197 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[5] 689 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 323 37
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 651 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[1] 713 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[3] 717 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 570 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1192 169
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[0] 760 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[1] 861 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 255 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1595 228
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[7] 719 63
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 651 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 243 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[4] 292 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1333 228
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 574 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 277 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1315 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 433 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 671 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[7] 878 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1551 165
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[0] 730 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1079 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[5] 756 102
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[5] 714 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1352 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[6] 596 108
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1098 157
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 358 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[2] 935 72
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[6] 604 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1026 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 261 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 701 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 730 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 339 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[7] 818 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1337 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[25] 252 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 483 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_rep[4] 801 103
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_0_a2 614 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[3] 613 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[1] 869 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[7] 744 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 381 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[21] 448 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[0] 801 75
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1276 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 236 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 609 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 370 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[7] 903 69
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 304 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 359 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 624 133
set_location Controler_0/Answer_Encoder_0/cmd_CDb 559 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 389 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 267 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[0] 670 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[2] 606 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 269 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 839 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1047 195
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3 768 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 849 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[1] 485 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[6] 628 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 433 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[7] 867 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0 777 69
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 589 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0_0 769 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[3] 567 103
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1091 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1140 151
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 456 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0_0 768 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1116 219
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 721 58
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 730 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 864 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[5] 704 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 424 7
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 459 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 229 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 192 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 484 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 538 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 401 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1236 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[1] 815 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 370 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 448 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 449 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1320 96
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 756 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 503 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 339 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 504 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 596 55
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1150 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 489 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 593 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 809 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1068 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[6] 625 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 550 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 544 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0[4] 574 102
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 557 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 357 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[4] 929 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 928 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[16] 532 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1072 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 331 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[3] 568 79
set_location Controler_0/ADI_SPI_0/addr_counter[12] 733 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 294 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 377 15
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 628 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 936 132
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3 768 69
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_i_a2_0_1[3] 631 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 755 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 424 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 663 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 293 31
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[19] 608 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 440 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 264 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 314 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1364 169
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 754 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 432 15
set_location Controler_0/gpio_controler_0/Outputs_8_2[14] 652 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 487 19
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 713 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 406 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[7] 684 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 816 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 407 10
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 605 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 192 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 378 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 554 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[7] 607 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 430 33
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[23] 316 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 669 28
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/Q[3] 662 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 362 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 238 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 451 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 798 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 537 43
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_3[3] 611 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[4] 676 91
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 667 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1932 314
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 72 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1932 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 948 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2436 68
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 660 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2256 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1860 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 72 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1596 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 144 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2256 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 0 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 948 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 2040 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1704 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2292 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 768 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 216 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1860 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2004 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2184 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1056 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 216 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 180 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1380 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 948 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 216 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 396 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1344 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 504 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 504 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1932 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2040 206
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 108 287
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2004 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2256 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1380 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1200 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1020 179
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2364 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1968 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 948 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 804 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 72 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2112 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 876 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1788 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2112 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 36 206
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2364 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2004 368
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2328 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2436 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 588 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2328 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 36 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1380 341
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 588 68
set_location Controler_0/REGISTERS_0/memory_memory_0_0 660 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2112 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 144 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 912 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 36 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1896 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1020 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 252 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 732 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 0 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 588 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 468 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1452 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1452 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2112 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 216 68
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1824 41
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 36 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2112 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1824 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2004 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 624 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 72 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1704 122
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 624 68
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2076 206
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 624 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1236 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 984 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 588 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1524 314
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 360 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1968 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 876 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 108 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 948 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 396 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1704 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1164 233
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1236 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 840 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 876 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1824 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1164 368
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 252 41
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2040 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 732 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1632 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1164 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 768 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1308 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 696 95
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1020 41
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2256 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1488 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2400 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 324 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1200 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1860 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 840 179
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 540 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1788 68
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1164 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 72 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2292 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2256 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2436 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1632 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1932 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 876 341
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 180 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 432 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2364 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1860 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 144 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1452 368
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 36 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 504 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 732 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1524 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 468 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1128 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 0 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2256 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1344 149
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 768 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2292 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2400 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1560 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 660 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 108 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 216 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1380 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 36 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1596 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1932 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 876 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1596 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 288 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 324 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2328 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 216 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 912 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1752 260
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 804 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 468 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1164 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2040 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1308 95
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2328 260
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1560 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2184 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 912 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1632 179
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 540 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1860 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 432 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1932 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2076 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 840 287
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1092 341
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1092 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1704 260
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 432 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1968 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2292 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 504 314
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 396 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 240 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1223 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 228 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 432 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 312 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 914 132
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1371 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 372 27
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 627 33
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 624 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 348 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805 648 87
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIKVMA[0] 540 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1133 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 360 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 834 108
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31] 720 33
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence_s_1231 672 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 600 81
set_location Controler_0/Command_Decoder_0/counter_s_1328 492 33
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1299 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1091 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1132 123
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un58_ilas_enable_cry_0 552 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 540 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 912 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 264 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 408 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 382 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 687 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9 600 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 348 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 324 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 504 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 558 96
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 516 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un58_ilas_enable_cry_0 670 60
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_822 1234 174
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_828 1080 153
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 480 63
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un73_ilasrawcounter_cry_0 682 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 852 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 384 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1240 680 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 384 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 539 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1242 189
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1227 553 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 516 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 419 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 360 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 222 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 648 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1128 126
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 611 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 264 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1178 114
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 709 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 540 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 540 18
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 504 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 238 36
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1] 696 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 432 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 552 63
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un42_ilas_enable_s_1_1237 540 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1116 144
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 660 90
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 624 81
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI6ILC 492 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 444 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 504 9
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_821 1261 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1332 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1177 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 708 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 801 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 675 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 732 90
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_824 1273 174
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 540 51
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 516 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 240 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B 588 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 613 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 398 9
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 564 15
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 432 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 288 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 435 78
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 660 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10_RNIC08L 539 60
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence_s_1229 624 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 420 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_0_s_0_1239 696 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 336 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 588 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 288 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un26_ilas_enable_s_1_1235 672 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMA7D 612 51
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54 623 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 639 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1176 117
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIA909 492 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 336 27
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1320 159
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_827 1307 183
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIK1SC 636 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 252 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 672 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 828 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 420 6
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI7CC8 516 63
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 588 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1353 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 552 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 588 15
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329 708 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 756 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 816 99
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un26_ilas_enable_s_1_1238 552 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIB2U6 504 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 396 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 528 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 290 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 516 6
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 396 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_cry_0 708 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1158 126
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI5OU 600 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 240 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 720 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 828 90
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ 516 45
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 480 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 636 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 744 54
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 627 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 684 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 444 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 240 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1001 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1128 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS 478 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 396 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un42_ilas_enable_s_1_1236 648 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 735 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_826 1371 210
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 588 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 647 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1228 684 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1343 90
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNI382C[0] 660 63
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1296 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 384 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 925 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 408 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 612 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer_s_1232 660 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 516 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 350 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 408 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 843 114
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 604 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 636 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 432 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 588 132
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 780 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 408 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 552 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence_s_1234 612 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 417 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 756 90
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 504 63
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_823 1071 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1140 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 252 27
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335 756 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence_s_1233 564 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640 252 24
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI47H8 660 87
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 468 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 855 54
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1] 720 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 198 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1308 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 348 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1 684 54
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 444 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 975 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK 324 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 857 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 588 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1074 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 588 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 816 96
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 603 27
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 648 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1323 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 300 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 854 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_820 408 69
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 612 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 615 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 240 42
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 492 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 384 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 786 54
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1092 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy 309 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 384 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8] 504 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 210 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 432 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10_RNIAAKE 660 60
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 612 72
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31] 744 42
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334 671 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 660 15
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer_s_1230 636 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1077 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 348 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 240 45
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_825 1259 171
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 675 33
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0] 684 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 360 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 408 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0 672 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 612 135
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[4] 768 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 413 213
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[1] 874 84
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 1191 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 1438 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[5] 828 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[1] 826 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[7] 780 114
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 820 267
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 1383 225
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 1797 126
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 745 333
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 2007 234
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[2] 828 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[1] 852 84
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 725 288
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[7] 804 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[7] 720 75
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 2091 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 255 174
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 1620 240
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[7] 804 117
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 216 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[7] 780 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 363 255
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[5] 828 72
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 471 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 984 156
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 252 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 474 309
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[4] 852 90
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 373 243
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[2] 828 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[0] 756 105
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 1531 309
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[6] 756 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[3] 912 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[4] 852 87
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 2004 234
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[0] 756 108
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 493 252
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[2] 638 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[0] 900 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[5] 828 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 754 333
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[5] 804 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[2] 828 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[2] 828 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[7] 721 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[3] 936 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[4] 744 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[2] 660 123
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 960 180
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 300 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[5] 780 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[0] 900 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[3] 648 114
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 1535 105
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 2088 336
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[3] 946 84
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 1683 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[1] 864 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[0] 732 111
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 2199 267
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[3] 672 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1656 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 2139 138
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[7] 722 72
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1311 282
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 2244 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[5] 804 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[7] 720 78
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 1358 282
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[4] 876 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[6] 756 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[2] 626 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[0] 924 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[1] 780 108
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 2248 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 1949 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[3] 936 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[2] 624 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[4] 768 102
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 1119 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 2189 261
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[6] 804 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[6] 708 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 1716 135
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1680 279
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 652 234
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[5] 804 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[5] 828 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[3] 648 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[6] 780 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[0] 924 84
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 1340 150
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 564 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[4] 756 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[6] 804 87
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 2100 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[1] 780 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[4] 876 87
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 2136 138
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 1534 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1680 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[0] 756 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[1] 864 81
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 1121 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[1] 804 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[6] 780 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[6] 732 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 1968 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[3] 672 114
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 1123 342
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 1744 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 580 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 580 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 580 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 1744 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 580 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 1744 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 586 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 580 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 586 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 586 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 1744 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 580 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 580 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 586 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 1744 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 582 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1741 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1747 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 576 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 582 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1741 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1747 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 576 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 582 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1741 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1747 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 576 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1747 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 582 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1741 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1747 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 576 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 582 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1741 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1747 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 576 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 582 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1741 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 576 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1747 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 576 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 582 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1741 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1747 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 576 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 582 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1741 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1747 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 576 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 582 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 582 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1741 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1747 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 576 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 582 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1741 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1747 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 576 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 582 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1741 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1741 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1747 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 576 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 582 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1741 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1747 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1747 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 576 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 582 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1741 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 579 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 579 12
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 579 13
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 576 40
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 576 13
set_location I_1/U0_RGB1_RGB0 577 12
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1169 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1164 163
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 611 17
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_1 612 17
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 588 17
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 564 17
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 516 47
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 540 47
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 588 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 384 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 408 29
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 372 29
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 420 8
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 398 11
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 408 11
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 396 29
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 384 29
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 360 29
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 240 53
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 240 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 252 56
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 240 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 240 47
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 228 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 240 56
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 264 56
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 350 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 360 47
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 408 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 396 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 360 35
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 324 20
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 336 20
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 288 20
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 300 20
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 312 20
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 552 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 516 29
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 540 20
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 504 11
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 516 17
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 528 29
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 539 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 540 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 552 20
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 396 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 382 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_1 384 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 408 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 348 44
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 336 53
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 384 53
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 384 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 420 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 432 47
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 432 53
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 444 44
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 432 44
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 444 47
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 290 35
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 300 35
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 516 8
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 528 8
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 540 8
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 478 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_1 480 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 419 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_1 420 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 417 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_1 420 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_0 504 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 432 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 324 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 348 26
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 300 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 348 17
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 312 17
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 348 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 336 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 288 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 252 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 264 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 222 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 228 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 238 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 240 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_2 252 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_0 252 26
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_1 264 26
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 264 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 276 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 240 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 252 35
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_0 720 35
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_1 732 35
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_2 744 35
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_0 696 38
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_1 708 38
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_2 720 38
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_0 671 38
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_1 672 38
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_0 744 44
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_1 756 44
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_2 768 44
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_0 720 47
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_1 732 47
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_2 744 47
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_0 756 38
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_0 492 35
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_1 504 35
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_2 516 35
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_0 708 29
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_1 720 29
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_2 732 29
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 675 29
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 684 29
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 675 35
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 684 35
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 709 26
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 720 26
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 732 26
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 603 29
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 612 29
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 627 29
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 636 29
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 604 35
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 612 35
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 627 35
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 636 35
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 516 38
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 540 53
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_821_CC_0 1261 182
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_823_CC_0 1071 161
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_828_CC_0 1080 155
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_822_CC_0 1234 176
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_822_CC_1 1236 176
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_822_CC_2 1248 176
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1371 218
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1380 218
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1320 161
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1332 161
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1299 161
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1308 161
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1092 161
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1296 167
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1308 167
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 408 74
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 420 74
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 408 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 420 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 309 71
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 312 71
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 384 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 396 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_820_CC_0 408 71
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_820_CC_1 420 71
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 435 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 444 80
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1240_CC_0 680 92
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_1240_CC_1 684 92
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0_CC_0 672 92
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_0_s_0_1239_CC_0 696 89
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_cry_0_CC_0 708 89
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIK1SC_CC_0 636 80
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_0 623 80
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_1 624 80
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 588 62
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 612 74
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 648 80
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 624 83
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI47H8_CC_0 660 89
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805_CC_0 648 89
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 660 74
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 648 74
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 660 92
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 672 89
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMA7D_CC_0 612 53
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9_CC_0 600 56
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 624 53
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 612 38
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 612 56
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 588 56
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI5OU_CC_0 600 80
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B_CC_0 588 83
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 504 71
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 492 65
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 588 80
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 600 83
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI6ILC_CC_0 492 71
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIA909_CC_0 492 74
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 444 71
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 432 65
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 480 71
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_1/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 504 74
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI7CC8_CC_0 516 65
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIB2U6_CC_0 504 62
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 480 65
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 468 65
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 516 62
set_location Data_Block_0/DataSource_Transcievers_0/COREFIFO_C13_0_2/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 504 65
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence_s_1229_CC_0 624 89
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer_s_1230_CC_0 636 89
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence_s_1231_CC_0 672 83
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer_s_1232_CC_0 660 80
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0]_CC_0 684 89
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence_s_1233_CC_0 564 80
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1227_CC_0 553 74
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 540 74
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIKVMA[0]_CC_0 540 65
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10_RNIC08L_CC_0 539 62
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10_RNIC08L_CC_1 540 62
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un26_ilas_enable_s_1_1238_CC_0 552 71
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un42_ilas_enable_s_1_1237_CC_0 540 71
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 552 62
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 552 65
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence_s_1234_CC_0 612 62
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_1228_CC_0 684 65
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 636 65
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNI382C[0]_CC_0 660 65
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10_RNIAAKE_CC_0 660 62
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un26_ilas_enable_s_1_1235_CC_0 672 65
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un42_ilas_enable_s_1_1236_CC_0 648 65
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un58_ilas_enable_cry_0_CC_0 670 62
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un58_ilas_enable_cry_0_CC_1 672 62
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un73_ilasrawcounter_cry_0_CC_0 682 62
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un73_ilasrawcounter_cry_0_CC_1 684 62
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_825_CC_0 1259 173
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_825_CC_1 1260 173
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_825_CC_2 1272 173
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_824_CC_0 1273 176
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_827_CC_0 1307 185
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_827_CC_1 1308 185
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_827_CC_2 1320 185
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_826_CC_0 1371 212
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_826_CC_1 1380 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1128 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1140 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1133 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1140 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1116 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1128 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1091 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1092 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_2 1104 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1140 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1152 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 613 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 624 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 615 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 624 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 588 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 600 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 588 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 600 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 612 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 624 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1128 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1140 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1158 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1164 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1077 74
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1080 74
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1074 80
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1080 80
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1132 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1140 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1308 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1320 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1323 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1332 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1343 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1344 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_2 1356 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1353 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1356 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1332 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1344 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 780 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 792 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 708 92
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 720 92
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 828 89
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 840 89
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 828 92
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 840 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 852 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 864 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 834 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 840 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 801 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 804 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 558 98
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 564 98
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 854 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 864 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1223 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1224 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_2 1236 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1001 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1008 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 975 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 984 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 843 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 852 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1242 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1248 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 914 134
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 924 134
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 925 128
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 936 128
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 210 98
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 216 98
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 198 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 204 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 912 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 924 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1178 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1188 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1177 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1188 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 786 56
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 792 56
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 855 56
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 864 56
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1176 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1188 119
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 756 92
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 768 92
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 732 92
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 744 92
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 756 89
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 768 89
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 744 56
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 756 56
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 816 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 828 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 857 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 864 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 660 17
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 672 17
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 639 17
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 648 17
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 816 101
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 828 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 687 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 696 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 708 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 647 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 648 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 660 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_3 672 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 684 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 696 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 708 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0 684 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1 696 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2 708 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 636 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 648 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 660 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 720 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 732 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 735 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 744 53
