D:/Digital/projects_desgin/mixel_assignment/RTL/timer.v {1 {vlog -work work D:/Digital/projects_desgin/mixel_assignment/RTL/timer.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module timer

Top level modules:
	timer

} {} {}} D:/Digital/projects_desgin/mixel_assignment/RTL/FSM.v {1 {vlog -work work D:/Digital/projects_desgin/mixel_assignment/RTL/FSM.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module FSM

Top level modules:
	FSM

} {} {}} D:/Digital/projects_desgin/mixel_assignment/RTL/TOP_MODULE.v {1 {vlog -work work {D:\Digital\projects_desgin\mixel_assignment\RTL\TOP_MODULE.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module TOP_MODULE

Top level modules:
	TOP_MODULE

} {} {}}
