/**********************************************************************/
#ifdef DOC

TITLE:  特殊レジスタ定義(MN101EF51A)

TITDOC: 特殊レジスタ定義(MN101EF51A)

DATE:   2009/5/18

#endif
/**********************************************************************/
/* VERSION */
#define __SR_VERSION 1


/* MACRO DEFINE */
#define __UMEM8(addr)  (*((volatile unsigned char  *)addr))
#define __UMEM16(addr) (*((volatile unsigned short *)addr))
#define __UMEM32(addr) (*((volatile unsigned long  *)addr))


/* SPECIAL REGISTER DEFINE */
#define CHDRVSEL	__UMEM8(0x3DF0)
#define PWMMD	__UMEM16(0x3E00)
#define PWMMDL	__UMEM8(0x3E00)
#define PWMMDH	__UMEM8(0x3E01)
#define PWMSEL	__UMEM16(0x3E02)
#define PWMSELL	__UMEM8(0x3E02)
#define PWMSELH	__UMEM8(0x3E03)
#define PWMSET	__UMEM16(0x3E04)
#define PWMSETL	__UMEM8(0x3E04)
#define PWMSETH	__UMEM8(0x3E05)
#define TCMPA	__UMEM16(0x3E06)
#define TCMPAL	__UMEM8(0x3E06)
#define TCMPAH	__UMEM8(0x3E07)
#define TCMPB	__UMEM16(0x3E08)
#define TCMPBL	__UMEM8(0x3E08)
#define TCMPBH	__UMEM8(0x3E09)
#define TCMPC	__UMEM16(0x3E0A)
#define TCMPCL	__UMEM8(0x3E0A)
#define TCMPCH	__UMEM8(0x3E0B)
#define OUTMD	__UMEM8(0x3E0C)
#define DTMSET	__UMEM8(0x3E0D)
#define DTMSET1	__UMEM8(0x3E0E)
#define PWMBC	__UMEM16(0x3E10)
#define PWMBCL	__UMEM8(0x3E10)
#define PWMBCH	__UMEM8(0x3E11)
#define BCSTR	__UMEM8(0x3E12)
#define PWMOFF	__UMEM16(0x3E13)
#define PWMOFFL	__UMEM8(0x3E13)
#define PWMOFFH	__UMEM8(0x3E14)
#define IRQCULL	__UMEM8(0x3E15)
#define PWMTMCNT	__UMEM8(0x3E16)
#define RELCTR	__UMEM8(0x3E17)
#define PWMODR	__UMEM8(0x3E18)
#define RELSTAT	__UMEM8(0x3E19)
#define PWMCMP1	__UMEM8(0x3E1A)
#define PWMCMP2	__UMEM8(0x3E1B)
#define PRTKEY	__UMEM8(0x3E50)
#define CKTRMD	__UMEM8(0x3E51)
#define CKMONEN	__UMEM8(0x3E52)
#define CKMONSETU	__UMEM8(0x3E53)
#define CKMONSETL	__UMEM8(0x3E54)
#define CKMONSTAT	__UMEM8(0x3E55)
#define OSCLOCK	__UMEM8(0x3E56)
#define P0OUT	__UMEM8(0x3E70)
#define P2OUT	__UMEM8(0x3E72)
#define P3OUT	__UMEM8(0x3E73)
#define P4OUT	__UMEM8(0x3E74)
#define PAOUT	__UMEM8(0x3E7A)
#define P0IN	__UMEM8(0x3E80)
#define P2IN	__UMEM8(0x3E82)
#define P3IN	__UMEM8(0x3E83)
#define P4IN	__UMEM8(0x3E84)
#define PAIN	__UMEM8(0x3E8A)
#define P0DIR	__UMEM8(0x3E90)
#define P2DIR	__UMEM8(0x3E92)
#define P3DIR	__UMEM8(0x3E93)
#define P4DIR	__UMEM8(0x3E94)
#define PADIR	__UMEM8(0x3E9A)
#define P0PLU	__UMEM8(0x3EA0)
#define P2PLU	__UMEM8(0x3EA2)
#define P3PLU	__UMEM8(0x3EA3)
#define P4PLUD	__UMEM8(0x3EA4)
#define PAPLU	__UMEM8(0x3EAA)
#define SELUD	__UMEM8(0x3EAF)
#define P0OMD1	__UMEM8(0x3EB0)
#define P3OMD	__UMEM8(0x3EB3)
#define P4OMD	__UMEM8(0x3EB4)
#define PAOMD	__UMEM8(0x3EBA)
#define P0OMD2	__UMEM8(0x3EC0)
#define P4IMD	__UMEM8(0x3EC4)
#define PAIMD	__UMEM8(0x3ECA)
#define P0LED	__UMEM8(0x3EE0)
#define P0ODC	__UMEM8(0x3EF0)
#define P2ODC	__UMEM8(0x3EF2)
#define P3ODC	__UMEM8(0x3EF3)
#define PAODC	__UMEM8(0x3EFA)
#define CPUM	__UMEM8(0x3F00)
#define MEMCTR	__UMEM8(0x3F01)
#define WDCTR	__UMEM8(0x3F02)
#define DLYCTR	__UMEM8(0x3F03)
#define WD2CTR	__UMEM8(0x3F05)
#define HANDSHAKE	__UMEM8(0x3F06)
#define AUCTR	__UMEM8(0x3F07)
#define SC0SEL	__UMEM8(0x3F10)
#define SC0MD0	__UMEM8(0x3F11)
#define SC0MD1	__UMEM8(0x3F12)
#define SC0MD2	__UMEM8(0x3F13)
#define SC0MD3	__UMEM8(0x3F14)
#define SC0STR	__UMEM8(0x3F15)
#define RXBUF0	__UMEM8(0x3F16)
#define TXBUF0	__UMEM8(0x3F17)
#define LINCTR	__UMEM8(0x3F18)
#define RSTFACT	__UMEM8(0x3F19)
#define OSCCNT	__UMEM8(0x3F1A)
#define RCCNT	__UMEM8(0x3F1B)
#define OSCSCNT	__UMEM8(0x3F1C)
#define RCSCNT	__UMEM8(0x3F1D)
#define EDGDT	__UMEM8(0x3F1E)
#define PLLCNT	__UMEM8(0x3F1F)
#define SC1SEL	__UMEM8(0x3F20)
#define SC1MD0	__UMEM8(0x3F21)
#define SC1MD1	__UMEM8(0x3F22)
#define SC1MD2	__UMEM8(0x3F23)
#define SC1MD3	__UMEM8(0x3F24)
#define SC1STR	__UMEM8(0x3F25)
#define RXBUF1	__UMEM8(0x3F26)
#define TXBUF1	__UMEM8(0x3F27)
#define SCINTSEL	__UMEM8(0x3F28)
#define LVIMD	__UMEM8(0x3F2F)
#define KEYT3_1IMD	__UMEM8(0x3F3E)
#define KEYT3_2IMD	__UMEM8(0x3F3F)
#define WD2MDSEL	__UMEM8(0x3F4C)
#define WD2CLR	__UMEM8(0x3F4D)
#define SC4MD0	__UMEM8(0x3F50)
#define SC4MD1	__UMEM8(0x3F51)
#define SC4MD2	__UMEM8(0x3F52)
#define SC4MD3	__UMEM8(0x3F53)
#define SC4AD0	__UMEM8(0x3F54)
#define SC4AD1	__UMEM8(0x3F55)
#define SC4STR0	__UMEM8(0x3F56)
#define SC4STR1	__UMEM8(0x3F57)
#define RXBUF4	__UMEM8(0x3F58)
#define TXBUF4	__UMEM8(0x3F59)
#define SC4SEL	__UMEM8(0x3F5A)
#define STB_EDG	__UMEM8(0x3F5E)
#define STB_MSK	__UMEM8(0x3F5F)
#define TM0BC	__UMEM8(0x3F60)
#define TM1BC	__UMEM8(0x3F61)
#define TM01OC	__UMEM16(0x3F62)
#define TM0OC	__UMEM8(0x3F62)
#define TM1OC	__UMEM8(0x3F63)
#define TM0MD	__UMEM8(0x3F64)
#define TM1MD	__UMEM8(0x3F65)
#define CK0MD	__UMEM8(0x3F66)
#define CK1MD	__UMEM8(0x3F67)
#define TM2BC	__UMEM8(0x3F68)
#define TM2OC	__UMEM8(0x3F6A)
#define TM2MD	__UMEM8(0x3F6C)
#define CK2MD	__UMEM8(0x3F6E)
#define TMABC	__UMEM8(0x3F71)
#define TMAOC	__UMEM8(0x3F73)
#define TMAMD1	__UMEM8(0x3F75)
#define TMAMD2	__UMEM8(0x3F77)
#define TM6BC	__UMEM8(0x3F78)
#define TM6OC	__UMEM8(0x3F79)
#define TM6MD	__UMEM8(0x3F7A)
#define TBCLR	__UMEM8(0x3F7B)
#define TM6BEN	__UMEM8(0x3F7C)
#define RMCTR	__UMEM8(0x3F7D)
#define TM7MD4	__UMEM8(0x3F7E)
#define TM7BC	__UMEM16(0x3F80)
#define TM7BCL	__UMEM8(0x3F80)
#define TM7BCH	__UMEM8(0x3F81)
#define TM7OC1	__UMEM16(0x3F82)
#define TM7OC1L	__UMEM8(0x3F82)
#define TM7OC1H	__UMEM8(0x3F83)
#define TM7PR1	__UMEM16(0x3F84)
#define TM7PR1L	__UMEM8(0x3F84)
#define TM7PR1H	__UMEM8(0x3F85)
#define TM7IC	__UMEM16(0x3F86)
#define TM7ICL	__UMEM8(0x3F86)
#define TM7ICH	__UMEM8(0x3F87)
#define TM7MD1	__UMEM8(0x3F88)
#define TM7MD2	__UMEM8(0x3F89)
#define TM7OC2	__UMEM16(0x3F8A)
#define TM7OC2L	__UMEM8(0x3F8A)
#define TM7OC2H	__UMEM8(0x3F8B)
#define TM7PR2	__UMEM16(0x3F8C)
#define TM7PR2L	__UMEM8(0x3F8C)
#define TM7PR2H	__UMEM8(0x3F8D)
#define TM7MD3	__UMEM8(0x3F9E)
#define TMCKSEL1	__UMEM8(0x3FB0)
#define TMCKSEL2	__UMEM8(0x3FB1)
#define TMINSEL1	__UMEM8(0x3FB2)
#define TMINSEL2	__UMEM8(0x3FB3)
#define FBEWER	__UMEM8(0x3FBD)
#define FEWSPD	__UMEM8(0x3FBF)
#define ANCTR0	__UMEM8(0x3FC5)
#define ANCTR1	__UMEM8(0x3FC6)
#define ANCTR2	__UMEM8(0x3FC7)
#define ANBUF0	__UMEM8(0x3FC8)
#define ANBUF1	__UMEM8(0x3FC9)
#define IRQCNT	__UMEM8(0x3FD0)
#define NF0CTR	__UMEM8(0x3FD1)
#define NF1CTR	__UMEM8(0x3FD2)
#define NF2CTR	__UMEM8(0x3FD3)
#define NF3CTR	__UMEM8(0x3FD4)
#define NF4CTR	__UMEM8(0x3FD5)
#define NF5CTR	__UMEM8(0x3FD6)
#define LVLMD	__UMEM8(0x3FD7)
#define NMICR	__UMEM8(0x3FE1)
#define IRQ0ICR	__UMEM8(0x3FE2)
#define IRQ1ICR	__UMEM8(0x3FE3)
#define IRQ2ICR	__UMEM8(0x3FE4)
#define IRQ3ICR	__UMEM8(0x3FE5)
#define IRQ4ICR	__UMEM8(0x3FE6)
#define LINICR	__UMEM8(0x3FE7)
#define LVIICR	__UMEM8(0x3FE8)
#define TM0ICR	__UMEM8(0x3FE9)
#define TM1ICR	__UMEM8(0x3FEA)
#define TM2ICR	__UMEM8(0x3FEB)
#define TM6ICR	__UMEM8(0x3FEE)
#define TBICR	__UMEM8(0x3FEF)
#define TM7ICR	__UMEM8(0x3FF0)
#define TM7OC2ICR	__UMEM8(0x3FF1)
#define PWMOVICR	__UMEM8(0x3FF4)
#define PWMUDICR	__UMEM8(0x3FF5)
#define TM9OC2ICR	__UMEM8(0x3FF6)
#define SC0TICR	__UMEM8(0x3FF7)
#define SC1TICR	__UMEM8(0x3FF8)
#define SC0RICR	__UMEM8(0x3FF9)
#define SC1RICR	__UMEM8(0x3FFA)
#define SC4STPCICR	__UMEM8(0x3FFB)
#define SC4ICR	__UMEM8(0x3FFC)
#define ADICR	__UMEM8(0x3FFD)
