

simulate:
        
				vcs -V -R -full64 -sverilog +v2k -debug_access + variable.sv

clear:
		clear

