// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_top_img_sharp_64_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        p_ZL4demo_0_0_address0,
        p_ZL4demo_0_0_ce0,
        p_ZL4demo_0_0_we0,
        p_ZL4demo_0_0_d0,
        p_ZL4demo_0_0_q0,
        p_ZL4demo_0_1_address0,
        p_ZL4demo_0_1_ce0,
        p_ZL4demo_0_1_we0,
        p_ZL4demo_0_1_d0,
        p_ZL4demo_0_1_q0,
        p_ZL4demo_0_2_address0,
        p_ZL4demo_0_2_ce0,
        p_ZL4demo_0_2_we0,
        p_ZL4demo_0_2_d0,
        p_ZL4demo_0_2_q0,
        p_ZL4demo_1_0_address0,
        p_ZL4demo_1_0_ce0,
        p_ZL4demo_1_0_we0,
        p_ZL4demo_1_0_d0,
        p_ZL4demo_1_0_q0,
        p_ZL4demo_1_1_address0,
        p_ZL4demo_1_1_ce0,
        p_ZL4demo_1_1_we0,
        p_ZL4demo_1_1_d0,
        p_ZL4demo_1_1_q0,
        p_ZL4demo_1_2_address0,
        p_ZL4demo_1_2_ce0,
        p_ZL4demo_1_2_we0,
        p_ZL4demo_1_2_d0,
        p_ZL4demo_1_2_q0,
        p_ZL4demo_2_0_address0,
        p_ZL4demo_2_0_ce0,
        p_ZL4demo_2_0_we0,
        p_ZL4demo_2_0_d0,
        p_ZL4demo_2_0_q0,
        p_ZL4demo_2_1_address0,
        p_ZL4demo_2_1_ce0,
        p_ZL4demo_2_1_we0,
        p_ZL4demo_2_1_d0,
        p_ZL4demo_2_1_q0,
        p_ZL4demo_2_2_address0,
        p_ZL4demo_2_2_ce0,
        p_ZL4demo_2_2_we0,
        p_ZL4demo_2_2_d0,
        p_ZL4demo_2_2_q0
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] A_address0;
output   A_ce0;
input  [7:0] A_q0;
output  [11:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
output  [13:0] p_ZL4demo_0_0_address0;
output   p_ZL4demo_0_0_ce0;
output   p_ZL4demo_0_0_we0;
output  [7:0] p_ZL4demo_0_0_d0;
input  [7:0] p_ZL4demo_0_0_q0;
output  [13:0] p_ZL4demo_0_1_address0;
output   p_ZL4demo_0_1_ce0;
output   p_ZL4demo_0_1_we0;
output  [7:0] p_ZL4demo_0_1_d0;
input  [7:0] p_ZL4demo_0_1_q0;
output  [13:0] p_ZL4demo_0_2_address0;
output   p_ZL4demo_0_2_ce0;
output   p_ZL4demo_0_2_we0;
output  [7:0] p_ZL4demo_0_2_d0;
input  [7:0] p_ZL4demo_0_2_q0;
output  [13:0] p_ZL4demo_1_0_address0;
output   p_ZL4demo_1_0_ce0;
output   p_ZL4demo_1_0_we0;
output  [7:0] p_ZL4demo_1_0_d0;
input  [7:0] p_ZL4demo_1_0_q0;
output  [13:0] p_ZL4demo_1_1_address0;
output   p_ZL4demo_1_1_ce0;
output   p_ZL4demo_1_1_we0;
output  [7:0] p_ZL4demo_1_1_d0;
input  [7:0] p_ZL4demo_1_1_q0;
output  [13:0] p_ZL4demo_1_2_address0;
output   p_ZL4demo_1_2_ce0;
output   p_ZL4demo_1_2_we0;
output  [7:0] p_ZL4demo_1_2_d0;
input  [7:0] p_ZL4demo_1_2_q0;
output  [13:0] p_ZL4demo_2_0_address0;
output   p_ZL4demo_2_0_ce0;
output   p_ZL4demo_2_0_we0;
output  [7:0] p_ZL4demo_2_0_d0;
input  [7:0] p_ZL4demo_2_0_q0;
output  [13:0] p_ZL4demo_2_1_address0;
output   p_ZL4demo_2_1_ce0;
output   p_ZL4demo_2_1_we0;
output  [7:0] p_ZL4demo_2_1_d0;
input  [7:0] p_ZL4demo_2_1_q0;
output  [13:0] p_ZL4demo_2_2_address0;
output   p_ZL4demo_2_2_ce0;
output   p_ZL4demo_2_2_we0;
output  [7:0] p_ZL4demo_2_2_d0;
input  [7:0] p_ZL4demo_2_2_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[7:0] out_r_d0;
reg[13:0] p_ZL4demo_0_0_address0;
reg p_ZL4demo_0_0_ce0;
reg p_ZL4demo_0_0_we0;
reg[13:0] p_ZL4demo_0_1_address0;
reg p_ZL4demo_0_1_ce0;
reg p_ZL4demo_0_1_we0;
reg[13:0] p_ZL4demo_0_2_address0;
reg p_ZL4demo_0_2_ce0;
reg p_ZL4demo_0_2_we0;
reg[13:0] p_ZL4demo_1_0_address0;
reg p_ZL4demo_1_0_ce0;
reg p_ZL4demo_1_0_we0;
reg[13:0] p_ZL4demo_1_1_address0;
reg p_ZL4demo_1_1_ce0;
reg p_ZL4demo_1_1_we0;
reg[13:0] p_ZL4demo_1_2_address0;
reg p_ZL4demo_1_2_ce0;
reg p_ZL4demo_1_2_we0;
reg[13:0] p_ZL4demo_2_0_address0;
reg p_ZL4demo_2_0_ce0;
reg p_ZL4demo_2_0_we0;
reg[13:0] p_ZL4demo_2_1_address0;
reg p_ZL4demo_2_1_ce0;
reg p_ZL4demo_2_1_we0;
reg[13:0] p_ZL4demo_2_2_address0;
reg p_ZL4demo_2_2_ce0;
reg p_ZL4demo_2_2_we0;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] laplacian_1_address0;
reg    laplacian_1_ce0;
wire   [2:0] laplacian_1_q0;
reg   [1:0] laplacian_2_address0;
reg    laplacian_2_ce0;
wire   [0:0] laplacian_2_q0;
reg   [1:0] laplacian_0_address0;
reg    laplacian_0_ce0;
wire   [0:0] laplacian_0_q0;
reg   [7:0] reg_392;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state18;
reg   [7:0] reg_398;
wire    ap_CS_fsm_state16;
reg   [7:0] reg_404;
wire    ap_CS_fsm_state20;
reg   [7:0] reg_412;
reg   [7:0] reg_418;
reg   [7:0] p_ZL4demo_0_0_load_reg_524;
reg   [7:0] p_ZL4demo_0_2_load_reg_529;
reg   [7:0] p_ZL4demo_2_0_load_reg_534;
reg   [7:0] p_ZL4demo_2_2_load_reg_539;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_start;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_done;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_idle;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_ready;
wire   [11:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_A_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_A_ce0;
wire   [13:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_ce0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_we0;
wire   [7:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_d0;
wire   [13:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_ce0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_we0;
wire   [7:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_d0;
wire   [13:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_ce0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_we0;
wire   [7:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_d0;
wire   [13:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_ce0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_we0;
wire   [7:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_d0;
wire   [13:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_ce0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_we0;
wire   [7:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_d0;
wire   [13:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_ce0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_we0;
wire   [7:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_d0;
wire   [13:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_ce0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_we0;
wire   [7:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_d0;
wire   [13:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_ce0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_we0;
wire   [7:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_d0;
wire   [13:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_address0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_ce0;
wire    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_we0;
wire   [7:0] grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_d0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_start;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_done;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_idle;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_ready;
wire   [11:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_we0;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_d0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_0_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_0_1_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_0_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_0_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_1_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_2_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_2_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_2_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_2_1_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_start;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_done;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_idle;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_ready;
wire   [11:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_we0;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_d0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_0_0_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_0_0_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_0_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_0_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_1_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_2_0_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_2_0_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_start;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_done;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_idle;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_ready;
wire   [11:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_we0;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_d0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_0_2_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_0_2_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_1_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_2_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_2_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_2_2_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_2_2_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_start;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_done;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_idle;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_ready;
wire   [11:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_we0;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_d0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_0_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_0_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_1_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_2_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_2_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_1_1_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_start;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_done;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_idle;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_ready;
wire   [11:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_we0;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_d0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_1_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_1_1_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_0_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_0_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_1_ce0;
wire   [13:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_2_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_2_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_start;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_done;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_idle;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_ready;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par2_11_out;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par2_11_out_ap_vld;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par1_12_out;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par1_12_out_ap_vld;
wire   [1:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_1_ce0;
wire   [1:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_2_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_2_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_start;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_done;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_idle;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_ready;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par2_13_out;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par2_13_out_ap_vld;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par1_14_out;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par1_14_out_ap_vld;
wire   [1:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_0_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_0_ce0;
wire   [1:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_1_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_start;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_done;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_idle;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_ready;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par2_15_out;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par2_15_out_ap_vld;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par1_16_out;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par1_16_out_ap_vld;
wire   [1:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_1_ce0;
wire   [1:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_2_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_2_ce0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_start;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_done;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_idle;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_ready;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par2_17_out;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par2_17_out_ap_vld;
wire   [7:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par1_18_out;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par1_18_out_ap_vld;
wire   [1:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_0_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_0_ce0;
wire   [1:0] grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_1_address0;
wire    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_1_ce0;
reg    grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    out_r_we0_out;
reg    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_start_reg;
wire    ap_CS_fsm_state19;
reg    grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg    p_ZL4demo_0_0_ce0_local;
wire    ap_CS_fsm_state13;
reg    p_ZL4demo_1_0_ce0_local;
reg   [13:0] p_ZL4demo_1_0_address0_local;
reg    p_ZL4demo_0_1_ce0_local;
reg   [13:0] p_ZL4demo_0_1_address0_local;
reg    p_ZL4demo_1_1_ce0_local;
reg   [13:0] p_ZL4demo_1_1_address0_local;
reg    p_ZL4demo_0_2_ce0_local;
reg    p_ZL4demo_1_2_ce0_local;
reg   [13:0] p_ZL4demo_1_2_address0_local;
reg    out_r_we0_local;
reg   [7:0] out_r_d0_local;
wire   [7:0] add_ln79_fu_430_p2;
reg    out_r_ce0_local;
reg   [11:0] out_r_address0_local;
wire   [7:0] add_ln91_fu_443_p2;
wire   [7:0] add_ln103_fu_456_p2;
wire   [7:0] add_ln115_fu_469_p2;
reg    p_ZL4demo_2_0_ce0_local;
reg    p_ZL4demo_2_1_ce0_local;
reg   [13:0] p_ZL4demo_2_1_address0_local;
reg    p_ZL4demo_2_2_ce0_local;
reg   [21:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_start_reg = 1'b0;
#0 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_start_reg = 1'b0;
#0 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_start_reg = 1'b0;
#0 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_start_reg = 1'b0;
#0 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_start_reg = 1'b0;
#0 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_start_reg = 1'b0;
#0 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_start_reg = 1'b0;
#0 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_start_reg = 1'b0;
#0 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_start_reg = 1'b0;
#0 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_start_reg = 1'b0;
end

real_top_img_sharp_64_64_s_laplacian_1_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
laplacian_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(laplacian_1_address0),
    .ce0(laplacian_1_ce0),
    .q0(laplacian_1_q0)
);

real_top_img_sharp_64_64_s_laplacian_2_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
laplacian_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(laplacian_2_address0),
    .ce0(laplacian_2_ce0),
    .q0(laplacian_2_q0)
);

real_top_img_sharp_64_64_s_laplacian_2_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
laplacian_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(laplacian_0_address0),
    .ce0(laplacian_0_ce0),
    .q0(laplacian_0_q0)
);

real_top_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_start),
    .ap_done(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_done),
    .ap_idle(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_idle),
    .ap_ready(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_ready),
    .A_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_A_address0),
    .A_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_A_ce0),
    .A_q0(A_q0),
    .p_ZL4demo_0_0_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_address0),
    .p_ZL4demo_0_0_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_ce0),
    .p_ZL4demo_0_0_we0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_we0),
    .p_ZL4demo_0_0_d0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_d0),
    .p_ZL4demo_0_1_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_address0),
    .p_ZL4demo_0_1_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_ce0),
    .p_ZL4demo_0_1_we0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_we0),
    .p_ZL4demo_0_1_d0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_d0),
    .p_ZL4demo_0_2_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_address0),
    .p_ZL4demo_0_2_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_ce0),
    .p_ZL4demo_0_2_we0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_we0),
    .p_ZL4demo_0_2_d0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_d0),
    .p_ZL4demo_1_0_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_address0),
    .p_ZL4demo_1_0_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_ce0),
    .p_ZL4demo_1_0_we0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_we0),
    .p_ZL4demo_1_0_d0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_d0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_we0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_we0),
    .p_ZL4demo_1_1_d0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_d0),
    .p_ZL4demo_1_2_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_address0),
    .p_ZL4demo_1_2_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_ce0),
    .p_ZL4demo_1_2_we0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_we0),
    .p_ZL4demo_1_2_d0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_d0),
    .p_ZL4demo_2_0_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_address0),
    .p_ZL4demo_2_0_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_ce0),
    .p_ZL4demo_2_0_we0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_we0),
    .p_ZL4demo_2_0_d0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_d0),
    .p_ZL4demo_2_1_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_address0),
    .p_ZL4demo_2_1_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_ce0),
    .p_ZL4demo_2_1_we0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_we0),
    .p_ZL4demo_2_1_d0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_d0),
    .p_ZL4demo_2_2_address0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_address0),
    .p_ZL4demo_2_2_ce0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_ce0),
    .p_ZL4demo_2_2_we0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_we0),
    .p_ZL4demo_2_2_d0(grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_d0)
);

real_top_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_start),
    .ap_done(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_done),
    .ap_idle(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_idle),
    .ap_ready(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_ready),
    .out_r_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_address0),
    .out_r_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_ce0),
    .out_r_we0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_we0),
    .out_r_d0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_d0),
    .p_ZL4demo_0_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_0_1_address0),
    .p_ZL4demo_0_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_0_1_ce0),
    .p_ZL4demo_0_1_q0(p_ZL4demo_0_1_q0),
    .p_ZL4demo_1_0_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_0_address0),
    .p_ZL4demo_1_0_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_0_ce0),
    .p_ZL4demo_1_0_q0(p_ZL4demo_1_0_q0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_q0(p_ZL4demo_1_1_q0),
    .p_ZL4demo_1_2_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_2_address0),
    .p_ZL4demo_1_2_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_2_ce0),
    .p_ZL4demo_1_2_q0(p_ZL4demo_1_2_q0),
    .p_ZL4demo_2_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_2_1_address0),
    .p_ZL4demo_2_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_2_1_ce0),
    .p_ZL4demo_2_1_q0(p_ZL4demo_2_1_q0)
);

real_top_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_start),
    .ap_done(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_done),
    .ap_idle(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_idle),
    .ap_ready(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_ready),
    .out_r_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_address0),
    .out_r_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_ce0),
    .out_r_we0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_we0),
    .out_r_d0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_d0),
    .p_ZL4demo_0_0_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_0_0_address0),
    .p_ZL4demo_0_0_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_0_0_ce0),
    .p_ZL4demo_0_0_q0(p_ZL4demo_0_0_q0),
    .p_ZL4demo_1_0_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_0_address0),
    .p_ZL4demo_1_0_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_0_ce0),
    .p_ZL4demo_1_0_q0(p_ZL4demo_1_0_q0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_q0(p_ZL4demo_1_1_q0),
    .p_ZL4demo_2_0_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_2_0_address0),
    .p_ZL4demo_2_0_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_2_0_ce0),
    .p_ZL4demo_2_0_q0(p_ZL4demo_2_0_q0)
);

real_top_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_start),
    .ap_done(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_done),
    .ap_idle(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_idle),
    .ap_ready(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_ready),
    .out_r_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_address0),
    .out_r_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_ce0),
    .out_r_we0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_we0),
    .out_r_d0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_d0),
    .p_ZL4demo_0_2_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_0_2_address0),
    .p_ZL4demo_0_2_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_0_2_ce0),
    .p_ZL4demo_0_2_q0(p_ZL4demo_0_2_q0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_q0(p_ZL4demo_1_1_q0),
    .p_ZL4demo_1_2_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_2_address0),
    .p_ZL4demo_1_2_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_2_ce0),
    .p_ZL4demo_1_2_q0(p_ZL4demo_1_2_q0),
    .p_ZL4demo_2_2_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_2_2_address0),
    .p_ZL4demo_2_2_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_2_2_ce0),
    .p_ZL4demo_2_2_q0(p_ZL4demo_2_2_q0)
);

real_top_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_start),
    .ap_done(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_done),
    .ap_idle(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_idle),
    .ap_ready(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_ready),
    .out_r_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_address0),
    .out_r_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_ce0),
    .out_r_we0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_we0),
    .out_r_d0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_d0),
    .p_ZL4demo_0_0_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_0_address0),
    .p_ZL4demo_0_0_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_0_ce0),
    .p_ZL4demo_0_0_q0(p_ZL4demo_0_0_q0),
    .p_ZL4demo_0_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_1_address0),
    .p_ZL4demo_0_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_1_ce0),
    .p_ZL4demo_0_1_q0(p_ZL4demo_0_1_q0),
    .p_ZL4demo_0_2_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_2_address0),
    .p_ZL4demo_0_2_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_2_ce0),
    .p_ZL4demo_0_2_q0(p_ZL4demo_0_2_q0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_q0(p_ZL4demo_1_1_q0)
);

real_top_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_start),
    .ap_done(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_done),
    .ap_idle(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_idle),
    .ap_ready(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_ready),
    .out_r_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_address0),
    .out_r_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_ce0),
    .out_r_we0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_we0),
    .out_r_d0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_d0),
    .p_ZL4demo_1_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_1_1_address0),
    .p_ZL4demo_1_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_1_1_ce0),
    .p_ZL4demo_1_1_q0(p_ZL4demo_1_1_q0),
    .p_ZL4demo_2_0_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_0_address0),
    .p_ZL4demo_2_0_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_0_ce0),
    .p_ZL4demo_2_0_q0(p_ZL4demo_2_0_q0),
    .p_ZL4demo_2_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_1_address0),
    .p_ZL4demo_2_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_1_ce0),
    .p_ZL4demo_2_1_q0(p_ZL4demo_2_1_q0),
    .p_ZL4demo_2_2_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_2_address0),
    .p_ZL4demo_2_2_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_2_ce0),
    .p_ZL4demo_2_2_q0(p_ZL4demo_2_2_q0)
);

real_top_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_start),
    .ap_done(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_done),
    .ap_idle(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_idle),
    .ap_ready(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_ready),
    .p_ZL4demo_1_0_load_5(reg_392),
    .p_ZL4demo_0_0_load(p_ZL4demo_0_0_load_reg_524),
    .p_ZL4demo_1_1_load_11(reg_404),
    .p_ZL4demo_0_1_load_4(reg_398),
    .par2_11_out(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par2_11_out),
    .par2_11_out_ap_vld(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par2_11_out_ap_vld),
    .par1_12_out(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par1_12_out),
    .par1_12_out_ap_vld(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par1_12_out_ap_vld),
    .laplacian_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_1_address0),
    .laplacian_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_1_ce0),
    .laplacian_1_q0(laplacian_1_q0),
    .laplacian_2_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_2_address0),
    .laplacian_2_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_2_ce0),
    .laplacian_2_q0(laplacian_2_q0)
);

real_top_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_start),
    .ap_done(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_done),
    .ap_idle(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_idle),
    .ap_ready(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_ready),
    .p_ZL4demo_1_1_load_13(reg_404),
    .p_ZL4demo_0_1_load_5(reg_398),
    .p_ZL4demo_1_2_load_4(reg_412),
    .p_ZL4demo_0_2_load(p_ZL4demo_0_2_load_reg_529),
    .par2_13_out(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par2_13_out),
    .par2_13_out_ap_vld(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par2_13_out_ap_vld),
    .par1_14_out(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par1_14_out),
    .par1_14_out_ap_vld(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par1_14_out_ap_vld),
    .laplacian_0_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_0_address0),
    .laplacian_0_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_0_ce0),
    .laplacian_0_q0(laplacian_0_q0),
    .laplacian_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_1_address0),
    .laplacian_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_1_ce0),
    .laplacian_1_q0(laplacian_1_q0)
);

real_top_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_start),
    .ap_done(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_done),
    .ap_idle(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_idle),
    .ap_ready(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_ready),
    .p_ZL4demo_2_0_load_4(p_ZL4demo_2_0_load_reg_534),
    .p_ZL4demo_1_0_load_6(reg_392),
    .p_ZL4demo_2_1_load_5(reg_418),
    .p_ZL4demo_1_1_load_14(reg_404),
    .par2_15_out(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par2_15_out),
    .par2_15_out_ap_vld(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par2_15_out_ap_vld),
    .par1_16_out(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par1_16_out),
    .par1_16_out_ap_vld(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par1_16_out_ap_vld),
    .laplacian_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_1_address0),
    .laplacian_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_1_ce0),
    .laplacian_1_q0(laplacian_1_q0),
    .laplacian_2_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_2_address0),
    .laplacian_2_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_2_ce0),
    .laplacian_2_q0(laplacian_2_q0)
);

real_top_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1 grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_start),
    .ap_done(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_done),
    .ap_idle(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_idle),
    .ap_ready(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_ready),
    .p_ZL4demo_2_1_load_6(reg_418),
    .p_ZL4demo_1_1_load_15(reg_404),
    .p_ZL4demo_2_2_load_4(p_ZL4demo_2_2_load_reg_539),
    .p_ZL4demo_1_2_load_5(reg_412),
    .par2_17_out(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par2_17_out),
    .par2_17_out_ap_vld(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par2_17_out_ap_vld),
    .par1_18_out(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par1_18_out),
    .par1_18_out_ap_vld(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par1_18_out_ap_vld),
    .laplacian_0_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_0_address0),
    .laplacian_0_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_0_ce0),
    .laplacian_0_q0(laplacian_0_q0),
    .laplacian_1_address0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_1_address0),
    .laplacian_1_ce0(grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_1_ce0),
    .laplacian_1_q0(laplacian_1_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_ready == 1'b1)) begin
            grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_start_reg <= 1'b1;
        end else if ((grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_ready == 1'b1)) begin
            grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_ZL4demo_0_0_load_reg_524 <= p_ZL4demo_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_ZL4demo_0_2_load_reg_529 <= p_ZL4demo_0_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZL4demo_2_0_load_reg_534 <= p_ZL4demo_2_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_ZL4demo_2_2_load_reg_539 <= p_ZL4demo_2_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_392 <= p_ZL4demo_1_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_398 <= p_ZL4demo_0_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_404 <= p_ZL4demo_1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_412 <= p_ZL4demo_1_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_418 <= p_ZL4demo_2_1_q0;
    end
end

always @ (*) begin
    if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        laplacian_0_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        laplacian_0_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_0_address0;
    end else begin
        laplacian_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        laplacian_0_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        laplacian_0_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_0_ce0;
    end else begin
        laplacian_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        laplacian_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        laplacian_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        laplacian_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        laplacian_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_1_address0;
    end else begin
        laplacian_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        laplacian_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_laplacian_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        laplacian_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        laplacian_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_laplacian_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        laplacian_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_1_ce0;
    end else begin
        laplacian_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        laplacian_2_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        laplacian_2_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_2_address0;
    end else begin
        laplacian_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        laplacian_2_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_laplacian_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        laplacian_2_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_laplacian_2_ce0;
    end else begin
        laplacian_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        out_r_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_r_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_r_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_r_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_address0;
    end else begin
        out_r_address0 = out_r_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_r_address0_local = 64'd4095;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_r_address0_local = 64'd4032;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out_r_address0_local = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        out_r_address0_local = 64'd0;
    end else begin
        out_r_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        out_r_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_r_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_r_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_r_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_ce0;
    end else begin
        out_r_ce0 = out_r_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21)))) begin
        out_r_ce0_local = 1'b1;
    end else begin
        out_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_d0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        out_r_d0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_r_d0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_r_d0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_r_d0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_d0;
    end else begin
        out_r_d0 = out_r_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_r_d0_local = add_ln115_fu_469_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_r_d0_local = add_ln103_fu_456_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out_r_d0_local = add_ln91_fu_443_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        out_r_d0_local = add_ln79_fu_430_p2;
    end else begin
        out_r_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_we0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_out_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        out_r_we0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_out_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_r_we0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_out_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_r_we0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_out_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_r_we0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_out_r_we0;
    end else begin
        out_r_we0 = (out_r_we0_out | 1'b0);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21)))) begin
        out_r_we0_local = 1'b1;
    end else begin
        out_r_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_ZL4demo_0_0_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_ZL4demo_0_0_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_0_0_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_address0;
    end else begin
        p_ZL4demo_0_0_address0 = 14'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_ZL4demo_0_0_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_ZL4demo_0_0_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_0_0_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_ce0;
    end else begin
        p_ZL4demo_0_0_ce0 = p_ZL4demo_0_0_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_ZL4demo_0_0_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_0_0_we0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_we0;
    end else begin
        p_ZL4demo_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_ZL4demo_0_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_0_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_0_1_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_address0;
    end else begin
        p_ZL4demo_0_1_address0 = p_ZL4demo_0_1_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZL4demo_0_1_address0_local = 14'd61;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        p_ZL4demo_0_1_address0_local = 14'd0;
    end else begin
        p_ZL4demo_0_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_ZL4demo_0_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_0_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_0_1_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_ce0;
    end else begin
        p_ZL4demo_0_1_ce0 = p_ZL4demo_0_1_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        p_ZL4demo_0_1_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_0_1_we0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_we0;
    end else begin
        p_ZL4demo_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_ZL4demo_0_2_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_2_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_0_2_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_address0;
    end else begin
        p_ZL4demo_0_2_address0 = 14'd61;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_ZL4demo_0_2_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_0_2_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_0_2_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_ce0;
    end else begin
        p_ZL4demo_0_2_ce0 = p_ZL4demo_0_2_ce0_local;
    end
end

always @ (*) begin
    if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZL4demo_0_2_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_0_2_we0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_we0;
    end else begin
        p_ZL4demo_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_ZL4demo_1_0_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_1_0_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_1_0_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_address0;
    end else begin
        p_ZL4demo_1_0_address0 = p_ZL4demo_1_0_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_ZL4demo_1_0_address0_local = 14'd7808;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        p_ZL4demo_1_0_address0_local = 14'd0;
    end else begin
        p_ZL4demo_1_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_ZL4demo_1_0_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_1_0_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_1_0_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_ce0;
    end else begin
        p_ZL4demo_1_0_ce0 = p_ZL4demo_1_0_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        p_ZL4demo_1_0_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_1_0_we0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_we0;
    end else begin
        p_ZL4demo_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_1_1_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_address0;
    end else begin
        p_ZL4demo_1_1_address0 = p_ZL4demo_1_1_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_ZL4demo_1_1_address0_local = 14'd7869;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_ZL4demo_1_1_address0_local = 14'd7808;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZL4demo_1_1_address0_local = 14'd61;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        p_ZL4demo_1_1_address0_local = 14'd0;
    end else begin
        p_ZL4demo_1_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_p_ZL4demo_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_1_1_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_ce0;
    end else begin
        p_ZL4demo_1_1_ce0 = p_ZL4demo_1_1_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        p_ZL4demo_1_1_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_1_1_we0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_we0;
    end else begin
        p_ZL4demo_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_2_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_1_2_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_1_2_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_address0;
    end else begin
        p_ZL4demo_1_2_address0 = p_ZL4demo_1_2_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_ZL4demo_1_2_address0_local = 14'd7869;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZL4demo_1_2_address0_local = 14'd61;
    end else begin
        p_ZL4demo_1_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_1_2_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_1_2_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_1_2_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_ce0;
    end else begin
        p_ZL4demo_1_2_ce0 = p_ZL4demo_1_2_ce0_local;
    end
end

always @ (*) begin
    if ((((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        p_ZL4demo_1_2_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_1_2_we0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_we0;
    end else begin
        p_ZL4demo_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_0_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_ZL4demo_2_0_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_2_0_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_address0;
    end else begin
        p_ZL4demo_2_0_address0 = 14'd7808;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_0_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_ZL4demo_2_0_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_p_ZL4demo_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_2_0_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_ce0;
    end else begin
        p_ZL4demo_2_0_ce0 = p_ZL4demo_2_0_ce0_local;
    end
end

always @ (*) begin
    if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        p_ZL4demo_2_0_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_2_0_we0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_we0;
    end else begin
        p_ZL4demo_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_2_1_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_2_1_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_address0;
    end else begin
        p_ZL4demo_2_1_address0 = p_ZL4demo_2_1_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_ZL4demo_2_1_address0_local = 14'd7869;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_ZL4demo_2_1_address0_local = 14'd7808;
    end else begin
        p_ZL4demo_2_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL4demo_2_1_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_p_ZL4demo_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_2_1_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_ce0;
    end else begin
        p_ZL4demo_2_1_ce0 = p_ZL4demo_2_1_ce0_local;
    end
end

always @ (*) begin
    if ((((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        p_ZL4demo_2_1_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_2_1_we0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_we0;
    end else begin
        p_ZL4demo_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_2_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_2_address0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_2_2_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_address0;
    end else begin
        p_ZL4demo_2_2_address0 = 14'd7869;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_ZL4demo_2_2_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_p_ZL4demo_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_ZL4demo_2_2_ce0 = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_p_ZL4demo_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_2_2_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_ce0;
    end else begin
        p_ZL4demo_2_2_ce0 = p_ZL4demo_2_2_ce0_local;
    end
end

always @ (*) begin
    if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        p_ZL4demo_2_2_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL4demo_2_2_we0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_we0;
    end else begin
        p_ZL4demo_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_A_address0;

assign A_ce0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_A_ce0;

assign add_ln103_fu_456_p2 = (grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par2_15_out + grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_par1_16_out);

assign add_ln115_fu_469_p2 = (grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par2_17_out + grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_par1_18_out);

assign add_ln79_fu_430_p2 = (grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par2_11_out + grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_par1_12_out);

assign add_ln91_fu_443_p2 = (grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par2_13_out + grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_par1_14_out);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_start = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_111_1_fu_374_ap_start_reg;

assign grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_start = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248_ap_start_reg;

assign grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_start = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_151_7_fu_264_ap_start_reg;

assign grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_start = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_155_8_fu_278_ap_start_reg;

assign grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_start = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_159_9_fu_292_ap_start_reg;

assign grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_start = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_163_10_fu_306_ap_start_reg;

assign grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_start = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_75_1_fu_320_ap_start_reg;

assign grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_start = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_87_1_fu_338_ap_start_reg;

assign grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_start = grp_img_sharp_64_64_Pipeline_VITIS_LOOP_99_1_fu_356_ap_start_reg;

assign grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_start = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_ap_start_reg;

assign out_r_we0_out = out_r_we0_local;

assign p_ZL4demo_0_0_d0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_0_d0;

assign p_ZL4demo_0_1_d0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_1_d0;

assign p_ZL4demo_0_2_d0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_0_2_d0;

assign p_ZL4demo_1_0_d0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_0_d0;

assign p_ZL4demo_1_1_d0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_1_d0;

assign p_ZL4demo_1_2_d0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_1_2_d0;

assign p_ZL4demo_2_0_d0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_0_d0;

assign p_ZL4demo_2_1_d0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_1_d0;

assign p_ZL4demo_2_2_d0 = grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224_p_ZL4demo_2_2_d0;

endmodule //real_top_img_sharp_64_64_s
