{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585833040275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585833040276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 02 14:10:40 2020 " "Processing started: Thu Apr 02 14:10:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585833040276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1585833040276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off psscrate -c psscrate --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off psscrate -c psscrate --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1585833040276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1585833041649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1585833041650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/softproc.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/softproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc " "Found entity 1: softproc" {  } { { "softproc/synthesis/softproc.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "softproc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_irq_mapper " "Found entity 1: softproc_irq_mapper" {  } { { "softproc/synthesis/submodules/softproc_irq_mapper.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0 " "Found entity 1: softproc_mm_interconnect_0" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: softproc_mm_interconnect_0_avalon_st_adapter" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_rsp_mux_002 " "Found entity 1: softproc_mm_interconnect_0_rsp_mux_002" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052817 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_rsp_mux " "Found entity 1: softproc_mm_interconnect_0_rsp_mux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: softproc_mm_interconnect_0_rsp_demux_001" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: softproc_mm_interconnect_0_cmd_mux_001" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_mux " "Found entity 1: softproc_mm_interconnect_0_cmd_mux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_demux_002 " "Found entity 1: softproc_mm_interconnect_0_cmd_demux_002" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_demux " "Found entity 1: softproc_mm_interconnect_0_cmd_demux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1585833052910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1585833052910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_005_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_005_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052910 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router_005 " "Found entity 2: softproc_mm_interconnect_0_router_005" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1585833052926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1585833052926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_004_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_004_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052926 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router_004 " "Found entity 2: softproc_mm_interconnect_0_router_004" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1585833052942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1585833052942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_002_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_002_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052942 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router_002 " "Found entity 2: softproc_mm_interconnect_0_router_002" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1585833052942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1585833052942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052957 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router " "Found entity 2: softproc_mm_interconnect_0_router" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "softproc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "softproc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833052989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833052989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "softproc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "softproc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "softproc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_sys_sdram_pll_0 " "Found entity 1: softproc_sys_sdram_pll_0" {  } { { "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_onchip_memory2_0 " "Found entity 1: softproc_onchip_memory2_0" {  } { { "softproc/synthesis/submodules/softproc_onchip_memory2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0 " "Found entity 1: softproc_nios2_gen2_0" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: softproc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: softproc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "3 softproc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: softproc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "4 softproc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: softproc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "5 softproc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: softproc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "6 softproc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: softproc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "7 softproc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: softproc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "8 softproc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: softproc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "9 softproc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: softproc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "10 softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "11 softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "12 softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "13 softproc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: softproc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "14 softproc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: softproc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "15 softproc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: softproc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "16 softproc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: softproc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "17 softproc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: softproc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "18 softproc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: softproc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "19 softproc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: softproc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "20 softproc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: softproc_nios2_gen2_0_cpu_nios2_oci" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""} { "Info" "ISGN_ENTITY_NAME" "21 softproc_nios2_gen2_0_cpu " "Found entity 21: softproc_nios2_gen2_0_cpu" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: softproc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: softproc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: softproc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_test_bench " "Found entity 1: softproc_nios2_gen2_0_cpu_test_bench" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_new_sdram_controller_0_input_efifo_module " "Found entity 1: softproc_new_sdram_controller_0_input_efifo_module" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053223 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_new_sdram_controller_0 " "Found entity 2: softproc_new_sdram_controller_0" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "softproc/synthesis/submodules/custom_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "softproc/synthesis/submodules/burst_write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "softproc/synthesis/submodules/burst_read_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "softproc/synthesis/submodules/write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "softproc/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file softproc/synthesis/submodules/softproc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_jtag_uart_0_sim_scfifo_w " "Found entity 1: softproc_jtag_uart_0_sim_scfifo_w" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053317 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_jtag_uart_0_scfifo_w " "Found entity 2: softproc_jtag_uart_0_scfifo_w" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053317 ""} { "Info" "ISGN_ENTITY_NAME" "3 softproc_jtag_uart_0_sim_scfifo_r " "Found entity 3: softproc_jtag_uart_0_sim_scfifo_r" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053317 ""} { "Info" "ISGN_ENTITY_NAME" "4 softproc_jtag_uart_0_scfifo_r " "Found entity 4: softproc_jtag_uart_0_scfifo_r" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053317 ""} { "Info" "ISGN_ENTITY_NAME" "5 softproc_jtag_uart_0 " "Found entity 5: softproc_jtag_uart_0" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833053332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833053332 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1585833053348 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1585833053348 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1585833053348 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1585833053348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block " "Elaborating entity \"block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1585833053635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc softproc:inst " "Elaborating entity \"softproc\" for hierarchy \"softproc:inst\"" {  } { { "block.bdf" "inst" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 88 352 1008 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833053666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_jtag_uart_0 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"softproc_jtag_uart_0\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\"" {  } { { "softproc/synthesis/softproc.v" "jtag_uart_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833053729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_jtag_uart_0_scfifo_w softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w " "Elaborating entity \"softproc_jtag_uart_0_scfifo_w\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "the_softproc_jtag_uart_0_scfifo_w" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833053760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "wfifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054135 ""}  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833054135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833054213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833054213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833054260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833054260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/PSS/project/psscrateinterface/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833054307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833054307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833054416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833054416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/PSS/project/psscrateinterface/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833054541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833054541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833054619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833054619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_w:the_softproc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_jtag_uart_0_scfifo_r softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_r:the_softproc_jtag_uart_0_scfifo_r " "Elaborating entity \"softproc_jtag_uart_0_scfifo_r\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|softproc_jtag_uart_0_scfifo_r:the_softproc_jtag_uart_0_scfifo_r\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "the_softproc_jtag_uart_0_scfifo_r" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833054682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "softproc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833055182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833055228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833055228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833055228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833055228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833055228 ""}  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833055228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833055916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"softproc:inst\|softproc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:softproc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master softproc:inst\|custom_master:master_template_0 " "Elaborating entity \"custom_master\" for hierarchy \"softproc:inst\|custom_master:master_template_0\"" {  } { { "softproc/synthesis/softproc.v" "master_template_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master softproc:inst\|custom_master:master_template_0\|write_master:a_write_master " "Elaborating entity \"write_master\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\"" {  } { { "softproc/synthesis/submodules/custom_master.v" "a_write_master" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/custom_master.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "softproc/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "softproc/synthesis/submodules/write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833056431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056431 ""}  } { { "softproc/synthesis/submodules/write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833056431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a401 " "Found entity 1: scfifo_a401" {  } { { "db/scfifo_a401.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/scfifo_a401.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833056494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833056494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a401 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated " "Elaborating entity \"scfifo_a401\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ha01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ha01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ha01 " "Found entity 1: a_dpfifo_ha01" {  } { { "db/a_dpfifo_ha01.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833056556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833056556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ha01 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo " "Elaborating entity \"a_dpfifo_ha01\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\"" {  } { { "db/scfifo_a401.tdf" "dpfifo" { Text "C:/PSS/project/psscrateinterface/db/scfifo_a401.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npb1 " "Found entity 1: altsyncram_npb1" {  } { { "db/altsyncram_npb1.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_npb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833056666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833056666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npb1 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|altsyncram_npb1:FIFOram " "Elaborating entity \"altsyncram_npb1\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|altsyncram_npb1:FIFOram\"" {  } { { "db/a_dpfifo_ha01.tdf" "FIFOram" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833056759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833056759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ha01.tdf" "almost_full_comparer" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_ha01.tdf" "three_comparison" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833056884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833056884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ha01.tdf" "rd_ptr_msb" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833056962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833056962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_ha01.tdf" "usedw_counter" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833056978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833057056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833057056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"softproc:inst\|custom_master:master_template_0\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_a401:auto_generated\|a_dpfifo_ha01:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_ha01.tdf" "wr_ptr" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_ha01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master softproc:inst\|custom_master:master_template_1 " "Elaborating entity \"custom_master\" for hierarchy \"softproc:inst\|custom_master:master_template_1\"" {  } { { "softproc/synthesis/softproc.v" "master_template_1" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latency_aware_read_master softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master " "Elaborating entity \"latency_aware_read_master\" for hierarchy \"softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\"" {  } { { "softproc/synthesis/submodules/custom_master.v" "a_latency_aware_read_master" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/custom_master.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "softproc/synthesis/submodules/latency_aware_read_master.v" "the_master_to_user_fifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "softproc/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833057431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057431 ""}  } { { "softproc/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833057431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_v701.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_v701.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_v701 " "Found entity 1: scfifo_v701" {  } { { "db/scfifo_v701.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/scfifo_v701.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833057494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833057494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_v701 softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_v701:auto_generated " "Elaborating entity \"scfifo_v701\" for hierarchy \"softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_v701:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6e01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6e01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6e01 " "Found entity 1: a_dpfifo_6e01" {  } { { "db/a_dpfifo_6e01.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/a_dpfifo_6e01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833057556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833057556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6e01 softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_v701:auto_generated\|a_dpfifo_6e01:dpfifo " "Elaborating entity \"a_dpfifo_6e01\" for hierarchy \"softproc:inst\|custom_master:master_template_1\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_v701:auto_generated\|a_dpfifo_6e01:dpfifo\"" {  } { { "db/scfifo_v701.tdf" "dpfifo" { Text "C:/PSS/project/psscrateinterface/db/scfifo_v701.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_new_sdram_controller_0 softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"softproc_new_sdram_controller_0\" for hierarchy \"softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "softproc/synthesis/softproc.v" "new_sdram_controller_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_new_sdram_controller_0_input_efifo_module softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|softproc_new_sdram_controller_0_input_efifo_module:the_softproc_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"softproc_new_sdram_controller_0_input_efifo_module\" for hierarchy \"softproc:inst\|softproc_new_sdram_controller_0:new_sdram_controller_0\|softproc_new_sdram_controller_0_input_efifo_module:the_softproc_new_sdram_controller_0_input_efifo_module\"" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "the_softproc_new_sdram_controller_0_input_efifo_module" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0 softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"softproc_nios2_gen2_0\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "softproc/synthesis/softproc.v" "nios2_gen2_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"softproc_nios2_gen2_0_cpu\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0.v" "cpu" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_test_bench softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_test_bench:the_softproc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"softproc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_test_bench:the_softproc_nios2_gen2_0_cpu_test_bench\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_test_bench" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833057993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_register_bank_a_module softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"softproc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "softproc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058181 ""}  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833058181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833058259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833058259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_a_module:softproc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_register_bank_b_module softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_b_module:softproc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"softproc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_register_bank_b_module:softproc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "softproc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_debug softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833058556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_debug:the_softproc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058556 ""}  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833058556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_break softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_break:the_softproc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_break:the_softproc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_xbrk softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_softproc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_softproc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_dbrk softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_softproc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_softproc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_itrace softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_itrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_itrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_dtrace softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_td_mode softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace\|softproc_nios2_gen2_0_cpu_nios2_oci_td_mode:softproc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_softproc_nios2_gen2_0_cpu_nios2_oci_dtrace\|softproc_nios2_gen2_0_cpu_nios2_oci_td_mode:softproc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "softproc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_fifo softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo\|softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_pib softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_pib:the_softproc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_pib:the_softproc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_oci_im softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_im:the_softproc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_oci_im:the_softproc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833058978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_avalon_reg softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_avalon_reg:the_softproc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_avalon_reg:the_softproc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_nios2_ocimem softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"softproc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_ociram_sp_ram_module softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"softproc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "softproc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059727 ""}  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833059727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833059790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833059790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_nios2_ocimem:the_softproc_nios2_gen2_0_cpu_nios2_ocimem\|softproc_nios2_gen2_0_cpu_ociram_sp_ram_module:softproc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_debug_slave_wrapper softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"softproc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_debug_slave_tck softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|softproc_nios2_gen2_0_cpu_debug_slave_tck:the_softproc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"softproc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|softproc_nios2_gen2_0_cpu_debug_slave_tck:the_softproc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_softproc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_nios2_gen2_0_cpu_debug_slave_sysclk softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|softproc_nios2_gen2_0_cpu_debug_slave_sysclk:the_softproc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"softproc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|softproc_nios2_gen2_0_cpu_debug_slave_sysclk:the_softproc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_softproc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833059946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "softproc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060102 ""}  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833060102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"softproc:inst\|softproc_nios2_gen2_0:nios2_gen2_0\|softproc_nios2_gen2_0_cpu:cpu\|softproc_nios2_gen2_0_cpu_nios2_oci:the_softproc_nios2_gen2_0_cpu_nios2_oci\|softproc_nios2_gen2_0_cpu_debug_slave_wrapper:the_softproc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:softproc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_onchip_memory2_0 softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"softproc_onchip_memory2_0\" for hierarchy \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "softproc/synthesis/softproc.v" "onchip_memory2_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "softproc/synthesis/submodules/softproc_onchip_memory2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file softproc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"softproc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060274 ""}  } { { "softproc/synthesis/submodules/softproc_onchip_memory2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833060274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9h1 " "Found entity 1: altsyncram_g9h1" {  } { { "db/altsyncram_g9h1.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_g9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833060352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833060352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g9h1 softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g9h1:auto_generated " "Elaborating entity \"altsyncram_g9h1\" for hierarchy \"softproc:inst\|softproc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_sys_sdram_pll_0 softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"softproc_sys_sdram_pll_0\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "softproc/synthesis/softproc.v" "sys_sdram_pll_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" "sys_pll" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833060962 ""}  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1585833060962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833061040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833061040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"softproc:inst\|softproc_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"softproc_mm_interconnect_0\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "softproc/synthesis/softproc.v" "mm_interconnect_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_0_avalon_master_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "master_template_0_avalon_master_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_1_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_1_avalon_master_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "master_template_1_avalon_master_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_0_avalon_master_agent\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "master_template_0_avalon_master_agent" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833061571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_1_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_1_avalon_master_agent\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "master_template_1_avalon_master_agent" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "softproc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router:router " "Elaborating entity \"softproc_mm_interconnect_0_router\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router:router\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "router" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_default_decode softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router:router\|softproc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"softproc_mm_interconnect_0_router_default_decode\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router:router\|softproc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_002 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"softproc_mm_interconnect_0_router_002\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_002:router_002\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "router_002" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_002_default_decode softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_002:router_002\|softproc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"softproc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_002:router_002\|softproc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_004 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"softproc_mm_interconnect_0_router_004\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_004:router_004\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "router_004" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_004_default_decode softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_004:router_004\|softproc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"softproc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_004:router_004\|softproc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_005 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"softproc_mm_interconnect_0_router_005\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_005:router_005\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "router_005" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_router_005_default_decode softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_005:router_005\|softproc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"softproc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_router_005:router_005\|softproc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_cmd_demux softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"softproc_mm_interconnect_0_cmd_demux\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "cmd_demux" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_cmd_demux_002 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"softproc_mm_interconnect_0_cmd_demux_002\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_cmd_mux softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"softproc_mm_interconnect_0_cmd_mux\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "cmd_mux" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_cmd_mux_001 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"softproc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_rsp_demux_001 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"softproc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_rsp_mux softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"softproc_mm_interconnect_0_rsp_mux\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "rsp_mux" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_rsp_mux_002 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"softproc_mm_interconnect_0_rsp_mux_002\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833062977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux_002.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833063008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_avalon_st_adapter softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"softproc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833063055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"softproc:inst\|softproc_mm_interconnect_0:mm_interconnect_0\|softproc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833063070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softproc_irq_mapper softproc:inst\|softproc_irq_mapper:irq_mapper " "Elaborating entity \"softproc_irq_mapper\" for hierarchy \"softproc:inst\|softproc_irq_mapper:irq_mapper\"" {  } { { "softproc/synthesis/softproc.v" "irq_mapper" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833063117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller softproc:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"softproc:inst\|altera_reset_controller:rst_controller\"" {  } { { "softproc/synthesis/softproc.v" "rst_controller" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833063148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833063164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"softproc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833063180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller softproc:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"softproc:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "softproc/synthesis/softproc.v" "rst_controller_001" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833063211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_logic:inst1 " "Elaborating entity \"control_logic\" for hierarchy \"control_logic:inst1\"" {  } { { "block.bdf" "inst1" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { { 128 -424 -40 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585833063258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros22 control_logic.v(83) " "Verilog HDL or VHDL warning at control_logic.v(83): object \"zeros22\" assigned a value but never read" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros24 control_logic.v(84) " "Verilog HDL or VHDL warning at control_logic.v(84): object \"zeros24\" assigned a value but never read" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_logic.v(100) " "Verilog HDL assignment warning at control_logic.v(100): truncated value with size 32 to match size of target (1)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_logic.v(110) " "Verilog HDL assignment warning at control_logic.v(110): truncated value with size 32 to match size of target (1)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(176) " "Verilog HDL assignment warning at control_logic.v(176): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(183) " "Verilog HDL assignment warning at control_logic.v(183): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(192) " "Verilog HDL assignment warning at control_logic.v(192): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(198) " "Verilog HDL assignment warning at control_logic.v(198): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(207) " "Verilog HDL assignment warning at control_logic.v(207): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(213) " "Verilog HDL assignment warning at control_logic.v(213): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(222) " "Verilog HDL assignment warning at control_logic.v(222): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(228) " "Verilog HDL assignment warning at control_logic.v(228): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(237) " "Verilog HDL assignment warning at control_logic.v(237): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(243) " "Verilog HDL assignment warning at control_logic.v(243): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(252) " "Verilog HDL assignment warning at control_logic.v(252): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(258) " "Verilog HDL assignment warning at control_logic.v(258): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(267) " "Verilog HDL assignment warning at control_logic.v(267): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(273) " "Verilog HDL assignment warning at control_logic.v(273): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(282) " "Verilog HDL assignment warning at control_logic.v(282): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(288) " "Verilog HDL assignment warning at control_logic.v(288): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063258 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(297) " "Verilog HDL assignment warning at control_logic.v(297): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(303) " "Verilog HDL assignment warning at control_logic.v(303): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(312) " "Verilog HDL assignment warning at control_logic.v(312): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(318) " "Verilog HDL assignment warning at control_logic.v(318): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(327) " "Verilog HDL assignment warning at control_logic.v(327): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(333) " "Verilog HDL assignment warning at control_logic.v(333): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(342) " "Verilog HDL assignment warning at control_logic.v(342): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(348) " "Verilog HDL assignment warning at control_logic.v(348): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(357) " "Verilog HDL assignment warning at control_logic.v(357): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(363) " "Verilog HDL assignment warning at control_logic.v(363): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(372) " "Verilog HDL assignment warning at control_logic.v(372): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(378) " "Verilog HDL assignment warning at control_logic.v(378): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(387) " "Verilog HDL assignment warning at control_logic.v(387): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(393) " "Verilog HDL assignment warning at control_logic.v(393): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(402) " "Verilog HDL assignment warning at control_logic.v(402): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(408) " "Verilog HDL assignment warning at control_logic.v(408): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(417) " "Verilog HDL assignment warning at control_logic.v(417): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(423) " "Verilog HDL assignment warning at control_logic.v(423): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(432) " "Verilog HDL assignment warning at control_logic.v(432): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(438) " "Verilog HDL assignment warning at control_logic.v(438): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(447) " "Verilog HDL assignment warning at control_logic.v(447): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(453) " "Verilog HDL assignment warning at control_logic.v(453): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(462) " "Verilog HDL assignment warning at control_logic.v(462): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(468) " "Verilog HDL assignment warning at control_logic.v(468): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(477) " "Verilog HDL assignment warning at control_logic.v(477): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(483) " "Verilog HDL assignment warning at control_logic.v(483): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(492) " "Verilog HDL assignment warning at control_logic.v(492): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(498) " "Verilog HDL assignment warning at control_logic.v(498): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(507) " "Verilog HDL assignment warning at control_logic.v(507): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(513) " "Verilog HDL assignment warning at control_logic.v(513): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(522) " "Verilog HDL assignment warning at control_logic.v(522): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(528) " "Verilog HDL assignment warning at control_logic.v(528): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(537) " "Verilog HDL assignment warning at control_logic.v(537): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(543) " "Verilog HDL assignment warning at control_logic.v(543): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(552) " "Verilog HDL assignment warning at control_logic.v(552): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(558) " "Verilog HDL assignment warning at control_logic.v(558): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(567) " "Verilog HDL assignment warning at control_logic.v(567): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(573) " "Verilog HDL assignment warning at control_logic.v(573): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(582) " "Verilog HDL assignment warning at control_logic.v(582): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(588) " "Verilog HDL assignment warning at control_logic.v(588): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(597) " "Verilog HDL assignment warning at control_logic.v(597): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(603) " "Verilog HDL assignment warning at control_logic.v(603): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063273 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(612) " "Verilog HDL assignment warning at control_logic.v(612): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(618) " "Verilog HDL assignment warning at control_logic.v(618): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(627) " "Verilog HDL assignment warning at control_logic.v(627): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(633) " "Verilog HDL assignment warning at control_logic.v(633): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(642) " "Verilog HDL assignment warning at control_logic.v(642): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(648) " "Verilog HDL assignment warning at control_logic.v(648): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(657) " "Verilog HDL assignment warning at control_logic.v(657): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(663) " "Verilog HDL assignment warning at control_logic.v(663): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(672) " "Verilog HDL assignment warning at control_logic.v(672): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(678) " "Verilog HDL assignment warning at control_logic.v(678): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(687) " "Verilog HDL assignment warning at control_logic.v(687): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(693) " "Verilog HDL assignment warning at control_logic.v(693): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(702) " "Verilog HDL assignment warning at control_logic.v(702): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(708) " "Verilog HDL assignment warning at control_logic.v(708): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(717) " "Verilog HDL assignment warning at control_logic.v(717): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(723) " "Verilog HDL assignment warning at control_logic.v(723): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(732) " "Verilog HDL assignment warning at control_logic.v(732): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(738) " "Verilog HDL assignment warning at control_logic.v(738): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(747) " "Verilog HDL assignment warning at control_logic.v(747): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(753) " "Verilog HDL assignment warning at control_logic.v(753): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(762) " "Verilog HDL assignment warning at control_logic.v(762): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(768) " "Verilog HDL assignment warning at control_logic.v(768): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(777) " "Verilog HDL assignment warning at control_logic.v(777): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(783) " "Verilog HDL assignment warning at control_logic.v(783): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(792) " "Verilog HDL assignment warning at control_logic.v(792): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(798) " "Verilog HDL assignment warning at control_logic.v(798): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(807) " "Verilog HDL assignment warning at control_logic.v(807): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(813) " "Verilog HDL assignment warning at control_logic.v(813): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(822) " "Verilog HDL assignment warning at control_logic.v(822): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(828) " "Verilog HDL assignment warning at control_logic.v(828): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(837) " "Verilog HDL assignment warning at control_logic.v(837): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(843) " "Verilog HDL assignment warning at control_logic.v(843): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(852) " "Verilog HDL assignment warning at control_logic.v(852): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(858) " "Verilog HDL assignment warning at control_logic.v(858): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(867) " "Verilog HDL assignment warning at control_logic.v(867): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(873) " "Verilog HDL assignment warning at control_logic.v(873): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(882) " "Verilog HDL assignment warning at control_logic.v(882): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(888) " "Verilog HDL assignment warning at control_logic.v(888): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(897) " "Verilog HDL assignment warning at control_logic.v(897): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(903) " "Verilog HDL assignment warning at control_logic.v(903): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(912) " "Verilog HDL assignment warning at control_logic.v(912): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(918) " "Verilog HDL assignment warning at control_logic.v(918): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(927) " "Verilog HDL assignment warning at control_logic.v(927): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(933) " "Verilog HDL assignment warning at control_logic.v(933): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(942) " "Verilog HDL assignment warning at control_logic.v(942): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063289 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(948) " "Verilog HDL assignment warning at control_logic.v(948): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(957) " "Verilog HDL assignment warning at control_logic.v(957): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(963) " "Verilog HDL assignment warning at control_logic.v(963): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(972) " "Verilog HDL assignment warning at control_logic.v(972): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(978) " "Verilog HDL assignment warning at control_logic.v(978): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(987) " "Verilog HDL assignment warning at control_logic.v(987): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(993) " "Verilog HDL assignment warning at control_logic.v(993): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1002) " "Verilog HDL assignment warning at control_logic.v(1002): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1008) " "Verilog HDL assignment warning at control_logic.v(1008): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1017) " "Verilog HDL assignment warning at control_logic.v(1017): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1023) " "Verilog HDL assignment warning at control_logic.v(1023): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1032) " "Verilog HDL assignment warning at control_logic.v(1032): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1038) " "Verilog HDL assignment warning at control_logic.v(1038): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1047) " "Verilog HDL assignment warning at control_logic.v(1047): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1053) " "Verilog HDL assignment warning at control_logic.v(1053): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1062) " "Verilog HDL assignment warning at control_logic.v(1062): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1068) " "Verilog HDL assignment warning at control_logic.v(1068): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1077) " "Verilog HDL assignment warning at control_logic.v(1077): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1083) " "Verilog HDL assignment warning at control_logic.v(1083): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1092) " "Verilog HDL assignment warning at control_logic.v(1092): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1098) " "Verilog HDL assignment warning at control_logic.v(1098): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1107) " "Verilog HDL assignment warning at control_logic.v(1107): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1113) " "Verilog HDL assignment warning at control_logic.v(1113): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1122) " "Verilog HDL assignment warning at control_logic.v(1122): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1128) " "Verilog HDL assignment warning at control_logic.v(1128): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1137) " "Verilog HDL assignment warning at control_logic.v(1137): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1143) " "Verilog HDL assignment warning at control_logic.v(1143): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1152) " "Verilog HDL assignment warning at control_logic.v(1152): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1158) " "Verilog HDL assignment warning at control_logic.v(1158): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1167) " "Verilog HDL assignment warning at control_logic.v(1167): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1173) " "Verilog HDL assignment warning at control_logic.v(1173): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1182) " "Verilog HDL assignment warning at control_logic.v(1182): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1188) " "Verilog HDL assignment warning at control_logic.v(1188): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1197) " "Verilog HDL assignment warning at control_logic.v(1197): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1203) " "Verilog HDL assignment warning at control_logic.v(1203): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1212) " "Verilog HDL assignment warning at control_logic.v(1212): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1218) " "Verilog HDL assignment warning at control_logic.v(1218): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1227) " "Verilog HDL assignment warning at control_logic.v(1227): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1233) " "Verilog HDL assignment warning at control_logic.v(1233): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1242) " "Verilog HDL assignment warning at control_logic.v(1242): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1248) " "Verilog HDL assignment warning at control_logic.v(1248): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063305 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1257) " "Verilog HDL assignment warning at control_logic.v(1257): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1263) " "Verilog HDL assignment warning at control_logic.v(1263): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1272) " "Verilog HDL assignment warning at control_logic.v(1272): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1278) " "Verilog HDL assignment warning at control_logic.v(1278): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1287) " "Verilog HDL assignment warning at control_logic.v(1287): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1293) " "Verilog HDL assignment warning at control_logic.v(1293): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1302) " "Verilog HDL assignment warning at control_logic.v(1302): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1308) " "Verilog HDL assignment warning at control_logic.v(1308): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1317) " "Verilog HDL assignment warning at control_logic.v(1317): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1323) " "Verilog HDL assignment warning at control_logic.v(1323): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1332) " "Verilog HDL assignment warning at control_logic.v(1332): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1338) " "Verilog HDL assignment warning at control_logic.v(1338): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1347) " "Verilog HDL assignment warning at control_logic.v(1347): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1353) " "Verilog HDL assignment warning at control_logic.v(1353): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1362) " "Verilog HDL assignment warning at control_logic.v(1362): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1368) " "Verilog HDL assignment warning at control_logic.v(1368): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1377) " "Verilog HDL assignment warning at control_logic.v(1377): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1383) " "Verilog HDL assignment warning at control_logic.v(1383): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1392) " "Verilog HDL assignment warning at control_logic.v(1392): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1398) " "Verilog HDL assignment warning at control_logic.v(1398): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1407) " "Verilog HDL assignment warning at control_logic.v(1407): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1413) " "Verilog HDL assignment warning at control_logic.v(1413): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063320 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1422) " "Verilog HDL assignment warning at control_logic.v(1422): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1428) " "Verilog HDL assignment warning at control_logic.v(1428): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1437) " "Verilog HDL assignment warning at control_logic.v(1437): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1443) " "Verilog HDL assignment warning at control_logic.v(1443): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1452) " "Verilog HDL assignment warning at control_logic.v(1452): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1458) " "Verilog HDL assignment warning at control_logic.v(1458): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1467) " "Verilog HDL assignment warning at control_logic.v(1467): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1473) " "Verilog HDL assignment warning at control_logic.v(1473): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1482) " "Verilog HDL assignment warning at control_logic.v(1482): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1488) " "Verilog HDL assignment warning at control_logic.v(1488): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1494) " "Verilog HDL assignment warning at control_logic.v(1494): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1510) " "Verilog HDL assignment warning at control_logic.v(1510): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1522) " "Verilog HDL assignment warning at control_logic.v(1522): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1530) " "Verilog HDL assignment warning at control_logic.v(1530): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1540) " "Verilog HDL assignment warning at control_logic.v(1540): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1547) " "Verilog HDL assignment warning at control_logic.v(1547): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1557) " "Verilog HDL assignment warning at control_logic.v(1557): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1564) " "Verilog HDL assignment warning at control_logic.v(1564): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1574) " "Verilog HDL assignment warning at control_logic.v(1574): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1581) " "Verilog HDL assignment warning at control_logic.v(1581): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1591) " "Verilog HDL assignment warning at control_logic.v(1591): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063336 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1598) " "Verilog HDL assignment warning at control_logic.v(1598): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1608) " "Verilog HDL assignment warning at control_logic.v(1608): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1615) " "Verilog HDL assignment warning at control_logic.v(1615): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1625) " "Verilog HDL assignment warning at control_logic.v(1625): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1632) " "Verilog HDL assignment warning at control_logic.v(1632): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1642) " "Verilog HDL assignment warning at control_logic.v(1642): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1649) " "Verilog HDL assignment warning at control_logic.v(1649): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1659) " "Verilog HDL assignment warning at control_logic.v(1659): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1666) " "Verilog HDL assignment warning at control_logic.v(1666): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1676) " "Verilog HDL assignment warning at control_logic.v(1676): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1683) " "Verilog HDL assignment warning at control_logic.v(1683): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1693) " "Verilog HDL assignment warning at control_logic.v(1693): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1700) " "Verilog HDL assignment warning at control_logic.v(1700): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1710) " "Verilog HDL assignment warning at control_logic.v(1710): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1717) " "Verilog HDL assignment warning at control_logic.v(1717): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1727) " "Verilog HDL assignment warning at control_logic.v(1727): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1734) " "Verilog HDL assignment warning at control_logic.v(1734): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1744) " "Verilog HDL assignment warning at control_logic.v(1744): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1751) " "Verilog HDL assignment warning at control_logic.v(1751): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1761) " "Verilog HDL assignment warning at control_logic.v(1761): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1768) " "Verilog HDL assignment warning at control_logic.v(1768): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1778) " "Verilog HDL assignment warning at control_logic.v(1778): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1785) " "Verilog HDL assignment warning at control_logic.v(1785): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1795) " "Verilog HDL assignment warning at control_logic.v(1795): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1802) " "Verilog HDL assignment warning at control_logic.v(1802): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1812) " "Verilog HDL assignment warning at control_logic.v(1812): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1819) " "Verilog HDL assignment warning at control_logic.v(1819): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1829) " "Verilog HDL assignment warning at control_logic.v(1829): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1836) " "Verilog HDL assignment warning at control_logic.v(1836): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1846) " "Verilog HDL assignment warning at control_logic.v(1846): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1853) " "Verilog HDL assignment warning at control_logic.v(1853): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1863) " "Verilog HDL assignment warning at control_logic.v(1863): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1870) " "Verilog HDL assignment warning at control_logic.v(1870): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1880) " "Verilog HDL assignment warning at control_logic.v(1880): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1887) " "Verilog HDL assignment warning at control_logic.v(1887): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1897) " "Verilog HDL assignment warning at control_logic.v(1897): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1904) " "Verilog HDL assignment warning at control_logic.v(1904): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1914) " "Verilog HDL assignment warning at control_logic.v(1914): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1921) " "Verilog HDL assignment warning at control_logic.v(1921): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1931) " "Verilog HDL assignment warning at control_logic.v(1931): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1938) " "Verilog HDL assignment warning at control_logic.v(1938): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1948) " "Verilog HDL assignment warning at control_logic.v(1948): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1955) " "Verilog HDL assignment warning at control_logic.v(1955): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1965) " "Verilog HDL assignment warning at control_logic.v(1965): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1972) " "Verilog HDL assignment warning at control_logic.v(1972): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1982) " "Verilog HDL assignment warning at control_logic.v(1982): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063352 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1989) " "Verilog HDL assignment warning at control_logic.v(1989): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(1999) " "Verilog HDL assignment warning at control_logic.v(1999): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 1999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2006) " "Verilog HDL assignment warning at control_logic.v(2006): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2016) " "Verilog HDL assignment warning at control_logic.v(2016): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2023) " "Verilog HDL assignment warning at control_logic.v(2023): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2033) " "Verilog HDL assignment warning at control_logic.v(2033): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2040) " "Verilog HDL assignment warning at control_logic.v(2040): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2050) " "Verilog HDL assignment warning at control_logic.v(2050): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2057) " "Verilog HDL assignment warning at control_logic.v(2057): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2067) " "Verilog HDL assignment warning at control_logic.v(2067): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2074) " "Verilog HDL assignment warning at control_logic.v(2074): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2084) " "Verilog HDL assignment warning at control_logic.v(2084): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2091) " "Verilog HDL assignment warning at control_logic.v(2091): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2101) " "Verilog HDL assignment warning at control_logic.v(2101): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2108) " "Verilog HDL assignment warning at control_logic.v(2108): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2118) " "Verilog HDL assignment warning at control_logic.v(2118): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2125) " "Verilog HDL assignment warning at control_logic.v(2125): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2135) " "Verilog HDL assignment warning at control_logic.v(2135): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2142) " "Verilog HDL assignment warning at control_logic.v(2142): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2152) " "Verilog HDL assignment warning at control_logic.v(2152): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2159) " "Verilog HDL assignment warning at control_logic.v(2159): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2169) " "Verilog HDL assignment warning at control_logic.v(2169): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2176) " "Verilog HDL assignment warning at control_logic.v(2176): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2186) " "Verilog HDL assignment warning at control_logic.v(2186): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2193) " "Verilog HDL assignment warning at control_logic.v(2193): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2203) " "Verilog HDL assignment warning at control_logic.v(2203): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2210) " "Verilog HDL assignment warning at control_logic.v(2210): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2220) " "Verilog HDL assignment warning at control_logic.v(2220): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2227) " "Verilog HDL assignment warning at control_logic.v(2227): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2237) " "Verilog HDL assignment warning at control_logic.v(2237): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2244) " "Verilog HDL assignment warning at control_logic.v(2244): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2254) " "Verilog HDL assignment warning at control_logic.v(2254): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2261) " "Verilog HDL assignment warning at control_logic.v(2261): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2271) " "Verilog HDL assignment warning at control_logic.v(2271): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2278) " "Verilog HDL assignment warning at control_logic.v(2278): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2288) " "Verilog HDL assignment warning at control_logic.v(2288): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2295) " "Verilog HDL assignment warning at control_logic.v(2295): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2305) " "Verilog HDL assignment warning at control_logic.v(2305): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2312) " "Verilog HDL assignment warning at control_logic.v(2312): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2322) " "Verilog HDL assignment warning at control_logic.v(2322): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2329) " "Verilog HDL assignment warning at control_logic.v(2329): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2339) " "Verilog HDL assignment warning at control_logic.v(2339): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2346) " "Verilog HDL assignment warning at control_logic.v(2346): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2356) " "Verilog HDL assignment warning at control_logic.v(2356): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063367 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2363) " "Verilog HDL assignment warning at control_logic.v(2363): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2373) " "Verilog HDL assignment warning at control_logic.v(2373): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2380) " "Verilog HDL assignment warning at control_logic.v(2380): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2390) " "Verilog HDL assignment warning at control_logic.v(2390): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2397) " "Verilog HDL assignment warning at control_logic.v(2397): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2407) " "Verilog HDL assignment warning at control_logic.v(2407): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2414) " "Verilog HDL assignment warning at control_logic.v(2414): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2424) " "Verilog HDL assignment warning at control_logic.v(2424): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2431) " "Verilog HDL assignment warning at control_logic.v(2431): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2441) " "Verilog HDL assignment warning at control_logic.v(2441): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2448) " "Verilog HDL assignment warning at control_logic.v(2448): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2458) " "Verilog HDL assignment warning at control_logic.v(2458): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2465) " "Verilog HDL assignment warning at control_logic.v(2465): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2475) " "Verilog HDL assignment warning at control_logic.v(2475): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2482) " "Verilog HDL assignment warning at control_logic.v(2482): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2492) " "Verilog HDL assignment warning at control_logic.v(2492): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2499) " "Verilog HDL assignment warning at control_logic.v(2499): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2509) " "Verilog HDL assignment warning at control_logic.v(2509): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2516) " "Verilog HDL assignment warning at control_logic.v(2516): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2526) " "Verilog HDL assignment warning at control_logic.v(2526): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2533) " "Verilog HDL assignment warning at control_logic.v(2533): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2543) " "Verilog HDL assignment warning at control_logic.v(2543): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2550) " "Verilog HDL assignment warning at control_logic.v(2550): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2560) " "Verilog HDL assignment warning at control_logic.v(2560): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2567) " "Verilog HDL assignment warning at control_logic.v(2567): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2577) " "Verilog HDL assignment warning at control_logic.v(2577): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2584) " "Verilog HDL assignment warning at control_logic.v(2584): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2594) " "Verilog HDL assignment warning at control_logic.v(2594): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2601) " "Verilog HDL assignment warning at control_logic.v(2601): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2611) " "Verilog HDL assignment warning at control_logic.v(2611): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2618) " "Verilog HDL assignment warning at control_logic.v(2618): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2628) " "Verilog HDL assignment warning at control_logic.v(2628): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2635) " "Verilog HDL assignment warning at control_logic.v(2635): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2645) " "Verilog HDL assignment warning at control_logic.v(2645): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2652) " "Verilog HDL assignment warning at control_logic.v(2652): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2662) " "Verilog HDL assignment warning at control_logic.v(2662): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2669) " "Verilog HDL assignment warning at control_logic.v(2669): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2679) " "Verilog HDL assignment warning at control_logic.v(2679): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2686) " "Verilog HDL assignment warning at control_logic.v(2686): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2696) " "Verilog HDL assignment warning at control_logic.v(2696): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2703) " "Verilog HDL assignment warning at control_logic.v(2703): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2713) " "Verilog HDL assignment warning at control_logic.v(2713): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2720) " "Verilog HDL assignment warning at control_logic.v(2720): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063383 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2730) " "Verilog HDL assignment warning at control_logic.v(2730): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2737) " "Verilog HDL assignment warning at control_logic.v(2737): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2747) " "Verilog HDL assignment warning at control_logic.v(2747): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2754) " "Verilog HDL assignment warning at control_logic.v(2754): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2764) " "Verilog HDL assignment warning at control_logic.v(2764): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2771) " "Verilog HDL assignment warning at control_logic.v(2771): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2781) " "Verilog HDL assignment warning at control_logic.v(2781): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2788) " "Verilog HDL assignment warning at control_logic.v(2788): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2798) " "Verilog HDL assignment warning at control_logic.v(2798): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2805) " "Verilog HDL assignment warning at control_logic.v(2805): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2815) " "Verilog HDL assignment warning at control_logic.v(2815): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2822) " "Verilog HDL assignment warning at control_logic.v(2822): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2832) " "Verilog HDL assignment warning at control_logic.v(2832): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2839) " "Verilog HDL assignment warning at control_logic.v(2839): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2849) " "Verilog HDL assignment warning at control_logic.v(2849): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2856) " "Verilog HDL assignment warning at control_logic.v(2856): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2866) " "Verilog HDL assignment warning at control_logic.v(2866): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2873) " "Verilog HDL assignment warning at control_logic.v(2873): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2883) " "Verilog HDL assignment warning at control_logic.v(2883): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2890) " "Verilog HDL assignment warning at control_logic.v(2890): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2900) " "Verilog HDL assignment warning at control_logic.v(2900): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2907) " "Verilog HDL assignment warning at control_logic.v(2907): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2917) " "Verilog HDL assignment warning at control_logic.v(2917): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2924) " "Verilog HDL assignment warning at control_logic.v(2924): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2934) " "Verilog HDL assignment warning at control_logic.v(2934): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2941) " "Verilog HDL assignment warning at control_logic.v(2941): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2951) " "Verilog HDL assignment warning at control_logic.v(2951): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2958) " "Verilog HDL assignment warning at control_logic.v(2958): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2968) " "Verilog HDL assignment warning at control_logic.v(2968): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2975) " "Verilog HDL assignment warning at control_logic.v(2975): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2985) " "Verilog HDL assignment warning at control_logic.v(2985): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(2992) " "Verilog HDL assignment warning at control_logic.v(2992): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 2992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(3002) " "Verilog HDL assignment warning at control_logic.v(3002): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 3002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_logic.v(3009) " "Verilog HDL assignment warning at control_logic.v(3009): truncated value with size 32 to match size of target (25)" {  } { { "control_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_logic.v" 3009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585833063398 "|block|control_logic:inst1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1585833065148 "|block|softproc:inst|softproc_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0524 " "Found entity 1: altsyncram_0524" {  } { { "db/altsyncram_0524.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/altsyncram_0524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833068491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833068491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833068928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833068928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833069163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833069163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833069522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833069522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833069616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833069616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833069803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833069803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833070069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833070069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833070162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833070162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833070350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833070350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/PSS/project/psscrateinterface/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833070428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833070428 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Design Software" 0 -1 1585833070959 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1585833071178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.02.14:11:15 Progress: Loading sld3cd9b874/alt_sld_fab_wrapper_hw.tcl " "2020.04.02.14:11:15 Progress: Loading sld3cd9b874/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1585833075833 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1585833078973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1585833079176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1585833082379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1585833082567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1585833082754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1585833082973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1585833082988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1585833082988 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1585833083676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3cd9b874/alt_sld_fab.v" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833083988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833083988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833084129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833084129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833084176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833084176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833084269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833084269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833084394 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833084394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833084394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/PSS/project/psscrateinterface/db/ip/sld3cd9b874/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585833084504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585833084504 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1585833086253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PSS/project/psscrateinterface/output_files/psscrate.map.smsg " "Generated suppressed messages file C:/PSS/project/psscrateinterface/output_files/psscrate.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1585833087003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 365 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 365 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585833087081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 02 14:11:27 2020 " "Processing ended: Thu Apr 02 14:11:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585833087081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585833087081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585833087081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1585833087081 ""}
