#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun 28 10:47:38 2017
# Process ID: 12640
# Current directory: C:/Users/Administrator/Desktop/LOCK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3060 C:\Users\Administrator\Desktop\LOCK\LOCK.xpr
# Log file: C:/Users/Administrator/Desktop/LOCK/vivado.log
# Journal file: C:/Users/Administrator/Desktop/LOCK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/LOCK/LOCK.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 750.168 ; gain = 46.840
open_bd_design {C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:translate:1.0 - translate_0
Adding cell -- xilinx.com:module_ref:translate:1.0 - translate_1
Adding cell -- xilinx.com:module_ref:rejudge:1.0 - rejudge_0
Adding cell -- xilinx.com:module_ref:check:1.0 - check_0
Adding cell -- xilinx.com:module_ref:rset:1.0 - rset_0
Adding cell -- xilinx.com:module_ref:light:1.0 - light_0
Adding cell -- xilinx.com:module_ref:creat:1.0 - creat_0
Adding cell -- xilinx.com:module_ref:add:1.0 - add_0
Adding cell -- xilinx.com:module_ref:timeless:1.0 - timeless_0
Adding cell -- xilinx.com:module_ref:set_check:1.0 - set_check_0
Adding cell -- xilinx.com:module_ref:clk:1.0 - clk_0
Adding cell -- xilinx.com:module_ref:press:1.0 - press_0
Adding cell -- xilinx.com:module_ref:press:1.0 - press_1
Adding cell -- xilinx.com:module_ref:press:1.0 - press_2
Adding cell -- xilinx.com:module_ref:press:1.0 - press_3
Adding cell -- xilinx.com:module_ref:reset:1.0 - reset_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clk_1(undef) and /check_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clk_3(undef) and /timeless_0/clk(clk)
Successfully read diagram <design_1> from BD file <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 834.703 ; gain = 50.684
update_compile_order -fileset sources_1
set_property location {2 415 409} [get_bd_cells creat_0]
set_property location {5 1691 260} [get_bd_cells reset_0]
set_property location {4 1344 266} [get_bd_cells set_check_0]
set_property location {3 962 517} [get_bd_cells check_0]
set_property location {2 354 603} [get_bd_cells check_0]
set_property location {3.5 1182 679} [get_bd_cells translate_0]
set_property location {5 1513 76} [get_bd_cells reset_0]
set_property location {6.5 1964 284} [get_bd_cells light_0]
set_property location {3 824 304} [get_bd_cells set_check_0]
set_property location {5 1330 334} [get_bd_cells add_0]
set_property location {5 1406 178} [get_bd_cells reset_0]
set_property location {5 1429 490} [get_bd_cells rejudge_0]
set_property location {5 1313 690} [get_bd_cells translate_0]
set_property location {3 775 657} [get_bd_cells translate_0]
set_property location {4 1438 70} [get_bd_cells rset_0]
set_property location {4.5 1680 191} [get_bd_cells rejudge_0]
set_property location {4 1361 496} [get_bd_cells light_0]
set_property location {3.5 1112 85} [get_bd_cells translate_1]
set_property location {1906 522} [get_bd_ports count]
set_property location {1833 24} [get_bd_ports count]
set_property location {1841 -53} [get_bd_ports count]
set_property location {1725 -49} [get_bd_ports choose]
set_property location {1677 -30} [get_bd_ports count_1]
set_property location {1556 -50} [get_bd_ports EN]
set_property location {1462 -84} [get_bd_ports light]
set_property location {1562 -75} [get_bd_ports count]
set_property location {1818 -64} [get_bd_ports count]
set_property location {1408 -92} [get_bd_ports count_1]
set_property location {1694 -59} [get_bd_ports light]
save_bd_design
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
write_bd_layout -format pdf -orientation portrait C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/design_1.pdf
C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/design_1.pdf
write_bd_layout -format pdf -orientation portrait C:/Users/Administrator/Desktop/design_1.pdf
C:/Users/Administrator/Desktop/design_1.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 11:18:18 2017...
