Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 18 17:49:44 2024
| Host         : LuPi14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Project_Elevator_timing_summary_routed.rpt -pb Project_Elevator_timing_summary_routed.pb -rpx Project_Elevator_timing_summary_routed.rpx -warn_on_violation
| Design       : Project_Elevator
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   47          inf        0.000                      0                   47           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.446ns  (logic 4.761ns (50.399%)  route 4.685ns (49.601%))
  Logic Levels:           4  (FDPE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[2]/C
    SLICE_X84Y136        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg7/seg_sel_reg[2]/Q
                         net (fo=5, routed)           0.835     1.353    seg7/Q[2]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.152     1.505 r  seg7/seg_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.684     2.188    seg7/seg_data_OBUF[6]_inst_i_2_n_0
    SLICE_X84Y138        LUT5 (Prop_lut5_I1_O)        0.374     2.562 r  seg7/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.167     5.729    seg_data_OBUF[5]
    F5                   OBUF (Prop_obuf_I_O)         3.717     9.446 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.446    seg_data[6]
    F5                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.452ns  (logic 4.803ns (56.822%)  route 3.649ns (43.178%))
  Logic Levels:           4  (FDPE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[2]/C
    SLICE_X84Y136        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg7/seg_sel_reg[2]/Q
                         net (fo=5, routed)           0.835     1.353    seg7/Q[2]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.152     1.505 r  seg7/seg_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.684     2.188    seg7/seg_data_OBUF[6]_inst_i_2_n_0
    SLICE_X84Y138        LUT5 (Prop_lut5_I1_O)        0.374     2.562 r  seg7/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.131     4.693    seg_data_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.759     8.452 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.452    seg_data[5]
    E2                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.320ns (51.500%)  route 4.069ns (48.500%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[2]/C
    SLICE_X84Y136        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg7/seg_sel_reg[2]/Q
                         net (fo=5, routed)           0.835     1.353    seg7/Q[2]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  seg7/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.452     1.929    seg7/seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X84Y138        LUT4 (Prop_lut4_I1_O)        0.124     2.053 r  seg7/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.782     4.835    seg_data_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.554     8.389 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.389    seg_data[7]
    F1                                                                r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.312ns (53.246%)  route 3.787ns (46.754%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[2]/C
    SLICE_X84Y136        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg7/seg_sel_reg[2]/Q
                         net (fo=5, routed)           0.835     1.353    seg7/Q[2]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  seg7/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.452     1.929    seg7/seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X84Y138        LUT4 (Prop_lut4_I1_O)        0.124     2.053 r  seg7/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.500     4.553    seg_data_OBUF[2]
    E4                   OBUF (Prop_obuf_I_O)         3.546     8.099 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.099    seg_data[4]
    E4                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.304ns (56.057%)  route 3.374ns (43.943%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[2]/C
    SLICE_X84Y136        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg7/seg_sel_reg[2]/Q
                         net (fo=5, routed)           0.835     1.353    seg7/Q[2]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  seg7/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.452     1.929    seg7/seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X84Y138        LUT4 (Prop_lut4_I1_O)        0.124     2.053 r  seg7/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.087     4.140    seg_data_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.538     7.678 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.678    seg_data[2]
    J3                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 4.306ns (57.649%)  route 3.163ns (42.351%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[2]/C
    SLICE_X84Y136        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg7/seg_sel_reg[2]/Q
                         net (fo=5, routed)           0.835     1.353    seg7/Q[2]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  seg7/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.452     1.929    seg7/seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X84Y138        LUT4 (Prop_lut4_I1_O)        0.124     2.053 r  seg7/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.877     3.929    seg_data_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.540     7.469 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.469    seg_data[3]
    J1                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.257ns (59.909%)  route 2.849ns (40.091%))
  Logic Levels:           4  (FDPE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[4]/C
    SLICE_X85Y138        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  seg7/seg_sel_reg[4]/Q
                         net (fo=5, routed)           0.712     1.168    seg7/Q[4]
    SLICE_X84Y138        LUT3 (Prop_lut3_I2_O)        0.124     1.292 r  seg7/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.282     1.574    seg7/seg_data_OBUF[1]_inst_i_2_n_0
    SLICE_X84Y138        LUT6 (Prop_lut6_I2_O)        0.124     1.698 r  seg7/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855     3.553    seg_data_OBUF[1]
    J7                   OBUF (Prop_obuf_I_O)         3.553     7.107 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.107    seg_data[1]
    J7                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 3.979ns (63.333%)  route 2.304ns (36.667%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[4]_lopt_replica/C
    SLICE_X85Y138        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  seg7/seg_sel_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.304     2.760    lopt_4
    G3                   OBUF (Prop_obuf_I_O)         3.523     6.283 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.283    seg_sel[4]
    G3                                                                r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 4.000ns (63.924%)  route 2.257ns (36.076%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[5]_lopt_replica/C
    SLICE_X85Y138        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  seg7/seg_sel_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.257     2.713    lopt_5
    G1                   OBUF (Prop_obuf_I_O)         3.544     6.257 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.257    seg_sel[5]
    G1                                                                r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.153ns  (logic 4.061ns (66.013%)  route 2.091ns (33.987%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[2]_lopt_replica/C
    SLICE_X84Y130        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg7/seg_sel_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.091     2.609    lopt_2
    K1                   OBUF (Prop_obuf_I_O)         3.543     6.153 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.153    seg_sel[2]
    K1                                                                r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7/seg_sel_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.075%)  route 0.152ns (51.925%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[5]/C
    SLICE_X85Y138        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg7/seg_sel_reg[5]/Q
                         net (fo=5, routed)           0.152     0.293    seg7/Q[5]
    SLICE_X85Y138        FDPE                                         r  seg7/seg_sel_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7/seg_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (54.971%)  route 0.134ns (45.029%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE                         0.000     0.000 r  seg7/seg_sel_reg[0]/C
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg7/seg_sel_reg[0]/Q
                         net (fo=5, routed)           0.134     0.298    seg7/Q[0]
    SLICE_X84Y136        FDPE                                         r  seg7/seg_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7/seg_sel_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.170%)  route 0.139ns (45.830%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[6]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg7/seg_sel_reg[6]/Q
                         net (fo=5, routed)           0.139     0.303    seg7/Q[6]
    SLICE_X85Y138        FDPE                                         r  seg7/seg_sel_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7/seg_sel_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.216%)  route 0.183ns (52.784%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[2]/C
    SLICE_X84Y136        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg7/seg_sel_reg[2]/Q
                         net (fo=5, routed)           0.183     0.347    seg7/Q[2]
    SLICE_X84Y134        FDPE                                         r  seg7/seg_sel_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7/seg_sel_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.164ns (46.040%)  route 0.192ns (53.960%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDCE                         0.000     0.000 r  seg7/seg_sel_reg[0]/C
    SLICE_X84Y136        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg7/seg_sel_reg[0]/Q
                         net (fo=5, routed)           0.192     0.356    seg7/Q[0]
    SLICE_X84Y138        FDPE                                         r  seg7/seg_sel_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7/seg_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.164ns (46.035%)  route 0.192ns (53.965%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[7]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg7/seg_sel_reg[7]/Q
                         net (fo=5, routed)           0.192     0.356    seg7/Q[7]
    SLICE_X84Y136        FDCE                                         r  seg7/seg_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7/seg_sel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.954%)  route 0.221ns (61.046%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[4]/C
    SLICE_X85Y138        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg7/seg_sel_reg[4]/Q
                         net (fo=5, routed)           0.221     0.362    seg7/Q[4]
    SLICE_X85Y138        FDPE                                         r  seg7/seg_sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7/seg_sel_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.164ns (45.235%)  route 0.199ns (54.765%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[3]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg7/seg_sel_reg[3]/Q
                         net (fo=5, routed)           0.199     0.363    seg7/Q[3]
    SLICE_X85Y138        FDPE                                         r  seg7/seg_sel_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7/seg_sel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.164ns (45.176%)  route 0.199ns (54.824%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[6]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg7/seg_sel_reg[6]/Q
                         net (fo=5, routed)           0.199     0.363    seg7/Q[6]
    SLICE_X84Y138        FDPE                                         r  seg7/seg_sel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7/seg_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.164ns (45.110%)  route 0.200ns (54.890%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE                         0.000     0.000 r  seg7/seg_sel_reg[3]/C
    SLICE_X84Y138        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg7/seg_sel_reg[3]/Q
                         net (fo=5, routed)           0.200     0.364    seg7/Q[3]
    SLICE_X85Y138        FDPE                                         r  seg7/seg_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------





