

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat May 01 15:40:50 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         2422
LUT:           5865
FF:            9637
DSP:              6
BRAM:             0
SRL:            145
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.464
Timing met
