# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../../Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../nano_processor_V1.srcs/sources_1/new/Register.vhd" \
"../../../../nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd" \
"../../../../nano_processor_V1.srcs/sim_1/new/Sim_Register_Bank.vhd" \

# Do not sort compile order
nosort
