

================================================================
== Vitis HLS Report for 'write_gmem_Pipeline_VITIS_LOOP_527_4'
================================================================
* Date:           Tue Oct 18 21:15:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3139|     3139|  31.390 us|  31.390 us|  3139|  3139|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_527_4  |     3137|     3137|         3|          1|          1|  3136|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln528 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 7 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln527_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln527"   --->   Operation 8 'read' 'sext_ln527_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln527_cast = sext i58 %sext_ln527_read"   --->   Operation 9 'sext' 'sext_ln527_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_64_f_map_out133, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %i_3"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %phi_ln528"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i12 %i_3"   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%icmp_ln527 = icmp_eq  i12 %i, i12 3136" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 16 'icmp' 'icmp_ln527' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%add_ln527 = add i12 %i, i12 1" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 17 'add' 'add_ln527' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln527 = br i1 %icmp_ln527, void %for.inc31.split, void %VITIS_LOOP_530_5.exitStub" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 18 'br' 'br_ln527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_90 = trunc i12 %i"   --->   Operation 19 'trunc' 'empty_90' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln528 = icmp_eq  i4 %empty_90, i4 15" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 20 'icmp' 'icmp_ln528' <Predicate = (!icmp_ln527)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln528 = br i1 %icmp_ln528, void %for.inc31.split._crit_edge, void" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 21 'br' 'br_ln528' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln527 = store i12 %add_ln527, i12 %i_3" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 22 'store' 'store_ln527' <Predicate = (!icmp_ln527)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln527_cast" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 23 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3136, i64 3136, i64 3136"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.72ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %maxp2d_64_f_map_out133" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'tmp' <Predicate = (!icmp_ln527)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3136> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln527)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%phi_ln528_load_1 = load i480 %phi_ln528" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 27 'load' 'phi_ln528_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %tmp, i480 %phi_ln528_load_1" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 29 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (7.30ns)   --->   "%write_ln528 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln3, i64 18446744073709551615" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 30 'write' 'write_ln528' <Predicate = (icmp_ln528)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln528 = br void %for.inc31.split._crit_edge" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 31 'br' 'br_ln528' <Predicate = (icmp_ln528)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%phi_ln528_load = load i480 %phi_ln528" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 32 'load' 'phi_ln528_load' <Predicate = (!icmp_ln528)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %phi_ln528_load, i32 32, i32 479" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 33 'partselect' 'tmp_s' <Predicate = (!icmp_ln528)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %tmp, i448 %tmp_s" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln528)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.61ns)   --->   "%select_ln528 = select i1 %icmp_ln528, i480 0, i480 %tmp_2" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 35 'select' 'select_ln528' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln527 = store i480 %select_ln528, i480 %phi_ln528" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 36 'store' 'store_ln527' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln527 = br void %for.inc31" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 37 'br' 'br_ln527' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i') on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln527', forward_prop/src/forward_prop.cpp:527) [19]  (0.996 ns)
	'store' operation ('store_ln527', forward_prop/src/forward_prop.cpp:527) of variable 'add_ln527', forward_prop/src/forward_prop.cpp:527 on local variable 'i' [37]  (0.46 ns)

 <State 2>: 1.73ns
The critical path consists of the following:
	fifo read operation ('tmp', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'maxp2d_64_f_map_out133' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [25]  (1.73 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'load' operation ('phi_ln528_load_1', forward_prop/src/forward_prop.cpp:528) on local variable 'phi_ln528' [22]  (0 ns)
	bus write operation ('write_ln528', forward_prop/src/forward_prop.cpp:528) on port 'gmem' (forward_prop/src/forward_prop.cpp:528) [30]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
