{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636074307300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636074307301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 18:05:07 2021 " "Processing started: Thu Nov 04 18:05:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636074307301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636074307301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sorter -c sorter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sorter -c sorter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636074307301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636074307806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/regload_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/regload_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLoad_tb " "Found entity 1: regLoad_tb" {  } { { "../mergeTest/regLoad_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/regLoad_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/mux_merge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/mux_merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_merge " "Found entity 1: mux_merge" {  } { { "../mergeTest/mux_merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/mux_merge.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_nto2n.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_nto2n.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_nto2n " "Found entity 1: m_nto2n" {  } { { "../mergeTest/m_nto2n.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_nto2n.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_interface " "Found entity 1: m_interface" {  } { { "../mergeTest/m_interface.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_128to256_r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_128to256_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_128to256_r " "Found entity 1: m_128to256_r" {  } { { "../mergeTest/m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_64to128_r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_64to128_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_64to128_r " "Found entity 1: m_64to128_r" {  } { { "../mergeTest/m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_64to128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_64to128.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_64to128 " "Found entity 1: m_64to128" {  } { { "../mergeTest/m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_32to64_r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_32to64_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_32to64_r " "Found entity 1: m_32to64_r" {  } { { "../mergeTest/m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_32to64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_32to64.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_32to64 " "Found entity 1: m_32to64" {  } { { "../mergeTest/m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_16to32_r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_16to32_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_16to32_r " "Found entity 1: m_16to32_r" {  } { { "../mergeTest/m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_16to32 " "Found entity 1: m_16to32" {  } { { "../mergeTest/m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_8to16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_8to16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_8to16_tb " "Found entity 1: m_8to16_tb" {  } { { "../mergeTest/m_8to16_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_8to16_r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_8to16_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_8to16_r " "Found entity 1: m_8to16_r" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_8to16 " "Found entity 1: m_8to16" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307897 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/m_8to16_tb.v 25 m_4to8_tb.v(21) " "Verilog HDL macro warning at m_4to8_tb.v(21): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 25" {  } { { "../mergeTest/m_4to8_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_tb.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307900 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/m_8to16_tb.v 26 m_4to8_tb.v(22) " "Verilog HDL macro warning at m_4to8_tb.v(22): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 26" {  } { { "../mergeTest/m_4to8_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_tb.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307900 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/m_8to16_tb.v 27 m_4to8_tb.v(23) " "Verilog HDL macro warning at m_4to8_tb.v(23): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 27" {  } { { "../mergeTest/m_4to8_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_tb.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307901 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/m_8to16_tb.v 28 m_4to8_tb.v(24) " "Verilog HDL macro warning at m_4to8_tb.v(24): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 28" {  } { { "../mergeTest/m_4to8_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_tb.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_4to8_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_4to8_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_4to8_tb " "Found entity 1: m_4to8_tb" {  } { { "../mergeTest/m_4to8_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_4to8_r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_4to8_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_4to8_r " "Found entity 1: m_4to8_r" {  } { { "../mergeTest/m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_4to8 " "Found entity 1: m_4to8" {  } { { "../mergeTest/m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/m_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_2to4 " "Found entity 1: m_2to4" {  } { { "../mergeTest/m_2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/cableunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/cableunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cableUnit " "Found entity 1: cableUnit" {  } { { "../mergeTest/cableUnit.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/cableUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTri.v(13) " "Verilog HDL warning at bufferTri.v(13): extended using \"x\" or \"z\"" {  } { { "bufferTri.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTri.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636074307922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTri.v(14) " "Verilog HDL warning at bufferTri.v(14): extended using \"x\" or \"z\"" {  } { { "bufferTri.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTri.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636074307922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertri.v 1 1 " "Found 1 design units, including 1 entities, in source file buffertri.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferTri " "Found entity 1: bufferTri" {  } { { "bufferTri.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/regload.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/regload.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLoad " "Found entity 1: regLoad" {  } { { "../mergeTest/regLoad.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/regLoad.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307925 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/m_8to16_tb.v 16 merge8to16.v(12) " "Verilog HDL macro warning at merge8to16.v(12): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 16" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307928 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/m_8to16_tb.v 17 merge8to16.v(13) " "Verilog HDL macro warning at merge8to16.v(13): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 17" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307928 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/m_8to16_tb.v 18 merge8to16.v(14) " "Verilog HDL macro warning at merge8to16.v(14): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 18" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307928 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/m_8to16_tb.v 19 merge8to16.v(15) " "Verilog HDL macro warning at merge8to16.v(15): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 19" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307928 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a6 ../mergeTest/m_8to16_tb.v 21 merge8to16.v(17) " "Verilog HDL macro warning at merge8to16.v(17): overriding existing definition for macro \"a6\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 21" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307928 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a7 ../mergeTest/m_8to16_tb.v 22 merge8to16.v(18) " "Verilog HDL macro warning at merge8to16.v(18): overriding existing definition for macro \"a7\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 22" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/m_8to16_tb.v 25 merge8to16.v(21) " "Verilog HDL macro warning at merge8to16.v(21): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 25" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/m_8to16_tb.v 26 merge8to16.v(22) " "Verilog HDL macro warning at merge8to16.v(22): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 26" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/m_8to16_tb.v 27 merge8to16.v(23) " "Verilog HDL macro warning at merge8to16.v(23): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 27" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/m_8to16_tb.v 28 merge8to16.v(24) " "Verilog HDL macro warning at merge8to16.v(24): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 28" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b6 ../mergeTest/m_8to16_tb.v 31 merge8to16.v(26) " "Verilog HDL macro warning at merge8to16.v(26): overriding existing definition for macro \"b6\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 31" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b8 ../mergeTest/m_8to16_tb.v 33 merge8to16.v(28) " "Verilog HDL macro warning at merge8to16.v(28): overriding existing definition for macro \"b8\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 33" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16 " "Found entity 1: merge8to16" {  } { { "../mergeTest/merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307930 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/m_8to16_tb.v 16 merge8to16 _r.v(12) " "Verilog HDL macro warning at merge8to16 _r.v(12): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 16" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307932 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/m_8to16_tb.v 17 merge8to16 _r.v(13) " "Verilog HDL macro warning at merge8to16 _r.v(13): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 17" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307932 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/m_8to16_tb.v 18 merge8to16 _r.v(14) " "Verilog HDL macro warning at merge8to16 _r.v(14): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 18" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307932 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/m_8to16_tb.v 19 merge8to16 _r.v(15) " "Verilog HDL macro warning at merge8to16 _r.v(15): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 19" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307932 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a5 ../mergeTest/m_8to16_tb.v 20 merge8to16 _r.v(16) " "Verilog HDL macro warning at merge8to16 _r.v(16): overriding existing definition for macro \"a5\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 20" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a6 ../mergeTest/m_8to16_tb.v 21 merge8to16 _r.v(17) " "Verilog HDL macro warning at merge8to16 _r.v(17): overriding existing definition for macro \"a6\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 21" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a7 ../mergeTest/m_8to16_tb.v 22 merge8to16 _r.v(18) " "Verilog HDL macro warning at merge8to16 _r.v(18): overriding existing definition for macro \"a7\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 22" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a8 ../mergeTest/m_8to16_tb.v 23 merge8to16 _r.v(19) " "Verilog HDL macro warning at merge8to16 _r.v(19): overriding existing definition for macro \"a8\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 23" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/m_8to16_tb.v 25 merge8to16 _r.v(21) " "Verilog HDL macro warning at merge8to16 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 25" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/m_8to16_tb.v 26 merge8to16 _r.v(22) " "Verilog HDL macro warning at merge8to16 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 26" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/m_8to16_tb.v 27 merge8to16 _r.v(23) " "Verilog HDL macro warning at merge8to16 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 27" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/m_8to16_tb.v 28 merge8to16 _r.v(24) " "Verilog HDL macro warning at merge8to16 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 28" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b5 ../mergeTest/m_8to16_tb.v 30 merge8to16 _r.v(25) " "Verilog HDL macro warning at merge8to16 _r.v(25): overriding existing definition for macro \"b5\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 30" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b6 ../mergeTest/m_8to16_tb.v 31 merge8to16 _r.v(26) " "Verilog HDL macro warning at merge8to16 _r.v(26): overriding existing definition for macro \"b6\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 31" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b7 ../mergeTest/m_8to16_tb.v 32 merge8to16 _r.v(27) " "Verilog HDL macro warning at merge8to16 _r.v(27): overriding existing definition for macro \"b7\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 32" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b8 ../mergeTest/m_8to16_tb.v 33 merge8to16 _r.v(28) " "Verilog HDL macro warning at merge8to16 _r.v(28): overriding existing definition for macro \"b8\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 33" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge8to16 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16_r " "Found entity 1: merge8to16_r" {  } { { "../mergeTest/merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/m_8to16_tb.v 16 merge4to8.v(14) " "Verilog HDL macro warning at merge4to8.v(14): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 16" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307937 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/m_8to16_tb.v 17 merge4to8.v(15) " "Verilog HDL macro warning at merge4to8.v(15): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 17" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307937 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/m_8to16_tb.v 18 merge4to8.v(16) " "Verilog HDL macro warning at merge4to8.v(16): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 18" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/m_8to16_tb.v 19 merge4to8.v(17) " "Verilog HDL macro warning at merge4to8.v(17): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 19" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/m_8to16_tb.v 25 merge4to8.v(19) " "Verilog HDL macro warning at merge4to8.v(19): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 25" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/m_8to16_tb.v 26 merge4to8.v(20) " "Verilog HDL macro warning at merge4to8.v(20): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 26" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/m_8to16_tb.v 27 merge4to8.v(21) " "Verilog HDL macro warning at merge4to8.v(21): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 27" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/m_8to16_tb.v 28 merge4to8.v(22) " "Verilog HDL macro warning at merge4to8.v(22): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 28" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8 " "Found entity 1: merge4to8" {  } { { "../mergeTest/merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/m_8to16_tb.v 16 merge4to8 _r.v(16) " "Verilog HDL macro warning at merge4to8 _r.v(16): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 16" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307940 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/m_8to16_tb.v 17 merge4to8 _r.v(17) " "Verilog HDL macro warning at merge4to8 _r.v(17): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 17" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307940 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 ../mergeTest/m_8to16_tb.v 18 merge4to8 _r.v(18) " "Verilog HDL macro warning at merge4to8 _r.v(18): overriding existing definition for macro \"a3\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 18" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307940 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 ../mergeTest/m_8to16_tb.v 19 merge4to8 _r.v(19) " "Verilog HDL macro warning at merge4to8 _r.v(19): overriding existing definition for macro \"a4\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 19" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307941 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/m_8to16_tb.v 25 merge4to8 _r.v(21) " "Verilog HDL macro warning at merge4to8 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 25" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307941 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/m_8to16_tb.v 26 merge4to8 _r.v(22) " "Verilog HDL macro warning at merge4to8 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 26" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307941 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 ../mergeTest/m_8to16_tb.v 27 merge4to8 _r.v(23) " "Verilog HDL macro warning at merge4to8 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 27" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307941 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 ../mergeTest/m_8to16_tb.v 28 merge4to8 _r.v(24) " "Verilog HDL macro warning at merge4to8 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 28" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge4to8 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8_r " "Found entity 1: merge4to8_r" {  } { { "../mergeTest/merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307942 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 ../mergeTest/m_8to16_tb.v 16 merge2to4.v(9) " "Verilog HDL macro warning at merge2to4.v(9): overriding existing definition for macro \"a1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 16" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307944 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 ../mergeTest/m_8to16_tb.v 17 merge2to4.v(10) " "Verilog HDL macro warning at merge2to4.v(10): overriding existing definition for macro \"a2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 17" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307944 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 ../mergeTest/m_8to16_tb.v 25 merge2to4.v(12) " "Verilog HDL macro warning at merge2to4.v(12): overriding existing definition for macro \"b1\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 25" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307944 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 ../mergeTest/m_8to16_tb.v 26 merge2to4.v(13) " "Verilog HDL macro warning at merge2to4.v(13): overriding existing definition for macro \"b2\", which was defined in \"../mergeTest/m_8to16_tb.v\", line 26" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074307944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge2to4 " "Found entity 1: merge2to4" {  } { { "../mergeTest/merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge_tb " "Found entity 1: merge_tb" {  } { { "../mergeTest/merge_tb.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge " "Found entity 1: merge" {  } { { "../mergeTest/merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_tesis/quartusworkspace/mergetest/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_tesis/quartusworkspace/mergetest/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../mergeTest/comparator.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sortingnetwork4.v 1 1 " "Found 1 design units, including 1 entities, in source file sortingnetwork4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sortingNetwork4 " "Found entity 1: sortingNetwork4" {  } { { "sortingNetwork4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sortingNetwork4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074307957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074307957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter.v 1 1 " "Found 1 design units, including 1 entities, in source file sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorter " "Found entity 1: sorter" {  } { { "sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074308070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074308070 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTriQAM16.v(13) " "Verilog HDL warning at bufferTriQAM16.v(13): extended using \"x\" or \"z\"" {  } { { "bufferTriQAM16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQAM16.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636074308077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertriqam16.v 1 1 " "Found 1 design units, including 1 entities, in source file buffertriqam16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferTriQAM16 " "Found entity 1: bufferTriQAM16" {  } { { "bufferTriQAM16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQAM16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074308079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074308079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTriQPSK.v(15) " "Verilog HDL warning at bufferTriQPSK.v(15): extended using \"x\" or \"z\"" {  } { { "bufferTriQPSK.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQPSK.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636074308084 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bufferTriQPSK.v(16) " "Verilog HDL warning at bufferTriQPSK.v(16): extended using \"x\" or \"z\"" {  } { { "bufferTriQPSK.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQPSK.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636074308085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertriqpsk.v 1 1 " "Found 1 design units, including 1 entities, in source file buffertriqpsk.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferTriQPSK " "Found entity 1: bufferTriQPSK" {  } { { "bufferTriQPSK.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/bufferTriQPSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074308086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074308086 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "QAM64 ../mergeTest/mux_merge.v 12 ctrlUnit_sorter.v(33) " "Verilog HDL macro warning at ctrlUnit_sorter.v(33): overriding existing definition for macro \"QAM64\", which was defined in \"../mergeTest/mux_merge.v\", line 12" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 33 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074308092 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "QAM256 ../mergeTest/mux_merge.v 13 ctrlUnit_sorter.v(34) " "Verilog HDL macro warning at ctrlUnit_sorter.v(34): overriding existing definition for macro \"QAM256\", which was defined in \"../mergeTest/mux_merge.v\", line 13" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 34 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074308092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit_sorter.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit_sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlUnit_sorter " "Found entity 1: ctrlUnit_sorter" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074308094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074308094 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "QAM256 ../mergeTest/mux_merge.v 13 muxQAM.v(15) " "Verilog HDL macro warning at muxQAM.v(15): overriding existing definition for macro \"QAM256\", which was defined in \"../mergeTest/mux_merge.v\", line 13" {  } { { "muxQAM.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/muxQAM.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1636074308098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxqam.v 1 1 " "Found 1 design units, including 1 entities, in source file muxqam.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxQAM " "Found entity 1: muxQAM" {  } { { "muxQAM.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/muxQAM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636074308099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636074308099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sorter " "Elaborating entity \"sorter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1636074308196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sortingNetwork4 sortingNetwork4:sortingNetwork " "Elaborating entity \"sortingNetwork4\" for hierarchy \"sortingNetwork4:sortingNetwork\"" {  } { { "sorter.v" "sortingNetwork" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator sortingNetwork4:sortingNetwork\|comparator:comparator0 " "Elaborating entity \"comparator\" for hierarchy \"sortingNetwork4:sortingNetwork\|comparator:comparator0\"" {  } { { "sortingNetwork4.v" "comparator0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sortingNetwork4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge merge:mergeUnit " "Elaborating entity \"merge\" for hierarchy \"merge:mergeUnit\"" {  } { { "sorter.v" "mergeUnit" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_4to8_r merge:mergeUnit\|m_4to8_r:_4to8 " "Elaborating entity \"m_4to8_r\" for hierarchy \"merge:mergeUnit\|m_4to8_r:_4to8\"" {  } { { "../mergeTest/merge.v" "_4to8" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_4to8_r.v(76) " "Verilog HDL or VHDL warning at m_4to8_r.v(76): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308244 "|sorter|merge:mergeUnit|m_4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_4to8_r.v(77) " "Verilog HDL or VHDL warning at m_4to8_r.v(77): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308244 "|sorter|merge:mergeUnit|m_4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_4to8_r.v(78) " "Verilog HDL or VHDL warning at m_4to8_r.v(78): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308244 "|sorter|merge:mergeUnit|m_4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_4to8_r.v(79) " "Verilog HDL or VHDL warning at m_4to8_r.v(79): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308244 "|sorter|merge:mergeUnit|m_4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_4to8_r.v(80) " "Verilog HDL or VHDL warning at m_4to8_r.v(80): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308244 "|sorter|merge:mergeUnit|m_4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_4to8_r.v(81) " "Verilog HDL or VHDL warning at m_4to8_r.v(81): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308245 "|sorter|merge:mergeUnit|m_4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_4to8_r.v(82) " "Verilog HDL or VHDL warning at m_4to8_r.v(82): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308245 "|sorter|merge:mergeUnit|m_4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_4to8_r.v(83) " "Verilog HDL or VHDL warning at m_4to8_r.v(83): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308245 "|sorter|merge:mergeUnit|m_4to8_r:_4to8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge:mergeUnit\|m_4to8_r:_4to8\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge:mergeUnit\|m_4to8_r:_4to8\|regLoad:register\"" {  } { { "../mergeTest/m_4to8_r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_interface merge:mergeUnit\|m_4to8_r:_4to8\|m_interface:inInterface " "Elaborating entity \"m_interface\" for hierarchy \"merge:mergeUnit\|m_4to8_r:_4to8\|m_interface:inInterface\"" {  } { { "../mergeTest/m_4to8_r.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cableUnit merge:mergeUnit\|m_4to8_r:_4to8\|m_interface:inInterface\|cableUnit:oddValues\[0\].unita " "Elaborating entity \"cableUnit\" for hierarchy \"merge:mergeUnit\|m_4to8_r:_4to8\|m_interface:inInterface\|cableUnit:oddValues\[0\].unita\"" {  } { { "../mergeTest/m_interface.v" "oddValues\[0\].unita" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_interface.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_2to4 merge:mergeUnit\|m_4to8_r:_4to8\|m_2to4:oddEvenMerge\[0\].m_2to4_0 " "Elaborating entity \"m_2to4\" for hierarchy \"merge:mergeUnit\|m_4to8_r:_4to8\|m_2to4:oddEvenMerge\[0\].m_2to4_0\"" {  } { { "../mergeTest/m_4to8_r.v" "oddEvenMerge\[0\].m_2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_interface merge:mergeUnit\|m_4to8_r:_4to8\|m_2to4:oddEvenMerge\[0\].m_2to4_0\|m_interface:inInterface " "Elaborating entity \"m_interface\" for hierarchy \"merge:mergeUnit\|m_4to8_r:_4to8\|m_2to4:oddEvenMerge\[0\].m_2to4_0\|m_interface:inInterface\"" {  } { { "../mergeTest/m_2to4.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_2to4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_8to16_r merge:mergeUnit\|m_8to16_r:_8to16 " "Elaborating entity \"m_8to16_r\" for hierarchy \"merge:mergeUnit\|m_8to16_r:_8to16\"" {  } { { "../mergeTest/merge.v" "_8to16" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_8to16_r.v(74) " "Verilog HDL or VHDL warning at m_8to16_r.v(74): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_8to16_r.v(75) " "Verilog HDL or VHDL warning at m_8to16_r.v(75): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_8to16_r.v(76) " "Verilog HDL or VHDL warning at m_8to16_r.v(76): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_8to16_r.v(77) " "Verilog HDL or VHDL warning at m_8to16_r.v(77): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_8to16_r.v(78) " "Verilog HDL or VHDL warning at m_8to16_r.v(78): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_8to16_r.v(79) " "Verilog HDL or VHDL warning at m_8to16_r.v(79): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_8to16_r.v(80) " "Verilog HDL or VHDL warning at m_8to16_r.v(80): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_8to16_r.v(81) " "Verilog HDL or VHDL warning at m_8to16_r.v(81): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c9 m_8to16_r.v(82) " "Verilog HDL or VHDL warning at m_8to16_r.v(82): object \"c9\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10 m_8to16_r.v(83) " "Verilog HDL or VHDL warning at m_8to16_r.v(83): object \"c10\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308321 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 m_8to16_r.v(84) " "Verilog HDL or VHDL warning at m_8to16_r.v(84): object \"c11\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 m_8to16_r.v(85) " "Verilog HDL or VHDL warning at m_8to16_r.v(85): object \"c12\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c13 m_8to16_r.v(86) " "Verilog HDL or VHDL warning at m_8to16_r.v(86): object \"c13\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c14 m_8to16_r.v(87) " "Verilog HDL or VHDL warning at m_8to16_r.v(87): object \"c14\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c15 m_8to16_r.v(88) " "Verilog HDL or VHDL warning at m_8to16_r.v(88): object \"c15\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c16 m_8to16_r.v(89) " "Verilog HDL or VHDL warning at m_8to16_r.v(89): object \"c16\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a1 m_8to16_r.v(93) " "Verilog HDL or VHDL warning at m_8to16_r.v(93): object \"a1\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a3 m_8to16_r.v(94) " "Verilog HDL or VHDL warning at m_8to16_r.v(94): object \"a3\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a5 m_8to16_r.v(95) " "Verilog HDL or VHDL warning at m_8to16_r.v(95): object \"a5\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a7 m_8to16_r.v(96) " "Verilog HDL or VHDL warning at m_8to16_r.v(96): object \"a7\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a2 m_8to16_r.v(98) " "Verilog HDL or VHDL warning at m_8to16_r.v(98): object \"a2\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a4 m_8to16_r.v(99) " "Verilog HDL or VHDL warning at m_8to16_r.v(99): object \"a4\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a6 m_8to16_r.v(100) " "Verilog HDL or VHDL warning at m_8to16_r.v(100): object \"a6\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a8 m_8to16_r.v(101) " "Verilog HDL or VHDL warning at m_8to16_r.v(101): object \"a8\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b1 m_8to16_r.v(103) " "Verilog HDL or VHDL warning at m_8to16_r.v(103): object \"b1\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2 m_8to16_r.v(104) " "Verilog HDL or VHDL warning at m_8to16_r.v(104): object \"b2\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3 m_8to16_r.v(105) " "Verilog HDL or VHDL warning at m_8to16_r.v(105): object \"b3\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4 m_8to16_r.v(106) " "Verilog HDL or VHDL warning at m_8to16_r.v(106): object \"b4\" assigned a value but never read" {  } { { "../mergeTest/m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308322 "|sorter|merge:mergeUnit|m_8to16_r:_8to16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge:mergeUnit\|m_8to16_r:_8to16\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge:mergeUnit\|m_8to16_r:_8to16\|regLoad:register\"" {  } { { "../mergeTest/m_8to16_r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_interface merge:mergeUnit\|m_8to16_r:_8to16\|m_interface:inInterface " "Elaborating entity \"m_interface\" for hierarchy \"merge:mergeUnit\|m_8to16_r:_8to16\|m_interface:inInterface\"" {  } { { "../mergeTest/m_8to16_r.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_4to8 merge:mergeUnit\|m_8to16_r:_8to16\|m_4to8:oddEvenMerge\[0\].m_2to4_0 " "Elaborating entity \"m_4to8\" for hierarchy \"merge:mergeUnit\|m_8to16_r:_8to16\|m_4to8:oddEvenMerge\[0\].m_2to4_0\"" {  } { { "../mergeTest/m_8to16_r.v" "oddEvenMerge\[0\].m_2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_4to8.v(63) " "Verilog HDL or VHDL warning at m_4to8.v(63): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308366 "|sorter|merge:mergeUnit|m_8to16_r:_8to16|m_4to8:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_4to8.v(64) " "Verilog HDL or VHDL warning at m_4to8.v(64): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308366 "|sorter|merge:mergeUnit|m_8to16_r:_8to16|m_4to8:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_4to8.v(65) " "Verilog HDL or VHDL warning at m_4to8.v(65): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308366 "|sorter|merge:mergeUnit|m_8to16_r:_8to16|m_4to8:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_4to8.v(66) " "Verilog HDL or VHDL warning at m_4to8.v(66): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308367 "|sorter|merge:mergeUnit|m_8to16_r:_8to16|m_4to8:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_4to8.v(67) " "Verilog HDL or VHDL warning at m_4to8.v(67): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308367 "|sorter|merge:mergeUnit|m_8to16_r:_8to16|m_4to8:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_4to8.v(68) " "Verilog HDL or VHDL warning at m_4to8.v(68): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308367 "|sorter|merge:mergeUnit|m_8to16_r:_8to16|m_4to8:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_4to8.v(69) " "Verilog HDL or VHDL warning at m_4to8.v(69): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308367 "|sorter|merge:mergeUnit|m_8to16_r:_8to16|m_4to8:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_4to8.v(70) " "Verilog HDL or VHDL warning at m_4to8.v(70): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308367 "|sorter|merge:mergeUnit|m_8to16_r:_8to16|m_4to8:oddEvenMerge[0].m_2to4_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_16to32_r merge:mergeUnit\|m_16to32_r:_16to32 " "Elaborating entity \"m_16to32_r\" for hierarchy \"merge:mergeUnit\|m_16to32_r:_16to32\"" {  } { { "../mergeTest/merge.v" "_16to32" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_16to32_r.v(74) " "Verilog HDL or VHDL warning at m_16to32_r.v(74): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308571 "|sorter|merge:mergeUnit|m_16to32_r:_16to32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_16to32_r.v(75) " "Verilog HDL or VHDL warning at m_16to32_r.v(75): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308571 "|sorter|merge:mergeUnit|m_16to32_r:_16to32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_16to32_r.v(76) " "Verilog HDL or VHDL warning at m_16to32_r.v(76): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308572 "|sorter|merge:mergeUnit|m_16to32_r:_16to32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_16to32_r.v(77) " "Verilog HDL or VHDL warning at m_16to32_r.v(77): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308572 "|sorter|merge:mergeUnit|m_16to32_r:_16to32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_16to32_r.v(78) " "Verilog HDL or VHDL warning at m_16to32_r.v(78): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308572 "|sorter|merge:mergeUnit|m_16to32_r:_16to32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_16to32_r.v(79) " "Verilog HDL or VHDL warning at m_16to32_r.v(79): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308572 "|sorter|merge:mergeUnit|m_16to32_r:_16to32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_16to32_r.v(80) " "Verilog HDL or VHDL warning at m_16to32_r.v(80): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308572 "|sorter|merge:mergeUnit|m_16to32_r:_16to32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_16to32_r.v(81) " "Verilog HDL or VHDL warning at m_16to32_r.v(81): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308572 "|sorter|merge:mergeUnit|m_16to32_r:_16to32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge:mergeUnit\|m_16to32_r:_16to32\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge:mergeUnit\|m_16to32_r:_16to32\|regLoad:register\"" {  } { { "../mergeTest/m_16to32_r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_interface merge:mergeUnit\|m_16to32_r:_16to32\|m_interface:inInterface " "Elaborating entity \"m_interface\" for hierarchy \"merge:mergeUnit\|m_16to32_r:_16to32\|m_interface:inInterface\"" {  } { { "../mergeTest/m_16to32_r.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_8to16 merge:mergeUnit\|m_16to32_r:_16to32\|m_8to16:oddEvenMerge\[0\].m_2to4_0 " "Elaborating entity \"m_8to16\" for hierarchy \"merge:mergeUnit\|m_16to32_r:_16to32\|m_8to16:oddEvenMerge\[0\].m_2to4_0\"" {  } { { "../mergeTest/m_16to32_r.v" "oddEvenMerge\[0\].m_2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074308665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_8to16.v(62) " "Verilog HDL or VHDL warning at m_8to16.v(62): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308669 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_8to16.v(63) " "Verilog HDL or VHDL warning at m_8to16.v(63): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308669 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_8to16.v(64) " "Verilog HDL or VHDL warning at m_8to16.v(64): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308669 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_8to16.v(65) " "Verilog HDL or VHDL warning at m_8to16.v(65): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308669 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_8to16.v(66) " "Verilog HDL or VHDL warning at m_8to16.v(66): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308669 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_8to16.v(67) " "Verilog HDL or VHDL warning at m_8to16.v(67): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_8to16.v(68) " "Verilog HDL or VHDL warning at m_8to16.v(68): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_8to16.v(69) " "Verilog HDL or VHDL warning at m_8to16.v(69): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c9 m_8to16.v(70) " "Verilog HDL or VHDL warning at m_8to16.v(70): object \"c9\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10 m_8to16.v(71) " "Verilog HDL or VHDL warning at m_8to16.v(71): object \"c10\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 m_8to16.v(72) " "Verilog HDL or VHDL warning at m_8to16.v(72): object \"c11\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 m_8to16.v(73) " "Verilog HDL or VHDL warning at m_8to16.v(73): object \"c12\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c13 m_8to16.v(74) " "Verilog HDL or VHDL warning at m_8to16.v(74): object \"c13\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c14 m_8to16.v(75) " "Verilog HDL or VHDL warning at m_8to16.v(75): object \"c14\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c15 m_8to16.v(76) " "Verilog HDL or VHDL warning at m_8to16.v(76): object \"c15\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c16 m_8to16.v(77) " "Verilog HDL or VHDL warning at m_8to16.v(77): object \"c16\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a1 m_8to16.v(81) " "Verilog HDL or VHDL warning at m_8to16.v(81): object \"a1\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a3 m_8to16.v(82) " "Verilog HDL or VHDL warning at m_8to16.v(82): object \"a3\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a5 m_8to16.v(83) " "Verilog HDL or VHDL warning at m_8to16.v(83): object \"a5\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a7 m_8to16.v(84) " "Verilog HDL or VHDL warning at m_8to16.v(84): object \"a7\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a2 m_8to16.v(86) " "Verilog HDL or VHDL warning at m_8to16.v(86): object \"a2\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a4 m_8to16.v(87) " "Verilog HDL or VHDL warning at m_8to16.v(87): object \"a4\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308670 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a6 m_8to16.v(88) " "Verilog HDL or VHDL warning at m_8to16.v(88): object \"a6\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308671 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a8 m_8to16.v(89) " "Verilog HDL or VHDL warning at m_8to16.v(89): object \"a8\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308671 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b1 m_8to16.v(91) " "Verilog HDL or VHDL warning at m_8to16.v(91): object \"b1\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308671 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2 m_8to16.v(92) " "Verilog HDL or VHDL warning at m_8to16.v(92): object \"b2\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308671 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3 m_8to16.v(93) " "Verilog HDL or VHDL warning at m_8to16.v(93): object \"b3\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308671 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4 m_8to16.v(94) " "Verilog HDL or VHDL warning at m_8to16.v(94): object \"b4\" assigned a value but never read" {  } { { "../mergeTest/m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074308671 "|sorter|merge:mergeUnit|m_16to32_r:_16to32|m_8to16:oddEvenMerge[0].m_2to4_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_32to64_r merge:mergeUnit\|m_32to64_r:_32to64 " "Elaborating entity \"m_32to64_r\" for hierarchy \"merge:mergeUnit\|m_32to64_r:_32to64\"" {  } { { "../mergeTest/merge.v" "_32to64" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074309204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_32to64_r.v(74) " "Verilog HDL or VHDL warning at m_32to64_r.v(74): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309224 "|sorter|merge:mergeUnit|m_32to64_r:_32to64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_32to64_r.v(75) " "Verilog HDL or VHDL warning at m_32to64_r.v(75): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309225 "|sorter|merge:mergeUnit|m_32to64_r:_32to64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_32to64_r.v(76) " "Verilog HDL or VHDL warning at m_32to64_r.v(76): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309225 "|sorter|merge:mergeUnit|m_32to64_r:_32to64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_32to64_r.v(77) " "Verilog HDL or VHDL warning at m_32to64_r.v(77): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309225 "|sorter|merge:mergeUnit|m_32to64_r:_32to64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_32to64_r.v(78) " "Verilog HDL or VHDL warning at m_32to64_r.v(78): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309225 "|sorter|merge:mergeUnit|m_32to64_r:_32to64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_32to64_r.v(79) " "Verilog HDL or VHDL warning at m_32to64_r.v(79): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309225 "|sorter|merge:mergeUnit|m_32to64_r:_32to64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_32to64_r.v(80) " "Verilog HDL or VHDL warning at m_32to64_r.v(80): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309225 "|sorter|merge:mergeUnit|m_32to64_r:_32to64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_32to64_r.v(81) " "Verilog HDL or VHDL warning at m_32to64_r.v(81): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309225 "|sorter|merge:mergeUnit|m_32to64_r:_32to64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge:mergeUnit\|m_32to64_r:_32to64\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge:mergeUnit\|m_32to64_r:_32to64\|regLoad:register\"" {  } { { "../mergeTest/m_32to64_r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074309227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_interface merge:mergeUnit\|m_32to64_r:_32to64\|m_interface:inInterface " "Elaborating entity \"m_interface\" for hierarchy \"merge:mergeUnit\|m_32to64_r:_32to64\|m_interface:inInterface\"" {  } { { "../mergeTest/m_32to64_r.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074309243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_16to32 merge:mergeUnit\|m_32to64_r:_32to64\|m_16to32:oddEvenMerge\[0\].m_2to4_0 " "Elaborating entity \"m_16to32\" for hierarchy \"merge:mergeUnit\|m_32to64_r:_32to64\|m_16to32:oddEvenMerge\[0\].m_2to4_0\"" {  } { { "../mergeTest/m_32to64_r.v" "oddEvenMerge\[0\].m_2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074309477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_16to32.v(62) " "Verilog HDL or VHDL warning at m_16to32.v(62): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309489 "|sorter|merge:mergeUnit|m_32to64_r:_32to64|m_16to32:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_16to32.v(63) " "Verilog HDL or VHDL warning at m_16to32.v(63): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309489 "|sorter|merge:mergeUnit|m_32to64_r:_32to64|m_16to32:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_16to32.v(64) " "Verilog HDL or VHDL warning at m_16to32.v(64): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309489 "|sorter|merge:mergeUnit|m_32to64_r:_32to64|m_16to32:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_16to32.v(65) " "Verilog HDL or VHDL warning at m_16to32.v(65): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309489 "|sorter|merge:mergeUnit|m_32to64_r:_32to64|m_16to32:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_16to32.v(66) " "Verilog HDL or VHDL warning at m_16to32.v(66): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309489 "|sorter|merge:mergeUnit|m_32to64_r:_32to64|m_16to32:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_16to32.v(67) " "Verilog HDL or VHDL warning at m_16to32.v(67): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309489 "|sorter|merge:mergeUnit|m_32to64_r:_32to64|m_16to32:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_16to32.v(68) " "Verilog HDL or VHDL warning at m_16to32.v(68): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309489 "|sorter|merge:mergeUnit|m_32to64_r:_32to64|m_16to32:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_16to32.v(69) " "Verilog HDL or VHDL warning at m_16to32.v(69): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074309489 "|sorter|merge:mergeUnit|m_32to64_r:_32to64|m_16to32:oddEvenMerge[0].m_2to4_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_64to128_r merge:mergeUnit\|m_64to128_r:_64to128 " "Elaborating entity \"m_64to128_r\" for hierarchy \"merge:mergeUnit\|m_64to128_r:_64to128\"" {  } { { "../mergeTest/merge.v" "_64to128" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074310896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_64to128_r.v(74) " "Verilog HDL or VHDL warning at m_64to128_r.v(74): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074310926 "|sorter|merge:mergeUnit|m_64to128_r:_64to128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_64to128_r.v(75) " "Verilog HDL or VHDL warning at m_64to128_r.v(75): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074310926 "|sorter|merge:mergeUnit|m_64to128_r:_64to128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_64to128_r.v(76) " "Verilog HDL or VHDL warning at m_64to128_r.v(76): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074310926 "|sorter|merge:mergeUnit|m_64to128_r:_64to128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_64to128_r.v(77) " "Verilog HDL or VHDL warning at m_64to128_r.v(77): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074310926 "|sorter|merge:mergeUnit|m_64to128_r:_64to128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_64to128_r.v(78) " "Verilog HDL or VHDL warning at m_64to128_r.v(78): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074310926 "|sorter|merge:mergeUnit|m_64to128_r:_64to128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_64to128_r.v(79) " "Verilog HDL or VHDL warning at m_64to128_r.v(79): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074310926 "|sorter|merge:mergeUnit|m_64to128_r:_64to128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_64to128_r.v(80) " "Verilog HDL or VHDL warning at m_64to128_r.v(80): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074310926 "|sorter|merge:mergeUnit|m_64to128_r:_64to128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_64to128_r.v(81) " "Verilog HDL or VHDL warning at m_64to128_r.v(81): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074310926 "|sorter|merge:mergeUnit|m_64to128_r:_64to128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge:mergeUnit\|m_64to128_r:_64to128\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge:mergeUnit\|m_64to128_r:_64to128\|regLoad:register\"" {  } { { "../mergeTest/m_64to128_r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074310928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_interface merge:mergeUnit\|m_64to128_r:_64to128\|m_interface:inInterface " "Elaborating entity \"m_interface\" for hierarchy \"merge:mergeUnit\|m_64to128_r:_64to128\|m_interface:inInterface\"" {  } { { "../mergeTest/m_64to128_r.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074310945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_32to64 merge:mergeUnit\|m_64to128_r:_64to128\|m_32to64:oddEvenMerge\[0\].m_2to4_0 " "Elaborating entity \"m_32to64\" for hierarchy \"merge:mergeUnit\|m_64to128_r:_64to128\|m_32to64:oddEvenMerge\[0\].m_2to4_0\"" {  } { { "../mergeTest/m_64to128_r.v" "oddEvenMerge\[0\].m_2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074311175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_32to64.v(63) " "Verilog HDL or VHDL warning at m_32to64.v(63): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074311186 "|sorter|merge:mergeUnit|m_64to128_r:_64to128|m_32to64:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_32to64.v(64) " "Verilog HDL or VHDL warning at m_32to64.v(64): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074311186 "|sorter|merge:mergeUnit|m_64to128_r:_64to128|m_32to64:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_32to64.v(65) " "Verilog HDL or VHDL warning at m_32to64.v(65): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074311186 "|sorter|merge:mergeUnit|m_64to128_r:_64to128|m_32to64:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_32to64.v(66) " "Verilog HDL or VHDL warning at m_32to64.v(66): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074311186 "|sorter|merge:mergeUnit|m_64to128_r:_64to128|m_32to64:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_32to64.v(67) " "Verilog HDL or VHDL warning at m_32to64.v(67): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074311190 "|sorter|merge:mergeUnit|m_64to128_r:_64to128|m_32to64:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_32to64.v(68) " "Verilog HDL or VHDL warning at m_32to64.v(68): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074311190 "|sorter|merge:mergeUnit|m_64to128_r:_64to128|m_32to64:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_32to64.v(69) " "Verilog HDL or VHDL warning at m_32to64.v(69): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074311190 "|sorter|merge:mergeUnit|m_64to128_r:_64to128|m_32to64:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_32to64.v(70) " "Verilog HDL or VHDL warning at m_32to64.v(70): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074311190 "|sorter|merge:mergeUnit|m_64to128_r:_64to128|m_32to64:oddEvenMerge[0].m_2to4_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_128to256_r merge:mergeUnit\|m_128to256_r:_128to256 " "Elaborating entity \"m_128to256_r\" for hierarchy \"merge:mergeUnit\|m_128to256_r:_128to256\"" {  } { { "../mergeTest/merge.v" "_128to256" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074313867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_128to256_r.v(74) " "Verilog HDL or VHDL warning at m_128to256_r.v(74): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074313934 "|sorter|merge:mergeUnit|m_128to256_r:_128to256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_128to256_r.v(75) " "Verilog HDL or VHDL warning at m_128to256_r.v(75): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074313934 "|sorter|merge:mergeUnit|m_128to256_r:_128to256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_128to256_r.v(76) " "Verilog HDL or VHDL warning at m_128to256_r.v(76): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074313935 "|sorter|merge:mergeUnit|m_128to256_r:_128to256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_128to256_r.v(77) " "Verilog HDL or VHDL warning at m_128to256_r.v(77): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074313935 "|sorter|merge:mergeUnit|m_128to256_r:_128to256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_128to256_r.v(78) " "Verilog HDL or VHDL warning at m_128to256_r.v(78): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074313935 "|sorter|merge:mergeUnit|m_128to256_r:_128to256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_128to256_r.v(79) " "Verilog HDL or VHDL warning at m_128to256_r.v(79): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074313935 "|sorter|merge:mergeUnit|m_128to256_r:_128to256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_128to256_r.v(80) " "Verilog HDL or VHDL warning at m_128to256_r.v(80): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074313935 "|sorter|merge:mergeUnit|m_128to256_r:_128to256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_128to256_r.v(81) " "Verilog HDL or VHDL warning at m_128to256_r.v(81): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074313935 "|sorter|merge:mergeUnit|m_128to256_r:_128to256"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge:mergeUnit\|m_128to256_r:_128to256\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge:mergeUnit\|m_128to256_r:_128to256\|regLoad:register\"" {  } { { "../mergeTest/m_128to256_r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074313936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_interface merge:mergeUnit\|m_128to256_r:_128to256\|m_interface:inInterface " "Elaborating entity \"m_interface\" for hierarchy \"merge:mergeUnit\|m_128to256_r:_128to256\|m_interface:inInterface\"" {  } { { "../mergeTest/m_128to256_r.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074313967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_64to128 merge:mergeUnit\|m_128to256_r:_128to256\|m_64to128:oddEvenMerge\[0\].m_2to4_0 " "Elaborating entity \"m_64to128\" for hierarchy \"merge:mergeUnit\|m_128to256_r:_128to256\|m_64to128:oddEvenMerge\[0\].m_2to4_0\"" {  } { { "../mergeTest/m_128to256_r.v" "oddEvenMerge\[0\].m_2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074314486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_64to128.v(62) " "Verilog HDL or VHDL warning at m_64to128.v(62): object \"c1\" assigned a value but never read" {  } { { "../mergeTest/m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074314506 "|sorter|merge:mergeUnit|m_128to256_r:_128to256|m_64to128:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_64to128.v(63) " "Verilog HDL or VHDL warning at m_64to128.v(63): object \"c2\" assigned a value but never read" {  } { { "../mergeTest/m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074314506 "|sorter|merge:mergeUnit|m_128to256_r:_128to256|m_64to128:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_64to128.v(64) " "Verilog HDL or VHDL warning at m_64to128.v(64): object \"c3\" assigned a value but never read" {  } { { "../mergeTest/m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074314506 "|sorter|merge:mergeUnit|m_128to256_r:_128to256|m_64to128:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_64to128.v(65) " "Verilog HDL or VHDL warning at m_64to128.v(65): object \"c4\" assigned a value but never read" {  } { { "../mergeTest/m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074314506 "|sorter|merge:mergeUnit|m_128to256_r:_128to256|m_64to128:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_64to128.v(66) " "Verilog HDL or VHDL warning at m_64to128.v(66): object \"c5\" assigned a value but never read" {  } { { "../mergeTest/m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074314506 "|sorter|merge:mergeUnit|m_128to256_r:_128to256|m_64to128:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_64to128.v(67) " "Verilog HDL or VHDL warning at m_64to128.v(67): object \"c6\" assigned a value but never read" {  } { { "../mergeTest/m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074314509 "|sorter|merge:mergeUnit|m_128to256_r:_128to256|m_64to128:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_64to128.v(68) " "Verilog HDL or VHDL warning at m_64to128.v(68): object \"c7\" assigned a value but never read" {  } { { "../mergeTest/m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074314509 "|sorter|merge:mergeUnit|m_128to256_r:_128to256|m_64to128:oddEvenMerge[0].m_2to4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_64to128.v(69) " "Verilog HDL or VHDL warning at m_64to128.v(69): object \"c8\" assigned a value but never read" {  } { { "../mergeTest/m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636074314509 "|sorter|merge:mergeUnit|m_128to256_r:_128to256|m_64to128:oddEvenMerge[0].m_2to4_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_merge merge:mergeUnit\|mux_merge:mux " "Elaborating entity \"mux_merge\" for hierarchy \"merge:mergeUnit\|mux_merge:mux\"" {  } { { "../mergeTest/merge.v" "mux" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074326318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlUnit_sorter ctrlUnit_sorter:controlUnit " "Elaborating entity \"ctrlUnit_sorter\" for hierarchy \"ctrlUnit_sorter:controlUnit\"" {  } { { "sorter.v" "controlUnit" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/sorter.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636074326329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ctrlUnit_sorter.v(70) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(70): truncated value with size 32 to match size of target (8)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636074326332 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(76) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(76): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636074326333 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(86) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(86): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636074326334 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(113) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(113): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636074326335 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ctrlUnit_sorter.v(117) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(117): truncated value with size 32 to match size of target (8)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636074326335 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ctrlUnit_sorter.v(130) " "Verilog HDL assignment warning at ctrlUnit_sorter.v(130): truncated value with size 32 to match size of target (2)" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636074326336 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loadQAM64 ctrlUnit_sorter.v(11) " "Output port \"loadQAM64\" at ctrlUnit_sorter.v(11) has no driver" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1636074326338 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loadQAM256 ctrlUnit_sorter.v(13) " "Output port \"loadQAM256\" at ctrlUnit_sorter.v(13) has no driver" {  } { { "ctrlUnit_sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/ctrlUnit_sorter.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1636074326338 "|sorter|ctrlUnit_sorter:controlUnit"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1636074359611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/output_files/sorter.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/sorter/output_files/sorter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1636074366695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 193 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5076 " "Peak virtual memory: 5076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636074367216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 18:06:07 2021 " "Processing ended: Thu Nov 04 18:06:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636074367216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636074367216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636074367216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636074367216 ""}
