Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  3 12:03:15 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionOperationChaining_top_timing_summary_routed.rpt -pb firConvolutionOperationChaining_top_timing_summary_routed.pb -rpx firConvolutionOperationChaining_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionOperationChaining_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.374        0.000                      0                  877        0.122        0.000                      0                  877        1.250        0.000                       0                   295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
myclk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               0.374        0.000                      0                  877        0.122        0.000                      0                  877        1.250        0.000                       0                   295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.198ns (47.856%)  route 2.395ns (52.144%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_0
    SLICE_X105Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.326    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1_n_0
    SLICE_X105Y20        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.660 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.660    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]_i_2_n_6
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.612     9.549    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[29]/C
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.971    
    SLICE_X105Y20        FDRE (Setup_fdre_C_D)        0.062    10.033    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[29]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.177ns (47.617%)  route 2.395ns (52.383%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_0
    SLICE_X105Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.326    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1_n_0
    SLICE_X105Y20        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.639 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.639    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]_i_2_n_4
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.612     9.549    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]/C
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.971    
    SLICE_X105Y20        FDRE (Setup_fdre_C_D)        0.062    10.033    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 2.103ns (46.755%)  route 2.395ns (53.245%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_0
    SLICE_X105Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.326    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1_n_0
    SLICE_X105Y20        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.565 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.565    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]_i_2_n_5
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.612     9.549    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[30]/C
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.971    
    SLICE_X105Y20        FDRE (Setup_fdre_C_D)        0.062    10.033    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[30]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 2.087ns (46.565%)  route 2.395ns (53.435%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_0
    SLICE_X105Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.326    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1_n_0
    SLICE_X105Y20        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.549 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.549    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[31]_i_2_n_7
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.612     9.549    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[28]/C
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.971    
    SLICE_X105Y20        FDRE (Setup_fdre_C_D)        0.062    10.033    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[28]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.084ns (46.529%)  route 2.395ns (53.471%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_0
    SLICE_X105Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.546 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.546    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1_n_6
    SLICE_X105Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.612     9.549    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[25]/C
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.971    
    SLICE_X105Y19        FDRE (Setup_fdre_C_D)        0.062    10.033    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[25]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 2.063ns (46.277%)  route 2.395ns (53.723%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_0
    SLICE_X105Y19        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.525 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.525    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1_n_4
    SLICE_X105Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.612     9.549    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]/C
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.971    
    SLICE_X105Y19        FDRE (Setup_fdre_C_D)        0.062    10.033    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.989ns (45.370%)  route 2.395ns (54.630%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_0
    SLICE_X105Y19        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.451 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.451    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1_n_5
    SLICE_X105Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.612     9.549    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[26]/C
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.971    
    SLICE_X105Y19        FDRE (Setup_fdre_C_D)        0.062    10.033    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[26]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.973ns (45.170%)  route 2.395ns (54.830%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_0
    SLICE_X105Y19        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.435 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.435    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[27]_i_1_n_7
    SLICE_X105Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.612     9.549    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[24]/C
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.971    
    SLICE_X105Y19        FDRE (Setup_fdre_C_D)        0.062    10.033    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[24]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.970ns (45.132%)  route 2.395ns (54.868%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 9.550 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.432 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.432    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_6
    SLICE_X105Y18        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.613     9.550    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y18        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[21]/C
                         clock pessimism              0.458    10.008    
                         clock uncertainty           -0.035     9.972    
    SLICE_X105Y18        FDRE (Setup_fdre_C_D)        0.062    10.034    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[21]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (myclk rise@5.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.949ns (44.867%)  route 2.395ns (55.133%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 9.550 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.787     5.067    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.478     5.545 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=105, routed)         2.395     7.940    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_state13
    SLICE_X105Y13        LUT5 (Prop_lut5_I1_O)        0.301     8.241 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2/O
                         net (fo=1, routed)           0.000     8.241    firConvolutionOperationChaining_IP/U0/accumulator_reg_92[3]_i_2_n_0
    SLICE_X105Y13        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.642 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[3]_i_1_n_0
    SLICE_X105Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[7]_i_1_n_0
    SLICE_X105Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[11]_i_1_n_0
    SLICE_X105Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.984    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[15]_i_1_n_0
    SLICE_X105Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[19]_i_1_n_0
    SLICE_X105Y18        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.411 r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.411    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]_i_1_n_4
    SLICE_X105Y18        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.613     9.550    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y18        FDRE                                         r  firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]/C
                         clock pessimism              0.458    10.008    
                         clock uncertainty           -0.035     9.972    
    SLICE_X105Y18        FDRE (Setup_fdre_C_D)        0.062    10.034    firConvolutionOperationChaining_IP/U0/accumulator_reg_92_reg[23]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.600     1.525    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X99Y23         FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y23         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.056     1.722    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg_n_0_[1]
    SLICE_X99Y23         FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.866     2.039    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X99Y23         FDRE                                         r  firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[2]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X99Y23         FDRE (Hold_fdre_C_D)         0.075     1.600    firConvolutionOperationChaining_IP/U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_187_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.646%)  route 0.117ns (45.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.605     1.530    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X97Y17         FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg[12]/Q
                         net (fo=1, routed)           0.117     1.788    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_MulnS_0_U/buff2_reg__1[12]
    SLICE_X98Y17         FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_187_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.873     2.046    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X98Y17         FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_187_reg[12]/C
                         clock pessimism             -0.482     1.565    
    SLICE_X98Y17         FDRE (Hold_fdre_C_D)         0.075     1.640    firConvolutionOperationChaining_IP/U0/tmp_2_reg_187_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.917%)  route 0.124ns (40.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.603     1.528    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X103Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y20        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[25]/Q
                         net (fo=2, routed)           0.124     1.793    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[25]
    SLICE_X104Y19        LUT4 (Prop_lut4_I0_O)        0.045     1.838 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_117[25]_i_1/O
                         net (fo=1, routed)           0.000     1.838    firConvolutionOperationChaining_IP/U0/p_pn_reg_117[25]_i_1_n_0
    SLICE_X104Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.872     2.045    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X104Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[25]/C
                         clock pessimism             -0.482     1.564    
    SLICE_X104Y19        FDRE (Hold_fdre_C_D)         0.120     1.684    firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.602     1.527    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X101Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y22        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[25]/Q
                         net (fo=1, routed)           0.110     1.778    firConvolutionOperationChaining_IP/U0/q0[25]
    SLICE_X101Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.869     2.042    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X101Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[25]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X101Y21        FDRE (Hold_fdre_C_D)         0.078     1.619    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.602     1.527    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X101Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y22        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[23]/Q
                         net (fo=1, routed)           0.110     1.778    firConvolutionOperationChaining_IP/U0/q0[23]
    SLICE_X101Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.869     2.042    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X101Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[23]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X101Y21        FDRE (Hold_fdre_C_D)         0.076     1.617    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.602     1.527    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X101Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y22        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[21]/Q
                         net (fo=1, routed)           0.110     1.778    firConvolutionOperationChaining_IP/U0/q0[21]
    SLICE_X101Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.869     2.042    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X101Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[21]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X101Y21        FDRE (Hold_fdre_C_D)         0.075     1.616    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.602     1.527    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X101Y22        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y22        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[22]/Q
                         net (fo=1, routed)           0.110     1.778    firConvolutionOperationChaining_IP/U0/q0[22]
    SLICE_X101Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.869     2.042    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X101Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[22]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X101Y21        FDRE (Hold_fdre_C_D)         0.071     1.612    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.605     1.530    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X101Y18        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y18        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[18]/Q
                         net (fo=1, routed)           0.110     1.781    firConvolutionOperationChaining_IP/U0/q0[18]
    SLICE_X101Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.873     2.046    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X101Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[18]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X101Y17        FDRE (Hold_fdre_C_D)         0.070     1.615    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.862%)  route 0.131ns (48.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.600     1.525    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X105Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[3]/Q
                         net (fo=2, routed)           0.131     1.797    firConvolutionOperationChaining_IP/U0/q0[3]
    SLICE_X103Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.867     2.040    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X103Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[3]/C
                         clock pessimism             -0.482     1.559    
    SLICE_X103Y23        FDRE (Hold_fdre_C_D)         0.071     1.630    firConvolutionOperationChaining_IP/U0/shiftRegister_load_reg_214_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.608     1.533    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y14        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y14        FDRE (Prop_fdre_C_Q)         0.164     1.697 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[2]/Q
                         net (fo=2, routed)           0.063     1.760    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[2]
    SLICE_X103Y14        LUT4 (Prop_lut4_I0_O)        0.045     1.805 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_117[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    firConvolutionOperationChaining_IP/U0/p_pn_reg_117[2]_i_1_n_0
    SLICE_X103Y14        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.877     2.050    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X103Y14        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[2]/C
                         clock pessimism             -0.505     1.546    
    SLICE_X103Y14        FDRE (Hold_fdre_C_D)         0.091     1.637    firConvolutionOperationChaining_IP/U0/p_pn_reg_117_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X4Y8     firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X3Y7     firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X4Y9     firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff2_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X3Y6     firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X97Y14   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X97Y14   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X96Y15   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X97Y17   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X97Y17   firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff2_reg[13]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X98Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X98Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X98Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X98Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_23_23/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X98Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X98Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X98Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X98Y21   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_23_23/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X100Y22  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         2.500       1.250      SLICE_X100Y22  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_25_25/SP/CLK



