
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036921                       # Number of seconds simulated
sim_ticks                                 36920744652                       # Number of ticks simulated
final_tick                               563887107837                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140704                       # Simulator instruction rate (inst/s)
host_op_rate                                   177269                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2354450                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891132                       # Number of bytes of host memory used
host_seconds                                 15681.26                       # Real time elapsed on the host
sim_insts                                  2206416655                       # Number of instructions simulated
sim_ops                                    2779795343                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3260416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       791424                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4055680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1043712                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1043712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6183                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31685                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8154                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8154                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     88308511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        55470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21435754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109848272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48536                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        55470                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             104007                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28268986                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28268986                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28268986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     88308511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        55470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21435754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              138117258                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88538957                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31125502                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25299855                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2118398                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12734639                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12134810                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3276986                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89237                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31167377                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172537708                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31125502                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15411796                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37944428                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11410483                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7023450                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15264912                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911207                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85380090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47435662     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3326454      3.90%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2688906      3.15%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6551936      7.67%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1786476      2.09%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2265217      2.65%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1639673      1.92%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924449      1.08%     78.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18761317     21.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85380090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351546                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.948721                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32612187                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6831797                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36481700                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       251774                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9202630                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311168                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42542                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206336980                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        80829                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9202630                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35005673                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1504243                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1781928                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34282146                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3603468                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199076812                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        37815                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1488960                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1119107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         4649                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278626823                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    929357006                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    929357006                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107931274                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40868                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23042                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9885120                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18595228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9463501                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146380                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2641854                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188240172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39331                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149475503                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292637                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     65128070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198841435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85380090                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750707                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888308                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30025089     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18360249     21.50%     56.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11769375     13.78%     70.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8860968     10.38%     80.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7663853      8.98%     89.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3948437      4.62%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393837      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633275      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       725007      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85380090                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874736     70.66%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        183769     14.85%     85.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       179398     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124534661     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127932      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14811719      9.91%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7984657      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149475503                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.688246                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1237909                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008282                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385861641                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253408186                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145674182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150713412                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560366                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7361260                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2882                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          613                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2437725                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9202630                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         593177                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82149                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188279503                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       395168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18595228                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9463501                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22797                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          613                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1255825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1204278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460103                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147099684                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13910721                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375818                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21675165                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20752006                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7764444                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.661412                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145769755                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145674182                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94952002                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        268108901                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.645312                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354155                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65471121                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2123059                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76177460                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.138806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29975007     39.35%     39.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20955027     27.51%     66.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8521476     11.19%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792533      6.29%     84.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3907302      5.13%     89.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1569218      2.06%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1873468      2.46%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949681      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3633748      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76177460                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3633748                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260824268                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385769703                       # The number of ROB writes
system.switch_cpus0.timesIdled                  49295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3158867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.885390                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885390                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.129446                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.129446                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661715425                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201276912                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190357997                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88538957                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        33151031                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27065566                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2211695                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14100566                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        13070447                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3436358                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97273                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34327897                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             180093561                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           33151031                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16506805                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39063026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11536660                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5546613                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16723155                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       868930                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     88244234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.523257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49181208     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3218383      3.65%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4813258      5.45%     64.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3325962      3.77%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2327316      2.64%     71.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2270354      2.57%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1379676      1.56%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2923583      3.31%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18804494     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     88244234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374423                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034060                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35291838                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5788377                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37312602                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       544964                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9306452                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5571002                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     215747749                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9306452                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37283816                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         513575                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2417204                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35825305                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2897878                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     209318214                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1210261                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       985014                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    293630780                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    974386512                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    974386512                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180809335                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       112821424                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37711                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18025                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8592485                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19200287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9816451                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116428                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2988001                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195065857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35989                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155837718                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       309650                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64987426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    198912629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     88244234                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765982                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916329                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31818592     36.06%     36.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17560325     19.90%     55.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12727056     14.42%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8431929      9.56%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8484639      9.61%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4078947      4.62%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3632221      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       683323      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       827202      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88244234                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         849335     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168330     14.09%     85.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177043     14.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130351079     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1968567      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17963      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15320612      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8179497      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155837718                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.760103                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1194708                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    401424028                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    260089683                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    151542943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     157032426                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       488439                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7451276                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6637                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2344968                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9306452                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         265570                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50734                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195101850                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       745429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19200287                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9816451                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18025                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1346769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1203737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2550506                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    152994390                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14320709                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2843328                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22306792                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21743213                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7986083                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.727990                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             151608239                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            151542943                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         98202624                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        279003311                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711596                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351977                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105128018                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129585492                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65516602                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35928                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2229509                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78937782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.641616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172799                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30439806     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22492101     28.49%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8499762     10.77%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4761375      6.03%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4030163      5.11%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1801255      2.28%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1722762      2.18%     93.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1178221      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4012337      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78937782                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105128018                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129585492                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19220494                       # Number of memory references committed
system.switch_cpus1.commit.loads             11749011                       # Number of loads committed
system.switch_cpus1.commit.membars              17964                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18801482                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116660395                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2680268                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4012337                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270027539                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          399516605                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 294723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105128018                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129585492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105128018                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842201                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842201                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187365                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187365                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       687149227                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      210806478                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198261878                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35928                       # number of misc regfile writes
system.l20.replacements                         25487                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          371232                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29583                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.548829                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.399470                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.706152                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2684.417369                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1371.477009                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000661                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.655375                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.334833                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47215                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47215                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14099                       # number of Writeback hits
system.l20.Writeback_hits::total                14099                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47215                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47215                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47215                       # number of overall hits
system.l20.overall_hits::total                  47215                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25472                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25486                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25472                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25486                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25472                       # number of overall misses
system.l20.overall_misses::total                25486                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1278289                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2529544773                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2530823062                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1278289                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2529544773                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2530823062                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1278289                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2529544773                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2530823062                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72687                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72701                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14099                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14099                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72687                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72701                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72687                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72701                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.350434                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.350559                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.350434                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.350559                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.350434                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.350559                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91306.357143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99306.877081                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99302.482226                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91306.357143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99306.877081                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99302.482226                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91306.357143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99306.877081                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99302.482226                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4423                       # number of writebacks
system.l20.writebacks::total                     4423                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25472                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25486                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25472                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25486                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25472                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25486                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1174285                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2339489041                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2340663326                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1174285                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2339489041                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2340663326                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1174285                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2339489041                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2340663326                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.350434                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.350559                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.350434                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.350559                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.350434                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.350559                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83877.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91845.518255                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91841.141254                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 83877.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91845.518255                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91841.141254                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 83877.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91845.518255                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91841.141254                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6199                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          271226                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10295                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.345410                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.402856                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2235.452496                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1742.144648                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001563                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.545765                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.425328                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28543                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28543                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9279                       # number of Writeback hits
system.l21.Writeback_hits::total                 9279                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28543                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28543                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28543                       # number of overall hits
system.l21.overall_hits::total                  28543                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6183                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6199                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6183                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6199                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6183                       # number of overall misses
system.l21.overall_misses::total                 6199                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1132405                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    587021630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      588154035                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1132405                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    587021630                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       588154035                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1132405                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    587021630                       # number of overall miss cycles
system.l21.overall_miss_latency::total      588154035                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34726                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34742                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9279                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9279                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34726                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34742                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34726                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34742                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178051                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.178430                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178051                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.178430                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178051                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.178430                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 70775.312500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 94941.230794                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 94878.857074                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 70775.312500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 94941.230794                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 94878.857074                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 70775.312500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 94941.230794                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 94878.857074                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3731                       # number of writebacks
system.l21.writebacks::total                     3731                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6183                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6199                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6183                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6199                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6183                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6199                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1008375                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    539184293                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    540192668                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1008375                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    539184293                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    540192668                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1008375                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    539184293                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    540192668                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178051                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.178430                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178051                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.178430                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178051                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.178430                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 63023.437500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87204.317160                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 87141.904823                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 63023.437500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 87204.317160                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 87141.904823                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 63023.437500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 87204.317160                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 87141.904823                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996069                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015272513                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042801.837022                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996069                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15264896                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15264896                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15264896                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15264896                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15264896                       # number of overall hits
system.cpu0.icache.overall_hits::total       15264896                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1472876                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1472876                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1472876                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1472876                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1472876                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1472876                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15264912                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15264912                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15264912                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15264912                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15264912                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15264912                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 92054.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 92054.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 92054.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 92054.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 92054.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 92054.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1292289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1292289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1292289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1292289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1292289                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1292289                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92306.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92306.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92306.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72687                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180559971                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72943                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2475.357073                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.516577                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.483423                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900455                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099545                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10567834                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10567834                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22414                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22414                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17560539                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17560539                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17560539                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17560539                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153001                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153001                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153001                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153001                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153001                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153001                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7989580047                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7989580047                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7989580047                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7989580047                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7989580047                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7989580047                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10720835                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10720835                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17713540                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17713540                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17713540                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17713540                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014271                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014271                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008638                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008638                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008638                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008638                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 52219.136130                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52219.136130                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 52219.136130                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52219.136130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 52219.136130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52219.136130                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14099                       # number of writebacks
system.cpu0.dcache.writebacks::total            14099                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80314                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80314                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80314                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80314                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80314                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80314                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72687                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72687                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72687                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2904931690                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2904931690                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2904931690                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2904931690                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2904931690                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2904931690                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39964.941324                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39964.941324                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39964.941324                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39964.941324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39964.941324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39964.941324                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996746                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018019422                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2203505.242424                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996746                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16723136                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16723136                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16723136                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16723136                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16723136                       # number of overall hits
system.cpu1.icache.overall_hits::total       16723136                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1328485                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1328485                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1328485                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1328485                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1328485                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1328485                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16723155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16723155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16723155                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16723155                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16723155                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16723155                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 69920.263158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69920.263158                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 69920.263158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69920.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 69920.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69920.263158                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1148698                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1148698                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1148698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1148698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1148698                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1148698                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 71793.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71793.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 71793.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71793.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 71793.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71793.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34726                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164743270                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34982                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4709.372534                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.125400                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.874600                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902834                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097166                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10902233                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10902233                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7435556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7435556                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17994                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17994                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17964                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17964                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18337789                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18337789                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18337789                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18337789                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69890                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69890                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69890                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69890                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69890                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2388332356                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2388332356                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2388332356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2388332356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2388332356                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2388332356                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10972123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10972123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7435556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7435556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18407679                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18407679                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18407679                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18407679                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006370                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003797                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003797                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003797                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003797                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34172.733667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34172.733667                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34172.733667                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34172.733667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34172.733667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34172.733667                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9279                       # number of writebacks
system.cpu1.dcache.writebacks::total             9279                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35164                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35164                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35164                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35164                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35164                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35164                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34726                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34726                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34726                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34726                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    807912994                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    807912994                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    807912994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    807912994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    807912994                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    807912994                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23265.362956                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23265.362956                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23265.362956                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23265.362956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23265.362956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23265.362956                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
