
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/adder8_5.v" into library work
Parsing module <adder8_5>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" into library work
Parsing module <test_adder8_4>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/shift8_8.v" into library work
Parsing module <shift8_8>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/compare8_7.v" into library work
Parsing module <compare8_7>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/boole8_6.v" into library work
Parsing module <boole8_6>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/finitestatemachine_2.v" into library work
Parsing module <finitestatemachine_2>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/alu8_3.v" into library work
Parsing module <alu8_3>.
Analyzing Verilog file "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <finitestatemachine_2>.

Elaborating module <test_adder8_4>.

Elaborating module <adder8_5>.
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" Line 32: Assignment to M_add_ao ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" Line 33: Assignment to M_add_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" Line 34: Assignment to M_add_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" Line 35: Assignment to M_add_n ignored, since the identifier is never used

Elaborating module <alu8_3>.
WARNING:HDLCompiler:1127 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/alu8_3.v" Line 28: Assignment to M_add_ao ignored, since the identifier is never used

Elaborating module <boole8_6>.

Elaborating module <compare8_7>.

Elaborating module <shift8_8>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 60
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 60
    Found 1-bit tristate buffer for signal <avr_rx> created at line 60
    Summary:
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <finitestatemachine_2>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/finitestatemachine_2.v".
WARNING:Xst:647 - Input <io_button<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <finitestatemachine_2> synthesized.

Synthesizing Unit <test_adder8_4>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v".
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" line 28: Output port <ao> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" line 28: Output port <z> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" line 28: Output port <v> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/test_adder8_4.v" line 28: Output port <n> of the instance <add> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <M_counter_q>.
    Found 27-bit adder for signal <M_counter_d> created at line 47.
    Found 8x1-bit Read Only RAM for signal <done>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <test_adder8_4> synthesized.

Synthesizing Unit <adder8_5>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/adder8_5.v".
    Found 8-bit adder for signal <n0028> created at line 27.
    Found 8-bit adder for signal <sum> created at line 27.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder8_5> synthesized.

Synthesizing Unit <alu8_3>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/alu8_3.v".
INFO:Xst:3210 - "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/alu8_3.v" line 24: Output port <ao> of the instance <add> is unconnected or connected to loadless signal.
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 85.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu8_3> synthesized.

Synthesizing Unit <boole8_6>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/boole8_6.v".
    Found 8-bit 16-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <boole8_6> synthesized.

Synthesizing Unit <compare8_7>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/compare8_7.v".
    Found 8-bit 3-to-1 multiplexer for signal <out> created at line 25.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare8_7> synthesized.

Synthesizing Unit <shift8_8>.
    Related source file is "C:/Users/Vivek/personal/SUTD/istd/50.002 computation structures/mojo-jojo/work/planAhead/mojo-jojo/mojo-jojo.srcs/sources_1/imports/verilog/shift8_8.v".
    Found 8-bit shifter logical right for signal <a[7]_b[2]_shift_right_1_OUT> created at line 23
    Found 8-bit shifter arithmetic right for signal <a[7]_b[2]_shift_right_2_OUT> created at line 26
    Found 8-bit shifter logical left for signal <a[7]_b[2]_shift_left_3_OUT> created at line 29
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift8_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 27-bit adder                                          : 1
 8-bit adder                                           : 4
# Registers                                            : 2
 27-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 1
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <test_adder8_4>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_done> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_counter_q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <done>          |          |
    -----------------------------------------------------------------------
Unit <test_adder8_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 8-bit adder carry in                                  : 2
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 1
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 0
 001   | 1
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <test_adder8_4> ...

Optimizing unit <boole8_6> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 5.
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.537ns (Maximum Frequency: 394.127MHz)
   Minimum input arrival time before clock: 3.563ns
   Maximum output required time after clock: 7.069ns
   Maximum combinational path delay: 11.045ns

=========================================================================
