

================================================================
== Vitis HLS Report for 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7'
================================================================
* Date:           Sat Jul 30 21:26:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        iris_hls_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_98_6_VITIS_LOOP_99_7  |     1033|     1033|        44|         43|          1|    24|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    610|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|    1155|    350|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    448|    -|
|Register         |        -|    -|     711|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   14|    1866|   1408|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_11s_32_2_1_U12  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_11s_32_2_1_U13  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_11s_32_2_1_U14  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_11s_32_2_1_U15  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_11s_32_2_1_U16  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_11s_32_2_1_U17  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_11s_32_2_1_U18  |mul_32s_11s_32_2_1  |        0|   2|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  14| 1155| 350|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_478_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln100_fu_423_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln102_1_fu_650_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln102_2_fu_674_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln102_3_fu_698_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln102_4_fu_723_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln102_5_fu_747_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln102_6_fu_771_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln102_7_fu_815_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln102_fu_607_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln98_1_fu_514_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln98_2_fu_630_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln98_3_fu_655_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln98_4_fu_679_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln98_5_fu_703_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln98_6_fu_728_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln98_7_fu_752_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln98_8_fu_776_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln98_9_fu_324_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln98_fu_301_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln99_fu_800_p2       |         +|   0|  0|  10|           2|           1|
    |empty_24_fu_370_p2       |         -|   0|  0|  14|           6|           6|
    |p_mid154_fu_390_p2       |         -|   0|  0|  14|           6|           6|
    |icmp_ln98_fu_295_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln99_fu_310_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln102_1_fu_485_p2     |        or|   0|  0|   5|           5|           2|
    |or_ln102_2_fu_525_p2     |        or|   0|  0|   5|           5|           2|
    |or_ln102_3_fu_543_p2     |        or|   0|  0|   5|           5|           3|
    |or_ln102_4_fu_571_p2     |        or|   0|  0|   5|           5|           3|
    |or_ln102_5_fu_589_p2     |        or|   0|  0|   5|           5|           3|
    |or_ln102_6_fu_612_p2     |        or|   0|  0|   5|           5|           3|
    |or_ln102_fu_455_p2       |        or|   0|  0|   5|           5|           1|
    |select_ln98_1_fu_396_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln98_2_fu_407_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln98_3_fu_795_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln98_fu_316_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 610|         421|         398|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |acc_address0                            |   59|         11|    7|         77|
    |acc_d0                                  |   53|         10|   32|        320|
    |ap_NS_fsm                               |  193|         44|    1|         44|
    |ap_done_int                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                    |    9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten58_load  |    9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |    9|          2|    2|          4|
    |i_fu_96                                 |    9|          2|    4|          8|
    |indvar_flatten58_fu_100                 |    9|          2|    5|         10|
    |j_fu_92                                 |    9|          2|    2|          4|
    |w_address0                              |   53|         10|    6|         60|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  448|         95|   72|        553|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc_addr_reg_894             |   7|   0|    7|          0|
    |add_ln100_1_reg_919          |  32|   0|   32|          0|
    |add_ln102_1_reg_1025         |  32|   0|   32|          0|
    |add_ln102_2_reg_1045         |  32|   0|   32|          0|
    |add_ln102_3_reg_1065         |  32|   0|   32|          0|
    |add_ln102_4_reg_1085         |  32|   0|   32|          0|
    |add_ln102_5_reg_1105         |  32|   0|   32|          0|
    |add_ln102_6_reg_1125         |  32|   0|   32|          0|
    |add_ln102_reg_990            |  32|   0|   32|          0|
    |add_ln98_9_reg_872           |   4|   0|    4|          0|
    |ap_CS_fsm                    |  43|   0|   43|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_26_reg_878             |   3|   0|    3|          0|
    |empty_reg_847                |   3|   0|    3|          0|
    |i_1_reg_841                  |   4|   0|    4|          0|
    |i_fu_96                      |   4|   0|    4|          0|
    |icmp_ln98_reg_853            |   1|   0|    1|          0|
    |icmp_ln99_reg_857            |   1|   0|    1|          0|
    |indvar_flatten58_fu_100      |   5|   0|    5|          0|
    |j_fu_92                      |   2|   0|    2|          0|
    |mul_ln102_1_reg_1020         |  32|   0|   32|          0|
    |mul_ln102_2_reg_1040         |  32|   0|   32|          0|
    |mul_ln102_3_reg_1060         |  32|   0|   32|          0|
    |mul_ln102_4_reg_1080         |  32|   0|   32|          0|
    |mul_ln102_5_reg_1100         |  32|   0|   32|          0|
    |mul_ln102_6_reg_1120         |  32|   0|   32|          0|
    |mul_ln102_7_reg_1140         |  32|   0|   32|          0|
    |mul_ln102_reg_975            |  32|   0|   32|          0|
    |reg_258                      |  11|   0|   11|          0|
    |reg_262                      |  32|   0|   32|          0|
    |reg_266                      |  11|   0|   11|          0|
    |select_ln98_2_reg_889        |   3|   0|    3|          0|
    |select_ln98_reg_864          |   2|   0|    2|          0|
    |tmp_s_reg_904                |   2|   0|    5|          3|
    |w_load_3_reg_945             |  11|   0|   11|          0|
    |w_load_4_reg_955             |  11|   0|   11|          0|
    |w_load_6_reg_980             |  11|   0|   11|          0|
    |w_load_7_reg_995             |  11|   0|   11|          0|
    |w_load_8_reg_1010            |  11|   0|   11|          0|
    |zext_ln98_2_reg_929          |   3|   0|    7|          4|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 711|   0|  718|          7|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|grp_fu_157_p_din0   |  out|   32|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|grp_fu_157_p_din1   |  out|   11|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|grp_fu_157_p_dout0  |   in|   32|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|grp_fu_157_p_ce     |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7|  return value|
|acc_address0        |  out|    7|   ap_memory|                                                  acc|         array|
|acc_ce0             |  out|    1|   ap_memory|                                                  acc|         array|
|acc_we0             |  out|    1|   ap_memory|                                                  acc|         array|
|acc_d0              |  out|   32|   ap_memory|                                                  acc|         array|
|acc_q0              |   in|   32|   ap_memory|                                                  acc|         array|
|w_address0          |  out|    6|   ap_memory|                                                    w|         array|
|w_ce0               |  out|    1|   ap_memory|                                                    w|         array|
|w_q0                |   in|   11|   ap_memory|                                                    w|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+

