[2025-09-18 01:58:17] START suite=qualcomm_srv trace=srv246_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv246_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2571370 heartbeat IPC: 3.889 cumulative IPC: 3.889 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4987908 heartbeat IPC: 4.138 cumulative IPC: 4.01 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4987908 cumulative IPC: 4.01 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4987908 cumulative IPC: 4.01 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13269659 heartbeat IPC: 1.207 cumulative IPC: 1.207 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21520134 heartbeat IPC: 1.212 cumulative IPC: 1.21 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 29792089 heartbeat IPC: 1.209 cumulative IPC: 1.209 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 38024455 heartbeat IPC: 1.215 cumulative IPC: 1.211 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 46290173 heartbeat IPC: 1.21 cumulative IPC: 1.211 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 54566929 heartbeat IPC: 1.208 cumulative IPC: 1.21 (Simulation time: 00 hr 07 min 55 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv246_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 62911658 heartbeat IPC: 1.198 cumulative IPC: 1.208 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 71276043 heartbeat IPC: 1.196 cumulative IPC: 1.207 (Simulation time: 00 hr 10 min 04 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 79642891 heartbeat IPC: 1.195 cumulative IPC: 1.206 (Simulation time: 00 hr 11 min 13 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 83010701 cumulative IPC: 1.205 (Simulation time: 00 hr 12 min 20 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 83010701 cumulative IPC: 1.205 (Simulation time: 00 hr 12 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv246_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.205 instructions: 100000002 cycles: 83010701
CPU 0 Branch Prediction Accuracy: 92.57% MPKI: 13.18 Average ROB Occupancy at Mispredict: 30.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08491
BRANCH_INDIRECT: 0.3681
BRANCH_CONDITIONAL: 11.37
BRANCH_DIRECT_CALL: 0.4191
BRANCH_INDIRECT_CALL: 0.5424
BRANCH_RETURN: 0.4043


====Backend Stall Breakdown====
ROB_STALL: 22360
LQ_STALL: 0
SQ_STALL: 46226


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 369
REPLAY_LOAD: 83
NON_REPLAY_LOAD: 6.948303

== Total ==
ADDR_TRANS: 369
REPLAY_LOAD: 83
NON_REPLAY_LOAD: 21908

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 3153

cpu0->cpu0_STLB TOTAL        ACCESS:    2107081 HIT:    2106375 MISS:        706 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2107081 HIT:    2106375 MISS:        706 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9587498 HIT:    8774572 MISS:     812926 MSHR_MERGE:      40967
cpu0->cpu0_L2C LOAD         ACCESS:    7699296 HIT:    7022458 MISS:     676838 MSHR_MERGE:        476
cpu0->cpu0_L2C RFO          ACCESS:     583000 HIT:     518153 MISS:      64847 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     160971 HIT:     102085 MISS:      58886 MSHR_MERGE:      40491
cpu0->cpu0_L2C WRITE        ACCESS:    1142966 HIT:    1131439 MISS:      11527 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1265 HIT:        437 MISS:        828 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     112804 ISSUED:     106013 USEFUL:       1644 USELESS:       6946
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15837762 HIT:    7793148 MISS:    8044614 MSHR_MERGE:    1974677
cpu0->cpu0_L1I LOAD         ACCESS:   15837762 HIT:    7793148 MISS:    8044614 MSHR_MERGE:    1974677
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30913632 HIT:   26938290 MISS:    3975342 MSHR_MERGE:    1706671
cpu0->cpu0_L1D LOAD         ACCESS:   16708910 HIT:   14587802 MISS:    2121108 MSHR_MERGE:     491749
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     352153 HIT:     258390 MISS:      93763 MSHR_MERGE:      38717
cpu0->cpu0_L1D WRITE        ACCESS:   13851143 HIT:   12091956 MISS:    1759187 MSHR_MERGE:    1176186
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1426 HIT:        142 MISS:       1284 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:     547724 ISSUED:     352151 USEFUL:       9152 USELESS:      37772
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.14 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12969365 HIT:   10701506 MISS:    2267859 MSHR_MERGE:    1142282
cpu0->cpu0_ITLB LOAD         ACCESS:   12969365 HIT:   10701506 MISS:    2267859 MSHR_MERGE:    1142282
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.025 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29097454 HIT:   27778480 MISS:    1318974 MSHR_MERGE:     337470
cpu0->cpu0_DTLB LOAD         ACCESS:   29097454 HIT:   27778480 MISS:    1318974 MSHR_MERGE:     337470
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.096 cycles
cpu0->LLC TOTAL        ACCESS:     883935 HIT:     873319 MISS:      10616 MSHR_MERGE:        266
cpu0->LLC LOAD         ACCESS:     676361 HIT:     668482 MISS:       7879 MSHR_MERGE:         35
cpu0->LLC RFO          ACCESS:      64847 HIT:      64834 MISS:         13 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      18395 HIT:      15914 MISS:       2481 MSHR_MERGE:        231
cpu0->LLC WRITE        ACCESS:     123504 HIT:     123503 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        828 HIT:        586 MISS:        242 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:      10331
  AVG DBUS CONGESTED CYCLE: 2.989
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6918

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       532494       517324        83666          586
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           67           39           13
  STLB miss resolved @ L2C                0           56          237          172           23
  STLB miss resolved @ LLC                0           29          198          341           46
  STLB miss resolved @ MEM                0            0           61          121          120

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196574        43111      1537163       126034           34
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           27            1            6
  STLB miss resolved @ L2C                0           13           57            9            2
  STLB miss resolved @ LLC                0           15           40           23            2
  STLB miss resolved @ MEM                0            0            2            4           35
[2025-09-18 02:10:38] END   suite=qualcomm_srv trace=srv246_ap (rc=0)
