{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627209247905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627209247909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 25 03:34:07 2021 " "Processing started: Sun Jul 25 03:34:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627209247909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627209247909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627209247910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1627209248268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209254505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209254505 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm.sv(91) " "Verilog HDL information at fsm.sv(91): always construct contains both blocking and non-blocking assignments" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1627209254506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORE_NO core_no fsm.sv(4) " "Verilog HDL Declaration information at fsm.sv(4): object \"CORE_NO\" differs only in case from object \"core_no\" in the same scope" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627209254506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failed FAILED fsm.sv(29) " "Verilog HDL Declaration information at fsm.sv(29): object \"failed\" differs only in case from object \"FAILED\" in the same scope" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627209254506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm.sv(8) " "Verilog HDL Declaration information at fsm.sv(8): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627209254506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209254506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209254506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sseg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sseg_controller " "Found entity 1: sseg_controller" {  } { { "sseg_controller.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/sseg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209254508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209254508 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "ksa.sv(105) " "Verilog HDL Event Control warning at ksa.sv(105): event expression contains \"\|\" or \"\|\|\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 105 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1627209254509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209254510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209254510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file e_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_rom " "Found entity 1: e_rom" {  } { { "e_rom.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/e_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209254511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209254511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_memory " "Found entity 1: d_memory" {  } { { "d_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/d_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209254512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209254512 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fsm fsm.sv(35) " "Verilog HDL Parameter Declaration warning at fsm.sv(35): Parameter Declaration in module \"fsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1627209254512 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fsm fsm.sv(36) " "Verilog HDL Parameter Declaration warning at fsm.sv(36): Parameter Declaration in module \"fsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1627209254512 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fsm fsm.sv(37) " "Verilog HDL Parameter Declaration warning at fsm.sv(37): Parameter Declaration in module \"fsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1627209254512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627209254544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ksa.sv(124) " "Verilog HDL assignment warning at ksa.sv(124): truncated value with size 4 to match size of target (1)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209254548 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ksa.sv(125) " "Verilog HDL assignment warning at ksa.sv(125): truncated value with size 4 to match size of target (1)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209254548 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ksa.sv(126) " "Verilog HDL assignment warning at ksa.sv(126): truncated value with size 4 to match size of target (1)" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209254548 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] ksa.sv(6) " "Output port \"LEDR\[9..3\]\" at ksa.sv(6) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1627209254550 "|ksa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_memory s_memory:FOR_MULTI_CORE\[0\].s_memory_inst " "Elaborating entity \"s_memory\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[0\].s_memory_inst" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "altsyncram_component" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/s_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/s_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209254618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254620 ""}  } { { "s_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/s_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627209254620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2d32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2d32 " "Found entity 1: altsyncram_2d32" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209254652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209254652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2d32 s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated " "Elaborating entity \"altsyncram_2d32\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsp2 " "Found entity 1: altsyncram_dsp2" {  } { { "db/altsyncram_dsp2.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_dsp2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209254690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209254690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsp2 s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1 " "Elaborating entity \"altsyncram_dsp2\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1\"" {  } { { "db/altsyncram_2d32.tdf" "altsyncram1" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209254690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "mgl_prim2" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209255053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255053 ""}  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627209255053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"s_memory:FOR_MULTI_CORE\[0\].s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_memory d_memory:FOR_MULTI_CORE\[0\].d_memory_inst " "Elaborating entity \"d_memory\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[0\].d_memory_inst" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "d_memory.v" "altsyncram_component" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/d_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "d_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/d_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209255164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255165 ""}  } { { "d_memory.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/d_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627209255165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oa32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oa32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oa32 " "Found entity 1: altsyncram_oa32" {  } { { "db/altsyncram_oa32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209255195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209255195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oa32 d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated " "Elaborating entity \"altsyncram_oa32\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nop2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nop2 " "Found entity 1: altsyncram_nop2" {  } { { "db/altsyncram_nop2.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_nop2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209255230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209255230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nop2 d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|altsyncram_nop2:altsyncram1 " "Elaborating entity \"altsyncram_nop2\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|altsyncram_nop2:altsyncram1\"" {  } { { "db/altsyncram_oa32.tdf" "altsyncram1" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oa32.tdf" "mgl_prim2" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oa32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209255246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"d_memory:FOR_MULTI_CORE\[0\].d_memory_inst\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1140850688 " "Parameter \"NODE_NAME\" = \"1140850688\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255247 ""}  } { { "db/altsyncram_oa32.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_oa32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627209255247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_rom e_rom:FOR_MULTI_CORE\[0\].E_ROM " "Elaborating entity \"e_rom\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[0\].E_ROM" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\"" {  } { { "e_rom.v" "altsyncram_component" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/e_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\"" {  } { { "e_rom.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/e_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209255270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./secret_messages/msg_1_for_task2b/message.mif " "Parameter \"init_file\" = \"./secret_messages/msg_1_for_task2b/message.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255271 ""}  } { { "e_rom.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/e_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627209255271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7g02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7g02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7g02 " "Found entity 1: altsyncram_7g02" {  } { { "db/altsyncram_7g02.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_7g02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209255302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209255302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7g02 e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated " "Elaborating entity \"altsyncram_7g02\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j523.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j523.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j523 " "Found entity 1: altsyncram_j523" {  } { { "db/altsyncram_j523.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_j523.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209255336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209255336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j523 e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated\|altsyncram_j523:altsyncram1 " "Elaborating entity \"altsyncram_j523\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated\|altsyncram_j523:altsyncram1\"" {  } { { "db/altsyncram_7g02.tdf" "altsyncram1" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_7g02.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7g02.tdf" "mgl_prim2" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_7g02.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7g02.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_7g02.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209255356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"e_rom:FOR_MULTI_CORE\[0\].E_ROM\|altsyncram:altsyncram_component\|altsyncram_7g02:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1157627904 " "Parameter \"NODE_NAME\" = \"1157627904\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255356 ""}  } { { "db/altsyncram_7g02.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/altsyncram_7g02.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627209255356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FOR_MULTI_CORE\[0\].RC4_CRACK " "Elaborating entity \"fsm\" for hierarchy \"fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[0\].RC4_CRACK" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(88) " "Verilog HDL assignment warning at fsm.sv(88): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255362 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(93) " "Verilog HDL assignment warning at fsm.sv(93): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255362 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(110) " "Verilog HDL assignment warning at fsm.sv(110): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255362 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(111) " "Verilog HDL assignment warning at fsm.sv(111): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255362 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(112) " "Verilog HDL assignment warning at fsm.sv(112): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255362 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(127) " "Verilog HDL assignment warning at fsm.sv(127): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255362 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(143) " "Verilog HDL assignment warning at fsm.sv(143): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(148) " "Verilog HDL assignment warning at fsm.sv(148): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(162) " "Verilog HDL assignment warning at fsm.sv(162): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(172) " "Verilog HDL assignment warning at fsm.sv(172): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(179) " "Verilog HDL assignment warning at fsm.sv(179): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(192) " "Verilog HDL assignment warning at fsm.sv(192): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(207) " "Verilog HDL assignment warning at fsm.sv(207): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(221) " "Verilog HDL assignment warning at fsm.sv(221): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(231) " "Verilog HDL assignment warning at fsm.sv(231): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(242) " "Verilog HDL assignment warning at fsm.sv(242): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255363 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(251) " "Verilog HDL assignment warning at fsm.sv(251): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255364 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(268) " "Verilog HDL assignment warning at fsm.sv(268): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255364 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(269) " "Verilog HDL assignment warning at fsm.sv(269): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255364 "|ksa|fsm:FOR_MULTI_CORE[0].RC4_CRACK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FOR_MULTI_CORE\[1\].RC4_CRACK " "Elaborating entity \"fsm\" for hierarchy \"fsm:FOR_MULTI_CORE\[1\].RC4_CRACK\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[1\].RC4_CRACK" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(88) " "Verilog HDL assignment warning at fsm.sv(88): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255421 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(93) " "Verilog HDL assignment warning at fsm.sv(93): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255421 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(110) " "Verilog HDL assignment warning at fsm.sv(110): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255421 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(111) " "Verilog HDL assignment warning at fsm.sv(111): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255421 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(112) " "Verilog HDL assignment warning at fsm.sv(112): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255421 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(127) " "Verilog HDL assignment warning at fsm.sv(127): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255421 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(143) " "Verilog HDL assignment warning at fsm.sv(143): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(148) " "Verilog HDL assignment warning at fsm.sv(148): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(162) " "Verilog HDL assignment warning at fsm.sv(162): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(172) " "Verilog HDL assignment warning at fsm.sv(172): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(179) " "Verilog HDL assignment warning at fsm.sv(179): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(192) " "Verilog HDL assignment warning at fsm.sv(192): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(207) " "Verilog HDL assignment warning at fsm.sv(207): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(221) " "Verilog HDL assignment warning at fsm.sv(221): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(231) " "Verilog HDL assignment warning at fsm.sv(231): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(242) " "Verilog HDL assignment warning at fsm.sv(242): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(251) " "Verilog HDL assignment warning at fsm.sv(251): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255422 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(268) " "Verilog HDL assignment warning at fsm.sv(268): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255423 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(269) " "Verilog HDL assignment warning at fsm.sv(269): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255423 "|ksa|fsm:FOR_MULTI_CORE[1].RC4_CRACK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FOR_MULTI_CORE\[2\].RC4_CRACK " "Elaborating entity \"fsm\" for hierarchy \"fsm:FOR_MULTI_CORE\[2\].RC4_CRACK\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[2\].RC4_CRACK" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(88) " "Verilog HDL assignment warning at fsm.sv(88): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255479 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(93) " "Verilog HDL assignment warning at fsm.sv(93): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255479 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(110) " "Verilog HDL assignment warning at fsm.sv(110): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(111) " "Verilog HDL assignment warning at fsm.sv(111): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(112) " "Verilog HDL assignment warning at fsm.sv(112): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(127) " "Verilog HDL assignment warning at fsm.sv(127): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(143) " "Verilog HDL assignment warning at fsm.sv(143): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(148) " "Verilog HDL assignment warning at fsm.sv(148): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(162) " "Verilog HDL assignment warning at fsm.sv(162): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(172) " "Verilog HDL assignment warning at fsm.sv(172): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(179) " "Verilog HDL assignment warning at fsm.sv(179): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(192) " "Verilog HDL assignment warning at fsm.sv(192): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255480 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(207) " "Verilog HDL assignment warning at fsm.sv(207): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255481 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(221) " "Verilog HDL assignment warning at fsm.sv(221): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255481 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(231) " "Verilog HDL assignment warning at fsm.sv(231): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255481 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(242) " "Verilog HDL assignment warning at fsm.sv(242): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255481 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(251) " "Verilog HDL assignment warning at fsm.sv(251): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255481 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(268) " "Verilog HDL assignment warning at fsm.sv(268): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255481 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(269) " "Verilog HDL assignment warning at fsm.sv(269): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255481 "|ksa|fsm:FOR_MULTI_CORE[2].RC4_CRACK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FOR_MULTI_CORE\[3\].RC4_CRACK " "Elaborating entity \"fsm\" for hierarchy \"fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\"" {  } { { "ksa.sv" "FOR_MULTI_CORE\[3\].RC4_CRACK" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(88) " "Verilog HDL assignment warning at fsm.sv(88): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255537 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm.sv(93) " "Verilog HDL assignment warning at fsm.sv(93): truncated value with size 32 to match size of target (24)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255537 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(110) " "Verilog HDL assignment warning at fsm.sv(110): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(111) " "Verilog HDL assignment warning at fsm.sv(111): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(112) " "Verilog HDL assignment warning at fsm.sv(112): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(127) " "Verilog HDL assignment warning at fsm.sv(127): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(143) " "Verilog HDL assignment warning at fsm.sv(143): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(148) " "Verilog HDL assignment warning at fsm.sv(148): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(162) " "Verilog HDL assignment warning at fsm.sv(162): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(172) " "Verilog HDL assignment warning at fsm.sv(172): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(179) " "Verilog HDL assignment warning at fsm.sv(179): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(192) " "Verilog HDL assignment warning at fsm.sv(192): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(207) " "Verilog HDL assignment warning at fsm.sv(207): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255538 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(221) " "Verilog HDL assignment warning at fsm.sv(221): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255539 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fsm.sv(231) " "Verilog HDL assignment warning at fsm.sv(231): truncated value with size 9 to match size of target (8)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255539 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(242) " "Verilog HDL assignment warning at fsm.sv(242): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255539 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fsm.sv(251) " "Verilog HDL assignment warning at fsm.sv(251): truncated value with size 9 to match size of target (5)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255539 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(268) " "Verilog HDL assignment warning at fsm.sv(268): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255539 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm.sv(269) " "Verilog HDL assignment warning at fsm.sv(269): truncated value with size 32 to match size of target (9)" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1627209255539 "|ksa|fsm:FOR_MULTI_CORE[3].RC4_CRACK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_controller sseg_controller:DISPLAY_HEX0 " "Elaborating entity \"sseg_controller\" for hierarchy \"sseg_controller:DISPLAY_HEX0\"" {  } { { "ksa.sv" "DISPLAY_HEX0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209255559 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1627209255725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.25.03:34:18 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl " "2021.07.25.03:34:18 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627209258535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627209260506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627209260724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627209262991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627209263003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627209263043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627209263103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627209263108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1627209263108 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1627209263790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73f98f60/alt_sld_fab.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209263865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209263865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209263979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209263979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209263982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209263982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209263988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209263988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 499 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209264041 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209264041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209264041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209264071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209264071 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|Mod0\"" {  } { { "fsm.sv" "Mod0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209265378 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fsm:FOR_MULTI_CORE\[1\].RC4_CRACK\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fsm:FOR_MULTI_CORE\[1\].RC4_CRACK\|Mod0\"" {  } { { "fsm.sv" "Mod0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209265378 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fsm:FOR_MULTI_CORE\[2\].RC4_CRACK\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fsm:FOR_MULTI_CORE\[2\].RC4_CRACK\|Mod0\"" {  } { { "fsm.sv" "Mod0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209265378 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fsm:FOR_MULTI_CORE\[3\].RC4_CRACK\|Mod0\"" {  } { { "fsm.sv" "Mod0" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209265378 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1627209265378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|lpm_divide:Mod0\"" {  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209265410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|lpm_divide:Mod0 " "Instantiated megafunction \"fsm:FOR_MULTI_CORE\[0\].RC4_CRACK\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209265410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209265410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209265410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627209265410 ""}  } { { "fsm.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/fsm.sv" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627209265410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209265440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209265440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209265451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209265451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627209265466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627209265466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1627209265635 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1627209266291 "|ksa|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1627209266291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209266427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1627209267046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1627209267207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1627209267580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267580 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "12 " "Ignored 12 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RS " "Ignored Virtual Pin assignment to \"LCD_RS\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[5\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[0\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[3\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RW " "Ignored Virtual Pin assignment to \"LCD_RW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[6\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[1\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[4\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[7\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[2\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_ON " "Ignored Virtual Pin assignment to \"LCD_ON\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_EN " "Ignored Virtual Pin assignment to \"LCD_EN\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1627209267669 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Quartus II" 0 -1 1627209267669 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/ATAHAN/Documents/GitHub/Digital-Design-2/Codebreaking/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627209267756 "|ksa|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1627209267756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2335 " "Implemented 2335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1627209267764 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1627209267764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2167 " "Implemented 2167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1627209267764 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1627209267764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1627209267764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627209267812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 25 03:34:27 2021 " "Processing ended: Sun Jul 25 03:34:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627209267812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627209267812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627209267812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627209267812 ""}
