PPA Report for Gated Clock with Sleep Control
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 1
IO Count: 4
Cell Count: 15

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 4.990 ns

POWER METRICS:
-------------
Total Power Consumption: 0.642 W
