---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/namespaces/llvm/ppc
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - namespace

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `PPC` Namespace Reference

<DoxygenPage pluginConfig={pluginConfig}>

Define some predicates that are used for node matching. <a href="#details">More...</a>

## Definition

<CodeBlock>namespace llvm::PPC &#123; ... &#125;</CodeBlock>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/ppc/cpuinfo">CPUInfo</a></>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="anonymous enum"
  name={<>:  &#123; <a href="#afabcc2ff4ea75ff845f97b0807e8de34">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a6965a3973aa13b20ebaee31424136dcd">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a8144d2e1978b3e3a226233c0b93b92f4">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#aa53de88164b98be6cd073da9543c0450">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#abdd78226dbbe3ffe081cffb3c9e76d80">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a14028f7fe73a11dabc6583510cc0a355">...</a> &#125;</>}>
<a href="/docs/api/classes/predicate">Predicate</a> - These are &quot;(BI &lt;&lt; 5) | BO&quot; for various predicates. <a href="#a14028f7fe73a11dabc6583510cc0a355">More...</a>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/fastisel">FastISel</a> &#42;</>}
  name={<><a href="#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a> (FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo &#42;LibInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#afb39db9b40af23175d5d8f3fd556f783">fillValidCPUList</a> (SmallVectorImpl&lt; StringRef &gt; &amp;Values)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae6dc8778068867ea9a9597c8ef51a45a">fillValidTuneCPUList</a> (SmallVectorImpl&lt; StringRef &gt; &amp;Values)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1a14301103c8d97e52ed0ca117ea6b65">get&#95;VSPLTI&#95;elt</a> (SDNode &#42;N, unsigned ByteSize, SelectionDAG &amp;DAG)</>}>
get&#95;VSPLTI&#95;elt - If this is a build&#95;vector of constants which can be formed by using a vspltis&#91;bhw&#93; instruction of the specified element size, return the constant being splatted. <a href="#a1a14301103c8d97e52ed0ca117ea6b65">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a1545caeeda8de7bd87be034c59b2b9fe">getAltVSXFMAOpcode</a> (uint16&#95;t Opcode)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/ppc/cpuinfo">CPUInfo</a> &#42;</>}
  name={<><a href="#acb89f3ed94ebc20c424d49c2dfc3e402">getCPUInfoByName</a> (StringRef CPU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a2108c96efd9d9e1b89dd25b89a23ed1a">getNonRecordFormOpcode</a> (uint16&#95;t)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#a0f432b141d17384c56f11e55de61aff7">getNormalizedPPCTargetCPU</a> (const Triple &amp;T, StringRef CPUName=&quot;&quot;)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#aebcdb4ac767d9a75c5c9e79450fb75d3">getNormalizedPPCTuneCPU</a> (const Triple &amp;T, StringRef CPUName=&quot;&quot;)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a14028f7fe73a11dabc6583510cc0a355">Predicate</a></>}
  name={<><a href="#a40c2294c9ecba721df7f29aaf05157d8">getPredicate</a> (unsigned Condition, unsigned Hint)</>}>
Return predicate consisting of specified condition and hint bits. <a href="#a40c2294c9ecba721df7f29aaf05157d8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a2624042e885fc1d665e8fc01a0ab390b">getPredicateCondition</a> (Predicate Opcode)</>}>
Return the condition without hint bits. <a href="#a2624042e885fc1d665e8fc01a0ab390b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a5f7348f565ebb68dc08979b2808300c5">getPredicateHint</a> (Predicate Opcode)</>}>
Return the hint bits of the predicate. <a href="#a5f7348f565ebb68dc08979b2808300c5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ad88de25fc56e9402b64e705bc84143b2">getRegNumForOperand</a> (const MCInstrDesc &amp;Desc, unsigned Reg, unsigned OpNo)</>}>
getRegNumForOperand - some operands use different numbering schemes for the same registers. <a href="#ad88de25fc56e9402b64e705bc84143b2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a93d85169d871f169e06ab00673048741">getSplatIdxForPPCMnemonics</a> (SDNode &#42;N, unsigned EltSize, SelectionDAG &amp;DAG)</>}>
getSplatIdxForPPCMnemonics - Return the splat index as a value that is appropriate for <a href="/docs/api/namespaces/llvm/ppc">PPC</a> mnemonics (which have a big endian bias - namely elements are counted from the left of the vector register). <a href="#a93d85169d871f169e06ab00673048741">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a14028f7fe73a11dabc6583510cc0a355">Predicate</a></>}
  name={<><a href="#a12c2165ec169065a665bc3a9fcacea89">getSwappedPredicate</a> (Predicate Opcode)</>}>
Assume the condition register is set by <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI(a,b)</a>, return the predicate if we modify the instructions such that condition register is set by <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI(b,a)</a>. <a href="#a12c2165ec169065a665bc3a9fcacea89">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a14028f7fe73a11dabc6583510cc0a355">Predicate</a></>}
  name={<><a href="#a975319b2f772b89387ffea1b1ba1f049">InvertPredicate</a> (Predicate Opcode)</>}>
Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=. <a href="#a975319b2f772b89387ffea1b1ba1f049">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a> (ShuffleVectorSDNode &#42;N, unsigned EltSize)</>}>
isSplatShuffleMask - Return true if the specified VECTOR&#95;SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW. <a href="#adf912033ee385662cb4e40bd06206b67">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a40c4695a9cfc9ce20f0c6d8291aca7de">isValidCPU</a> (StringRef CPU)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acc7a469d7d5e4183e2b84d15072786cf">isVFRegister</a> (unsigned Reg)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5abe83e8c9d9553cfc708a024c204807">isVMRGEOShuffleMask</a> (ShuffleVectorSDNode &#42;N, bool CheckEven, unsigned ShuffleKind, SelectionDAG &amp;DAG)</>}>
isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instruction <a href="#a5abe83e8c9d9553cfc708a024c204807">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3f48ceee4d4e7b13efb21c415b8fc330">isVMRGHShuffleMask</a> (ShuffleVectorSDNode &#42;N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</>}>
isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH&#42; instruction with the specified unit size (1,2 or 4 bytes). <a href="#a3f48ceee4d4e7b13efb21c415b8fc330">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab27448838ea5635fa836a68c3aa97b29">isVMRGLShuffleMask</a> (ShuffleVectorSDNode &#42;N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</>}>
isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL&#42; instruction with the specified unit size (1,2 or 4 bytes). <a href="#ab27448838ea5635fa836a68c3aa97b29">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a43b885afb337e155a5f9e5257081de8b">isVPKUDUMShuffleMask</a> (ShuffleVectorSDNode &#42;N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</>}>
isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction. <a href="#a43b885afb337e155a5f9e5257081de8b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aee91c58b3a130d49788e05c85b12dce4">isVPKUHUMShuffleMask</a> (ShuffleVectorSDNode &#42;N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</>}>
isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction. <a href="#aee91c58b3a130d49788e05c85b12dce4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae9f806005e684e4cbd25d76849ee1775">isVPKUWUMShuffleMask</a> (ShuffleVectorSDNode &#42;N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</>}>
isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction. <a href="#ae9f806005e684e4cbd25d76849ee1775">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5436d12d95e36064db97636d22f20988">isVRRegister</a> (unsigned Reg)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#aa45ea0323da7012ed4e0f58aef3619bb">isVSLDOIShuffleMask</a> (SDNode &#42;N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</>}>
isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1. <a href="#aa45ea0323da7012ed4e0f58aef3619bb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2a25cc9341eead72b29eb9646e631244">isXXBRDShuffleMask</a> (ShuffleVectorSDNode &#42;N)</>}>
isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction. <a href="#a2a25cc9341eead72b29eb9646e631244">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8bc23d2b734425aad94289c4dc5df21f">isXXBRHShuffleMask</a> (ShuffleVectorSDNode &#42;N)</>}>
isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction. <a href="#a8bc23d2b734425aad94289c4dc5df21f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6e40fdad18c650272628e91ecadce173">isXXBRQShuffleMask</a> (ShuffleVectorSDNode &#42;N)</>}>
isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction. <a href="#a6e40fdad18c650272628e91ecadce173">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a88c93b88a2a89e226d5312299a4e1790">isXXBRWShuffleMask</a> (ShuffleVectorSDNode &#42;N)</>}>
isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction. <a href="#a88c93b88a2a89e226d5312299a4e1790">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acb2d86096213925077b7a8b248745e34">isXXINSERTWMask</a> (ShuffleVectorSDNode &#42;N, unsigned &amp;ShiftElts, unsigned &amp;InsertAtByte, bool &amp;Swap, bool IsLE)</>}>
isXXINSERTWMask - Return true if this VECTOR&#95;SHUFFLE can be handled by the XXINSERTW instruction introduced in ISA 3.0. <a href="#acb2d86096213925077b7a8b248745e34">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8bbd98a4e85245f40c2ef2ea6f14e7c6">isXXPERMDIShuffleMask</a> (ShuffleVectorSDNode &#42;N, unsigned &amp;ShiftElts, bool &amp;Swap, bool IsLE)</>}>
isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction. <a href="#a8bbd98a4e85245f40c2ef2ea6f14e7c6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a96447619c3b90a88e75aed44d332114c">isXXSLDWIShuffleMask</a> (ShuffleVectorSDNode &#42;N, unsigned &amp;ShiftElts, bool &amp;Swap, bool IsLE)</>}>
isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction. <a href="#a96447619c3b90a88e75aed44d332114c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#a9e3c196667a91fdc81783769feab2e89">normalizeCPUName</a> (StringRef CPUName)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#a2ddf0f8e0c9ad93a6c3a893df96ef599">stripRegisterPrefix</a> (const char &#42;RegName)</>}>
stripRegisterPrefix - This method strips the character prefix from a register name so that only the number is left. <a href="#a2ddf0f8e0c9ad93a6c3a893df96ef599">More...</a>
</MembersIndexItem>

</MembersIndex>

## Variables Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/ppc/cpuinfo">CPUInfo</a></>}
  name={<><a href="#a1dfd53b3d1c77880541a7619dc287f39">PPCCPUInfo</a> = &#123;
#define <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#a7e6dd2b7c33acb9209e8f33ee4ba1b9d">PPC&#95;CPU</a>(Name, Linux&#95;SUPPORT&#95;METHOD, LinuxID, AIX&#95;SUPPORT&#95;METHOD,       AIXID)                                                         
                                                                               \\
         

&#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

Define some predicates that are used for node matching.

<SectionDefinition>

## Enumerations

### anonymous enum  {#afabcc2ff4ea75ff845f97b0807e8de34}

<MemberDefinition
  prototype="anonymous enum ">

<EnumerationList title="Enumeration values">

<Link id="afabcc2ff4ea75ff845f97b0807e8de34abf20d995fb8903fac5baf09797e6ed80" />
<EnumerationListItem name="DIR_NONE">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34aba3e2f71e6bcfa95d8ef5836ba47f02f" />
<EnumerationListItem name="DIR_32">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a7b91cd4044a62473da3166dd0d2b2ddc" />
<EnumerationListItem name="DIR_440">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34afdebe93c0e18a5453835f8df1c13e5e4" />
<EnumerationListItem name="DIR_601">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a62ee0718349ae36cd1a8ed500abcd878" />
<EnumerationListItem name="DIR_602">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a3962994d8e938b9593218caf575ef6bd" />
<EnumerationListItem name="DIR_603">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a6cdba3048334fa40e8f46956ffeab0c3" />
<EnumerationListItem name="DIR_7400">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34aa77883b2e65039199cd95b624cab29b2" />
<EnumerationListItem name="DIR_750">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a56adb1ba4082b00854c8401847ade1a9" />
<EnumerationListItem name="DIR_970">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34ab81d0aba13bef5a963bb14709390283e" />
<EnumerationListItem name="DIR_A2">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34aa3892c789487c6e4d64043ae996717ee" />
<EnumerationListItem name="DIR_E500">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a00d4f7d7f8d110db90749f417fceff3a" />
<EnumerationListItem name="DIR_E500mc">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34ac4e6bb06de05f2620850b3fc53a0433e" />
<EnumerationListItem name="DIR_E5500">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a80679195ad86168a8664a9ee102ce948" />
<EnumerationListItem name="DIR_PWR3">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a1a9618f9addb07ce52555fa524ccf39d" />
<EnumerationListItem name="DIR_PWR4">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a690b5c342106c270b005123adec2d7e6" />
<EnumerationListItem name="DIR_PWR5">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a40aa4eed5523516b6f4be5d29307b5cc" />
<EnumerationListItem name="DIR_PWR5X">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34aa2b626cb4809ee8a3b3da9d475eabe05" />
<EnumerationListItem name="DIR_PWR6">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a664d0abca2c75f8a6f8ce2dcc21cd676" />
<EnumerationListItem name="DIR_PWR6X">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a0c8a5dd168df904e8c29520a47502a61" />
<EnumerationListItem name="DIR_PWR7">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34aa3de856d909c5b0166919bf6e4bd1a3d" />
<EnumerationListItem name="DIR_PWR8">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a0a03bfd83c00f4d1edab975b7bfe7f36" />
<EnumerationListItem name="DIR_PWR9">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a1a5dee2be7c154497739282b30ab123c" />
<EnumerationListItem name="DIR_PWR10">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34af6a785f2b13ce7870e8e4e6b9653f32f" />
<EnumerationListItem name="DIR_PWR11">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34ac1fc2f6d654da4e5a6a601e19d423846" />
<EnumerationListItem name="DIR_PWR_FUTURE">

</EnumerationListItem>

<Link id="afabcc2ff4ea75ff845f97b0807e8de34a00917bbd257bd4ee796f398e9c563a11" />
<EnumerationListItem name="DIR_64">

</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcsubtarget-h/#l00040">40</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcsubtarget-h">PPCSubtarget.h</a>.
</MemberDefinition>

### enum  {#a6965a3973aa13b20ebaee31424136dcd}

<MemberDefinition
  prototype="enum llvm::PPC::AddrMode ">

<EnumerationList title="Enumeration values">

<Link id="a6965a3973aa13b20ebaee31424136dcda319ec6c4a7dda0fbaf3b177aa1dd57a5" />
<EnumerationListItem name="AM_None">

</EnumerationListItem>

<Link id="a6965a3973aa13b20ebaee31424136dcda14463e6ffd7cc9fd0b93c79fe4856931" />
<EnumerationListItem name="AM_DForm">

</EnumerationListItem>

<Link id="a6965a3973aa13b20ebaee31424136dcdafbe45acde65a4870e22102ab63f4643c" />
<EnumerationListItem name="AM_DSForm">

</EnumerationListItem>

<Link id="a6965a3973aa13b20ebaee31424136dcda40a73e5d0d8196bfe33b2866c06d870d" />
<EnumerationListItem name="AM_DQForm">

</EnumerationListItem>

<Link id="a6965a3973aa13b20ebaee31424136dcda5615f105433d37ceb5557243c2ff09cb" />
<EnumerationListItem name="AM_PrefixDForm">

</EnumerationListItem>

<Link id="a6965a3973aa13b20ebaee31424136dcdaaac3056a5c906602555ed94a3636077c" />
<EnumerationListItem name="AM_XForm">

</EnumerationListItem>

<Link id="a6965a3973aa13b20ebaee31424136dcdab748f1b6c866a08f2b1e5a2216e8e73d" />
<EnumerationListItem name="AM_PCRel">

</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00742">742</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### enum  {#a8144d2e1978b3e3a226233c0b93b92f4}

<MemberDefinition
  prototype="enum llvm::PPC::BranchHintBit ">

<EnumerationList title="Enumeration values">

<Link id="a8144d2e1978b3e3a226233c0b93b92f4ac7dfdcda0d275c86f35bf9ad77cd8cb0" />
<EnumerationListItem name="BR_NO_HINT">
 (= 0x0)
</EnumerationListItem>

<Link id="a8144d2e1978b3e3a226233c0b93b92f4a23b3b31d33f39cc6e7ed25eb61fe1991" />
<EnumerationListItem name="BR_NONTAKEN_HINT">
 (= 0x2)
</EnumerationListItem>

<Link id="a8144d2e1978b3e3a226233c0b93b92f4af4e0cd42db406ff2bf838a277e07dcf7" />
<EnumerationListItem name="BR_TAKEN_HINT">
 (= 0x3)
</EnumerationListItem>

<Link id="a8144d2e1978b3e3a226233c0b93b92f4a5df95ff204e7992373cbe6b8ab6b1e79" />
<EnumerationListItem name="BR_HINT_MASK">
 (= 0X3)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h/#l00062">62</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h">PPCPredicates.h</a>.
</MemberDefinition>

### enum  {#aa53de88164b98be6cd073da9543c0450}

<MemberDefinition
  prototype="enum llvm::PPC::Fixups ">

<EnumerationList title="Enumeration values">

<Link id="aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d" />
<EnumerationListItem name="fixup_ppc_br24">
 (= FirstTargetFixupKind)
</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450a7529efd48ae862b862618c78039c6876" />
<EnumerationListItem name="fixup_ppc_br24_notoc">

</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f" />
<EnumerationListItem name="fixup_ppc_brcond14">
14-bit PC relative relocation for conditional branches
</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9" />
<EnumerationListItem name="fixup_ppc_br24abs">
24-bit absolute relocation for direct branches like &#39;ba&#39; and &#39;bla&#39;
</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda" />
<EnumerationListItem name="fixup_ppc_brcond14abs">
14-bit absolute relocation for conditional branches
</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd" />
<EnumerationListItem name="fixup_ppc_half16">
A 16-bit fixup corresponding to lo16(&#95;foo) or ha16(&#95;foo) for instrs like &#39;li&#39; or &#39;addis&#39;
</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57" />
<EnumerationListItem name="fixup_ppc_half16ds">
A 14-bit fixup corresponding to lo16(&#95;foo) with implied 2 zero bits for instrs like &#39;std&#39;
</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450a1379c8f82d3710fa8ea6c986230cf6b3" />
<EnumerationListItem name="fixup_ppc_pcrel34">

</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450af5b83e08ebd4d2d64ffaa1cad54eb3ba" />
<EnumerationListItem name="fixup_ppc_imm34">

</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2" />
<EnumerationListItem name="fixup_ppc_nofixup">
Not a true fixup, but ties a symbol to a call to &#95;&#95;tls&#95;get&#95;addr for the TLS general and local dynamic models, or inserts the thread-pointer register number
</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450aa14de08bc8d45995199ed5b534e91b2a" />
<EnumerationListItem name="fixup_ppc_half16dq">
A 16-bit fixup corresponding to lo16(&#95;foo) with implied 3 zero bits for instrs like &#39;lxv&#39;
</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e" />
<EnumerationListItem name="LastTargetFixupKind">

</EnumerationListItem>

<Link id="aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26" />
<EnumerationListItem name="NumTargetFixupKinds">
 (= LastTargetFixupKind - FirstTargetFixupKind)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcfixupkinds-h/#l00018">18</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcfixupkinds-h">PPCFixupKinds.h</a>.
</MemberDefinition>

### enum  {#abdd78226dbbe3ffe081cffb3c9e76d80}

<MemberDefinition
  prototype="enum llvm::PPC::MemOpFlags ">

<EnumerationList title="Enumeration values">

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a2352da11a2bf61ae32dd447ab28ef2d7" />
<EnumerationListItem name="MOF_None">
 (= 0)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80aa0e9765faa99e16f3f77891096e1a4c0" />
<EnumerationListItem name="MOF_SExt">
 (= 1)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a34a67c2b0e58a27b547fc3f6edab50fa" />
<EnumerationListItem name="MOF_ZExt">
 (= 1 &lt;&lt; 1)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a5888d77039ff78746d9ea8e4e218dfda" />
<EnumerationListItem name="MOF_NoExt">
 (= 1 &lt;&lt; 2)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a39dce6c6e9c3f0bca83f48faf02267a3" />
<EnumerationListItem name="MOF_NotAddNorCst">
 (= 1 &lt;&lt; 5)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a3d549266ccdcd583d15c88dfaa9e7e4a" />
<EnumerationListItem name="MOF_RPlusSImm16">
 (= 1 &lt;&lt; 6)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80ad559259939478cfc1e6b96bffd48e984" />
<EnumerationListItem name="MOF_RPlusLo">
 (= 1 &lt;&lt; 7)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a9da404662425b672e194e163961479a3" />
<EnumerationListItem name="MOF_RPlusSImm16Mult4">
 (= 1 &lt;&lt; 8)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a24a8014075c447b950e6ae5b5dec8587" />
<EnumerationListItem name="MOF_RPlusSImm16Mult16">
 (= 1 &lt;&lt; 9)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a9b668ad2bc8ce251393fad3ee3243948" />
<EnumerationListItem name="MOF_RPlusSImm34">
 (= 1 &lt;&lt; 10)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a8ab07220ca2843f4957418b71b270feb" />
<EnumerationListItem name="MOF_RPlusR">
 (= 1 &lt;&lt; 11)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a85dc8483654345136c685a2ea5e1289c" />
<EnumerationListItem name="MOF_PCRel">
 (= 1 &lt;&lt; 12)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80ad344a01b52e5179abac75ab1b8dd1206" />
<EnumerationListItem name="MOF_AddrIsSImm32">
 (= 1 &lt;&lt; 13)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a96449374a0e05655d2d6629086c3987f" />
<EnumerationListItem name="MOF_SubWordInt">
 (= 1 &lt;&lt; 15)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80ae2be36186859286206cbd97dc615c8e8" />
<EnumerationListItem name="MOF_WordInt">
 (= 1 &lt;&lt; 16)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a77745d9235db1594c3fc34ccfda3a328" />
<EnumerationListItem name="MOF_DoubleWordInt">
 (= 1 &lt;&lt; 17)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a211da1f8a39e74696bc1ed77a6e4ae53" />
<EnumerationListItem name="MOF_ScalarFloat">
 (= 1 &lt;&lt; 18)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a65a49a9801dc3ddde68d360e5ccacc26" />
<EnumerationListItem name="MOF_Vector">
 (= 1 &lt;&lt; 19)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a69d80889b6dd8adc73d19c115248c4bf" />
<EnumerationListItem name="MOF_Vector256">
 (= 1 &lt;&lt; 20)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a7242650bdadf1b93569ad54074062ea1" />
<EnumerationListItem name="MOF_SubtargetBeforeP9">
 (= 1 &lt;&lt; 22)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80ad3634a8cd9f1aea8b0195b90947a03dd" />
<EnumerationListItem name="MOF_SubtargetP9">
 (= 1 &lt;&lt; 23)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80a0693f1a70645b32307928b28df4ed5c9" />
<EnumerationListItem name="MOF_SubtargetP10">
 (= 1 &lt;&lt; 24)
</EnumerationListItem>

<Link id="abdd78226dbbe3ffe081cffb3c9e76d80afbbf2421c7a07379ce4e1b2c5d819e28" />
<EnumerationListItem name="MOF_SubtargetSPE">
 (= 1 &lt;&lt; 25)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00707">707</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### enum  {#a14028f7fe73a11dabc6583510cc0a355}

<MemberDefinition
  prototype="enum llvm::PPC::Predicate ">
<a href="/docs/api/classes/predicate">Predicate</a> - These are &quot;(BI &lt;&lt; 5) | BO&quot; for various predicates.

<EnumerationList title="Enumeration values">

<Link id="a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91" />
<EnumerationListItem name="PRED_LT">
 (= (0 &lt;&lt; 5) | 12)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593" />
<EnumerationListItem name="PRED_LE">
 (= (1 &lt;&lt; 5) |  4)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3" />
<EnumerationListItem name="PRED_EQ">
 (= (2 &lt;&lt; 5) | 12)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095" />
<EnumerationListItem name="PRED_GE">
 (= (0 &lt;&lt; 5) |  4)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817" />
<EnumerationListItem name="PRED_GT">
 (= (1 &lt;&lt; 5) | 12)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462" />
<EnumerationListItem name="PRED_NE">
 (= (2 &lt;&lt; 5) |  4)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6" />
<EnumerationListItem name="PRED_UN">
 (= (3 &lt;&lt; 5) | 12)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9" />
<EnumerationListItem name="PRED_NU">
 (= (3 &lt;&lt; 5) |  4)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e" />
<EnumerationListItem name="PRED_LT_MINUS">
 (= (0 &lt;&lt; 5) | 14)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a" />
<EnumerationListItem name="PRED_LE_MINUS">
 (= (1 &lt;&lt; 5) |  6)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39" />
<EnumerationListItem name="PRED_EQ_MINUS">
 (= (2 &lt;&lt; 5) | 14)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a" />
<EnumerationListItem name="PRED_GE_MINUS">
 (= (0 &lt;&lt; 5) |  6)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042" />
<EnumerationListItem name="PRED_GT_MINUS">
 (= (1 &lt;&lt; 5) | 14)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e" />
<EnumerationListItem name="PRED_NE_MINUS">
 (= (2 &lt;&lt; 5) |  6)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19" />
<EnumerationListItem name="PRED_UN_MINUS">
 (= (3 &lt;&lt; 5) | 14)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9" />
<EnumerationListItem name="PRED_NU_MINUS">
 (= (3 &lt;&lt; 5) |  6)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39" />
<EnumerationListItem name="PRED_LT_PLUS">
 (= (0 &lt;&lt; 5) | 15)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923" />
<EnumerationListItem name="PRED_LE_PLUS">
 (= (1 &lt;&lt; 5) |  7)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6" />
<EnumerationListItem name="PRED_EQ_PLUS">
 (= (2 &lt;&lt; 5) | 15)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa" />
<EnumerationListItem name="PRED_GE_PLUS">
 (= (0 &lt;&lt; 5) |  7)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680" />
<EnumerationListItem name="PRED_GT_PLUS">
 (= (1 &lt;&lt; 5) | 15)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc" />
<EnumerationListItem name="PRED_NE_PLUS">
 (= (2 &lt;&lt; 5) |  7)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0" />
<EnumerationListItem name="PRED_UN_PLUS">
 (= (3 &lt;&lt; 5) | 15)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2" />
<EnumerationListItem name="PRED_NU_PLUS">
 (= (3 &lt;&lt; 5) |  7)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355adb5e703d16f88714345db07c7853a84a" />
<EnumerationListItem name="PRED_SPE">
 (= PRED&#95;GT)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6" />
<EnumerationListItem name="PRED_BIT_SET">
 (=   1024)
</EnumerationListItem>

<Link id="a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67" />
<EnumerationListItem name="PRED_BIT_UNSET">
 (= 1025)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h/#l00026">26</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h">PPCPredicates.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Functions

### createFastISel() {#a2cd7fb94f62f409bc4faf2a20e0904eb}

<MemberDefinition
  prototype={<>FastISel &#42; llvm::PPC::createFastISel (<a href="/docs/api/classes/llvm/functionloweringinfo">FunctionLoweringInfo</a> &amp; FuncInfo, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetlibraryinfo">TargetLibraryInfo</a> &#42; LibInfo)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01504">1504</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcfastisel-cpp/#l02463">2463</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcfastisel-cpp">PPCFastISel.cpp</a>.
</MemberDefinition>

### fillValidCPUList() {#afb39db9b40af23175d5d8f3fd556f783}

<MemberDefinition
  prototype={<>void llvm::PPC::fillValidCPUList (<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/stringref">StringRef</a> &gt; &amp; Values)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#l00074">74</a> of file <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp">PPCTargetParser.cpp</a>.
</MemberDefinition>

### fillValidTuneCPUList() {#ae6dc8778068867ea9a9597c8ef51a45a}

<MemberDefinition
  prototype={<>void llvm::PPC::fillValidTuneCPUList (<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/stringref">StringRef</a> &gt; &amp; Values)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#l00079">79</a> of file <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp">PPCTargetParser.cpp</a>.
</MemberDefinition>

### get&#95;VSPLTI&#95;elt() {#a1a14301103c8d97e52ed0ca117ea6b65}

<MemberDefinition
  prototype={<>SDValue llvm::PPC::get&#95;VSPLTI&#95;elt (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, unsigned ByteSize, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG)</>}>
get&#95;VSPLTI&#95;elt - If this is a build&#95;vector of constants which can be formed by using a vspltis&#91;bhw&#93; instruction of the specified element size, return the constant being splatted.

The ByteSize field indicates the number of bytes of each element &#91;124&#93; -&gt; &#91;bhw&#93;.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00704">704</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02554">2554</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getAltVSXFMAOpcode() {#a1545caeeda8de7bd87be034c59b2b9fe}

<MemberDefinition
  prototype={<>int llvm::PPC::getAltVSXFMAOpcode (uint16&#95;t Opcode)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcvsxfmamutate-cpp/#l00049">49</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcvsxfmamutate-cpp">PPCVSXFMAMutate.cpp</a>.
</MemberDefinition>

### getCPUInfoByName() {#acb89f3ed94ebc20c424d49c2dfc3e402}

<MemberDefinition
  prototype={<>static const CPUInfo &#42; llvm::PPC::getCPUInfoByName (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#l00033">33</a> of file <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp">PPCTargetParser.cpp</a>.
</MemberDefinition>

### getNonRecordFormOpcode() {#a2108c96efd9d9e1b89dd25b89a23ed1a}

<MemberDefinition
  prototype={<>int llvm::PPC::getNonRecordFormOpcode (uint16&#95;t)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppchazardrecognizers-cpp/#l00081">81</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppchazardrecognizers-cpp">PPCHazardRecognizers.cpp</a>.
</MemberDefinition>

### getNormalizedPPCTargetCPU() {#a0f432b141d17384c56f11e55de61aff7}

<MemberDefinition
  prototype={<>StringRef llvm::PPC::getNormalizedPPCTargetCPU (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; T, <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPUName=&quot;&quot;)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#l00091">91</a> of file <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp">PPCTargetParser.cpp</a>.
</MemberDefinition>

### getNormalizedPPCTuneCPU() {#aebcdb4ac767d9a75c5c9e79450fb75d3}

<MemberDefinition
  prototype={<>StringRef llvm::PPC::getNormalizedPPCTuneCPU (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; T, <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPUName=&quot;&quot;)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#l00116">116</a> of file <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp">PPCTargetParser.cpp</a>.
</MemberDefinition>

### getPredicate() {#a40c2294c9ecba721df7f29aaf05157d8}

<MemberDefinition
  prototype="Predicate llvm::PPC::getPredicate (unsigned Condition, unsigned Hint)"
  labels = {["inline"]}>
Return predicate consisting of specified condition and hint bits.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h/#l00087">87</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h">PPCPredicates.h</a>.
</MemberDefinition>

### getPredicateCondition() {#a2624042e885fc1d665e8fc01a0ab390b}

<MemberDefinition
  prototype={<>unsigned llvm::PPC::getPredicateCondition (<a href="#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</>}
  labels = {["inline"]}>
Return the condition without hint bits.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h/#l00077">77</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h">PPCPredicates.h</a>.
</MemberDefinition>

### getPredicateHint() {#a5f7348f565ebb68dc08979b2808300c5}

<MemberDefinition
  prototype={<>unsigned llvm::PPC::getPredicateHint (<a href="#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</>}
  labels = {["inline"]}>
Return the hint bits of the predicate.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h/#l00082">82</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h">PPCPredicates.h</a>.
</MemberDefinition>

### getRegNumForOperand() {#ad88de25fc56e9402b64e705bc84143b2}

<MemberDefinition
  prototype={<>unsigned llvm::PPC::getRegNumForOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp; Desc, unsigned Reg, unsigned OpNo)</>}>
getRegNumForOperand - some operands use different numbering schemes for the same registers.

For example, a VSX instruction may have any of vs0-vs63 allocated whereas an Altivec instruction could only have vs32-vs63 allocated (numbered as v0-v31). This function returns the actual register number needed for the opcode/operand number combination. The operand number argument will be useful when we need to extend this to instructions that use both Altivec and VSX numbering (for different operands).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-h/#l00050">50</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-h">PPCMCTargetDesc.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-cpp/#l00120">120</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-cpp">PPCMCTargetDesc.cpp</a>.
</MemberDefinition>

### getSplatIdxForPPCMnemonics() {#a93d85169d871f169e06ab00673048741}

<MemberDefinition
  prototype={<>unsigned llvm::PPC::getSplatIdxForPPCMnemonics (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, unsigned EltSize, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG)</>}>
getSplatIdxForPPCMnemonics - Return the splat index as a value that is appropriate for <a href="/docs/api/namespaces/llvm/ppc">PPC</a> mnemonics (which have a big endian bias - namely elements are counted from the left of the vector register).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00697">697</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02534">2534</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getSwappedPredicate() {#a12c2165ec169065a665bc3a9fcacea89}

<MemberDefinition
  prototype={<>Predicate llvm::PPC::getSwappedPredicate (<a href="#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</>}>
Assume the condition register is set by <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI(a,b)</a>, return the predicate if we modify the instructions such that condition register is set by <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI(b,a)</a>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h/#l00074">74</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h">PPCPredicates.h</a>.
</MemberDefinition>

### InvertPredicate() {#a975319b2f772b89387ffea1b1ba1f049}

<MemberDefinition
  prototype={<>Predicate llvm::PPC::InvertPredicate (<a href="#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</>}>
Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h/#l00070">70</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h">PPCPredicates.h</a>.
</MemberDefinition>

### isSplatShuffleMask() {#adf912033ee385662cb4e40bd06206b67}

<MemberDefinition
  prototype={<>bool llvm::PPC::isSplatShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, unsigned EltSize)</>}>
isSplatShuffleMask - Return true if the specified VECTOR&#95;SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW.

isSplatShuffleMask - Return true if the specified VECTOR&#95;SHUFFLE operand specifies a splat of a single element that is suitable for input to one of the splat operations (VSPLTB/VSPLTH/VSPLTW/XXSPLTW/LXVDSX/etc.).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00682">682</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02232">2232</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isValidCPU() {#a40c4695a9cfc9ce20f0c6d8291aca7de}

<MemberDefinition
  prototype={<>bool llvm::PPC::isValidCPU (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#l00084">84</a> of file <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp">PPCTargetParser.cpp</a>.
</MemberDefinition>

### isVFRegister() {#acc7a469d7d5e4183e2b84d15072786cf}

<MemberDefinition
  prototype="static bool llvm::PPC::isVFRegister (unsigned Reg)"
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-h/#l00290">290</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-h">PPCMCTargetDesc.h</a>.
</MemberDefinition>

### isVMRGEOShuffleMask() {#a5abe83e8c9d9553cfc708a024c204807}

<MemberDefinition
  prototype={<>bool llvm::PPC::isVMRGEOShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, bool CheckEven, unsigned ShuffleKind, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG)</>}>
isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instruction

Determine if the specified shuffle mask is suitable for the vmrgew or vmrgow instructions.


<ParametersList title="Parameters">
<ParametersListItem name="[in] N">The shuffle vector SD <a href="/docs/api/classes/node">Node</a> to analyze</ParametersListItem>
<ParametersListItem name="[in] CheckEven"><a href="/docs/api/namespaces/llvm/check">Check</a> for an even merge (true) or an odd merge (false)</ParametersListItem>
<ParametersListItem name="[in] ShuffleKind">
Identify the type of merge:
<ul>
<li>0 = big-endian merge with two different inputs;</li>
<li>1 = either-endian merge with two identical inputs;</li>
<li>2 = little-endian merge with two different inputs (inputs are swapped for little-endian merges).</li>
</ul>
</ParametersListItem>
<ParametersListItem name="[in] DAG">The current <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a></ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
true iff this shuffle mask
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00646">646</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02159">2159</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isVMRGHShuffleMask() {#a3f48ceee4d4e7b13efb21c415b8fc330}

<MemberDefinition
  prototype={<>bool llvm::PPC::isVMRGHShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, unsigned UnitSize, unsigned ShuffleKind, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG)</>}>
isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH&#42; instruction with the specified unit size (1,2 or 4 bytes).

isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VMRGH&#42; instruction with the specified unit size (1,2 or 4 bytes).

The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00641">641</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02069">2069</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isVMRGLShuffleMask() {#ab27448838ea5635fa836a68c3aa97b29}

<MemberDefinition
  prototype={<>bool llvm::PPC::isVMRGLShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, unsigned UnitSize, unsigned ShuffleKind, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG)</>}>
isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL&#42; instruction with the specified unit size (1,2 or 4 bytes).

isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VMRGL&#42; instruction with the specified unit size (1,2 or 4 bytes).

The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00636">636</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02044">2044</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isVPKUDUMShuffleMask() {#a43b885afb337e155a5f9e5257081de8b}

<MemberDefinition
  prototype={<>bool llvm::PPC::isVPKUDUMShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, unsigned ShuffleKind, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG)</>}>
isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction.

isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction, AND the VPKUDUM instruction exists for the current subtarget.

The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00631">631</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01977">1977</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isVPKUHUMShuffleMask() {#aee91c58b3a130d49788e05c85b12dce4}

<MemberDefinition
  prototype={<>bool llvm::PPC::isVPKUHUMShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, unsigned ShuffleKind, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG)</>}>
isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction.

The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00621">621</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01909">1909</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isVPKUWUMShuffleMask() {#ae9f806005e684e4cbd25d76849ee1775}

<MemberDefinition
  prototype={<>bool llvm::PPC::isVPKUWUMShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, unsigned ShuffleKind, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG)</>}>
isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction.

The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00626">626</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01940">1940</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isVRRegister() {#a5436d12d95e36064db97636d22f20988}

<MemberDefinition
  prototype="static bool llvm::PPC::isVRRegister (unsigned Reg)"
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-h/#l00294">294</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-h">PPCMCTargetDesc.h</a>.
</MemberDefinition>

### isVSLDOIShuffleMask() {#aa45ea0323da7012ed4e0f58aef3619bb}

<MemberDefinition
  prototype={<>int llvm::PPC::isVSLDOIShuffleMask (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, unsigned ShuffleKind, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG)</>}>
isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1.

The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00676">676</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02188">2188</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isXXBRDShuffleMask() {#a2a25cc9341eead72b29eb9646e631244}

<MemberDefinition
  prototype={<>bool llvm::PPC::isXXBRDShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N)</>}>
isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00663">663</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02462">2462</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isXXBRHShuffleMask() {#a8bc23d2b734425aad94289c4dc5df21f}

<MemberDefinition
  prototype={<>bool llvm::PPC::isXXBRHShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N)</>}>
isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00655">655</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02454">2454</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isXXBRQShuffleMask() {#a6e40fdad18c650272628e91ecadce173}

<MemberDefinition
  prototype={<>bool llvm::PPC::isXXBRQShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N)</>}>
isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00667">667</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02466">2466</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isXXBRWShuffleMask() {#a88c93b88a2a89e226d5312299a4e1790}

<MemberDefinition
  prototype={<>bool llvm::PPC::isXXBRWShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N)</>}>
isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00659">659</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02458">2458</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isXXINSERTWMask() {#acb2d86096213925077b7a8b248745e34}

<MemberDefinition
  prototype={<>bool llvm::PPC::isXXINSERTWMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, unsigned &amp; ShiftElts, unsigned &amp; InsertAtByte, bool &amp; Swap, bool IsLE)</>}>
isXXINSERTWMask - Return true if this VECTOR&#95;SHUFFLE can be handled by the XXINSERTW instruction introduced in ISA 3.0.

This is essentially any shuffle of v4f32/v4i32 vectors that just inserts one element from one vector into the other. This function will also set a couple of output parameters for how much the source vector needs to be shifted and what byte number needs to be specified for the instruction to put the element in the desired location of the target vector.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00691">691</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02304">2304</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isXXPERMDIShuffleMask() {#a8bbd98a4e85245f40c2ef2ea6f14e7c6}

<MemberDefinition
  prototype={<>bool llvm::PPC::isXXPERMDIShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, unsigned &amp; DM, bool &amp; Swap, bool IsLE)</>}>
isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction.

Can node <code>N</code> be lowered to an XXPERMDI instruction?

If so, set <code>Swap</code> if the inputs to the instruction should be swapped and set <code>DM</code> to the value for the immediate. Specifically, set <code>Swap</code> to true only if <code>N</code> can be lowered to XXPERMDI AND element 0 of the result comes from the first input (LE) or second input (BE). Set <code>DM</code> to the calculated result (0-3) only if <code>N</code> can be lowered. 
<SectionUser title="Returns">
true iff the given mask of shuffle node <code>N</code> is a XXPERMDI shuffle mask.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00671">671</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02478">2478</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isXXSLDWIShuffleMask() {#a96447619c3b90a88e75aed44d332114c}

<MemberDefinition
  prototype={<>bool llvm::PPC::isXXSLDWIShuffleMask (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, unsigned &amp; ShiftElts, bool &amp; Swap, bool IsLE)</>}>
isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00650">650</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02379">2379</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### normalizeCPUName() {#a9e3c196667a91fdc81783769feab2e89}

<MemberDefinition
  prototype={<>StringRef llvm::PPC::normalizeCPUName (<a href="/docs/api/classes/llvm/stringref">StringRef</a> CPUName)</>}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#l00040">40</a> of file <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp">PPCTargetParser.cpp</a>.
</MemberDefinition>

### stripRegisterPrefix() {#a2ddf0f8e0c9ad93a6c3a893df96ef599}

<MemberDefinition
  prototype={<>const char &#42; llvm::PPC::stripRegisterPrefix (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; RegName)</>}>
stripRegisterPrefix - This method strips the character prefix from a register name so that only the number is left.

Used by for linux asm.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-h/#l00040">40</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-h">PPCMCTargetDesc.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-cpp/#l00062">62</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-cpp">PPCMCTargetDesc.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Variables

### PPCCPUInfo {#a1dfd53b3d1c77880541a7619dc287f39}

<MemberDefinition
  prototype={<>CPUInfo llvm::PPC::PPCCPUInfo&#91;&#93; = &#123;
#define <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#a7e6dd2b7c33acb9209e8f33ee4ba1b9d">PPC&#95;CPU</a>(Name, Linux&#95;SUPPORT&#95;METHOD, LinuxID, AIX&#95;SUPPORT&#95;METHOD,       AIXID)                                                         
                                                                               \\
         

&#125;</>}
  labels = {["constexpr"]}>

Definition at line <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp/#l00026">26</a> of file <a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp">PPCTargetParser.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this namespace was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcfixupkinds-h">PPCFixupKinds.h</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-cpp">PPCMCTargetDesc.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcmctargetdesc-h">PPCMCTargetDesc.h</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/lib/target/powerpc/mctargetdesc/ppcpredicates-h">PPCPredicates.h</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcfastisel-cpp">PPCFastISel.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppchazardrecognizers-cpp">PPCHazardRecognizers.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcsubtarget-h">PPCSubtarget.h</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcvsxfmamutate-cpp">PPCVSXFMAMutate.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/targetparser/ppctargetparser-cpp">PPCTargetParser.cpp</a></li>
</ul>

</DoxygenPage>
