

================================================================
== Vitis HLS Report for 'zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Sat Jul  1 12:55:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_39
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_float_s_fu_85   |sin_or_cos_float_s  |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
        |grp_sin_or_cos_float_s_fu_100  |sin_or_cos_float_s  |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|        53|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      95|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    57|    3979|    5907|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     617|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    57|    4596|    6079|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |ddiv_64ns_64ns_64_22_no_dsp_1_U27  |ddiv_64ns_64ns_64_22_no_dsp_1  |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U24  |dmul_64ns_64ns_64_5_max_dsp_1  |        0|  11|   299|   203|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U25  |dmul_64ns_64ns_64_5_max_dsp_1  |        0|  11|   299|   203|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U26  |dmul_64ns_64ns_64_5_max_dsp_1  |        0|  11|   299|   203|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U23     |fptrunc_64ns_32_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_float_s_fu_85       |sin_or_cos_float_s             |        0|  12|  1541|  2649|    0|
    |grp_sin_or_cos_float_s_fu_100      |sin_or_cos_float_s             |        0|  12|  1541|  2649|    0|
    |sitodp_32ns_64_4_no_dsp_1_U28      |sitodp_32ns_64_4_no_dsp_1      |        0|   0|     0|     0|    0|
    |sitodp_32ns_64_4_no_dsp_1_U29      |sitodp_32ns_64_4_no_dsp_1      |        0|   0|     0|     0|    0|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                              |                               |        0|  57|  3979|  5907|    0|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |m_2_fu_162_p2              |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_156_p2        |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln16_fu_181_p2         |       xor|   0|  0|  33|          32|          33|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  95|          97|          69|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_1     |   9|          2|   31|         62|
    |m_fu_56                  |   9|          2|   31|         62|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg            |   1|   0|    1|          0|
    |conv1_reg_246                               |  64|   0|   64|          0|
    |conv_reg_231                                |  64|   0|   64|          0|
    |div_reg_261                                 |  64|   0|   64|          0|
    |grp_sin_or_cos_float_s_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_85_ap_start_reg   |   1|   0|    1|          0|
    |m_2_reg_226                                 |  31|   0|   31|          0|
    |m_fu_56                                     |  31|   0|   31|          0|
    |mul2_reg_251                                |  64|   0|   64|          0|
    |mul4_reg_256                                |  64|   0|   64|          0|
    |mul_reg_241                                 |  64|   0|   64|          0|
    |m_2_reg_226                                 |  64|  32|   31|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 617|  32|  584|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1|  return value|
|out_stream_TREADY  |   in|    1|        axis|                                         out_stream|       pointer|
|out_stream_TDATA   |  out|   64|        axis|                                         out_stream|       pointer|
|out_stream_TVALID  |  out|    1|        axis|                                         out_stream|       pointer|
|length_r           |   in|   32|     ap_none|                                           length_r|        scalar|
|conv3              |   in|   64|     ap_none|                                              conv3|        scalar|
|conv5              |   in|   64|     ap_none|                                              conv5|        scalar|
+-------------------+-----+-----+------------+---------------------------------------------------+--------------+

