[HIGH_FREQ_ADJ_CLOCK<0>]
enable_clock = TRUE
clkout_divider = 20
base_divider = 2
base_multiplier = 8

[HIGH_FREQ_ADJ_CLOCK<1>]
enable_clock = TRUE
clkout_divider = 5
base_divider = 2
base_multiplier = 12

[HIGH_FREQ_ADJ_CLOCK<2>]
enable_clock = FALSE
clkout_divider = 5
base_divider = 2
base_multiplier = 12

[HIGH_FREQ_ADJ_CLOCK<3>]
enable_clock = FALSE
clkout_divider = 2
base_divider = 2
base_multiplier = 8

[LOW_FREQ_ADJ_CLOCK<0>]
enable_clock = TRUE
cycles_value = 0

[LOW_FREQ_ADJ_CLOCK<1>]
enable_clock = FALSE
cycles_value = 0

